<!DOCTYPE html>

<html>
<!-- Styles -->
<style>
    #chartdiv {
      width: 100%;
      height: 1000px;
    }
</style>

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
  <title>OPTraceViewer</title>
  <script src="https://www.amcharts.com/lib/3/amcharts.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/serial.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/gantt.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/themes/light.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/plugins/export/export.min.js">
  </script>
  <link rel="stylesheet" href="https://www.amcharts.com/lib/3/plugins/export/export.css" type="text/css" media="all"/>

  <form name="userInputForm" action="javascript:userInputFormCallback()">
    <fieldset>
    <legend>Graph Filters:</legend>
    <table style="width:100%">
      <col width="50"></col>
      <col width="20"></col>
      <col width="60"></col>
      <tr>
        <td style="text-align: center"; colspan="3"><input type="number" name="userDurationFilterSecInput" id="userDurationFilterSecInput" value="2" min="0" max="6000" step="1"> sec</td>
        <td>Filter out run durations lower than this value</td>
      </tr>
      <tr>
        <td></td>
        <td></td>
        <td style="text-align: center"><input type="checkbox" name="userGroupPidSortSelected" id="userGroupPidSortSelected"></td>
        <td>Group sort by process ID</td>
      </tr>
      <tr>
        <td></td>
        <td bgcolor="#0099ff"></td>
        <td style="text-align: center"><input type="checkbox" name="userRollupSelected" id="userRollupSelected"></td>
        <td>Show rollup entries</td>
      </tr>
      <tr>
        <td></td>
        <td bgcolor="#8dc49f"></td>
        <td style="text-align: center"><input type="checkbox" name="userIndividualEntrySelected" id="userIndividualEntrySelected"></td>
        <td>Show individual entries</td>
      </tr>
      <tr>
        <td></td>
        <td bgcolor="#cd82ad"></td>
        <td style="text-align: center"><input type="checkbox" name="userCheckpointEntrySelected" id="userCheckpointEntrySelected"></td>
        <td>Show checkpoints entry</td>
      </tr>
       <tr>
        <td></td>
        <td bgcolor="#b9783f"></td>
        <td style="text-align: center"><input type="checkbox" name="userReportEntrySelected" id="userReportEntrySelected"></td>
        <td>Show report entry</td>
      </tr>

    </table>
    <br>
    <input name="Submit" type="submit" value="Update Graph">
    </fieldset>
  </form> 

  <div id="chartdiv">
  </div>

  <script>
  </script>

</head>


<body>
<table id="myDynamicTable" cellpadding="2" cellspacing="2" border="1" onclick="tester()">
  <tr>
  <td>Task</td>
  <td>Start</td>
  <td>Duration</td>
  </tr>
</table>
<script>
  // Default User Selected variables
  var m_secondFilter = 1;
  var m_groupPidSort = true;
  var m_showRollup = true;
  var m_showIndividualEntry = false;
  var m_showCheckpointEntry = false;
  var m_showReportEntry = false;

  function SetDefaultUserValues()
  {
    document.getElementById("userDurationFilterSecInput").value = m_secondFilter;
    document.getElementById("userGroupPidSortSelected").checked = m_groupPidSort;
    document.getElementById("userRollupSelected").checked = m_showRollup;
    document.getElementById("userIndividualEntrySelected").checked = m_showIndividualEntry;
    document.getElementById("userCheckpointEntrySelected").checked = m_showCheckpointEntry;
    document.getElementById("userReportEntrySelected").checked = m_showReportEntry;
  }

  window.onload = function(){
    SetDefaultUserValues();
  }




  // Header
  var header = "Keyword|pid|Entry|SrcFile|Catagory|TimeStampMSec|Action|Task|Tags|Misc";
                         
  // Insert Raw Data Here
  // Note: Do not change the following signature. 
  var csvData =    [
      "[OPTRACE]|10800|458|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1693950962966|START|bd_85ad_hbm_reset_sync_SLR2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|10800|459|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1693950962968|START|Creating in-memory project|",
      "[OPTRACE]|10800|481|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1693950970244|END|Creating in-memory project|",
      "[OPTRACE]|10800|482|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1693950970245|START|Adding files|",
      "[OPTRACE]|10800|483|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1693950970406|END|Adding files|",
      "[OPTRACE]|10800|484|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1693950970407|START|Configure IP Cache|",
      "[OPTRACE]|10800|485|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1693950970409|END|Configure IP Cache|",
      "[OPTRACE]|10800|486|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1693950970411|START|synth_design|",
      "[OPTRACE]|10800|540|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1693951033478|END|synth_design|",
      "[OPTRACE]|10800|541|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1693951033478|START|Write IP Cache|",
      "[OPTRACE]|10800|548|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1693951034943|END|Write IP Cache|",
      "[OPTRACE]|10800|549|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1693951034944|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|10800|553|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1693951035470|END|write_checkpoint|",
      "[OPTRACE]|10800|554|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1693951035470|START|synth reports|REPORT",
      "[OPTRACE]|10800|558|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1693951036000|END|synth reports|",
      "[OPTRACE]|10800|560|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR2_0_synth_1/bd_85ad_hbm_reset_sync_SLR2_0.tcl|vivado_synth|1693951036750|END|bd_85ad_hbm_reset_sync_SLR2_0_synth_1|",
      "[OPTRACE]|10933|460|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1693950963504|START|bd_22c0_clock_throttling_avg_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|10933|461|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1693950963505|START|Creating in-memory project|",
      "[OPTRACE]|10933|487|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1693950970448|END|Creating in-memory project|",
      "[OPTRACE]|10933|488|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1693950970448|START|Adding files|",
      "[OPTRACE]|10933|489|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1693950970596|END|Adding files|",
      "[OPTRACE]|10933|490|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1693950970597|START|Configure IP Cache|",
      "[OPTRACE]|10933|491|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1693950970598|END|Configure IP Cache|",
      "[OPTRACE]|10933|492|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1693950970599|START|synth_design|",
      "[OPTRACE]|10933|542|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1693951033617|END|synth_design|",
      "[OPTRACE]|10933|543|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1693951033618|START|Write IP Cache|",
      "[OPTRACE]|10933|551|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1693951035139|END|Write IP Cache|",
      "[OPTRACE]|10933|552|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1693951035140|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|10933|555|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1693951035668|END|write_checkpoint|",
      "[OPTRACE]|10933|556|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1693951035668|START|synth reports|REPORT",
      "[OPTRACE]|10933|559|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1693951036173|END|synth reports|",
      "[OPTRACE]|10933|561|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1693951036938|END|bd_22c0_clock_throttling_avg_0_synth_1|",
      "[OPTRACE]|11451|474|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1693950968739|START|bd_85ad_interconnect1_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|11451|475|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1693950968740|START|Creating in-memory project|",
      "[OPTRACE]|11451|494|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1693950975336|END|Creating in-memory project|",
      "[OPTRACE]|11451|495|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1693950975336|START|Adding files|",
      "[OPTRACE]|11451|496|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1693950976317|END|Adding files|",
      "[OPTRACE]|11451|497|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1693950976319|START|Configure IP Cache|",
      "[OPTRACE]|11451|500|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1693950976382|END|Configure IP Cache|",
      "[OPTRACE]|11451|501|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1693950976382|START|synth_design|",
      "[OPTRACE]|11451|636|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1693951090541|END|synth_design|",
      "[OPTRACE]|11451|637|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1693951090541|START|Write IP Cache|",
      "[OPTRACE]|11451|652|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1693951096297|END|Write IP Cache|",
      "[OPTRACE]|11451|653|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1693951096301|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|11451|654|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1693951098698|END|write_checkpoint|",
      "[OPTRACE]|11451|655|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1693951098698|START|synth reports|REPORT",
      "[OPTRACE]|11451|656|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1693951099227|END|synth reports|",
      "[OPTRACE]|11451|657|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1693951102322|END|bd_85ad_interconnect1_0_0_synth_1|",
      "[OPTRACE]|11453|478|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1693950969085|START|bd_22c0_aclk_kernel_01_adapt_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|11453|479|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1693950969086|START|Creating in-memory project|",
      "[OPTRACE]|11453|498|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1693950976366|END|Creating in-memory project|",
      "[OPTRACE]|11453|499|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1693950976366|START|Adding files|",
      "[OPTRACE]|11453|502|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1693950976580|END|Adding files|",
      "[OPTRACE]|11453|503|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1693950976582|START|Configure IP Cache|",
      "[OPTRACE]|11453|504|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1693950976583|END|Configure IP Cache|",
      "[OPTRACE]|11453|505|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1693950976584|START|synth_design|",
      "[OPTRACE]|11453|538|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1693951032376|END|synth_design|",
      "[OPTRACE]|11453|539|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1693951032377|START|Write IP Cache|",
      "[OPTRACE]|11453|544|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1693951033859|END|Write IP Cache|",
      "[OPTRACE]|11453|545|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1693951033860|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|11453|546|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1693951034436|END|write_checkpoint|",
      "[OPTRACE]|11453|547|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1693951034436|START|synth reports|REPORT",
      "[OPTRACE]|11453|550|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1693951034962|END|synth reports|",
      "[OPTRACE]|11453|557|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_adapt_0_synth_1/bd_22c0_aclk_kernel_01_adapt_0.tcl|vivado_synth|1693951035750|END|bd_22c0_aclk_kernel_01_adapt_0_synth_1|",
      "[OPTRACE]|12575|506|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1693950981559|START|bd_85ad_axi_apb_bridge_inst_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|12575|507|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1693950981561|START|Creating in-memory project|",
      "[OPTRACE]|12575|508|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1693950988406|END|Creating in-memory project|",
      "[OPTRACE]|12575|509|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1693950988406|START|Adding files|",
      "[OPTRACE]|12575|510|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1693950988586|END|Adding files|",
      "[OPTRACE]|12575|511|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1693950988587|START|Configure IP Cache|",
      "[OPTRACE]|12575|512|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1693950988591|END|Configure IP Cache|",
      "[OPTRACE]|12575|513|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1693950988591|START|synth_design|",
      "[OPTRACE]|12575|562|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1693951051180|END|synth_design|",
      "[OPTRACE]|12575|563|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1693951051180|START|Write IP Cache|",
      "[OPTRACE]|12575|566|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1693951052770|END|Write IP Cache|",
      "[OPTRACE]|12575|567|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1693951052772|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|12575|568|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1693951053357|END|write_checkpoint|",
      "[OPTRACE]|12575|569|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1693951053358|START|synth reports|REPORT",
      "[OPTRACE]|12575|570|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1693951053858|END|synth reports|",
      "[OPTRACE]|12575|571|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1693951054787|END|bd_85ad_axi_apb_bridge_inst_0_synth_1|",
      "[OPTRACE]|1260|220|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1693950773655|START|ulp_axi_gpio_null_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|1260|221|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1693950773656|START|Creating in-memory project|",
      "[OPTRACE]|1260|234|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1693950780306|END|Creating in-memory project|",
      "[OPTRACE]|1260|235|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1693950780306|START|Adding files|",
      "[OPTRACE]|1260|252|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1693950780540|END|Adding files|",
      "[OPTRACE]|1260|253|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1693950780542|START|Configure IP Cache|",
      "[OPTRACE]|1260|256|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1693950780582|END|Configure IP Cache|",
      "[OPTRACE]|1260|257|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1693950780584|END|ulp_axi_gpio_null_1_synth_1|",
      "[OPTRACE]|12759|514|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1693950988959|START|ulp_ulp_cmp_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|12759|515|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1693950988962|START|Creating in-memory project|",
      "[OPTRACE]|12759|518|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1693950995922|END|Creating in-memory project|",
      "[OPTRACE]|12759|519|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1693950995922|START|Adding files|",
      "[OPTRACE]|12759|520|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1693950997269|END|Adding files|",
      "[OPTRACE]|12759|521|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1693950997271|START|Configure IP Cache|",
      "[OPTRACE]|12759|522|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1693950997273|END|Configure IP Cache|",
      "[OPTRACE]|12759|523|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1693950997274|START|synth_design|",
      "[OPTRACE]|12759|580|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1693951059545|END|synth_design|",
      "[OPTRACE]|12759|581|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1693951059545|START|Write IP Cache|",
      "[OPTRACE]|12759|588|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1693951060950|END|Write IP Cache|",
      "[OPTRACE]|12759|589|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1693951060951|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|12759|590|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1693951061480|END|write_checkpoint|",
      "[OPTRACE]|12759|591|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1693951061480|START|synth reports|REPORT",
      "[OPTRACE]|12759|594|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1693951061978|END|synth reports|",
      "[OPTRACE]|12759|597|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_cmp_0_synth_1/ulp_ulp_cmp_0.tcl|vivado_synth|1693951062823|END|ulp_ulp_cmp_0_synth_1|",
      "[OPTRACE]|12890|516|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1693950992271|START|bd_85ad_vip_S00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|12890|517|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1693950992272|START|Creating in-memory project|",
      "[OPTRACE]|12890|524|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1693950999203|END|Creating in-memory project|",
      "[OPTRACE]|12890|525|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1693950999203|START|Adding files|",
      "[OPTRACE]|12890|526|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1693950999464|END|Adding files|",
      "[OPTRACE]|12890|527|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1693950999465|START|Configure IP Cache|",
      "[OPTRACE]|12890|528|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1693950999468|END|Configure IP Cache|",
      "[OPTRACE]|12890|529|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1693950999469|START|synth_design|",
      "[OPTRACE]|12890|586|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1693951060376|END|synth_design|",
      "[OPTRACE]|12890|587|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1693951060376|START|Write IP Cache|",
      "[OPTRACE]|12890|592|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1693951061847|END|Write IP Cache|",
      "[OPTRACE]|12890|593|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1693951061848|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|12890|595|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1693951062405|END|write_checkpoint|",
      "[OPTRACE]|12890|596|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1693951062406|START|synth reports|REPORT",
      "[OPTRACE]|12890|598|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1693951062912|END|synth reports|",
      "[OPTRACE]|12890|601|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1693951063763|END|bd_85ad_vip_S00_0_synth_1|",
      "[OPTRACE]|1450|222|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1/ulp_axi_gpio_null_2.tcl|vivado_synth|1693950774322|START|ulp_axi_gpio_null_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|1450|223|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1/ulp_axi_gpio_null_2.tcl|vivado_synth|1693950774323|START|Creating in-memory project|",
      "[OPTRACE]|1450|260|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1/ulp_axi_gpio_null_2.tcl|vivado_synth|1693950781219|END|Creating in-memory project|",
      "[OPTRACE]|1450|261|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1/ulp_axi_gpio_null_2.tcl|vivado_synth|1693950781219|START|Adding files|",
      "[OPTRACE]|1450|262|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1/ulp_axi_gpio_null_2.tcl|vivado_synth|1693950781396|END|Adding files|",
      "[OPTRACE]|1450|263|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1/ulp_axi_gpio_null_2.tcl|vivado_synth|1693950781399|START|Configure IP Cache|",
      "[OPTRACE]|1450|264|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1/ulp_axi_gpio_null_2.tcl|vivado_synth|1693950781430|END|Configure IP Cache|",
      "[OPTRACE]|1450|265|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_2_synth_1/ulp_axi_gpio_null_2.tcl|vivado_synth|1693950781433|END|ulp_axi_gpio_null_2_synth_1|",
      "[OPTRACE]|153560|10|run|cpp|1693950347502|START|OCL_LINK|",
      "[OPTRACE]|153560|11|setupBinaryForLink|cpp|1693950347502|START|Create Binary|",
      "[OPTRACE]|153560|12||cpp|1693950347502|END|Create Binary|",
      "[OPTRACE]|153560|13|setupBinaryForLink|cpp|1693950347502|START|Extract Kernels|",
      "[OPTRACE]|153560|14||cpp|1693950440691|END|Extract Kernels|",
      "[OPTRACE]|153560|15|launchStep_|cpp|1693950442289|START|Launch Step: system_link|",
      "[OPTRACE]|153560|16||cpp|1693950475457|END|Launch Step: system_link|",
      "[OPTRACE]|153560|17|launchStep_|cpp|1693950475458|START|Launch Step: cf2sw|",
      "[OPTRACE]|153560|1842||cpp|1693956842379|END|Launch Step: vpl|",
      "[OPTRACE]|153560|1843||cpp|1693956842381|END|OCL_LINK|",
      "[OPTRACE]|153560|1844||cpp|1693956842591|END|v++|",
      "[OPTRACE]|153560|18||cpp|1693950483288|END|Launch Step: cf2sw|",
      "[OPTRACE]|153560|19|launchStep_|cpp|1693950483290|START|Launch Step: rtd2_system_diagram|",
      "[OPTRACE]|153560|1|main|cpp|1693950328102|START|v++|ROLLUP_0",
      "[OPTRACE]|153560|20||cpp|1693950484758|END|Launch Step: rtd2_system_diagram|",
      "[OPTRACE]|153560|21|launchStep_|cpp|1693950484759|START|Launch Step: vpl|",
      "[OPTRACE]|153560|2|run|cpp|1693950328102|START|Validate Kernels|",
      "[OPTRACE]|153560|3||cpp|1693950328727|END|Validate Kernels|",
      "[OPTRACE]|153560|4|prepareProject|cpp|1693950328753|START|Create Solution|",
      "[OPTRACE]|153560|5||cpp|1693950341074|END|Create Solution|",
      "[OPTRACE]|153560|6|prepareProject|cpp|1693950341074|START|Add Device|",
      "[OPTRACE]|153560|7|addDevice|cpp|1693950341074|START|Find & Load Device|",
      "[OPTRACE]|153560|8||cpp|1693950345490|END|Find & Load Device|",
      "[OPTRACE]|153560|9||cpp|1693950347485|END|Add Device|",
      "[OPTRACE]|155868|1838|runPlatformLinker|cpp|1693956842337|START|Generate Resource Availability Report|",
      "[OPTRACE]|155868|1839||cpp|1693956842338|END|Generate Resource Availability Report|",
      "[OPTRACE]|155868|1840||cpp|1693956842338|END|runPlatformLinker|",
      "[OPTRACE]|155868|1841||cpp|1693956842343|END|vpl|",
      "[OPTRACE]|155868|22|main|cpp|1693950486615|START|vpl|",
      "[OPTRACE]|155868|23|runPlatformLinker|cpp|1693950486644|START|runPlatformLinker|",
      "[OPTRACE]|155868|24|setupBinaryForLink|cpp|1693950486644|START|Create Solution|",
      "[OPTRACE]|155868|25||cpp|1693950486651|END|Create Solution|",
      "[OPTRACE]|155868|26|setupBinaryForLink|cpp|1693950486651|START|Add platform|",
      "[OPTRACE]|155868|27||cpp|1693950494131|END|Add platform|",
      "[OPTRACE]|155868|28|setupBinaryForLink|cpp|1693950494131|START|Create Binary|",
      "[OPTRACE]|155868|29||cpp|1693950494132|END|Create Binary|",
      "[OPTRACE]|155868|30|setupBinaryForLink|cpp|1693950494132|START|Create Kernels|",
      "[OPTRACE]|155868|31||cpp|1693950494476|END|Create Kernels|",
      "[OPTRACE]|155868|32|runPlatformLinker|cpp|1693950494565|START|Process Kernels|",
      "[OPTRACE]|155868|33|runPlatformLinker|cpp|1693950494565|START|Set Board Repo Paths and Connections|",
      "[OPTRACE]|155868|34||cpp|1693950494566|END|Set Board Repo Paths and Connections|",
      "[OPTRACE]|155868|35|runPlatformLinker|cpp|1693950494566|START|Process Kernel Profiles|",
      "[OPTRACE]|155868|36||cpp|1693950494566|END|Process Kernel Profiles|",
      "[OPTRACE]|155868|37|runPlatformLinker|cpp|1693950494566|START|Process Trace Memory|",
      "[OPTRACE]|155868|38||cpp|1693950494566|END|Process Trace Memory|",
      "[OPTRACE]|155868|39||cpp|1693950494566|END|Process Kernels|",
      "[OPTRACE]|155868|40|runPlatformLinker|cpp|1693950494566|START|Process Kernel Debug|",
      "[OPTRACE]|155868|41||cpp|1693950494566|END|Process Kernel Debug|",
      "[OPTRACE]|155868|42|runPlatformLinker|cpp|1693950494566|START|Set Kernel Debug|",
      "[OPTRACE]|155868|43||cpp|1693950494566|END|Set Kernel Debug|",
      "[OPTRACE]|155868|44|runPlatformLinker|cpp|1693950494566|START|Set Miscellaneous|",
      "[OPTRACE]|155868|45||cpp|1693950494567|END|Set Miscellaneous|",
      "[OPTRACE]|155868|46|run|cpp|1693950494567|START|Extract Platform|",
      "[OPTRACE]|155868|47||cpp|1693950495118|END|Extract Platform|",
      "[OPTRACE]|156190|1790|ipirun.tcl|vpl|1693955212335|END|Synthesis|",
      "[OPTRACE]|156190|1837|ipirun.tcl|vpl|1693956840698|END|Implementation|",
      "[OPTRACE]|156190|48|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/vpl.tcl|vivado_impl|1693950509435|START|Implementation|ROLLUP_1",
      "[OPTRACE]|156190|49|ipirun.tcl|vpl|1693950509467|START|ipirun|ROLLUP_0",
      "[OPTRACE]|156190|50|ipirun.tcl|vpl|1693950509468|END|ipirun|",
      "[OPTRACE]|156190|51|ipirun.tcl|vpl|1693950509491|START|Source pre_sys_link Tcl script|",
      "[OPTRACE]|156190|52|ipirun.tcl|vpl|1693950509492|END|Source pre_sys_link Tcl script|",
      "[OPTRACE]|156190|53|ipirun.tcl|vpl|1693950509492|START|Create project|",
      "[OPTRACE]|156190|54|ipirun.tcl|vpl|1693950514841|END|Create project|",
      "[OPTRACE]|156190|55|ipirun.tcl|vpl|1693950514848|START|Create IP caching environment|",
      "[OPTRACE]|156190|56|ipirun.tcl|vpl|1693950517006|END|Create IP caching environment|",
      "[OPTRACE]|156190|57|ipirun.tcl|vpl|1693950517006|START|Import/add dynamic BD|",
      "[OPTRACE]|156190|58|ipirun.tcl|vpl|1693950525455|END|Import/add dynamic BD|",
      "[OPTRACE]|156190|59|ipirun.tcl|vpl|1693950525455|START|Open BD and insert kernels|",
      "[OPTRACE]|156190|60|ipirun.tcl|vpl|1693950555790|END|Open BD and insert kernels|",
      "[OPTRACE]|156190|61|ipirun.tcl|vpl|1693950555792|START|Add debug/profiling support|",
      "[OPTRACE]|156190|62|ipirun.tcl|vpl|1693950556036|END|Add debug/profiling support|",
      "[OPTRACE]|156190|63|ipirun.tcl|vpl|1693950556036|START|IPI address assignments|",
      "[OPTRACE]|156190|64|ipirun.tcl|vpl|1693950556061|END|IPI address assignments|",
      "[OPTRACE]|156190|65|ipirun.tcl|vpl|1693950556062|START|Source hardware platform post_sys_link Tcl script|",
      "[OPTRACE]|156190|66|ipirun.tcl|vpl|1693950556214|END|Source hardware platform post_sys_link Tcl script|",
      "[OPTRACE]|156190|67|ipirun.tcl|vpl|1693950556222|START|Save BD|",
      "[OPTRACE]|156190|68|ipirun.tcl|vpl|1693950556427|END|Save BD|",
      "[OPTRACE]|156190|69|ipirun.tcl|vpl|1693950556427|START|Create address map and debug IP profile files|",
      "[OPTRACE]|156190|70|ipirun.tcl|vpl|1693950556452|END|Create address map and debug IP profile files|",
      "[OPTRACE]|156190|71|ipirun.tcl|vpl|1693950556452|START|Collect BD interface connectivity and write automation summary report|",
      "[OPTRACE]|156190|72|ipirun.tcl|vpl|1693950556462|END|Collect BD interface connectivity and write automation summary report|",
      "[OPTRACE]|156190|73|ipirun.tcl|vpl|1693950556463|START|Generate output products|",
      "[OPTRACE]|156190|74|ipirun.tcl|vpl|1693950609518|END|Generate output products|",
      "[OPTRACE]|156190|75|ipirun.tcl|vpl|1693950609523|START|Source report_commands_tcl|",
      "[OPTRACE]|156190|76|ipirun.tcl|vpl|1693950609713|END|Source report_commands_tcl|",
      "[OPTRACE]|156190|77|ipirun.tcl|vpl|1693950609713|START|Source synth_props_tcl|",
      "[OPTRACE]|156190|78|ipirun.tcl|vpl|1693950654410|END|Source synth_props_tcl|",
      "[OPTRACE]|156190|79|ipirun.tcl|vpl|1693950654457|START|Source impl_props_tcl|",
      "[OPTRACE]|156190|80|ipirun.tcl|vpl|1693950654883|END|Source impl_props_tcl|",
      "[OPTRACE]|156190|81|ipirun.tcl|vpl|1693950654888|START|Synthesis|ROLLUP_1,SYNTH",
      "[OPTRACE]|15738|564|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1693951052001|START|bd_22c0_clkwiz_aclk_kernel_01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|15738|565|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1693951052003|START|Creating in-memory project|",
      "[OPTRACE]|15738|578|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1693951059395|END|Creating in-memory project|",
      "[OPTRACE]|15738|579|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1693951059395|START|Adding files|",
      "[OPTRACE]|15738|582|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1693951059676|END|Adding files|",
      "[OPTRACE]|15738|583|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1693951059678|START|Configure IP Cache|",
      "[OPTRACE]|15738|584|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1693951059680|END|Configure IP Cache|",
      "[OPTRACE]|15738|585|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1693951059680|START|synth_design|",
      "[OPTRACE]|15738|788|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1693951214914|END|synth_design|",
      "[OPTRACE]|15738|789|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1693951214914|START|Write IP Cache|",
      "[OPTRACE]|15738|796|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1693951216814|END|Write IP Cache|",
      "[OPTRACE]|15738|797|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1693951216815|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|15738|798|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1693951217619|END|write_checkpoint|",
      "[OPTRACE]|15738|799|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1693951217620|START|synth reports|REPORT",
      "[OPTRACE]|15738|800|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1693951218151|END|synth reports|",
      "[OPTRACE]|15738|801|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_01_0_synth_1/bd_22c0_clkwiz_aclk_kernel_01_0.tcl|vivado_synth|1693951219189|END|bd_22c0_clkwiz_aclk_kernel_01_0_synth_1|",
      "[OPTRACE]|15909|572|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1693951056151|START|bd_85ad_hbm_inst_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|15909|573|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1693951056152|START|Creating in-memory project|",
      "[OPTRACE]|15909|599|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1693951063101|END|Creating in-memory project|",
      "[OPTRACE]|15909|600|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1693951063102|START|Adding files|",
      "[OPTRACE]|15909|614|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1693951064803|END|Adding files|",
      "[OPTRACE]|15909|615|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1693951064804|START|Configure IP Cache|",
      "[OPTRACE]|15909|616|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1693951064809|END|Configure IP Cache|",
      "[OPTRACE]|15909|617|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1693951064810|START|synth_design|",
      "[OPTRACE]|15909|706|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1693951169557|END|synth_design|",
      "[OPTRACE]|15909|707|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1693951169558|START|Write IP Cache|",
      "[OPTRACE]|15909|713|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1693951173617|END|Write IP Cache|",
      "[OPTRACE]|15909|714|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1693951173618|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|15909|716|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1693951174944|END|write_checkpoint|",
      "[OPTRACE]|15909|717|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1693951174944|START|synth reports|REPORT",
      "[OPTRACE]|15909|724|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1693951175424|END|synth reports|",
      "[OPTRACE]|15909|737|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1693951178051|END|bd_85ad_hbm_inst_0_synth_1|",
      "[OPTRACE]|159370|101|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1693950684026|START|Adding files|",
      "[OPTRACE]|159370|112|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1693950684195|END|Adding files|",
      "[OPTRACE]|159370|113|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1693950684196|START|Configure IP Cache|",
      "[OPTRACE]|159370|114|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1693950684200|END|Configure IP Cache|",
      "[OPTRACE]|159370|115|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1693950684200|START|synth_design|",
      "[OPTRACE]|159370|150|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1693950747932|END|synth_design|",
      "[OPTRACE]|159370|151|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1693950747933|START|Write IP Cache|",
      "[OPTRACE]|159370|160|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1693950749215|END|Write IP Cache|",
      "[OPTRACE]|159370|161|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1693950749216|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|159370|170|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1693950749673|END|write_checkpoint|",
      "[OPTRACE]|159370|171|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1693950749673|START|synth reports|REPORT",
      "[OPTRACE]|159370|180|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1693950750098|END|synth reports|",
      "[OPTRACE]|159370|187|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1693950750709|END|ulp_proc_sys_reset_freerun_slr1_0_synth_1|",
      "[OPTRACE]|159370|94|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1693950676857|START|ulp_proc_sys_reset_freerun_slr1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|159370|95|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1693950676858|START|Creating in-memory project|",
      "[OPTRACE]|159370|98|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr1_0_synth_1/ulp_proc_sys_reset_freerun_slr1_0.tcl|vivado_synth|1693950684026|END|Creating in-memory project|",
      "[OPTRACE]|159371|100|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1693950684026|END|Creating in-memory project|",
      "[OPTRACE]|159371|103|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1693950684026|START|Adding files|",
      "[OPTRACE]|159371|116|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1693950684219|END|Adding files|",
      "[OPTRACE]|159371|117|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1693950684220|START|Configure IP Cache|",
      "[OPTRACE]|159371|118|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1693950684223|END|Configure IP Cache|",
      "[OPTRACE]|159371|119|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1693950684223|START|synth_design|",
      "[OPTRACE]|159371|148|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1693950747588|END|synth_design|",
      "[OPTRACE]|159371|149|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1693950747588|START|Write IP Cache|",
      "[OPTRACE]|159371|158|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1693950748956|END|Write IP Cache|",
      "[OPTRACE]|159371|159|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1693950748957|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|159371|166|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1693950749451|END|write_checkpoint|",
      "[OPTRACE]|159371|167|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1693950749451|START|synth reports|REPORT",
      "[OPTRACE]|159371|179|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1693950749905|END|synth reports|",
      "[OPTRACE]|159371|184|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1693950750551|END|ulp_regslice_control_userpf_0_synth_1|",
      "[OPTRACE]|159371|82|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1693950676808|START|ulp_regslice_control_userpf_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|159371|86|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1693950676809|START|Creating in-memory project|",
      "[OPTRACE]|159372|102|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1693950684026|START|Adding files|",
      "[OPTRACE]|159372|132|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1693950684263|END|Adding files|",
      "[OPTRACE]|159372|133|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1693950684265|START|Configure IP Cache|",
      "[OPTRACE]|159372|134|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1693950684271|END|Configure IP Cache|",
      "[OPTRACE]|159372|135|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1693950684272|START|synth_design|",
      "[OPTRACE]|159372|168|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1693950749588|END|synth_design|",
      "[OPTRACE]|159372|169|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1693950749588|START|Write IP Cache|",
      "[OPTRACE]|159372|188|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1693950750967|END|Write IP Cache|",
      "[OPTRACE]|159372|189|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1693950750968|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|159372|194|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1693950751560|END|write_checkpoint|",
      "[OPTRACE]|159372|195|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1693950751560|START|synth reports|REPORT",
      "[OPTRACE]|159372|198|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1693950752069|END|synth reports|",
      "[OPTRACE]|159372|200|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1693950752964|END|ulp_axi_gpio_null_0_synth_1|",
      "[OPTRACE]|159372|96|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1693950676868|START|ulp_axi_gpio_null_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|159372|97|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1693950676871|START|Creating in-memory project|",
      "[OPTRACE]|159372|99|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1693950684026|END|Creating in-memory project|",
      "[OPTRACE]|159373|106|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1693950684031|END|Creating in-memory project|",
      "[OPTRACE]|159373|107|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1693950684031|START|Adding files|",
      "[OPTRACE]|159373|120|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1693950684227|END|Adding files|",
      "[OPTRACE]|159373|122|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1693950684229|START|Configure IP Cache|",
      "[OPTRACE]|159373|124|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1693950684231|END|Configure IP Cache|",
      "[OPTRACE]|159373|125|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1693950684231|START|synth_design|",
      "[OPTRACE]|159373|152|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1693950747941|END|synth_design|",
      "[OPTRACE]|159373|153|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1693950747941|START|Write IP Cache|",
      "[OPTRACE]|159373|162|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1693950749292|END|Write IP Cache|",
      "[OPTRACE]|159373|163|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1693950749293|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|159373|174|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1693950749799|END|write_checkpoint|",
      "[OPTRACE]|159373|175|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1693950749800|START|synth reports|REPORT",
      "[OPTRACE]|159373|183|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1693950750261|END|synth reports|",
      "[OPTRACE]|159373|190|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1693950751035|END|ulp_axi_vip_ctrl_userpf_0_synth_1|",
      "[OPTRACE]|159373|90|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1693950676820|START|ulp_axi_vip_ctrl_userpf_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|159373|91|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1693950676821|START|Creating in-memory project|",
      "[OPTRACE]|159374|108|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1693950684040|END|Creating in-memory project|",
      "[OPTRACE]|159374|109|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1693950684041|START|Adding files|",
      "[OPTRACE]|159374|128|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1693950684246|END|Adding files|",
      "[OPTRACE]|159374|129|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1693950684247|START|Configure IP Cache|",
      "[OPTRACE]|159374|130|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1693950684250|END|Configure IP Cache|",
      "[OPTRACE]|159374|131|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1693950684250|START|synth_design|",
      "[OPTRACE]|159374|154|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1693950748398|END|synth_design|",
      "[OPTRACE]|159374|155|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1693950748399|START|Write IP Cache|",
      "[OPTRACE]|159374|172|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1693950749696|END|Write IP Cache|",
      "[OPTRACE]|159374|173|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1693950749697|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|159374|181|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1693950750220|END|write_checkpoint|",
      "[OPTRACE]|159374|182|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1693950750220|START|synth reports|REPORT",
      "[OPTRACE]|159374|186|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1693950750686|END|synth reports|",
      "[OPTRACE]|159374|193|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1693950751499|END|ulp_proc_sys_reset_freerun_slr2_0_synth_1|",
      "[OPTRACE]|159374|84|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1693950676808|START|ulp_proc_sys_reset_freerun_slr2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|159374|88|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr2_0_synth_1/ulp_proc_sys_reset_freerun_slr2_0.tcl|vivado_synth|1693950676809|START|Creating in-memory project|",
      "[OPTRACE]|159375|104|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1693950684030|END|Creating in-memory project|",
      "[OPTRACE]|159375|105|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1693950684030|START|Adding files|",
      "[OPTRACE]|159375|121|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1693950684229|END|Adding files|",
      "[OPTRACE]|159375|123|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1693950684230|START|Configure IP Cache|",
      "[OPTRACE]|159375|126|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1693950684232|END|Configure IP Cache|",
      "[OPTRACE]|159375|127|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1693950684233|START|synth_design|",
      "[OPTRACE]|159375|176|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1693950749804|END|synth_design|",
      "[OPTRACE]|159375|177|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1693950749804|START|Write IP Cache|",
      "[OPTRACE]|159375|191|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1693950751163|END|Write IP Cache|",
      "[OPTRACE]|159375|192|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1693950751164|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|159375|196|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1693950751692|END|write_checkpoint|",
      "[OPTRACE]|159375|197|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1693950751692|START|synth reports|REPORT",
      "[OPTRACE]|159375|199|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1693950752191|END|synth reports|",
      "[OPTRACE]|159375|201|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1693950753087|END|ulp_regslice_control_userpf_2_synth_1|",
      "[OPTRACE]|159375|83|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1693950676808|START|ulp_regslice_control_userpf_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|159375|87|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_2_synth_1/ulp_regslice_control_userpf_2.tcl|vivado_synth|1693950676809|START|Creating in-memory project|",
      "[OPTRACE]|159376|136|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1693950684285|END|Creating in-memory project|",
      "[OPTRACE]|159376|137|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1693950684285|START|Adding files|",
      "[OPTRACE]|159376|138|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1693950684532|END|Adding files|",
      "[OPTRACE]|159376|139|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1693950684534|START|Configure IP Cache|",
      "[OPTRACE]|159376|140|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1693950684537|END|Configure IP Cache|",
      "[OPTRACE]|159376|141|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1693950684538|START|synth_design|",
      "[OPTRACE]|159376|146|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1693950747523|END|synth_design|",
      "[OPTRACE]|159376|147|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1693950747524|START|Write IP Cache|",
      "[OPTRACE]|159376|156|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1693950748947|END|Write IP Cache|",
      "[OPTRACE]|159376|157|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1693950748948|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|159376|164|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1693950749436|END|write_checkpoint|",
      "[OPTRACE]|159376|165|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1693950749436|START|synth reports|REPORT",
      "[OPTRACE]|159376|178|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1693950749893|END|synth reports|",
      "[OPTRACE]|159376|185|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1693950750564|END|ulp_regslice_control_userpf_1_synth_1|",
      "[OPTRACE]|159376|85|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1693950676808|START|ulp_regslice_control_userpf_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|159376|89|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1693950676810|START|Creating in-memory project|",
      "[OPTRACE]|159377|110|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1693950684050|END|Creating in-memory project|",
      "[OPTRACE]|159377|111|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1693950684050|START|Adding files|",
      "[OPTRACE]|159377|142|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1693950685747|END|Adding files|",
      "[OPTRACE]|159377|143|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1693950685749|START|Configure IP Cache|",
      "[OPTRACE]|159377|144|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1693950685751|END|Configure IP Cache|",
      "[OPTRACE]|159377|145|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1693950685752|START|synth_design|",
      "[OPTRACE]|159377|202|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1693950761736|END|synth_design|",
      "[OPTRACE]|159377|203|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1693950761736|START|Write IP Cache|",
      "[OPTRACE]|159377|204|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1693950766222|END|Write IP Cache|",
      "[OPTRACE]|159377|205|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1693950766224|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|159377|206|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1693950768052|END|write_checkpoint|",
      "[OPTRACE]|159377|207|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1693950768052|START|synth reports|REPORT",
      "[OPTRACE]|159377|208|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1693950768547|END|synth reports|",
      "[OPTRACE]|159377|209|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1693950770924|END|ulp_ii_level0_wire_0_synth_1|",
      "[OPTRACE]|159377|92|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1693950676829|START|ulp_ii_level0_wire_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|159377|93|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1693950676830|START|Creating in-memory project|",
      "[OPTRACE]|16023|574|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1693951057071|START|bd_85ad_hbm_reset_sync_SLR0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16023|575|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1693951057072|START|Creating in-memory project|",
      "[OPTRACE]|16023|602|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1693951063976|END|Creating in-memory project|",
      "[OPTRACE]|16023|603|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1693951063977|START|Adding files|",
      "[OPTRACE]|16023|604|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1693951064132|END|Adding files|",
      "[OPTRACE]|16023|605|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1693951064134|START|Configure IP Cache|",
      "[OPTRACE]|16023|606|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1693951064141|END|Configure IP Cache|",
      "[OPTRACE]|16023|607|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1693951064142|END|bd_85ad_hbm_reset_sync_SLR0_0_synth_1|",
      "[OPTRACE]|16125|576|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1693951057477|START|bd_85ad_slice0_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|16125|577|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1693951057478|START|Creating in-memory project|",
      "[OPTRACE]|16125|608|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1693951064346|END|Creating in-memory project|",
      "[OPTRACE]|16125|609|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1693951064347|START|Adding files|",
      "[OPTRACE]|16125|610|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1693951064619|END|Adding files|",
      "[OPTRACE]|16125|611|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1693951064621|START|Configure IP Cache|",
      "[OPTRACE]|16125|612|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1693951064624|END|Configure IP Cache|",
      "[OPTRACE]|16125|613|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1693951064625|START|synth_design|",
      "[OPTRACE]|16125|698|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1693951165267|END|synth_design|",
      "[OPTRACE]|16125|699|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1693951165267|START|Write IP Cache|",
      "[OPTRACE]|16125|704|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1693951169480|END|Write IP Cache|",
      "[OPTRACE]|16125|705|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1693951169488|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|16125|710|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1693951171298|END|write_checkpoint|",
      "[OPTRACE]|16125|711|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1693951171298|START|synth reports|REPORT",
      "[OPTRACE]|16125|712|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1693951171907|END|synth reports|",
      "[OPTRACE]|16125|715|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1693951174093|END|bd_85ad_slice0_1_0_synth_1|",
      "[OPTRACE]|17576|618|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1693951074773|START|bd_22c0_gpio_gapping_demand_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17576|619|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1693951074775|START|Creating in-memory project|",
      "[OPTRACE]|17576|620|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1693951081752|END|Creating in-memory project|",
      "[OPTRACE]|17576|621|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1693951081752|START|Adding files|",
      "[OPTRACE]|17576|622|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1693951081932|END|Adding files|",
      "[OPTRACE]|17576|623|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1693951081933|START|Configure IP Cache|",
      "[OPTRACE]|17576|624|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1693951081937|END|Configure IP Cache|",
      "[OPTRACE]|17576|625|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1693951081938|START|synth_design|",
      "[OPTRACE]|17576|678|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1693951145544|END|synth_design|",
      "[OPTRACE]|17576|679|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1693951145544|START|Write IP Cache|",
      "[OPTRACE]|17576|689|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1693951147033|END|Write IP Cache|",
      "[OPTRACE]|17576|690|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1693951147034|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|17576|693|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1693951147634|END|write_checkpoint|",
      "[OPTRACE]|17576|694|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1693951147634|START|synth reports|REPORT",
      "[OPTRACE]|17576|696|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1693951148115|END|synth reports|",
      "[OPTRACE]|17576|697|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1693951149074|END|bd_22c0_gpio_gapping_demand_0_synth_1|",
      "[OPTRACE]|17933|628|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1693951083569|START|bd_85ad_init_reduce_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17933|629|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1693951083571|START|Creating in-memory project|",
      "[OPTRACE]|17933|634|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1693951090470|END|Creating in-memory project|",
      "[OPTRACE]|17933|635|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1693951090470|START|Adding files|",
      "[OPTRACE]|17933|642|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1693951090676|END|Adding files|",
      "[OPTRACE]|17933|643|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1693951090677|START|Configure IP Cache|",
      "[OPTRACE]|17933|644|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1693951090679|END|Configure IP Cache|",
      "[OPTRACE]|17933|645|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1693951090680|START|synth_design|",
      "[OPTRACE]|17933|674|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1693951144449|END|synth_design|",
      "[OPTRACE]|17933|675|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1693951144449|START|Write IP Cache|",
      "[OPTRACE]|17933|680|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1693951145820|END|Write IP Cache|",
      "[OPTRACE]|17933|681|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1693951145821|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|17933|684|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1693951146353|END|write_checkpoint|",
      "[OPTRACE]|17933|685|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1693951146354|START|synth reports|REPORT",
      "[OPTRACE]|17933|688|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1693951146823|END|synth reports|",
      "[OPTRACE]|17933|692|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1693951147513|END|bd_85ad_init_reduce_0_synth_1|",
      "[OPTRACE]|17936|626|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1693951083529|START|bd_22c0_gapping_demand_update_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|17936|627|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1693951083530|START|Creating in-memory project|",
      "[OPTRACE]|17936|632|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1693951090435|END|Creating in-memory project|",
      "[OPTRACE]|17936|633|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1693951090435|START|Adding files|",
      "[OPTRACE]|17936|638|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1693951090581|END|Adding files|",
      "[OPTRACE]|17936|639|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1693951090582|START|Configure IP Cache|",
      "[OPTRACE]|17936|640|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1693951090584|END|Configure IP Cache|",
      "[OPTRACE]|17936|641|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1693951090584|START|synth_design|",
      "[OPTRACE]|17936|676|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1693951144671|END|synth_design|",
      "[OPTRACE]|17936|677|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1693951144672|START|Write IP Cache|",
      "[OPTRACE]|17936|682|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1693951145999|END|Write IP Cache|",
      "[OPTRACE]|17936|683|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1693951146000|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|17936|686|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1693951146648|END|write_checkpoint|",
      "[OPTRACE]|17936|687|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1693951146648|START|synth reports|REPORT",
      "[OPTRACE]|17936|691|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1693951147142|END|synth reports|",
      "[OPTRACE]|17936|695|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1693951147867|END|bd_22c0_gapping_demand_update_0_synth_1|",
      "[OPTRACE]|18055|630|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1693951084309|START|bd_85ad_vip_S01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|18055|631|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1693951084311|START|Creating in-memory project|",
      "[OPTRACE]|18055|646|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1693951091354|END|Creating in-memory project|",
      "[OPTRACE]|18055|647|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1693951091355|START|Adding files|",
      "[OPTRACE]|18055|648|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1693951091553|END|Adding files|",
      "[OPTRACE]|18055|649|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1693951091555|START|Configure IP Cache|",
      "[OPTRACE]|18055|650|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1693951091573|END|Configure IP Cache|",
      "[OPTRACE]|18055|651|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1693951091575|END|bd_85ad_vip_S01_0_synth_1|",
      "[OPTRACE]|19123|658|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1693951114312|START|ulp_axi_vip_data_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|19123|659|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1693951114314|START|Creating in-memory project|",
      "[OPTRACE]|19123|660|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1693951121680|END|Creating in-memory project|",
      "[OPTRACE]|19123|661|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1693951121681|START|Adding files|",
      "[OPTRACE]|19123|662|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1693951121889|END|Adding files|",
      "[OPTRACE]|19123|663|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1693951121891|START|Configure IP Cache|",
      "[OPTRACE]|19123|664|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1693951121893|END|Configure IP Cache|",
      "[OPTRACE]|19123|665|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1693951121895|START|synth_design|",
      "[OPTRACE]|19123|740|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1693951185308|END|synth_design|",
      "[OPTRACE]|19123|741|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1693951185308|START|Write IP Cache|",
      "[OPTRACE]|19123|747|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1693951186819|END|Write IP Cache|",
      "[OPTRACE]|19123|748|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1693951186820|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|19123|750|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1693951187421|END|write_checkpoint|",
      "[OPTRACE]|19123|751|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1693951187422|START|synth reports|REPORT",
      "[OPTRACE]|19123|752|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1693951187941|END|synth reports|",
      "[OPTRACE]|19123|753|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1693951188939|END|ulp_axi_vip_data_0_synth_1|",
      "[OPTRACE]|19532|666|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1693951123446|START|bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|19532|667|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1693951123447|START|Creating in-memory project|",
      "[OPTRACE]|19532|668|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1693951130188|END|Creating in-memory project|",
      "[OPTRACE]|19532|669|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1693951130189|START|Adding files|",
      "[OPTRACE]|19532|670|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1693951130334|END|Adding files|",
      "[OPTRACE]|19532|671|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1693951130335|START|Configure IP Cache|",
      "[OPTRACE]|19532|672|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1693951130336|END|Configure IP Cache|",
      "[OPTRACE]|19532|673|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1693951130338|START|synth_design|",
      "[OPTRACE]|19532|738|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1693951183997|END|synth_design|",
      "[OPTRACE]|19532|739|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1693951183997|START|Write IP Cache|",
      "[OPTRACE]|19532|742|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1693951185406|END|Write IP Cache|",
      "[OPTRACE]|19532|743|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1693951185407|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|19532|744|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1693951185873|END|write_checkpoint|",
      "[OPTRACE]|19532|745|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1693951185874|START|synth reports|REPORT",
      "[OPTRACE]|19532|746|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1693951186311|END|synth reports|",
      "[OPTRACE]|19532|749|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_4_0.tcl|vivado_synth|1693951187017|END|bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1|",
      "[OPTRACE]|2001|266|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1693950792305|START|bd_58f6_lut_buffer_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|2001|267|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1693950792306|START|Creating in-memory project|",
      "[OPTRACE]|2001|268|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1693950799405|END|Creating in-memory project|",
      "[OPTRACE]|2001|269|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1693950799405|START|Adding files|",
      "[OPTRACE]|2001|270|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1693950799555|END|Adding files|",
      "[OPTRACE]|2001|271|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1693950799556|START|Configure IP Cache|",
      "[OPTRACE]|2001|272|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1693950799557|END|Configure IP Cache|",
      "[OPTRACE]|2001|273|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1693950799558|START|synth_design|",
      "[OPTRACE]|2001|322|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1693950853404|END|synth_design|",
      "[OPTRACE]|2001|323|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1693950853404|START|Write IP Cache|",
      "[OPTRACE]|2001|324|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1693950855075|END|Write IP Cache|",
      "[OPTRACE]|2001|325|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1693950855076|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|2001|326|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1693950855598|END|write_checkpoint|",
      "[OPTRACE]|2001|327|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1693950855598|START|synth reports|REPORT",
      "[OPTRACE]|2001|328|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1693950856140|END|synth reports|",
      "[OPTRACE]|2001|329|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.tcl|vivado_synth|1693950857143|END|bd_58f6_lut_buffer_0_synth_1|",
      "[OPTRACE]|21409|700|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1693951168025|START|bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|21409|701|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1693951168026|START|Creating in-memory project|",
      "[OPTRACE]|21409|718|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1693951174962|END|Creating in-memory project|",
      "[OPTRACE]|21409|719|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1693951174963|START|Adding files|",
      "[OPTRACE]|21409|720|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1693951175107|END|Adding files|",
      "[OPTRACE]|21409|721|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1693951175108|START|Configure IP Cache|",
      "[OPTRACE]|21409|722|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1693951175114|END|Configure IP Cache|",
      "[OPTRACE]|21409|723|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_01_cont_adapt_0.tcl|vivado_synth|1693951175115|END|bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1|",
      "[OPTRACE]|21509|702|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1693951168888|START|bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|21509|703|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1693951168889|START|Creating in-memory project|",
      "[OPTRACE]|21509|725|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1693951175945|END|Creating in-memory project|",
      "[OPTRACE]|21509|726|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1693951175945|START|Adding files|",
      "[OPTRACE]|21509|727|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1693951176115|END|Adding files|",
      "[OPTRACE]|21509|728|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1693951176117|START|Configure IP Cache|",
      "[OPTRACE]|21509|729|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1693951176118|END|Configure IP Cache|",
      "[OPTRACE]|21509|730|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1693951176119|START|synth_design|",
      "[OPTRACE]|21509|814|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1693951239251|END|synth_design|",
      "[OPTRACE]|21509|815|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1693951239252|START|Write IP Cache|",
      "[OPTRACE]|21509|818|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1693951240850|END|Write IP Cache|",
      "[OPTRACE]|21509|819|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1693951240851|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|21509|826|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1693951241398|END|write_checkpoint|",
      "[OPTRACE]|21509|827|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1693951241398|START|synth reports|REPORT",
      "[OPTRACE]|21509|828|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1693951241921|END|synth reports|",
      "[OPTRACE]|21509|829|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_01_0.tcl|vivado_synth|1693951242862|END|bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1|",
      "[OPTRACE]|21642|708|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1693951169704|START|bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|21642|709|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1693951169706|START|Creating in-memory project|",
      "[OPTRACE]|21642|731|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1693951176527|END|Creating in-memory project|",
      "[OPTRACE]|21642|732|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1693951176527|START|Adding files|",
      "[OPTRACE]|21642|733|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1693951176664|END|Adding files|",
      "[OPTRACE]|21642|734|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1693951176665|START|Configure IP Cache|",
      "[OPTRACE]|21642|735|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1693951176667|END|Configure IP Cache|",
      "[OPTRACE]|21642|736|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1693951176667|START|synth_design|",
      "[OPTRACE]|21642|802|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1693951231185|END|synth_design|",
      "[OPTRACE]|21642|803|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1693951231185|START|Write IP Cache|",
      "[OPTRACE]|21642|804|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1693951232575|END|Write IP Cache|",
      "[OPTRACE]|21642|805|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1693951232577|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|21642|806|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1693951233111|END|write_checkpoint|",
      "[OPTRACE]|21642|807|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1693951233112|START|synth reports|REPORT",
      "[OPTRACE]|21642|808|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1693951233580|END|synth reports|",
      "[OPTRACE]|21642|809|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_1_0.tcl|vivado_synth|1693951234349|END|bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1|",
      "[OPTRACE]|23012|754|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1693951195274|START|bd_22c0_psreset_kernel_01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|23012|755|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1693951195275|START|Creating in-memory project|",
      "[OPTRACE]|23012|762|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1693951202397|END|Creating in-memory project|",
      "[OPTRACE]|23012|763|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1693951202397|START|Adding files|",
      "[OPTRACE]|23012|768|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1693951202557|END|Adding files|",
      "[OPTRACE]|23012|769|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1693951202559|START|Configure IP Cache|",
      "[OPTRACE]|23012|770|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1693951202561|END|Configure IP Cache|",
      "[OPTRACE]|23012|771|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1693951202561|START|synth_design|",
      "[OPTRACE]|23012|864|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1693951265168|END|synth_design|",
      "[OPTRACE]|23012|865|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1693951265169|START|Write IP Cache|",
      "[OPTRACE]|23012|868|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1693951266592|END|Write IP Cache|",
      "[OPTRACE]|23012|869|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1693951266594|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|23012|870|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1693951267114|END|write_checkpoint|",
      "[OPTRACE]|23012|871|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1693951267115|START|synth reports|REPORT",
      "[OPTRACE]|23012|878|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1693951267594|END|synth reports|",
      "[OPTRACE]|23012|879|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_01_0_synth_1/bd_22c0_psreset_kernel_01_0.tcl|vivado_synth|1693951268458|END|bd_22c0_psreset_kernel_01_0_synth_1|",
      "[OPTRACE]|23118|756|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1693951195380|START|bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|23118|757|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1693951195382|START|Creating in-memory project|",
      "[OPTRACE]|23118|760|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1693951202393|END|Creating in-memory project|",
      "[OPTRACE]|23118|761|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1693951202393|START|Adding files|",
      "[OPTRACE]|23118|764|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1693951202540|END|Adding files|",
      "[OPTRACE]|23118|765|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1693951202541|START|Configure IP Cache|",
      "[OPTRACE]|23118|766|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1693951202542|END|Configure IP Cache|",
      "[OPTRACE]|23118|767|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1693951202543|START|synth_design|",
      "[OPTRACE]|23118|842|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1693951256712|END|synth_design|",
      "[OPTRACE]|23118|843|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1693951256713|START|Write IP Cache|",
      "[OPTRACE]|23118|846|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1693951258218|END|Write IP Cache|",
      "[OPTRACE]|23118|847|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1693951258219|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|23118|848|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1693951258793|END|write_checkpoint|",
      "[OPTRACE]|23118|849|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1693951258793|START|synth reports|REPORT",
      "[OPTRACE]|23118|850|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1693951259340|END|synth reports|",
      "[OPTRACE]|23118|851|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_1_0.tcl|vivado_synth|1693951260208|END|bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1|",
      "[OPTRACE]|2313|274|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1693950799593|START|bd_7cf0_bs_switch_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|2313|275|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1693950799594|START|Creating in-memory project|",
      "[OPTRACE]|2313|288|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1693950806982|END|Creating in-memory project|",
      "[OPTRACE]|2313|289|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1693950806982|START|Adding files|",
      "[OPTRACE]|2313|290|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1693950807171|END|Adding files|",
      "[OPTRACE]|2313|291|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1693950807173|START|Configure IP Cache|",
      "[OPTRACE]|2313|292|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1693950807175|END|Configure IP Cache|",
      "[OPTRACE]|2313|293|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1693950807176|START|synth_design|",
      "[OPTRACE]|2313|332|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1693950867570|END|synth_design|",
      "[OPTRACE]|2313|333|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1693950867571|START|Write IP Cache|",
      "[OPTRACE]|2313|334|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1693950869342|END|Write IP Cache|",
      "[OPTRACE]|2313|335|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1693950869343|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|2313|336|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1693950869915|END|write_checkpoint|",
      "[OPTRACE]|2313|337|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1693950869915|START|synth reports|REPORT",
      "[OPTRACE]|2313|338|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1693950870422|END|synth reports|",
      "[OPTRACE]|2313|341|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.tcl|vivado_synth|1693950871501|END|bd_7cf0_bs_switch_1_0_synth_1|",
      "[OPTRACE]|2322|276|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1693950799664|START|bd_22c0_psreset_kernel_00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|2322|277|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1693950799665|START|Creating in-memory project|",
      "[OPTRACE]|2322|282|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1693950806494|END|Creating in-memory project|",
      "[OPTRACE]|2322|283|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1693950806495|START|Adding files|",
      "[OPTRACE]|2322|284|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1693950806653|END|Adding files|",
      "[OPTRACE]|2322|285|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1693950806654|START|Configure IP Cache|",
      "[OPTRACE]|2322|286|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1693950806657|END|Configure IP Cache|",
      "[OPTRACE]|2322|287|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1693950806657|START|synth_design|",
      "[OPTRACE]|2322|350|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1693950871789|END|synth_design|",
      "[OPTRACE]|2322|351|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1693950871789|START|Write IP Cache|",
      "[OPTRACE]|2322|354|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1693950873161|END|Write IP Cache|",
      "[OPTRACE]|2322|355|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1693950873163|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|2322|362|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1693950873680|END|write_checkpoint|",
      "[OPTRACE]|2322|363|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1693950873680|START|synth reports|REPORT",
      "[OPTRACE]|2322|367|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1693950874171|END|synth reports|",
      "[OPTRACE]|2322|369|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_00_0_synth_1/bd_22c0_psreset_kernel_00_0.tcl|vivado_synth|1693950874961|END|bd_22c0_psreset_kernel_00_0_synth_1|",
      "[OPTRACE]|2384|278|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1693950800076|START|bd_7cf0_bsip_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|2384|279|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1693950800077|START|Creating in-memory project|",
      "[OPTRACE]|2384|296|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1693950807297|END|Creating in-memory project|",
      "[OPTRACE]|2384|297|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1693950807297|START|Adding files|",
      "[OPTRACE]|2384|302|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1693950807453|END|Adding files|",
      "[OPTRACE]|2384|303|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1693950807454|START|Configure IP Cache|",
      "[OPTRACE]|2384|304|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1693950807455|END|Configure IP Cache|",
      "[OPTRACE]|2384|305|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1693950807456|START|synth_design|",
      "[OPTRACE]|2384|339|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1693950871396|END|synth_design|",
      "[OPTRACE]|2384|340|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1693950871397|START|Write IP Cache|",
      "[OPTRACE]|2384|352|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1693950873028|END|Write IP Cache|",
      "[OPTRACE]|2384|353|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1693950873029|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|2384|360|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1693950873537|END|write_checkpoint|",
      "[OPTRACE]|2384|361|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1693950873538|START|synth reports|REPORT",
      "[OPTRACE]|2384|366|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1693950874048|END|synth reports|",
      "[OPTRACE]|2384|370|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.tcl|vivado_synth|1693950874979|END|bd_7cf0_bsip_0_synth_1|",
      "[OPTRACE]|23972|758|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1693951198735|START|ulp_hmss_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|23972|759|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1693951198737|START|Creating in-memory project|",
      "[OPTRACE]|23972|772|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1693951206104|END|Creating in-memory project|",
      "[OPTRACE]|23972|773|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1693951206105|START|Adding files|",
      "[OPTRACE]|23972|778|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1693951209562|END|Adding files|",
      "[OPTRACE]|23972|779|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1693951209566|START|Configure IP Cache|",
      "[OPTRACE]|23972|780|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1693951209634|END|Configure IP Cache|",
      "[OPTRACE]|23972|781|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1693951209636|START|synth_design|",
      "[OPTRACE]|23972|894|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1693951273070|END|synth_design|",
      "[OPTRACE]|23972|895|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1693951273070|START|Write IP Cache|",
      "[OPTRACE]|23972|900|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1693951275254|END|Write IP Cache|",
      "[OPTRACE]|23972|901|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1693951275255|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|23972|902|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1693951276169|END|write_checkpoint|",
      "[OPTRACE]|23972|903|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1693951276169|START|synth reports|REPORT",
      "[OPTRACE]|23972|904|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1693951276740|END|synth reports|",
      "[OPTRACE]|23972|905|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1693951277873|END|ulp_hmss_0_0_synth_1|",
      "[OPTRACE]|24165|774|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.tcl|vivado_synth|1693951207404|START|bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|24165|775|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.tcl|vivado_synth|1693951207405|START|Creating in-memory project|",
      "[OPTRACE]|24165|782|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.tcl|vivado_synth|1693951214294|END|Creating in-memory project|",
      "[OPTRACE]|24165|783|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.tcl|vivado_synth|1693951214294|START|Adding files|",
      "[OPTRACE]|24165|784|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.tcl|vivado_synth|1693951214439|END|Adding files|",
      "[OPTRACE]|24165|785|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.tcl|vivado_synth|1693951214440|START|Configure IP Cache|",
      "[OPTRACE]|24165|786|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.tcl|vivado_synth|1693951214448|END|Configure IP Cache|",
      "[OPTRACE]|24165|787|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_1_0.tcl|vivado_synth|1693951214451|END|bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1|",
      "[OPTRACE]|24309|776|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.tcl|vivado_synth|1693951209401|START|bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|24309|777|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.tcl|vivado_synth|1693951209522|START|Creating in-memory project|",
      "[OPTRACE]|24309|790|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.tcl|vivado_synth|1693951216552|END|Creating in-memory project|",
      "[OPTRACE]|24309|791|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.tcl|vivado_synth|1693951216552|START|Adding files|",
      "[OPTRACE]|24309|792|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.tcl|vivado_synth|1693951216695|END|Adding files|",
      "[OPTRACE]|24309|793|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.tcl|vivado_synth|1693951216696|START|Configure IP Cache|",
      "[OPTRACE]|24309|794|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.tcl|vivado_synth|1693951216702|END|Configure IP Cache|",
      "[OPTRACE]|24309|795|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_2_0.tcl|vivado_synth|1693951216703|END|bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1|",
      "[OPTRACE]|2489|280|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1693950800605|START|bd_7cf0_axi_jtag_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|2489|281|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1693950800606|START|Creating in-memory project|",
      "[OPTRACE]|2489|294|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1693950807255|END|Creating in-memory project|",
      "[OPTRACE]|2489|295|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1693950807255|START|Adding files|",
      "[OPTRACE]|2489|298|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1693950807416|END|Adding files|",
      "[OPTRACE]|2489|299|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1693950807418|START|Configure IP Cache|",
      "[OPTRACE]|2489|300|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1693950807419|END|Configure IP Cache|",
      "[OPTRACE]|2489|301|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1693950807420|START|synth_design|",
      "[OPTRACE]|2489|344|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1693950871536|END|synth_design|",
      "[OPTRACE]|2489|345|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1693950871536|START|Write IP Cache|",
      "[OPTRACE]|2489|358|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1693950873270|END|Write IP Cache|",
      "[OPTRACE]|2489|359|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1693950873272|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|2489|364|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1693950873858|END|write_checkpoint|",
      "[OPTRACE]|2489|365|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1693950873859|START|synth reports|REPORT",
      "[OPTRACE]|2489|368|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1693950874361|END|synth reports|",
      "[OPTRACE]|2489|371|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_axi_jtag_0_synth_1/bd_7cf0_axi_jtag_0.tcl|vivado_synth|1693950875416|END|bd_7cf0_axi_jtag_0_synth_1|",
      "[OPTRACE]|25305|810|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.tcl|vivado_synth|1693951234412|START|bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|25305|811|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.tcl|vivado_synth|1693951234413|START|Creating in-memory project|",
      "[OPTRACE]|25305|820|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.tcl|vivado_synth|1693951241248|END|Creating in-memory project|",
      "[OPTRACE]|25305|821|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.tcl|vivado_synth|1693951241249|START|Adding files|",
      "[OPTRACE]|25305|822|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.tcl|vivado_synth|1693951241390|END|Adding files|",
      "[OPTRACE]|25305|823|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.tcl|vivado_synth|1693951241391|START|Configure IP Cache|",
      "[OPTRACE]|25305|824|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.tcl|vivado_synth|1693951241397|END|Configure IP Cache|",
      "[OPTRACE]|25305|825|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_3_0.tcl|vivado_synth|1693951241397|END|bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1|",
      "[OPTRACE]|25458|812|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.tcl|vivado_synth|1693951236123|START|bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|25458|813|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.tcl|vivado_synth|1693951236124|START|Creating in-memory project|",
      "[OPTRACE]|25458|830|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.tcl|vivado_synth|1693951243267|END|Creating in-memory project|",
      "[OPTRACE]|25458|831|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.tcl|vivado_synth|1693951243268|START|Adding files|",
      "[OPTRACE]|25458|832|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.tcl|vivado_synth|1693951243415|END|Adding files|",
      "[OPTRACE]|25458|833|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.tcl|vivado_synth|1693951243416|START|Configure IP Cache|",
      "[OPTRACE]|25458|834|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.tcl|vivado_synth|1693951243422|END|Configure IP Cache|",
      "[OPTRACE]|25458|835|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr1_4_0.tcl|vivado_synth|1693951243422|END|bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1|",
      "[OPTRACE]|25595|816|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.tcl|vivado_synth|1693951239350|START|bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|25595|817|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.tcl|vivado_synth|1693951239351|START|Creating in-memory project|",
      "[OPTRACE]|25595|836|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.tcl|vivado_synth|1693951246205|END|Creating in-memory project|",
      "[OPTRACE]|25595|837|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.tcl|vivado_synth|1693951246205|START|Adding files|",
      "[OPTRACE]|25595|838|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.tcl|vivado_synth|1693951246355|END|Adding files|",
      "[OPTRACE]|25595|839|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.tcl|vivado_synth|1693951246356|START|Configure IP Cache|",
      "[OPTRACE]|25595|840|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.tcl|vivado_synth|1693951246362|END|Configure IP Cache|",
      "[OPTRACE]|25595|841|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_1_0.tcl|vivado_synth|1693951246363|END|bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1|",
      "[OPTRACE]|26600|844|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.tcl|vivado_synth|1693951257525|START|bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|26600|845|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.tcl|vivado_synth|1693951257527|START|Creating in-memory project|",
      "[OPTRACE]|26600|858|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.tcl|vivado_synth|1693951264819|END|Creating in-memory project|",
      "[OPTRACE]|26600|859|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.tcl|vivado_synth|1693951264819|START|Adding files|",
      "[OPTRACE]|26600|860|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.tcl|vivado_synth|1693951264964|END|Adding files|",
      "[OPTRACE]|26600|861|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.tcl|vivado_synth|1693951264965|START|Configure IP Cache|",
      "[OPTRACE]|26600|862|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.tcl|vivado_synth|1693951264971|END|Configure IP Cache|",
      "[OPTRACE]|26600|863|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_2_0.tcl|vivado_synth|1693951264972|END|bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1|",
      "[OPTRACE]|26761|852|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.tcl|vivado_synth|1693951260663|START|bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|26761|853|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.tcl|vivado_synth|1693951260664|START|Creating in-memory project|",
      "[OPTRACE]|26761|872|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.tcl|vivado_synth|1693951267413|END|Creating in-memory project|",
      "[OPTRACE]|26761|873|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.tcl|vivado_synth|1693951267413|START|Adding files|",
      "[OPTRACE]|26761|874|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.tcl|vivado_synth|1693951267553|END|Adding files|",
      "[OPTRACE]|26761|875|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.tcl|vivado_synth|1693951267554|START|Configure IP Cache|",
      "[OPTRACE]|26761|876|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.tcl|vivado_synth|1693951267560|END|Configure IP Cache|",
      "[OPTRACE]|26761|877|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_3_0.tcl|vivado_synth|1693951267561|END|bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1|",
      "[OPTRACE]|26889|854|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.tcl|vivado_synth|1693951262630|START|bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|26889|855|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.tcl|vivado_synth|1693951262631|START|Creating in-memory project|",
      "[OPTRACE]|26889|880|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.tcl|vivado_synth|1693951269374|END|Creating in-memory project|",
      "[OPTRACE]|26889|881|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.tcl|vivado_synth|1693951269374|START|Adding files|",
      "[OPTRACE]|26889|882|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.tcl|vivado_synth|1693951269511|END|Adding files|",
      "[OPTRACE]|26889|883|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.tcl|vivado_synth|1693951269513|START|Configure IP Cache|",
      "[OPTRACE]|26889|884|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.tcl|vivado_synth|1693951269518|END|Configure IP Cache|",
      "[OPTRACE]|26889|885|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr2_4_0.tcl|vivado_synth|1693951269521|END|bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1|",
      "[OPTRACE]|26991|856|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.tcl|vivado_synth|1693951263833|START|bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|26991|857|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.tcl|vivado_synth|1693951263835|START|Creating in-memory project|",
      "[OPTRACE]|26991|886|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.tcl|vivado_synth|1693951270578|END|Creating in-memory project|",
      "[OPTRACE]|26991|887|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.tcl|vivado_synth|1693951270578|START|Adding files|",
      "[OPTRACE]|26991|888|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.tcl|vivado_synth|1693951270724|END|Adding files|",
      "[OPTRACE]|26991|889|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.tcl|vivado_synth|1693951270725|START|Configure IP Cache|",
      "[OPTRACE]|26991|890|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.tcl|vivado_synth|1693951270731|END|Configure IP Cache|",
      "[OPTRACE]|26991|891|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_2_0.tcl|vivado_synth|1693951270733|END|bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1|",
      "[OPTRACE]|27144|866|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1693951265980|START|bd_22c0_fanout_aresetn_hbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|27144|867|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1693951265981|START|Creating in-memory project|",
      "[OPTRACE]|27144|892|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1693951272978|END|Creating in-memory project|",
      "[OPTRACE]|27144|893|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1693951272979|START|Adding files|",
      "[OPTRACE]|27144|896|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1693951273189|END|Adding files|",
      "[OPTRACE]|27144|897|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1693951273190|START|Configure IP Cache|",
      "[OPTRACE]|27144|898|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1693951273192|END|Configure IP Cache|",
      "[OPTRACE]|27144|899|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1693951273193|START|synth_design|",
      "[OPTRACE]|27144|972|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1693951329474|END|synth_design|",
      "[OPTRACE]|27144|973|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1693951329475|START|Write IP Cache|",
      "[OPTRACE]|27144|974|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1693951330873|END|Write IP Cache|",
      "[OPTRACE]|27144|975|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1693951330874|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|27144|976|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1693951331401|END|write_checkpoint|",
      "[OPTRACE]|27144|977|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1693951331402|START|synth reports|REPORT",
      "[OPTRACE]|27144|978|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1693951331926|END|synth reports|",
      "[OPTRACE]|27144|979|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1693951332765|END|bd_22c0_fanout_aresetn_hbm_0_synth_1|",
      "[OPTRACE]|28169|906|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1693951280721|START|bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|28169|907|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1693951280723|START|Creating in-memory project|",
      "[OPTRACE]|28169|912|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1693951287694|END|Creating in-memory project|",
      "[OPTRACE]|28169|913|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1693951287694|START|Adding files|",
      "[OPTRACE]|28169|914|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1693951287855|END|Adding files|",
      "[OPTRACE]|28169|915|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1693951287856|START|Configure IP Cache|",
      "[OPTRACE]|28169|916|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1693951287857|END|Configure IP Cache|",
      "[OPTRACE]|28169|917|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1693951287858|START|synth_design|",
      "[OPTRACE]|28169|986|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1693951351773|END|synth_design|",
      "[OPTRACE]|28169|987|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1693951351773|START|Write IP Cache|",
      "[OPTRACE]|28169|988|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1693951353291|END|Write IP Cache|",
      "[OPTRACE]|28169|989|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1693951353293|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|28169|990|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1693951353837|END|write_checkpoint|",
      "[OPTRACE]|28169|991|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1693951353837|START|synth reports|REPORT",
      "[OPTRACE]|28169|994|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1693951354301|END|synth reports|",
      "[OPTRACE]|28169|997|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_00_0.tcl|vivado_synth|1693951355153|END|bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1|",
      "[OPTRACE]|28484|908|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1693951284094|START|bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|28484|909|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1693951284096|START|Creating in-memory project|",
      "[OPTRACE]|28484|924|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1693951291051|END|Creating in-memory project|",
      "[OPTRACE]|28484|925|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1693951291051|START|Adding files|",
      "[OPTRACE]|28484|926|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1693951291197|END|Adding files|",
      "[OPTRACE]|28484|927|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1693951291199|START|Configure IP Cache|",
      "[OPTRACE]|28484|928|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1693951291204|END|Configure IP Cache|",
      "[OPTRACE]|28484|929|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_2_0.tcl|vivado_synth|1693951291205|END|bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1|",
      "[OPTRACE]|28822|1000|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1693951357041|END|write_checkpoint|",
      "[OPTRACE]|28822|1001|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1693951357041|START|synth reports|REPORT",
      "[OPTRACE]|28822|1002|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1693951357513|END|synth reports|",
      "[OPTRACE]|28822|1003|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1693951358361|END|bd_22c0_psreset_hbm_0_synth_1|",
      "[OPTRACE]|28822|910|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1693951286874|START|bd_22c0_psreset_hbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|28822|911|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1693951286875|START|Creating in-memory project|",
      "[OPTRACE]|28822|930|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1693951293930|END|Creating in-memory project|",
      "[OPTRACE]|28822|931|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1693951293930|START|Adding files|",
      "[OPTRACE]|28822|932|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1693951294092|END|Adding files|",
      "[OPTRACE]|28822|933|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1693951294094|START|Configure IP Cache|",
      "[OPTRACE]|28822|934|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1693951294096|END|Configure IP Cache|",
      "[OPTRACE]|28822|935|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1693951294097|START|synth_design|",
      "[OPTRACE]|28822|995|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1693951355066|END|synth_design|",
      "[OPTRACE]|28822|996|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1693951355066|START|Write IP Cache|",
      "[OPTRACE]|28822|998|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1693951356521|END|Write IP Cache|",
      "[OPTRACE]|28822|999|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1693951356522|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|28948|1026|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1693951368639|END|synth_design|",
      "[OPTRACE]|28948|1027|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1693951368640|START|Write IP Cache|",
      "[OPTRACE]|28948|1028|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1693951370248|END|Write IP Cache|",
      "[OPTRACE]|28948|1029|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1693951370250|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|28948|1030|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1693951370884|END|write_checkpoint|",
      "[OPTRACE]|28948|1031|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1693951370885|START|synth reports|REPORT",
      "[OPTRACE]|28948|1032|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1693951371424|END|synth reports|",
      "[OPTRACE]|28948|1033|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1693951372376|END|bd_22c0_xbar_1_synth_1|",
      "[OPTRACE]|28948|918|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1693951288386|START|bd_22c0_xbar_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|28948|919|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1693951288388|START|Creating in-memory project|",
      "[OPTRACE]|28948|936|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1693951295525|END|Creating in-memory project|",
      "[OPTRACE]|28948|937|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1693951295526|START|Adding files|",
      "[OPTRACE]|28948|938|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1693951296287|END|Adding files|",
      "[OPTRACE]|28948|939|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1693951296288|START|Configure IP Cache|",
      "[OPTRACE]|28948|942|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1693951296357|END|Configure IP Cache|",
      "[OPTRACE]|28948|943|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1693951296358|START|synth_design|",
      "[OPTRACE]|29051|1004|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1693951359187|END|synth_design|",
      "[OPTRACE]|29051|1005|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1693951359187|START|Write IP Cache|",
      "[OPTRACE]|29051|1008|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1693951360737|END|Write IP Cache|",
      "[OPTRACE]|29051|1009|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1693951360739|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|29051|1016|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1693951361320|END|write_checkpoint|",
      "[OPTRACE]|29051|1017|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1693951361320|START|synth reports|REPORT",
      "[OPTRACE]|29051|1018|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1693951361820|END|synth reports|",
      "[OPTRACE]|29051|1023|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1693951362646|END|bd_22c0_frequency_counter_aclk_hbm_0_synth_1|",
      "[OPTRACE]|29051|920|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1693951289091|START|bd_22c0_frequency_counter_aclk_hbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|29051|921|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1693951289092|START|Creating in-memory project|",
      "[OPTRACE]|29051|940|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1693951296290|END|Creating in-memory project|",
      "[OPTRACE]|29051|941|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1693951296290|START|Adding files|",
      "[OPTRACE]|29051|944|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1693951296445|END|Adding files|",
      "[OPTRACE]|29051|945|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1693951296447|START|Configure IP Cache|",
      "[OPTRACE]|29051|946|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1693951296448|END|Configure IP Cache|",
      "[OPTRACE]|29051|947|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_hbm_0_synth_1/bd_22c0_frequency_counter_aclk_hbm_0.tcl|vivado_synth|1693951296449|START|synth_design|",
      "[OPTRACE]|29165|1006|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1693951360496|END|synth_design|",
      "[OPTRACE]|29165|1007|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1693951360496|START|Write IP Cache|",
      "[OPTRACE]|29165|1019|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1693951361999|END|Write IP Cache|",
      "[OPTRACE]|29165|1020|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1693951362001|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|29165|1021|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1693951362550|END|write_checkpoint|",
      "[OPTRACE]|29165|1022|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1693951362551|START|synth reports|REPORT",
      "[OPTRACE]|29165|1024|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1693951363107|END|synth reports|",
      "[OPTRACE]|29165|1025|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1693951364032|END|bd_22c0_psreset_aclk_freerun_0_synth_1|",
      "[OPTRACE]|29165|922|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1693951289686|START|bd_22c0_psreset_aclk_freerun_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|29165|923|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1693951289688|START|Creating in-memory project|",
      "[OPTRACE]|29165|948|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1693951296971|END|Creating in-memory project|",
      "[OPTRACE]|29165|949|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1693951296971|START|Adding files|",
      "[OPTRACE]|29165|950|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1693951297169|END|Adding files|",
      "[OPTRACE]|29165|951|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1693951297171|START|Configure IP Cache|",
      "[OPTRACE]|29165|952|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1693951297173|END|Configure IP Cache|",
      "[OPTRACE]|29165|953|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_aclk_freerun_0_synth_1/bd_22c0_psreset_aclk_freerun_0.tcl|vivado_synth|1693951297176|START|synth_design|",
      "[OPTRACE]|29467|954|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_00_cont_adapt_0.tcl|vivado_synth|1693951299223|START|bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|29467|955|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_00_cont_adapt_0.tcl|vivado_synth|1693951299225|START|Creating in-memory project|",
      "[OPTRACE]|29467|956|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_00_cont_adapt_0.tcl|vivado_synth|1693951306440|END|Creating in-memory project|",
      "[OPTRACE]|29467|957|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_00_cont_adapt_0.tcl|vivado_synth|1693951306440|START|Adding files|",
      "[OPTRACE]|29467|958|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_00_cont_adapt_0.tcl|vivado_synth|1693951306651|END|Adding files|",
      "[OPTRACE]|29467|959|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_00_cont_adapt_0.tcl|vivado_synth|1693951306652|START|Configure IP Cache|",
      "[OPTRACE]|29467|960|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_00_cont_adapt_0.tcl|vivado_synth|1693951306659|END|Configure IP Cache|",
      "[OPTRACE]|29467|961|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1/bd_22c0_aclk_kernel_00_cont_adapt_0.tcl|vivado_synth|1693951306660|END|bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1|",
      "[OPTRACE]|29788|1184|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1693951462533|END|synth_design|",
      "[OPTRACE]|29788|1185|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1693951462534|START|Write IP Cache|",
      "[OPTRACE]|29788|1186|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1693951464482|END|Write IP Cache|",
      "[OPTRACE]|29788|1187|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1693951464483|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|29788|1188|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1693951465292|END|write_checkpoint|",
      "[OPTRACE]|29788|1189|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1693951465292|START|synth reports|REPORT",
      "[OPTRACE]|29788|1202|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1693951465861|END|synth reports|",
      "[OPTRACE]|29788|1209|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1693951466995|END|bd_22c0_clkwiz_aclk_kernel_00_0_synth_1|",
      "[OPTRACE]|29788|962|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1693951310608|START|bd_22c0_clkwiz_aclk_kernel_00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|29788|963|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1693951310609|START|Creating in-memory project|",
      "[OPTRACE]|29788|964|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1693951317473|END|Creating in-memory project|",
      "[OPTRACE]|29788|965|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1693951317473|START|Adding files|",
      "[OPTRACE]|29788|966|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1693951317719|END|Adding files|",
      "[OPTRACE]|29788|967|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1693951317720|START|Configure IP Cache|",
      "[OPTRACE]|29788|968|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1693951317722|END|Configure IP Cache|",
      "[OPTRACE]|29788|969|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_aclk_kernel_00_0_synth_1/bd_22c0_clkwiz_aclk_kernel_00_0.tcl|vivado_synth|1693951317724|START|synth_design|",
      "[OPTRACE]|30399|1076|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1693951396537|END|synth_design|",
      "[OPTRACE]|30399|1077|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1693951396538|START|Write IP Cache|",
      "[OPTRACE]|30399|1078|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1693951398025|END|Write IP Cache|",
      "[OPTRACE]|30399|1079|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1693951398026|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|30399|1080|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1693951398567|END|write_checkpoint|",
      "[OPTRACE]|30399|1081|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1693951398567|START|synth reports|REPORT",
      "[OPTRACE]|30399|1082|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1693951399054|END|synth reports|",
      "[OPTRACE]|30399|1083|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1693951399796|END|bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1|",
      "[OPTRACE]|30399|970|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1693951328898|START|bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|30399|971|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1693951328899|START|Creating in-memory project|",
      "[OPTRACE]|30399|980|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1693951335894|END|Creating in-memory project|",
      "[OPTRACE]|30399|981|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1693951335895|START|Adding files|",
      "[OPTRACE]|30399|982|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1693951336048|END|Adding files|",
      "[OPTRACE]|30399|983|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1693951336050|START|Configure IP Cache|",
      "[OPTRACE]|30399|984|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1693951336051|END|Configure IP Cache|",
      "[OPTRACE]|30399|985|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1/bd_22c0_clock_throttling_aclk_kernel_00_0.tcl|vivado_synth|1693951336051|START|synth_design|",
      "[OPTRACE]|31258|1010|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1693951361056|END|Creating in-memory project|",
      "[OPTRACE]|31258|1011|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1693951361057|START|Adding files|",
      "[OPTRACE]|31258|1012|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1693951361197|END|Adding files|",
      "[OPTRACE]|31258|1013|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1693951361199|START|Configure IP Cache|",
      "[OPTRACE]|31258|1014|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1693951361205|END|Configure IP Cache|",
      "[OPTRACE]|31258|1015|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1693951361205|END|bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1|",
      "[OPTRACE]|31258|992|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1693951354207|START|bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|31258|993|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_1_0.tcl|vivado_synth|1693951354208|START|Creating in-memory project|",
      "[OPTRACE]|33239|1034|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_01_0.tcl|vivado_synth|1693951376021|START|bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|33239|1035|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_01_0.tcl|vivado_synth|1693951376023|START|Creating in-memory project|",
      "[OPTRACE]|33239|1040|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_01_0.tcl|vivado_synth|1693951382931|END|Creating in-memory project|",
      "[OPTRACE]|33239|1041|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_01_0.tcl|vivado_synth|1693951382931|START|Adding files|",
      "[OPTRACE]|33239|1044|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_01_0.tcl|vivado_synth|1693951383119|END|Adding files|",
      "[OPTRACE]|33239|1045|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_01_0.tcl|vivado_synth|1693951383121|START|Configure IP Cache|",
      "[OPTRACE]|33239|1046|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_01_0.tcl|vivado_synth|1693951383138|END|Configure IP Cache|",
      "[OPTRACE]|33239|1047|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1/bd_22c0_frequency_counter_aclk_kernel_01_0.tcl|vivado_synth|1693951383139|END|bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1|",
      "[OPTRACE]|33538|1036|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.tcl|vivado_synth|1693951378440|START|bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|33538|1037|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.tcl|vivado_synth|1693951378441|START|Creating in-memory project|",
      "[OPTRACE]|33538|1050|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.tcl|vivado_synth|1693951385651|END|Creating in-memory project|",
      "[OPTRACE]|33538|1051|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.tcl|vivado_synth|1693951385651|START|Adding files|",
      "[OPTRACE]|33538|1052|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.tcl|vivado_synth|1693951385804|END|Adding files|",
      "[OPTRACE]|33538|1053|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.tcl|vivado_synth|1693951385805|START|Configure IP Cache|",
      "[OPTRACE]|33538|1054|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.tcl|vivado_synth|1693951385815|END|Configure IP Cache|",
      "[OPTRACE]|33538|1055|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_2_0.tcl|vivado_synth|1693951385816|END|bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1|",
      "[OPTRACE]|33801|1038|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.tcl|vivado_synth|1693951380255|START|bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|33801|1039|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.tcl|vivado_synth|1693951380256|START|Creating in-memory project|",
      "[OPTRACE]|33801|1056|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.tcl|vivado_synth|1693951387241|END|Creating in-memory project|",
      "[OPTRACE]|33801|1057|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.tcl|vivado_synth|1693951387241|START|Adding files|",
      "[OPTRACE]|33801|1058|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.tcl|vivado_synth|1693951387388|END|Adding files|",
      "[OPTRACE]|33801|1059|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.tcl|vivado_synth|1693951387389|START|Configure IP Cache|",
      "[OPTRACE]|33801|1060|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.tcl|vivado_synth|1693951387395|END|Configure IP Cache|",
      "[OPTRACE]|33801|1061|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_00_slr0_3_0.tcl|vivado_synth|1693951387396|END|bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1|",
      "[OPTRACE]|33996|1042|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1693951382973|START|bd_22c0_gpio_ucs_control_status_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|33996|1043|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1693951382974|START|Creating in-memory project|",
      "[OPTRACE]|33996|1062|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1693951390042|END|Creating in-memory project|",
      "[OPTRACE]|33996|1063|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1693951390042|START|Adding files|",
      "[OPTRACE]|33996|1064|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1693951390217|END|Adding files|",
      "[OPTRACE]|33996|1065|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1693951390219|START|Configure IP Cache|",
      "[OPTRACE]|33996|1066|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1693951390223|END|Configure IP Cache|",
      "[OPTRACE]|33996|1067|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1693951390223|START|synth_design|",
      "[OPTRACE]|33996|1154|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1693951453769|END|synth_design|",
      "[OPTRACE]|33996|1155|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1693951453770|START|Write IP Cache|",
      "[OPTRACE]|33996|1164|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1693951455271|END|Write IP Cache|",
      "[OPTRACE]|33996|1165|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1693951455272|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|33996|1166|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1693951455931|END|write_checkpoint|",
      "[OPTRACE]|33996|1167|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1693951455931|START|synth reports|REPORT",
      "[OPTRACE]|33996|1168|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1693951456474|END|synth reports|",
      "[OPTRACE]|33996|1169|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1693951457358|END|bd_22c0_gpio_ucs_control_status_0_synth_1|",
      "[OPTRACE]|34128|1048|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1693951385115|START|bd_22c0_clock_shutdown_latch_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|34128|1049|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1693951385116|START|Creating in-memory project|",
      "[OPTRACE]|34128|1068|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1693951391732|END|Creating in-memory project|",
      "[OPTRACE]|34128|1069|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1693951391732|START|Adding files|",
      "[OPTRACE]|34128|1070|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1693951391887|END|Adding files|",
      "[OPTRACE]|34128|1071|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1693951391889|START|Configure IP Cache|",
      "[OPTRACE]|34128|1072|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1693951391890|END|Configure IP Cache|",
      "[OPTRACE]|34128|1073|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1693951391891|START|synth_design|",
      "[OPTRACE]|34128|1148|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1693951451732|END|synth_design|",
      "[OPTRACE]|34128|1149|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1693951451732|START|Write IP Cache|",
      "[OPTRACE]|34128|1150|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1693951453118|END|Write IP Cache|",
      "[OPTRACE]|34128|1151|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1693951453120|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|34128|1152|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1693951453653|END|write_checkpoint|",
      "[OPTRACE]|34128|1153|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1693951453653|START|synth reports|REPORT",
      "[OPTRACE]|34128|1156|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1693951454163|END|synth reports|",
      "[OPTRACE]|34128|1163|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_shutdown_latch_0_synth_1/bd_22c0_clock_shutdown_latch_0.tcl|vivado_synth|1693951454956|END|bd_22c0_clock_shutdown_latch_0_synth_1|",
      "[OPTRACE]|34328|1074|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1693951395687|START|bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|34328|1075|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1693951395689|START|Creating in-memory project|",
      "[OPTRACE]|34328|1086|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1693951402904|END|Creating in-memory project|",
      "[OPTRACE]|34328|1087|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1693951402904|START|Adding files|",
      "[OPTRACE]|34328|1088|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1693951403053|END|Adding files|",
      "[OPTRACE]|34328|1089|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1693951403054|START|Configure IP Cache|",
      "[OPTRACE]|34328|1090|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1693951403055|END|Configure IP Cache|",
      "[OPTRACE]|34328|1091|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1693951403056|START|synth_design|",
      "[OPTRACE]|34328|1174|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1693951458720|END|synth_design|",
      "[OPTRACE]|34328|1175|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1693951458720|START|Write IP Cache|",
      "[OPTRACE]|34328|1178|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1693951460135|END|Write IP Cache|",
      "[OPTRACE]|34328|1179|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1693951460136|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|34328|1180|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1693951460649|END|write_checkpoint|",
      "[OPTRACE]|34328|1181|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1693951460649|START|synth reports|REPORT",
      "[OPTRACE]|34328|1182|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1693951461150|END|synth reports|",
      "[OPTRACE]|34328|1183|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_1_0.tcl|vivado_synth|1693951462017|END|bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1|",
      "[OPTRACE]|34525|1084|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.tcl|vivado_synth|1693951402753|START|bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|34525|1085|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.tcl|vivado_synth|1693951402754|START|Creating in-memory project|",
      "[OPTRACE]|34525|1096|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.tcl|vivado_synth|1693951409598|END|Creating in-memory project|",
      "[OPTRACE]|34525|1097|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.tcl|vivado_synth|1693951409598|START|Adding files|",
      "[OPTRACE]|34525|1098|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.tcl|vivado_synth|1693951409739|END|Adding files|",
      "[OPTRACE]|34525|1099|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.tcl|vivado_synth|1693951409741|START|Configure IP Cache|",
      "[OPTRACE]|34525|1100|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.tcl|vivado_synth|1693951409747|END|Configure IP Cache|",
      "[OPTRACE]|34525|1101|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_3_0.tcl|vivado_synth|1693951409747|END|bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1|",
      "[OPTRACE]|34660|1092|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.tcl|vivado_synth|1693951405237|START|bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|34660|1093|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.tcl|vivado_synth|1693951405239|START|Creating in-memory project|",
      "[OPTRACE]|34660|1102|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.tcl|vivado_synth|1693951412653|END|Creating in-memory project|",
      "[OPTRACE]|34660|1103|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.tcl|vivado_synth|1693951412653|START|Adding files|",
      "[OPTRACE]|34660|1104|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.tcl|vivado_synth|1693951412827|END|Adding files|",
      "[OPTRACE]|34660|1105|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.tcl|vivado_synth|1693951412828|START|Configure IP Cache|",
      "[OPTRACE]|34660|1106|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.tcl|vivado_synth|1693951412835|END|Configure IP Cache|",
      "[OPTRACE]|34660|1107|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr0_4_0.tcl|vivado_synth|1693951412836|END|bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1|",
      "[OPTRACE]|34962|1094|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.tcl|vivado_synth|1693951406631|START|bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|34962|1095|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.tcl|vivado_synth|1693951406632|START|Creating in-memory project|",
      "[OPTRACE]|34962|1108|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.tcl|vivado_synth|1693951413537|END|Creating in-memory project|",
      "[OPTRACE]|34962|1109|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.tcl|vivado_synth|1693951413537|START|Adding files|",
      "[OPTRACE]|34962|1110|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.tcl|vivado_synth|1693951413682|END|Adding files|",
      "[OPTRACE]|34962|1111|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.tcl|vivado_synth|1693951413683|START|Configure IP Cache|",
      "[OPTRACE]|34962|1112|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.tcl|vivado_synth|1693951413690|END|Configure IP Cache|",
      "[OPTRACE]|34962|1113|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_1_0.tcl|vivado_synth|1693951413693|END|bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1|",
      "[OPTRACE]|35585|1114|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.tcl|vivado_synth|1693951420904|START|bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|35585|1115|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.tcl|vivado_synth|1693951420905|START|Creating in-memory project|",
      "[OPTRACE]|35585|1116|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.tcl|vivado_synth|1693951427924|END|Creating in-memory project|",
      "[OPTRACE]|35585|1117|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.tcl|vivado_synth|1693951427925|START|Adding files|",
      "[OPTRACE]|35585|1118|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.tcl|vivado_synth|1693951428076|END|Adding files|",
      "[OPTRACE]|35585|1119|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.tcl|vivado_synth|1693951428077|START|Configure IP Cache|",
      "[OPTRACE]|35585|1120|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.tcl|vivado_synth|1693951428084|END|Configure IP Cache|",
      "[OPTRACE]|35585|1121|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_2_0.tcl|vivado_synth|1693951428085|END|bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1|",
      "[OPTRACE]|35899|1122|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.tcl|vivado_synth|1693951429143|START|bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|35899|1123|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.tcl|vivado_synth|1693951429144|START|Creating in-memory project|",
      "[OPTRACE]|35899|1128|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.tcl|vivado_synth|1693951436264|END|Creating in-memory project|",
      "[OPTRACE]|35899|1129|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.tcl|vivado_synth|1693951436264|START|Adding files|",
      "[OPTRACE]|35899|1130|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.tcl|vivado_synth|1693951436456|END|Adding files|",
      "[OPTRACE]|35899|1131|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.tcl|vivado_synth|1693951436457|START|Configure IP Cache|",
      "[OPTRACE]|35899|1132|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.tcl|vivado_synth|1693951436472|END|Configure IP Cache|",
      "[OPTRACE]|35899|1133|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_3_0.tcl|vivado_synth|1693951436476|END|bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1|",
      "[OPTRACE]|36028|1124|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.tcl|vivado_synth|1693951431905|START|bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|36028|1125|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.tcl|vivado_synth|1693951431906|START|Creating in-memory project|",
      "[OPTRACE]|36028|1134|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.tcl|vivado_synth|1693951438581|END|Creating in-memory project|",
      "[OPTRACE]|36028|1135|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.tcl|vivado_synth|1693951438581|START|Adding files|",
      "[OPTRACE]|36028|1136|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.tcl|vivado_synth|1693951438726|END|Adding files|",
      "[OPTRACE]|36028|1137|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.tcl|vivado_synth|1693951438727|START|Configure IP Cache|",
      "[OPTRACE]|36028|1138|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.tcl|vivado_synth|1693951438733|END|Configure IP Cache|",
      "[OPTRACE]|36028|1139|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr1_4_0.tcl|vivado_synth|1693951438733|END|bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1|",
      "[OPTRACE]|36131|1126|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.tcl|vivado_synth|1693951433383|START|bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|36131|1127|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.tcl|vivado_synth|1693951433385|START|Creating in-memory project|",
      "[OPTRACE]|36131|1140|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.tcl|vivado_synth|1693951439879|END|Creating in-memory project|",
      "[OPTRACE]|36131|1141|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.tcl|vivado_synth|1693951439880|START|Adding files|",
      "[OPTRACE]|36131|1142|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.tcl|vivado_synth|1693951440017|END|Adding files|",
      "[OPTRACE]|36131|1143|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.tcl|vivado_synth|1693951440018|START|Configure IP Cache|",
      "[OPTRACE]|36131|1144|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.tcl|vivado_synth|1693951440023|END|Configure IP Cache|",
      "[OPTRACE]|36131|1145|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_1_0.tcl|vivado_synth|1693951440024|END|bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1|",
      "[OPTRACE]|36369|1146|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.tcl|vivado_synth|1693951447537|START|bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|36369|1147|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.tcl|vivado_synth|1693951447539|START|Creating in-memory project|",
      "[OPTRACE]|36369|1157|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.tcl|vivado_synth|1693951454351|END|Creating in-memory project|",
      "[OPTRACE]|36369|1158|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.tcl|vivado_synth|1693951454351|START|Adding files|",
      "[OPTRACE]|36369|1159|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.tcl|vivado_synth|1693951454497|END|Adding files|",
      "[OPTRACE]|36369|1160|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.tcl|vivado_synth|1693951454499|START|Configure IP Cache|",
      "[OPTRACE]|36369|1161|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.tcl|vivado_synth|1693951454504|END|Configure IP Cache|",
      "[OPTRACE]|36369|1162|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_2_0.tcl|vivado_synth|1693951454505|END|bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1|",
      "[OPTRACE]|36569|1170|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.tcl|vivado_synth|1693951458358|START|bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|36569|1171|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.tcl|vivado_synth|1693951458359|START|Creating in-memory project|",
      "[OPTRACE]|36569|1192|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.tcl|vivado_synth|1693951465612|END|Creating in-memory project|",
      "[OPTRACE]|36569|1193|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.tcl|vivado_synth|1693951465613|START|Adding files|",
      "[OPTRACE]|36569|1198|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.tcl|vivado_synth|1693951465788|END|Adding files|",
      "[OPTRACE]|36569|1199|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.tcl|vivado_synth|1693951465790|START|Configure IP Cache|",
      "[OPTRACE]|36569|1200|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.tcl|vivado_synth|1693951465796|END|Configure IP Cache|",
      "[OPTRACE]|36569|1201|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_3_0.tcl|vivado_synth|1693951465797|END|bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1|",
      "[OPTRACE]|36704|1172|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.tcl|vivado_synth|1693951458394|START|bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|36704|1173|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.tcl|vivado_synth|1693951458395|START|Creating in-memory project|",
      "[OPTRACE]|36704|1190|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.tcl|vivado_synth|1693951465594|END|Creating in-memory project|",
      "[OPTRACE]|36704|1191|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.tcl|vivado_synth|1693951465594|START|Adding files|",
      "[OPTRACE]|36704|1194|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.tcl|vivado_synth|1693951465739|END|Adding files|",
      "[OPTRACE]|36704|1195|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.tcl|vivado_synth|1693951465740|START|Configure IP Cache|",
      "[OPTRACE]|36704|1196|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.tcl|vivado_synth|1693951465746|END|Configure IP Cache|",
      "[OPTRACE]|36704|1197|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_kernel_01_slr2_4_0.tcl|vivado_synth|1693951465747|END|bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1|",
      "[OPTRACE]|36825|1176|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.tcl|vivado_synth|1693951459240|START|bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|36825|1177|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.tcl|vivado_synth|1693951459241|START|Creating in-memory project|",
      "[OPTRACE]|36825|1203|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.tcl|vivado_synth|1693951466090|END|Creating in-memory project|",
      "[OPTRACE]|36825|1204|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.tcl|vivado_synth|1693951466090|START|Adding files|",
      "[OPTRACE]|36825|1205|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.tcl|vivado_synth|1693951466234|END|Adding files|",
      "[OPTRACE]|36825|1206|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.tcl|vivado_synth|1693951466235|START|Configure IP Cache|",
      "[OPTRACE]|36825|1207|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.tcl|vivado_synth|1693951466241|END|Configure IP Cache|",
      "[OPTRACE]|36825|1208|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_3_0.tcl|vivado_synth|1693951466242|END|bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1|",
      "[OPTRACE]|38393|1210|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.tcl|vivado_synth|1693951473602|START|bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|38393|1211|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.tcl|vivado_synth|1693951473604|START|Creating in-memory project|",
      "[OPTRACE]|38393|1216|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.tcl|vivado_synth|1693951480300|END|Creating in-memory project|",
      "[OPTRACE]|38393|1217|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.tcl|vivado_synth|1693951480300|START|Adding files|",
      "[OPTRACE]|38393|1218|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.tcl|vivado_synth|1693951480444|END|Adding files|",
      "[OPTRACE]|38393|1219|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.tcl|vivado_synth|1693951480445|START|Configure IP Cache|",
      "[OPTRACE]|38393|1220|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.tcl|vivado_synth|1693951480451|END|Configure IP Cache|",
      "[OPTRACE]|38393|1221|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_4_0.tcl|vivado_synth|1693951480451|END|bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1|",
      "[OPTRACE]|38690|1212|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.tcl|vivado_synth|1693951475453|START|bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|38690|1213|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.tcl|vivado_synth|1693951475454|START|Creating in-memory project|",
      "[OPTRACE]|38690|1222|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.tcl|vivado_synth|1693951482489|END|Creating in-memory project|",
      "[OPTRACE]|38690|1223|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.tcl|vivado_synth|1693951482489|START|Adding files|",
      "[OPTRACE]|38690|1224|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.tcl|vivado_synth|1693951482635|END|Adding files|",
      "[OPTRACE]|38690|1225|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.tcl|vivado_synth|1693951482636|START|Configure IP Cache|",
      "[OPTRACE]|38690|1226|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.tcl|vivado_synth|1693951482643|END|Configure IP Cache|",
      "[OPTRACE]|38690|1227|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_1_0.tcl|vivado_synth|1693951482643|END|bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1|",
      "[OPTRACE]|38809|1214|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.tcl|vivado_synth|1693951477770|START|bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|38809|1215|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.tcl|vivado_synth|1693951477771|START|Creating in-memory project|",
      "[OPTRACE]|38809|1232|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.tcl|vivado_synth|1693951484927|END|Creating in-memory project|",
      "[OPTRACE]|38809|1233|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.tcl|vivado_synth|1693951484928|START|Adding files|",
      "[OPTRACE]|38809|1236|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.tcl|vivado_synth|1693951485076|END|Adding files|",
      "[OPTRACE]|38809|1237|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.tcl|vivado_synth|1693951485077|START|Configure IP Cache|",
      "[OPTRACE]|38809|1238|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.tcl|vivado_synth|1693951485083|END|Configure IP Cache|",
      "[OPTRACE]|38809|1239|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_2_0.tcl|vivado_synth|1693951485084|END|bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1|",
      "[OPTRACE]|38975|1228|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_4_0.tcl|vivado_synth|1693951482847|START|bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|38975|1229|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_4_0.tcl|vivado_synth|1693951482849|START|Creating in-memory project|",
      "[OPTRACE]|38975|1244|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_4_0.tcl|vivado_synth|1693951489791|END|Creating in-memory project|",
      "[OPTRACE]|38975|1245|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_4_0.tcl|vivado_synth|1693951489792|START|Adding files|",
      "[OPTRACE]|38975|1246|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_4_0.tcl|vivado_synth|1693951489932|END|Adding files|",
      "[OPTRACE]|38975|1247|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_4_0.tcl|vivado_synth|1693951489933|START|Configure IP Cache|",
      "[OPTRACE]|38975|1248|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_4_0.tcl|vivado_synth|1693951489939|END|Configure IP Cache|",
      "[OPTRACE]|38975|1249|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_4_0.tcl|vivado_synth|1693951489940|END|bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1|",
      "[OPTRACE]|39210|1230|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_2_0.tcl|vivado_synth|1693951484823|START|bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|39210|1231|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_2_0.tcl|vivado_synth|1693951484824|START|Creating in-memory project|",
      "[OPTRACE]|39210|1256|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_2_0.tcl|vivado_synth|1693951491589|END|Creating in-memory project|",
      "[OPTRACE]|39210|1257|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_2_0.tcl|vivado_synth|1693951491589|START|Adding files|",
      "[OPTRACE]|39210|1258|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_2_0.tcl|vivado_synth|1693951491765|END|Adding files|",
      "[OPTRACE]|39210|1259|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_2_0.tcl|vivado_synth|1693951491766|START|Configure IP Cache|",
      "[OPTRACE]|39210|1260|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_2_0.tcl|vivado_synth|1693951491775|END|Configure IP Cache|",
      "[OPTRACE]|39210|1261|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_2_0.tcl|vivado_synth|1693951491777|END|bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1|",
      "[OPTRACE]|39211|1234|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_3_0.tcl|vivado_synth|1693951484960|START|bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|39211|1235|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_3_0.tcl|vivado_synth|1693951484963|START|Creating in-memory project|",
      "[OPTRACE]|39211|1250|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_3_0.tcl|vivado_synth|1693951491382|END|Creating in-memory project|",
      "[OPTRACE]|39211|1251|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_3_0.tcl|vivado_synth|1693951491383|START|Adding files|",
      "[OPTRACE]|39211|1252|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_3_0.tcl|vivado_synth|1693951491520|END|Adding files|",
      "[OPTRACE]|39211|1253|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_3_0.tcl|vivado_synth|1693951491521|START|Configure IP Cache|",
      "[OPTRACE]|39211|1254|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_3_0.tcl|vivado_synth|1693951491527|END|Configure IP Cache|",
      "[OPTRACE]|39211|1255|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_3_0.tcl|vivado_synth|1693951491528|END|bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1|",
      "[OPTRACE]|39325|1240|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_4_0.tcl|vivado_synth|1693951485102|START|bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|39325|1241|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_4_0.tcl|vivado_synth|1693951485104|START|Creating in-memory project|",
      "[OPTRACE]|39325|1262|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_4_0.tcl|vivado_synth|1693951491890|END|Creating in-memory project|",
      "[OPTRACE]|39325|1263|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_4_0.tcl|vivado_synth|1693951491890|START|Adding files|",
      "[OPTRACE]|39325|1264|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_4_0.tcl|vivado_synth|1693951492024|END|Adding files|",
      "[OPTRACE]|39325|1265|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_4_0.tcl|vivado_synth|1693951492025|START|Configure IP Cache|",
      "[OPTRACE]|39325|1266|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_4_0.tcl|vivado_synth|1693951492031|END|Configure IP Cache|",
      "[OPTRACE]|39325|1267|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_4_0.tcl|vivado_synth|1693951492032|END|bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1|",
      "[OPTRACE]|39467|1242|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_1_0.tcl|vivado_synth|1693951488112|START|bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|39467|1243|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_1_0.tcl|vivado_synth|1693951488113|START|Creating in-memory project|",
      "[OPTRACE]|39467|1268|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_1_0.tcl|vivado_synth|1693951495154|END|Creating in-memory project|",
      "[OPTRACE]|39467|1269|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_1_0.tcl|vivado_synth|1693951495154|START|Adding files|",
      "[OPTRACE]|39467|1270|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_1_0.tcl|vivado_synth|1693951495310|END|Adding files|",
      "[OPTRACE]|39467|1271|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_1_0.tcl|vivado_synth|1693951495311|START|Configure IP Cache|",
      "[OPTRACE]|39467|1272|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_1_0.tcl|vivado_synth|1693951495317|END|Configure IP Cache|",
      "[OPTRACE]|39467|1273|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_1_0.tcl|vivado_synth|1693951495319|END|bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1|",
      "[OPTRACE]|39694|1274|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_2_0.tcl|vivado_synth|1693951499494|START|bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|39694|1275|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_2_0.tcl|vivado_synth|1693951499496|START|Creating in-memory project|",
      "[OPTRACE]|39694|1280|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_2_0.tcl|vivado_synth|1693951506919|END|Creating in-memory project|",
      "[OPTRACE]|39694|1281|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_2_0.tcl|vivado_synth|1693951506919|START|Adding files|",
      "[OPTRACE]|39694|1282|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_2_0.tcl|vivado_synth|1693951507067|END|Adding files|",
      "[OPTRACE]|39694|1283|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_2_0.tcl|vivado_synth|1693951507068|START|Configure IP Cache|",
      "[OPTRACE]|39694|1284|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_2_0.tcl|vivado_synth|1693951507080|END|Configure IP Cache|",
      "[OPTRACE]|39694|1285|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_2_0.tcl|vivado_synth|1693951507081|END|bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1|",
      "[OPTRACE]|39807|1276|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_3_0.tcl|vivado_synth|1693951501817|START|bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|39807|1277|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_3_0.tcl|vivado_synth|1693951501818|START|Creating in-memory project|",
      "[OPTRACE]|39807|1286|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_3_0.tcl|vivado_synth|1693951508862|END|Creating in-memory project|",
      "[OPTRACE]|39807|1287|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_3_0.tcl|vivado_synth|1693951508862|START|Adding files|",
      "[OPTRACE]|39807|1288|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_3_0.tcl|vivado_synth|1693951509007|END|Adding files|",
      "[OPTRACE]|39807|1289|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_3_0.tcl|vivado_synth|1693951509008|START|Configure IP Cache|",
      "[OPTRACE]|39807|1290|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_3_0.tcl|vivado_synth|1693951509015|END|Configure IP Cache|",
      "[OPTRACE]|39807|1291|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_3_0.tcl|vivado_synth|1693951509016|END|bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1|",
      "[OPTRACE]|39942|1278|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_4_0.tcl|vivado_synth|1693951504382|START|bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|39942|1279|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_4_0.tcl|vivado_synth|1693951504383|START|Creating in-memory project|",
      "[OPTRACE]|39942|1300|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_4_0.tcl|vivado_synth|1693951511293|END|Creating in-memory project|",
      "[OPTRACE]|39942|1301|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_4_0.tcl|vivado_synth|1693951511294|START|Adding files|",
      "[OPTRACE]|39942|1302|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_4_0.tcl|vivado_synth|1693951511445|END|Adding files|",
      "[OPTRACE]|39942|1303|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_4_0.tcl|vivado_synth|1693951511446|START|Configure IP Cache|",
      "[OPTRACE]|39942|1304|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_4_0.tcl|vivado_synth|1693951511454|END|Configure IP Cache|",
      "[OPTRACE]|39942|1305|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_4_0.tcl|vivado_synth|1693951511457|END|bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1|",
      "[OPTRACE]|40113|1292|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_1_0.tcl|vivado_synth|1693951509115|START|bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|40113|1293|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_1_0.tcl|vivado_synth|1693951509118|START|Creating in-memory project|",
      "[OPTRACE]|40113|1308|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_1_0.tcl|vivado_synth|1693951516188|END|Creating in-memory project|",
      "[OPTRACE]|40113|1309|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_1_0.tcl|vivado_synth|1693951516189|START|Adding files|",
      "[OPTRACE]|40113|1310|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_1_0.tcl|vivado_synth|1693951516342|END|Adding files|",
      "[OPTRACE]|40113|1311|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_1_0.tcl|vivado_synth|1693951516343|START|Configure IP Cache|",
      "[OPTRACE]|40113|1312|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_1_0.tcl|vivado_synth|1693951516354|END|Configure IP Cache|",
      "[OPTRACE]|40113|1313|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_1_0.tcl|vivado_synth|1693951516357|END|bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1|",
      "[OPTRACE]|40263|1296|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_2_0.tcl|vivado_synth|1693951510882|START|bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|40263|1297|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_2_0.tcl|vivado_synth|1693951510883|START|Creating in-memory project|",
      "[OPTRACE]|40263|1314|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_2_0.tcl|vivado_synth|1693951517783|END|Creating in-memory project|",
      "[OPTRACE]|40263|1315|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_2_0.tcl|vivado_synth|1693951517784|START|Adding files|",
      "[OPTRACE]|40263|1316|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_2_0.tcl|vivado_synth|1693951517934|END|Adding files|",
      "[OPTRACE]|40263|1317|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_2_0.tcl|vivado_synth|1693951517935|START|Configure IP Cache|",
      "[OPTRACE]|40263|1318|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_2_0.tcl|vivado_synth|1693951517946|END|Configure IP Cache|",
      "[OPTRACE]|40263|1319|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_2_0.tcl|vivado_synth|1693951517947|END|bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1|",
      "[OPTRACE]|40344|1294|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1693951510798|START|bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|40344|1295|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1693951510800|START|Creating in-memory project|",
      "[OPTRACE]|40344|1320|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1693951518154|END|Creating in-memory project|",
      "[OPTRACE]|40344|1321|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1693951518155|START|Adding files|",
      "[OPTRACE]|40344|1322|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1693951518304|END|Adding files|",
      "[OPTRACE]|40344|1323|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1693951518305|START|Configure IP Cache|",
      "[OPTRACE]|40344|1324|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1693951518310|END|Configure IP Cache|",
      "[OPTRACE]|40344|1325|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr2_3_0.tcl|vivado_synth|1693951518312|END|bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1|",
      "[OPTRACE]|40449|1298|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.tcl|vivado_synth|1693951511063|START|bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|40449|1299|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.tcl|vivado_synth|1693951511064|START|Creating in-memory project|",
      "[OPTRACE]|40449|1326|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.tcl|vivado_synth|1693951518510|END|Creating in-memory project|",
      "[OPTRACE]|40449|1327|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.tcl|vivado_synth|1693951518511|START|Adding files|",
      "[OPTRACE]|40449|1328|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.tcl|vivado_synth|1693951518649|END|Adding files|",
      "[OPTRACE]|40449|1329|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.tcl|vivado_synth|1693951518651|START|Configure IP Cache|",
      "[OPTRACE]|40449|1330|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.tcl|vivado_synth|1693951518656|END|Configure IP Cache|",
      "[OPTRACE]|40449|1331|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_3_0.tcl|vivado_synth|1693951518657|END|bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1|",
      "[OPTRACE]|40602|1306|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_4_0.tcl|vivado_synth|1693951514846|START|bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|40602|1307|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_4_0.tcl|vivado_synth|1693951514847|START|Creating in-memory project|",
      "[OPTRACE]|40602|1332|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_4_0.tcl|vivado_synth|1693951521896|END|Creating in-memory project|",
      "[OPTRACE]|40602|1333|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_4_0.tcl|vivado_synth|1693951521896|START|Adding files|",
      "[OPTRACE]|40602|1334|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_4_0.tcl|vivado_synth|1693951522037|END|Adding files|",
      "[OPTRACE]|40602|1335|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_4_0.tcl|vivado_synth|1693951522038|START|Configure IP Cache|",
      "[OPTRACE]|40602|1336|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_4_0.tcl|vivado_synth|1693951522044|END|Configure IP Cache|",
      "[OPTRACE]|40602|1337|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_4_0.tcl|vivado_synth|1693951522044|END|bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1|",
      "[OPTRACE]|40826|1338|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_1_0.tcl|vivado_synth|1693951528527|START|bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|40826|1339|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_1_0.tcl|vivado_synth|1693951528528|START|Creating in-memory project|",
      "[OPTRACE]|40826|1346|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_1_0.tcl|vivado_synth|1693951535646|END|Creating in-memory project|",
      "[OPTRACE]|40826|1347|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_1_0.tcl|vivado_synth|1693951535646|START|Adding files|",
      "[OPTRACE]|40826|1354|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_1_0.tcl|vivado_synth|1693951535794|END|Adding files|",
      "[OPTRACE]|40826|1355|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_1_0.tcl|vivado_synth|1693951535795|START|Configure IP Cache|",
      "[OPTRACE]|40826|1356|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_1_0.tcl|vivado_synth|1693951535809|END|Configure IP Cache|",
      "[OPTRACE]|40826|1357|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_1_0.tcl|vivado_synth|1693951535810|END|bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1|",
      "[OPTRACE]|40934|1340|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.tcl|vivado_synth|1693951528592|START|bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|40934|1341|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.tcl|vivado_synth|1693951528593|START|Creating in-memory project|",
      "[OPTRACE]|40934|1344|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.tcl|vivado_synth|1693951535615|END|Creating in-memory project|",
      "[OPTRACE]|40934|1345|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.tcl|vivado_synth|1693951535615|START|Adding files|",
      "[OPTRACE]|40934|1350|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.tcl|vivado_synth|1693951535778|END|Adding files|",
      "[OPTRACE]|40934|1351|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.tcl|vivado_synth|1693951535779|START|Configure IP Cache|",
      "[OPTRACE]|40934|1352|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.tcl|vivado_synth|1693951535790|END|Configure IP Cache|",
      "[OPTRACE]|40934|1353|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_2_0.tcl|vivado_synth|1693951535793|END|bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1|",
      "[OPTRACE]|41079|1342|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1693951530679|START|ulp_s00_regslice_15_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|41079|1343|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1693951530680|START|Creating in-memory project|",
      "[OPTRACE]|41079|1362|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1693951537614|END|Creating in-memory project|",
      "[OPTRACE]|41079|1363|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1693951537614|START|Adding files|",
      "[OPTRACE]|41079|1366|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1693951537812|END|Adding files|",
      "[OPTRACE]|41079|1367|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1693951537813|START|Configure IP Cache|",
      "[OPTRACE]|41079|1368|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1693951537815|END|Configure IP Cache|",
      "[OPTRACE]|41079|1369|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1693951537817|START|synth_design|",
      "[OPTRACE]|41079|1434|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1693951600632|END|synth_design|",
      "[OPTRACE]|41079|1435|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1693951600633|START|Write IP Cache|",
      "[OPTRACE]|41079|1436|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1693951602132|END|Write IP Cache|",
      "[OPTRACE]|41079|1437|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1693951602134|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|41079|1438|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1693951602702|END|write_checkpoint|",
      "[OPTRACE]|41079|1439|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1693951602702|START|synth reports|REPORT",
      "[OPTRACE]|41079|1440|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1693951603217|END|synth reports|",
      "[OPTRACE]|41079|1441|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_15_synth_1/ulp_s00_regslice_15.tcl|vivado_synth|1693951604089|END|ulp_s00_regslice_15_synth_1|",
      "[OPTRACE]|41231|1348|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.tcl|vivado_synth|1693951535731|START|bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|41231|1349|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.tcl|vivado_synth|1693951535733|START|Creating in-memory project|",
      "[OPTRACE]|41231|1372|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.tcl|vivado_synth|1693951542485|END|Creating in-memory project|",
      "[OPTRACE]|41231|1373|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.tcl|vivado_synth|1693951542486|START|Adding files|",
      "[OPTRACE]|41231|1374|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.tcl|vivado_synth|1693951542638|END|Adding files|",
      "[OPTRACE]|41231|1375|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.tcl|vivado_synth|1693951542639|START|Configure IP Cache|",
      "[OPTRACE]|41231|1376|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.tcl|vivado_synth|1693951542645|END|Configure IP Cache|",
      "[OPTRACE]|41231|1377|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_3_0.tcl|vivado_synth|1693951542647|END|bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1|",
      "[OPTRACE]|41348|1358|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_4_0.tcl|vivado_synth|1693951537168|START|bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|41348|1359|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_4_0.tcl|vivado_synth|1693951537169|START|Creating in-memory project|",
      "[OPTRACE]|41348|1378|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_4_0.tcl|vivado_synth|1693951543671|END|Creating in-memory project|",
      "[OPTRACE]|41348|1379|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_4_0.tcl|vivado_synth|1693951543671|START|Adding files|",
      "[OPTRACE]|41348|1380|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_4_0.tcl|vivado_synth|1693951543811|END|Adding files|",
      "[OPTRACE]|41348|1381|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_4_0.tcl|vivado_synth|1693951543812|START|Configure IP Cache|",
      "[OPTRACE]|41348|1382|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_4_0.tcl|vivado_synth|1693951543818|END|Configure IP Cache|",
      "[OPTRACE]|41348|1383|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr2_4_0.tcl|vivado_synth|1693951543819|END|bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1|",
      "[OPTRACE]|41458|1360|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1693951537224|START|bd_22c0_gapping_demand_toggle_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|41458|1361|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1693951537225|START|Creating in-memory project|",
      "[OPTRACE]|41458|1384|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1693951544155|END|Creating in-memory project|",
      "[OPTRACE]|41458|1385|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1693951544155|START|Adding files|",
      "[OPTRACE]|41458|1386|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1693951544321|END|Adding files|",
      "[OPTRACE]|41458|1387|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1693951544323|START|Configure IP Cache|",
      "[OPTRACE]|41458|1388|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1693951544352|END|Configure IP Cache|",
      "[OPTRACE]|41458|1389|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1693951544354|START|synth_design|",
      "[OPTRACE]|41458|1444|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1693951609158|END|synth_design|",
      "[OPTRACE]|41458|1445|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1693951609159|START|Write IP Cache|",
      "[OPTRACE]|41458|1452|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1693951611178|END|Write IP Cache|",
      "[OPTRACE]|41458|1453|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1693951611180|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|41458|1454|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1693951611743|END|write_checkpoint|",
      "[OPTRACE]|41458|1455|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1693951611743|START|synth reports|REPORT",
      "[OPTRACE]|41458|1456|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1693951612291|END|synth reports|",
      "[OPTRACE]|41458|1459|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1693951613616|END|bd_22c0_gapping_demand_toggle_0_synth_1|",
      "[OPTRACE]|41570|1364|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1693951537726|START|bd_22c0_build_info_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|41570|1365|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1693951537727|START|Creating in-memory project|",
      "[OPTRACE]|41570|1390|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1693951544906|END|Creating in-memory project|",
      "[OPTRACE]|41570|1391|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1693951544907|START|Adding files|",
      "[OPTRACE]|41570|1392|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1693951545069|END|Adding files|",
      "[OPTRACE]|41570|1393|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1693951545071|START|Configure IP Cache|",
      "[OPTRACE]|41570|1394|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1693951545072|END|Configure IP Cache|",
      "[OPTRACE]|41570|1395|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1693951545073|START|synth_design|",
      "[OPTRACE]|41570|1442|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1693951607682|END|synth_design|",
      "[OPTRACE]|41570|1443|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1693951607682|START|Write IP Cache|",
      "[OPTRACE]|41570|1446|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1693951609263|END|Write IP Cache|",
      "[OPTRACE]|41570|1447|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1693951609265|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|41570|1448|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1693951609821|END|write_checkpoint|",
      "[OPTRACE]|41570|1449|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1693951609821|START|synth reports|REPORT",
      "[OPTRACE]|41570|1450|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1693951610309|END|synth reports|",
      "[OPTRACE]|41570|1451|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1693951611154|END|bd_22c0_build_info_0_synth_1|",
      "[OPTRACE]|41715|1370|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1693951541322|START|ulp_proc_sys_reset_kernel2_slr2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|41715|1371|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1693951541324|START|Creating in-memory project|",
      "[OPTRACE]|41715|1396|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1693951548834|END|Creating in-memory project|",
      "[OPTRACE]|41715|1397|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1693951548835|START|Adding files|",
      "[OPTRACE]|41715|1398|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1693951549052|END|Adding files|",
      "[OPTRACE]|41715|1399|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1693951549054|START|Configure IP Cache|",
      "[OPTRACE]|41715|1400|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1693951549057|END|Configure IP Cache|",
      "[OPTRACE]|41715|1401|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1693951549059|START|synth_design|",
      "[OPTRACE]|41715|1457|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1693951612865|END|synth_design|",
      "[OPTRACE]|41715|1458|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1693951612866|START|Write IP Cache|",
      "[OPTRACE]|41715|1460|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1693951614419|END|Write IP Cache|",
      "[OPTRACE]|41715|1461|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1693951614421|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|41715|1462|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1693951614958|END|write_checkpoint|",
      "[OPTRACE]|41715|1463|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1693951614958|START|synth reports|REPORT",
      "[OPTRACE]|41715|1464|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1693951615500|END|synth reports|",
      "[OPTRACE]|41715|1465|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr2_0_synth_1/ulp_proc_sys_reset_kernel2_slr2_0.tcl|vivado_synth|1693951616361|END|ulp_proc_sys_reset_kernel2_slr2_0_synth_1|",
      "[OPTRACE]|42058|1402|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1693951554919|START|bd_22c0_xbar_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|42058|1403|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1693951554921|START|Creating in-memory project|",
      "[OPTRACE]|42058|1406|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1693951561905|END|Creating in-memory project|",
      "[OPTRACE]|42058|1407|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1693951561905|START|Adding files|",
      "[OPTRACE]|42058|1412|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1693951562539|END|Adding files|",
      "[OPTRACE]|42058|1413|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1693951562540|START|Configure IP Cache|",
      "[OPTRACE]|42058|1414|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1693951562610|END|Configure IP Cache|",
      "[OPTRACE]|42058|1415|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1693951562611|START|synth_design|",
      "[OPTRACE]|42058|1484|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1693951633930|END|synth_design|",
      "[OPTRACE]|42058|1485|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1693951633930|START|Write IP Cache|",
      "[OPTRACE]|42058|1498|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1693951635530|END|Write IP Cache|",
      "[OPTRACE]|42058|1499|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1693951635531|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|42058|1500|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1693951636146|END|write_checkpoint|",
      "[OPTRACE]|42058|1501|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1693951636146|START|synth reports|REPORT",
      "[OPTRACE]|42058|1502|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1693951636619|END|synth reports|",
      "[OPTRACE]|42058|1509|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1693951637581|END|bd_22c0_xbar_0_synth_1|",
      "[OPTRACE]|42059|1404|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1693951555375|START|bd_22c0_auto_cc_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|42059|1405|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1693951555376|START|Creating in-memory project|",
      "[OPTRACE]|42059|1410|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1693951562422|END|Creating in-memory project|",
      "[OPTRACE]|42059|1411|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1693951562422|START|Adding files|",
      "[OPTRACE]|42059|1416|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1693951562632|END|Adding files|",
      "[OPTRACE]|42059|1417|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1693951562633|START|Configure IP Cache|",
      "[OPTRACE]|42059|1418|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1693951562681|END|Configure IP Cache|",
      "[OPTRACE]|42059|1419|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1693951562682|START|synth_design|",
      "[OPTRACE]|42059|1492|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1693951635337|END|synth_design|",
      "[OPTRACE]|42059|1493|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1693951635337|START|Write IP Cache|",
      "[OPTRACE]|42059|1505|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1693951636861|END|Write IP Cache|",
      "[OPTRACE]|42059|1506|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1693951636863|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|42059|1507|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1693951637491|END|write_checkpoint|",
      "[OPTRACE]|42059|1508|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1693951637492|START|synth reports|REPORT",
      "[OPTRACE]|42059|1510|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1693951638016|END|synth reports|",
      "[OPTRACE]|42059|1511|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1693951638997|END|bd_22c0_auto_cc_0_synth_1|",
      "[OPTRACE]|42344|1408|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1693951562389|START|ulp_proc_sys_reset_ctrl_slr0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|42344|1409|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1693951562390|START|Creating in-memory project|",
      "[OPTRACE]|42344|1422|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1693951569242|END|Creating in-memory project|",
      "[OPTRACE]|42344|1423|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1693951569242|START|Adding files|",
      "[OPTRACE]|42344|1424|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1693951569401|END|Adding files|",
      "[OPTRACE]|42344|1425|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1693951569403|START|Configure IP Cache|",
      "[OPTRACE]|42344|1426|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1693951569405|END|Configure IP Cache|",
      "[OPTRACE]|42344|1427|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1693951569405|START|synth_design|",
      "[OPTRACE]|42344|1468|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1693951629502|END|synth_design|",
      "[OPTRACE]|42344|1469|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1693951629502|START|Write IP Cache|",
      "[OPTRACE]|42344|1470|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1693951630979|END|Write IP Cache|",
      "[OPTRACE]|42344|1471|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1693951630980|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|42344|1472|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1693951631523|END|write_checkpoint|",
      "[OPTRACE]|42344|1473|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1693951631523|START|synth reports|REPORT",
      "[OPTRACE]|42344|1476|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1693951632030|END|synth reports|",
      "[OPTRACE]|42344|1479|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1693951632772|END|ulp_proc_sys_reset_ctrl_slr0_0_synth_1|",
      "[OPTRACE]|42453|1420|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1693951563112|START|ulp_proc_sys_reset_ctrl_slr1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|42453|1421|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1693951563114|START|Creating in-memory project|",
      "[OPTRACE]|42453|1428|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1693951570082|END|Creating in-memory project|",
      "[OPTRACE]|42453|1429|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1693951570082|START|Adding files|",
      "[OPTRACE]|42453|1430|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1693951570245|END|Adding files|",
      "[OPTRACE]|42453|1431|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1693951570247|START|Configure IP Cache|",
      "[OPTRACE]|42453|1432|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1693951570249|END|Configure IP Cache|",
      "[OPTRACE]|42453|1433|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1693951570250|START|synth_design|",
      "[OPTRACE]|42453|1474|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1693951631609|END|synth_design|",
      "[OPTRACE]|42453|1475|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1693951631609|START|Write IP Cache|",
      "[OPTRACE]|42453|1480|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1693951632944|END|Write IP Cache|",
      "[OPTRACE]|42453|1481|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1693951632945|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|42453|1482|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1693951633469|END|write_checkpoint|",
      "[OPTRACE]|42453|1483|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1693951633470|START|synth reports|REPORT",
      "[OPTRACE]|42453|1486|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1693951633942|END|synth reports|",
      "[OPTRACE]|42453|1489|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1693951634714|END|ulp_proc_sys_reset_ctrl_slr1_0_synth_1|",
      "[OPTRACE]|45248|1466|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1693951627435|START|ulp_proc_sys_reset_ctrl_slr2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|45248|1467|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1693951627436|START|Creating in-memory project|",
      "[OPTRACE]|45248|1490|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1693951635259|END|Creating in-memory project|",
      "[OPTRACE]|45248|1491|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1693951635259|START|Adding files|",
      "[OPTRACE]|45248|1494|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1693951635434|END|Adding files|",
      "[OPTRACE]|45248|1495|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1693951635436|START|Configure IP Cache|",
      "[OPTRACE]|45248|1496|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1693951635439|END|Configure IP Cache|",
      "[OPTRACE]|45248|1497|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1693951635439|START|synth_design|",
      "[OPTRACE]|45248|1562|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1693951700538|END|synth_design|",
      "[OPTRACE]|45248|1563|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1693951700538|START|Write IP Cache|",
      "[OPTRACE]|45248|1564|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1693951701952|END|Write IP Cache|",
      "[OPTRACE]|45248|1565|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1693951701953|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|45248|1568|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1693951702495|END|write_checkpoint|",
      "[OPTRACE]|45248|1569|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1693951702495|START|synth reports|REPORT",
      "[OPTRACE]|45248|1570|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1693951703009|END|synth reports|",
      "[OPTRACE]|45248|1573|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr2_0_synth_1/ulp_proc_sys_reset_ctrl_slr2_0.tcl|vivado_synth|1693951703791|END|ulp_proc_sys_reset_ctrl_slr2_0_synth_1|",
      "[OPTRACE]|45478|1477|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1693951632220|START|ulp_proc_sys_reset_kernel_slr0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|45478|1478|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1693951632221|START|Creating in-memory project|",
      "[OPTRACE]|45478|1512|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1693951639096|END|Creating in-memory project|",
      "[OPTRACE]|45478|1513|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1693951639096|START|Adding files|",
      "[OPTRACE]|45478|1514|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1693951639267|END|Adding files|",
      "[OPTRACE]|45478|1515|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1693951639269|START|Configure IP Cache|",
      "[OPTRACE]|45478|1516|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1693951639271|END|Configure IP Cache|",
      "[OPTRACE]|45478|1517|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1693951639272|START|synth_design|",
      "[OPTRACE]|45478|1566|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1693951702231|END|synth_design|",
      "[OPTRACE]|45478|1567|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1693951702231|START|Write IP Cache|",
      "[OPTRACE]|45478|1571|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1693951703622|END|Write IP Cache|",
      "[OPTRACE]|45478|1572|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1693951703624|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|45478|1574|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1693951704132|END|write_checkpoint|",
      "[OPTRACE]|45478|1575|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1693951704133|START|synth reports|REPORT",
      "[OPTRACE]|45478|1576|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1693951704637|END|synth reports|",
      "[OPTRACE]|45478|1577|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1693951705457|END|ulp_proc_sys_reset_kernel_slr0_0_synth_1|",
      "[OPTRACE]|45614|1487|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1693951634441|START|ulp_proc_sys_reset_kernel_slr1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|45614|1488|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1693951634443|START|Creating in-memory project|",
      "[OPTRACE]|45614|1518|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1693951641555|END|Creating in-memory project|",
      "[OPTRACE]|45614|1519|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1693951641556|START|Adding files|",
      "[OPTRACE]|45614|1520|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1693951641723|END|Adding files|",
      "[OPTRACE]|45614|1521|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1693951641725|START|Configure IP Cache|",
      "[OPTRACE]|45614|1522|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1693951641727|END|Configure IP Cache|",
      "[OPTRACE]|45614|1523|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1693951641729|START|synth_design|",
      "[OPTRACE]|45614|1578|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1693951706760|END|synth_design|",
      "[OPTRACE]|45614|1579|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1693951706760|START|Write IP Cache|",
      "[OPTRACE]|45614|1582|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1693951708325|END|Write IP Cache|",
      "[OPTRACE]|45614|1583|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1693951708327|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|45614|1586|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1693951708883|END|write_checkpoint|",
      "[OPTRACE]|45614|1587|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1693951708883|START|synth reports|REPORT",
      "[OPTRACE]|45614|1590|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1693951709404|END|synth reports|",
      "[OPTRACE]|45614|1592|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1693951710330|END|ulp_proc_sys_reset_kernel_slr1_0_synth_1|",
      "[OPTRACE]|45750|1503|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1693951636771|START|ulp_proc_sys_reset_kernel_slr2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|45750|1504|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1693951636773|START|Creating in-memory project|",
      "[OPTRACE]|45750|1524|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1693951643653|END|Creating in-memory project|",
      "[OPTRACE]|45750|1525|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1693951643654|START|Adding files|",
      "[OPTRACE]|45750|1526|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1693951643810|END|Adding files|",
      "[OPTRACE]|45750|1527|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1693951643811|START|Configure IP Cache|",
      "[OPTRACE]|45750|1528|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1693951643813|END|Configure IP Cache|",
      "[OPTRACE]|45750|1529|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1693951643814|START|synth_design|",
      "[OPTRACE]|45750|1580|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1693951706899|END|synth_design|",
      "[OPTRACE]|45750|1581|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1693951706899|START|Write IP Cache|",
      "[OPTRACE]|45750|1584|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1693951708376|END|Write IP Cache|",
      "[OPTRACE]|45750|1585|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1693951708379|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|45750|1588|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1693951708943|END|write_checkpoint|",
      "[OPTRACE]|45750|1589|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1693951708943|START|synth reports|REPORT",
      "[OPTRACE]|45750|1591|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1693951709452|END|synth reports|",
      "[OPTRACE]|45750|1593|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr2_0_synth_1/ulp_proc_sys_reset_kernel_slr2_0.tcl|vivado_synth|1693951710368|END|ulp_proc_sys_reset_kernel_slr2_0_synth_1|",
      "[OPTRACE]|47538|1530|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1693951653341|START|ulp_proc_sys_reset_kernel2_slr0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|47538|1531|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1693951653342|START|Creating in-memory project|",
      "[OPTRACE]|47538|1538|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1693951660206|END|Creating in-memory project|",
      "[OPTRACE]|47538|1539|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1693951660206|START|Adding files|",
      "[OPTRACE]|47538|1540|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1693951660366|END|Adding files|",
      "[OPTRACE]|47538|1541|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1693951660368|START|Configure IP Cache|",
      "[OPTRACE]|47538|1542|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1693951660370|END|Configure IP Cache|",
      "[OPTRACE]|47538|1543|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1693951660371|START|synth_design|",
      "[OPTRACE]|47538|1594|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1693951721664|END|synth_design|",
      "[OPTRACE]|47538|1595|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1693951721664|START|Write IP Cache|",
      "[OPTRACE]|47538|1596|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1693951722993|END|Write IP Cache|",
      "[OPTRACE]|47538|1597|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1693951722995|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|47538|1598|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1693951723490|END|write_checkpoint|",
      "[OPTRACE]|47538|1599|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1693951723490|START|synth reports|REPORT",
      "[OPTRACE]|47538|1602|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1693951723930|END|synth reports|",
      "[OPTRACE]|47538|1603|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1693951724737|END|ulp_proc_sys_reset_kernel2_slr0_0_synth_1|",
      "[OPTRACE]|47664|1532|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1693951655761|START|ulp_proc_sys_reset_kernel2_slr1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|47664|1533|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1693951655762|START|Creating in-memory project|",
      "[OPTRACE]|47664|1544|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1693951662487|END|Creating in-memory project|",
      "[OPTRACE]|47664|1545|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1693951662488|START|Adding files|",
      "[OPTRACE]|47664|1546|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1693951662659|END|Adding files|",
      "[OPTRACE]|47664|1547|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1693951662661|START|Configure IP Cache|",
      "[OPTRACE]|47664|1548|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1693951662663|END|Configure IP Cache|",
      "[OPTRACE]|47664|1549|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1693951662663|START|synth_design|",
      "[OPTRACE]|47664|1600|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1693951723675|END|synth_design|",
      "[OPTRACE]|47664|1601|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1693951723675|START|Write IP Cache|",
      "[OPTRACE]|47664|1604|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1693951724888|END|Write IP Cache|",
      "[OPTRACE]|47664|1605|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1693951724890|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|47664|1606|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1693951725382|END|write_checkpoint|",
      "[OPTRACE]|47664|1607|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1693951725382|START|synth reports|REPORT",
      "[OPTRACE]|47664|1608|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1693951725881|END|synth reports|",
      "[OPTRACE]|47664|1613|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1693951726626|END|ulp_proc_sys_reset_kernel2_slr1_0_synth_1|",
      "[OPTRACE]|47907|1534|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1693951658529|START|ulp_proc_sys_reset_freerun_slr0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|47907|1535|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1693951658531|START|Creating in-memory project|",
      "[OPTRACE]|47907|1550|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1693951665785|END|Creating in-memory project|",
      "[OPTRACE]|47907|1551|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1693951665786|START|Adding files|",
      "[OPTRACE]|47907|1552|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1693951665960|END|Adding files|",
      "[OPTRACE]|47907|1553|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1693951665962|START|Configure IP Cache|",
      "[OPTRACE]|47907|1554|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1693951665964|END|Configure IP Cache|",
      "[OPTRACE]|47907|1555|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1693951665965|START|synth_design|",
      "[OPTRACE]|47907|1614|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1693951728625|END|synth_design|",
      "[OPTRACE]|47907|1615|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1693951728626|START|Write IP Cache|",
      "[OPTRACE]|47907|1616|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1693951730115|END|Write IP Cache|",
      "[OPTRACE]|47907|1617|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1693951730117|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|47907|1618|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1693951730644|END|write_checkpoint|",
      "[OPTRACE]|47907|1619|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1693951730644|START|synth reports|REPORT",
      "[OPTRACE]|47907|1620|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1693951731133|END|synth reports|",
      "[OPTRACE]|47907|1625|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_freerun_slr0_0_synth_1/ulp_proc_sys_reset_freerun_slr0_0.tcl|vivado_synth|1693951731888|END|ulp_proc_sys_reset_freerun_slr0_0_synth_1|",
      "[OPTRACE]|48028|1536|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1693951660008|START|ulp_ulp_ucs_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|48028|1537|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1693951660009|START|Creating in-memory project|",
      "[OPTRACE]|48028|1556|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1693951667255|END|Creating in-memory project|",
      "[OPTRACE]|48028|1557|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1693951667256|START|Adding files|",
      "[OPTRACE]|48028|1558|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1693951670358|END|Adding files|",
      "[OPTRACE]|48028|1559|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1693951670370|START|Configure IP Cache|",
      "[OPTRACE]|48028|1560|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1693951670372|END|Configure IP Cache|",
      "[OPTRACE]|48028|1561|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1693951670374|START|synth_design|",
      "[OPTRACE]|48028|1630|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1693951733896|END|synth_design|",
      "[OPTRACE]|48028|1631|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1693951733896|START|Write IP Cache|",
      "[OPTRACE]|48028|1636|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1693951735612|END|Write IP Cache|",
      "[OPTRACE]|48028|1637|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1693951735615|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|48028|1642|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1693951736322|END|write_checkpoint|",
      "[OPTRACE]|48028|1643|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1693951736322|START|synth reports|REPORT",
      "[OPTRACE]|48028|1644|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1693951736849|END|synth reports|",
      "[OPTRACE]|48028|1645|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1693951737807|END|ulp_ulp_ucs_0_synth_1|",
      "[OPTRACE]|4990|330|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1693950864271|START|bd_22c0_frequency_counter_aclk_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|4990|331|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1693950864272|START|Creating in-memory project|",
      "[OPTRACE]|4990|342|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1693950871506|END|Creating in-memory project|",
      "[OPTRACE]|4990|343|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1693950871506|START|Adding files|",
      "[OPTRACE]|4990|346|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1693950871661|END|Adding files|",
      "[OPTRACE]|4990|347|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1693950871663|START|Configure IP Cache|",
      "[OPTRACE]|4990|348|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1693950871664|END|Configure IP Cache|",
      "[OPTRACE]|4990|349|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1693950871664|START|synth_design|",
      "[OPTRACE]|4990|418|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1693950935548|END|synth_design|",
      "[OPTRACE]|4990|419|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1693950935549|START|Write IP Cache|",
      "[OPTRACE]|4990|420|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1693950937135|END|Write IP Cache|",
      "[OPTRACE]|4990|421|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1693950937136|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|4990|422|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1693950937742|END|write_checkpoint|",
      "[OPTRACE]|4990|423|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1693950937743|START|synth reports|REPORT",
      "[OPTRACE]|4990|424|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1693950938282|END|synth reports|",
      "[OPTRACE]|4990|427|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1693950939110|END|bd_22c0_frequency_counter_aclk_0_synth_1|",
      "[OPTRACE]|504|211|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1693950773118|START|bd_58f6_xsdbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|504|214|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1693950773119|START|Creating in-memory project|",
      "[OPTRACE]|504|232|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1693950780250|END|Creating in-memory project|",
      "[OPTRACE]|504|233|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1693950780251|START|Adding files|",
      "[OPTRACE]|504|254|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1693950780561|END|Adding files|",
      "[OPTRACE]|504|255|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1693950780563|START|Configure IP Cache|",
      "[OPTRACE]|504|258|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1693950780611|END|Configure IP Cache|",
      "[OPTRACE]|504|259|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1693950780612|START|synth_design|",
      "[OPTRACE]|504|314|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1693950848203|END|synth_design|",
      "[OPTRACE]|504|315|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1693950848204|START|Write IP Cache|",
      "[OPTRACE]|504|316|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1693950850080|END|Write IP Cache|",
      "[OPTRACE]|504|317|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1693950850082|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|504|318|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1693950850707|END|write_checkpoint|",
      "[OPTRACE]|504|319|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1693950850708|START|synth reports|REPORT",
      "[OPTRACE]|504|320|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1693950851288|END|synth reports|",
      "[OPTRACE]|504|321|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_xsdbm_0_synth_1/bd_58f6_xsdbm_0.tcl|vivado_synth|1693950852519|END|bd_58f6_xsdbm_0_synth_1|",
      "[OPTRACE]|50950|1611|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1693951726309|START|ulp_xbar_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|50950|1612|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1693951726311|START|Creating in-memory project|",
      "[OPTRACE]|50950|1628|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1693951733681|END|Creating in-memory project|",
      "[OPTRACE]|50950|1629|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1693951733682|START|Adding files|",
      "[OPTRACE]|50950|1632|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1693951734387|END|Adding files|",
      "[OPTRACE]|50950|1633|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1693951734388|START|Configure IP Cache|",
      "[OPTRACE]|50950|1634|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1693951734456|END|Configure IP Cache|",
      "[OPTRACE]|50950|1635|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1693951734457|START|synth_design|",
      "[OPTRACE]|50950|1698|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1693951808246|END|synth_design|",
      "[OPTRACE]|50950|1699|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1693951808246|START|Write IP Cache|",
      "[OPTRACE]|50950|1700|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1693951809924|END|Write IP Cache|",
      "[OPTRACE]|50950|1701|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1693951809926|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|50950|1702|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1693951810539|END|write_checkpoint|",
      "[OPTRACE]|50950|1703|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1693951810539|START|synth reports|REPORT",
      "[OPTRACE]|50950|1704|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1693951811051|END|synth reports|",
      "[OPTRACE]|50950|1707|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1693951812056|END|ulp_xbar_0_synth_1|",
      "[OPTRACE]|51107|1609|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1693951726287|START|ulp_Bert_layer_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|51107|1610|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1693951726289|START|Creating in-memory project|",
      "[OPTRACE]|51107|1626|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1693951733643|END|Creating in-memory project|",
      "[OPTRACE]|51107|1627|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1693951733644|START|Adding files|",
      "[OPTRACE]|51107|1638|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1693951735620|END|Adding files|",
      "[OPTRACE]|51107|1639|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1693951735625|START|Configure IP Cache|",
      "[OPTRACE]|51107|1640|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1693951735627|END|Configure IP Cache|",
      "[OPTRACE]|51107|1641|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1693951735628|START|synth_design|",
      "[OPTRACE]|51107|1770|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1693954800514|END|synth_design|",
      "[OPTRACE]|51107|1771|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1693954800515|START|Write IP Cache|",
      "[OPTRACE]|51107|1772|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1693954943874|END|Write IP Cache|",
      "[OPTRACE]|51107|1773|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1693954944039|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|51107|1774|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1693955026938|END|write_checkpoint|",
      "[OPTRACE]|51107|1775|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1693955026939|START|synth reports|REPORT",
      "[OPTRACE]|51107|1776|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1693955031884|END|synth reports|",
      "[OPTRACE]|51107|1777|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.tcl|vivado_synth|1693955091519|END|ulp_Bert_layer_1_0_synth_1|",
      "[OPTRACE]|51522|1621|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1693951731204|START|ulp_m00_regslice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|51522|1622|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1693951731205|START|Creating in-memory project|",
      "[OPTRACE]|51522|1648|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1693951738501|END|Creating in-memory project|",
      "[OPTRACE]|51522|1649|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1693951738502|START|Adding files|",
      "[OPTRACE]|51522|1650|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1693951738698|END|Adding files|",
      "[OPTRACE]|51522|1651|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1693951738700|START|Configure IP Cache|",
      "[OPTRACE]|51522|1652|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1693951738702|END|Configure IP Cache|",
      "[OPTRACE]|51522|1653|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1693951738703|START|synth_design|",
      "[OPTRACE]|51522|1690|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1693951802080|END|synth_design|",
      "[OPTRACE]|51522|1691|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1693951802081|START|Write IP Cache|",
      "[OPTRACE]|51522|1692|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1693951803558|END|Write IP Cache|",
      "[OPTRACE]|51522|1693|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1693951803559|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|51522|1694|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1693951804083|END|write_checkpoint|",
      "[OPTRACE]|51522|1695|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1693951804083|START|synth reports|REPORT",
      "[OPTRACE]|51522|1696|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1693951804573|END|synth reports|",
      "[OPTRACE]|51522|1697|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1693951805443|END|ulp_m00_regslice_0_synth_1|",
      "[OPTRACE]|51523|1623|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1693951731467|START|ulp_xbar_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|51523|1624|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1693951731469|START|Creating in-memory project|",
      "[OPTRACE]|51523|1646|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1693951738467|END|Creating in-memory project|",
      "[OPTRACE]|51523|1647|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1693951738467|START|Adding files|",
      "[OPTRACE]|51523|1654|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1693951739220|END|Adding files|",
      "[OPTRACE]|51523|1655|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1693951739222|START|Configure IP Cache|",
      "[OPTRACE]|51523|1656|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1693951739293|END|Configure IP Cache|",
      "[OPTRACE]|51523|1657|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1693951739294|START|synth_design|",
      "[OPTRACE]|51523|1705|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1693951811843|END|synth_design|",
      "[OPTRACE]|51523|1706|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1693951811843|START|Write IP Cache|",
      "[OPTRACE]|51523|1708|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1693951813471|END|Write IP Cache|",
      "[OPTRACE]|51523|1709|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1693951813473|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|51523|1710|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1693951814087|END|write_checkpoint|",
      "[OPTRACE]|51523|1711|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1693951814088|START|synth reports|REPORT",
      "[OPTRACE]|51523|1712|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1693951814612|END|synth reports|",
      "[OPTRACE]|51523|1713|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_1_synth_1/ulp_xbar_1.tcl|vivado_synth|1693951815531|END|ulp_xbar_1_synth_1|",
      "[OPTRACE]|53058|1658|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1693951745699|START|ulp_auto_cc_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|53058|1659|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1693951745700|START|Creating in-memory project|",
      "[OPTRACE]|53058|1664|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1693951752516|END|Creating in-memory project|",
      "[OPTRACE]|53058|1665|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1693951752516|START|Adding files|",
      "[OPTRACE]|53058|1666|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1693951752714|END|Adding files|",
      "[OPTRACE]|53058|1667|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1693951752716|START|Configure IP Cache|",
      "[OPTRACE]|53058|1668|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1693951752762|END|Configure IP Cache|",
      "[OPTRACE]|53058|1669|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1693951752763|START|synth_design|",
      "[OPTRACE]|53058|1721|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1693951822496|END|synth_design|",
      "[OPTRACE]|53058|1722|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1693951822497|START|Write IP Cache|",
      "[OPTRACE]|53058|1724|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1693951824181|END|Write IP Cache|",
      "[OPTRACE]|53058|1725|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1693951824182|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|53058|1726|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1693951824812|END|write_checkpoint|",
      "[OPTRACE]|53058|1727|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1693951824813|START|synth reports|REPORT",
      "[OPTRACE]|53058|1728|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1693951825356|END|synth reports|",
      "[OPTRACE]|53058|1729|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1693951826352|END|ulp_auto_cc_0_synth_1|",
      "[OPTRACE]|53353|1660|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1693951747491|START|ulp_m01_regslice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|53353|1661|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1693951747493|START|Creating in-memory project|",
      "[OPTRACE]|53353|1670|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1693951754908|END|Creating in-memory project|",
      "[OPTRACE]|53353|1671|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1693951754908|START|Adding files|",
      "[OPTRACE]|53353|1672|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1693951755120|END|Adding files|",
      "[OPTRACE]|53353|1673|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1693951755121|START|Configure IP Cache|",
      "[OPTRACE]|53353|1674|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1693951755124|END|Configure IP Cache|",
      "[OPTRACE]|53353|1675|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1693951755125|START|synth_design|",
      "[OPTRACE]|53353|1714|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1693951818820|END|synth_design|",
      "[OPTRACE]|53353|1715|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1693951818821|START|Write IP Cache|",
      "[OPTRACE]|53353|1716|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1693951820437|END|Write IP Cache|",
      "[OPTRACE]|53353|1717|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1693951820438|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|53353|1718|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1693951821027|END|write_checkpoint|",
      "[OPTRACE]|53353|1719|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1693951821027|START|synth reports|REPORT",
      "[OPTRACE]|53353|1720|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1693951821550|END|synth reports|",
      "[OPTRACE]|53353|1723|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1693951822520|END|ulp_m01_regslice_0_synth_1|",
      "[OPTRACE]|53546|1662|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1693951752366|START|ulp_auto_cc_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|53546|1663|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1693951752367|START|Creating in-memory project|",
      "[OPTRACE]|53546|1678|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1693951759402|END|Creating in-memory project|",
      "[OPTRACE]|53546|1679|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1693951759402|START|Adding files|",
      "[OPTRACE]|53546|1680|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1693951759666|END|Adding files|",
      "[OPTRACE]|53546|1681|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1693951759668|START|Configure IP Cache|",
      "[OPTRACE]|53546|1682|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1693951759723|END|Configure IP Cache|",
      "[OPTRACE]|53546|1683|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1693951759724|START|synth_design|",
      "[OPTRACE]|53546|1736|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1693951829754|END|synth_design|",
      "[OPTRACE]|53546|1737|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1693951829755|START|Write IP Cache|",
      "[OPTRACE]|53546|1740|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1693951831361|END|Write IP Cache|",
      "[OPTRACE]|53546|1741|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1693951831363|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|53546|1742|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1693951831932|END|write_checkpoint|",
      "[OPTRACE]|53546|1743|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1693951831933|START|synth reports|REPORT",
      "[OPTRACE]|53546|1744|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1693951832459|END|synth reports|",
      "[OPTRACE]|53546|1745|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1.tcl|vivado_synth|1693951833408|END|ulp_auto_cc_1_synth_1|",
      "[OPTRACE]|53909|1676|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1693951758649|START|ulp_s00_regslice_16_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|53909|1677|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1693951758650|START|Creating in-memory project|",
      "[OPTRACE]|53909|1684|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1693951765524|END|Creating in-memory project|",
      "[OPTRACE]|53909|1685|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1693951765524|START|Adding files|",
      "[OPTRACE]|53909|1686|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1693951765795|END|Adding files|",
      "[OPTRACE]|53909|1687|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1693951765797|START|Configure IP Cache|",
      "[OPTRACE]|53909|1688|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1693951765800|END|Configure IP Cache|",
      "[OPTRACE]|53909|1689|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1693951765800|START|synth_design|",
      "[OPTRACE]|53909|1730|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1693951827166|END|synth_design|",
      "[OPTRACE]|53909|1731|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1693951827166|START|Write IP Cache|",
      "[OPTRACE]|53909|1732|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1693951828701|END|Write IP Cache|",
      "[OPTRACE]|53909|1733|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1693951828702|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|53909|1734|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1693951829311|END|write_checkpoint|",
      "[OPTRACE]|53909|1735|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1693951829311|START|synth reports|REPORT",
      "[OPTRACE]|53909|1738|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1693951829820|END|synth reports|",
      "[OPTRACE]|53909|1739|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_16_synth_1/ulp_s00_regslice_16.tcl|vivado_synth|1693951830664|END|ulp_s00_regslice_16_synth_1|",
      "[OPTRACE]|5628|356|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1693950873199|START|bd_097b_build_info_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|5628|357|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1693950873200|START|Creating in-memory project|",
      "[OPTRACE]|5628|374|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1693950880349|END|Creating in-memory project|",
      "[OPTRACE]|5628|375|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1693950880350|START|Adding files|",
      "[OPTRACE]|5628|376|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1693950880542|END|Adding files|",
      "[OPTRACE]|5628|377|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1693950880544|START|Configure IP Cache|",
      "[OPTRACE]|5628|378|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1693950880546|END|Configure IP Cache|",
      "[OPTRACE]|5628|379|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1693950880547|START|synth_design|",
      "[OPTRACE]|5628|434|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1693950944653|END|synth_design|",
      "[OPTRACE]|5628|435|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1693950944653|START|Write IP Cache|",
      "[OPTRACE]|5628|438|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1693950946143|END|Write IP Cache|",
      "[OPTRACE]|5628|439|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1693950946144|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|5628|442|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1693950946706|END|write_checkpoint|",
      "[OPTRACE]|5628|443|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1693950946706|START|synth reports|REPORT",
      "[OPTRACE]|5628|446|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1693950947219|END|synth reports|",
      "[OPTRACE]|5628|448|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_build_info_0_synth_1/bd_097b_build_info_0.tcl|vivado_synth|1693950948039|END|bd_097b_build_info_0_synth_1|",
      "[OPTRACE]|572|213|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1693950773118|START|bd_22c0_clk_hbm_adapt_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|572|217|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1693950773120|START|Creating in-memory project|",
      "[OPTRACE]|572|228|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1693950780169|END|Creating in-memory project|",
      "[OPTRACE]|572|229|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1693950780169|START|Adding files|",
      "[OPTRACE]|572|240|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1693950780359|END|Adding files|",
      "[OPTRACE]|572|241|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1693950780360|START|Configure IP Cache|",
      "[OPTRACE]|572|242|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1693950780362|END|Configure IP Cache|",
      "[OPTRACE]|572|243|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1693950780362|START|synth_design|",
      "[OPTRACE]|572|306|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1693950837539|END|synth_design|",
      "[OPTRACE]|572|307|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1693950837539|START|Write IP Cache|",
      "[OPTRACE]|572|308|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1693950839021|END|Write IP Cache|",
      "[OPTRACE]|572|309|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1693950839022|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|572|310|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1693950839562|END|write_checkpoint|",
      "[OPTRACE]|572|311|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1693950839562|START|synth reports|REPORT",
      "[OPTRACE]|572|312|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1693950840094|END|synth reports|",
      "[OPTRACE]|572|313|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1693950840928|END|bd_22c0_clk_hbm_adapt_0_synth_1|",
      "[OPTRACE]|574|212|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1693950773118|START|bd_22c0_clkwiz_hbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|574|216|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1693950773119|START|Creating in-memory project|",
      "[OPTRACE]|574|226|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1693950780157|END|Creating in-memory project|",
      "[OPTRACE]|574|227|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1693950780157|START|Adding files|",
      "[OPTRACE]|574|248|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1693950780395|END|Adding files|",
      "[OPTRACE]|574|249|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1693950780396|START|Configure IP Cache|",
      "[OPTRACE]|574|250|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1693950780398|END|Configure IP Cache|",
      "[OPTRACE]|574|251|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1693950780398|START|synth_design|",
      "[OPTRACE]|574|425|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1693950938480|END|synth_design|",
      "[OPTRACE]|574|426|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1693950938480|START|Write IP Cache|",
      "[OPTRACE]|574|428|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1693950940496|END|Write IP Cache|",
      "[OPTRACE]|574|429|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1693950940497|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|574|430|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1693950941245|END|write_checkpoint|",
      "[OPTRACE]|574|431|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1693950941245|START|synth reports|REPORT",
      "[OPTRACE]|574|432|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1693950941721|END|synth reports|",
      "[OPTRACE]|574|433|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1693950942762|END|bd_22c0_clkwiz_hbm_0_synth_1|",
      "[OPTRACE]|58200|1746|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1693951847993|START|ulp_auto_cc_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|58200|1747|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1693951847994|START|Creating in-memory project|",
      "[OPTRACE]|58200|1754|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1693951855008|END|Creating in-memory project|",
      "[OPTRACE]|58200|1755|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1693951855009|START|Adding files|",
      "[OPTRACE]|58200|1760|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1693951855285|END|Adding files|",
      "[OPTRACE]|58200|1761|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1693951855287|START|Configure IP Cache|",
      "[OPTRACE]|58200|1762|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1693951855357|END|Configure IP Cache|",
      "[OPTRACE]|58200|1763|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2.tcl|vivado_synth|1693951855360|END|ulp_auto_cc_2_synth_1|",
      "[OPTRACE]|58201|1748|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1693951848005|START|ulp_auto_cc_3_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|58201|1749|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1693951848007|START|Creating in-memory project|",
      "[OPTRACE]|58201|1752|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1693951854947|END|Creating in-memory project|",
      "[OPTRACE]|58201|1753|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1693951854948|START|Adding files|",
      "[OPTRACE]|58201|1756|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1693951855133|END|Adding files|",
      "[OPTRACE]|58201|1757|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1693951855135|START|Configure IP Cache|",
      "[OPTRACE]|58201|1758|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1693951855203|END|Configure IP Cache|",
      "[OPTRACE]|58201|1759|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_3_synth_1/ulp_auto_cc_3.tcl|vivado_synth|1693951855208|END|ulp_auto_cc_3_synth_1|",
      "[OPTRACE]|58360|1750|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1693951851447|START|ulp_s00_regslice_17_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|58360|1751|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1693951851448|START|Creating in-memory project|",
      "[OPTRACE]|58360|1764|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1693951858407|END|Creating in-memory project|",
      "[OPTRACE]|58360|1765|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1693951858407|START|Adding files|",
      "[OPTRACE]|58360|1766|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1693951858651|END|Adding files|",
      "[OPTRACE]|58360|1767|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1693951858653|START|Configure IP Cache|",
      "[OPTRACE]|58360|1768|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1693951858666|END|Configure IP Cache|",
      "[OPTRACE]|58360|1769|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_17_synth_1/ulp_s00_regslice_17.tcl|vivado_synth|1693951858667|END|ulp_s00_regslice_17_synth_1|",
      "[OPTRACE]|5932|372|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1693950878176|START|bd_097b_user_debug_hub_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|5932|373|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1693950878177|START|Creating in-memory project|",
      "[OPTRACE]|5932|380|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1693950884767|END|Creating in-memory project|",
      "[OPTRACE]|5932|381|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1693950884767|START|Adding files|",
      "[OPTRACE]|5932|382|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1693950885143|END|Adding files|",
      "[OPTRACE]|5932|383|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1693950885145|START|Configure IP Cache|",
      "[OPTRACE]|5932|384|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1693950885173|END|Configure IP Cache|",
      "[OPTRACE]|5932|385|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1693950885174|START|synth_design|",
      "[OPTRACE]|5932|436|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1693950945192|END|synth_design|",
      "[OPTRACE]|5932|437|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1693950945192|START|Write IP Cache|",
      "[OPTRACE]|5932|440|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1693950946488|END|Write IP Cache|",
      "[OPTRACE]|5932|441|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1693950946489|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|5932|444|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1693950946958|END|write_checkpoint|",
      "[OPTRACE]|5932|445|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1693950946958|START|synth reports|REPORT",
      "[OPTRACE]|5932|447|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1693950947432|END|synth reports|",
      "[OPTRACE]|5932|449|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_hub_0_synth_1/bd_097b_user_debug_hub_0.tcl|vivado_synth|1693950948144|END|bd_097b_user_debug_hub_0_synth_1|",
      "[OPTRACE]|749|210|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1693950773118|START|ulp_axi_vip_ctrl_userpf_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|749|215|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1693950773119|START|Creating in-memory project|",
      "[OPTRACE]|749|224|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1693950780153|END|Creating in-memory project|",
      "[OPTRACE]|749|225|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1693950780153|START|Adding files|",
      "[OPTRACE]|749|236|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1693950780342|END|Adding files|",
      "[OPTRACE]|749|237|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1693950780343|START|Configure IP Cache|",
      "[OPTRACE]|749|238|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1693950780351|END|Configure IP Cache|",
      "[OPTRACE]|749|239|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1693950780352|END|ulp_axi_vip_ctrl_userpf_1_synth_1|",
      "[OPTRACE]|7509|386|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1693950892578|START|bd_85ad_slice1_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|7509|387|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1693950892579|START|Creating in-memory project|",
      "[OPTRACE]|7509|394|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1693950899658|END|Creating in-memory project|",
      "[OPTRACE]|7509|395|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1693950899659|START|Adding files|",
      "[OPTRACE]|7509|396|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1693950899921|END|Adding files|",
      "[OPTRACE]|7509|397|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1693950899923|START|Configure IP Cache|",
      "[OPTRACE]|7509|398|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1693950899925|END|Configure IP Cache|",
      "[OPTRACE]|7509|399|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1693950899926|START|synth_design|",
      "[OPTRACE]|7509|466|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1693950966665|END|synth_design|",
      "[OPTRACE]|7509|467|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1693950966665|START|Write IP Cache|",
      "[OPTRACE]|7509|472|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1693950968342|END|Write IP Cache|",
      "[OPTRACE]|7509|473|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1693950968343|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|7509|476|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1693950969010|END|write_checkpoint|",
      "[OPTRACE]|7509|477|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1693950969011|START|synth reports|REPORT",
      "[OPTRACE]|7509|480|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1693950969682|END|synth reports|",
      "[OPTRACE]|7509|493|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1693950970694|END|bd_85ad_slice1_0_0_synth_1|",
      "[OPTRACE]|7845|388|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1693950895783|START|bd_85ad_interconnect0_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|7845|389|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1693950895784|START|Creating in-memory project|",
      "[OPTRACE]|7845|400|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1693950902783|END|Creating in-memory project|",
      "[OPTRACE]|7845|401|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1693950902784|START|Adding files|",
      "[OPTRACE]|7845|410|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1693950903741|END|Adding files|",
      "[OPTRACE]|7845|411|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1693950903743|START|Configure IP Cache|",
      "[OPTRACE]|7845|414|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1693950903810|END|Configure IP Cache|",
      "[OPTRACE]|7845|415|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1693950903811|START|synth_design|",
      "[OPTRACE]|7845|530|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1693951016900|END|synth_design|",
      "[OPTRACE]|7845|531|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1693951016901|START|Write IP Cache|",
      "[OPTRACE]|7845|532|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1693951022797|END|Write IP Cache|",
      "[OPTRACE]|7845|533|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1693951022800|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|7845|534|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1693951025207|END|write_checkpoint|",
      "[OPTRACE]|7845|535|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1693951025207|START|synth reports|REPORT",
      "[OPTRACE]|7845|536|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1693951025775|END|synth reports|",
      "[OPTRACE]|7845|537|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1693951029113|END|bd_85ad_interconnect0_1_0_synth_1|",
      "[OPTRACE]|7882|390|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1693950896034|START|bd_22c0_aclk_kernel_00_adapt_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|7882|391|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1693950896036|START|Creating in-memory project|",
      "[OPTRACE]|7882|402|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1693950903032|END|Creating in-memory project|",
      "[OPTRACE]|7882|403|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1693950903032|START|Adding files|",
      "[OPTRACE]|7882|404|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1693950903178|END|Adding files|",
      "[OPTRACE]|7882|405|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1693950903179|START|Configure IP Cache|",
      "[OPTRACE]|7882|406|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1693950903180|END|Configure IP Cache|",
      "[OPTRACE]|7882|407|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1693950903181|START|synth_design|",
      "[OPTRACE]|7882|450|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1693950957518|END|synth_design|",
      "[OPTRACE]|7882|451|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1693950957519|START|Write IP Cache|",
      "[OPTRACE]|7882|452|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1693950958902|END|Write IP Cache|",
      "[OPTRACE]|7882|453|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1693950958903|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|7882|454|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1693950959460|END|write_checkpoint|",
      "[OPTRACE]|7882|455|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1693950959460|START|synth reports|REPORT",
      "[OPTRACE]|7882|456|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1693950959954|END|synth reports|",
      "[OPTRACE]|7882|457|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_aclk_kernel_00_adapt_0_synth_1/bd_22c0_aclk_kernel_00_adapt_0.tcl|vivado_synth|1693950960749|END|bd_22c0_aclk_kernel_00_adapt_0_synth_1|",
      "[OPTRACE]|7946|392|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1693950896274|START|bd_097b_user_debug_bridge_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|7946|393|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1693950896276|START|Creating in-memory project|",
      "[OPTRACE]|7946|408|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1693950903536|END|Creating in-memory project|",
      "[OPTRACE]|7946|409|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1693950903537|START|Adding files|",
      "[OPTRACE]|7946|412|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1693950903800|END|Adding files|",
      "[OPTRACE]|7946|413|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1693950903802|START|Configure IP Cache|",
      "[OPTRACE]|7946|416|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1693950903873|END|Configure IP Cache|",
      "[OPTRACE]|7946|417|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1693950903874|START|synth_design|",
      "[OPTRACE]|7946|462|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1693950965132|END|synth_design|",
      "[OPTRACE]|7946|463|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1693950965133|START|Write IP Cache|",
      "[OPTRACE]|7946|464|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1693950966499|END|Write IP Cache|",
      "[OPTRACE]|7946|465|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1693950966500|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|7946|468|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1693950967020|END|write_checkpoint|",
      "[OPTRACE]|7946|469|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1693950967020|START|synth reports|REPORT",
      "[OPTRACE]|7946|470|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1693950967496|END|synth reports|",
      "[OPTRACE]|7946|471|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_097b_user_debug_bridge_0_synth_1/bd_097b_user_debug_bridge_0.tcl|vivado_synth|1693950968188|END|bd_097b_user_debug_bridge_0_synth_1|",
      "[OPTRACE]|88924|1778|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1693955116847|START|my_rm_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|88924|1779|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1693955116848|START|Creating in-memory project|",
      "[OPTRACE]|88924|1780|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1693955123966|END|Creating in-memory project|",
      "[OPTRACE]|88924|1781|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1693955123966|START|Adding files|",
      "[OPTRACE]|88924|1782|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1693955134995|END|Adding files|",
      "[OPTRACE]|88924|1783|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1693955135027|START|synth_design|",
      "[OPTRACE]|88924|1784|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1693955197440|END|synth_design|",
      "[OPTRACE]|88924|1785|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1693955197456|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|88924|1786|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1693955198471|END|write_checkpoint|",
      "[OPTRACE]|88924|1787|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1693955198471|START|synth reports|REPORT",
      "[OPTRACE]|88924|1788|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1693955198471|END|synth reports|",
      "[OPTRACE]|88924|1789|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1693955199809|END|my_rm_synth_1|",
      "[OPTRACE]|90529|1791|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693955230615|START|impl_1|ROLLUP_1",
      "[OPTRACE]|90529|1792|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693955230616|START|Phase: Init Design|ROLLUP_AUTO",
      "[OPTRACE]|90529|1793|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693955230617|START|Design Initialization: pre hook|",
      "[OPTRACE]|90529|1794|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693955230647|END|Design Initialization: pre hook|",
      "[OPTRACE]|90529|1795|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693955230648|START|create in-memory project|",
      "[OPTRACE]|90529|1796|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693955235654|END|create in-memory project|",
      "[OPTRACE]|90529|1797|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693955235655|START|set parameters|",
      "[OPTRACE]|90529|1798|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693955237740|END|set parameters|",
      "[OPTRACE]|90529|1799|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693955237740|START|add files|",
      "[OPTRACE]|90529|1800|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693955249631|START|read constraints: implementation|",
      "[OPTRACE]|90529|1801|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693955249632|END|read constraints: implementation|",
      "[OPTRACE]|90529|1802|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693955249634|END|add files|",
      "[OPTRACE]|90529|1803|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693955249634|START|link_design|",
      "[OPTRACE]|90529|1804|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693956145121|END|link_design|",
      "[OPTRACE]|90529|1805|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693956145122|START|gray box cells|",
      "[OPTRACE]|90529|1806|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693956145122|END|gray box cells|",
      "[OPTRACE]|90529|1807|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693956145122|START|Design Initialization: post hook|",
      "[OPTRACE]|90529|1808|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693956145346|END|Design Initialization: post hook|",
      "[OPTRACE]|90529|1809|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693956145346|START|init_design_reports|REPORT",
      "[OPTRACE]|90529|1810|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693956145347|END|init_design_reports|",
      "[OPTRACE]|90529|1811|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693956145347|START|init_design_write_hwdef|",
      "[OPTRACE]|90529|1812|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693956145347|END|init_design_write_hwdef|",
      "[OPTRACE]|90529|1813|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693956145349|END|Phase: Init Design|",
      "[OPTRACE]|90529|1814|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693956145349|START|Phase: Opt Design|ROLLUP_AUTO",
      "[OPTRACE]|90529|1815|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693956145351|START|Opt Design: pre hook|",
      "[OPTRACE]|90529|1816|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693956260686|END|Opt Design: pre hook|",
      "[OPTRACE]|90529|1817|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693956260686|START|read constraints: opt_design|",
      "[OPTRACE]|90529|1818|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693956260686|END|read constraints: opt_design|",
      "[OPTRACE]|90529|1819|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693956260686|START|opt_design|",
      "[OPTRACE]|90529|1820|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693956614357|END|opt_design|",
      "[OPTRACE]|90529|1821|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693956614358|START|read constraints: opt_design_post|",
      "[OPTRACE]|90529|1822|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693956614358|END|read constraints: opt_design_post|",
      "[OPTRACE]|90529|1823|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693956614358|START|Opt Design: post hook|",
      "[OPTRACE]|90529|1824|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693956614388|END|Opt Design: post hook|",
      "[OPTRACE]|90529|1825|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693956614388|START|opt_design reports|REPORT",
      "[OPTRACE]|90529|1826|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693956614388|END|opt_design reports|",
      "[OPTRACE]|90529|1827|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693956614389|END|Phase: Opt Design|",
      "[OPTRACE]|90529|1828|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693956614390|START|Phase: Place Design|ROLLUP_AUTO",
      "[OPTRACE]|90529|1829|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693956614392|START|Place Design: pre hook|",
      "[OPTRACE]|90529|1830|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693956614434|END|Place Design: pre hook|",
      "[OPTRACE]|90529|1831|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693956614434|START|read constraints: place_design|",
      "[OPTRACE]|90529|1832|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693956614434|END|read constraints: place_design|",
      "[OPTRACE]|90529|1833|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693956614435|START|implement_debug_core|",
      "[OPTRACE]|90529|1834|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693956614480|END|implement_debug_core|",
      "[OPTRACE]|90529|1835|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693956614480|START|place_design|",
      "[OPTRACE]|90529|1836|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1693956820482|END|impl_1|",
      "[OPTRACE]|915|218|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1/ulp_axi_vip_ctrl_userpf_2.tcl|vivado_synth|1693950773187|START|ulp_axi_vip_ctrl_userpf_2_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|915|219|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1/ulp_axi_vip_ctrl_userpf_2.tcl|vivado_synth|1693950773189|START|Creating in-memory project|",
      "[OPTRACE]|915|230|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1/ulp_axi_vip_ctrl_userpf_2.tcl|vivado_synth|1693950780174|END|Creating in-memory project|",
      "[OPTRACE]|915|231|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1/ulp_axi_vip_ctrl_userpf_2.tcl|vivado_synth|1693950780175|START|Adding files|",
      "[OPTRACE]|915|244|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1/ulp_axi_vip_ctrl_userpf_2.tcl|vivado_synth|1693950780370|END|Adding files|",
      "[OPTRACE]|915|245|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1/ulp_axi_vip_ctrl_userpf_2.tcl|vivado_synth|1693950780371|START|Configure IP Cache|",
      "[OPTRACE]|915|246|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1/ulp_axi_vip_ctrl_userpf_2.tcl|vivado_synth|1693950780380|END|Configure IP Cache|",
      "[OPTRACE]|915|247|/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_2_synth_1/ulp_axi_vip_ctrl_userpf_2.tcl|vivado_synth|1693950780381|END|ulp_axi_vip_ctrl_userpf_2_synth_1|"
      ];

  var legendData = [
  { "title": "Report Generation",
    "color": "#b9783f"
  }, {
    "title": "Write Checkpoint",
    "color": "#cd82ad"
  },
  {
    "title": "Incomplete Data",
    "color": "#cc4748"
  } ];

  // -- Convert Raw data into something we can use ---------------------------
  console.log("Convert log data (%s entries) to Javascript 'JSON' objects...", csvData.length);
  var jsonData = csvArrayToJSON(header, csvData, "|");

  // -- Clean up the JSON objects --------------------------------------------
  for (var i = 0; i < jsonData.length; i++) {
    jsonData[i].Action = jsonData[i].Action.toUpperCase();
    jsonData[i].Tags = jsonData[i].Tags.toUpperCase();
    jsonData[i].Tags = jsonData[i].Tags.trim();
    jsonData[i].TimeStampMSec = parseInt(jsonData[i].TimeStampMSec, 10);
    jsonData[i].pid = parseInt(jsonData[i].pid, 10);
  }

  // -- Sort JSON array ------------------------------------------------------
  console.log("Sorting JSON objects (%s objects) according to timestamps...", jsonData.length);
  jsonData.sort(compareByTimeStamp);

  // Record the PID grouping order
  var pidOrder = new Map();
  for (var i = 0; i < jsonData.length; i++) {
    if (pidOrder.has(jsonData[i].pid) == false) {
      pidOrder.set(jsonData[i].pid, i);    // Simple ordering (lower is first)
    }
  }

  // -- Create secondary data array for the chart data array -----------------
  console.log("Preparing graph data...");

  // Task limits
  var m_startTS = 0;      // Earliest Timestamp
  var m_endTS = 0;        // Latest Timestamp

  if (jsonData.length > 0) {
    m_startTS = jsonData[0].TimeStampMSec;
    m_endTS = jsonData[jsonData.length - 1].TimeStampMSec;
  }


  var chartData = [ ];   // Empty JSON array


  populateChartData();
  tableCreate( chartData );

  filterChartEntries();

  // -- Search for "holes"
  // -- Sort by common PID
  // -- Create groupings by process

  console.log("done");

  var chart = AmCharts.makeChart("chartdiv", {
    "type": "gantt",
    "theme": "light",
    "titles": [
    { "text": "OPTrace", "size": 15}],
    "marginRight": 70,
    "period": "fff",                                     // X-Axis
    "balloonDateFormat": "JJ:NN:SS",
    "columnWidth": 0.5,                                 // Bar thickness
    "valueAxis": {
      "type": "numeric",
      "title": "Time [HH:MM:SS]",
      "duration": "ss",
      "durationUnits": { DD: 'd. ', hh: ':', mm: ':', ss: '' },
    },
    "brightnessStep": 10,
    "graph": {
      "fillAlphas": 1,
      "labelFunction": barLabelCallBack,
      "labelText": " ",
      "labelPosition": "right",
      "balloonFunction": ballonLabelCallBack,
      "balloonText": "<p align='left'> Task: [[task]]<br/>Start:[[start]]<br/>End:[[end]]<br/>Duration:[[duration]]</p>",
      "bulletField": "bullet",
      "bulletSize": 8
    },
    "rotate": true,
    "categoryField": "category",
    "segmentsField": "segments",
    "colorField": "color",
    "startDate": "2015-01-01 00:00:00",
    "startField": "start",
    "endField": "end",
    "durationField": "duration",
    "dataProvider": chartData,
    "valueScrollbar": {
      "autoGridCount": true
    },
    "chartScrollbar": {
      "enable": true
    },
    "chartCursor": {
      "cursorColor": "#55bb76",
      "valueBalloonsEnabled": false,
      "cursorAlpha": 0.1,
      "valueLineAlpha": 0.5,
      "valueLineBalloonEnabled": true,
      "valueLineEnabled": true,
      "zoomable": true,
      "valueZoomable": true,
      "fullWidth": true
    },
    "legend": {
      "data": legendData,
    },
    "export": {
      "enabled": true
    }
  });

  // =========================================================================
  // Call back methods
  // =========================================================================
function ballonLabelCallBack( _graphDataItem )
{
  var start = _graphDataItem.values.open;
  var end = _graphDataItem.values.value;
  var duration = end - start;

  var result = "<p align='left'>Task: " + _graphDataItem.category + "<br/>Start: " + secondsToHHMMSS(start) + "<br/>End: " + secondsToHHMMSS( end ) + "<br/>Duration: " + secondsToHHMMSS( duration ) + "</p>";
  return result;
}


function barLabelCallBack( _graphDataItem )
{
   var duration = _graphDataItem.values.value - _graphDataItem.values.open;

   return secondsToHHMMSS( duration);
}


function userInputFormCallback()
{
  // Second filter
  m_secondFilter = document.getElementById("userDurationFilterSecInput").value;
  console.log("Setting second filter to: " + m_secondFilter + " seconds");

  // Group PID Sort
  m_groupPidSort = document.getElementById("userGroupPidSortSelected").checked;
  console.log("Group PID filter is set to: " + m_groupPidSort);

  // Rollup filter
  m_showRollup = document.getElementById("userRollupSelected").checked;
  console.log("Rollup filter is set to: " + m_showRollup);

  // Individual filter
  m_showIndividualEntry = document.getElementById("userIndividualEntrySelected").checked;
  console.log("Individual filter is set to: " + m_showIndividualEntry);

  // Checkpoint Report Entries filter
  m_showCheckpointEntry = document.getElementById("userCheckpointEntrySelected").checked;
  console.log("Checkpoint Entry filter is set to: " + m_showCheckpointEntry);

  // Checkpoint Report Entries filter
  m_showReportEntry = document.getElementById("userReportEntrySelected").checked;
  console.log("Report Entry filter is set to: " + m_showReportEntry);

  populateChartData();
  filterChartEntries()
  chart.dataProvider = chartData;
  chart.validateData();
}

  // =========================================================================
  // Utilities
  // =========================================================================


function populateChartData()
{
  chartData = [ ];
  if (m_groupPidSort == false) {
    jsonData.sort(compareByTimeStamp);
  } else {
    jsonData.sort(compareByGroupTimeStamp);
  }

  for (var i = 0; i < jsonData.length; i++) {
    var timestamp = parseInt(jsonData[0].TimeStampMSec, 10);

    if (m_startTS > timestamp) m_startTS = timestamp;
    if (m_endTS < timestamp) m_endTS = timestamp;

    for (var i = 0; i < jsonData.length; i++) {
      switch (jsonData[i].Action) {
      case "START":
        var categoryEntry = { };
        categoryEntry["category"] = jsonData[i].Task;
        categoryEntry["pid"] = jsonData[i].pid;

        var segmentEntry = { };
        // Normalize entry and convert to seconds
        segmentEntry["start"] = (jsonData[i].TimeStampMSec - m_startTS) / 1000;
        segmentEntry["color"] = getTaskBarColor(jsonData[i].Tags)
        segmentEntry["task"] = jsonData[i].Task;
        segmentEntry["tags"] = jsonData[i].Tags;
        segmentEntry["duration"] = -1;

        categoryEntry["segments"] = [ ];
        categoryEntry["segments"].push(segmentEntry);
        chartData.push(categoryEntry);
        break;

      case "END":
        var catagory = findCatagory(jsonData[i].pid, jsonData[i].Task, chartData);
        if (catagory != null) {
          var segmentsEntry = catagory.segments[0];
          segmentsEntry["end"] = (jsonData[i].TimeStampMSec - m_startTS) / 1000;
          segmentsEntry["duration"] = segmentsEntry.end - segmentsEntry.start;
        } else {
          console.log("Null entry found: pid:%s, Task: %s", jsonData[i].pid, jsonData[i].Task);
        }

        break;

      default:
        console.log("Default");
        break;
      }
    }
  }
}

function filterChartEntries()
{
  for(var i = chartData.length - 1; i >= 0; i--) {
    var segment = chartData[i].segments[0];

    // -- Remove entries less than 1 seconds
    if ( segment["duration"] == -1) {
      segment["bullet"] = "xError";
      segment["color"] = "#cc4748";
      segment["duration"] = ((m_endTS - m_startTS) / 1000) - segment["start"];
    } else if (segment["duration"] <  m_secondFilter) {
      chartData.splice(i, 1);
      continue;
    }
  

    // Filter by tags
    var bHasRollup = false;
    var bHasCheckpoint = false;
    var bHasReport = false;

    var tags = segment["tags"];
    console.log("Tag: " + tags);
    if (tags.search(/ROLLUP_/i) != -1) { bHasRollup = true; }
    if (tags.search(/CHECKPOINT/i) != -1) { bHasCheckpoint = true; }
    if (tags.search(/REPORT/i) != -1) { bHasReport = true; }

    var bRemoveEntry = false;

    // Remove rollups
    if ((m_showRollup == false) && (bHasRollup == true)) {
      bRemoveEntry = true;
    }
    
    // Remove checkpoints    
    if ((m_showCheckpointEntry == false) && (bHasCheckpoint == true)) {
      bRemoveEntry = true;
    }

    // Remove reports
    if ((m_showReportEntry == false) && (bHasReport == true)) {
      bRemoveEntry = true;
    }

    // Remove individual entry
    if (((m_showIndividualEntry == false) && 
         ((bHasRollup == false) &&
          (bHasCheckpoint == false) &&
          (bHasReport == false)))) {
      bRemoveEntry = true;
    }

    if (bRemoveEntry == true) {
      chartData.splice(i, 1);
      continue;
    }
  }

  console.log("ChartData.length: " + chartData.length);
}


function getTaskBarColor( _tags )
{
  if (_tags == null)
    return "#8dc49f";

  if (_tags.search(/ROLLUP_AUTO/i) != -1){ return "#0099ff"; }
  if (_tags.search(/ROLLUP_0/i) != -1)   { return "#006699"; }
  if (_tags.search(/ROLLUP_1/i) != -1)   { return "#009933"; }
  if (_tags.search(/ROLLUP_2/i) != -1)   { return "#66ccff"; }
  if (_tags.search(/REPORT/i) != -1)     { return "#b9783f"; }
  if (_tags.search(/CHECKPOINT/i) != -1) { return "#cd82ad"; }

  return "#8dc49f"
}


function tableCreate( _chartData ){
    var myTableDiv = document.getElementById("myDynamicTable");


    for ( var i = 0; i < _chartData.length; i++) {
      var tr = myTableDiv.insertRow();

      var td_task = tr.insertCell();
      td_task.appendChild(document.createTextNode( _chartData[i].category ));

      var segmentEntry = _chartData[i].segments;
      var td_start = tr.insertCell();
      td_start.appendChild(document.createTextNode( secondsToHHMMSS(segmentEntry[0].start) ));

      var td_duration = tr.insertCell();
      td_duration.appendChild(document.createTextNode( secondsToHHMMSS(segmentEntry[0].duration) ));

    }
}

function secondsToHHMMSS( _seconds )
{
  var hours = Math.floor(_seconds / 3600);
  var minutes = Math.floor(_seconds % 3600 / 60);
  var seconds = Math.floor(_seconds % 3600 % 60);

  var result = hours + ":" + (minutes < 10 ? "0" : "") + minutes + ":" + (seconds < 10 ? "0" : "") + seconds; 

  return result;
}


  function findCatagory(_pid, _category, _catagoryArray) {
    for (var i = (_catagoryArray.length - 1); i >= 0; i--) {
      if (_pid == _catagoryArray[i].pid) {
        if (_catagoryArray[i].category == _category) {
          return  _catagoryArray[i];
        }
      }
    }
    return null;
  }


  // Compares the timestamps between to JSON objects
  function compareByTimeStamp(_a, _b) {
    if (_a.TimeStampMSec < _b.TimeStampMSec) return -1;
    if (_a.TimeStampMSec > _b.TimeStampMSec) return 1;

    if (_a.pid == _b.pid) {
      if ((_a.Action == "START") && (_b.Action == "END")) return -1;
      if ((_a.Action == "END") && (_b.Action == "START")) return 1;

      if(_a.Entry < _b.Entry) return -1;
      if(_a.Entry > _b.Entry) return 1;
    }

    return 0;
  }


  // Compares the timestamps between to JSON objects
  function compareByGroupTimeStamp(_a, _b) {
    if (pidOrder.get(_a.pid) < pidOrder.get(_b.pid)) return -1;

    if (pidOrder.get(_a.pid) > pidOrder.get(_b.pid)) return 1;

    return compareByTimeStamp(_a, _b);
  }


  // Return array of string values, or NULL if CSV string not well formed.
  function CSVtoArray(_text, _sep) {
    // Regex expressions
    var re_valid_default = /^\s*(?:'[^'\\]*(?:\\[\S\s][^'\\]*)*'|"[^"\\]*(?:\\[\S\s][^"\\]*)*"|[^,'"\s\\]*(?:\s+[^,'"\s\\]+)*)\s*(?:,\s*(?:'[^'\\]*(?:\\[\S\s][^'\\]*)*'|"[^"\\]*(?:\\[\S\s][^"\\]*)*"|[^,'"\s\\]*(?:\s+[^,'"\s\\]+)*)\s*)*$/;
    var re_value_default = /(?!\s*$)\s*(?:'([^'\\]*(?:\\[\S\s][^'\\]*)*)'|"([^"\\]*(?:\\[\S\s][^"\\]*)*)"|([^,'"\s\\]*(?:\s+[^,'"\s\\]+)*))\s*(?:,|$)/g;
    var re_special_default = /,\s*$/;

    // Algorithm:
    //   1) Convert regex expression to a string.
    //   2) Remove leading regex escape character (e.g., '\')
    //   3) Remove training regex escape character(s) (e.g., '\' or "\g")
    //   4) Replace the comma (',') character witht he new delimiter character
    //   5) Build the regex command

    // Check delimiter, if special insert escapes
    if (_sep == "|") _sep = "\\|";

    var re_valid = new RegExp(re_valid_default.toString().substr(1).slice(0, -1).replace(/,/g, _sep));
    var re_value = new RegExp(re_value_default.toString().substr(1).slice(0, -2).replace(/,/g, _sep), 'g');
    var re_special = new RegExp(re_special_default.toString().substr(1).slice(0, -1).replace(/,/g, _sep));

    // Validate the input string to determine if it is well formed
    if (!re_valid.test(_text)) return null;

    var a = [ ];                     // Initialize array to receive values.
    _text.replace(re_value,           // "Walk" the string using replace with callback.
                  function(m0, m1, m2, m3) {
                      // Remove backslash from \' in single quoted values.
                      if      (m1 !== undefined) a.push(m1.replace(/\\'/g, "'"));
                      // Remove backslash from \" in double quoted values.
                      else if (m2 !== undefined) a.push(m2.replace(/\\"/g, '"'));
                      else if (m3 !== undefined) a.push(m3);
                      return ''; // Return empty string.
                  });

    // Handle special case of empty last value.
    if (re_special.test(_text)) a.push('');

    return a;
  };


  // Converts the given CSV array & header into a JSON array
  function csvArrayToJSON(_header, _csvArray, _sep) {
    var result = [ ];
    var headers = CSVtoArray(_header, _sep);

    for (var i = 0; i < _csvArray.length; i++) {

      var obj = { };
      var currentline = CSVtoArray(_csvArray[i], _sep);

      for (var j = 0; j < headers.length; j++) {
        obj[headers[j]] = currentline[j];
      }

      result.push(obj);

    }

    return result; //JavaScript object
  }


</script>
</body>

</html>

