{"Source Block": ["hdl/library/axi_generic_adc/axi_generic_adc.v@53:73@HdlStmProcess", "\nassign up_clk = s_axi_aclk;\nassign up_rstn = s_axi_aresetn;\n\ninteger j;\nalways @(*)\nbegin\n\tup_rdata_r = 'h00;\n\tup_rack_r = 'h00;\n\tup_wack_r = 'h00;\n\tfor (j = 0; j <= NUM_CHANNELS; j=j+1) begin\n\t\tup_rack_r = up_rack_r | up_rack_s[j];\n\t\tup_wack_r = up_wack_r | up_wack_s[j];\n\t\tup_rdata_r = up_rdata_r | up_rdata_s[j];\n\tend\nend\n\nalways @(negedge up_rstn or posedge up_clk) begin\n\tif (up_rstn == 0) begin\n\t\tup_rdata <= 'd0;\n\t\tup_rack <= 'd0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[63, "\tfor (j = 0; j <= NUM_CHANNELS; j=j+1) begin\n"]], "Add": [[63, "\tfor (j = 0; j <= NUM_OF_CHANNELS; j=j+1) begin\n"]]}}