	component ed_synth_clock_bridge_eth is
		port (
			in_clk  : in  std_logic := 'X'; -- clk
			out_clk : out std_logic         -- clk
		);
	end component ed_synth_clock_bridge_eth;

