// Seed: 2600730932
module module_0 (
    input wand id_0,
    input wire id_1
);
  wire id_3;
  task id_4;
    ;
  endtask
  assign id_4.id_3 = id_4;
  logic id_5;
  wire  id_6;
  wire  id_7;
  logic id_8;
  wire  id_9;
  assign id_8 = id_1;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    output logic id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    output tri0 id_6,
    input tri id_7,
    input uwire id_8
);
  final @(negedge 1'h0) id_2 <= id_8;
  wire id_10, id_11, id_12, id_13;
  module_0 modCall_1 (
      id_0,
      id_4
  );
  wire id_14;
endmodule
