<stg><name>pow<32, 20></name>


<trans_list>

<trans id="182" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="1" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="1"/>
<literal name="icmp_ln1494" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="1"/>
<literal name="icmp_ln1498_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_2" val="1"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="1" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="1"/>
<literal name="icmp_ln1498_1" val="0"/>
<literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="37" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
<literal name="phi_ln155" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="37" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
<literal name="phi_ln155" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="51" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="r_is_neg_1" val="0"/>
<literal name="and_ln155" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_2" val="0"/>
<literal name="r_is_neg_1" val="0"/>
<literal name="and_ln155" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="52" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="52" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:0  %y_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %y_V)

]]></Node>
<StgValue><ssdm name="y_V_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:1  %x_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x_V)

]]></Node>
<StgValue><ssdm name="x_V_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:2  %trunc_ln612 = trunc i32 %y_V_read to i12

]]></Node>
<StgValue><ssdm name="trunc_ln612"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:3  %icmp_ln63 = icmp eq i12 %trunc_ln612, 0

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="22" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:4  %trunc_ln1498 = trunc i32 %x_V_read to i22

]]></Node>
<StgValue><ssdm name="trunc_ln1498"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:5  %icmp_ln1498 = icmp eq i22 %trunc_ln1498, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:6  br i1 %icmp_ln1498, label %_ZeqILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit200, label %_ZltILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZltILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:0  %p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_V_read, i32 21)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZltILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:1  br i1 %p_Result_2, label %2, label %_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln63, label %_ZeqILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit130, label %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit189

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_2" val="1"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZeqILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit130:0  %icmp_ln84 = icmp ne i32 %y_V_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln84"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_2" val="1"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZeqILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit130:1  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_V_read, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_2" val="1"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZeqILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit130:2  %and_ln84 = and i1 %tmp_6, %icmp_ln84

]]></Node>
<StgValue><ssdm name="and_ln84"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_2" val="1"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
_ZeqILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit130:3  br label %_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="33" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %x_e_1_V = sext i32 %x_V_read to i33

]]></Node>
<StgValue><ssdm name="x_e_1_V"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2  %xs_V_1 = sub i22 0, %trunc_ln1498

]]></Node>
<StgValue><ssdm name="xs_V_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="33" op_0_bw="22">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:3  %sext_ln703 = sext i22 %xs_V_1 to i33

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="33" op_0_bw="33" op_1_bw="33" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:4  %p_Result_9 = call i33 @_ssdm_op_BitSet.i33.i33.i32.i1(i33 %sext_ln703, i32 32, i1 false)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:5  %select_ln178 = select i1 %p_Result_2, i33 %p_Result_9, i33 %x_e_1_V

]]></Node>
<StgValue><ssdm name="select_ln178"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZeqILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit200:0  %icmp_ln1498_1 = icmp eq i32 %y_V_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZeqILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit200:1  br i1 %icmp_ln1498_1, label %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit189, label %_ZgtILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="1"/>
<literal name="icmp_ln1498_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZgtILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:0  %icmp_ln1494 = icmp sgt i32 %y_V_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="1"/>
<literal name="icmp_ln1498_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZgtILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:1  br i1 %icmp_ln1494, label %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit189, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="1"/>
<literal name="icmp_ln1498_1" val="0"/>
<literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="75" op_0_bw="75" op_1_bw="33" op_2_bw="42">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6  %x_l_V = call i75 @_ssdm_op_BitConcatenate.i75.i33.i42(i33 %select_ln178, i42 0)

]]></Node>
<StgValue><ssdm name="x_l_V"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="30" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="75" op_0_bw="75" op_1_bw="75" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  %ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="79" st_id="3" stage="29" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="75" op_0_bw="75" op_1_bw="75" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  %ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="80" st_id="4" stage="28" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="75" op_0_bw="75" op_1_bw="75" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  %ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="81" st_id="5" stage="27" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="75" op_0_bw="75" op_1_bw="75" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  %ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="82" st_id="6" stage="26" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="75" op_0_bw="75" op_1_bw="75" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  %ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="83" st_id="7" stage="25" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="75" op_0_bw="75" op_1_bw="75" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  %ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="84" st_id="8" stage="24" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="75" op_0_bw="75" op_1_bw="75" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  %ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="85" st_id="9" stage="23" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="75" op_0_bw="75" op_1_bw="75" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  %ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="86" st_id="10" stage="22" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="75" op_0_bw="75" op_1_bw="75" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  %ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="87" st_id="11" stage="21" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="75" op_0_bw="75" op_1_bw="75" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  %ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="88" st_id="12" stage="20" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="75" op_0_bw="75" op_1_bw="75" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  %ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="89" st_id="13" stage="19" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="75" op_0_bw="75" op_1_bw="75" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  %ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="90" st_id="14" stage="18" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="75" op_0_bw="75" op_1_bw="75" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  %ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="91" st_id="15" stage="17" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="75" op_0_bw="75" op_1_bw="75" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  %ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="92" st_id="16" stage="16" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="75" op_0_bw="75" op_1_bw="75" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  %ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="93" st_id="17" stage="15" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="75" op_0_bw="75" op_1_bw="75" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  %ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="94" st_id="18" stage="14" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="75" op_0_bw="75" op_1_bw="75" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  %ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="95" st_id="19" stage="13" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="75" op_0_bw="75" op_1_bw="75" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  %ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="96" st_id="20" stage="12" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="75" op_0_bw="75" op_1_bw="75" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  %ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="97" st_id="21" stage="11" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="75" op_0_bw="75" op_1_bw="75" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  %ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="98" st_id="22" stage="10" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="75" op_0_bw="75" op_1_bw="75" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  %ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="99" st_id="23" stage="9" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="75" op_0_bw="75" op_1_bw="75" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  %ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="100" st_id="24" stage="8" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="75" op_0_bw="75" op_1_bw="75" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  %ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="101" st_id="25" stage="7" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="75" op_0_bw="75" op_1_bw="75" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  %ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="102" st_id="26" stage="6" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="75" op_0_bw="75" op_1_bw="75" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  %ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="103" st_id="27" stage="5" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="75" op_0_bw="75" op_1_bw="75" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  %ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="104" st_id="28" stage="4" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="75" op_0_bw="75" op_1_bw="75" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  %ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="105" st_id="29" stage="3" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="75" op_0_bw="75" op_1_bw="75" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  %ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="106" st_id="30" stage="2" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="75" op_0_bw="75" op_1_bw="75" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  %ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="107" st_id="31" stage="1" lat="30">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="75" op_0_bw="75" op_1_bw="75" op_2_bw="6" op_3_bw="67" op_4_bw="63" op_5_bw="60" op_6_bw="55" op_7_bw="50">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7  %ln_x_V = call fastcc i75 @"log<75, 21>"(i75 %x_l_V)

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>

<operation id="108" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="60" op_0_bw="75">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:8  %ln_x_s_V = trunc i75 %ln_x_V to i60

]]></Node>
<StgValue><ssdm name="ln_x_s_V"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="109" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="92" op_0_bw="60">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:9  %r_V_1 = sext i60 %ln_x_s_V to i92

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="110" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="92" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:10  %sext_ln1118 = sext i32 %y_V_read to i92

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="111" st_id="32" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:11  %r_V = mul nsw i92 %r_V_1, %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="112" st_id="33" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:11  %r_V = mul nsw i92 %r_V_1, %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="113" st_id="34" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:11  %r_V = mul nsw i92 %r_V_1, %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="114" st_id="35" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:11  %r_V = mul nsw i92 %r_V_1, %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="115" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0  %r_is_neg_1 = phi i1 [ false, %_ZltILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit ], [ %and_ln84, %_ZeqILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit130 ]

]]></Node>
<StgValue><ssdm name="r_is_neg_1"/></StgValue>
</operation>

<operation id="116" st_id="36" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="92" op_0_bw="92" op_1_bw="92">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:11  %r_V = mul nsw i92 %r_V_1, %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="117" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="92" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:12  %tmp = call i1 @_ssdm_op_BitSelect.i1.i92.i32(i92 %r_V, i32 91)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="118" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:13  br label %3

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="119" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:0  %phi_ln155 = phi i1 [ false, %_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ %or_ln135, %4 ]

]]></Node>
<StgValue><ssdm name="phi_ln155"/></StgValue>
</operation>

<operation id="120" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:1  %index_assign_1 = phi i7 [ -43, %_ZN8ap_fixedILi33ELi21EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ %j_1, %4 ]

]]></Node>
<StgValue><ssdm name="index_assign_1"/></StgValue>
</operation>

<operation id="121" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="7">
<![CDATA[
:2  %zext_ln134 = zext i7 %index_assign_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln134"/></StgValue>
</operation>

<operation id="122" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %icmp_ln134 = icmp eq i7 %index_assign_1, -37

]]></Node>
<StgValue><ssdm name="icmp_ln134"/></StgValue>
</operation>

<operation id="123" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="124" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln134, label %5, label %4

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="125" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="92" op_2_bw="32">
<![CDATA[
:0  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i92.i32(i92 %r_V, i32 %zext_ln134)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="126" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln135 = xor i1 %tmp, %p_Result_s

]]></Node>
<StgValue><ssdm name="xor_ln135"/></StgValue>
</operation>

<operation id="127" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_ln135 = or i1 %xor_ln135, %phi_ln155

]]></Node>
<StgValue><ssdm name="or_ln135"/></StgValue>
</operation>

<operation id="128" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %j_1 = add i7 %index_assign_1, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="129" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %3

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="130" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %phi_ln155, label %._crit_edge798, label %_ZN8ap_fixedILi54ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi92ELi26ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="131" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="54" op_0_bw="54" op_1_bw="92" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi54ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi92ELi26ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0  %mul_y_ln_s_V = call i54 @_ssdm_op_PartSelect.i54.i92.i32.i32(i92 %r_V, i32 32, i32 85)

]]></Node>
<StgValue><ssdm name="mul_y_ln_s_V"/></StgValue>
</operation>

<operation id="132" st_id="38" stage="13" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="7" op_3_bw="32" op_4_bw="46" op_5_bw="50">
<![CDATA[
_ZN8ap_fixedILi54ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi92ELi26ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %exp_r_V = call fastcc i32 @"exp_core<32, 20, 54>"(i54 %mul_y_ln_s_V)

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="133" st_id="39" stage="12" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="7" op_3_bw="32" op_4_bw="46" op_5_bw="50">
<![CDATA[
_ZN8ap_fixedILi54ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi92ELi26ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %exp_r_V = call fastcc i32 @"exp_core<32, 20, 54>"(i54 %mul_y_ln_s_V)

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="134" st_id="40" stage="11" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="7" op_3_bw="32" op_4_bw="46" op_5_bw="50">
<![CDATA[
_ZN8ap_fixedILi54ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi92ELi26ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %exp_r_V = call fastcc i32 @"exp_core<32, 20, 54>"(i54 %mul_y_ln_s_V)

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="135" st_id="41" stage="10" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="7" op_3_bw="32" op_4_bw="46" op_5_bw="50">
<![CDATA[
_ZN8ap_fixedILi54ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi92ELi26ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %exp_r_V = call fastcc i32 @"exp_core<32, 20, 54>"(i54 %mul_y_ln_s_V)

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="136" st_id="42" stage="9" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="7" op_3_bw="32" op_4_bw="46" op_5_bw="50">
<![CDATA[
_ZN8ap_fixedILi54ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi92ELi26ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %exp_r_V = call fastcc i32 @"exp_core<32, 20, 54>"(i54 %mul_y_ln_s_V)

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="137" st_id="43" stage="8" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="7" op_3_bw="32" op_4_bw="46" op_5_bw="50">
<![CDATA[
_ZN8ap_fixedILi54ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi92ELi26ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %exp_r_V = call fastcc i32 @"exp_core<32, 20, 54>"(i54 %mul_y_ln_s_V)

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="138" st_id="44" stage="7" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="7" op_3_bw="32" op_4_bw="46" op_5_bw="50">
<![CDATA[
_ZN8ap_fixedILi54ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi92ELi26ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %exp_r_V = call fastcc i32 @"exp_core<32, 20, 54>"(i54 %mul_y_ln_s_V)

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="139" st_id="45" stage="6" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="7" op_3_bw="32" op_4_bw="46" op_5_bw="50">
<![CDATA[
_ZN8ap_fixedILi54ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi92ELi26ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %exp_r_V = call fastcc i32 @"exp_core<32, 20, 54>"(i54 %mul_y_ln_s_V)

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="140" st_id="46" stage="5" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="7" op_3_bw="32" op_4_bw="46" op_5_bw="50">
<![CDATA[
_ZN8ap_fixedILi54ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi92ELi26ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %exp_r_V = call fastcc i32 @"exp_core<32, 20, 54>"(i54 %mul_y_ln_s_V)

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="141" st_id="47" stage="4" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="7" op_3_bw="32" op_4_bw="46" op_5_bw="50">
<![CDATA[
_ZN8ap_fixedILi54ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi92ELi26ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %exp_r_V = call fastcc i32 @"exp_core<32, 20, 54>"(i54 %mul_y_ln_s_V)

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="142" st_id="48" stage="3" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="7" op_3_bw="32" op_4_bw="46" op_5_bw="50">
<![CDATA[
_ZN8ap_fixedILi54ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi92ELi26ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %exp_r_V = call fastcc i32 @"exp_core<32, 20, 54>"(i54 %mul_y_ln_s_V)

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="143" st_id="49" stage="2" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="7" op_3_bw="32" op_4_bw="46" op_5_bw="50">
<![CDATA[
_ZN8ap_fixedILi54ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi92ELi26ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %exp_r_V = call fastcc i32 @"exp_core<32, 20, 54>"(i54 %mul_y_ln_s_V)

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="144" st_id="50" stage="1" lat="13">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="7" op_3_bw="32" op_4_bw="46" op_5_bw="50">
<![CDATA[
_ZN8ap_fixedILi54ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi92ELi26ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %exp_r_V = call fastcc i32 @"exp_core<32, 20, 54>"(i54 %mul_y_ln_s_V)

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>

<operation id="145" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi54ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi92ELi26ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2  br label %._crit_edge798

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="146" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge798:0  %r_V_7 = phi i32 [ %exp_r_V, %_ZN8ap_fixedILi54ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi92ELi26ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ 0, %5 ]

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="147" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="92" op_2_bw="32">
<![CDATA[
._crit_edge798:1  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i92.i32(i92 %r_V, i32 91)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="148" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge798:2  %xor_ln155 = xor i1 %tmp_10, true

]]></Node>
<StgValue><ssdm name="xor_ln155"/></StgValue>
</operation>

<operation id="149" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge798:3  %and_ln155 = and i1 %phi_ln155, %xor_ln155

]]></Node>
<StgValue><ssdm name="and_ln155"/></StgValue>
</operation>

<operation id="150" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge798:4  br i1 %r_is_neg_1, label %6, label %7

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="151" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="r_is_neg_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %and_ln155, label %.preheader799.preheader, label %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit189

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="152" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="r_is_neg_1" val="0"/>
<literal name="and_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
.preheader799.preheader:0  br label %.preheader799

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="153" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="r_is_neg_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %and_ln155, label %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit189, label %_ZneILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="154" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="r_is_neg_1" val="0"/>
<literal name="and_ln155" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_2" val="0"/>
<literal name="r_is_neg_1" val="0"/>
<literal name="and_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader799:0  %p_Val2_6 = phi i32 [ %p_Result_11, %8 ], [ 0, %.preheader799.preheader ]

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="155" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="r_is_neg_1" val="0"/>
<literal name="and_ln155" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_2" val="0"/>
<literal name="r_is_neg_1" val="0"/>
<literal name="and_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader799:1  %index_assign_2 = phi i6 [ %j_2, %8 ], [ 30, %.preheader799.preheader ]

]]></Node>
<StgValue><ssdm name="index_assign_2"/></StgValue>
</operation>

<operation id="156" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="r_is_neg_1" val="0"/>
<literal name="and_ln155" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_2" val="0"/>
<literal name="r_is_neg_1" val="0"/>
<literal name="and_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="6">
<![CDATA[
.preheader799:2  %sext_ln177 = sext i6 %index_assign_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln177"/></StgValue>
</operation>

<operation id="157" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="r_is_neg_1" val="0"/>
<literal name="and_ln155" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_2" val="0"/>
<literal name="r_is_neg_1" val="0"/>
<literal name="and_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader799:3  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %index_assign_2, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="158" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="r_is_neg_1" val="0"/>
<literal name="and_ln155" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_2" val="0"/>
<literal name="r_is_neg_1" val="0"/>
<literal name="and_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader799:4  %empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 31, i64 31, i64 31)

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="159" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="r_is_neg_1" val="0"/>
<literal name="and_ln155" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_2" val="0"/>
<literal name="r_is_neg_1" val="0"/>
<literal name="and_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader799:5  br i1 %tmp_12, label %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit189.loopexit, label %8

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="160" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="r_is_neg_1" val="0"/>
<literal name="and_ln155" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_2" val="0"/>
<literal name="r_is_neg_1" val="0"/>
<literal name="and_ln155" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:0  %p_Result_11 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_Val2_6, i32 %sext_ln177, i1 true)

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="161" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="r_is_neg_1" val="0"/>
<literal name="and_ln155" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_2" val="0"/>
<literal name="r_is_neg_1" val="0"/>
<literal name="and_ln155" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %j_2 = add i6 %index_assign_2, -1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="162" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="r_is_neg_1" val="0"/>
<literal name="and_ln155" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_2" val="0"/>
<literal name="r_is_neg_1" val="0"/>
<literal name="and_ln155" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader799

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="163" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="r_is_neg_1" val="0"/>
<literal name="and_ln155" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_2" val="0"/>
<literal name="r_is_neg_1" val="0"/>
<literal name="and_ln155" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit189.loopexit:0  br label %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit189

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="164" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="r_is_neg_1" val="1"/>
<literal name="and_ln155" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_2" val="0"/>
<literal name="r_is_neg_1" val="1"/>
<literal name="and_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZneILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:0  %icmp_ln1499 = icmp eq i32 %r_V_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1499"/></StgValue>
</operation>

<operation id="165" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="r_is_neg_1" val="1"/>
<literal name="and_ln155" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_2" val="0"/>
<literal name="r_is_neg_1" val="1"/>
<literal name="and_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZneILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:1  br i1 %icmp_ln1499, label %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit189, label %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="166" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="r_is_neg_1" val="1"/>
<literal name="and_ln155" val="0"/>
<literal name="icmp_ln1499" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_2" val="0"/>
<literal name="r_is_neg_1" val="1"/>
<literal name="and_ln155" val="0"/>
<literal name="icmp_ln1499" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:0  %r_V_8 = sub i32 0, %r_V_7

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="167" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="r_is_neg_1" val="1"/>
<literal name="and_ln155" val="0"/>
<literal name="icmp_ln1499" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_2" val="0"/>
<literal name="r_is_neg_1" val="1"/>
<literal name="and_ln155" val="0"/>
<literal name="icmp_ln1499" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:1  %p_Result_10 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %r_V_8, i32 31, i1 true)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="168" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="icmp_ln63" val="1"/>
<literal name="r_is_neg_1" val="1"/>
<literal name="and_ln155" val="0"/>
<literal name="icmp_ln1499" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="0"/>
<literal name="p_Result_2" val="0"/>
<literal name="r_is_neg_1" val="1"/>
<literal name="and_ln155" val="0"/>
<literal name="icmp_ln1499" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:2  br label %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit189

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="169" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp><and_exp><literal name="and_ln155" val="0"/>
</and_exp><and_exp><literal name="r_is_neg_1" val="1"/>
</and_exp><and_exp><literal name="p_Result_2" val="1"/>
<literal name="icmp_ln63" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit189:0  %agg_result_V_0 = phi i32 [ %p_Result_8, %1 ], [ 4096, %_ZeqILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit200 ], [ 0, %_ZgtILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit ], [ 0, %2 ], [ %p_Result_10, %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ 0, %_ZneILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit ], [ %r_V_7, %7 ], [ -2147483648, %6 ], [ %p_Val2_6, %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit189.loopexit ]

]]></Node>
<StgValue><ssdm name="agg_result_V_0"/></StgValue>
</operation>

<operation id="170" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp><and_exp><literal name="and_ln155" val="0"/>
</and_exp><and_exp><literal name="r_is_neg_1" val="1"/>
</and_exp><and_exp><literal name="p_Result_2" val="1"/>
<literal name="icmp_ln63" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1498" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit189:1  ret i32 %agg_result_V_0

]]></Node>
<StgValue><ssdm name="ret_ln186"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="171" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:0  %p_Val2_s = phi i32 [ %p_Result_7, %0 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="172" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:1  %index_assign = phi i5 [ %j, %0 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="index_assign"/></StgValue>
</operation>

<operation id="173" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="5">
<![CDATA[
.preheader:2  %zext_ln75 = zext i5 %index_assign to i32

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="174" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %icmp_ln75 = icmp eq i5 %index_assign, -1

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="175" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 31, i64 31, i64 31)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="176" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:5  %j = add i5 %index_assign, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="177" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %icmp_ln75, label %1, label %0

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="178" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:0  %p_Result_7 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_Val2_s, i32 %zext_ln75, i1 true)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="179" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="180" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:0  %p_Result_8 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %p_Val2_s, i32 31, i1 false)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="181" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit189

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
