{
  "name": "core_arch::x86::avx512bw::_mm256_mask_reduce_and_epi8",
  "safe": false,
  "callees": {
    "core_arch::x86::__m256i::as_i8x32": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i8x32": "Constructor"
      }
    },
    "core_arch::x86::avx::_mm256_set1_epi64x": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Broadcasts 64-bit integer `a` to all elements of returned vector.\n This intrinsic may generate the `vpbroadcastq`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_set1_epi64x)\n",
      "adt": {
        "core_arch::x86::__m256i": "Constructor"
      }
    },
    "intrinsics::simd::simd_select_bitmask": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Selects elements from a bitmask.\n\n `M` must be an unsigned integer or array of `u8`, matching `simd_bitmask`.\n\n `T` must be a vector.\n\n For each element, if the bit in `mask` is `1`, select the element from\n `if_true`.  If the corresponding bit in `mask` is `0`, select the element from\n `if_false`.\n The remaining bits of the mask are ignored.\n\n The bitmask bit order matches `simd_bitmask`.\n",
      "adt": {}
    },
    "intrinsics::simd::simd_reduce_and": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Logical \"and\"s all elements together.\n\n `T` must be a vector of integers or floats.\n\n `U` must be the element type of `T`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256i": [
      "Plain"
    ],
    "core_arch::simd::i8x32": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512bw::_mm256_mask_reduce_and_epi8"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512bw.rs:4954:1: 4962:2",
  "src": "pub fn _mm256_mask_reduce_and_epi8(k: __mmask32, a: __m256i) -> i8 {\n    unsafe {\n        simd_reduce_and(simd_select_bitmask(\n            k,\n            a.as_i8x32(),\n            _mm256_set1_epi64x(-1).as_i8x32(),\n        ))\n    }\n}",
  "mir": "fn core_arch::x86::avx512bw::_mm256_mask_reduce_and_epi8(_1: u32, _2: core_arch::x86::__m256i) -> i8 {\n    let mut _0: i8;\n    let mut _3: core_arch::simd::i8x32;\n    let mut _4: core_arch::simd::i8x32;\n    let mut _5: core_arch::simd::i8x32;\n    let mut _6: core_arch::x86::__m256i;\n    debug k => _1;\n    debug a => _2;\n    bb0: {\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = core_arch::x86::__m256i::as_i8x32(_2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_5);\n        StorageLive(_6);\n        _6 = core_arch::x86::avx::_mm256_set1_epi64x(-1_i64) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _5 = core_arch::x86::__m256i::as_i8x32(move _6) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_6);\n        _3 = intrinsics::simd::simd_select_bitmask::<u32, core_arch::simd::i8x32>(_1, move _4, move _5) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_5);\n        StorageDead(_4);\n        _0 = intrinsics::simd::simd_reduce_and::<core_arch::simd::i8x32, i8>(move _3) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_3);\n        return;\n    }\n}\n",
  "doc": " Reduce the packed 8-bit integers in a by bitwise AND using mask k. Returns the bitwise AND of all active elements in a.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_mask_reduce_and_epi8)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}