{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 04 12:15:29 2020 " "Info: Processing started: Wed Mar 04 12:15:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off BBUS -c BBUS --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BBUS -c BBUS --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { -16 88 256 0 "CLK" "" } { -24 256 304 -8 "CLK" "" } { 448 416 456 464 "CLK" "" } { 456 696 752 472 "CLK" "" } { 464 920 968 480 "CLK" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "LDDR\[3\] " "Info: Assuming node \"LDDR\[3\]\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 80 88 256 96 "LDDR\[3..1\]" "" } { 72 256 322 88 "LDDR\[3..1\]" "" } { 448 360 413 464 "LDDR\[1\]" "" } { 456 656 699 472 "LDDR\[2\]" "" } { 456 888 931 472 "LDDR\[3\]" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "LDDR\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "LDDR\[2\] " "Info: Assuming node \"LDDR\[2\]\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 80 88 256 96 "LDDR\[3..1\]" "" } { 72 256 322 88 "LDDR\[3..1\]" "" } { 448 360 413 464 "LDDR\[1\]" "" } { 456 656 699 472 "LDDR\[2\]" "" } { 456 888 931 472 "LDDR\[3\]" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "LDDR\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "LDDR\[1\] " "Info: Assuming node \"LDDR\[1\]\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 80 88 256 96 "LDDR\[3..1\]" "" } { 72 256 322 88 "LDDR\[3..1\]" "" } { 448 360 413 464 "LDDR\[1\]" "" } { 456 656 699 472 "LDDR\[2\]" "" } { 456 888 931 472 "LDDR\[3\]" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "LDDR\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 376 384 432 440 "inst11" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst12 " "Info: Detected gated clock \"inst12\" as buffer" {  } { { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 392 664 712 456 "inst12" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 392 888 936 456 "inst13" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "LDDR\[3\] " "Info: No valid register-to-register data paths exist for clock \"LDDR\[3\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "LDDR\[2\] " "Info: No valid register-to-register data paths exist for clock \"LDDR\[2\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "LDDR\[1\] " "Info: No valid register-to-register data paths exist for clock \"LDDR\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74374:inst1\|16 L\[4\] CLK 1.675 ns register " "Info: tsu for register \"74374:inst1\|16\" (data pin = \"L\[4\]\", clock pin = \"CLK\") is 1.675 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.319 ns + Longest pin register " "Info: + Longest pin to register delay is 6.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns L\[4\] 1 PIN PIN_B10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_B10; Fanout = 1; PIN Node = 'L\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { L[4] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { -8 424 600 8 "L\[7..0\]" "" } { -16 392 433 0 "L\[7..0\]" "" } { 176 272 328 192 "L\[7\]" "" } { 192 272 320 208 "L\[6\]" "" } { 208 272 328 224 "L\[5\]" "" } { 224 272 328 240 "L\[4\]" "" } { 256 272 336 272 "L\[3\]" "" } { 272 272 344 288 "L\[2\]" "" } { 288 272 328 304 "L\[1\]" "" } { 304 272 320 320 "L\[0\]" "" } { 168 392 448 184 "L\[7\]" "" } { 184 392 448 200 "L\[6\]" "" } { 200 392 448 216 "L\[5\]" "" } { 216 392 448 232 "L\[4\]" "" } { 232 392 448 248 "L\[3\]" "" } { 248 392 448 264 "L\[2\]" "" } { 264 392 448 280 "L\[1\]" "" } { 280 392 448 296 "L\[0\]" "" } { 168 568 600 184 "L\[7\]" "" } { 184 568 600 200 "L\[6\]" "" } { 200 568 600 216 "L\[5\]" "" } { 216 568 600 232 "L\[4\]" "" } { 232 568 600 248 "L\[3\]" "" } { 248 568 600 264 "L\[2\]" "" } { 264 568 600 280 "L\[1\]" "" } { 280 568 600 296 "L\[0\]" "" } { 176 680 712 192 "L\[7\]" "" } { 176 832 864 192 "L\[7\]" "" } { 176 904 932 192 "L\[7\]" "" } { 192 680 712 208 "L\[6\]" "" } { 192 832 864 208 "L\[6\]" "" } { 192 904 932 208 "L\[6\]" "" } { 208 680 712 224 "L\[5\]" "" } { 208 832 864 224 "L\[5\]" "" } { 208 904 932 224 "L\[5\]" "" } { 224 680 712 240 "L\[4\]" "" } { 224 832 872 240 "L\[4\]" "" } { 224 904 932 240 "L\[4\]" "" } { 240 680 712 256 "L\[3\]" "" } { 240 832 872 256 "L\[3\]" "" } { 240 904 932 256 "L\[3\]" "" } { 256 680 712 272 "L\[2\]" "" } { 256 832 864 272 "L\[2\]" "" } { 256 904 932 272 "L\[2\]" "" } { 272 680 712 288 "L\[1\]" "" } { 272 832 864 288 "L\[1\]" "" } { 272 904 932 288 "L\[1\]" "" } { 288 680 712 304 "L\[0\]" "" } { 288 832 864 304 "L\[0\]" "" } { 288 904 932 304 "L\[0\]" "" } { 176 1048 1088 192 "L\[7\]" "" } { 192 1048 1088 208 "L\[6\]" "" } { 208 1048 1088 224 "L\[5\]" "" } { 224 1048 1088 240 "L\[4\]" "" } { 240 1048 1088 256 "L\[3\]" "" } { 256 1048 1088 272 "L\[2\]" "" } { 272 1048 1088 288 "L\[1\]" "" } { 288 1048 1088 304 "L\[0\]" "" } { 424 1096 1137 440 "L\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns L~3 2 COMB IOC_X26_Y51_N2 4 " "Info: 2: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = IOC_X26_Y51_N2; Fanout = 4; COMB Node = 'L~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { L[4] L~3 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { -8 424 600 8 "L\[7..0\]" "" } { -16 392 433 0 "L\[7..0\]" "" } { 176 272 328 192 "L\[7\]" "" } { 192 272 320 208 "L\[6\]" "" } { 208 272 328 224 "L\[5\]" "" } { 224 272 328 240 "L\[4\]" "" } { 256 272 336 272 "L\[3\]" "" } { 272 272 344 288 "L\[2\]" "" } { 288 272 328 304 "L\[1\]" "" } { 304 272 320 320 "L\[0\]" "" } { 168 392 448 184 "L\[7\]" "" } { 184 392 448 200 "L\[6\]" "" } { 200 392 448 216 "L\[5\]" "" } { 216 392 448 232 "L\[4\]" "" } { 232 392 448 248 "L\[3\]" "" } { 248 392 448 264 "L\[2\]" "" } { 264 392 448 280 "L\[1\]" "" } { 280 392 448 296 "L\[0\]" "" } { 168 568 600 184 "L\[7\]" "" } { 184 568 600 200 "L\[6\]" "" } { 200 568 600 216 "L\[5\]" "" } { 216 568 600 232 "L\[4\]" "" } { 232 568 600 248 "L\[3\]" "" } { 248 568 600 264 "L\[2\]" "" } { 264 568 600 280 "L\[1\]" "" } { 280 568 600 296 "L\[0\]" "" } { 176 680 712 192 "L\[7\]" "" } { 176 832 864 192 "L\[7\]" "" } { 176 904 932 192 "L\[7\]" "" } { 192 680 712 208 "L\[6\]" "" } { 192 832 864 208 "L\[6\]" "" } { 192 904 932 208 "L\[6\]" "" } { 208 680 712 224 "L\[5\]" "" } { 208 832 864 224 "L\[5\]" "" } { 208 904 932 224 "L\[5\]" "" } { 224 680 712 240 "L\[4\]" "" } { 224 832 872 240 "L\[4\]" "" } { 224 904 932 240 "L\[4\]" "" } { 240 680 712 256 "L\[3\]" "" } { 240 832 872 256 "L\[3\]" "" } { 240 904 932 256 "L\[3\]" "" } { 256 680 712 272 "L\[2\]" "" } { 256 832 864 272 "L\[2\]" "" } { 256 904 932 272 "L\[2\]" "" } { 272 680 712 288 "L\[1\]" "" } { 272 832 864 288 "L\[1\]" "" } { 272 904 932 288 "L\[1\]" "" } { 288 680 712 304 "L\[0\]" "" } { 288 832 864 304 "L\[0\]" "" } { 288 904 932 304 "L\[0\]" "" } { 176 1048 1088 192 "L\[7\]" "" } { 192 1048 1088 208 "L\[6\]" "" } { 208 1048 1088 224 "L\[5\]" "" } { 224 1048 1088 240 "L\[4\]" "" } { 240 1048 1088 256 "L\[3\]" "" } { 256 1048 1088 272 "L\[2\]" "" } { 272 1048 1088 288 "L\[1\]" "" } { 288 1048 1088 304 "L\[0\]" "" } { 424 1096 1137 440 "L\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.093 ns) + CELL(0.366 ns) 6.319 ns 74374:inst1\|16 3 REG LCFF_X25_Y50_N17 1 " "Info: 3: + IC(5.093 ns) + CELL(0.366 ns) = 6.319 ns; Loc. = LCFF_X25_Y50_N17; Fanout = 1; REG Node = '74374:inst1\|16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.459 ns" { L~3 74374:inst1|16 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.226 ns ( 19.40 % ) " "Info: Total cell delay = 1.226 ns ( 19.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.093 ns ( 80.60 % ) " "Info: Total interconnect delay = 5.093 ns ( 80.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.319 ns" { L[4] L~3 74374:inst1|16 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.319 ns" { L[4] {} L~3 {} 74374:inst1|16 {} } { 0.000ns 0.000ns 5.093ns } { 0.000ns 0.860ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "74374.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 4.608 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 4.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns CLK 1 CLK PIN_AH15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AH15; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { -16 88 256 0 "CLK" "" } { -24 256 304 -8 "CLK" "" } { 448 416 456 464 "CLK" "" } { 456 696 752 472 "CLK" "" } { 464 920 968 480 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.150 ns) 1.973 ns inst11 2 COMB LCCOMB_X48_Y1_N10 1 " "Info: 2: + IC(0.983 ns) + CELL(0.150 ns) = 1.973 ns; Loc. = LCCOMB_X48_Y1_N10; Fanout = 1; COMB Node = 'inst11'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { CLK inst11 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 376 384 432 440 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.000 ns) 2.798 ns inst11~clkctrl 3 COMB CLKCTRL_G13 8 " "Info: 3: + IC(0.825 ns) + CELL(0.000 ns) = 2.798 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'inst11~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.825 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 376 384 432 440 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(0.537 ns) 4.608 ns 74374:inst1\|16 4 REG LCFF_X25_Y50_N17 1 " "Info: 4: + IC(1.273 ns) + CELL(0.537 ns) = 4.608 ns; Loc. = LCFF_X25_Y50_N17; Fanout = 1; REG Node = '74374:inst1\|16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { inst11~clkctrl 74374:inst1|16 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74374.bdf" { { 408 256 320 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.527 ns ( 33.14 % ) " "Info: Total cell delay = 1.527 ns ( 33.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.081 ns ( 66.86 % ) " "Info: Total interconnect delay = 3.081 ns ( 66.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.608 ns" { CLK inst11 inst11~clkctrl 74374:inst1|16 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.608 ns" { CLK {} CLK~combout {} inst11 {} inst11~clkctrl {} 74374:inst1|16 {} } { 0.000ns 0.000ns 0.983ns 0.825ns 1.273ns } { 0.000ns 0.840ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.319 ns" { L[4] L~3 74374:inst1|16 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.319 ns" { L[4] {} L~3 {} 74374:inst1|16 {} } { 0.000ns 0.000ns 5.093ns } { 0.000ns 0.860ns 0.366ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.608 ns" { CLK inst11 inst11~clkctrl 74374:inst1|16 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.608 ns" { CLK {} CLK~combout {} inst11 {} inst11~clkctrl {} 74374:inst1|16 {} } { 0.000ns 0.000ns 0.983ns 0.825ns 1.273ns } { 0.000ns 0.840ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "LDDR\[1\] L\[0\] 74374:inst1\|20 10.630 ns register " "Info: tco from clock \"LDDR\[1\]\" to destination pin \"L\[0\]\" through register \"74374:inst1\|20\" is 10.630 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LDDR\[1\] source 4.738 ns + Longest register " "Info: + Longest clock path from clock \"LDDR\[1\]\" to source register is 4.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns LDDR\[1\] 1 CLK PIN_AJ14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AJ14; Fanout = 1; CLK Node = 'LDDR\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDDR[1] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 80 88 256 96 "LDDR\[3..1\]" "" } { 72 256 322 88 "LDDR\[3..1\]" "" } { 448 360 413 464 "LDDR\[1\]" "" } { 456 656 699 472 "LDDR\[2\]" "" } { 456 888 931 472 "LDDR\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.271 ns) 2.103 ns inst11 2 COMB LCCOMB_X48_Y1_N10 1 " "Info: 2: + IC(0.982 ns) + CELL(0.271 ns) = 2.103 ns; Loc. = LCCOMB_X48_Y1_N10; Fanout = 1; COMB Node = 'inst11'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { LDDR[1] inst11 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 376 384 432 440 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.000 ns) 2.928 ns inst11~clkctrl 3 COMB CLKCTRL_G13 8 " "Info: 3: + IC(0.825 ns) + CELL(0.000 ns) = 2.928 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'inst11~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.825 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 376 384 432 440 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(0.537 ns) 4.738 ns 74374:inst1\|20 4 REG LCFF_X24_Y50_N29 1 " "Info: 4: + IC(1.273 ns) + CELL(0.537 ns) = 4.738 ns; Loc. = LCFF_X24_Y50_N29; Fanout = 1; REG Node = '74374:inst1\|20'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { inst11~clkctrl 74374:inst1|20 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74374.bdf" { { 824 256 320 904 "20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 34.99 % ) " "Info: Total cell delay = 1.658 ns ( 34.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.080 ns ( 65.01 % ) " "Info: Total interconnect delay = 3.080 ns ( 65.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.738 ns" { LDDR[1] inst11 inst11~clkctrl 74374:inst1|20 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.738 ns" { LDDR[1] {} LDDR[1]~combout {} inst11 {} inst11~clkctrl {} 74374:inst1|20 {} } { 0.000ns 0.000ns 0.982ns 0.825ns 1.273ns } { 0.000ns 0.850ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "74374.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74374.bdf" { { 824 256 320 904 "20" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.642 ns + Longest register pin " "Info: + Longest register to pin delay is 5.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74374:inst1\|20 1 REG LCFF_X24_Y50_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y50_N29; Fanout = 1; REG Node = '74374:inst1\|20'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74374:inst1|20 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74374.bdf" { { 824 256 320 904 "20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.420 ns) 0.911 ns 74374:inst3\|47~1 2 COMB LCCOMB_X25_Y50_N22 1 " "Info: 2: + IC(0.491 ns) + CELL(0.420 ns) = 0.911 ns; Loc. = LCCOMB_X25_Y50_N22; Fanout = 1; COMB Node = '74374:inst3\|47~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { 74374:inst1|20 74374:inst3|47~1 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.437 ns) 2.265 ns 74374:inst3\|47~2 3 COMB LCCOMB_X24_Y50_N22 1 " "Info: 3: + IC(0.917 ns) + CELL(0.437 ns) = 2.265 ns; Loc. = LCCOMB_X24_Y50_N22; Fanout = 1; COMB Node = '74374:inst3\|47~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { 74374:inst3|47~1 74374:inst3|47~2 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(2.808 ns) 5.642 ns L\[0\] 4 PIN PIN_B9 0 " "Info: 4: + IC(0.569 ns) + CELL(2.808 ns) = 5.642 ns; Loc. = PIN_B9; Fanout = 0; PIN Node = 'L\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { 74374:inst3|47~2 L[0] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { -8 424 600 8 "L\[7..0\]" "" } { -16 392 433 0 "L\[7..0\]" "" } { 176 272 328 192 "L\[7\]" "" } { 192 272 320 208 "L\[6\]" "" } { 208 272 328 224 "L\[5\]" "" } { 224 272 328 240 "L\[4\]" "" } { 256 272 336 272 "L\[3\]" "" } { 272 272 344 288 "L\[2\]" "" } { 288 272 328 304 "L\[1\]" "" } { 304 272 320 320 "L\[0\]" "" } { 168 392 448 184 "L\[7\]" "" } { 184 392 448 200 "L\[6\]" "" } { 200 392 448 216 "L\[5\]" "" } { 216 392 448 232 "L\[4\]" "" } { 232 392 448 248 "L\[3\]" "" } { 248 392 448 264 "L\[2\]" "" } { 264 392 448 280 "L\[1\]" "" } { 280 392 448 296 "L\[0\]" "" } { 168 568 600 184 "L\[7\]" "" } { 184 568 600 200 "L\[6\]" "" } { 200 568 600 216 "L\[5\]" "" } { 216 568 600 232 "L\[4\]" "" } { 232 568 600 248 "L\[3\]" "" } { 248 568 600 264 "L\[2\]" "" } { 264 568 600 280 "L\[1\]" "" } { 280 568 600 296 "L\[0\]" "" } { 176 680 712 192 "L\[7\]" "" } { 176 832 864 192 "L\[7\]" "" } { 176 904 932 192 "L\[7\]" "" } { 192 680 712 208 "L\[6\]" "" } { 192 832 864 208 "L\[6\]" "" } { 192 904 932 208 "L\[6\]" "" } { 208 680 712 224 "L\[5\]" "" } { 208 832 864 224 "L\[5\]" "" } { 208 904 932 224 "L\[5\]" "" } { 224 680 712 240 "L\[4\]" "" } { 224 832 872 240 "L\[4\]" "" } { 224 904 932 240 "L\[4\]" "" } { 240 680 712 256 "L\[3\]" "" } { 240 832 872 256 "L\[3\]" "" } { 240 904 932 256 "L\[3\]" "" } { 256 680 712 272 "L\[2\]" "" } { 256 832 864 272 "L\[2\]" "" } { 256 904 932 272 "L\[2\]" "" } { 272 680 712 288 "L\[1\]" "" } { 272 832 864 288 "L\[1\]" "" } { 272 904 932 288 "L\[1\]" "" } { 288 680 712 304 "L\[0\]" "" } { 288 832 864 304 "L\[0\]" "" } { 288 904 932 304 "L\[0\]" "" } { 176 1048 1088 192 "L\[7\]" "" } { 192 1048 1088 208 "L\[6\]" "" } { 208 1048 1088 224 "L\[5\]" "" } { 224 1048 1088 240 "L\[4\]" "" } { 240 1048 1088 256 "L\[3\]" "" } { 256 1048 1088 272 "L\[2\]" "" } { 272 1048 1088 288 "L\[1\]" "" } { 288 1048 1088 304 "L\[0\]" "" } { 424 1096 1137 440 "L\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.665 ns ( 64.96 % ) " "Info: Total cell delay = 3.665 ns ( 64.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.977 ns ( 35.04 % ) " "Info: Total interconnect delay = 1.977 ns ( 35.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.642 ns" { 74374:inst1|20 74374:inst3|47~1 74374:inst3|47~2 L[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.642 ns" { 74374:inst1|20 {} 74374:inst3|47~1 {} 74374:inst3|47~2 {} L[0] {} } { 0.000ns 0.491ns 0.917ns 0.569ns } { 0.000ns 0.420ns 0.437ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.738 ns" { LDDR[1] inst11 inst11~clkctrl 74374:inst1|20 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.738 ns" { LDDR[1] {} LDDR[1]~combout {} inst11 {} inst11~clkctrl {} 74374:inst1|20 {} } { 0.000ns 0.000ns 0.982ns 0.825ns 1.273ns } { 0.000ns 0.850ns 0.271ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.642 ns" { 74374:inst1|20 74374:inst3|47~1 74374:inst3|47~2 L[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.642 ns" { 74374:inst1|20 {} 74374:inst3|47~1 {} 74374:inst3|47~2 {} L[0] {} } { 0.000ns 0.491ns 0.917ns 0.569ns } { 0.000ns 0.420ns 0.437ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "R1_BUS L\[4\] 11.390 ns Longest " "Info: Longest tpd from source pin \"R1_BUS\" to destination pin \"L\[4\]\" is 11.390 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns R1_BUS 1 PIN PIN_E13 9 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_E13; Fanout = 9; PIN Node = 'R1_BUS'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1_BUS } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 32 88 256 48 "R1_BUS" "" } { 24 256 308 40 "R1_BUS" "" } { 296 392 448 312 "R1_BUS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.352 ns) + CELL(0.419 ns) 6.601 ns 74374:inst3\|43~1 2 COMB LCCOMB_X25_Y50_N14 1 " "Info: 2: + IC(5.352 ns) + CELL(0.419 ns) = 6.601 ns; Loc. = LCCOMB_X25_Y50_N14; Fanout = 1; COMB Node = '74374:inst3\|43~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.771 ns" { R1_BUS 74374:inst3|43~1 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.437 ns) 7.758 ns 74374:inst3\|43~2 3 COMB LCCOMB_X24_Y50_N14 1 " "Info: 3: + IC(0.720 ns) + CELL(0.437 ns) = 7.758 ns; Loc. = LCCOMB_X24_Y50_N14; Fanout = 1; COMB Node = '74374:inst3\|43~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { 74374:inst3|43~1 74374:inst3|43~2 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(2.808 ns) 11.390 ns L\[4\] 4 PIN PIN_B10 0 " "Info: 4: + IC(0.824 ns) + CELL(2.808 ns) = 11.390 ns; Loc. = PIN_B10; Fanout = 0; PIN Node = 'L\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.632 ns" { 74374:inst3|43~2 L[4] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { -8 424 600 8 "L\[7..0\]" "" } { -16 392 433 0 "L\[7..0\]" "" } { 176 272 328 192 "L\[7\]" "" } { 192 272 320 208 "L\[6\]" "" } { 208 272 328 224 "L\[5\]" "" } { 224 272 328 240 "L\[4\]" "" } { 256 272 336 272 "L\[3\]" "" } { 272 272 344 288 "L\[2\]" "" } { 288 272 328 304 "L\[1\]" "" } { 304 272 320 320 "L\[0\]" "" } { 168 392 448 184 "L\[7\]" "" } { 184 392 448 200 "L\[6\]" "" } { 200 392 448 216 "L\[5\]" "" } { 216 392 448 232 "L\[4\]" "" } { 232 392 448 248 "L\[3\]" "" } { 248 392 448 264 "L\[2\]" "" } { 264 392 448 280 "L\[1\]" "" } { 280 392 448 296 "L\[0\]" "" } { 168 568 600 184 "L\[7\]" "" } { 184 568 600 200 "L\[6\]" "" } { 200 568 600 216 "L\[5\]" "" } { 216 568 600 232 "L\[4\]" "" } { 232 568 600 248 "L\[3\]" "" } { 248 568 600 264 "L\[2\]" "" } { 264 568 600 280 "L\[1\]" "" } { 280 568 600 296 "L\[0\]" "" } { 176 680 712 192 "L\[7\]" "" } { 176 832 864 192 "L\[7\]" "" } { 176 904 932 192 "L\[7\]" "" } { 192 680 712 208 "L\[6\]" "" } { 192 832 864 208 "L\[6\]" "" } { 192 904 932 208 "L\[6\]" "" } { 208 680 712 224 "L\[5\]" "" } { 208 832 864 224 "L\[5\]" "" } { 208 904 932 224 "L\[5\]" "" } { 224 680 712 240 "L\[4\]" "" } { 224 832 872 240 "L\[4\]" "" } { 224 904 932 240 "L\[4\]" "" } { 240 680 712 256 "L\[3\]" "" } { 240 832 872 256 "L\[3\]" "" } { 240 904 932 256 "L\[3\]" "" } { 256 680 712 272 "L\[2\]" "" } { 256 832 864 272 "L\[2\]" "" } { 256 904 932 272 "L\[2\]" "" } { 272 680 712 288 "L\[1\]" "" } { 272 832 864 288 "L\[1\]" "" } { 272 904 932 288 "L\[1\]" "" } { 288 680 712 304 "L\[0\]" "" } { 288 832 864 304 "L\[0\]" "" } { 288 904 932 304 "L\[0\]" "" } { 176 1048 1088 192 "L\[7\]" "" } { 192 1048 1088 208 "L\[6\]" "" } { 208 1048 1088 224 "L\[5\]" "" } { 224 1048 1088 240 "L\[4\]" "" } { 240 1048 1088 256 "L\[3\]" "" } { 256 1048 1088 272 "L\[2\]" "" } { 272 1048 1088 288 "L\[1\]" "" } { 288 1048 1088 304 "L\[0\]" "" } { 424 1096 1137 440 "L\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.494 ns ( 39.46 % ) " "Info: Total cell delay = 4.494 ns ( 39.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.896 ns ( 60.54 % ) " "Info: Total interconnect delay = 6.896 ns ( 60.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "11.390 ns" { R1_BUS 74374:inst3|43~1 74374:inst3|43~2 L[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "11.390 ns" { R1_BUS {} R1_BUS~combout {} 74374:inst3|43~1 {} 74374:inst3|43~2 {} L[4] {} } { 0.000ns 0.000ns 5.352ns 0.720ns 0.824ns } { 0.000ns 0.830ns 0.419ns 0.437ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74374:inst2\|17 L\[3\] LDDR\[2\] 0.091 ns register " "Info: th for register \"74374:inst2\|17\" (data pin = \"L\[3\]\", clock pin = \"LDDR\[2\]\") is 0.091 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LDDR\[2\] destination 5.816 ns + Longest register " "Info: + Longest clock path from clock \"LDDR\[2\]\" to destination register is 5.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns LDDR\[2\] 1 CLK PIN_AB7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AB7; Fanout = 1; CLK Node = 'LDDR\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDDR[2] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 80 88 256 96 "LDDR\[3..1\]" "" } { 72 256 322 88 "LDDR\[3..1\]" "" } { 448 360 413 464 "LDDR\[1\]" "" } { 456 656 699 472 "LDDR\[2\]" "" } { 456 888 931 472 "LDDR\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.087 ns) + CELL(0.271 ns) 3.180 ns inst12 2 COMB LCCOMB_X48_Y1_N4 1 " "Info: 2: + IC(2.087 ns) + CELL(0.271 ns) = 3.180 ns; Loc. = LCCOMB_X48_Y1_N4; Fanout = 1; COMB Node = 'inst12'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.358 ns" { LDDR[2] inst12 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 392 664 712 456 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.000 ns) 4.006 ns inst12~clkctrl 3 COMB CLKCTRL_G15 8 " "Info: 3: + IC(0.826 ns) + CELL(0.000 ns) = 4.006 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'inst12~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { inst12 inst12~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { 392 664 712 456 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(0.537 ns) 5.816 ns 74374:inst2\|17 4 REG LCFF_X24_Y50_N11 1 " "Info: 4: + IC(1.273 ns) + CELL(0.537 ns) = 5.816 ns; Loc. = LCFF_X24_Y50_N11; Fanout = 1; REG Node = '74374:inst2\|17'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { inst12~clkctrl 74374:inst2|17 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74374.bdf" { { 512 256 320 592 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.630 ns ( 28.03 % ) " "Info: Total cell delay = 1.630 ns ( 28.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.186 ns ( 71.97 % ) " "Info: Total interconnect delay = 4.186 ns ( 71.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.816 ns" { LDDR[2] inst12 inst12~clkctrl 74374:inst2|17 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.816 ns" { LDDR[2] {} LDDR[2]~combout {} inst12 {} inst12~clkctrl {} 74374:inst2|17 {} } { 0.000ns 0.000ns 2.087ns 0.826ns 1.273ns } { 0.000ns 0.822ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "74374.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74374.bdf" { { 512 256 320 592 "17" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.991 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns L\[3\] 1 PIN PIN_G12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G12; Fanout = 1; PIN Node = 'L\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { L[3] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { -8 424 600 8 "L\[7..0\]" "" } { -16 392 433 0 "L\[7..0\]" "" } { 176 272 328 192 "L\[7\]" "" } { 192 272 320 208 "L\[6\]" "" } { 208 272 328 224 "L\[5\]" "" } { 224 272 328 240 "L\[4\]" "" } { 256 272 336 272 "L\[3\]" "" } { 272 272 344 288 "L\[2\]" "" } { 288 272 328 304 "L\[1\]" "" } { 304 272 320 320 "L\[0\]" "" } { 168 392 448 184 "L\[7\]" "" } { 184 392 448 200 "L\[6\]" "" } { 200 392 448 216 "L\[5\]" "" } { 216 392 448 232 "L\[4\]" "" } { 232 392 448 248 "L\[3\]" "" } { 248 392 448 264 "L\[2\]" "" } { 264 392 448 280 "L\[1\]" "" } { 280 392 448 296 "L\[0\]" "" } { 168 568 600 184 "L\[7\]" "" } { 184 568 600 200 "L\[6\]" "" } { 200 568 600 216 "L\[5\]" "" } { 216 568 600 232 "L\[4\]" "" } { 232 568 600 248 "L\[3\]" "" } { 248 568 600 264 "L\[2\]" "" } { 264 568 600 280 "L\[1\]" "" } { 280 568 600 296 "L\[0\]" "" } { 176 680 712 192 "L\[7\]" "" } { 176 832 864 192 "L\[7\]" "" } { 176 904 932 192 "L\[7\]" "" } { 192 680 712 208 "L\[6\]" "" } { 192 832 864 208 "L\[6\]" "" } { 192 904 932 208 "L\[6\]" "" } { 208 680 712 224 "L\[5\]" "" } { 208 832 864 224 "L\[5\]" "" } { 208 904 932 224 "L\[5\]" "" } { 224 680 712 240 "L\[4\]" "" } { 224 832 872 240 "L\[4\]" "" } { 224 904 932 240 "L\[4\]" "" } { 240 680 712 256 "L\[3\]" "" } { 240 832 872 256 "L\[3\]" "" } { 240 904 932 256 "L\[3\]" "" } { 256 680 712 272 "L\[2\]" "" } { 256 832 864 272 "L\[2\]" "" } { 256 904 932 272 "L\[2\]" "" } { 272 680 712 288 "L\[1\]" "" } { 272 832 864 288 "L\[1\]" "" } { 272 904 932 288 "L\[1\]" "" } { 288 680 712 304 "L\[0\]" "" } { 288 832 864 304 "L\[0\]" "" } { 288 904 932 304 "L\[0\]" "" } { 176 1048 1088 192 "L\[7\]" "" } { 192 1048 1088 208 "L\[6\]" "" } { 208 1048 1088 224 "L\[5\]" "" } { 224 1048 1088 240 "L\[4\]" "" } { 240 1048 1088 256 "L\[3\]" "" } { 256 1048 1088 272 "L\[2\]" "" } { 272 1048 1088 288 "L\[1\]" "" } { 288 1048 1088 304 "L\[0\]" "" } { 424 1096 1137 440 "L\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns L~4 2 COMB IOC_X22_Y51_N0 4 " "Info: 2: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = IOC_X22_Y51_N0; Fanout = 4; COMB Node = 'L~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { L[3] L~4 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/1.数据总线/图实现/Block1.bdf" { { -8 424 600 8 "L\[7..0\]" "" } { -16 392 433 0 "L\[7..0\]" "" } { 176 272 328 192 "L\[7\]" "" } { 192 272 320 208 "L\[6\]" "" } { 208 272 328 224 "L\[5\]" "" } { 224 272 328 240 "L\[4\]" "" } { 256 272 336 272 "L\[3\]" "" } { 272 272 344 288 "L\[2\]" "" } { 288 272 328 304 "L\[1\]" "" } { 304 272 320 320 "L\[0\]" "" } { 168 392 448 184 "L\[7\]" "" } { 184 392 448 200 "L\[6\]" "" } { 200 392 448 216 "L\[5\]" "" } { 216 392 448 232 "L\[4\]" "" } { 232 392 448 248 "L\[3\]" "" } { 248 392 448 264 "L\[2\]" "" } { 264 392 448 280 "L\[1\]" "" } { 280 392 448 296 "L\[0\]" "" } { 168 568 600 184 "L\[7\]" "" } { 184 568 600 200 "L\[6\]" "" } { 200 568 600 216 "L\[5\]" "" } { 216 568 600 232 "L\[4\]" "" } { 232 568 600 248 "L\[3\]" "" } { 248 568 600 264 "L\[2\]" "" } { 264 568 600 280 "L\[1\]" "" } { 280 568 600 296 "L\[0\]" "" } { 176 680 712 192 "L\[7\]" "" } { 176 832 864 192 "L\[7\]" "" } { 176 904 932 192 "L\[7\]" "" } { 192 680 712 208 "L\[6\]" "" } { 192 832 864 208 "L\[6\]" "" } { 192 904 932 208 "L\[6\]" "" } { 208 680 712 224 "L\[5\]" "" } { 208 832 864 224 "L\[5\]" "" } { 208 904 932 224 "L\[5\]" "" } { 224 680 712 240 "L\[4\]" "" } { 224 832 872 240 "L\[4\]" "" } { 224 904 932 240 "L\[4\]" "" } { 240 680 712 256 "L\[3\]" "" } { 240 832 872 256 "L\[3\]" "" } { 240 904 932 256 "L\[3\]" "" } { 256 680 712 272 "L\[2\]" "" } { 256 832 864 272 "L\[2\]" "" } { 256 904 932 272 "L\[2\]" "" } { 272 680 712 288 "L\[1\]" "" } { 272 832 864 288 "L\[1\]" "" } { 272 904 932 288 "L\[1\]" "" } { 288 680 712 304 "L\[0\]" "" } { 288 832 864 304 "L\[0\]" "" } { 288 904 932 304 "L\[0\]" "" } { 176 1048 1088 192 "L\[7\]" "" } { 192 1048 1088 208 "L\[6\]" "" } { 208 1048 1088 224 "L\[5\]" "" } { 224 1048 1088 240 "L\[4\]" "" } { 240 1048 1088 256 "L\[3\]" "" } { 256 1048 1088 272 "L\[2\]" "" } { 272 1048 1088 288 "L\[1\]" "" } { 288 1048 1088 304 "L\[0\]" "" } { 424 1096 1137 440 "L\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.815 ns) + CELL(0.366 ns) 5.991 ns 74374:inst2\|17 3 REG LCFF_X24_Y50_N11 1 " "Info: 3: + IC(4.815 ns) + CELL(0.366 ns) = 5.991 ns; Loc. = LCFF_X24_Y50_N11; Fanout = 1; REG Node = '74374:inst2\|17'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.181 ns" { L~4 74374:inst2|17 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74374.bdf" { { 512 256 320 592 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.176 ns ( 19.63 % ) " "Info: Total cell delay = 1.176 ns ( 19.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.815 ns ( 80.37 % ) " "Info: Total interconnect delay = 4.815 ns ( 80.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.991 ns" { L[3] L~4 74374:inst2|17 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.991 ns" { L[3] {} L~4 {} 74374:inst2|17 {} } { 0.000ns 0.000ns 4.815ns } { 0.000ns 0.810ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.816 ns" { LDDR[2] inst12 inst12~clkctrl 74374:inst2|17 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.816 ns" { LDDR[2] {} LDDR[2]~combout {} inst12 {} inst12~clkctrl {} 74374:inst2|17 {} } { 0.000ns 0.000ns 2.087ns 0.826ns 1.273ns } { 0.000ns 0.822ns 0.271ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.991 ns" { L[3] L~4 74374:inst2|17 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.991 ns" { L[3] {} L~4 {} 74374:inst2|17 {} } { 0.000ns 0.000ns 4.815ns } { 0.000ns 0.810ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 04 12:15:29 2020 " "Info: Processing ended: Wed Mar 04 12:15:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
