Information: Updating graph... (UID-83)
Warning: At pin 'dp_1/p_2_2_i_0/tap1_2_int_reg[0]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_0/tap2_2_int_reg[0]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_0/tap1_2_int_reg[1]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_0/tap2_2_int_reg[1]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_0/tap1_2_int_reg[2]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_0/tap2_2_int_reg[2]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_0/tap1_2_int_reg[3]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_0/tap2_2_int_reg[3]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_0/tap1_1_int_reg[0]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_0/tap2_1_int_reg[0]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_0/tap1_1_int_reg[1]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_0/tap2_1_int_reg[1]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_0/tap1_1_int_reg[2]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_0/tap2_1_int_reg[2]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_0/data_o_reg[0]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_0/tap1_1_int_reg[3]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_0/tap2_1_int_reg[3]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_0/data_o_reg[1]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_0/data_o_reg[2]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_0/data_o_reg[3]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_3/tap1_2_int_reg[0]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_3/tap2_2_int_reg[0]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_3/tap1_2_int_reg[1]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_3/tap2_2_int_reg[1]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_3/tap1_2_int_reg[2]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_3/tap2_2_int_reg[2]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_3/tap1_2_int_reg[3]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_3/tap2_2_int_reg[3]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_3/tap1_1_int_reg[0]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_3/tap2_1_int_reg[0]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_3/tap1_1_int_reg[1]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_3/tap2_1_int_reg[1]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_3/tap1_1_int_reg[2]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_3/tap2_1_int_reg[2]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_3/data_o_reg[0]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_3/tap1_1_int_reg[3]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_3/tap2_1_int_reg[3]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_3/data_o_reg[1]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_3/data_o_reg[2]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_3/data_o_reg[3]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_2/tap1_1_int_reg[0]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_2/tap2_1_int_reg[0]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_2/tap1_1_int_reg[1]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_2/tap2_1_int_reg[1]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_2/tap1_1_int_reg[2]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_2/tap2_1_int_reg[2]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_2/tap1_1_int_reg[3]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_2/tap2_1_int_reg[3]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_2/tap1_2_int_reg[0]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_2/tap2_2_int_reg[0]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_2/tap1_2_int_reg[1]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_2/tap2_2_int_reg[1]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_2/tap1_2_int_reg[2]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_2/tap2_2_int_reg[2]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_2/data_o_reg[0]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_2/tap1_2_int_reg[3]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_2/tap2_2_int_reg[3]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_2/data_o_reg[1]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_2/data_o_reg[2]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_2/data_o_reg[3]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_1/tap1_2_int_reg[0]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_1/tap2_2_int_reg[0]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_1/tap1_2_int_reg[1]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_1/tap2_2_int_reg[1]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_1/tap1_2_int_reg[2]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_1/tap2_2_int_reg[2]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_1/tap1_2_int_reg[3]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_1/tap2_2_int_reg[3]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_1/tap1_1_int_reg[0]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_1/tap2_1_int_reg[0]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_1/tap1_1_int_reg[1]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_1/tap2_1_int_reg[1]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_1/tap1_1_int_reg[2]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_1/tap2_1_int_reg[2]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_1/data_o_reg[0]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_1/tap1_1_int_reg[3]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_1/tap2_1_int_reg[3]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_1/data_o_reg[1]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_1/data_o_reg[2]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
Warning: At pin 'dp_1/p_2_2_i_1/data_o_reg[3]/CK' clock 'MY_CLK' does not have the needed 'rise' edge.  (TIM-250)
 
****************************************
Report : clocks
Design : top
Version: O-2018.06-SP4
Date   : Tue Apr 28 19:26:27 2020
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
MY_CLK           4.00   {0 2}               d         {clk}
--------------------------------------------------------------------------------
1
