Classic Timing Analyzer report for Up-Down-Counter
Tue Oct 29 11:07:05 2013
Quartus II Version 7.2 Build 151 09/26/2007 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'reset'
  6. Clock Setup: 'down'
  7. Clock Setup: 'up'
  8. Clock Hold: 'reset'
  9. tco
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                               ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------+-----------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                    ; To                                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------+-----------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 13.500 ns                        ; updown_counter_precount:inst3|numout[1] ; ssOut1[5]                               ; reset      ; --       ; 0            ;
; Clock Setup: 'up'            ; N/A                                      ; None          ; 335.46 MHz ( period = 2.981 ns ) ; updown_counter_precount:inst3|numout[1] ; updown_counter_precount:inst3|numout[2] ; up         ; up       ; 0            ;
; Clock Setup: 'down'          ; N/A                                      ; None          ; 335.46 MHz ( period = 2.981 ns ) ; updown_counter_precount:inst3|numout[1] ; updown_counter_precount:inst3|numout[2] ; down       ; down     ; 0            ;
; Clock Setup: 'reset'         ; N/A                                      ; None          ; 335.46 MHz ( period = 2.981 ns ) ; updown_counter_precount:inst3|numout[1] ; updown_counter_precount:inst3|numout[2] ; reset      ; reset    ; 0            ;
; Clock Hold: 'reset'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; precount:inst|outnum[1]                 ; updown_counter_precount:inst3|numout[3] ; reset      ; reset    ; 4            ;
; Total number of failed paths ;                                          ;               ;                                  ;                                         ;                                         ;            ;          ; 4            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------+-----------------------------------------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; reset           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; down            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; up              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'reset'                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+-----------------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                    ; To                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 335.46 MHz ( period = 2.981 ns )               ; updown_counter_precount:inst3|numout[1] ; updown_counter_precount:inst3|numout[2] ; reset      ; reset    ; None                        ; None                      ; 1.820 ns                ;
; N/A   ; 338.41 MHz ( period = 2.955 ns )               ; updown_counter_precount:inst3|numout[0] ; updown_counter_precount:inst3|numout[0] ; reset      ; reset    ; None                        ; None                      ; 1.318 ns                ;
; N/A   ; 346.50 MHz ( period = 2.886 ns )               ; updown_counter_precount:inst3|numout[1] ; updown_counter_precount:inst3|numout[3] ; reset      ; reset    ; None                        ; None                      ; 1.734 ns                ;
; N/A   ; 363.50 MHz ( period = 2.751 ns )               ; updown_counter_precount:inst3|numout[0] ; updown_counter_precount:inst3|numout[1] ; reset      ; reset    ; None                        ; None                      ; 1.594 ns                ;
; N/A   ; 363.77 MHz ( period = 2.749 ns )               ; updown_counter_precount:inst3|numout[0] ; updown_counter_precount:inst3|numout[3] ; reset      ; reset    ; None                        ; None                      ; 1.595 ns                ;
; N/A   ; 368.73 MHz ( period = 2.712 ns )               ; updown_counter_precount:inst3|numout[3] ; updown_counter_precount:inst3|numout[3] ; reset      ; reset    ; None                        ; None                      ; 1.557 ns                ;
; N/A   ; 393.70 MHz ( period = 2.540 ns )               ; precount:inst|outnum[1]                 ; updown_counter_precount:inst3|numout[0] ; reset      ; reset    ; None                        ; None                      ; 1.025 ns                ;
; N/A   ; 399.36 MHz ( period = 2.504 ns )               ; updown_counter_precount:inst3|numout[2] ; updown_counter_precount:inst3|numout[3] ; reset      ; reset    ; None                        ; None                      ; 1.350 ns                ;
; N/A   ; 402.90 MHz ( period = 2.482 ns )               ; updown_counter_precount:inst3|numout[0] ; updown_counter_precount:inst3|numout[2] ; reset      ; reset    ; None                        ; None                      ; 1.319 ns                ;
; N/A   ; 404.86 MHz ( period = 2.470 ns )               ; updown_counter_precount:inst3|numout[1] ; updown_counter_precount:inst3|numout[1] ; reset      ; reset    ; None                        ; None                      ; 1.315 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_precount:inst3|numout[2] ; updown_counter_precount:inst3|numout[2] ; reset      ; reset    ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; precount:inst|outnum[1]                 ; updown_counter_precount:inst3|numout[1] ; reset      ; reset    ; None                        ; None                      ; 1.037 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; precount:inst|outnum[1]                 ; updown_counter_precount:inst3|numout[2] ; reset      ; reset    ; None                        ; None                      ; 1.022 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; precount:inst|outnum[1]                 ; updown_counter_precount:inst3|numout[3] ; reset      ; reset    ; None                        ; None                      ; 1.020 ns                ;
+-------+------------------------------------------------+-----------------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'down'                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------+-----------------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                    ; To                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 335.46 MHz ( period = 2.981 ns )               ; updown_counter_precount:inst3|numout[1] ; updown_counter_precount:inst3|numout[2] ; down       ; down     ; None                        ; None                      ; 1.820 ns                ;
; N/A   ; 338.41 MHz ( period = 2.955 ns )               ; updown_counter_precount:inst3|numout[0] ; updown_counter_precount:inst3|numout[0] ; down       ; down     ; None                        ; None                      ; 1.318 ns                ;
; N/A   ; 346.50 MHz ( period = 2.886 ns )               ; updown_counter_precount:inst3|numout[1] ; updown_counter_precount:inst3|numout[3] ; down       ; down     ; None                        ; None                      ; 1.734 ns                ;
; N/A   ; 363.50 MHz ( period = 2.751 ns )               ; updown_counter_precount:inst3|numout[0] ; updown_counter_precount:inst3|numout[1] ; down       ; down     ; None                        ; None                      ; 1.594 ns                ;
; N/A   ; 363.77 MHz ( period = 2.749 ns )               ; updown_counter_precount:inst3|numout[0] ; updown_counter_precount:inst3|numout[3] ; down       ; down     ; None                        ; None                      ; 1.595 ns                ;
; N/A   ; 368.73 MHz ( period = 2.712 ns )               ; updown_counter_precount:inst3|numout[3] ; updown_counter_precount:inst3|numout[3] ; down       ; down     ; None                        ; None                      ; 1.557 ns                ;
; N/A   ; 399.36 MHz ( period = 2.504 ns )               ; updown_counter_precount:inst3|numout[2] ; updown_counter_precount:inst3|numout[3] ; down       ; down     ; None                        ; None                      ; 1.350 ns                ;
; N/A   ; 402.90 MHz ( period = 2.482 ns )               ; updown_counter_precount:inst3|numout[0] ; updown_counter_precount:inst3|numout[2] ; down       ; down     ; None                        ; None                      ; 1.319 ns                ;
; N/A   ; 404.86 MHz ( period = 2.470 ns )               ; updown_counter_precount:inst3|numout[1] ; updown_counter_precount:inst3|numout[1] ; down       ; down     ; None                        ; None                      ; 1.315 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_precount:inst3|numout[2] ; updown_counter_precount:inst3|numout[2] ; down       ; down     ; None                        ; None                      ; 1.118 ns                ;
+-------+------------------------------------------------+-----------------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'up'                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+-----------------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                    ; To                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 335.46 MHz ( period = 2.981 ns )               ; updown_counter_precount:inst3|numout[1] ; updown_counter_precount:inst3|numout[2] ; up         ; up       ; None                        ; None                      ; 1.820 ns                ;
; N/A   ; 338.41 MHz ( period = 2.955 ns )               ; updown_counter_precount:inst3|numout[0] ; updown_counter_precount:inst3|numout[0] ; up         ; up       ; None                        ; None                      ; 1.318 ns                ;
; N/A   ; 346.50 MHz ( period = 2.886 ns )               ; updown_counter_precount:inst3|numout[1] ; updown_counter_precount:inst3|numout[3] ; up         ; up       ; None                        ; None                      ; 1.734 ns                ;
; N/A   ; 363.50 MHz ( period = 2.751 ns )               ; updown_counter_precount:inst3|numout[0] ; updown_counter_precount:inst3|numout[1] ; up         ; up       ; None                        ; None                      ; 1.594 ns                ;
; N/A   ; 363.77 MHz ( period = 2.749 ns )               ; updown_counter_precount:inst3|numout[0] ; updown_counter_precount:inst3|numout[3] ; up         ; up       ; None                        ; None                      ; 1.595 ns                ;
; N/A   ; 368.73 MHz ( period = 2.712 ns )               ; updown_counter_precount:inst3|numout[3] ; updown_counter_precount:inst3|numout[3] ; up         ; up       ; None                        ; None                      ; 1.557 ns                ;
; N/A   ; 399.36 MHz ( period = 2.504 ns )               ; updown_counter_precount:inst3|numout[2] ; updown_counter_precount:inst3|numout[3] ; up         ; up       ; None                        ; None                      ; 1.350 ns                ;
; N/A   ; 402.90 MHz ( period = 2.482 ns )               ; updown_counter_precount:inst3|numout[0] ; updown_counter_precount:inst3|numout[2] ; up         ; up       ; None                        ; None                      ; 1.319 ns                ;
; N/A   ; 404.86 MHz ( period = 2.470 ns )               ; updown_counter_precount:inst3|numout[1] ; updown_counter_precount:inst3|numout[1] ; up         ; up       ; None                        ; None                      ; 1.315 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_precount:inst3|numout[2] ; updown_counter_precount:inst3|numout[2] ; up         ; up       ; None                        ; None                      ; 1.118 ns                ;
+-------+------------------------------------------------+-----------------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'reset'                                                                                                                                                                                                       ;
+------------------------------------------+-------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                    ; To                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; precount:inst|outnum[1] ; updown_counter_precount:inst3|numout[3] ; reset      ; reset    ; None                       ; None                       ; 1.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; precount:inst|outnum[1] ; updown_counter_precount:inst3|numout[2] ; reset      ; reset    ; None                       ; None                       ; 1.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; precount:inst|outnum[1] ; updown_counter_precount:inst3|numout[0] ; reset      ; reset    ; None                       ; None                       ; 1.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; precount:inst|outnum[1] ; updown_counter_precount:inst3|numout[1] ; reset      ; reset    ; None                       ; None                       ; 1.037 ns                 ;
+------------------------------------------+-------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; tco                                                                                                  ;
+-------+--------------+------------+-----------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                                    ; To        ; From Clock ;
+-------+--------------+------------+-----------------------------------------+-----------+------------+
; N/A   ; None         ; 13.500 ns  ; updown_counter_precount:inst3|numout[1] ; ssOut1[5] ; reset      ;
; N/A   ; None         ; 13.477 ns  ; updown_counter_precount:inst3|numout[1] ; ssOut1[6] ; reset      ;
; N/A   ; None         ; 13.473 ns  ; updown_counter_precount:inst3|numout[1] ; ssOut1[4] ; reset      ;
; N/A   ; None         ; 13.472 ns  ; updown_counter_precount:inst3|numout[2] ; ssOut1[5] ; reset      ;
; N/A   ; None         ; 13.460 ns  ; updown_counter_precount:inst3|numout[1] ; ssOut1[2] ; reset      ;
; N/A   ; None         ; 13.449 ns  ; updown_counter_precount:inst3|numout[2] ; ssOut1[6] ; reset      ;
; N/A   ; None         ; 13.445 ns  ; updown_counter_precount:inst3|numout[2] ; ssOut1[4] ; reset      ;
; N/A   ; None         ; 13.432 ns  ; updown_counter_precount:inst3|numout[2] ; ssOut1[2] ; reset      ;
; N/A   ; None         ; 13.344 ns  ; updown_counter_precount:inst3|numout[1] ; ssOut1[3] ; reset      ;
; N/A   ; None         ; 13.316 ns  ; updown_counter_precount:inst3|numout[2] ; ssOut1[3] ; reset      ;
; N/A   ; None         ; 13.125 ns  ; updown_counter_precount:inst3|numout[3] ; ssOut1[5] ; reset      ;
; N/A   ; None         ; 13.124 ns  ; updown_counter_precount:inst3|numout[1] ; ssOut1[1] ; reset      ;
; N/A   ; None         ; 13.102 ns  ; updown_counter_precount:inst3|numout[3] ; ssOut1[6] ; reset      ;
; N/A   ; None         ; 13.098 ns  ; updown_counter_precount:inst3|numout[3] ; ssOut1[4] ; reset      ;
; N/A   ; None         ; 13.096 ns  ; updown_counter_precount:inst3|numout[2] ; ssOut1[1] ; reset      ;
; N/A   ; None         ; 13.085 ns  ; updown_counter_precount:inst3|numout[1] ; ssOut1[0] ; reset      ;
; N/A   ; None         ; 13.085 ns  ; updown_counter_precount:inst3|numout[3] ; ssOut1[2] ; reset      ;
; N/A   ; None         ; 13.057 ns  ; updown_counter_precount:inst3|numout[2] ; ssOut1[0] ; reset      ;
; N/A   ; None         ; 12.969 ns  ; updown_counter_precount:inst3|numout[3] ; ssOut1[3] ; reset      ;
; N/A   ; None         ; 12.844 ns  ; updown_counter_precount:inst3|numout[1] ; ssOut1[5] ; down       ;
; N/A   ; None         ; 12.826 ns  ; updown_counter_precount:inst3|numout[1] ; ssOut1[5] ; up         ;
; N/A   ; None         ; 12.821 ns  ; updown_counter_precount:inst3|numout[1] ; ssOut1[6] ; down       ;
; N/A   ; None         ; 12.817 ns  ; updown_counter_precount:inst3|numout[1] ; ssOut1[4] ; down       ;
; N/A   ; None         ; 12.816 ns  ; updown_counter_precount:inst3|numout[2] ; ssOut1[5] ; down       ;
; N/A   ; None         ; 12.804 ns  ; updown_counter_precount:inst3|numout[1] ; ssOut1[2] ; down       ;
; N/A   ; None         ; 12.803 ns  ; updown_counter_precount:inst3|numout[1] ; ssOut1[6] ; up         ;
; N/A   ; None         ; 12.799 ns  ; updown_counter_precount:inst3|numout[1] ; ssOut1[4] ; up         ;
; N/A   ; None         ; 12.798 ns  ; updown_counter_precount:inst3|numout[2] ; ssOut1[5] ; up         ;
; N/A   ; None         ; 12.793 ns  ; updown_counter_precount:inst3|numout[2] ; ssOut1[6] ; down       ;
; N/A   ; None         ; 12.789 ns  ; updown_counter_precount:inst3|numout[2] ; ssOut1[4] ; down       ;
; N/A   ; None         ; 12.786 ns  ; updown_counter_precount:inst3|numout[1] ; ssOut1[2] ; up         ;
; N/A   ; None         ; 12.776 ns  ; updown_counter_precount:inst3|numout[2] ; ssOut1[2] ; down       ;
; N/A   ; None         ; 12.775 ns  ; updown_counter_precount:inst3|numout[2] ; ssOut1[6] ; up         ;
; N/A   ; None         ; 12.771 ns  ; updown_counter_precount:inst3|numout[2] ; ssOut1[4] ; up         ;
; N/A   ; None         ; 12.758 ns  ; updown_counter_precount:inst3|numout[2] ; ssOut1[2] ; up         ;
; N/A   ; None         ; 12.749 ns  ; updown_counter_precount:inst3|numout[3] ; ssOut1[1] ; reset      ;
; N/A   ; None         ; 12.710 ns  ; updown_counter_precount:inst3|numout[3] ; ssOut1[0] ; reset      ;
; N/A   ; None         ; 12.688 ns  ; updown_counter_precount:inst3|numout[1] ; ssOut1[3] ; down       ;
; N/A   ; None         ; 12.670 ns  ; updown_counter_precount:inst3|numout[1] ; ssOut1[3] ; up         ;
; N/A   ; None         ; 12.660 ns  ; updown_counter_precount:inst3|numout[2] ; ssOut1[3] ; down       ;
; N/A   ; None         ; 12.642 ns  ; updown_counter_precount:inst3|numout[2] ; ssOut1[3] ; up         ;
; N/A   ; None         ; 12.469 ns  ; updown_counter_precount:inst3|numout[3] ; ssOut1[5] ; down       ;
; N/A   ; None         ; 12.468 ns  ; updown_counter_precount:inst3|numout[1] ; ssOut1[1] ; down       ;
; N/A   ; None         ; 12.451 ns  ; updown_counter_precount:inst3|numout[3] ; ssOut1[5] ; up         ;
; N/A   ; None         ; 12.450 ns  ; updown_counter_precount:inst3|numout[1] ; ssOut1[1] ; up         ;
; N/A   ; None         ; 12.446 ns  ; updown_counter_precount:inst3|numout[3] ; ssOut1[6] ; down       ;
; N/A   ; None         ; 12.442 ns  ; updown_counter_precount:inst3|numout[3] ; ssOut1[4] ; down       ;
; N/A   ; None         ; 12.440 ns  ; updown_counter_precount:inst3|numout[2] ; ssOut1[1] ; down       ;
; N/A   ; None         ; 12.429 ns  ; updown_counter_precount:inst3|numout[1] ; ssOut1[0] ; down       ;
; N/A   ; None         ; 12.429 ns  ; updown_counter_precount:inst3|numout[3] ; ssOut1[2] ; down       ;
; N/A   ; None         ; 12.428 ns  ; updown_counter_precount:inst3|numout[3] ; ssOut1[6] ; up         ;
; N/A   ; None         ; 12.424 ns  ; updown_counter_precount:inst3|numout[3] ; ssOut1[4] ; up         ;
; N/A   ; None         ; 12.422 ns  ; updown_counter_precount:inst3|numout[2] ; ssOut1[1] ; up         ;
; N/A   ; None         ; 12.411 ns  ; updown_counter_precount:inst3|numout[1] ; ssOut1[0] ; up         ;
; N/A   ; None         ; 12.411 ns  ; updown_counter_precount:inst3|numout[3] ; ssOut1[2] ; up         ;
; N/A   ; None         ; 12.401 ns  ; updown_counter_precount:inst3|numout[2] ; ssOut1[0] ; down       ;
; N/A   ; None         ; 12.383 ns  ; updown_counter_precount:inst3|numout[2] ; ssOut1[0] ; up         ;
; N/A   ; None         ; 12.313 ns  ; updown_counter_precount:inst3|numout[3] ; ssOut1[3] ; down       ;
; N/A   ; None         ; 12.295 ns  ; updown_counter_precount:inst3|numout[3] ; ssOut1[3] ; up         ;
; N/A   ; None         ; 12.093 ns  ; updown_counter_precount:inst3|numout[3] ; ssOut1[1] ; down       ;
; N/A   ; None         ; 12.075 ns  ; updown_counter_precount:inst3|numout[3] ; ssOut1[1] ; up         ;
; N/A   ; None         ; 12.054 ns  ; updown_counter_precount:inst3|numout[3] ; ssOut1[0] ; down       ;
; N/A   ; None         ; 12.036 ns  ; updown_counter_precount:inst3|numout[3] ; ssOut1[0] ; up         ;
; N/A   ; None         ; 11.509 ns  ; updown_counter_precount:inst3|numout[1] ; ssOut2[5] ; reset      ;
; N/A   ; None         ; 11.493 ns  ; updown_counter_precount:inst3|numout[1] ; ssOut2[0] ; reset      ;
; N/A   ; None         ; 11.484 ns  ; updown_counter_precount:inst3|numout[1] ; ssOut2[4] ; reset      ;
; N/A   ; None         ; 11.474 ns  ; updown_counter_precount:inst3|numout[1] ; ssOut2[3] ; reset      ;
; N/A   ; None         ; 11.448 ns  ; updown_counter_precount:inst3|numout[2] ; ssOut2[5] ; reset      ;
; N/A   ; None         ; 11.432 ns  ; updown_counter_precount:inst3|numout[2] ; ssOut2[0] ; reset      ;
; N/A   ; None         ; 11.423 ns  ; updown_counter_precount:inst3|numout[2] ; ssOut2[4] ; reset      ;
; N/A   ; None         ; 11.413 ns  ; updown_counter_precount:inst3|numout[2] ; ssOut2[3] ; reset      ;
; N/A   ; None         ; 11.156 ns  ; updown_counter_precount:inst3|numout[3] ; ssOut2[5] ; reset      ;
; N/A   ; None         ; 11.140 ns  ; updown_counter_precount:inst3|numout[3] ; ssOut2[0] ; reset      ;
; N/A   ; None         ; 11.131 ns  ; updown_counter_precount:inst3|numout[3] ; ssOut2[4] ; reset      ;
; N/A   ; None         ; 11.121 ns  ; updown_counter_precount:inst3|numout[3] ; ssOut2[3] ; reset      ;
; N/A   ; None         ; 10.853 ns  ; updown_counter_precount:inst3|numout[1] ; ssOut2[5] ; down       ;
; N/A   ; None         ; 10.837 ns  ; updown_counter_precount:inst3|numout[1] ; ssOut2[0] ; down       ;
; N/A   ; None         ; 10.835 ns  ; updown_counter_precount:inst3|numout[1] ; ssOut2[5] ; up         ;
; N/A   ; None         ; 10.828 ns  ; updown_counter_precount:inst3|numout[1] ; ssOut2[4] ; down       ;
; N/A   ; None         ; 10.819 ns  ; updown_counter_precount:inst3|numout[1] ; ssOut2[0] ; up         ;
; N/A   ; None         ; 10.818 ns  ; updown_counter_precount:inst3|numout[1] ; ssOut2[3] ; down       ;
; N/A   ; None         ; 10.810 ns  ; updown_counter_precount:inst3|numout[1] ; ssOut2[4] ; up         ;
; N/A   ; None         ; 10.800 ns  ; updown_counter_precount:inst3|numout[1] ; ssOut2[3] ; up         ;
; N/A   ; None         ; 10.792 ns  ; updown_counter_precount:inst3|numout[2] ; ssOut2[5] ; down       ;
; N/A   ; None         ; 10.776 ns  ; updown_counter_precount:inst3|numout[2] ; ssOut2[0] ; down       ;
; N/A   ; None         ; 10.774 ns  ; updown_counter_precount:inst3|numout[2] ; ssOut2[5] ; up         ;
; N/A   ; None         ; 10.767 ns  ; updown_counter_precount:inst3|numout[2] ; ssOut2[4] ; down       ;
; N/A   ; None         ; 10.758 ns  ; updown_counter_precount:inst3|numout[2] ; ssOut2[0] ; up         ;
; N/A   ; None         ; 10.757 ns  ; updown_counter_precount:inst3|numout[2] ; ssOut2[3] ; down       ;
; N/A   ; None         ; 10.749 ns  ; updown_counter_precount:inst3|numout[2] ; ssOut2[4] ; up         ;
; N/A   ; None         ; 10.739 ns  ; updown_counter_precount:inst3|numout[2] ; ssOut2[3] ; up         ;
; N/A   ; None         ; 10.691 ns  ; updown_counter_precount:inst3|numout[0] ; ssOut1[5] ; reset      ;
; N/A   ; None         ; 10.666 ns  ; updown_counter_precount:inst3|numout[0] ; ssOut1[6] ; reset      ;
; N/A   ; None         ; 10.663 ns  ; updown_counter_precount:inst3|numout[0] ; ssOut1[4] ; reset      ;
; N/A   ; None         ; 10.577 ns  ; updown_counter_precount:inst3|numout[0] ; ssOut1[2] ; reset      ;
; N/A   ; None         ; 10.532 ns  ; updown_counter_precount:inst3|numout[0] ; ssOut1[3] ; reset      ;
; N/A   ; None         ; 10.500 ns  ; updown_counter_precount:inst3|numout[3] ; ssOut2[5] ; down       ;
; N/A   ; None         ; 10.484 ns  ; updown_counter_precount:inst3|numout[3] ; ssOut2[0] ; down       ;
; N/A   ; None         ; 10.482 ns  ; updown_counter_precount:inst3|numout[3] ; ssOut2[5] ; up         ;
; N/A   ; None         ; 10.475 ns  ; updown_counter_precount:inst3|numout[3] ; ssOut2[4] ; down       ;
; N/A   ; None         ; 10.466 ns  ; updown_counter_precount:inst3|numout[3] ; ssOut2[0] ; up         ;
; N/A   ; None         ; 10.465 ns  ; updown_counter_precount:inst3|numout[3] ; ssOut2[3] ; down       ;
; N/A   ; None         ; 10.457 ns  ; updown_counter_precount:inst3|numout[3] ; ssOut2[4] ; up         ;
; N/A   ; None         ; 10.447 ns  ; updown_counter_precount:inst3|numout[3] ; ssOut2[3] ; up         ;
; N/A   ; None         ; 10.312 ns  ; updown_counter_precount:inst3|numout[0] ; ssOut1[1] ; reset      ;
; N/A   ; None         ; 10.270 ns  ; updown_counter_precount:inst3|numout[0] ; ssOut1[0] ; reset      ;
; N/A   ; None         ; 10.035 ns  ; updown_counter_precount:inst3|numout[0] ; ssOut1[5] ; down       ;
; N/A   ; None         ; 10.017 ns  ; updown_counter_precount:inst3|numout[0] ; ssOut1[5] ; up         ;
; N/A   ; None         ; 10.010 ns  ; updown_counter_precount:inst3|numout[0] ; ssOut1[6] ; down       ;
; N/A   ; None         ; 10.007 ns  ; updown_counter_precount:inst3|numout[0] ; ssOut1[4] ; down       ;
; N/A   ; None         ; 9.992 ns   ; updown_counter_precount:inst3|numout[0] ; ssOut1[6] ; up         ;
; N/A   ; None         ; 9.989 ns   ; updown_counter_precount:inst3|numout[0] ; ssOut1[4] ; up         ;
; N/A   ; None         ; 9.921 ns   ; updown_counter_precount:inst3|numout[0] ; ssOut1[2] ; down       ;
; N/A   ; None         ; 9.903 ns   ; updown_counter_precount:inst3|numout[0] ; ssOut1[2] ; up         ;
; N/A   ; None         ; 9.876 ns   ; updown_counter_precount:inst3|numout[0] ; ssOut1[3] ; down       ;
; N/A   ; None         ; 9.858 ns   ; updown_counter_precount:inst3|numout[0] ; ssOut1[3] ; up         ;
; N/A   ; None         ; 9.656 ns   ; updown_counter_precount:inst3|numout[0] ; ssOut1[1] ; down       ;
; N/A   ; None         ; 9.638 ns   ; updown_counter_precount:inst3|numout[0] ; ssOut1[1] ; up         ;
; N/A   ; None         ; 9.614 ns   ; updown_counter_precount:inst3|numout[0] ; ssOut1[0] ; down       ;
; N/A   ; None         ; 9.596 ns   ; updown_counter_precount:inst3|numout[0] ; ssOut1[0] ; up         ;
+-------+--------------+------------+-----------------------------------------+-----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition
    Info: Processing started: Tue Oct 29 11:07:04 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Up-Down-Counter -c Up-Down-Counter --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "updown_counter_precount:inst3|numout[1]" is a latch
    Warning: Node "updown_counter_precount:inst3|numout[0]" is a latch
    Warning: Node "precount:inst|outnum[0]~latch" is a latch
    Warning: Node "updown_counter_precount:inst3|numout[2]" is a latch
    Warning: Node "updown_counter_precount:inst3|numout[3]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "reset" is an undefined clock
    Info: Assuming node "down" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "up" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "precount:inst|outnum[0]~latch" as buffer
    Info: Detected ripple clock "precount:inst|outnum[0]~_emulated" as buffer
    Info: Detected gated clock "precount:inst|outnum[0]~head_lut" as buffer
Info: Clock "reset" has Internal fmax of 335.46 MHz between source register "updown_counter_precount:inst3|numout[1]" and destination register "updown_counter_precount:inst3|numout[2]" (period= 2.981 ns)
    Info: + Longest register to register delay is 1.820 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y18_N14; Fanout = 7; REG Node = 'updown_counter_precount:inst3|numout[1]'
        Info: 2: + IC(0.806 ns) + CELL(0.545 ns) = 1.351 ns; Loc. = LCCOMB_X2_Y18_N10; Fanout = 1; COMB Node = 'updown_counter_precount:inst3|numout[2]~100'
        Info: 3: + IC(0.291 ns) + CELL(0.178 ns) = 1.820 ns; Loc. = LCCOMB_X2_Y18_N24; Fanout = 6; REG Node = 'updown_counter_precount:inst3|numout[2]'
        Info: Total cell delay = 0.723 ns ( 39.73 % )
        Info: Total interconnect delay = 1.097 ns ( 60.27 % )
    Info: - Smallest clock skew is 0.002 ns
        Info: + Shortest clock path from clock "reset" to destination register is 5.820 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 2; CLK Node = 'reset'
            Info: 2: + IC(0.763 ns) + CELL(0.879 ns) = 2.506 ns; Loc. = LCFF_X49_Y10_N21; Fanout = 1; REG Node = 'precount:inst|outnum[0]~_emulated'
            Info: 3: + IC(0.000 ns) + CELL(0.358 ns) = 2.864 ns; Loc. = LCCOMB_X49_Y10_N20; Fanout = 1; COMB Node = 'precount:inst|outnum[0]~head_lut'
            Info: 4: + IC(1.025 ns) + CELL(0.000 ns) = 3.889 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'precount:inst|outnum[0]~head_lutclkctrl'
            Info: 5: + IC(1.410 ns) + CELL(0.521 ns) = 5.820 ns; Loc. = LCCOMB_X2_Y18_N24; Fanout = 6; REG Node = 'updown_counter_precount:inst3|numout[2]'
            Info: Total cell delay = 2.622 ns ( 45.05 % )
            Info: Total interconnect delay = 3.198 ns ( 54.95 % )
        Info: - Longest clock path from clock "reset" to source register is 5.818 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 2; CLK Node = 'reset'
            Info: 2: + IC(0.763 ns) + CELL(0.879 ns) = 2.506 ns; Loc. = LCFF_X49_Y10_N21; Fanout = 1; REG Node = 'precount:inst|outnum[0]~_emulated'
            Info: 3: + IC(0.000 ns) + CELL(0.358 ns) = 2.864 ns; Loc. = LCCOMB_X49_Y10_N20; Fanout = 1; COMB Node = 'precount:inst|outnum[0]~head_lut'
            Info: 4: + IC(1.025 ns) + CELL(0.000 ns) = 3.889 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'precount:inst|outnum[0]~head_lutclkctrl'
            Info: 5: + IC(1.408 ns) + CELL(0.521 ns) = 5.818 ns; Loc. = LCCOMB_X2_Y18_N14; Fanout = 7; REG Node = 'updown_counter_precount:inst3|numout[1]'
            Info: Total cell delay = 2.622 ns ( 45.07 % )
            Info: Total interconnect delay = 3.196 ns ( 54.93 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.163 ns
Info: Clock "down" has Internal fmax of 335.46 MHz between source register "updown_counter_precount:inst3|numout[1]" and destination register "updown_counter_precount:inst3|numout[2]" (period= 2.981 ns)
    Info: + Longest register to register delay is 1.820 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y18_N14; Fanout = 7; REG Node = 'updown_counter_precount:inst3|numout[1]'
        Info: 2: + IC(0.806 ns) + CELL(0.545 ns) = 1.351 ns; Loc. = LCCOMB_X2_Y18_N10; Fanout = 1; COMB Node = 'updown_counter_precount:inst3|numout[2]~100'
        Info: 3: + IC(0.291 ns) + CELL(0.178 ns) = 1.820 ns; Loc. = LCCOMB_X2_Y18_N24; Fanout = 6; REG Node = 'updown_counter_precount:inst3|numout[2]'
        Info: Total cell delay = 0.723 ns ( 39.73 % )
        Info: Total interconnect delay = 1.097 ns ( 60.27 % )
    Info: - Smallest clock skew is 0.002 ns
        Info: + Shortest clock path from clock "down" to destination register is 5.164 ns
            Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'down'
            Info: 2: + IC(1.156 ns) + CELL(0.178 ns) = 2.208 ns; Loc. = LCCOMB_X49_Y10_N20; Fanout = 1; COMB Node = 'precount:inst|outnum[0]~head_lut'
            Info: 3: + IC(1.025 ns) + CELL(0.000 ns) = 3.233 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'precount:inst|outnum[0]~head_lutclkctrl'
            Info: 4: + IC(1.410 ns) + CELL(0.521 ns) = 5.164 ns; Loc. = LCCOMB_X2_Y18_N24; Fanout = 6; REG Node = 'updown_counter_precount:inst3|numout[2]'
            Info: Total cell delay = 1.573 ns ( 30.46 % )
            Info: Total interconnect delay = 3.591 ns ( 69.54 % )
        Info: - Longest clock path from clock "down" to source register is 5.162 ns
            Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'down'
            Info: 2: + IC(1.156 ns) + CELL(0.178 ns) = 2.208 ns; Loc. = LCCOMB_X49_Y10_N20; Fanout = 1; COMB Node = 'precount:inst|outnum[0]~head_lut'
            Info: 3: + IC(1.025 ns) + CELL(0.000 ns) = 3.233 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'precount:inst|outnum[0]~head_lutclkctrl'
            Info: 4: + IC(1.408 ns) + CELL(0.521 ns) = 5.162 ns; Loc. = LCCOMB_X2_Y18_N14; Fanout = 7; REG Node = 'updown_counter_precount:inst3|numout[1]'
            Info: Total cell delay = 1.573 ns ( 30.47 % )
            Info: Total interconnect delay = 3.589 ns ( 69.53 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.163 ns
Info: Clock "up" has Internal fmax of 335.46 MHz between source register "updown_counter_precount:inst3|numout[1]" and destination register "updown_counter_precount:inst3|numout[2]" (period= 2.981 ns)
    Info: + Longest register to register delay is 1.820 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y18_N14; Fanout = 7; REG Node = 'updown_counter_precount:inst3|numout[1]'
        Info: 2: + IC(0.806 ns) + CELL(0.545 ns) = 1.351 ns; Loc. = LCCOMB_X2_Y18_N10; Fanout = 1; COMB Node = 'updown_counter_precount:inst3|numout[2]~100'
        Info: 3: + IC(0.291 ns) + CELL(0.178 ns) = 1.820 ns; Loc. = LCCOMB_X2_Y18_N24; Fanout = 6; REG Node = 'updown_counter_precount:inst3|numout[2]'
        Info: Total cell delay = 0.723 ns ( 39.73 % )
        Info: Total interconnect delay = 1.097 ns ( 60.27 % )
    Info: - Smallest clock skew is 0.002 ns
        Info: + Shortest clock path from clock "up" to destination register is 5.146 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 4; CLK Node = 'up'
            Info: 2: + IC(0.805 ns) + CELL(0.521 ns) = 2.190 ns; Loc. = LCCOMB_X49_Y10_N20; Fanout = 1; COMB Node = 'precount:inst|outnum[0]~head_lut'
            Info: 3: + IC(1.025 ns) + CELL(0.000 ns) = 3.215 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'precount:inst|outnum[0]~head_lutclkctrl'
            Info: 4: + IC(1.410 ns) + CELL(0.521 ns) = 5.146 ns; Loc. = LCCOMB_X2_Y18_N24; Fanout = 6; REG Node = 'updown_counter_precount:inst3|numout[2]'
            Info: Total cell delay = 1.906 ns ( 37.04 % )
            Info: Total interconnect delay = 3.240 ns ( 62.96 % )
        Info: - Longest clock path from clock "up" to source register is 5.144 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 4; CLK Node = 'up'
            Info: 2: + IC(0.805 ns) + CELL(0.521 ns) = 2.190 ns; Loc. = LCCOMB_X49_Y10_N20; Fanout = 1; COMB Node = 'precount:inst|outnum[0]~head_lut'
            Info: 3: + IC(1.025 ns) + CELL(0.000 ns) = 3.215 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'precount:inst|outnum[0]~head_lutclkctrl'
            Info: 4: + IC(1.408 ns) + CELL(0.521 ns) = 5.144 ns; Loc. = LCCOMB_X2_Y18_N14; Fanout = 7; REG Node = 'updown_counter_precount:inst3|numout[1]'
            Info: Total cell delay = 1.906 ns ( 37.05 % )
            Info: Total interconnect delay = 3.238 ns ( 62.95 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.163 ns
Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock "reset" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "precount:inst|outnum[1]" and destination pin or register "updown_counter_precount:inst3|numout[3]" for clock "reset" (Hold time is 373 ps)
    Info: + Largest clock skew is 1.670 ns
        Info: + Longest clock path from clock "reset" to destination register is 5.821 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 2; CLK Node = 'reset'
            Info: 2: + IC(0.763 ns) + CELL(0.879 ns) = 2.506 ns; Loc. = LCFF_X49_Y10_N21; Fanout = 1; REG Node = 'precount:inst|outnum[0]~_emulated'
            Info: 3: + IC(0.000 ns) + CELL(0.358 ns) = 2.864 ns; Loc. = LCCOMB_X49_Y10_N20; Fanout = 1; COMB Node = 'precount:inst|outnum[0]~head_lut'
            Info: 4: + IC(1.025 ns) + CELL(0.000 ns) = 3.889 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'precount:inst|outnum[0]~head_lutclkctrl'
            Info: 5: + IC(1.411 ns) + CELL(0.521 ns) = 5.821 ns; Loc. = LCCOMB_X2_Y18_N16; Fanout = 5; REG Node = 'updown_counter_precount:inst3|numout[3]'
            Info: Total cell delay = 2.622 ns ( 45.04 % )
            Info: Total interconnect delay = 3.199 ns ( 54.96 % )
        Info: - Shortest clock path from clock "reset" to source register is 4.151 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 2; CLK Node = 'reset'
            Info: 2: + IC(2.685 ns) + CELL(0.602 ns) = 4.151 ns; Loc. = LCFF_X2_Y18_N1; Fanout = 4; REG Node = 'precount:inst|outnum[1]'
            Info: Total cell delay = 1.466 ns ( 35.32 % )
            Info: Total interconnect delay = 2.685 ns ( 64.68 % )
    Info: - Micro clock to output delay of source is 0.277 ns
    Info: - Shortest register to register delay is 1.020 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y18_N1; Fanout = 4; REG Node = 'precount:inst|outnum[1]'
        Info: 2: + IC(0.379 ns) + CELL(0.177 ns) = 0.556 ns; Loc. = LCCOMB_X2_Y18_N30; Fanout = 1; COMB Node = 'updown_counter_precount:inst3|numout[3]~99'
        Info: 3: + IC(0.286 ns) + CELL(0.178 ns) = 1.020 ns; Loc. = LCCOMB_X2_Y18_N16; Fanout = 5; REG Node = 'updown_counter_precount:inst3|numout[3]'
        Info: Total cell delay = 0.355 ns ( 34.80 % )
        Info: Total interconnect delay = 0.665 ns ( 65.20 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "reset" to destination pin "ssOut1[5]" through register "updown_counter_precount:inst3|numout[1]" is 13.500 ns
    Info: + Longest clock path from clock "reset" to source register is 5.818 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 2; CLK Node = 'reset'
        Info: 2: + IC(0.763 ns) + CELL(0.879 ns) = 2.506 ns; Loc. = LCFF_X49_Y10_N21; Fanout = 1; REG Node = 'precount:inst|outnum[0]~_emulated'
        Info: 3: + IC(0.000 ns) + CELL(0.358 ns) = 2.864 ns; Loc. = LCCOMB_X49_Y10_N20; Fanout = 1; COMB Node = 'precount:inst|outnum[0]~head_lut'
        Info: 4: + IC(1.025 ns) + CELL(0.000 ns) = 3.889 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'precount:inst|outnum[0]~head_lutclkctrl'
        Info: 5: + IC(1.408 ns) + CELL(0.521 ns) = 5.818 ns; Loc. = LCCOMB_X2_Y18_N14; Fanout = 7; REG Node = 'updown_counter_precount:inst3|numout[1]'
        Info: Total cell delay = 2.622 ns ( 45.07 % )
        Info: Total interconnect delay = 3.196 ns ( 54.93 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 7.682 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y18_N14; Fanout = 7; REG Node = 'updown_counter_precount:inst3|numout[1]'
        Info: 2: + IC(0.791 ns) + CELL(0.495 ns) = 1.286 ns; Loc. = LCCOMB_X2_Y18_N2; Fanout = 2; COMB Node = 'sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[1]~11'
        Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.366 ns; Loc. = LCCOMB_X2_Y18_N4; Fanout = 2; COMB Node = 'sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~13'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.446 ns; Loc. = LCCOMB_X2_Y18_N6; Fanout = 1; COMB Node = 'sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15'
        Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 1.904 ns; Loc. = LCCOMB_X2_Y18_N8; Fanout = 3; COMB Node = 'sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16'
        Info: 6: + IC(0.787 ns) + CELL(0.322 ns) = 3.013 ns; Loc. = LCCOMB_X2_Y18_N26; Fanout = 7; COMB Node = 'sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[13]~48'
        Info: 7: + IC(0.604 ns) + CELL(0.319 ns) = 3.936 ns; Loc. = LCCOMB_X1_Y18_N30; Fanout = 1; COMB Node = 'sevenseg:inst1|WideOr1~23'
        Info: 8: + IC(0.896 ns) + CELL(2.850 ns) = 7.682 ns; Loc. = PIN_F1; Fanout = 0; PIN Node = 'ssOut1[5]'
        Info: Total cell delay = 4.604 ns ( 59.93 % )
        Info: Total interconnect delay = 3.078 ns ( 40.07 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Allocated 158 megabytes of memory during processing
    Info: Processing ended: Tue Oct 29 11:07:05 2013
    Info: Elapsed time: 00:00:01


