

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>Special Control For Register</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="Advanced Topics">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="Special Control For Register">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="Special Control For Register" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="SpecialControlForRegister"
		  data-hnd-context="66"
		  data-hnd-title="Special Control For Register"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="AdvancedTopics.html">Advanced Topics</a></li><li><a href="AdvancedRTL.html">Advanced RTL</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="AdvancedRTL.html" title="Advanced RTL" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="AdvancedRTL.html" title="Advanced RTL" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="InterfaceExternalMemorySection.html" title="Interface External Memory/Section" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>Special Control For Register</h2>

            <div class="main-content">
                
<p class="rvps12"><span class="rvts14">IDesignSpec™ is a powerful tool which not only provides the user with various in-built properties but also provides a very easy and convenient way to define their custom properties. In addition to these, IDesignSpec™ provides some special control signals by which the hardware side knows whether the software is performing some read or write operation. The detailed description of these special control signals is defined below.&nbsp;</span></p>
<p class="rvps188"><a class="rvts423" href="https://www.agnisys.com/idesignspec-training-videos-old1/#creatingrtl" target="_blank">Training Video: Creating RTL Models</a></p>
<p class="rvps2"><span class="rvts15">Special Control Signals in IDS</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts14">Following are the special control signals in IDS:&nbsp;</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">1. Write Pulse, Write One Pulse and Write Zero Pulse &nbsp;</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">2. Read Pulse&nbsp;</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">3. Pulses for external registers</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">4. Clearing field on remote signals&nbsp;</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts392">Note</span><span class="rvts14">: Before using these special controls please ensure that these properties can be </span><span class="rvts15">applied</span><span class="rvts14"> either on a </span><span class="rvts15">register description</span><span class="rvts14"> or on a register </span><span class="rvts15">field description</span><span class="rvts14">.&nbsp;</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps2 noindent"><span class="rvts15">Write Pulse(wp), Write One Pulse(w1p) and Write Zero Pulse (w0p)</span></li>
</ul>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: circle;">
  <li class="rvps6 noindent"><span class="rvts15">Write Pulse</span><span class="rvts14"> </span><span class="rvts15">(wp)</span><span class="rvts14"> - A pulse is generated whenever some data is written to a field through bus interface. This pulse signal is added to the output port list</span></li>
 </ul>
</ul>
<p class="rvps6"><span class="rvts14"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: circle;">
  <li class="rvps6 noindent"><span class="rvts15">Write One Pulse(w1p) -&nbsp;</span><span class="rvts14"> A pulse is generated whenever a 1 is writen to any bit in a register field through the bus interface. This pulse signal is added to the output port list</span></li>
 </ul>
</ul>
<p class="rvps6"><span class="rvts14"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: circle;">
  <li class="rvps6 noindent"><span class="rvts15">Write Zero Pulse (w0p) - </span><span class="rvts14">A pulse is generated whenever a 0 is written to any bit in a regiter field throught the bus interface.This pulse signal is added to the output port list</span></li>
 </ul>
</ul>
<p class="rvps6"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">These properties for the special control signals wp, w1p and w0p are </span><span class="rvts15">rtl.hw_wp, rtl.hw_w1p</span><span class="rvts14"> and </span><span class="rvts15">rtl.hw_w0p</span><span class="rvts14"> respectively and can be enabled in IDS by setting them to either “</span><span class="rvts15">1</span><span class="rvts14">” or “</span><span class="rvts15">true</span><span class="rvts14">”. &nbsp;Timing diagrams for </span><span class="rvts15">wp, w1p</span><span class="rvts14"> and </span><span class="rvts15">w0p</span><span class="rvts14"> are shown below.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem228.png"></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem229.png"></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem230.png"></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem2054.png"></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem2057.png"></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps12"><span class="rvts14">The property specification for the special control signals(w1p, w0p and wp) are shown in the below IDS-Word and IDS-Excel examples.</span></p>
<p class="rvps12"><span class="rvts14">This property can be specified on the Register description or on the field description . If specified on both descriptions, then the one on the field will be applicable.</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts392">Example:</span><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_hw_rp/rtl_hw_rp.idsng.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_hw_rp/rtl_hw_rp.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_hw_rp/rtl_hw_rp.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_hw_rp/rtl_hw_rp.rdl">SystemRDL</a></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts375"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 631px; height : 207px; padding : 1px;" src="lib/NewItem4824.png"></p>
<p class="rvps3"><span class="rvts310"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 701px; height : 196px; padding : 1px;" src="lib/NewItem4825.png"></p>
<p class="rvps3"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts356">property rtl_hw_w1p {type = boolean ; component = field;};</span></p>
<p class="rvps2"><span class="rvts356">property rtl_hw_w0p {type = boolean ; component = field;};</span></p>
<p class="rvps2"><span class="rvts356">property rtl_hw_wp {type = boolean ; component = reg;};</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts483">&nbsp; addrmap Block1 { &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp;reg Register1 {</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">rtl_hw_wp = true</span><span class="rvts483">;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;field {</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">rtl_hw_w1p = true;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;hw = r;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;sw = rw;&nbsp;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;}Field1[31:24] = 8'h2;&nbsp;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;field {</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">rtl_hw_w0p = true;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;hw = r;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;sw = rw;&nbsp;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;}Field2[23:16]= 8'h3;&nbsp;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;field {</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;hw = rw;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;sw = rw;&nbsp;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;}Field3[15:0] = 16'hA;&nbsp;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp;};</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp;Register1 Register1;&nbsp;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp;};</span></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts14">Below is the generated verilog output code</span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps12"><span class="rvts370">module Block1_IDS(</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; // REGISTER : REGISTER1 PORT SIGNAL</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; .....</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; Register1_Field1_r,</span></p>
<p class="rvps12"><span class="rvts1006">&nbsp; &nbsp;</span><span class="rvts973"> Register1_Field1_wr_pulse,</span></p>
<p class="rvps12"><span class="rvts1006">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp;.....</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; Register1_Field2_r,</span></p>
<p class="rvps12"><span class="rvts1006">&nbsp; &nbsp; </span><span class="rvts973">Register1_Field2_wr_pulse,</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; .....,</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; Register1_Field3_r,</span></p>
<p class="rvps12"><span class="rvts1006">&nbsp; &nbsp; </span><span class="rvts973">Register1_Field3_wr_pulse,</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; </span><span class="rvts370">.....</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; </span><span class="rvts370">.....</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; //AMBA-AHB</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; );</span></p>
<p class="rvps12"><span class="rvts356"><br/></span></p>
<p class="rvps12"><span class="rvts367">&nbsp; </span><span class="rvts370">.....</span></p>
<p class="rvps12"><span class="rvts973">// &nbsp;FIELD : FIELD1 SPECIAL CONTROL SIGNAL</span></p>
<p class="rvps12"><span class="rvts973">&nbsp; &nbsp; output reg Register1_Field1_wr_pulse &nbsp; &nbsp;; // WRITE PULSE SIGNAL</span></p>
<p class="rvps12"><span class="rvts973">&nbsp; &nbsp; wire &nbsp; &nbsp; &nbsp; Register1_Field1_q_wr_pulse &nbsp;; // PULSE BUFFER SIGNAL</span></p>
<p class="rvps12"><span class="rvts973">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts973">// &nbsp;FIELD : FIELD2 SPECIAL CONTROL SIGNAL</span></p>
<p class="rvps12"><span class="rvts973">&nbsp; &nbsp; output reg Register1_Field2_wr_pulse &nbsp; &nbsp;; // WRITE PULSE SIGNAL</span></p>
<p class="rvps12"><span class="rvts973">&nbsp; &nbsp; wire &nbsp; &nbsp; &nbsp; Register1_Field2_q_wr_pulse &nbsp;; // PULSE BUFFER SIGNAL</span></p>
<p class="rvps12"><span class="rvts973">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts973">// &nbsp;FIELD : FIELD3 SPECIAL CONTROL SIGNAL</span></p>
<p class="rvps12"><span class="rvts973">&nbsp; &nbsp; output reg Register1_Field3_wr_pulse &nbsp; &nbsp;; // WRITE PULSE SIGNAL</span></p>
<p class="rvps12"><span class="rvts973">&nbsp; &nbsp; wire &nbsp; &nbsp; &nbsp; Register1_Field3_q_wr_pulse &nbsp;; // PULSE BUFFER SIGNAL</span></p>
<p class="rvps12"><span class="rvts356"><br/></span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp;</span><span class="rvts367"> </span><span class="rvts370">.....</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp;</span><span class="rvts367"> </span><span class="rvts370">.....</span></p>
<p class="rvps12"><span class="rvts356">always @(posedge clk)</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; if (!reset_l)</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts367"> </span><span class="rvts370">.....</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts367"> </span><span class="rvts370">.....</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps12"><span class="rvts367">&nbsp;</span><span class="rvts370">.....</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;.....</span></p>
<p class="rvps12"><span class="rvts973">// HW OUTPUT WRITE PULSE</span></p>
<p class="rvps12"><span class="rvts973">&nbsp; &nbsp;</span></p>
<p class="rvps12"><span class="rvts973">&nbsp; &nbsp; assign Register1_Field1_q_wr_pulse = (Register1_wr_valid &amp; (&amp;(wr_data[31 : 24] &amp;&amp; reg_enb[31 : 24]))) ; // FIELD1 &nbsp; : Write one pulse</span></p>
<p class="rvps12"><span class="rvts973">&nbsp; &nbsp; assign Register1_Field2_q_wr_pulse = (Register1_wr_valid &amp; (&amp;((~wr_data[23 : 16]) &amp;&amp; reg_enb[23 : 16]))) ; // FIELD2 &nbsp; : Write zero pulse</span></p>
<p class="rvps12"><span class="rvts973">&nbsp; &nbsp; assign Register1_Field3_q_wr_pulse = Register1_wr_valid ; &nbsp; // FIELD3 &nbsp; : Write pulse</span></p>
<p class="rvps12"><span class="rvts367">&nbsp; .....</span></p>
<p class="rvps12"><span class="rvts367">&nbsp; .....</span></p>
<p class="rvps12"><span class="rvts356">endmodule</span></p>
<p class="rvps2"><span class="rvts505"><br/></span></p>
<p class="rvps2"><span class="rvts505"><br/></span></p>
<p class="rvps2"><span class="rvts126">rtl.h</span><a name="rtl_hw_rp"></a><span class="rvts126">w_rp</span></p>
<p class="rvps2"><span class="rvts505"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps2 noindent"><span class="rvts15">Read Pulse(rp)</span></li>
</ul>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps12"><span class="rvts14">A pulse can be generated whenever a field is read through bus interfaces. The property for the special control signal read pulse (rp) is </span><span class="rvts15">“</span><span class="rvts35">rtl.hw_rp</span><span class="rvts15">”</span><span class="rvts14"> and can be enabled in IDS by setting it to either "true" or "1". It can be applied on register or field description, similar to the write pulse properties</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">Timing diagrams for </span><span class="rvts15">rp</span><span class="rvts14"> is shown below.</span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 593px; height : 283px; padding : 1px;" src="lib/NewItem232.png"></p>
<p class="rvps3"><span class="rvts6"><br/></span></p>
<p class="rvps3"><span class="rvts1263">Fig.4 Timing diagram for read pulse</span></p>
<p class="rvps3"><span class="rvts1263"><br/></span></p>
<p class="rvps3"><span class="rvts1263"><br/></span></p>
<p class="rvps3"><span class="rvts1263"><br/></span></p>
<p class="rvps2"><span class="rvts14">The property specification for the special control signal rp is shown in the below IDS-Word and IDS-Excel examples.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts392">Example:</span><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_default/rtl_hw_rp/rtl_hw_rp.idsng.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_default/rtl_hw_rp/rtl_hw_rp.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_default/rtl_hw_rp/rtl_hw_rp.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_default/rtl_hw_rp/rtl_hw_rp.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 753px; height : 161px; padding : 1px;" src="lib/NewItem4901.png"></p>
<p class="rvps3"><span class="rvts612"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 629px; height : 129px; padding : 1px;" src="lib/NewItem4783.png"></p>
<p class="rvps2"><span class="rvts529"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts356">property rtl_hw_rp {type = boolean ; component = reg|field;};</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; addrmap Block1 { &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp;reg Register1 {</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;rtl_hw_rp = 1;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;field {</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;hw = r;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;sw = rw;&nbsp;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;}Field1[31:0] = 31'h2;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp;};</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp;Register1 Register1;&nbsp;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp;};</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">Below is the generated verilog output code&nbsp;</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps12"><span class="rvts356">module Block1_IDS (</span></p>
<p class="rvps12"><span class="rvts356">.....</span></p>
<p class="rvps12"><span class="rvts973">Register1_Reg1_rd_pulse,</span></p>
<p class="rvps12"><span class="rvts973">....</span></p>
<p class="rvps12"><span class="rvts356">//AMBA-AHB signals</span></p>
<p class="rvps12"><span class="rvts463">&nbsp; </span><span class="rvts356">);</span></p>
<p class="rvps12"><span class="rvts367">&nbsp;</span><span class="rvts370">.....</span></p>
<p class="rvps12"><span class="rvts973">// &nbsp;FIELD : FIELD1 SPECIAL CONTROL SIGNAL</span></p>
<p class="rvps12"><span class="rvts973">&nbsp; &nbsp; output &nbsp; &nbsp; Register1_Field1_rd_pulse &nbsp; &nbsp;; // READ PULSE SIGNAL</span></p>
<p class="rvps12"><span class="rvts370">.....</span></p>
<p class="rvps12"><span class="rvts1006"><br/></span></p>
<p class="rvps12"><span class="rvts973">// HW OUTPUT READ PULSE</span></p>
<p class="rvps12"><span class="rvts973">assign Register1_Field1_rd_pulse = Register1_decode &amp;&amp; rd_stb; &nbsp; // FIELD1 &nbsp;: Read pulse</span></p>
<p class="rvps12"><span class="rvts370">.....</span></p>
<p class="rvps12"><span class="rvts356">endmodule</span></p>
<p class="rvps12"><span class="rvts356"><br/></span></p>
<p class="rvps12"><a name="pulse_external_register"></a><span class="rvts356"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps12 noindent"><span class="rvts15">Pulses for external registers</span></li>
</ul>
<p class="rvps12"><span class="rvts356"><br/></span></p>
<p class="rvps12"><span class="rvts14">Above mentioned points discusses about generating pulses for internal registers but in IDS, pulses can be generated for external registers as well.&nbsp;</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps12"><span class="rvts15">IDS-NG</span><span class="rvts14">&nbsp;</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps12"><img alt="" style="width : 819px; height : 239px; padding : 1px;" src="lib/NewItem4188.png"></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps2"><span class="rvts15">&nbsp; </span><span class="rvts14">.</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; ..</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; ...</span></p>
<p class="rvps2"><span class="rvts356">&nbsp;property rtl_hw_vector {type = boolean ; component = reg|field;};</span></p>
<p class="rvps2"><span class="rvts356">&nbsp;property rtl_hw_wp {type = boolean ; component = reg|field;};</span></p>
<p class="rvps2"><span class="rvts356">&nbsp;property external {type = boolean ; component = reg;};</span></p>
<p class="rvps2"><span class="rvts356">&nbsp;property is_rsv {type = boolean ; component = field;};</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; addrmap Block1 {</span></p>
<p class="rvps22"><span class="rvts483">&nbsp;size=1024;</span></p>
<p class="rvps22"><span class="rvts483">&nbsp;reset_type = async;</span></p>
<p class="rvps22"><span class="rvts483">&nbsp;.</span></p>
<p class="rvps22"><span class="rvts483">&nbsp;..</span></p>
<p class="rvps22"><span class="rvts483">&nbsp;... &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp;reg Register1 {</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">rtl_hw_vector = true</span><span class="rvts483">;</span></p>
<p class="rvps2"><span class="rvts483"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts483"> &nbsp; rtl_hw_wp = true;</span></p>
<p class="rvps2"><span class="rvts483"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts483"> &nbsp; external = true;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;field {</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;hw = r;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;sw = rw;</span><span class="rvts483"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts483"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps22"><span class="rvts483">&nbsp; &nbsp; &nbsp;is_rsv = true;&nbsp;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;}reserved[31:17];</span></p>
<p class="rvps22"><span class="rvts483">&nbsp; &nbsp;field {</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;hw = r;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;sw = rw;</span><span class="rvts483"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts483"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps22"><span class="rvts483">&nbsp; &nbsp; } fld1[16:0]; &nbsp;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp;};</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp;Register1 Register1;&nbsp;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp;};</span></p>
<p class="rvps2"><span class="rvts483"><br/></span></p>
<p class="rvps12"><span class="rvts14">Generated Verilog Code</span></p>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts370">module test_IDS#(</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;// PARAMETERS&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;parameter bus_width = 32,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;parameter addr_width = 10,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;parameter block_size = 'h400,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;parameter [addr_width-1 : 0] block_offset = {(addr_width){1'b0}},</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;parameter&nbsp; test_address_width= addr_width</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;)&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;(&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;// REGISTER(EXTERNAL) : REG1 SIGNALS</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;input&nbsp; reg1_rd_ack_in,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;input [bus_width-1 : 0] reg1_rd_data_in,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;output reg1_rd_valid_out,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">output reg1_wr_pulse, // EXTERNAL REGISTER WRITE PULSE</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;input&nbsp; reg1_wr_ack_in,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;output reg1_wr_valid_out,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;output&nbsp; [ addr_width-1:0] address_out,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;output&nbsp; [ bus_width-1:0] wr_data_out,</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;. . .</span></p>
<p class="rvps2"><span class="rvts370">);</span></p>
<p class="rvps2"><span class="rvts370">assign reg1_offset = block_offset +'h0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign reg1_decode = (address[test_address_width- 1:0]&nbsp; == reg1_offset[(test_address_width) - 1 :0]) ? 1'b1 : 1'b0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign reg1_wr_valid = reg1_decode &amp;&amp; wr_stb;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign reg1_wr_valid_out = reg1_decode &amp;&amp; external_wr_wait;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">assign reg1_wr_pulse = reg1_wr_valid;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign reg1_rd_valid = reg1_decode &amp;&amp; rd_stb&nbsp; &amp;&amp; rd_wait_state;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign reg1_rd_valid_out = reg1_decode &amp;&amp; external_rd_wait;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign reg1_rd_data = reg1_rd_ack_in ? reg1_rd_data_in : 32'b0;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign emptyaddress0_error_l = block_offset + 'h4;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign emptyaddress0_error_h = block_offset + block_size-1;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign emptyaddress0_error = ((address[addr_width - 1 : 0]&nbsp; &gt;= emptyaddress0_error_l[addr_width - 1 : 0]) &amp;&amp; (address[addr_width - 1 : 0]&nbsp; &lt;= emptyaddress0_error_h[addr_width - 1 : 0])) ? 1'b1 : 1'b0 ;</span></p>
<p class="rvps12"><span class="rvts370">. . .</span></p>
<p class="rvps12"><span class="rvts370">endmodule</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts34">A similar approach is followed for “read” pulses and different types of external.</span></p>
<p class="rvps12"><span class="rvts367"><br/></span></p>
<p class="rvps12"><span class="rvts367"><br/></span></p>
<p class="rvps12"><span class="rvts171">rtl.h</span><a name="rtl_hw_clear"></a><span class="rvts171">w_clear</span></p>
<p class="rvps12"><span class="rvts171"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps12 noindent"><span class="rvts15">Clearing Field On remote signal(hw_clear)</span></li>
</ul>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<p class="rvps12"><span class="rvts14">A field can be cleared whenever a signal from the application logic or hardware interface is asserted high. The property for clearing field on remote signal is “</span><span class="rvts20">rtl.hw_clear</span><span class="rvts14">” and can be enabled in IDS by setting it to "true" or "1"</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">Timing diagrams for hw_clear is shown below.</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 601px; height : 286px; padding : 1px;" src="lib/NewItem234.png"></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<p class="rvps3"><span class="rvts1263">Fig. 5 Timing diagram for field clear on a remote signal</span></p>
<p class="rvps3"><span class="rvts1263"><br/></span></p>
<p class="rvps3"><span class="rvts1263"><br/></span></p>
<p class="rvps3"><span class="rvts1263"><br/></span></p>
<p class="rvps2"><span class="rvts1263"><br/></span></p>
<p class="rvps2"><span class="rvts14">The property specification for the special control signal hw_clear is shown in the below IDS-Word and IDS-Excel examples.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts392">Example:</span><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_hw_clear/clear_1.idsng.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_hw_clear/clear_1.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_hw_clear/clear_1.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_hw_clear/clear_1.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts529"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 827px; height : 175px; padding : 1px;" src="lib/NewItem4900.png"></p>
<p class="rvps3"><span class="rvts612"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 612px; height : 110px; padding : 1px;" src="lib/NewItem4781.png"></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp;</span><span class="rvts483">property rtl_hw_clear &nbsp;{type = boolean; component = reg|field ; };</span></p>
<p class="rvps2"><span class="rvts483">&nbsp;</span></p>
<p class="rvps2"><span class="rvts483">addrmap block1 {</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; name &nbsp;= "block1 Address Map";</span></p>
<p class="rvps2"><span class="rvts483"><br/></span></p>
<p class="rvps2"><span class="rvts483">&nbsp; reg Register1 {&nbsp;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp;</span><span class="rvts1265">rtl_hw_clear = 1 ;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; hw = r;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; } Field1[31:0] = 32'h02;</span></p>
<p class="rvps2"><span class="rvts483"><br/></span></p>
<p class="rvps2"><span class="rvts483">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts483">&nbsp;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; Register1 Register1 @0x0;</span></p>
<p class="rvps2"><span class="rvts483"><br/></span></p>
<p class="rvps2"><span class="rvts483">};</span></p>
<p class="rvps2"><span class="rvts483"><br/></span></p>
<p class="rvps2"><span class="rvts483"><br/></span></p>
<p class="rvps2"><span class="rvts260">Generated verilog output code</span></p>
<p class="rvps2"><span class="rvts463"><br/></span></p>
<p class="rvps12"><span class="rvts356">module Block1_IDS (</span></p>
<p class="rvps12"><span class="rvts973">Register1_Reg1_hw_clear,</span></p>
<p class="rvps12"><span class="rvts356">//AMBA-AHB signals</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; );</span></p>
<p class="rvps12"><span class="rvts367">&nbsp;......</span></p>
<p class="rvps12"><span class="rvts367">&nbsp;......</span></p>
<p class="rvps12"><span class="rvts973">// &nbsp;FIELD : FIELD1 SPECIAL CONTROL SIGNAL</span></p>
<p class="rvps12"><span class="rvts973">input &nbsp; Register1_Field1_hw_clear &nbsp; &nbsp;; // REMOTE CLEAR IN SIGNAL</span></p>
<p class="rvps12"><span class="rvts973"><br/></span></p>
<p class="rvps12"><span class="rvts1006">if( Register1_Field1_hw_clear) &nbsp; &nbsp;//clear</span></p>
<p class="rvps12"><span class="rvts1006">&nbsp; &nbsp; begin</span></p>
<p class="rvps12"><span class="rvts1006">&nbsp; &nbsp; &nbsp; &nbsp;Register1_Field1_q &lt;= 32'b00000000000000000000000000000000;</span></p>
<p class="rvps12"><span class="rvts1006">&nbsp; &nbsp; end</span></p>
<p class="rvps12"><span class="rvts1006">else</span></p>
<p class="rvps12"><span class="rvts1006">&nbsp; &nbsp; begin</span></p>
<p class="rvps12"><span class="rvts1006">&nbsp; &nbsp; &nbsp;if (Register1_wr_valid) &nbsp; // FIELD1 : SW Write</span></p>
<p class="rvps12"><span class="rvts1006">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps12"><span class="rvts1006">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Register1_Field1_q &lt;= &nbsp;( wr_data[31 : 0] &amp; reg_enb[31 : 0] ) | (Register1_Field1_q &amp; (~reg_enb[31 : 0]));</span></p>
<p class="rvps12"><span class="rvts1006">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps12"><span class="rvts1006">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts1006">&nbsp; &nbsp; end</span><span class="rvts1006"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps12"><span class="rvts367">&nbsp;......</span></p>
<p class="rvps12"><span class="rvts367">&nbsp;......</span></p>
<p class="rvps12"><span class="rvts356">endmodule</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts260">Generated SV output code:</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts356">module block1_ids_wrapper</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; #(</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // &nbsp;PARAMETERS</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; parameter bus_width &nbsp; = 32,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; parameter addr_width &nbsp;= 2,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
<p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // Module Instantiation</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; block1_ids #(.addr_width(addr_width), .bus_width(bus_width), .block_size(block_size), .block_offset(block_offset)) block1ids (</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; //block1_ids</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; .Register1_enb(block1_Register1_if.Register1_enb),</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; .Register1_Field1_r(block1_Register1_if.Register1_Field1_r),</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; .Register1_Field1_hw_clear(block1_Register1_if.Register1_Field1_hw_clear),</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; //CUSTOM signals</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; .clk(block1_custom_if.clk),</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; .reset_l(block1_custom_if.reset_l),</span></p>
<p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
<p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; .rd_data(block1_custom_if.rd_data)</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; );</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // Instantiation End</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">endmodule</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Interface File:</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts356">interface block1_Register1_interface # (</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; parameter bus_width &nbsp; = 32,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; parameter addr_width &nbsp;= 2</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; );</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; logic Register1_enb;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; logic &nbsp; Register1_Field1_hw_clear ; &nbsp; // REMOTE CLEAR IN SIGNAL</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; logic &nbsp;[31 : 0] Register1_Field1_r ;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; modport mp (</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; input Register1_Field1_hw_clear,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; output Register1_enb, Register1_Field1_r);</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; modport op (</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; output Register1_Field1_hw_clear,</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; input Register1_enb, Register1_Field1_r);</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">endinterface</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts171">rtl.hw</span><a name="rtl_hw_set"></a><span class="rvts171">_set</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps12 noindent"><span class="rvts15">Setting Field On remote signal(hw_set)</span></li>
</ul>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts392">Example:</span><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_hw_set/rtl_hw_set.idsng.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_hw_set/rtl_hw_set.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_hw_set/rtl_hw_set.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_hw_set/rtl_hw_set.rdl">SystemRDL</a></p>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<p class="rvps12"><span class="rvts14">A field can be set whenever a signal from the application logic or hardware interface is asserted high. The property for setting field on remote signal is “</span><span class="rvts20">rtl.hw_set</span><span class="rvts14">” and can be enabled in IDS by setting it to "true" or "1"</span></p>
<p class="rvps2"><span class="rvts1263"><br/></span></p>
<p class="rvps2"><span class="rvts14">The property specification for the special control signal hw_set is shown in the below IDS-Word and IDS-Excel examples.</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 726px; height : 156px; padding : 1px;" src="lib/NewItem4898.png"></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts1264"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 709px; height : 115px; padding : 1px;" src="lib/NewItem4899.png"></p>
<p class="rvps2"><span class="rvts612"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp; property rtl_hw_set {type = boolean ; component = reg;};</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; addrmap Block1 { &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp;reg Register1 {</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">rtl_hw_set = true</span><span class="rvts483">;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;field {</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;hw = r;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;sw = rw;&nbsp;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;}Field1[31:0] = 32'h2; &nbsp;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp;};</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp; &nbsp; &nbsp;Register1 Register1;&nbsp;</span></p>
<p class="rvps2"><span class="rvts483">&nbsp; &nbsp;};</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts14">Below is the generated verilog output code</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps12"><span class="rvts356">module Block1_IDS (</span></p>
<p class="rvps12"><span class="rvts973">Register1_Reg1_hw_set,</span></p>
<p class="rvps12"><span class="rvts356">//AMBA-AHB signals</span></p>
<p class="rvps12"><span class="rvts356">&nbsp; );</span></p>
<p class="rvps12"><span class="rvts367">&nbsp;......</span></p>
<p class="rvps12"><span class="rvts367">&nbsp;......</span></p>
<p class="rvps12"><span class="rvts973">// &nbsp;FIELD : FIELD1 SPECIAL CONTROL SIGNAL</span></p>
<p class="rvps12"><span class="rvts973">input &nbsp; Register1_Field1_hw_set &nbsp; &nbsp;; // REMOTE SET IN SIGNAL</span></p>
<p class="rvps12"><span class="rvts973"><br/></span></p>
<p class="rvps12"><span class="rvts1006">if( Register1_Field1_hw_set) &nbsp; &nbsp;//set</span></p>
<p class="rvps12"><span class="rvts1006">&nbsp; &nbsp; begin</span></p>
<p class="rvps12"><span class="rvts1006">&nbsp; &nbsp; &nbsp; &nbsp;Register1_Field1_q &lt;= 32'b11111111111111111111111111111111;</span></p>
<p class="rvps12"><span class="rvts1006">&nbsp; &nbsp; end</span></p>
<p class="rvps12"><span class="rvts1006">else</span></p>
<p class="rvps12"><span class="rvts1006">&nbsp; &nbsp; begin</span></p>
<p class="rvps12"><span class="rvts1006">&nbsp; &nbsp; &nbsp;if (Register1_wr_valid) &nbsp; // FIELD1 : SW Write</span></p>
<p class="rvps12"><span class="rvts1006">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps12"><span class="rvts1006">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Register1_Field1_q &lt;= &nbsp;( wr_data[31 : 0] &amp; reg_enb[31 : 0] ) | (Register1_Field1_q &amp; (~reg_enb[31 : 0]));</span></p>
<p class="rvps12"><span class="rvts1006">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps12"><span class="rvts1006">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts1006">&nbsp; &nbsp; end</span><span class="rvts1006"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps12"><span class="rvts367">&nbsp;......</span></p>
<p class="rvps12"><span class="rvts367">&nbsp;......</span></p>
<p class="rvps12"><span class="rvts356">endmodule</span></p>
<p class="rvps12"><span class="rvts356"><br/></span></p>
<p class="rvps12"><span class="rvts15">Note:</span><span class="rvts14"> rtl.hw_wp and rtl.hw_rp is equivalent to SystemRDL swmod and swacc at field level.</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps12"><a name="Singlepulse"></a><span class="rvts14"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps2 noindent"><span class="rvts35">S</span><a name="576"></a><span class="rvts35">inglepulse</span></li>
</ul>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts34">It creates a single cycle pulse on the hardware interface </span><span class="rvts14">on a single bit register field.</span></p>
<p class="rvps2"><span class="rvts35">&nbsp;</span></p>
<p class="rvps2"><span class="rvts15">Example: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/singlepulse/singlepulse.zip">IDS-NG</a><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/singlepulse/singlepulse.docx">IDS-Word</a><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/singlepulse/singlepulse.xlsx">IDS-Excel</a><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/singlepulse/singlepulse.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts611"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps143"><img alt="" style="padding : 1px;" src="lib/NewItem5264.png"></p>
<p class="rvps144"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem5265.png"></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps12"><span class="rvts60"><br/></span></p>
<p class="rvps2"><span class="rvts356">addrmap Block1 {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; reg Reg1 {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;</span><span class="rvts385">singlepulse = true;</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;sw = rw;</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;hw = r;</span></p>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">}F1[0:0] = 1'b0;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; Reg1 Reg1;</span></p>
<p class="rvps2"><span class="rvts356">};</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps144"><span class="rvts15">Generated Verilog Output</span></p>
<p class="rvps144"><span class="rvts14"><br/></span></p>
<p class="rvps144"><span class="rvts356">always @(posedge clk) &nbsp;begin</span></p>
<p class="rvps144"><span class="rvts356">&nbsp; &nbsp; if (!reset_l)</span></p>
<p class="rvps144"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps144"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_F1_q &lt;= 1'd0;</span></p>
<p class="rvps144"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps144"><span class="rvts356">&nbsp; &nbsp; else</span></p>
<p class="rvps144"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps144"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; if (Reg1_wr_valid)</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> //F1 : SW Write</span></p>
<p class="rvps144"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps144"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_F1_q &lt;= (wr_data [0] &nbsp;&amp; reg_enb &nbsp;[0] );</span></p>
<p class="rvps144"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps144"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
<p class="rvps144"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps144"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">Reg1_F1_q &lt;= 1'b0;</span></p>
<p class="rvps144"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps144"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps144"><span class="rvts356">&nbsp; &nbsp; end //end always</span></p>
<p class="rvps144"><span class="rvts14"><br/></span></p>
<p class="rvps144"><span class="rvts15">Generated VHDL Output</span></p>
<p class="rvps2"><span class="rvts611"><br/></span></p>
<p class="rvps2"><span class="rvts356">Reg1_F1 : process (clk)</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if rising_edge(clk) then</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if reset_l = '0' then</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Reg1_F1 &nbsp;&lt;= &nbsp;default_Reg1_F1;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if ((wr_valid_Reg1) = '1' ) then &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;-- &nbsp;SW Write</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Reg1_F1 &lt;= ( wr_data(0) and reg_enb(0) ) or (q_Reg1_F1 and (not(reg_enb(0))));</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">q_Reg1_F1 &lt;= '0';</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if ; -- reset</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if; -- clock edge</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end process Reg1_F1;</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts175">To</span><a name="Toggle"></a><span class="rvts175">ggle Property</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts34">Using the property “</span><span class="rvts35">rtl.hw_wt/rtl_hw_wt(UDP in RDL)</span><span class="rvts34">” </span><span class="rvts33">a toggle bit is generated whenever the register is updated from the software side</span><span class="rvts34">.&nbsp; This property will be applicable on the reg|field template.</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts393">Example</span><span class="rvts34">: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/Toggle_property/Toggle_property.idsng.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/Toggle_property/Toggle_property.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/Toggle_property/Toggle_property.xls">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/Toggle_property/Toggle_property.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts175">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 830px; height : 178px; padding : 1px;" src="lib/NewItem4960.png"></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts175">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 899px; height : 127px; padding : 1px;" src="lib/NewItem4961.png"></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts175">SystemRDL</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts370">property rtl_hw_wt {type = boolean ; component = reg|field;};</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addrmap Block1 {</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg Reg1{</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; </span><span class="rvts373">rtl_hw_wt = true;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field{</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw=r;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw=rw;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} F1[31:0]=32'd0; &nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}; &nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1 Reg1 @0x0;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">Generated Verilog Output:</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts370">module Block1_ids#(</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;// PARAMETERS</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;parameter bus_width = 32,</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;parameter addr_width = 2,</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;parameter block_size = 'h4,</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;parameter [addr_width-1 : 0] block_offset = {(addr_width){1'b0}}</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;)</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;(</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;// REGISTER : REG1 PORT SIGNAL</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;output Reg1_enb, // REGISTER ENABLE</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;</span><span class="rvts373">&nbsp;output reg Reg1_F1_q_wr_toggle,</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;output [31 : 0] Reg1_F1_r,</span></p>
<p class="rvps12"><span class="rvts370">. . .</span></p>
<p class="rvps12"><span class="rvts370">. . .</span></p>
<p class="rvps12"><span class="rvts370">. . .</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;always @(posedge clk)&nbsp; begin</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F1_q &lt;= 32'd0;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; </span><span class="rvts373">Reg1_F1_q_wr_toggle &lt;= 1'd0;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (Reg1_wr_valid) //F1 : SW Write</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F1_q &lt;= (wr_data [31 : 0]&nbsp; &amp; reg_enb&nbsp; [31 : 0] ) | (Reg1_F1_q &amp; (~reg_enb&nbsp; [31 : 0] ));</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; </span><span class="rvts373">Reg1_F1_q_wr_toggle &lt;= ~ Reg1_F1_q_wr_toggle;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;end //end always</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts370">. . .</span></p>
<p class="rvps12"><span class="rvts370">. . .</span></p>
<p class="rvps12"><span class="rvts370">. . .</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">endmodule</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts35">Generated VHDL Output:</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts370">package Block1_pkg is</span></p>
<p class="rvps2"><span class="rvts371"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;. &nbsp; &nbsp; &nbsp; .&nbsp; &nbsp; &nbsp; &nbsp; .</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;. &nbsp; &nbsp; &nbsp; .&nbsp; &nbsp; &nbsp; &nbsp; .</span></p>
<p class="rvps2"><span class="rvts370">-- Register fields default value</span></p>
<p class="rvps2"><span class="rvts370">constant default_Reg1_F1 : std_logic_vector (31 downto 0) := &nbsp; &nbsp; &nbsp; "00000000000000000000000000000000";</span></p>
<p class="rvps2"><span class="rvts373">constant default_Reg1_F1_q_wr_toggle :&nbsp; std_logic := '0';&nbsp; -- default value of toggle</span><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; constant offset_Reg1 : unsigned&nbsp; (63 downto 0) := C_Block1_offset + "0";&nbsp; -- offset value</span></p>
<p class="rvps2"><span class="rvts371"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;. &nbsp; &nbsp; &nbsp; .&nbsp; &nbsp; &nbsp; .</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;. &nbsp; &nbsp; &nbsp; .&nbsp; &nbsp; &nbsp; .</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;. &nbsp; &nbsp; &nbsp; .&nbsp; &nbsp; &nbsp; .</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;. &nbsp; &nbsp; &nbsp; .&nbsp; &nbsp; &nbsp; .</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F1 :&nbsp; process (clk)</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp; rising_edge (clk) then</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if reset_l = '0' then</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_Reg1_F1 &nbsp; &lt;= default_Reg1_F1;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">&nbsp;Reg1_F1_q_wr_toggle &lt;= default_Reg1_F1_q_wr_toggle;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((wr_valid_Reg1) = '1'&nbsp; ) then &nbsp; &nbsp; &nbsp; &nbsp; --&nbsp; SW Write</span></p>
<p class="rvps520"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_Reg1_F1 &lt;= ( wr_data(31 downto 0) and reg_enb(31 downto 0) )&nbsp; &nbsp; &nbsp; (q_Reg1_F1 and (not(reg_enb(31 downto 0))));</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">&nbsp;&nbsp;Reg1_F1_q_wr_toggle &nbsp; &nbsp; &lt;= not( Reg1_F1_q_wr_toggle);</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end if;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end if;-- reset</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end if;-- clock edge</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end process Reg1_F1;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- End REG1_F1 process</span><span class="rvts6"></span></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com/step-by-step-guides/how-to-generate-an-encrypted-password-protected-pdf-document/">Effortlessly Create Encrypted, Password-Protected PDFs</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

