library ieee;
use ieee.std_logic_1164.all;

entity FullAdder is 
	port(a, b cin : in std_logic;
			s, cout : out std_logic);
end FullAdder

architecture Behavioral of FullAdder is
begin 
	s <= a xor b xor cin;
	cout <= (cin and a) or (cin and b) or (a and cin);
end Behavioral