library ieee;
use ieee.std_logic_1164.all;
use work.components.all;

entity andgate is
	port( src1, src2 : in std_logic;
			aout : out std_logic);
end andgate;

architecture behaviour of andgate is
	signal result : std_logic;
	
begin
	
	aout <= src1 AND src2
	
	end behaviour;

			