<stg><name>assignment_4_ap</name>


<trans_list>

<trans id="99" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="22" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([12 x i16]* %array_a_cpp_V), !map !36

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([12 x i16]* %array_b_cpp_V), !map !42

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([12 x i16]* %add_V), !map !46

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([12 x i16]* %sub_V), !map !50

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([12 x i16]* %mul_V), !map !54

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([12 x i16]* %div_V), !map !58

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([12 x i16]* %mod_V), !map !62

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @assignment_4_ap_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %1

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i4 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln9 = icmp eq i4 %i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln9, label %3, label %2

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln11 = zext i4 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_a_cpp_V_addr = getelementptr [12 x i16]* %array_a_cpp_V, i64 0, i64 %zext_ln11

]]></Node>
<StgValue><ssdm name="array_a_cpp_V_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="4">
<![CDATA[
:2  %array_a_cpp_V_load = load i16* %array_a_cpp_V_addr, align 2

]]></Node>
<StgValue><ssdm name="array_a_cpp_V_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %array_b_cpp_V_addr = getelementptr [12 x i16]* %array_b_cpp_V, i64 0, i64 %zext_ln11

]]></Node>
<StgValue><ssdm name="array_b_cpp_V_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="4">
<![CDATA[
:4  %array_b_cpp_V_load = load i16* %array_b_cpp_V_addr, align 2

]]></Node>
<StgValue><ssdm name="array_b_cpp_V_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln17"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="4">
<![CDATA[
:2  %array_a_cpp_V_load = load i16* %array_a_cpp_V_addr, align 2

]]></Node>
<StgValue><ssdm name="array_a_cpp_V_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="4">
<![CDATA[
:4  %array_b_cpp_V_load = load i16* %array_b_cpp_V_addr, align 2

]]></Node>
<StgValue><ssdm name="array_b_cpp_V_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %add_ln68 = add i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %add_V_addr = getelementptr [12 x i16]* %add_V, i64 0, i64 %zext_ln11

]]></Node>
<StgValue><ssdm name="add_V_addr"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:7  store i16 %add_ln68, i16* %add_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %sub_ln68 = sub i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="sub_ln68"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %sub_V_addr = getelementptr [12 x i16]* %sub_V, i64 0, i64 %zext_ln11

]]></Node>
<StgValue><ssdm name="sub_V_addr"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:10  store i16 %sub_ln68, i16* %sub_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %mul_ln68 = mul i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="mul_ln68"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %mul_V_addr = getelementptr [12 x i16]* %mul_V, i64 0, i64 %zext_ln11

]]></Node>
<StgValue><ssdm name="mul_V_addr"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:13  store i16 %mul_ln68, i16* %mul_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="20" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  %sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="20" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="56" st_id="4" stage="19" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  %sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="19" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="58" st_id="5" stage="18" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  %sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="18" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="60" st_id="6" stage="17" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  %sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="17" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="62" st_id="7" stage="16" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  %sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="16" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="64" st_id="8" stage="15" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  %sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="15" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="66" st_id="9" stage="14" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  %sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="14" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="68" st_id="10" stage="13" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  %sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="13" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="70" st_id="11" stage="12" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  %sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="71" st_id="11" stage="12" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="72" st_id="12" stage="11" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  %sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="73" st_id="12" stage="11" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="74" st_id="13" stage="10" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  %sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="75" st_id="13" stage="10" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="76" st_id="14" stage="9" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  %sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="77" st_id="14" stage="9" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="78" st_id="15" stage="8" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  %sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="79" st_id="15" stage="8" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="80" st_id="16" stage="7" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  %sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="81" st_id="16" stage="7" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="82" st_id="17" stage="6" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  %sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="83" st_id="17" stage="6" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="84" st_id="18" stage="5" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  %sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="85" st_id="18" stage="5" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="86" st_id="19" stage="4" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  %sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="87" st_id="19" stage="4" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="88" st_id="20" stage="3" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  %sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="89" st_id="20" stage="3" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="90" st_id="21" stage="2" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  %sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="91" st_id="21" stage="2" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="92" st_id="22" stage="1" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  %sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="sdiv_ln1371"/></StgValue>
</operation>

<operation id="93" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %div_V_addr = getelementptr [12 x i16]* %div_V, i64 0, i64 %zext_ln11

]]></Node>
<StgValue><ssdm name="div_V_addr"/></StgValue>
</operation>

<operation id="94" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:16  store i16 %sdiv_ln1371, i16* %div_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="95" st_id="22" stage="1" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="96" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %mod_V_addr = getelementptr [12 x i16]* %mod_V, i64 0, i64 %zext_ln11

]]></Node>
<StgValue><ssdm name="mod_V_addr"/></StgValue>
</operation>

<operation id="97" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:19  store i16 %ret_V, i16* %mod_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="98" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %1

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="122" name="array_a_cpp_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="array_a_cpp_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="123" name="array_b_cpp_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="array_b_cpp_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="124" name="add_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="add_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="125" name="sub_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sub_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="126" name="mul_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="mul_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="127" name="div_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="div_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="128" name="mod_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="mod_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="130" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="129" toId="23">
</dataflow>
<dataflow id="131" from="array_a_cpp_V" to="specbitsmap_ln0" fromId="122" toId="23">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="129" toId="24">
</dataflow>
<dataflow id="133" from="array_b_cpp_V" to="specbitsmap_ln0" fromId="123" toId="24">
</dataflow>
<dataflow id="134" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="129" toId="25">
</dataflow>
<dataflow id="135" from="add_V" to="specbitsmap_ln0" fromId="124" toId="25">
</dataflow>
<dataflow id="136" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="129" toId="26">
</dataflow>
<dataflow id="137" from="sub_V" to="specbitsmap_ln0" fromId="125" toId="26">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="129" toId="27">
</dataflow>
<dataflow id="139" from="mul_V" to="specbitsmap_ln0" fromId="126" toId="27">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="129" toId="28">
</dataflow>
<dataflow id="141" from="div_V" to="specbitsmap_ln0" fromId="127" toId="28">
</dataflow>
<dataflow id="142" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="129" toId="29">
</dataflow>
<dataflow id="143" from="mod_V" to="specbitsmap_ln0" fromId="128" toId="29">
</dataflow>
<dataflow id="145" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="144" toId="30">
</dataflow>
<dataflow id="147" from="assignment_4_ap_str" to="spectopmodule_ln0" fromId="146" toId="30">
</dataflow>
<dataflow id="149" from="StgValue_148" to="i_0" fromId="148" toId="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="150" from="br_ln9" to="i_0" fromId="31" toId="32">
</dataflow>
<dataflow id="151" from="i" to="i_0" fromId="35" toId="32">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="152" from="br_ln9" to="i_0" fromId="98" toId="32">
<BackEdge/>
</dataflow>
<dataflow id="153" from="i_0" to="icmp_ln9" fromId="32" toId="33">
</dataflow>
<dataflow id="155" from="StgValue_154" to="icmp_ln9" fromId="154" toId="33">
</dataflow>
<dataflow id="157" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="156" toId="34">
</dataflow>
<dataflow id="159" from="StgValue_158" to="empty" fromId="158" toId="34">
</dataflow>
<dataflow id="160" from="StgValue_158" to="empty" fromId="158" toId="34">
</dataflow>
<dataflow id="161" from="StgValue_158" to="empty" fromId="158" toId="34">
</dataflow>
<dataflow id="162" from="i_0" to="i" fromId="32" toId="35">
</dataflow>
<dataflow id="164" from="StgValue_163" to="i" fromId="163" toId="35">
</dataflow>
<dataflow id="165" from="icmp_ln9" to="br_ln9" fromId="33" toId="36">
</dataflow>
<dataflow id="166" from="i_0" to="zext_ln11" fromId="32" toId="37">
</dataflow>
<dataflow id="167" from="array_a_cpp_V" to="array_a_cpp_V_addr" fromId="122" toId="38">
</dataflow>
<dataflow id="169" from="StgValue_168" to="array_a_cpp_V_addr" fromId="168" toId="38">
</dataflow>
<dataflow id="170" from="zext_ln11" to="array_a_cpp_V_addr" fromId="37" toId="38">
</dataflow>
<dataflow id="171" from="array_a_cpp_V_addr" to="array_a_cpp_V_load" fromId="38" toId="39">
</dataflow>
<dataflow id="172" from="array_b_cpp_V" to="array_b_cpp_V_addr" fromId="123" toId="40">
</dataflow>
<dataflow id="173" from="StgValue_168" to="array_b_cpp_V_addr" fromId="168" toId="40">
</dataflow>
<dataflow id="174" from="zext_ln11" to="array_b_cpp_V_addr" fromId="37" toId="40">
</dataflow>
<dataflow id="175" from="array_b_cpp_V_addr" to="array_b_cpp_V_load" fromId="40" toId="41">
</dataflow>
<dataflow id="176" from="array_a_cpp_V_addr" to="array_a_cpp_V_load" fromId="38" toId="43">
</dataflow>
<dataflow id="177" from="array_b_cpp_V_addr" to="array_b_cpp_V_load" fromId="40" toId="44">
</dataflow>
<dataflow id="178" from="array_a_cpp_V_load" to="add_ln68" fromId="43" toId="45">
</dataflow>
<dataflow id="179" from="array_b_cpp_V_load" to="add_ln68" fromId="44" toId="45">
</dataflow>
<dataflow id="180" from="add_V" to="add_V_addr" fromId="124" toId="46">
</dataflow>
<dataflow id="181" from="StgValue_168" to="add_V_addr" fromId="168" toId="46">
</dataflow>
<dataflow id="182" from="zext_ln11" to="add_V_addr" fromId="37" toId="46">
</dataflow>
<dataflow id="183" from="add_ln68" to="store_ln11" fromId="45" toId="47">
</dataflow>
<dataflow id="184" from="add_V_addr" to="store_ln11" fromId="46" toId="47">
</dataflow>
<dataflow id="185" from="array_a_cpp_V_load" to="sub_ln68" fromId="43" toId="48">
</dataflow>
<dataflow id="186" from="array_b_cpp_V_load" to="sub_ln68" fromId="44" toId="48">
</dataflow>
<dataflow id="187" from="sub_V" to="sub_V_addr" fromId="125" toId="49">
</dataflow>
<dataflow id="188" from="StgValue_168" to="sub_V_addr" fromId="168" toId="49">
</dataflow>
<dataflow id="189" from="zext_ln11" to="sub_V_addr" fromId="37" toId="49">
</dataflow>
<dataflow id="190" from="sub_ln68" to="store_ln12" fromId="48" toId="50">
</dataflow>
<dataflow id="191" from="sub_V_addr" to="store_ln12" fromId="49" toId="50">
</dataflow>
<dataflow id="192" from="array_a_cpp_V_load" to="mul_ln68" fromId="43" toId="51">
</dataflow>
<dataflow id="193" from="array_b_cpp_V_load" to="mul_ln68" fromId="44" toId="51">
</dataflow>
<dataflow id="194" from="mul_V" to="mul_V_addr" fromId="126" toId="52">
</dataflow>
<dataflow id="195" from="StgValue_168" to="mul_V_addr" fromId="168" toId="52">
</dataflow>
<dataflow id="196" from="zext_ln11" to="mul_V_addr" fromId="37" toId="52">
</dataflow>
<dataflow id="197" from="mul_ln68" to="store_ln13" fromId="51" toId="53">
</dataflow>
<dataflow id="198" from="mul_V_addr" to="store_ln13" fromId="52" toId="53">
</dataflow>
<dataflow id="199" from="array_a_cpp_V_load" to="sdiv_ln1371" fromId="43" toId="54">
</dataflow>
<dataflow id="200" from="array_b_cpp_V_load" to="sdiv_ln1371" fromId="44" toId="54">
</dataflow>
<dataflow id="201" from="array_a_cpp_V_load" to="ret_V" fromId="43" toId="55">
</dataflow>
<dataflow id="202" from="array_b_cpp_V_load" to="ret_V" fromId="44" toId="55">
</dataflow>
<dataflow id="203" from="array_a_cpp_V_load" to="sdiv_ln1371" fromId="43" toId="56">
</dataflow>
<dataflow id="204" from="array_b_cpp_V_load" to="sdiv_ln1371" fromId="44" toId="56">
</dataflow>
<dataflow id="205" from="array_a_cpp_V_load" to="ret_V" fromId="43" toId="57">
</dataflow>
<dataflow id="206" from="array_b_cpp_V_load" to="ret_V" fromId="44" toId="57">
</dataflow>
<dataflow id="207" from="array_a_cpp_V_load" to="sdiv_ln1371" fromId="43" toId="58">
</dataflow>
<dataflow id="208" from="array_b_cpp_V_load" to="sdiv_ln1371" fromId="44" toId="58">
</dataflow>
<dataflow id="209" from="array_a_cpp_V_load" to="ret_V" fromId="43" toId="59">
</dataflow>
<dataflow id="210" from="array_b_cpp_V_load" to="ret_V" fromId="44" toId="59">
</dataflow>
<dataflow id="211" from="array_a_cpp_V_load" to="sdiv_ln1371" fromId="43" toId="60">
</dataflow>
<dataflow id="212" from="array_b_cpp_V_load" to="sdiv_ln1371" fromId="44" toId="60">
</dataflow>
<dataflow id="213" from="array_a_cpp_V_load" to="ret_V" fromId="43" toId="61">
</dataflow>
<dataflow id="214" from="array_b_cpp_V_load" to="ret_V" fromId="44" toId="61">
</dataflow>
<dataflow id="215" from="array_a_cpp_V_load" to="sdiv_ln1371" fromId="43" toId="62">
</dataflow>
<dataflow id="216" from="array_b_cpp_V_load" to="sdiv_ln1371" fromId="44" toId="62">
</dataflow>
<dataflow id="217" from="array_a_cpp_V_load" to="ret_V" fromId="43" toId="63">
</dataflow>
<dataflow id="218" from="array_b_cpp_V_load" to="ret_V" fromId="44" toId="63">
</dataflow>
<dataflow id="219" from="array_a_cpp_V_load" to="sdiv_ln1371" fromId="43" toId="64">
</dataflow>
<dataflow id="220" from="array_b_cpp_V_load" to="sdiv_ln1371" fromId="44" toId="64">
</dataflow>
<dataflow id="221" from="array_a_cpp_V_load" to="ret_V" fromId="43" toId="65">
</dataflow>
<dataflow id="222" from="array_b_cpp_V_load" to="ret_V" fromId="44" toId="65">
</dataflow>
<dataflow id="223" from="array_a_cpp_V_load" to="sdiv_ln1371" fromId="43" toId="66">
</dataflow>
<dataflow id="224" from="array_b_cpp_V_load" to="sdiv_ln1371" fromId="44" toId="66">
</dataflow>
<dataflow id="225" from="array_a_cpp_V_load" to="ret_V" fromId="43" toId="67">
</dataflow>
<dataflow id="226" from="array_b_cpp_V_load" to="ret_V" fromId="44" toId="67">
</dataflow>
<dataflow id="227" from="array_a_cpp_V_load" to="sdiv_ln1371" fromId="43" toId="68">
</dataflow>
<dataflow id="228" from="array_b_cpp_V_load" to="sdiv_ln1371" fromId="44" toId="68">
</dataflow>
<dataflow id="229" from="array_a_cpp_V_load" to="ret_V" fromId="43" toId="69">
</dataflow>
<dataflow id="230" from="array_b_cpp_V_load" to="ret_V" fromId="44" toId="69">
</dataflow>
<dataflow id="231" from="array_a_cpp_V_load" to="sdiv_ln1371" fromId="43" toId="70">
</dataflow>
<dataflow id="232" from="array_b_cpp_V_load" to="sdiv_ln1371" fromId="44" toId="70">
</dataflow>
<dataflow id="233" from="array_a_cpp_V_load" to="ret_V" fromId="43" toId="71">
</dataflow>
<dataflow id="234" from="array_b_cpp_V_load" to="ret_V" fromId="44" toId="71">
</dataflow>
<dataflow id="235" from="array_a_cpp_V_load" to="sdiv_ln1371" fromId="43" toId="72">
</dataflow>
<dataflow id="236" from="array_b_cpp_V_load" to="sdiv_ln1371" fromId="44" toId="72">
</dataflow>
<dataflow id="237" from="array_a_cpp_V_load" to="ret_V" fromId="43" toId="73">
</dataflow>
<dataflow id="238" from="array_b_cpp_V_load" to="ret_V" fromId="44" toId="73">
</dataflow>
<dataflow id="239" from="array_a_cpp_V_load" to="sdiv_ln1371" fromId="43" toId="74">
</dataflow>
<dataflow id="240" from="array_b_cpp_V_load" to="sdiv_ln1371" fromId="44" toId="74">
</dataflow>
<dataflow id="241" from="array_a_cpp_V_load" to="ret_V" fromId="43" toId="75">
</dataflow>
<dataflow id="242" from="array_b_cpp_V_load" to="ret_V" fromId="44" toId="75">
</dataflow>
<dataflow id="243" from="array_a_cpp_V_load" to="sdiv_ln1371" fromId="43" toId="76">
</dataflow>
<dataflow id="244" from="array_b_cpp_V_load" to="sdiv_ln1371" fromId="44" toId="76">
</dataflow>
<dataflow id="245" from="array_a_cpp_V_load" to="ret_V" fromId="43" toId="77">
</dataflow>
<dataflow id="246" from="array_b_cpp_V_load" to="ret_V" fromId="44" toId="77">
</dataflow>
<dataflow id="247" from="array_a_cpp_V_load" to="sdiv_ln1371" fromId="43" toId="78">
</dataflow>
<dataflow id="248" from="array_b_cpp_V_load" to="sdiv_ln1371" fromId="44" toId="78">
</dataflow>
<dataflow id="249" from="array_a_cpp_V_load" to="ret_V" fromId="43" toId="79">
</dataflow>
<dataflow id="250" from="array_b_cpp_V_load" to="ret_V" fromId="44" toId="79">
</dataflow>
<dataflow id="251" from="array_a_cpp_V_load" to="sdiv_ln1371" fromId="43" toId="80">
</dataflow>
<dataflow id="252" from="array_b_cpp_V_load" to="sdiv_ln1371" fromId="44" toId="80">
</dataflow>
<dataflow id="253" from="array_a_cpp_V_load" to="ret_V" fromId="43" toId="81">
</dataflow>
<dataflow id="254" from="array_b_cpp_V_load" to="ret_V" fromId="44" toId="81">
</dataflow>
<dataflow id="255" from="array_a_cpp_V_load" to="sdiv_ln1371" fromId="43" toId="82">
</dataflow>
<dataflow id="256" from="array_b_cpp_V_load" to="sdiv_ln1371" fromId="44" toId="82">
</dataflow>
<dataflow id="257" from="array_a_cpp_V_load" to="ret_V" fromId="43" toId="83">
</dataflow>
<dataflow id="258" from="array_b_cpp_V_load" to="ret_V" fromId="44" toId="83">
</dataflow>
<dataflow id="259" from="array_a_cpp_V_load" to="sdiv_ln1371" fromId="43" toId="84">
</dataflow>
<dataflow id="260" from="array_b_cpp_V_load" to="sdiv_ln1371" fromId="44" toId="84">
</dataflow>
<dataflow id="261" from="array_a_cpp_V_load" to="ret_V" fromId="43" toId="85">
</dataflow>
<dataflow id="262" from="array_b_cpp_V_load" to="ret_V" fromId="44" toId="85">
</dataflow>
<dataflow id="263" from="array_a_cpp_V_load" to="sdiv_ln1371" fromId="43" toId="86">
</dataflow>
<dataflow id="264" from="array_b_cpp_V_load" to="sdiv_ln1371" fromId="44" toId="86">
</dataflow>
<dataflow id="265" from="array_a_cpp_V_load" to="ret_V" fromId="43" toId="87">
</dataflow>
<dataflow id="266" from="array_b_cpp_V_load" to="ret_V" fromId="44" toId="87">
</dataflow>
<dataflow id="267" from="array_a_cpp_V_load" to="sdiv_ln1371" fromId="43" toId="88">
</dataflow>
<dataflow id="268" from="array_b_cpp_V_load" to="sdiv_ln1371" fromId="44" toId="88">
</dataflow>
<dataflow id="269" from="array_a_cpp_V_load" to="ret_V" fromId="43" toId="89">
</dataflow>
<dataflow id="270" from="array_b_cpp_V_load" to="ret_V" fromId="44" toId="89">
</dataflow>
<dataflow id="271" from="array_a_cpp_V_load" to="sdiv_ln1371" fromId="43" toId="90">
</dataflow>
<dataflow id="272" from="array_b_cpp_V_load" to="sdiv_ln1371" fromId="44" toId="90">
</dataflow>
<dataflow id="273" from="array_a_cpp_V_load" to="ret_V" fromId="43" toId="91">
</dataflow>
<dataflow id="274" from="array_b_cpp_V_load" to="ret_V" fromId="44" toId="91">
</dataflow>
<dataflow id="275" from="array_a_cpp_V_load" to="sdiv_ln1371" fromId="43" toId="92">
</dataflow>
<dataflow id="276" from="array_b_cpp_V_load" to="sdiv_ln1371" fromId="44" toId="92">
</dataflow>
<dataflow id="277" from="div_V" to="div_V_addr" fromId="127" toId="93">
</dataflow>
<dataflow id="278" from="StgValue_168" to="div_V_addr" fromId="168" toId="93">
</dataflow>
<dataflow id="279" from="zext_ln11" to="div_V_addr" fromId="37" toId="93">
</dataflow>
<dataflow id="280" from="sdiv_ln1371" to="store_ln14" fromId="92" toId="94">
</dataflow>
<dataflow id="281" from="div_V_addr" to="store_ln14" fromId="93" toId="94">
</dataflow>
<dataflow id="282" from="array_a_cpp_V_load" to="ret_V" fromId="43" toId="95">
</dataflow>
<dataflow id="283" from="array_b_cpp_V_load" to="ret_V" fromId="44" toId="95">
</dataflow>
<dataflow id="284" from="mod_V" to="mod_V_addr" fromId="128" toId="96">
</dataflow>
<dataflow id="285" from="StgValue_168" to="mod_V_addr" fromId="168" toId="96">
</dataflow>
<dataflow id="286" from="zext_ln11" to="mod_V_addr" fromId="37" toId="96">
</dataflow>
<dataflow id="287" from="ret_V" to="store_ln15" fromId="95" toId="97">
</dataflow>
<dataflow id="288" from="mod_V_addr" to="store_ln15" fromId="96" toId="97">
</dataflow>
<dataflow id="289" from="icmp_ln9" to="StgValue_2" fromId="33" toId="2">
</dataflow>
</dataflows>


</stg>
