<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="704pt" height="604pt"
 viewBox="0.00 0.00 704.00 604.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 600)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-600 700,-600 700,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 676,-8 676,-8 682,-8 688,-14 688,-20 688,-20 688,-576 688,-576 688,-582 682,-588 676,-588 676,-588 20,-588 20,-588 14,-588 8,-582 8,-576 8,-576 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="348" y="-572.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="348" y="-557.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_board</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=true&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:8589934592&#10;memories=board.memory.mem_ctrl.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=board.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 668,-16 668,-16 674,-16 680,-22 680,-28 680,-28 680,-530 680,-530 680,-536 674,-542 668,-542 668,-542 28,-542 28,-542 22,-542 16,-536 16,-530 16,-530 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="348" y="-526.8" font-family="Arial" font-size="14.00" fill="#000000">board </text>
<text text-anchor="middle" x="348" y="-511.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleBoard</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_board_processor</title>
<g id="a_clust6"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M440,-146C440,-146 660,-146 660,-146 666,-146 672,-152 672,-158 672,-158 672,-332 672,-332 672,-338 666,-344 660,-344 660,-344 440,-344 440,-344 434,-344 428,-338 428,-332 428,-332 428,-158 428,-158 428,-152 434,-146 440,-146"/>
<text text-anchor="middle" x="550" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">processor </text>
<text text-anchor="middle" x="550" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleProcessor</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_board_processor_cores</title>
<g id="a_clust7"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M448,-154C448,-154 652,-154 652,-154 658,-154 664,-160 664,-166 664,-166 664,-286 664,-286 664,-292 658,-298 652,-298 652,-298 448,-298 448,-298 442,-298 436,-292 436,-286 436,-286 436,-166 436,-166 436,-160 442,-154 448,-154"/>
<text text-anchor="middle" x="550" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">cores </text>
<text text-anchor="middle" x="550" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust8" class="cluster">
<title>cluster_board_processor_cores_core</title>
<g id="a_clust8"><a xlink:title="LFSTSize=1&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1&#10;activity=0&#10;backComSize=5&#10;branchPred=board.processor.cores.core.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=4&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=board.processor.cores.core.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=board.processor.cores.core.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=board.processor.cores.core.interrupts&#10;isa=board.processor.cores.core.isa&#10;issueToExecuteDelay=1&#10;issueWidth=4&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores.core.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=0&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=10000000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;tracer=board.processor.cores.core.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=board.processor.cores.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M456,-162C456,-162 644,-162 644,-162 650,-162 656,-168 656,-174 656,-174 656,-240 656,-240 656,-246 650,-252 644,-252 644,-252 456,-252 456,-252 450,-252 444,-246 444,-240 444,-240 444,-174 444,-174 444,-168 450,-162 456,-162"/>
<text text-anchor="middle" x="550" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="550" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvO3CPU</text>
</a>
</g>
</g>
<g id="clust129" class="cluster">
<title>cluster_board_memory</title>
<g id="a_clust129"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M90,-352C90,-352 206,-352 206,-352 212,-352 218,-358 218,-364 218,-364 218,-484 218,-484 218,-490 212,-496 206,-496 206,-496 90,-496 90,-496 84,-496 78,-490 78,-484 78,-484 78,-364 78,-364 78,-358 84,-352 90,-352"/>
<text text-anchor="middle" x="148" y="-480.8" font-family="Arial" font-size="14.00" fill="#000000">memory </text>
<text text-anchor="middle" x="148" y="-465.8" font-family="Arial" font-size="14.00" fill="#000000">: ChanneledMemory</text>
</a>
</g>
</g>
<g id="clust130" class="cluster">
<title>cluster_board_memory_mem_ctrl</title>
<g id="a_clust130"><a xlink:title="clk_domain=board.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=board.memory.mem_ctrl.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=board.memory.mem_ctrl.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=board&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#9f9c95" stroke="#000000" d="M104,-360C104,-360 157,-360 157,-360 163,-360 169,-366 169,-372 169,-372 169,-438 169,-438 169,-444 163,-450 157,-450 157,-450 104,-450 104,-450 98,-450 92,-444 92,-438 92,-438 92,-372 92,-372 92,-366 98,-360 104,-360"/>
<text text-anchor="middle" x="130.5" y="-434.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl </text>
<text text-anchor="middle" x="130.5" y="-419.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust134" class="cluster">
<title>cluster_board_cache_hierarchy</title>
<g id="a_clust134"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M36,-24C36,-24 408,-24 408,-24 414,-24 420,-30 420,-36 420,-36 420,-286 420,-286 420,-292 414,-298 408,-298 408,-298 36,-298 36,-298 30,-298 24,-292 24,-286 24,-286 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="222" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">cache_hierarchy </text>
<text text-anchor="middle" x="222" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: L1L2Hierarchy</text>
</a>
</g>
</g>
<g id="clust135" class="cluster">
<title>cluster_board_cache_hierarchy_l1_icaches</title>
<g id="a_clust135"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;atency=1&#10;power_model=&#10;power_state=board.cache_hierarchy.l1_icaches.power_state&#10;size=16384&#10;system=board">
<path fill="#9f9c95" stroke="#000000" d="M238,-32C238,-32 400,-32 400,-32 406,-32 412,-38 412,-44 412,-44 412,-110 412,-110 412,-116 406,-122 400,-122 400,-122 238,-122 238,-122 232,-122 226,-116 226,-110 226,-110 226,-44 226,-44 226,-38 232,-32 238,-32"/>
<text text-anchor="middle" x="319" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l1_icaches </text>
<text text-anchor="middle" x="319" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCache</text>
</a>
</g>
</g>
<g id="clust138" class="cluster">
<title>cluster_board_cache_hierarchy_l1_dcaches</title>
<g id="a_clust138"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;atency=1&#10;power_model=&#10;power_state=board.cache_hierarchy.l1_dcaches.power_state&#10;size=16384&#10;system=board">
<path fill="#9f9c95" stroke="#000000" d="M44,-32C44,-32 206,-32 206,-32 212,-32 218,-38 218,-44 218,-44 218,-110 218,-110 218,-116 212,-122 206,-122 206,-122 44,-122 44,-122 38,-122 32,-116 32,-110 32,-110 32,-44 32,-44 32,-38 38,-32 44,-32"/>
<text text-anchor="middle" x="125" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l1_dcaches </text>
<text text-anchor="middle" x="125" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCache</text>
</a>
</g>
</g>
<g id="clust141" class="cluster">
<title>cluster_board_cache_hierarchy_l2_cache</title>
<g id="a_clust141"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;atency=1&#10;power_model=&#10;power_state=board.cache_hierarchy.l2_cache.power_state&#10;size=262144&#10;system=board">
<path fill="#9f9c95" stroke="#000000" d="M94,-162C94,-162 256,-162 256,-162 262,-162 268,-168 268,-174 268,-174 268,-240 268,-240 268,-246 262,-252 256,-252 256,-252 94,-252 94,-252 88,-252 82,-246 82,-240 82,-240 82,-174 82,-174 82,-168 88,-162 94,-162"/>
<text text-anchor="middle" x="175" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">l2_cache </text>
<text text-anchor="middle" x="175" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCache</text>
</a>
</g>
</g>
<!-- board_processor_cores_core_icache_port -->
<g id="node1" class="node">
<title>board_processor_cores_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M636,-206C636,-206 574,-206 574,-206 568,-206 562,-200 562,-194 562,-194 562,-182 562,-182 562,-176 568,-170 574,-170 574,-170 636,-170 636,-170 642,-170 648,-176 648,-182 648,-182 648,-194 648,-194 648,-200 642,-206 636,-206"/>
<text text-anchor="middle" x="605" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_l1_icaches_cpu_side -->
<g id="node4" class="node">
<title>board_cache_hierarchy_l1_icaches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M391.5,-76C391.5,-76 344.5,-76 344.5,-76 338.5,-76 332.5,-70 332.5,-64 332.5,-64 332.5,-52 332.5,-52 332.5,-46 338.5,-40 344.5,-40 344.5,-40 391.5,-40 391.5,-40 397.5,-40 403.5,-46 403.5,-52 403.5,-52 403.5,-64 403.5,-64 403.5,-70 397.5,-76 391.5,-76"/>
<text text-anchor="middle" x="368" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_l1_icaches_cpu_side -->
<g id="edge1" class="edge">
<title>board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_l1_icaches_cpu_side</title>
<path fill="none" stroke="black" d="M585.53,-169.92C576.08,-162.09 564.34,-153.01 553,-146 507.49,-117.87 451.44,-92.71 413.04,-76.77"/>
<polygon fill="black" stroke="black" points="414.25,-73.48 403.67,-72.92 411.59,-79.96 414.25,-73.48"/>
</g>
<!-- board_processor_cores_core_dcache_port -->
<g id="node2" class="node">
<title>board_processor_cores_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M531.5,-206C531.5,-206 464.5,-206 464.5,-206 458.5,-206 452.5,-200 452.5,-194 452.5,-194 452.5,-182 452.5,-182 452.5,-176 458.5,-170 464.5,-170 464.5,-170 531.5,-170 531.5,-170 537.5,-170 543.5,-176 543.5,-182 543.5,-182 543.5,-194 543.5,-194 543.5,-200 537.5,-206 531.5,-206"/>
<text text-anchor="middle" x="498" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_l1_dcaches_cpu_side -->
<g id="node6" class="node">
<title>board_cache_hierarchy_l1_dcaches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M197.5,-76C197.5,-76 150.5,-76 150.5,-76 144.5,-76 138.5,-70 138.5,-64 138.5,-64 138.5,-52 138.5,-52 138.5,-46 144.5,-40 150.5,-40 150.5,-40 197.5,-40 197.5,-40 203.5,-40 209.5,-46 209.5,-52 209.5,-52 209.5,-64 209.5,-64 209.5,-70 203.5,-76 197.5,-76"/>
<text text-anchor="middle" x="174" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_l1_dcaches_cpu_side -->
<g id="edge2" class="edge">
<title>board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_l1_dcaches_cpu_side</title>
<path fill="none" stroke="black" d="M452.41,-180.09C384.25,-169.13 259.74,-146.48 222,-122 207.75,-112.76 196.08,-97.77 187.82,-84.73"/>
<polygon fill="black" stroke="black" points="190.79,-82.89 182.65,-76.11 184.79,-86.49 190.79,-82.89"/>
</g>
<!-- board_memory_mem_ctrl_port -->
<g id="node3" class="node">
<title>board_memory_mem_ctrl_port</title>
<path fill="#7f7c77" stroke="#000000" d="M145,-404C145,-404 115,-404 115,-404 109,-404 103,-398 103,-392 103,-392 103,-380 103,-380 103,-374 109,-368 115,-368 115,-368 145,-368 145,-368 151,-368 157,-374 157,-380 157,-380 157,-392 157,-392 157,-398 151,-404 145,-404"/>
<text text-anchor="middle" x="130" y="-382.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_l2_cache_mem_side -->
<g id="node9" class="node">
<title>board_cache_hierarchy_l2_cache_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M158,-206C158,-206 102,-206 102,-206 96,-206 90,-200 90,-194 90,-194 90,-182 90,-182 90,-176 96,-170 102,-170 102,-170 158,-170 158,-170 164,-170 170,-176 170,-182 170,-182 170,-194 170,-194 170,-200 164,-206 158,-206"/>
<text text-anchor="middle" x="130" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_l2_cache_mem_side -->
<g id="edge3" class="edge">
<title>board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_l2_cache_mem_side</title>
<path fill="none" stroke="black" d="M130,-357.86C130,-316.85 130,-240.26 130,-206.15"/>
<polygon fill="black" stroke="black" points="126.5,-357.95 130,-367.95 133.5,-357.95 126.5,-357.95"/>
</g>
<!-- board_cache_hierarchy_l1_icaches_mem_side -->
<g id="node5" class="node">
<title>board_cache_hierarchy_l1_icaches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M302,-76C302,-76 246,-76 246,-76 240,-76 234,-70 234,-64 234,-64 234,-52 234,-52 234,-46 240,-40 246,-40 246,-40 302,-40 302,-40 308,-40 314,-46 314,-52 314,-52 314,-64 314,-64 314,-70 308,-76 302,-76"/>
<text text-anchor="middle" x="274" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l1_dcaches_mem_side -->
<g id="node7" class="node">
<title>board_cache_hierarchy_l1_dcaches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M108,-76C108,-76 52,-76 52,-76 46,-76 40,-70 40,-64 40,-64 40,-52 40,-52 40,-46 46,-40 52,-40 52,-40 108,-40 108,-40 114,-40 120,-46 120,-52 120,-52 120,-64 120,-64 120,-70 114,-76 108,-76"/>
<text text-anchor="middle" x="80" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2_cache_cpu_side -->
<g id="node8" class="node">
<title>board_cache_hierarchy_l2_cache_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M247.5,-206C247.5,-206 200.5,-206 200.5,-206 194.5,-206 188.5,-200 188.5,-194 188.5,-194 188.5,-182 188.5,-182 188.5,-176 194.5,-170 200.5,-170 200.5,-170 247.5,-170 247.5,-170 253.5,-170 259.5,-176 259.5,-182 259.5,-182 259.5,-194 259.5,-194 259.5,-200 253.5,-206 247.5,-206"/>
<text text-anchor="middle" x="224" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_l1_icaches_mem_side -->
<g id="edge4" class="edge">
<title>board_cache_hierarchy_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_l1_icaches_mem_side</title>
<path fill="none" stroke="black" d="M234.39,-160.39C244.24,-135.17 258.75,-98.03 267.2,-76.4"/>
<polygon fill="black" stroke="black" points="231.12,-159.15 230.74,-169.74 237.64,-161.7 231.12,-159.15"/>
</g>
<!-- board_cache_hierarchy_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_l1_dcaches_mem_side -->
<g id="edge5" class="edge">
<title>board_cache_hierarchy_l2_cache_cpu_side&#45;&gt;board_cache_hierarchy_l1_dcaches_mem_side</title>
<path fill="none" stroke="black" d="M199.75,-162.55C193.31,-156.73 186.15,-150.82 179,-146 158.56,-132.22 148.19,-137.47 129,-122 112.93,-109.04 98.97,-89.82 90.1,-76.03"/>
<polygon fill="black" stroke="black" points="197.77,-165.49 207.47,-169.77 202.56,-160.38 197.77,-165.49"/>
</g>
</g>
</svg>
