{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1583421632967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1583421632968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 05 23:20:32 2020 " "Processing started: Thu Mar 05 23:20:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1583421632968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1583421632968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_test -c top_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_test -c top_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1583421632968 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1583421633352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/fpgaproject/medianfilter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/fpgaproject/medianfilter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/VGA_Controller.v" "" { Text "D:/altera/FPGAproject/medianfilter/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421633412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421633412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/fpgaproject/medianfilter/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/fpgaproject/medianfilter/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel_top " "Found entity 1: sobel_top" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/top.v" "" { Text "D:/altera/FPGAproject/medianfilter/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421633416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421633416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/fpgaproject/medianfilter/tbtop.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/fpgaproject/medianfilter/tbtop.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/tbtop.v" "" { Text "D:/altera/FPGAproject/medianfilter/tbtop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421633419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421633419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/fpgaproject/medianfilter/sort.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/fpgaproject/medianfilter/sort.v" { { "Info" "ISGN_ENTITY_NAME" "1 sort " "Found entity 1: sort" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/sort.v" "" { Text "D:/altera/FPGAproject/medianfilter/sort.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421633422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421633422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/fpgaproject/medianfilter/sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/fpgaproject/medianfilter/sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel " "Found entity 1: sobel" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/sobel.v" "" { Text "D:/altera/FPGAproject/medianfilter/sobel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421633425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421633425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/fpgaproject/medianfilter/rgb_2_ycbcr.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/fpgaproject/medianfilter/rgb_2_ycbcr.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_2_YCbCr " "Found entity 1: RGB_2_YCbCr" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421633429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421633429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/fpgaproject/medianfilter/median_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/fpgaproject/medianfilter/median_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 median_tb " "Found entity 1: median_tb" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/median_tb.v" "" { Text "D:/altera/FPGAproject/medianfilter/median_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421633434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421633434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/fpgaproject/medianfilter/median_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/fpgaproject/medianfilter/median_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 median_filter " "Found entity 1: median_filter" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/median_filter.v" "" { Text "D:/altera/FPGAproject/medianfilter/median_filter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421633438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421633438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/fpgaproject/medianfilter/linebuffer_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/fpgaproject/medianfilter/linebuffer_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 linebuffer " "Found entity 1: linebuffer" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/linebuffer_bb.v" "" { Text "D:/altera/FPGAproject/medianfilter/linebuffer_bb.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421633441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421633441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/fpgaproject/medianfilter/linebuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/fpgaproject/medianfilter/linebuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 linebuffer_self " "Found entity 1: linebuffer_self" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/linebuffer.v" "" { Text "D:/altera/FPGAproject/medianfilter/linebuffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421633444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421633444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/fpgaproject/medianfilter/bufferr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/fpgaproject/medianfilter/bufferr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufferr_tb " "Found entity 1: bufferr_tb" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/bufferr_tb.v" "" { Text "D:/altera/FPGAproject/medianfilter/bufferr_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421633447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421633447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/fpgaproject/medianfilter/bufferr.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/fpgaproject/medianfilter/bufferr.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufferr " "Found entity 1: bufferr" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/bufferr.v" "" { Text "D:/altera/FPGAproject/medianfilter/bufferr.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421633451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421633451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/fpgaproject/medianfilter/abs.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/fpgaproject/medianfilter/abs.v" { { "Info" "ISGN_ENTITY_NAME" "1 abs " "Found entity 1: abs" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/abs.v" "" { Text "D:/altera/FPGAproject/medianfilter/abs.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421633454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421633454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/360movedata/users/administrator/desktop/trdb-d5m_v.1.2.4_systemcd/demonstration/de2_camera/square.v 1 1 " "Found 1 design units, including 1 entities, in source file /360movedata/users/administrator/desktop/trdb-d5m_v.1.2.4_systemcd/demonstration/de2_camera/square.v" { { "Info" "ISGN_ENTITY_NAME" "1 square " "Found entity 1: square" {  } { { "../../square.v" "" { Text "D:/360MoveData/Users/Administrator/Desktop/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_CAMERA/square.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421633457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421633457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/360movedata/users/administrator/desktop/trdb-d5m_v.1.2.4_systemcd/demonstration/de2_camera/mult.v 1 1 " "Found 1 design units, including 1 entities, in source file /360movedata/users/administrator/desktop/trdb-d5m_v.1.2.4_systemcd/demonstration/de2_camera/mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "../../mult.v" "" { Text "D:/360MoveData/Users/Administrator/Desktop/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_CAMERA/mult.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421633460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421633460 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 gray.v(19) " "Verilog HDL Expression warning at gray.v(19): truncated literal to match 12 bits" {  } { { "../../gray.v" "" { Text "D:/360MoveData/Users/Administrator/Desktop/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_CAMERA/gray.v" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1583421633462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/360movedata/users/administrator/desktop/trdb-d5m_v.1.2.4_systemcd/demonstration/de2_camera/gray.v 1 1 " "Found 1 design units, including 1 entities, in source file /360movedata/users/administrator/desktop/trdb-d5m_v.1.2.4_systemcd/demonstration/de2_camera/gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 gray " "Found entity 1: gray" {  } { { "../../gray.v" "" { Text "D:/360MoveData/Users/Administrator/Desktop/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_CAMERA/gray.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421633463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421633463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/360movedata/users/administrator/desktop/trdb-d5m_v.1.2.4_systemcd/demonstration/de2_camera/gaussian_function_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /360movedata/users/administrator/desktop/trdb-d5m_v.1.2.4_systemcd/demonstration/de2_camera/gaussian_function_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 gaussian_function_tb " "Found entity 1: gaussian_function_tb" {  } { { "../../gaussian_function_tb.v" "" { Text "D:/360MoveData/Users/Administrator/Desktop/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_CAMERA/gaussian_function_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421633466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421633466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/360movedata/users/administrator/desktop/trdb-d5m_v.1.2.4_systemcd/demonstration/de2_camera/gaussian_function.v 1 1 " "Found 1 design units, including 1 entities, in source file /360movedata/users/administrator/desktop/trdb-d5m_v.1.2.4_systemcd/demonstration/de2_camera/gaussian_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 gaussian_function " "Found entity 1: gaussian_function" {  } { { "../../gaussian_function.v" "" { Text "D:/360MoveData/Users/Administrator/Desktop/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_CAMERA/gaussian_function.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421633469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421633469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/360movedata/users/administrator/desktop/trdb-d5m_v.1.2.4_systemcd/demonstration/de2_camera/exp_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file /360movedata/users/administrator/desktop/trdb-d5m_v.1.2.4_systemcd/demonstration/de2_camera/exp_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp_LUT " "Found entity 1: exp_LUT" {  } { { "../../exp_LUT.v" "" { Text "D:/360MoveData/Users/Administrator/Desktop/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_CAMERA/exp_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421633473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421633473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/360movedata/users/administrator/desktop/trdb-d5m_v.1.2.4_systemcd/demonstration/de2_camera/delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /360movedata/users/administrator/desktop/trdb-d5m_v.1.2.4_systemcd/demonstration/de2_camera/delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "../../delay.v" "" { Text "D:/360MoveData/Users/Administrator/Desktop/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_CAMERA/delay.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421633476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421633476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/360movedata/users/administrator/desktop/trdb-d5m_v.1.2.4_systemcd/demonstration/de2_camera/coeff_3.v 1 1 " "Found 1 design units, including 1 entities, in source file /360movedata/users/administrator/desktop/trdb-d5m_v.1.2.4_systemcd/demonstration/de2_camera/coeff_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 coeff_3 " "Found entity 1: coeff_3" {  } { { "../../coeff_3.v" "" { Text "D:/360MoveData/Users/Administrator/Desktop/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_CAMERA/coeff_3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421633479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421633479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/360movedata/users/administrator/desktop/trdb-d5m_v.1.2.4_systemcd/demonstration/de2_camera/coeff_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /360movedata/users/administrator/desktop/trdb-d5m_v.1.2.4_systemcd/demonstration/de2_camera/coeff_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 coeff_2 " "Found entity 1: coeff_2" {  } { { "../../coeff_2.v" "" { Text "D:/360MoveData/Users/Administrator/Desktop/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_CAMERA/coeff_2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421633481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421633481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/360movedata/users/administrator/desktop/trdb-d5m_v.1.2.4_systemcd/demonstration/de2_camera/coeff_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /360movedata/users/administrator/desktop/trdb-d5m_v.1.2.4_systemcd/demonstration/de2_camera/coeff_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 coeff_1 " "Found entity 1: coeff_1" {  } { { "../../coeff_1.v" "" { Text "D:/360MoveData/Users/Administrator/Desktop/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_CAMERA/coeff_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421633484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421633484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/360movedata/users/administrator/desktop/trdb-d5m_v.1.2.4_systemcd/demonstration/de2_camera/buffer_final.v 1 1 " "Found 1 design units, including 1 entities, in source file /360movedata/users/administrator/desktop/trdb-d5m_v.1.2.4_systemcd/demonstration/de2_camera/buffer_final.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_final " "Found entity 1: buffer_final" {  } { { "../../buffer_final.v" "" { Text "D:/360MoveData/Users/Administrator/Desktop/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_CAMERA/buffer_final.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421633487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421633487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/360movedata/users/administrator/desktop/trdb-d5m_v.1.2.4_systemcd/demonstration/de2_camera/algorithm.v 1 1 " "Found 1 design units, including 1 entities, in source file /360movedata/users/administrator/desktop/trdb-d5m_v.1.2.4_systemcd/demonstration/de2_camera/algorithm.v" { { "Info" "ISGN_ENTITY_NAME" "1 algorithm " "Found entity 1: algorithm" {  } { { "../../algorithm.v" "" { Text "D:/360MoveData/Users/Administrator/Desktop/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_CAMERA/algorithm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421633491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421633491 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1583421633522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/tbtop.v" "u1" { Text "D:/altera/FPGAproject/medianfilter/tbtop.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421633538 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(62) " "Verilog HDL assignment warning at VGA_Controller.v(62): truncated value with size 32 to match size of target (10)" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/VGA_Controller.v" "" { Text "D:/altera/FPGAproject/medianfilter/VGA_Controller.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1583421633540 "|top|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(65) " "Verilog HDL assignment warning at VGA_Controller.v(65): truncated value with size 32 to match size of target (10)" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/VGA_Controller.v" "" { Text "D:/altera/FPGAproject/medianfilter/VGA_Controller.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1583421633540 "|top|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(68) " "Verilog HDL assignment warning at VGA_Controller.v(68): truncated value with size 32 to match size of target (10)" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/VGA_Controller.v" "" { Text "D:/altera/FPGAproject/medianfilter/VGA_Controller.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1583421633540 "|top|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(125) " "Verilog HDL assignment warning at VGA_Controller.v(125): truncated value with size 32 to match size of target (13)" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/VGA_Controller.v" "" { Text "D:/altera/FPGAproject/medianfilter/VGA_Controller.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1583421633541 "|top|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(151) " "Verilog HDL assignment warning at VGA_Controller.v(151): truncated value with size 32 to match size of target (13)" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/VGA_Controller.v" "" { Text "D:/altera/FPGAproject/medianfilter/VGA_Controller.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1583421633542 "|top|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_top sobel_top:sobel_top0 " "Elaborating entity \"sobel_top\" for hierarchy \"sobel_top:sobel_top0\"" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/tbtop.v" "sobel_top0" { Text "D:/altera/FPGAproject/medianfilter/tbtop.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421633559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferr sobel_top:sobel_top0\|bufferr:bufferr0 " "Elaborating entity \"bufferr\" for hierarchy \"sobel_top:sobel_top0\|bufferr:bufferr0\"" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/top.v" "bufferr0" { Text "D:/altera/FPGAproject/medianfilter/top.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421633575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linebuffer_self sobel_top:sobel_top0\|bufferr:bufferr0\|linebuffer_self:linebuffer0 " "Elaborating entity \"linebuffer_self\" for hierarchy \"sobel_top:sobel_top0\|bufferr:bufferr0\|linebuffer_self:linebuffer0\"" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/bufferr.v" "linebuffer0" { Text "D:/altera/FPGAproject/medianfilter/bufferr.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421633594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps sobel_top:sobel_top0\|bufferr:bufferr0\|linebuffer_self:linebuffer0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"sobel_top:sobel_top0\|bufferr:bufferr0\|linebuffer_self:linebuffer0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/linebuffer.v" "ALTSHIFT_TAPS_component" { Text "D:/altera/FPGAproject/medianfilter/linebuffer.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421633687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel_top:sobel_top0\|bufferr:bufferr0\|linebuffer_self:linebuffer0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"sobel_top:sobel_top0\|bufferr:bufferr0\|linebuffer_self:linebuffer0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/linebuffer.v" "" { Text "D:/altera/FPGAproject/medianfilter/linebuffer.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583421633695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel_top:sobel_top0\|bufferr:bufferr0\|linebuffer_self:linebuffer0\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"sobel_top:sobel_top0\|bufferr:bufferr0\|linebuffer_self:linebuffer0\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421633695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421633695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421633695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421633695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 640 " "Parameter \"tap_distance\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421633695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 10 " "Parameter \"width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421633695 ""}  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/linebuffer.v" "" { Text "D:/altera/FPGAproject/medianfilter/linebuffer.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1583421633695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_4101.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_4101.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_4101 " "Found entity 1: shift_taps_4101" {  } { { "db/shift_taps_4101.tdf" "" { Text "D:/360MoveData/Users/Administrator/Desktop/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_CAMERA/simulation/top_test/db/shift_taps_4101.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421633755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421633755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_4101 sobel_top:sobel_top0\|bufferr:bufferr0\|linebuffer_self:linebuffer0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_4101:auto_generated " "Elaborating entity \"shift_taps_4101\" for hierarchy \"sobel_top:sobel_top0\|bufferr:bufferr0\|linebuffer_self:linebuffer0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_4101:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421633757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m2d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m2d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m2d1 " "Found entity 1: altsyncram_m2d1" {  } { { "db/altsyncram_m2d1.tdf" "" { Text "D:/360MoveData/Users/Administrator/Desktop/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_CAMERA/simulation/top_test/db/altsyncram_m2d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421633830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421633830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m2d1 sobel_top:sobel_top0\|bufferr:bufferr0\|linebuffer_self:linebuffer0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_4101:auto_generated\|altsyncram_m2d1:altsyncram2 " "Elaborating entity \"altsyncram_m2d1\" for hierarchy \"sobel_top:sobel_top0\|bufferr:bufferr0\|linebuffer_self:linebuffer0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_4101:auto_generated\|altsyncram_m2d1:altsyncram2\"" {  } { { "db/shift_taps_4101.tdf" "altsyncram2" { Text "D:/360MoveData/Users/Administrator/Desktop/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_CAMERA/simulation/top_test/db/shift_taps_4101.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421633832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hpf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hpf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hpf " "Found entity 1: cntr_hpf" {  } { { "db/cntr_hpf.tdf" "" { Text "D:/360MoveData/Users/Administrator/Desktop/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_CAMERA/simulation/top_test/db/cntr_hpf.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421633921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421633921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hpf sobel_top:sobel_top0\|bufferr:bufferr0\|linebuffer_self:linebuffer0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_4101:auto_generated\|cntr_hpf:cntr1 " "Elaborating entity \"cntr_hpf\" for hierarchy \"sobel_top:sobel_top0\|bufferr:bufferr0\|linebuffer_self:linebuffer0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_4101:auto_generated\|cntr_hpf:cntr1\"" {  } { { "db/shift_taps_4101.tdf" "cntr1" { Text "D:/360MoveData/Users/Administrator/Desktop/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_CAMERA/simulation/top_test/db/shift_taps_4101.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421633922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ldc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ldc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ldc " "Found entity 1: cmpr_ldc" {  } { { "db/cmpr_ldc.tdf" "" { Text "D:/360MoveData/Users/Administrator/Desktop/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_CAMERA/simulation/top_test/db/cmpr_ldc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421633993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421633993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ldc sobel_top:sobel_top0\|bufferr:bufferr0\|linebuffer_self:linebuffer0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_4101:auto_generated\|cntr_hpf:cntr1\|cmpr_ldc:cmpr7 " "Elaborating entity \"cmpr_ldc\" for hierarchy \"sobel_top:sobel_top0\|bufferr:bufferr0\|linebuffer_self:linebuffer0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_4101:auto_generated\|cntr_hpf:cntr1\|cmpr_ldc:cmpr7\"" {  } { { "db/cntr_hpf.tdf" "cmpr7" { Text "D:/360MoveData/Users/Administrator/Desktop/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_CAMERA/simulation/top_test/db/cntr_hpf.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421633996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_79h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_79h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_79h " "Found entity 1: cntr_79h" {  } { { "db/cntr_79h.tdf" "" { Text "D:/360MoveData/Users/Administrator/Desktop/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_CAMERA/simulation/top_test/db/cntr_79h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421634110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421634110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_79h sobel_top:sobel_top0\|bufferr:bufferr0\|linebuffer_self:linebuffer0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_4101:auto_generated\|cntr_79h:cntr3 " "Elaborating entity \"cntr_79h\" for hierarchy \"sobel_top:sobel_top0\|bufferr:bufferr0\|linebuffer_self:linebuffer0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_4101:auto_generated\|cntr_79h:cntr3\"" {  } { { "db/shift_taps_4101.tdf" "cntr3" { Text "D:/360MoveData/Users/Administrator/Desktop/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_CAMERA/simulation/top_test/db/shift_taps_4101.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421634113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "median_filter sobel_top:sobel_top0\|median_filter:median_filter0 " "Elaborating entity \"median_filter\" for hierarchy \"sobel_top:sobel_top0\|median_filter:median_filter0\"" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/top.v" "median_filter0" { Text "D:/altera/FPGAproject/medianfilter/top.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421634132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sort sobel_top:sobel_top0\|median_filter:median_filter0\|sort:u_sort_1 " "Elaborating entity \"sort\" for hierarchy \"sobel_top:sobel_top0\|median_filter:median_filter0\|sort:u_sort_1\"" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/median_filter.v" "u_sort_1" { Text "D:/altera/FPGAproject/medianfilter/median_filter.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421634145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel sobel_top:sobel_top0\|sobel:sobel0 " "Elaborating entity \"sobel\" for hierarchy \"sobel_top:sobel_top0\|sobel:sobel0\"" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/top.v" "sobel0" { Text "D:/altera/FPGAproject/medianfilter/top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421634184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB_2_YCbCr sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0 " "Elaborating entity \"RGB_2_YCbCr\" for hierarchy \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\"" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/top.v" "RGB_2_YCbCr0" { Text "D:/altera/FPGAproject/medianfilter/top.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421634206 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 RGB_2_YCbCr.v(54) " "Verilog HDL assignment warning at RGB_2_YCbCr.v(54): truncated value with size 20 to match size of target (18)" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1583421634207 "|top|sobel_top:sobel_top0|RGB_2_YCbCr:RGB_2_YCbCr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 RGB_2_YCbCr.v(55) " "Verilog HDL assignment warning at RGB_2_YCbCr.v(55): truncated value with size 20 to match size of target (18)" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1583421634207 "|top|sobel_top:sobel_top0|RGB_2_YCbCr:RGB_2_YCbCr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 RGB_2_YCbCr.v(56) " "Verilog HDL assignment warning at RGB_2_YCbCr.v(56): truncated value with size 20 to match size of target (18)" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1583421634207 "|top|sobel_top:sobel_top0|RGB_2_YCbCr:RGB_2_YCbCr0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abs sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|abs:sub_0 " "Elaborating entity \"abs\" for hierarchy \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|abs:sub_0\"" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "sub_0" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421634240 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|Mult3\"" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "Mult3" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583421634903 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|Mult4\"" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "Mult4" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583421634903 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|Mult5\"" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "Mult5" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583421634903 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|Mult6\"" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "Mult6" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583421634903 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|Mult1\"" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "Mult1" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583421634903 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|Mult0\"" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "Mult0" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 43 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583421634903 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|Mult2\"" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "Mult2" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583421634903 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1583421634903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult3\"" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583421634974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult3 " "Instantiated megafunction \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421634974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421634974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421634974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421634974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421634974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421634974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421634974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421634974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421634974 ""}  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1583421634974 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult3\|multcore:mult_core sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult3\|multcore:mult_core\", which is child of megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 46 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635041 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 46 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635073 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 46 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1ch " "Found entity 1: add_sub_1ch" {  } { { "db/add_sub_1ch.tdf" "" { Text "D:/360MoveData/Users/Administrator/Desktop/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_CAMERA/simulation/top_test/db/add_sub_1ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421635184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421635184 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 46 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635203 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 46 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5ch " "Found entity 1: add_sub_5ch" {  } { { "db/add_sub_5ch.tdf" "" { Text "D:/360MoveData/Users/Administrator/Desktop/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_CAMERA/simulation/top_test/db/add_sub_5ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421635280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421635280 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult3\|altshift:external_latency_ffs sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult3\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 46 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult4\"" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583421635339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult4 " "Instantiated megafunction \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635340 ""}  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1583421635340 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult4\|multcore:mult_core sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult4\|multcore:mult_core\", which is child of megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 47 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635361 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult4\"" {  } { { "multcore.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 47 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635373 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 47 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2ch " "Found entity 1: add_sub_2ch" {  } { { "db/add_sub_2ch.tdf" "" { Text "D:/360MoveData/Users/Administrator/Desktop/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_CAMERA/simulation/top_test/db/add_sub_2ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421635451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421635451 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 47 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635471 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 47 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6ch " "Found entity 1: add_sub_6ch" {  } { { "db/add_sub_6ch.tdf" "" { Text "D:/360MoveData/Users/Administrator/Desktop/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_CAMERA/simulation/top_test/db/add_sub_6ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421635551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421635551 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult4\|altshift:external_latency_ffs sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult4\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 47 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult5\"" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583421635597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult5 " "Instantiated megafunction \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635598 ""}  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1583421635598 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult6\"" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583421635648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult6 " "Instantiated megafunction \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635648 ""}  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1583421635648 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult6\|multcore:mult_core sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult6\|multcore:mult_core\", which is child of megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult6\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 51 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635668 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult6\"" {  } { { "multcore.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 51 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635680 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult6\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 51 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pah " "Found entity 1: add_sub_pah" {  } { { "db/add_sub_pah.tdf" "" { Text "D:/360MoveData/Users/Administrator/Desktop/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_CAMERA/simulation/top_test/db/add_sub_pah.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421635755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421635755 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult6\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 51 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635775 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult6\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 51 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4ch " "Found entity 1: add_sub_4ch" {  } { { "db/add_sub_4ch.tdf" "" { Text "D:/360MoveData/Users/Administrator/Desktop/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_CAMERA/simulation/top_test/db/add_sub_4ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421635851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421635851 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult6\|altshift:external_latency_ffs sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult6\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult6\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 51 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult1\"" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583421635894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult1 " "Instantiated megafunction \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635894 ""}  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1583421635894 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult1\|multcore:mult_core sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635915 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635929 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421635946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3ch " "Found entity 1: add_sub_3ch" {  } { { "db/add_sub_3ch.tdf" "" { Text "D:/360MoveData/Users/Administrator/Desktop/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_CAMERA/simulation/top_test/db/add_sub_3ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421636004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421636004 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421636025 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421636043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7ch " "Found entity 1: add_sub_7ch" {  } { { "db/add_sub_7ch.tdf" "" { Text "D:/360MoveData/Users/Administrator/Desktop/TRDB-D5M_v.1.2.4_SystemCD/Demonstration/DE2_CAMERA/simulation/top_test/db/add_sub_7ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583421636102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583421636102 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult1\|altshift:external_latency_ffs sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421636120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult0\"" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583421636147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult0 " "Instantiated megafunction \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421636147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421636147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421636147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421636147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421636147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421636147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421636147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421636147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421636147 ""}  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1583421636147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult2\"" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583421636195 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult2 " "Instantiated megafunction \"sobel_top:sobel_top0\|RGB_2_YCbCr:RGB_2_YCbCr0\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421636195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421636195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421636195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421636195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421636195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421636195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421636195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421636195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583421636195 ""}  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" "" { Text "D:/altera/FPGAproject/medianfilter/RGB_2_YCbCr.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1583421636195 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "../../../../../../../../../altera/FPGAproject/medianfilter/tbtop.v" "" { Text "D:/altera/FPGAproject/medianfilter/tbtop.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1583421637214 "|top|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1583421637214 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1583421637962 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583421637962 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1883 " "Implemented 1883 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1583421638153 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1583421638153 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1795 " "Implemented 1795 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1583421638153 ""} { "Info" "ICUT_CUT_TM_RAMS" "20 " "Implemented 20 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1583421638153 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1583421638153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1583421638188 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 05 23:20:38 2020 " "Processing ended: Thu Mar 05 23:20:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1583421638188 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1583421638188 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1583421638188 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1583421638188 ""}
