Timing Analyzer report for DFBF
Mon Dec 14 20:42:42 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock'
 13. Slow 1200mV 85C Model Setup: 'UART_TX:uart|DIVIDER:data_Tx_freq|subCLK'
 14. Slow 1200mV 85C Model Setup: 'UART_TX:uart|TX_data_valid'
 15. Slow 1200mV 85C Model Hold: 'clock'
 16. Slow 1200mV 85C Model Hold: 'UART_TX:uart|TX_data_valid'
 17. Slow 1200mV 85C Model Hold: 'UART_TX:uart|DIVIDER:data_Tx_freq|subCLK'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'clock'
 26. Slow 1200mV 0C Model Setup: 'UART_TX:uart|DIVIDER:data_Tx_freq|subCLK'
 27. Slow 1200mV 0C Model Setup: 'UART_TX:uart|TX_data_valid'
 28. Slow 1200mV 0C Model Hold: 'clock'
 29. Slow 1200mV 0C Model Hold: 'UART_TX:uart|DIVIDER:data_Tx_freq|subCLK'
 30. Slow 1200mV 0C Model Hold: 'UART_TX:uart|TX_data_valid'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'clock'
 38. Fast 1200mV 0C Model Setup: 'UART_TX:uart|DIVIDER:data_Tx_freq|subCLK'
 39. Fast 1200mV 0C Model Setup: 'UART_TX:uart|TX_data_valid'
 40. Fast 1200mV 0C Model Hold: 'clock'
 41. Fast 1200mV 0C Model Hold: 'UART_TX:uart|TX_data_valid'
 42. Fast 1200mV 0C Model Hold: 'UART_TX:uart|DIVIDER:data_Tx_freq|subCLK'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths Summary
 55. Clock Status Summary
 56. Unconstrained Input Ports
 57. Unconstrained Output Ports
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; DFBF                                                ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.8%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                             ;
+------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------+
; Clock Name                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                      ;
+------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------+
; clock                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                                    ;
; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { UART_TX:uart|DIVIDER:data_Tx_freq|subCLK } ;
; UART_TX:uart|TX_data_valid               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { UART_TX:uart|TX_data_valid }               ;
+------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                      ;
+------------+-----------------+------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                               ; Note                                                          ;
+------------+-----------------+------------------------------------------+---------------------------------------------------------------+
; 283.21 MHz ; 250.0 MHz       ; clock                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 471.92 MHz ; 471.92 MHz      ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ;                                                               ;
; 772.2 MHz  ; 500.0 MHz       ; UART_TX:uart|TX_data_valid               ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                               ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; clock                                    ; -2.531 ; -21.580       ;
; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; -1.119 ; -10.939       ;
; UART_TX:uart|TX_data_valid               ; -0.295 ; -0.466        ;
+------------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                               ;
+------------------------------------------+-------+---------------+
; Clock                                    ; Slack ; End Point TNS ;
+------------------------------------------+-------+---------------+
; clock                                    ; 0.323 ; 0.000         ;
; UART_TX:uart|TX_data_valid               ; 0.357 ; 0.000         ;
; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.358 ; 0.000         ;
+------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                 ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; clock                                    ; -3.000 ; -21.000       ;
; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; -1.000 ; -13.000       ;
; UART_TX:uart|TX_data_valid               ; -1.000 ; -3.000        ;
+------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; -2.531 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.063     ; 3.463      ;
; -2.522 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.063     ; 3.454      ;
; -2.444 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.063     ; 3.376      ;
; -2.443 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.063     ; 3.375      ;
; -2.439 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.063     ; 3.371      ;
; -2.429 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.062     ; 3.362      ;
; -2.399 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.062     ; 3.332      ;
; -2.389 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.062     ; 3.322      ;
; -2.292 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.062     ; 3.225      ;
; -2.289 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.063     ; 3.221      ;
; -2.254 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.063     ; 3.186      ;
; -2.235 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.063     ; 3.167      ;
; -2.189 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.063     ; 3.121      ;
; -2.153 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.062     ; 3.086      ;
; -2.126 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.063     ; 3.058      ;
; -1.957 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.062     ; 2.890      ;
; -1.612 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.544      ;
; -1.607 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.539      ;
; -1.521 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.062     ; 2.454      ;
; -1.518 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.450      ;
; -1.512 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.444      ;
; -1.497 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.062     ; 2.430      ;
; -1.494 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.426      ;
; -1.492 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.424      ;
; -1.427 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.062     ; 2.360      ;
; -1.418 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.350      ;
; -1.409 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.341      ;
; -1.405 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.062     ; 2.338      ;
; -1.402 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.062     ; 2.335      ;
; -1.400 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.332      ;
; -1.397 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.329      ;
; -1.394 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.326      ;
; -1.385 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.317      ;
; -1.376 ; UART_TX:uart|count[0]                                        ; UART_TX:uart|TX_data_valid                                   ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; clock       ; 1.000        ; -0.214     ; 2.147      ;
; -1.376 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.308      ;
; -1.365 ; UART_TX:uart|count[2]                                        ; UART_TX:uart|TX_data_valid                                   ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; clock       ; 1.000        ; -0.214     ; 2.136      ;
; -1.332 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.264      ;
; -1.331 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.263      ;
; -1.330 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.262      ;
; -1.322 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.254      ;
; -1.316 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.062     ; 2.249      ;
; -1.310 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.242      ;
; -1.310 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.062     ; 2.243      ;
; -1.307 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.239      ;
; -1.298 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.230      ;
; -1.297 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.229      ;
; -1.296 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.228      ;
; -1.295 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.227      ;
; -1.290 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.222      ;
; -1.288 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.220      ;
; -1.287 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.219      ;
; -1.287 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.219      ;
; -1.286 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.062     ; 2.219      ;
; -1.283 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.062     ; 2.216      ;
; -1.281 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.213      ;
; -1.277 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.209      ;
; -1.276 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.062     ; 2.209      ;
; -1.266 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.198      ;
; -1.261 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.193      ;
; -1.257 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.189      ;
; -1.253 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.062     ; 2.186      ;
; -1.252 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.062     ; 2.185      ;
; -1.251 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.062     ; 2.184      ;
; -1.246 ; UART_TX:uart|count[1]                                        ; UART_TX:uart|TX_data_valid                                   ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; clock       ; 1.000        ; -0.214     ; 2.017      ;
; -1.243 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.175      ;
; -1.243 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.062     ; 2.176      ;
; -1.242 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.062     ; 2.175      ;
; -1.241 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.062     ; 2.174      ;
; -1.220 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 1.000        ; -0.062     ; 2.153      ;
; -1.219 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; clock                                    ; clock       ; 1.000        ; -0.062     ; 2.152      ;
; -1.204 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.136      ;
; -1.198 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.130      ;
; -1.192 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.124      ;
; -1.192 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.124      ;
; -1.190 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 1.000        ; -0.062     ; 2.123      ;
; -1.180 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 1.000        ; -0.062     ; 2.113      ;
; -1.179 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.062     ; 2.112      ;
; -1.172 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.104      ;
; -1.172 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.104      ;
; -1.171 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 1.000        ; -0.062     ; 2.104      ;
; -1.168 ; UART_TX:uart|count[3]                                        ; UART_TX:uart|TX_data_valid                                   ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; clock       ; 1.000        ; -0.214     ; 1.939      ;
; -1.168 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.100      ;
; -1.166 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.098      ;
; -1.165 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.097      ;
; -1.150 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.082      ;
; -1.146 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.078      ;
; -1.146 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.078      ;
; -1.146 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.062     ; 2.079      ;
; -1.141 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.073      ;
; -1.141 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.073      ;
; -1.132 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.064      ;
; -1.127 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.059      ;
; -1.122 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.054      ;
; -1.108 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.040      ;
; -1.106 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.038      ;
; -1.094 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 1.000        ; -0.062     ; 2.027      ;
; -1.089 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.021      ;
; -1.087 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.019      ;
; -1.085 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 1.000        ; -0.063     ; 2.017      ;
; -1.083 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 1.000        ; -0.062     ; 2.016      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'UART_TX:uart|DIVIDER:data_Tx_freq|subCLK'                                                                                                                                                 ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.119 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 2.053      ;
; -1.119 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 2.053      ;
; -1.119 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 2.053      ;
; -1.119 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 2.053      ;
; -1.119 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 2.053      ;
; -1.119 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 2.053      ;
; -1.119 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 2.053      ;
; -1.064 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.998      ;
; -1.064 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.998      ;
; -1.064 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.998      ;
; -1.035 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.062     ; 1.968      ;
; -1.028 ; UART_TX:uart|count[0]                  ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.962      ;
; -1.023 ; UART_TX:uart|count[2]                  ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.957      ;
; -1.002 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.936      ;
; -1.002 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.936      ;
; -1.002 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.936      ;
; -1.002 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.936      ;
; -1.002 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.936      ;
; -1.002 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.936      ;
; -1.002 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.936      ;
; -1.002 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.062     ; 1.935      ;
; -0.941 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.875      ;
; -0.941 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.875      ;
; -0.941 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.875      ;
; -0.941 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.875      ;
; -0.934 ; UART_TX:uart|count[1]                  ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.868      ;
; -0.924 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.858      ;
; -0.924 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.858      ;
; -0.924 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.858      ;
; -0.898 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.207     ; 1.686      ;
; -0.862 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.062     ; 1.795      ;
; -0.820 ; UART_TX:uart|count[3]                  ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.754      ;
; -0.817 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.207     ; 1.605      ;
; -0.793 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.727      ;
; -0.793 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.727      ;
; -0.793 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.727      ;
; -0.793 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.727      ;
; -0.757 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.207     ; 1.545      ;
; -0.749 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.062     ; 1.682      ;
; -0.700 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.207     ; 1.488      ;
; -0.697 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.207     ; 1.485      ;
; -0.680 ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.208     ; 1.467      ;
; -0.662 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.207     ; 1.450      ;
; -0.581 ; UART_TX:uart|TX                        ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.515      ;
; -0.571 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.207     ; 1.359      ;
; -0.563 ; UART_TX:uart|count[1]                  ; UART_TX:uart|count[2]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.497      ;
; -0.558 ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.492      ;
; -0.548 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.208     ; 1.335      ;
; -0.531 ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.207     ; 1.319      ;
; -0.414 ; UART_TX:uart|count[3]                  ; UART_TX:uart|count[2]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.348      ;
; -0.410 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.208     ; 1.197      ;
; -0.402 ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.207     ; 1.190      ;
; -0.397 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.207     ; 1.185      ;
; -0.334 ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.207     ; 1.122      ;
; -0.256 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.207     ; 1.044      ;
; -0.256 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.207     ; 1.044      ;
; -0.253 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.207     ; 1.041      ;
; -0.216 ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.207     ; 1.004      ;
; -0.209 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.207     ; 0.997      ;
; -0.199 ; UART_TX:uart|count[3]                  ; UART_TX:uart|count[1]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.133      ;
; -0.161 ; UART_TX:uart|count[2]                  ; UART_TX:uart|count[3]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.095      ;
; -0.120 ; UART_TX:uart|count[2]                  ; UART_TX:uart|count[0]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.054      ;
; -0.114 ; UART_TX:uart|count[0]                  ; UART_TX:uart|count[3]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.048      ;
; -0.112 ; UART_TX:uart|count[0]                  ; UART_TX:uart|count[2]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.046      ;
; -0.112 ; UART_TX:uart|count[0]                  ; UART_TX:uart|count[1]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.046      ;
; -0.094 ; UART_TX:uart|count[1]                  ; UART_TX:uart|count[3]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.028      ;
; -0.091 ; UART_TX:uart|count[3]                  ; UART_TX:uart|count[0]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 1.025      ;
; -0.071 ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.207     ; 0.859      ;
; -0.070 ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.207     ; 0.858      ;
; -0.051 ; UART_TX:uart|count[1]                  ; UART_TX:uart|count[0]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 0.985      ;
; -0.038 ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 0.972      ;
; -0.038 ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 0.972      ;
; -0.027 ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 0.961      ;
; -0.027 ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 0.961      ;
; -0.025 ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 0.959      ;
; 0.098  ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 0.836      ;
; 0.100  ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 0.834      ;
; 0.275  ; UART_TX:uart|count[2]                  ; UART_TX:uart|count[2]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 0.659      ;
; 0.275  ; UART_TX:uart|count[3]                  ; UART_TX:uart|count[3]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 0.659      ;
; 0.275  ; UART_TX:uart|count[1]                  ; UART_TX:uart|count[1]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 0.659      ;
; 0.275  ; UART_TX:uart|count[0]                  ; UART_TX:uart|count[0]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.061     ; 0.659      ;
; 0.296  ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.062     ; 0.637      ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'UART_TX:uart|TX_data_valid'                                                                        ;
+--------+-----------+----------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+----------------------------+----------------------------+--------------+------------+------------+
; -0.295 ; count[0]  ; count[1] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 1.000        ; -0.063     ; 1.227      ;
; -0.171 ; count[1]  ; count[2] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 1.000        ; -0.063     ; 1.103      ;
; -0.154 ; count[1]  ; count[1] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 1.000        ; -0.063     ; 1.086      ;
; 0.053  ; count[0]  ; count[2] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 1.000        ; -0.063     ; 0.879      ;
; 0.273  ; count[0]  ; count[0] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 1.000        ; -0.063     ; 0.659      ;
; 0.273  ; count[2]  ; count[2] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 1.000        ; -0.063     ; 0.659      ;
+--------+-----------+----------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; 0.323 ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; clock       ; 0.000        ; 2.190      ; 2.899      ;
; 0.358 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 0.000        ; 0.062      ; 0.577      ;
; 0.472 ; UART_TX:uart|TX_data_valid                                   ; UART_TX:uart|TX_data_valid                                   ; UART_TX:uart|TX_data_valid               ; clock       ; 0.000        ; 2.189      ; 3.047      ;
; 0.568 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.063      ; 0.788      ;
; 0.568 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 0.788      ;
; 0.569 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; clock                                    ; clock       ; 0.000        ; 0.063      ; 0.789      ;
; 0.569 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 0.789      ;
; 0.570 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 0.000        ; 0.063      ; 0.790      ;
; 0.570 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 0.790      ;
; 0.571 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 0.791      ;
; 0.573 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 0.793      ;
; 0.573 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 0.793      ;
; 0.843 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.063      ;
; 0.845 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.065      ;
; 0.856 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.076      ;
; 0.857 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.077      ;
; 0.858 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.078      ;
; 0.859 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.079      ;
; 0.859 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.079      ;
; 0.860 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.080      ;
; 0.862 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.082      ;
; 0.862 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.082      ;
; 0.913 ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; clock       ; -0.500       ; 2.190      ; 2.989      ;
; 0.953 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.173      ;
; 0.956 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.176      ;
; 0.957 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.177      ;
; 0.969 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.189      ;
; 0.970 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.190      ;
; 0.971 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.191      ;
; 0.972 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.192      ;
; 0.974 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.194      ;
; 0.974 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.194      ;
; 0.975 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.195      ;
; 0.978 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.198      ;
; 0.981 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.201      ;
; 0.997 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.217      ;
; 1.009 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.229      ;
; 1.046 ; UART_TX:uart|TX_data_valid                                   ; UART_TX:uart|TX_data_valid                                   ; UART_TX:uart|TX_data_valid               ; clock       ; -0.500       ; 2.189      ; 3.121      ;
; 1.067 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 0.000        ; 0.062      ; 1.286      ;
; 1.067 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.287      ;
; 1.068 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.288      ;
; 1.069 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.289      ;
; 1.077 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.297      ;
; 1.082 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.302      ;
; 1.083 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.303      ;
; 1.086 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.306      ;
; 1.086 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.306      ;
; 1.090 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.310      ;
; 1.093 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.313      ;
; 1.109 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.329      ;
; 1.119 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.339      ;
; 1.121 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.341      ;
; 1.133 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 0.000        ; 0.062      ; 1.352      ;
; 1.160 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 0.000        ; 0.062      ; 1.379      ;
; 1.162 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 0.000        ; 0.062      ; 1.381      ;
; 1.178 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.398      ;
; 1.179 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.399      ;
; 1.180 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.400      ;
; 1.192 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.412      ;
; 1.194 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.414      ;
; 1.195 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.415      ;
; 1.198 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.418      ;
; 1.200 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.420      ;
; 1.202 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.422      ;
; 1.205 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 0.000        ; 0.062      ; 1.424      ;
; 1.210 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; clock                                    ; clock       ; 0.000        ; 0.062      ; 1.429      ;
; 1.212 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; clock                                    ; clock       ; 0.000        ; 0.062      ; 1.431      ;
; 1.219 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.439      ;
; 1.221 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.441      ;
; 1.233 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.453      ;
; 1.245 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; clock                                    ; clock       ; 0.000        ; 0.062      ; 1.464      ;
; 1.264 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; clock                                    ; clock       ; 0.000        ; 0.062      ; 1.483      ;
; 1.266 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; clock                                    ; clock       ; 0.000        ; 0.062      ; 1.485      ;
; 1.268 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; clock                                    ; clock       ; 0.000        ; 0.062      ; 1.487      ;
; 1.287 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 0.000        ; 0.062      ; 1.506      ;
; 1.288 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 0.000        ; 0.062      ; 1.507      ;
; 1.289 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.509      ;
; 1.291 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.511      ;
; 1.292 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 0.000        ; 0.062      ; 1.511      ;
; 1.292 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.512      ;
; 1.305 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.525      ;
; 1.306 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.526      ;
; 1.307 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.527      ;
; 1.308 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 0.000        ; 0.062      ; 1.527      ;
; 1.309 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 0.000        ; 0.062      ; 1.528      ;
; 1.314 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.534      ;
; 1.333 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 0.000        ; 0.062      ; 1.552      ;
; 1.333 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.553      ;
; 1.345 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.565      ;
; 1.360 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; clock                                    ; clock       ; 0.000        ; 0.062      ; 1.579      ;
; 1.362 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; clock                                    ; clock       ; 0.000        ; 0.062      ; 1.581      ;
; 1.371 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; clock                                    ; clock       ; 0.000        ; 0.062      ; 1.590      ;
; 1.382 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; clock                                    ; clock       ; 0.000        ; 0.062      ; 1.601      ;
; 1.385 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.605      ;
; 1.396 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; clock                                    ; clock       ; 0.000        ; 0.062      ; 1.615      ;
; 1.397 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 0.000        ; 0.062      ; 1.616      ;
; 1.400 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 0.000        ; 0.062      ; 1.619      ;
; 1.403 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.623      ;
; 1.404 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 0.000        ; 0.063      ; 1.624      ;
; 1.406 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 0.000        ; 0.062      ; 1.625      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'UART_TX:uart|TX_data_valid'                                                                        ;
+-------+-----------+----------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+----------------------------+----------------------------+--------------+------------+------------+
; 0.357 ; count[2]  ; count[2] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 0.000        ; 0.063      ; 0.577      ;
; 0.360 ; count[0]  ; count[0] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 0.000        ; 0.063      ; 0.580      ;
; 0.556 ; count[0]  ; count[2] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 0.000        ; 0.063      ; 0.776      ;
; 0.724 ; count[1]  ; count[2] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 0.000        ; 0.063      ; 0.944      ;
; 0.738 ; count[1]  ; count[1] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 0.000        ; 0.063      ; 0.958      ;
; 0.845 ; count[0]  ; count[1] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 0.000        ; 0.063      ; 1.065      ;
+-------+-----------+----------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'UART_TX:uart|DIVIDER:data_Tx_freq|subCLK'                                                                                                                                                 ;
+-------+----------------------------------------+----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.358 ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; UART_TX:uart|count[3]                  ; UART_TX:uart|count[3]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; UART_TX:uart|count[2]                  ; UART_TX:uart|count[2]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; UART_TX:uart|count[1]                  ; UART_TX:uart|count[1]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; UART_TX:uart|count[0]                  ; UART_TX:uart|count[0]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 0.580      ;
; 0.520 ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 0.738      ;
; 0.527 ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.062      ; 0.746      ;
; 0.554 ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 0.772      ;
; 0.554 ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 0.772      ;
; 0.557 ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 0.775      ;
; 0.573 ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.016      ; 0.766      ;
; 0.574 ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.016      ; 0.767      ;
; 0.587 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.016      ; 0.780      ;
; 0.587 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.016      ; 0.780      ;
; 0.615 ; UART_TX:uart|count[1]                  ; UART_TX:uart|count[3]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 0.833      ;
; 0.625 ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.016      ; 0.818      ;
; 0.628 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.016      ; 0.821      ;
; 0.635 ; UART_TX:uart|count[1]                  ; UART_TX:uart|count[0]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 0.853      ;
; 0.650 ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 0.868      ;
; 0.659 ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 0.877      ;
; 0.677 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.016      ; 0.870      ;
; 0.678 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.016      ; 0.871      ;
; 0.706 ; UART_TX:uart|count[3]                  ; UART_TX:uart|count[0]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 0.924      ;
; 0.710 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.016      ; 0.903      ;
; 0.716 ; UART_TX:uart|count[2]                  ; UART_TX:uart|count[3]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 0.934      ;
; 0.735 ; UART_TX:uart|count[0]                  ; UART_TX:uart|count[3]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 0.953      ;
; 0.736 ; UART_TX:uart|count[0]                  ; UART_TX:uart|count[2]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 0.954      ;
; 0.736 ; UART_TX:uart|count[0]                  ; UART_TX:uart|count[1]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 0.954      ;
; 0.738 ; UART_TX:uart|count[2]                  ; UART_TX:uart|count[0]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 0.956      ;
; 0.744 ; UART_TX:uart|count[3]                  ; UART_TX:uart|count[1]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 0.962      ;
; 0.752 ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.016      ; 0.945      ;
; 0.842 ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.016      ; 1.035      ;
; 0.875 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.016      ; 1.068      ;
; 0.877 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.016      ; 1.070      ;
; 0.925 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.016      ; 1.118      ;
; 0.936 ; UART_TX:uart|count[3]                  ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.154      ;
; 0.968 ; UART_TX:uart|count[3]                  ; UART_TX:uart|count[2]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.186      ;
; 0.970 ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.016      ; 1.163      ;
; 0.976 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.016      ; 1.169      ;
; 1.038 ; UART_TX:uart|count[2]                  ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.256      ;
; 1.039 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.257      ;
; 1.040 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.258      ;
; 1.040 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.258      ;
; 1.054 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.016      ; 1.247      ;
; 1.070 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.016      ; 1.263      ;
; 1.077 ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.016      ; 1.270      ;
; 1.110 ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.328      ;
; 1.112 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.016      ; 1.305      ;
; 1.124 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.342      ;
; 1.141 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.359      ;
; 1.142 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.360      ;
; 1.142 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.360      ;
; 1.149 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.016      ; 1.342      ;
; 1.172 ; UART_TX:uart|count[1]                  ; UART_TX:uart|count[2]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.390      ;
; 1.174 ; UART_TX:uart|count[0]                  ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.392      ;
; 1.188 ; UART_TX:uart|TX                        ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.406      ;
; 1.190 ; UART_TX:uart|count[1]                  ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.408      ;
; 1.226 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.444      ;
; 1.264 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.482      ;
; 1.277 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.495      ;
; 1.278 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.496      ;
; 1.278 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.496      ;
; 1.293 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.511      ;
; 1.294 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.512      ;
; 1.294 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.512      ;
; 1.304 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.522      ;
; 1.304 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.522      ;
; 1.304 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.522      ;
; 1.362 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.580      ;
; 1.362 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.580      ;
; 1.378 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.596      ;
; 1.406 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.624      ;
; 1.406 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.624      ;
; 1.406 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.624      ;
; 1.466 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.684      ;
; 1.479 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.697      ;
; 1.542 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.760      ;
; 1.542 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.760      ;
; 1.542 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.760      ;
; 1.558 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.776      ;
; 1.558 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.776      ;
; 1.558 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.061      ; 1.776      ;
+-------+----------------------------------------+----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                       ;
+------------+-----------------+------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                               ; Note                                                          ;
+------------+-----------------+------------------------------------------+---------------------------------------------------------------+
; 315.26 MHz ; 250.0 MHz       ; clock                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 517.87 MHz ; 500.0 MHz       ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; limit due to minimum period restriction (tmin)                ;
; 863.56 MHz ; 500.0 MHz       ; UART_TX:uart|TX_data_valid               ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; clock                                    ; -2.172 ; -17.252       ;
; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; -0.931 ; -8.660        ;
; UART_TX:uart|TX_data_valid               ; -0.158 ; -0.196        ;
+------------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                ;
+------------------------------------------+-------+---------------+
; Clock                                    ; Slack ; End Point TNS ;
+------------------------------------------+-------+---------------+
; clock                                    ; 0.278 ; 0.000         ;
; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.312 ; 0.000         ;
; UART_TX:uart|TX_data_valid               ; 0.312 ; 0.000         ;
+------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                  ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; clock                                    ; -3.000 ; -21.000       ;
; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; -1.000 ; -13.000       ;
; UART_TX:uart|TX_data_valid               ; -1.000 ; -3.000        ;
+------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; -2.172 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.056     ; 3.111      ;
; -2.161 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.056     ; 3.100      ;
; -2.118 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.056     ; 3.057      ;
; -2.093 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.056     ; 3.032      ;
; -2.093 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.056     ; 3.032      ;
; -2.052 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.055     ; 2.992      ;
; -2.025 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.055     ; 2.965      ;
; -2.015 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.055     ; 2.955      ;
; -1.976 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.056     ; 2.915      ;
; -1.934 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.055     ; 2.874      ;
; -1.925 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.056     ; 2.864      ;
; -1.921 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.056     ; 2.860      ;
; -1.901 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.056     ; 2.840      ;
; -1.839 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.056     ; 2.778      ;
; -1.806 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.055     ; 2.746      ;
; -1.689 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.055     ; 2.629      ;
; -1.326 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.056     ; 2.265      ;
; -1.283 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.056     ; 2.222      ;
; -1.265 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.055     ; 2.205      ;
; -1.244 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.056     ; 2.183      ;
; -1.224 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.056     ; 2.163      ;
; -1.202 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.056     ; 2.141      ;
; -1.190 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.055     ; 2.130      ;
; -1.188 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.056     ; 2.127      ;
; -1.184 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.056     ; 2.123      ;
; -1.183 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.055     ; 2.123      ;
; -1.169 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.056     ; 2.108      ;
; -1.155 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.056     ; 2.094      ;
; -1.142 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.056     ; 2.081      ;
; -1.138 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.056     ; 2.077      ;
; -1.136 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.056     ; 2.075      ;
; -1.116 ; UART_TX:uart|count[2]                                        ; UART_TX:uart|TX_data_valid                                   ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; clock       ; 1.000        ; -0.167     ; 1.934      ;
; -1.114 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.055     ; 2.054      ;
; -1.109 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.055     ; 2.049      ;
; -1.109 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.056     ; 2.048      ;
; -1.108 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 1.000        ; -0.056     ; 2.047      ;
; -1.106 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.056     ; 2.045      ;
; -1.103 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.056     ; 2.042      ;
; -1.092 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 1.000        ; -0.056     ; 2.031      ;
; -1.085 ; UART_TX:uart|count[0]                                        ; UART_TX:uart|TX_data_valid                                   ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; clock       ; 1.000        ; -0.167     ; 1.903      ;
; -1.076 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.056     ; 2.015      ;
; -1.073 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.056     ; 2.012      ;
; -1.073 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.056     ; 2.012      ;
; -1.071 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.056     ; 2.010      ;
; -1.071 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.056     ; 2.010      ;
; -1.070 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.056     ; 2.009      ;
; -1.070 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.056     ; 2.009      ;
; -1.068 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.055     ; 2.008      ;
; -1.050 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; clock                                    ; clock       ; 1.000        ; -0.056     ; 1.989      ;
; -1.049 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 1.000        ; -0.056     ; 1.988      ;
; -1.041 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.055     ; 1.981      ;
; -1.035 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.055     ; 1.975      ;
; -1.034 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; clock                                    ; clock       ; 1.000        ; -0.056     ; 1.973      ;
; -1.033 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.055     ; 1.973      ;
; -1.031 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.055     ; 1.971      ;
; -1.029 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.056     ; 1.968      ;
; -1.029 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 1.000        ; -0.056     ; 1.968      ;
; -1.026 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 1.000        ; -0.056     ; 1.965      ;
; -1.024 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; clock                                    ; clock       ; 1.000        ; -0.056     ; 1.963      ;
; -1.023 ; UART_TX:uart|count[1]                                        ; UART_TX:uart|TX_data_valid                                   ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; clock       ; 1.000        ; -0.167     ; 1.841      ;
; -1.008 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 1.000        ; -0.056     ; 1.947      ;
; -1.008 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.055     ; 1.948      ;
; -1.006 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.055     ; 1.946      ;
; -1.005 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.055     ; 1.945      ;
; -0.998 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.056     ; 1.937      ;
; -0.998 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.055     ; 1.938      ;
; -0.996 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.055     ; 1.936      ;
; -0.995 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.055     ; 1.935      ;
; -0.989 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; clock                                    ; clock       ; 1.000        ; -0.055     ; 1.929      ;
; -0.988 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 1.000        ; -0.055     ; 1.928      ;
; -0.961 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 1.000        ; -0.055     ; 1.901      ;
; -0.953 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; clock                                    ; clock       ; 1.000        ; -0.056     ; 1.892      ;
; -0.951 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 1.000        ; -0.055     ; 1.891      ;
; -0.950 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.055     ; 1.890      ;
; -0.948 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; clock                                    ; clock       ; 1.000        ; -0.056     ; 1.887      ;
; -0.947 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.056     ; 1.886      ;
; -0.939 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.056     ; 1.878      ;
; -0.937 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 1.000        ; -0.056     ; 1.876      ;
; -0.935 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; clock                                    ; clock       ; 1.000        ; -0.056     ; 1.874      ;
; -0.931 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.056     ; 1.870      ;
; -0.929 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.056     ; 1.868      ;
; -0.928 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.056     ; 1.867      ;
; -0.925 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; clock                                    ; clock       ; 1.000        ; -0.056     ; 1.864      ;
; -0.923 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; clock                                    ; clock       ; 1.000        ; -0.056     ; 1.862      ;
; -0.917 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.056     ; 1.856      ;
; -0.917 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.055     ; 1.857      ;
; -0.916 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.056     ; 1.855      ;
; -0.915 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 1.000        ; -0.055     ; 1.855      ;
; -0.909 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 1.000        ; -0.056     ; 1.848      ;
; -0.908 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 1.000        ; -0.056     ; 1.847      ;
; -0.907 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 1.000        ; -0.056     ; 1.846      ;
; -0.902 ; UART_TX:uart|count[3]                                        ; UART_TX:uart|TX_data_valid                                   ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; clock       ; 1.000        ; -0.167     ; 1.720      ;
; -0.898 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.056     ; 1.837      ;
; -0.895 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.056     ; 1.834      ;
; -0.886 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.056     ; 1.825      ;
; -0.884 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.056     ; 1.823      ;
; -0.881 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.056     ; 1.820      ;
; -0.870 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 1.000        ; -0.055     ; 1.810      ;
; -0.860 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; clock                                    ; clock       ; 1.000        ; -0.056     ; 1.799      ;
; -0.860 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; clock                                    ; clock       ; 1.000        ; -0.056     ; 1.799      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'UART_TX:uart|DIVIDER:data_Tx_freq|subCLK'                                                                                                                                                  ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.931 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.871      ;
; -0.931 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.871      ;
; -0.931 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.871      ;
; -0.931 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.871      ;
; -0.931 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.871      ;
; -0.931 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.871      ;
; -0.931 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.871      ;
; -0.850 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.790      ;
; -0.850 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.790      ;
; -0.850 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.790      ;
; -0.820 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.760      ;
; -0.820 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.760      ;
; -0.820 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.760      ;
; -0.820 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.760      ;
; -0.820 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.760      ;
; -0.820 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.760      ;
; -0.820 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.760      ;
; -0.816 ; UART_TX:uart|count[0]                  ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.756      ;
; -0.811 ; UART_TX:uart|count[2]                  ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.751      ;
; -0.810 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.750      ;
; -0.781 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.721      ;
; -0.753 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.693      ;
; -0.753 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.693      ;
; -0.753 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.693      ;
; -0.753 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.693      ;
; -0.744 ; UART_TX:uart|count[1]                  ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.684      ;
; -0.730 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.670      ;
; -0.730 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.670      ;
; -0.730 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.670      ;
; -0.699 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.191     ; 1.503      ;
; -0.671 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.611      ;
; -0.633 ; UART_TX:uart|count[3]                  ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.573      ;
; -0.629 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.569      ;
; -0.629 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.569      ;
; -0.629 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.569      ;
; -0.629 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.569      ;
; -0.621 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.191     ; 1.425      ;
; -0.592 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.532      ;
; -0.566 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.191     ; 1.370      ;
; -0.525 ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.191     ; 1.329      ;
; -0.515 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.191     ; 1.319      ;
; -0.515 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.191     ; 1.319      ;
; -0.482 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.191     ; 1.286      ;
; -0.410 ; UART_TX:uart|TX                        ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.350      ;
; -0.405 ; UART_TX:uart|count[1]                  ; UART_TX:uart|count[2]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.345      ;
; -0.402 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.191     ; 1.206      ;
; -0.396 ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.054     ; 1.337      ;
; -0.381 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.191     ; 1.185      ;
; -0.370 ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.191     ; 1.174      ;
; -0.288 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.191     ; 1.092      ;
; -0.262 ; UART_TX:uart|count[3]                  ; UART_TX:uart|count[2]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.202      ;
; -0.262 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.191     ; 1.066      ;
; -0.257 ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.191     ; 1.061      ;
; -0.192 ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.191     ; 0.996      ;
; -0.129 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.191     ; 0.933      ;
; -0.126 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.191     ; 0.930      ;
; -0.126 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.191     ; 0.930      ;
; -0.090 ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.191     ; 0.894      ;
; -0.082 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.191     ; 0.886      ;
; -0.072 ; UART_TX:uart|count[3]                  ; UART_TX:uart|count[1]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 1.012      ;
; -0.039 ; UART_TX:uart|count[2]                  ; UART_TX:uart|count[3]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 0.979      ;
; -0.001 ; UART_TX:uart|count[2]                  ; UART_TX:uart|count[0]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 0.941      ;
; 0.003  ; UART_TX:uart|count[0]                  ; UART_TX:uart|count[3]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 0.937      ;
; 0.005  ; UART_TX:uart|count[0]                  ; UART_TX:uart|count[1]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 0.935      ;
; 0.006  ; UART_TX:uart|count[0]                  ; UART_TX:uart|count[2]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 0.934      ;
; 0.020  ; UART_TX:uart|count[1]                  ; UART_TX:uart|count[3]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 0.920      ;
; 0.024  ; UART_TX:uart|count[3]                  ; UART_TX:uart|count[0]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 0.916      ;
; 0.038  ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.191     ; 0.766      ;
; 0.045  ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.191     ; 0.759      ;
; 0.060  ; UART_TX:uart|count[1]                  ; UART_TX:uart|count[0]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 0.880      ;
; 0.079  ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.054     ; 0.862      ;
; 0.079  ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.054     ; 0.862      ;
; 0.080  ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.054     ; 0.861      ;
; 0.083  ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.054     ; 0.858      ;
; 0.091  ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.054     ; 0.850      ;
; 0.190  ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.054     ; 0.751      ;
; 0.200  ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.054     ; 0.741      ;
; 0.357  ; UART_TX:uart|count[2]                  ; UART_TX:uart|count[2]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; UART_TX:uart|count[1]                  ; UART_TX:uart|count[1]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; UART_TX:uart|count[3]                  ; UART_TX:uart|count[3]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; UART_TX:uart|count[0]                  ; UART_TX:uart|count[0]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.055     ; 0.583      ;
; 0.379  ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.054     ; 0.562      ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'UART_TX:uart|TX_data_valid'                                                                         ;
+--------+-----------+----------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+----------------------------+----------------------------+--------------+------------+------------+
; -0.158 ; count[0]  ; count[1] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 1.000        ; -0.055     ; 1.098      ;
; -0.038 ; count[1]  ; count[2] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 1.000        ; -0.055     ; 0.978      ;
; -0.037 ; count[1]  ; count[1] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 1.000        ; -0.055     ; 0.977      ;
; 0.152  ; count[0]  ; count[2] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 1.000        ; -0.055     ; 0.788      ;
; 0.357  ; count[0]  ; count[0] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; count[2]  ; count[2] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 1.000        ; -0.055     ; 0.583      ;
+--------+-----------+----------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; 0.278 ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; clock       ; 0.000        ; 1.981      ; 2.613      ;
; 0.312 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 0.000        ; 0.055      ; 0.511      ;
; 0.434 ; UART_TX:uart|TX_data_valid                                   ; UART_TX:uart|TX_data_valid                                   ; UART_TX:uart|TX_data_valid               ; clock       ; 0.000        ; 1.980      ; 2.768      ;
; 0.510 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 0.710      ;
; 0.510 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 0.710      ;
; 0.511 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 0.711      ;
; 0.512 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 0.712      ;
; 0.512 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 0.712      ;
; 0.513 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 0.713      ;
; 0.513 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 0.713      ;
; 0.515 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 0.715      ;
; 0.515 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 0.715      ;
; 0.757 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 0.957      ;
; 0.758 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 0.958      ;
; 0.759 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 0.959      ;
; 0.762 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 0.962      ;
; 0.764 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 0.964      ;
; 0.766 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 0.966      ;
; 0.767 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 0.967      ;
; 0.769 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 0.969      ;
; 0.771 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 0.971      ;
; 0.771 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 0.971      ;
; 0.846 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.046      ;
; 0.854 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.054      ;
; 0.854 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.054      ;
; 0.858 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.058      ;
; 0.860 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.060      ;
; 0.861 ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; clock       ; -0.500       ; 1.981      ; 2.696      ;
; 0.862 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.062      ;
; 0.863 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.063      ;
; 0.867 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.067      ;
; 0.867 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.067      ;
; 0.881 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.081      ;
; 0.887 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.087      ;
; 0.892 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.092      ;
; 0.903 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.103      ;
; 0.915 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.115      ;
; 0.949 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.149      ;
; 0.950 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.150      ;
; 0.950 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.150      ;
; 0.958 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.158      ;
; 0.961 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 0.000        ; 0.055      ; 1.160      ;
; 0.961 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.161      ;
; 0.963 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.163      ;
; 0.963 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.163      ;
; 0.970 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.170      ;
; 0.980 ; UART_TX:uart|TX_data_valid                                   ; UART_TX:uart|TX_data_valid                                   ; UART_TX:uart|TX_data_valid               ; clock       ; -0.500       ; 1.980      ; 2.814      ;
; 0.983 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.183      ;
; 0.988 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.188      ;
; 0.995 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.195      ;
; 0.999 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.199      ;
; 1.011 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.211      ;
; 1.032 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 0.000        ; 0.055      ; 1.231      ;
; 1.039 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.239      ;
; 1.045 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.245      ;
; 1.046 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.246      ;
; 1.047 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.247      ;
; 1.054 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.254      ;
; 1.057 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.257      ;
; 1.059 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.259      ;
; 1.062 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 0.000        ; 0.055      ; 1.261      ;
; 1.063 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 0.000        ; 0.055      ; 1.262      ;
; 1.068 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.268      ;
; 1.079 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; clock                                    ; clock       ; 0.000        ; 0.055      ; 1.278      ;
; 1.079 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.279      ;
; 1.081 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; clock                                    ; clock       ; 0.000        ; 0.055      ; 1.280      ;
; 1.088 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.288      ;
; 1.095 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.295      ;
; 1.098 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 0.000        ; 0.055      ; 1.297      ;
; 1.107 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.307      ;
; 1.134 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.334      ;
; 1.134 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; clock                                    ; clock       ; 0.000        ; 0.055      ; 1.333      ;
; 1.136 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; clock                                    ; clock       ; 0.000        ; 0.055      ; 1.335      ;
; 1.138 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 0.000        ; 0.055      ; 1.337      ;
; 1.140 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 0.000        ; 0.055      ; 1.339      ;
; 1.141 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.341      ;
; 1.142 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.342      ;
; 1.143 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; clock                                    ; clock       ; 0.000        ; 0.055      ; 1.342      ;
; 1.146 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.346      ;
; 1.150 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.350      ;
; 1.153 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.353      ;
; 1.157 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 0.000        ; 0.055      ; 1.356      ;
; 1.165 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; clock                                    ; clock       ; 0.000        ; 0.055      ; 1.364      ;
; 1.175 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.375      ;
; 1.185 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 0.000        ; 0.055      ; 1.384      ;
; 1.191 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.391      ;
; 1.201 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 0.000        ; 0.055      ; 1.400      ;
; 1.203 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.403      ;
; 1.220 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 0.000        ; 0.055      ; 1.419      ;
; 1.222 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; clock                                    ; clock       ; 0.000        ; 0.055      ; 1.421      ;
; 1.224 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; clock                                    ; clock       ; 0.000        ; 0.055      ; 1.423      ;
; 1.227 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; clock                                    ; clock       ; 0.000        ; 0.055      ; 1.426      ;
; 1.235 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 0.000        ; 0.055      ; 1.434      ;
; 1.237 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.437      ;
; 1.238 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.438      ;
; 1.244 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 0.000        ; 0.055      ; 1.443      ;
; 1.246 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.446      ;
; 1.249 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.449      ;
; 1.250 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 0.000        ; 0.056      ; 1.450      ;
; 1.254 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; clock                                    ; clock       ; 0.000        ; 0.055      ; 1.453      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'UART_TX:uart|DIVIDER:data_Tx_freq|subCLK'                                                                                                                                                  ;
+-------+----------------------------------------+----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.312 ; UART_TX:uart|count[3]                  ; UART_TX:uart|count[3]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; UART_TX:uart|count[2]                  ; UART_TX:uart|count[2]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; UART_TX:uart|count[1]                  ; UART_TX:uart|count[1]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; UART_TX:uart|count[0]                  ; UART_TX:uart|count[0]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.055      ; 0.519      ;
; 0.469 ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 0.667      ;
; 0.484 ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 0.682      ;
; 0.497 ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 0.695      ;
; 0.497 ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 0.695      ;
; 0.501 ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 0.699      ;
; 0.526 ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.008      ; 0.698      ;
; 0.535 ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.008      ; 0.707      ;
; 0.543 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.008      ; 0.715      ;
; 0.543 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.008      ; 0.715      ;
; 0.549 ; UART_TX:uart|count[1]                  ; UART_TX:uart|count[3]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.055      ; 0.748      ;
; 0.562 ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.008      ; 0.734      ;
; 0.564 ; UART_TX:uart|count[1]                  ; UART_TX:uart|count[0]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.055      ; 0.763      ;
; 0.566 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.008      ; 0.738      ;
; 0.599 ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 0.797      ;
; 0.602 ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 0.800      ;
; 0.612 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.008      ; 0.784      ;
; 0.622 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.008      ; 0.794      ;
; 0.636 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.008      ; 0.808      ;
; 0.650 ; UART_TX:uart|count[3]                  ; UART_TX:uart|count[0]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.055      ; 0.849      ;
; 0.655 ; UART_TX:uart|count[2]                  ; UART_TX:uart|count[3]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.055      ; 0.854      ;
; 0.671 ; UART_TX:uart|count[2]                  ; UART_TX:uart|count[0]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.055      ; 0.870      ;
; 0.674 ; UART_TX:uart|count[0]                  ; UART_TX:uart|count[3]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.055      ; 0.873      ;
; 0.674 ; UART_TX:uart|count[0]                  ; UART_TX:uart|count[2]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.055      ; 0.873      ;
; 0.674 ; UART_TX:uart|count[0]                  ; UART_TX:uart|count[1]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.055      ; 0.873      ;
; 0.677 ; UART_TX:uart|count[3]                  ; UART_TX:uart|count[1]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.055      ; 0.876      ;
; 0.689 ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.008      ; 0.861      ;
; 0.751 ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.008      ; 0.923      ;
; 0.775 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.008      ; 0.947      ;
; 0.804 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.008      ; 0.976      ;
; 0.837 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.008      ; 1.009      ;
; 0.843 ; UART_TX:uart|count[3]                  ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.055      ; 1.042      ;
; 0.868 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.008      ; 1.040      ;
; 0.886 ; UART_TX:uart|count[3]                  ; UART_TX:uart|count[2]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.055      ; 1.085      ;
; 0.892 ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.008      ; 1.064      ;
; 0.932 ; UART_TX:uart|count[2]                  ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.055      ; 1.131      ;
; 0.943 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 1.141      ;
; 0.943 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 1.141      ;
; 0.945 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 1.143      ;
; 0.957 ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.008      ; 1.129      ;
; 0.966 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.008      ; 1.138      ;
; 0.984 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.008      ; 1.156      ;
; 1.004 ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.055      ; 1.203      ;
; 1.013 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.008      ; 1.185      ;
; 1.022 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 1.220      ;
; 1.032 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 1.230      ;
; 1.032 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 1.230      ;
; 1.034 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 1.232      ;
; 1.049 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.008      ; 1.221      ;
; 1.051 ; UART_TX:uart|count[0]                  ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.055      ; 1.250      ;
; 1.064 ; UART_TX:uart|count[1]                  ; UART_TX:uart|count[2]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.055      ; 1.263      ;
; 1.067 ; UART_TX:uart|count[1]                  ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.055      ; 1.266      ;
; 1.083 ; UART_TX:uart|TX                        ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.055      ; 1.282      ;
; 1.111 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 1.309      ;
; 1.132 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 1.330      ;
; 1.151 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 1.349      ;
; 1.151 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 1.349      ;
; 1.153 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 1.351      ;
; 1.167 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 1.365      ;
; 1.167 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 1.365      ;
; 1.169 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 1.367      ;
; 1.185 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 1.383      ;
; 1.185 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 1.383      ;
; 1.185 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 1.383      ;
; 1.215 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 1.413      ;
; 1.230 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 1.428      ;
; 1.246 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 1.444      ;
; 1.274 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 1.472      ;
; 1.274 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 1.472      ;
; 1.274 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 1.472      ;
; 1.307 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 1.505      ;
; 1.322 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 1.520      ;
; 1.393 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 1.591      ;
; 1.393 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 1.591      ;
; 1.393 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 1.591      ;
; 1.409 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 1.607      ;
; 1.409 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 1.607      ;
; 1.409 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.054      ; 1.607      ;
+-------+----------------------------------------+----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'UART_TX:uart|TX_data_valid'                                                                         ;
+-------+-----------+----------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+----------------------------+----------------------------+--------------+------------+------------+
; 0.312 ; count[2]  ; count[2] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; count[0]  ; count[0] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 0.000        ; 0.055      ; 0.519      ;
; 0.511 ; count[0]  ; count[2] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 0.000        ; 0.055      ; 0.710      ;
; 0.659 ; count[1]  ; count[1] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 0.000        ; 0.055      ; 0.858      ;
; 0.659 ; count[1]  ; count[2] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 0.000        ; 0.055      ; 0.858      ;
; 0.755 ; count[0]  ; count[1] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 0.000        ; 0.055      ; 0.954      ;
+-------+-----------+----------+----------------------------+----------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; clock                                    ; -0.982 ; -4.712        ;
; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; -0.175 ; -1.437        ;
; UART_TX:uart|TX_data_valid               ; 0.274  ; 0.000         ;
+------------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                ;
+------------------------------------------+-------+---------------+
; Clock                                    ; Slack ; End Point TNS ;
+------------------------------------------+-------+---------------+
; clock                                    ; 0.138 ; 0.000         ;
; UART_TX:uart|TX_data_valid               ; 0.186 ; 0.000         ;
; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.187 ; 0.000         ;
+------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                  ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; clock                                    ; -3.000 ; -21.977       ;
; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; -1.000 ; -13.000       ;
; UART_TX:uart|TX_data_valid               ; -1.000 ; -3.000        ;
+------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; -0.982 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.932      ;
; -0.978 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.928      ;
; -0.940 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.036     ; 1.891      ;
; -0.930 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.036     ; 1.881      ;
; -0.928 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.878      ;
; -0.926 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.036     ; 1.877      ;
; -0.924 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.874      ;
; -0.920 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.870      ;
; -0.863 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.036     ; 1.814      ;
; -0.833 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.783      ;
; -0.833 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.783      ;
; -0.816 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.766      ;
; -0.789 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.036     ; 1.740      ;
; -0.785 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.735      ;
; -0.743 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.693      ;
; -0.670 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; clock                                    ; clock       ; 1.000        ; -0.036     ; 1.621      ;
; -0.485 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.435      ;
; -0.470 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.420      ;
; -0.429 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.379      ;
; -0.419 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.036     ; 1.370      ;
; -0.417 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.367      ;
; -0.414 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.364      ;
; -0.405 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.036     ; 1.356      ;
; -0.403 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.353      ;
; -0.379 ; UART_TX:uart|count[0]                                        ; UART_TX:uart|TX_data_valid                                   ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; clock       ; 1.000        ; -0.163     ; 1.193      ;
; -0.366 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.036     ; 1.317      ;
; -0.363 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.036     ; 1.314      ;
; -0.361 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.311      ;
; -0.360 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.310      ;
; -0.349 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.036     ; 1.300      ;
; -0.348 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.298      ;
; -0.347 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.297      ;
; -0.344 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.294      ;
; -0.343 ; UART_TX:uart|count[2]                                        ; UART_TX:uart|TX_data_valid                                   ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; clock       ; 1.000        ; -0.163     ; 1.157      ;
; -0.326 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.276      ;
; -0.322 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.272      ;
; -0.310 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.036     ; 1.261      ;
; -0.306 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.036     ; 1.257      ;
; -0.301 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.251      ;
; -0.296 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.036     ; 1.247      ;
; -0.293 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.243      ;
; -0.292 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.036     ; 1.243      ;
; -0.290 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.240      ;
; -0.290 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.240      ;
; -0.288 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.238      ;
; -0.287 ; UART_TX:uart|count[1]                                        ; UART_TX:uart|TX_data_valid                                   ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; clock       ; 1.000        ; -0.163     ; 1.101      ;
; -0.286 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.236      ;
; -0.284 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.036     ; 1.235      ;
; -0.282 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.232      ;
; -0.279 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.229      ;
; -0.278 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.228      ;
; -0.277 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.227      ;
; -0.276 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.226      ;
; -0.274 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.036     ; 1.225      ;
; -0.271 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.036     ; 1.222      ;
; -0.270 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.036     ; 1.221      ;
; -0.270 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.036     ; 1.221      ;
; -0.269 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.219      ;
; -0.268 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.218      ;
; -0.267 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.217      ;
; -0.267 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.036     ; 1.218      ;
; -0.266 ; UART_TX:uart|count[3]                                        ; UART_TX:uart|TX_data_valid                                   ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; clock       ; 1.000        ; -0.163     ; 1.080      ;
; -0.266 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.036     ; 1.217      ;
; -0.264 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.214      ;
; -0.261 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.211      ;
; -0.260 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.210      ;
; -0.259 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.209      ;
; -0.244 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.194      ;
; -0.242 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.192      ;
; -0.241 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.191      ;
; -0.240 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 1.000        ; -0.036     ; 1.191      ;
; -0.233 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.183      ;
; -0.233 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.183      ;
; -0.233 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.183      ;
; -0.230 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 1.000        ; -0.036     ; 1.181      ;
; -0.229 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.036     ; 1.180      ;
; -0.227 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 1.000        ; -0.036     ; 1.178      ;
; -0.226 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 1.000        ; -0.036     ; 1.177      ;
; -0.225 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.175      ;
; -0.225 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.175      ;
; -0.221 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; clock                                    ; clock       ; 1.000        ; -0.036     ; 1.172      ;
; -0.219 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.169      ;
; -0.214 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.164      ;
; -0.213 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.163      ;
; -0.212 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.036     ; 1.163      ;
; -0.211 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.161      ;
; -0.210 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.160      ;
; -0.209 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.159      ;
; -0.200 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.150      ;
; -0.199 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.149      ;
; -0.184 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.134      ;
; -0.183 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 1.000        ; -0.036     ; 1.134      ;
; -0.182 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.132      ;
; -0.177 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.127      ;
; -0.177 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.127      ;
; -0.176 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.126      ;
; -0.174 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 1.000        ; -0.036     ; 1.125      ;
; -0.173 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.123      ;
; -0.170 ; UART_TX:uart|TX_data_valid                                   ; UART_TX:uart|TX_data_valid                                   ; UART_TX:uart|TX_data_valid               ; clock       ; 0.500        ; 1.189      ; 1.941      ;
; -0.164 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 1.000        ; -0.037     ; 1.114      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'UART_TX:uart|DIVIDER:data_Tx_freq|subCLK'                                                                                                                                                  ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.175 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 1.126      ;
; -0.175 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 1.126      ;
; -0.175 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 1.126      ;
; -0.160 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 1.111      ;
; -0.157 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 1.108      ;
; -0.157 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 1.108      ;
; -0.157 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 1.108      ;
; -0.157 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 1.108      ;
; -0.152 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 1.103      ;
; -0.152 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 1.103      ;
; -0.152 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 1.103      ;
; -0.137 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 1.088      ;
; -0.124 ; UART_TX:uart|count[0]                  ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 1.075      ;
; -0.116 ; UART_TX:uart|count[2]                  ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 1.067      ;
; -0.087 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 1.038      ;
; -0.087 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 1.038      ;
; -0.087 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 1.038      ;
; -0.087 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 1.038      ;
; -0.087 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 1.038      ;
; -0.087 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 1.038      ;
; -0.087 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 1.038      ;
; -0.086 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 1.037      ;
; -0.081 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.133     ; 0.935      ;
; -0.073 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 1.024      ;
; -0.073 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 1.024      ;
; -0.073 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 1.024      ;
; -0.068 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 1.019      ;
; -0.068 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 1.019      ;
; -0.068 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 1.019      ;
; -0.060 ; UART_TX:uart|count[1]                  ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 1.011      ;
; -0.058 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 1.009      ;
; -0.033 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.133     ; 0.887      ;
; -0.011 ; UART_TX:uart|count[3]                  ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 0.962      ;
; -0.007 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 0.958      ;
; -0.001 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.133     ; 0.855      ;
; 0.016  ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 0.935      ;
; 0.023  ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.133     ; 0.831      ;
; 0.024  ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 0.927      ;
; 0.024  ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 0.927      ;
; 0.024  ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 0.927      ;
; 0.030  ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.133     ; 0.824      ;
; 0.041  ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.133     ; 0.813      ;
; 0.058  ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.133     ; 0.796      ;
; 0.090  ; UART_TX:uart|count[1]                  ; UART_TX:uart|count[2]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 0.861      ;
; 0.103  ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.133     ; 0.751      ;
; 0.117  ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.133     ; 0.737      ;
; 0.121  ; UART_TX:uart|TX                        ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 0.830      ;
; 0.125  ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.133     ; 0.729      ;
; 0.133  ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 0.818      ;
; 0.189  ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.133     ; 0.665      ;
; 0.193  ; UART_TX:uart|count[3]                  ; UART_TX:uart|count[2]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 0.758      ;
; 0.199  ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.133     ; 0.655      ;
; 0.202  ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.133     ; 0.652      ;
; 0.234  ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.133     ; 0.620      ;
; 0.277  ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.133     ; 0.577      ;
; 0.277  ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.133     ; 0.577      ;
; 0.278  ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.133     ; 0.576      ;
; 0.304  ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.133     ; 0.550      ;
; 0.307  ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.133     ; 0.547      ;
; 0.318  ; UART_TX:uart|count[3]                  ; UART_TX:uart|count[1]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 0.633      ;
; 0.344  ; UART_TX:uart|count[2]                  ; UART_TX:uart|count[3]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 0.607      ;
; 0.365  ; UART_TX:uart|count[0]                  ; UART_TX:uart|count[3]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 0.586      ;
; 0.366  ; UART_TX:uart|count[0]                  ; UART_TX:uart|count[1]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 0.585      ;
; 0.366  ; UART_TX:uart|count[0]                  ; UART_TX:uart|count[2]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 0.585      ;
; 0.370  ; UART_TX:uart|count[2]                  ; UART_TX:uart|count[0]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 0.581      ;
; 0.381  ; UART_TX:uart|count[1]                  ; UART_TX:uart|count[3]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 0.570      ;
; 0.381  ; UART_TX:uart|count[3]                  ; UART_TX:uart|count[0]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 0.570      ;
; 0.381  ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.133     ; 0.473      ;
; 0.381  ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.133     ; 0.473      ;
; 0.409  ; UART_TX:uart|count[1]                  ; UART_TX:uart|count[0]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 0.542      ;
; 0.421  ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 0.530      ;
; 0.421  ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 0.530      ;
; 0.424  ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 0.527      ;
; 0.434  ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 0.517      ;
; 0.435  ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 0.516      ;
; 0.489  ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 0.462      ;
; 0.509  ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 0.442      ;
; 0.592  ; UART_TX:uart|count[2]                  ; UART_TX:uart|count[2]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 0.359      ;
; 0.592  ; UART_TX:uart|count[3]                  ; UART_TX:uart|count[3]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 0.359      ;
; 0.592  ; UART_TX:uart|count[1]                  ; UART_TX:uart|count[1]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 0.359      ;
; 0.592  ; UART_TX:uart|count[0]                  ; UART_TX:uart|count[0]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 0.359      ;
; 0.601  ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 1.000        ; -0.036     ; 0.350      ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'UART_TX:uart|TX_data_valid'                                                                        ;
+-------+-----------+----------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+----------------------------+----------------------------+--------------+------------+------------+
; 0.274 ; count[0]  ; count[1] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 1.000        ; -0.037     ; 0.676      ;
; 0.339 ; count[1]  ; count[2] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 1.000        ; -0.037     ; 0.611      ;
; 0.354 ; count[1]  ; count[1] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 1.000        ; -0.037     ; 0.596      ;
; 0.465 ; count[0]  ; count[2] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 1.000        ; -0.037     ; 0.485      ;
; 0.591 ; count[0]  ; count[0] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 1.000        ; -0.037     ; 0.359      ;
; 0.591 ; count[2]  ; count[2] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 1.000        ; -0.037     ; 0.359      ;
+-------+-----------+----------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; 0.138 ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; clock       ; 0.000        ; 1.239      ; 1.596      ;
; 0.187 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.257 ; UART_TX:uart|TX_data_valid                                   ; UART_TX:uart|TX_data_valid                                   ; UART_TX:uart|TX_data_valid               ; clock       ; 0.000        ; 1.240      ; 1.716      ;
; 0.304 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.427      ;
; 0.453 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.575      ;
; 0.462 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.585      ;
; 0.466 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.588      ;
; 0.516 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.637      ;
; 0.520 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.641      ;
; 0.522 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.643      ;
; 0.529 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.652      ;
; 0.532 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.654      ;
; 0.533 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.654      ;
; 0.534 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.655      ;
; 0.535 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.656      ;
; 0.572 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 0.000        ; 0.036      ; 0.692      ;
; 0.578 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.699      ;
; 0.585 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.706      ;
; 0.586 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.707      ;
; 0.586 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.707      ;
; 0.586 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.707      ;
; 0.588 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.709      ;
; 0.595 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 0.000        ; 0.036      ; 0.715      ;
; 0.597 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.718      ;
; 0.598 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.719      ;
; 0.598 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.719      ;
; 0.599 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.720      ;
; 0.599 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.720      ;
; 0.600 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.721      ;
; 0.601 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.722      ;
; 0.605 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 0.000        ; 0.036      ; 0.725      ;
; 0.607 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 0.000        ; 0.036      ; 0.727      ;
; 0.642 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 0.000        ; 0.036      ; 0.762      ;
; 0.649 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.770      ;
; 0.649 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.770      ;
; 0.651 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.772      ;
; 0.652 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.773      ;
; 0.652 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.773      ;
; 0.655 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; clock                                    ; clock       ; 0.000        ; 0.036      ; 0.775      ;
; 0.655 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; clock                                    ; clock       ; 0.000        ; 0.036      ; 0.775      ;
; 0.656 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; clock                                    ; clock       ; 0.000        ; 0.036      ; 0.776      ;
; 0.660 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.781      ;
; 0.663 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.784      ;
; 0.663 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.784      ;
; 0.664 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.785      ;
; 0.665 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; clock                                    ; clock       ; 0.000        ; 0.036      ; 0.785      ;
; 0.665 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.786      ;
; 0.666 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.787      ;
; 0.667 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.788      ;
; 0.673 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 0.000        ; 0.036      ; 0.793      ;
; 0.683 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; clock                                    ; clock       ; 0.000        ; 0.036      ; 0.803      ;
; 0.684 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; clock                                    ; clock       ; 0.000        ; 0.036      ; 0.804      ;
; 0.685 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; clock                                    ; clock       ; 0.000        ; 0.036      ; 0.805      ;
; 0.687 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 0.000        ; 0.036      ; 0.807      ;
; 0.690 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 0.000        ; 0.036      ; 0.810      ;
; 0.695 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 0.000        ; 0.036      ; 0.815      ;
; 0.699 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 0.000        ; 0.036      ; 0.819      ;
; 0.714 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.835      ;
; 0.717 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[1]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.838      ;
; 0.718 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.839      ;
; 0.718 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.839      ;
; 0.727 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.848      ;
; 0.729 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.850      ;
; 0.730 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.851      ;
; 0.732 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 0.000        ; 0.036      ; 0.852      ;
; 0.732 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[12] ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.853      ;
; 0.733 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[7]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[14] ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.854      ;
; 0.736 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[3]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; clock                                    ; clock       ; 0.000        ; 0.036      ; 0.856      ;
; 0.738 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; clock                                    ; clock       ; 0.000        ; 0.036      ; 0.858      ;
; 0.739 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[6]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; clock                                    ; clock       ; 0.000        ; 0.036      ; 0.859      ;
; 0.743 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[5]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; clock                                    ; clock       ; 0.000        ; 0.036      ; 0.863      ;
; 0.746 ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK                     ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; clock       ; -0.500       ; 1.239      ; 1.704      ;
; 0.747 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[2]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[4]  ; clock                                    ; clock       ; 0.000        ; 0.036      ; 0.867      ;
; 0.749 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 0.000        ; 0.036      ; 0.869      ;
; 0.749 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[9]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; clock                                    ; clock       ; 0.000        ; 0.036      ; 0.869      ;
; 0.753 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[10] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[13] ; clock                                    ; clock       ; 0.000        ; 0.036      ; 0.873      ;
; 0.757 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[0]  ; clock                                    ; clock       ; 0.000        ; 0.037      ; 0.878      ;
; 0.762 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[15] ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 0.000        ; 0.036      ; 0.882      ;
; 0.762 ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[8]  ; UART_TX:uart|DIVIDER:data_Tx_freq|COUNTER:counter1|count[11] ; clock                                    ; clock       ; 0.000        ; 0.036      ; 0.882      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'UART_TX:uart|TX_data_valid'                                                                         ;
+-------+-----------+----------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+----------------------------+----------------------------+--------------+------------+------------+
; 0.186 ; count[2]  ; count[2] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; count[0]  ; count[0] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 0.000        ; 0.037      ; 0.314      ;
; 0.289 ; count[0]  ; count[2] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 0.000        ; 0.037      ; 0.410      ;
; 0.382 ; count[1]  ; count[2] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 0.000        ; 0.037      ; 0.503      ;
; 0.389 ; count[1]  ; count[1] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 0.000        ; 0.037      ; 0.510      ;
; 0.452 ; count[0]  ; count[1] ; UART_TX:uart|TX_data_valid ; UART_TX:uart|TX_data_valid ; 0.000        ; 0.037      ; 0.573      ;
+-------+-----------+----------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'UART_TX:uart|DIVIDER:data_Tx_freq|subCLK'                                                                                                                                                  ;
+-------+----------------------------------------+----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.187 ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:uart|count[3]                  ; UART_TX:uart|count[3]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:uart|count[2]                  ; UART_TX:uart|count[2]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:uart|count[1]                  ; UART_TX:uart|count[1]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; UART_TX:uart|count[0]                  ; UART_TX:uart|count[0]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.314      ;
; 0.269 ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.390      ;
; 0.295 ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.415      ;
; 0.297 ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.417      ;
; 0.300 ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; -0.001     ; 0.403      ;
; 0.300 ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; -0.001     ; 0.403      ;
; 0.313 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; -0.001     ; 0.416      ;
; 0.314 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; -0.001     ; 0.417      ;
; 0.334 ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.454      ;
; 0.335 ; UART_TX:uart|count[1]                  ; UART_TX:uart|count[3]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.455      ;
; 0.336 ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.456      ;
; 0.338 ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; -0.001     ; 0.441      ;
; 0.341 ; UART_TX:uart|count[1]                  ; UART_TX:uart|count[0]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.461      ;
; 0.342 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; -0.001     ; 0.445      ;
; 0.359 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; -0.001     ; 0.462      ;
; 0.369 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; -0.001     ; 0.472      ;
; 0.375 ; UART_TX:uart|count[3]                  ; UART_TX:uart|count[0]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.495      ;
; 0.378 ; UART_TX:uart|count[2]                  ; UART_TX:uart|count[3]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.498      ;
; 0.379 ; UART_TX:uart|count[0]                  ; UART_TX:uart|count[2]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.499      ;
; 0.379 ; UART_TX:uart|count[0]                  ; UART_TX:uart|count[1]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.499      ;
; 0.381 ; UART_TX:uart|count[0]                  ; UART_TX:uart|count[3]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.501      ;
; 0.383 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; -0.001     ; 0.486      ;
; 0.387 ; UART_TX:uart|count[2]                  ; UART_TX:uart|count[0]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.507      ;
; 0.394 ; UART_TX:uart|count[3]                  ; UART_TX:uart|count[1]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.514      ;
; 0.399 ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; -0.001     ; 0.502      ;
; 0.448 ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; -0.001     ; 0.551      ;
; 0.457 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; -0.001     ; 0.560      ;
; 0.461 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; -0.001     ; 0.564      ;
; 0.496 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; -0.001     ; 0.599      ;
; 0.499 ; UART_TX:uart|count[3]                  ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.619      ;
; 0.507 ; UART_TX:uart|count[3]                  ; UART_TX:uart|count[2]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.627      ;
; 0.513 ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; -0.001     ; 0.616      ;
; 0.520 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; -0.001     ; 0.623      ;
; 0.550 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.670      ;
; 0.552 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.672      ;
; 0.553 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.673      ;
; 0.558 ; UART_TX:uart|count[2]                  ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.678      ;
; 0.561 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; -0.001     ; 0.664      ;
; 0.573 ; count[0]                               ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; -0.001     ; 0.676      ;
; 0.585 ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.705      ;
; 0.590 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; -0.001     ; 0.693      ;
; 0.596 ; count[2]                               ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; -0.001     ; 0.699      ;
; 0.598 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.718      ;
; 0.609 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.729      ;
; 0.611 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.731      ;
; 0.612 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.732      ;
; 0.614 ; count[1]                               ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; -0.001     ; 0.717      ;
; 0.620 ; UART_TX:uart|count[1]                  ; UART_TX:uart|count[2]                  ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.740      ;
; 0.625 ; UART_TX:uart|TX                        ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.745      ;
; 0.636 ; UART_TX:uart|count[0]                  ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.756      ;
; 0.649 ; UART_TX:uart|count[1]                  ; UART_TX:uart|TX                        ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.769      ;
; 0.657 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.777      ;
; 0.677 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.797      ;
; 0.687 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.807      ;
; 0.689 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.809      ;
; 0.690 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.810      ;
; 0.698 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.818      ;
; 0.698 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.818      ;
; 0.698 ; UART_TX:uart|count[3]                  ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.818      ;
; 0.700 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[4] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.820      ;
; 0.702 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[2] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.822      ;
; 0.703 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[1] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.823      ;
; 0.735 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.855      ;
; 0.736 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.856      ;
; 0.748 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[6] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.868      ;
; 0.757 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.877      ;
; 0.757 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.877      ;
; 0.757 ; UART_TX:uart|count[2]                  ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.877      ;
; 0.814 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.934      ;
; 0.827 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[7] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.947      ;
; 0.835 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.955      ;
; 0.835 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.955      ;
; 0.835 ; UART_TX:uart|count[0]                  ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.955      ;
; 0.848 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[0] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.968      ;
; 0.848 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[3] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.968      ;
; 0.848 ; UART_TX:uart|count[1]                  ; UART_TX:uart|\transmit:TX_data_temp[5] ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 0.000        ; 0.036      ; 0.968      ;
+-------+----------------------------------------+----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                    ;
+-------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                     ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                          ; -2.531  ; 0.138 ; N/A      ; N/A     ; -3.000              ;
;  UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; -1.119  ; 0.187 ; N/A      ; N/A     ; -1.000              ;
;  UART_TX:uart|TX_data_valid               ; -0.295  ; 0.186 ; N/A      ; N/A     ; -1.000              ;
;  clock                                    ; -2.531  ; 0.138 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                           ; -32.985 ; 0.0   ; 0.0      ; 0.0     ; -37.977             ;
;  UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; -10.939 ; 0.000 ; N/A      ; N/A     ; -13.000             ;
;  UART_TX:uart|TX_data_valid               ; -0.466  ; 0.000 ; N/A      ; N/A     ; -3.000              ;
;  clock                                    ; -21.580 ; 0.000 ; N/A      ; N/A     ; -21.977             ;
+-------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; freq_out[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; freq_out[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; freq_out[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; freq_out[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; freq_out[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; freq_out[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; freq_out[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; freq_out[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TX            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; tb_reset_n              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; freq_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; freq_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; freq_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; freq_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; freq_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; freq_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; TX            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; freq_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; freq_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; freq_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; TX            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; freq_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; freq_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; freq_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; freq_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; TX            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                 ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; clock                                    ; clock                                    ; 280      ; 0        ; 0        ; 0        ;
; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; clock                                    ; 5        ; 1        ; 0        ; 0        ;
; UART_TX:uart|TX_data_valid               ; clock                                    ; 1        ; 1        ; 0        ; 0        ;
; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 108      ; 0        ; 0        ; 0        ;
; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 23       ; 0        ; 0        ; 0        ;
; UART_TX:uart|TX_data_valid               ; UART_TX:uart|TX_data_valid               ; 6        ; 0        ; 0        ; 0        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                  ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; clock                                    ; clock                                    ; 280      ; 0        ; 0        ; 0        ;
; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; clock                                    ; 5        ; 1        ; 0        ; 0        ;
; UART_TX:uart|TX_data_valid               ; clock                                    ; 1        ; 1        ; 0        ; 0        ;
; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 108      ; 0        ; 0        ; 0        ;
; UART_TX:uart|TX_data_valid               ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; 23       ; 0        ; 0        ; 0        ;
; UART_TX:uart|TX_data_valid               ; UART_TX:uart|TX_data_valid               ; 6        ; 0        ; 0        ; 0        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 34    ; 34   ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                     ;
+------------------------------------------+------------------------------------------+------+-------------+
; Target                                   ; Clock                                    ; Type ; Status      ;
+------------------------------------------+------------------------------------------+------+-------------+
; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; UART_TX:uart|DIVIDER:data_Tx_freq|subCLK ; Base ; Constrained ;
; UART_TX:uart|TX_data_valid               ; UART_TX:uart|TX_data_valid               ; Base ; Constrained ;
; clock                                    ; clock                                    ; Base ; Constrained ;
+------------------------------------------+------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; tb_reset_n ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; TX          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; tb_reset_n ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; TX          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Dec 14 20:42:38 2020
Info: Command: quartus_sta dev_fonctions_barreFranche -c DFBF
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DFBF.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name UART_TX:uart|DIVIDER:data_Tx_freq|subCLK UART_TX:uart|DIVIDER:data_Tx_freq|subCLK
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name UART_TX:uart|TX_data_valid UART_TX:uart|TX_data_valid
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.531
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.531             -21.580 clock 
    Info (332119):    -1.119             -10.939 UART_TX:uart|DIVIDER:data_Tx_freq|subCLK 
    Info (332119):    -0.295              -0.466 UART_TX:uart|TX_data_valid 
Info (332146): Worst-case hold slack is 0.323
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.323               0.000 clock 
    Info (332119):     0.357               0.000 UART_TX:uart|TX_data_valid 
    Info (332119):     0.358               0.000 UART_TX:uart|DIVIDER:data_Tx_freq|subCLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -21.000 clock 
    Info (332119):    -1.000             -13.000 UART_TX:uart|DIVIDER:data_Tx_freq|subCLK 
    Info (332119):    -1.000              -3.000 UART_TX:uart|TX_data_valid 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.172
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.172             -17.252 clock 
    Info (332119):    -0.931              -8.660 UART_TX:uart|DIVIDER:data_Tx_freq|subCLK 
    Info (332119):    -0.158              -0.196 UART_TX:uart|TX_data_valid 
Info (332146): Worst-case hold slack is 0.278
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.278               0.000 clock 
    Info (332119):     0.312               0.000 UART_TX:uart|DIVIDER:data_Tx_freq|subCLK 
    Info (332119):     0.312               0.000 UART_TX:uart|TX_data_valid 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -21.000 clock 
    Info (332119):    -1.000             -13.000 UART_TX:uart|DIVIDER:data_Tx_freq|subCLK 
    Info (332119):    -1.000              -3.000 UART_TX:uart|TX_data_valid 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.982
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.982              -4.712 clock 
    Info (332119):    -0.175              -1.437 UART_TX:uart|DIVIDER:data_Tx_freq|subCLK 
    Info (332119):     0.274               0.000 UART_TX:uart|TX_data_valid 
Info (332146): Worst-case hold slack is 0.138
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.138               0.000 clock 
    Info (332119):     0.186               0.000 UART_TX:uart|TX_data_valid 
    Info (332119):     0.187               0.000 UART_TX:uart|DIVIDER:data_Tx_freq|subCLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -21.977 clock 
    Info (332119):    -1.000             -13.000 UART_TX:uart|DIVIDER:data_Tx_freq|subCLK 
    Info (332119):    -1.000              -3.000 UART_TX:uart|TX_data_valid 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4751 megabytes
    Info: Processing ended: Mon Dec 14 20:42:42 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


