# ğŸ”„ SPI Master Core in Verilog



## ğŸ“Œ Overview

This project implements a fully functional **Serial Peripheral Interface (SPI) Master Core** using Verilog HDL. It simulates and verifies SPI communication between master and slave modules, including clock generation, shift registers, and Wishbone protocol support.

---

## ğŸ”§ Features

- Full-duplex synchronous data transfer
- Supports variable-length word transfer (up to 128 bits)
- MSB/LSB-first transmission modes
- Rx/Tx on rising or falling edges of SCLK
- Wishbone-compliant interface
- Up to 8 slave select lines
- Fully synthesizable Verilog HDL
- Simulated using ModelSim; synthesis-ready for Quartus

---

## ğŸ“ Folder Structure
spi-verilog-master-core/
-â”œâ”€â”€ src/ # Verilog HDL modules
-â”‚ â”œâ”€â”€ spi_clockgen.v
â”‚ â”œâ”€â”€ spi_shift_register.v
â”‚ â”œâ”€â”€ spi_slave.v
â”‚ â”œâ”€â”€ wishbone_master.v
â”‚ â”œâ”€â”€ spi_topmodule.v
â”‚ â””â”€â”€ spi_define.v
â”‚
â”œâ”€â”€ testbench/ # Testbenches for simulation
â”‚ â”œâ”€â”€ spi_clockgen_tb.v
â”‚ â”œâ”€â”€ spi_shift_register_tb.v
â”‚ â””â”€â”€ spi_slave_tb.v
â”‚
â”œâ”€â”€ docs/ # Diagrams, waveforms, project report
â”‚ â”œâ”€â”€ architecture_diagram.png
â”‚ â”œâ”€â”€ waveform_results.png
â”‚ â””â”€â”€ SPI_Project_Report.pdf



---

## ğŸ“¦ Key Modules

| File                     | Description                                |
|--------------------------|--------------------------------------------|
| `spi_clockgen.v`         | Generates SPI serial clock and CPOL flags  |
| `spi_shift_register.v`   | Handles serial-to-parallel & parallel-to-serial conversion |
| `spi_slave.v`            | Responds to SPI master as per protocol     |
| `wishbone_master.v`      | Integrates Wishbone bus for communication  |
| `spi_topmodule.v`        | Combines all modules into one core         |
| `spi_define.v`           | Global parameter definitions               |

---

## ğŸ§ª Testbenches

- `spi_clockgen_tb.v`
- `spi_shift_register_tb.v`
- `spi_slave_tb.v`

Simulated using ModelSim with clock waveforms, edge-triggered transmission, and valid SPI transfers.

---

## ğŸ› ï¸ Tools Used

- **Verilog HDL**
- **ModelSim** â€“ Functional simulation and debugging
- **Intel Quartus Prime** â€“ Synthesis and resource analysis

---

## ğŸ“Š Documentation

- ğŸ“„ `SPI_Project_Report.pdf` in `docs/`
- ğŸ“¸ Diagrams and simulation results in `docs/`
