INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/workspace/project_3_C_U19EC027/project_3_C_U19EC027.sim/sim_1/synth/timing/xsim/MUX_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module glbl
