ARM GAS  /tmp/ccf5BN3v.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1	@ Tag_ABI_FP_denormal
   5              		.eabi_attribute 21, 1	@ Tag_ABI_FP_exceptions
   6              		.eabi_attribute 23, 3	@ Tag_ABI_FP_number_model
   7              		.eabi_attribute 24, 1	@ Tag_ABI_align8_needed
   8              		.eabi_attribute 25, 1	@ Tag_ABI_align8_preserved
   9              		.eabi_attribute 26, 1	@ Tag_ABI_enum_size
  10              		.eabi_attribute 30, 4	@ Tag_ABI_optimization_goals
  11              		.eabi_attribute 34, 1	@ Tag_CPU_unaligned_access
  12              		.eabi_attribute 18, 4	@ Tag_ABI_PCS_wchar_t
  13              		.file	"system_stm32f10x.c"
  14              	@ GNU C17 (Arch Repository) version 13.2.0 (arm-none-eabi)
  15              	@	compiled by GNU C version 13.2.1 20230730, GMP version 6.2.1, MPFR version 4.2.0-p12, MPC version
  16              	
  17              	@ warning: GMP header version 6.2.1 differs from library version 6.3.0.
  18              	@ GGC heuristics: --param ggc-min-expand=100 --param ggc-min-heapsize=131072
  19              	@ options passed: -mcpu=cortex-m3 -mthumb -mfloat-abi=soft -march=armv7-m -g -gdwarf-2 -Os -fomit-f
  20              		.text
  21              	.Ltext0:
  22              		.cfi_sections	.debug_frame
  23              		.file 1 "../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c"
  24              		.align	1
  25              		.global	SystemInit
  26              		.syntax unified
  27              		.thumb
  28              		.thumb_func
  29              		.type	SystemInit, %function
  30              	SystemInit:
  31              	.LFB29:
   1:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
   2:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   ******************************************************************************
   3:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @file    system_stm32f10x.c
   4:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @author  MCD Application Team
   5:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @version V3.5.0
   6:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @date    11-March-2011
   7:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief   CMSIS Cortex-M3 Device Peripheral Access Layer System Source File.
   8:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 
   9:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 1.  This file provides two functions and one global variable to be called from 
  10:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *     user application:
  11:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
  12:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                      factors, AHB/APBx prescalers and Flash settings). 
  13:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                      This function is called at startup just after reset and 
  14:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                      before branch to main program. This call is made inside
  15:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                      the "startup_stm32f10x_xx.s" file.
  16:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  17:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  18:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                  by the user application to setup the SysTick 
  19:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                  timer or configure other parameters.
  20:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                     
  21:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  22:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                 be called whenever the core clock is changed
  23:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                 during program execution.
  24:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  25:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 2. After each device reset the HSI (8 MHz) is used as system clock source.
  26:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    Then SystemInit() function is called, in "startup_stm32f10x_xx.s" file, to
ARM GAS  /tmp/ccf5BN3v.s 			page 2


  27:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    configure the system clock before to branch to main program.
  28:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  29:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 3. If the system clock source selected by user fails to startup, the SystemInit()
  30:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    function will do nothing and HSI still used as system clock source. User can 
  31:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    add some code to deal with this issue inside the SetSysClock() function.
  32:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  33:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 4. The default value of HSE crystal is set to 8 MHz (or 25 MHz, depedning on
  34:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    the product used), refer to "HSE_VALUE" define in "stm32f10x.h" file. 
  35:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    When HSE is used as system clock source, directly or through PLL, and you
  36:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    are using different crystal you have to adapt the HSE value to your own
  37:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    configuration.
  38:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *        
  39:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   ******************************************************************************
  40:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @attention
  41:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  42:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  43:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  44:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  45:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  46:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  47:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  48:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  49:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  50:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   ******************************************************************************
  51:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  52:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  53:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup CMSIS
  54:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  55:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  56:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  57:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup stm32f10x_system
  58:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  59:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */  
  60:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
  61:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Includes
  62:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  63:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  64:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  65:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #include "stm32f10x.h"
  66:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  67:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
  68:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
  69:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  70:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  71:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_TypesDefinitions
  72:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  73:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  74:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  75:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
  76:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
  77:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  78:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  79:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Defines
  80:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  81:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  82:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  83:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*!< Uncomment the line corresponding to the desired System clock (SYSCLK)
ARM GAS  /tmp/ccf5BN3v.s 			page 3


  84:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    frequency (after reset the HSI is used as SYSCLK source)
  85:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    
  86:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    IMPORTANT NOTE:
  87:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    ============== 
  88:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    1. After each device reset the HSI is used as System clock source.
  89:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  90:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    2. Please make sure that the selected System clock doesn't exceed your device's
  91:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       maximum frequency.
  92:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
  93:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    3. If none of the define below is enabled, the HSI is used as System clock
  94:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     source.
  95:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  96:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    4. The System clock configuration functions provided within this file assume that:
  97:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         - For Low, Medium and High density Value line devices an external 8MHz 
  98:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           crystal is used to drive the System clock.
  99:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         - For Low, Medium and High density devices an external 8MHz crystal is
 100:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           used to drive the System clock.
 101:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         - For Connectivity line devices an external 25MHz crystal is used to drive
 102:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           the System clock.
 103:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****      If you are using different crystal you have to adapt those functions accordingly.
 104:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     */
 105:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 106:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_LD_VL) || (defined STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 107:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_HSE    HSE_VALUE */
 108:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #define SYSCLK_FREQ_24MHz  24000000
 109:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 110:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_HSE    HSE_VALUE */
 111:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_24MHz  24000000 */ 
 112:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_36MHz  36000000 */
 113:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_48MHz  48000000 */
 114:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_56MHz  56000000 */
 115:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #define SYSCLK_FREQ_72MHz  72000000
 116:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 117:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 118:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*!< Uncomment the following line if you need to use external SRAM mounted
 119:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****      on STM3210E-EVAL board (STM32 High density and XL-density devices) or on 
 120:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****      STM32100E-EVAL board (STM32 High-density value line devices) as data memory */ 
 121:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_HD) || (defined STM32F10X_XL) || (defined STM32F10X_HD_VL)
 122:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define DATA_IN_ExtSRAM */
 123:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 124:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 125:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 126:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****      Internal SRAM. */ 
 127:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define VECT_TAB_SRAM */
 128:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #define VECT_TAB_OFFSET  0x0 /*!< Vector Table base offset field. 
 129:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                                   This value must be a multiple of 0x200. */
 130:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 131:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 132:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 133:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
 134:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 135:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 136:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Macros
 137:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
 138:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 139:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 140:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
ARM GAS  /tmp/ccf5BN3v.s 			page 4


 141:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
 142:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 143:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 144:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Variables
 145:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
 146:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 147:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 148:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*******************************************************************************
 149:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** *  Clock Definitions
 150:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** *******************************************************************************/
 151:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 152:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_HSE;        /*!< System Clock Frequency (Core Cloc
 153:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 154:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_24MHz;        /*!< System Clock Frequency (Core Cl
 155:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 156:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_36MHz;        /*!< System Clock Frequency (Core Cl
 157:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 158:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_48MHz;        /*!< System Clock Frequency (Core Cl
 159:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 160:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_56MHz;        /*!< System Clock Frequency (Core Cl
 161:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 162:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_72MHz;        /*!< System Clock Frequency (Core Cl
 163:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else /*!< HSI Selected as System Clock source */
 164:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = HSI_VALUE;        /*!< System Clock Frequency (Core Clock) */
 165:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 166:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 167:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 168:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 169:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
 170:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 171:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 172:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_FunctionPrototypes
 173:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
 174:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 175:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 176:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClock(void);
 177:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 178:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 179:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockToHSE(void);
 180:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 181:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo24(void);
 182:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 183:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo36(void);
 184:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 185:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo48(void);
 186:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 187:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo56(void);  
 188:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 189:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo72(void);
 190:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 191:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 192:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef DATA_IN_ExtSRAM
 193:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SystemInit_ExtMemCtl(void); 
 194:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* DATA_IN_ExtSRAM */
 195:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 196:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 197:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
ARM GAS  /tmp/ccf5BN3v.s 			page 5


 198:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 199:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 200:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Functions
 201:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
 202:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 203:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 204:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 205:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Setup the microcontroller system
 206:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 207:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         SystemCoreClock variable.
 208:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 209:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 210:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 211:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 212:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** void SystemInit (void)
 213:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
  32              		.loc 1 213 1 view -0
  33              		.cfi_startproc
  34              		@ args = 0, pretend = 0, frame = 8
  35              		@ frame_needed = 0, uses_anonymous_args = 0
  36              		@ link register save eliminated.
 214:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
 215:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Set HSION bit */
 216:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= (uint32_t)0x00000001;
  37              		.loc 1 216 3 view .LVU1
  38              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:216:   RCC->CR |= (uint3
  39              		.loc 1 216 6 is_stmt 0 view .LVU2
  40 0000 374B     		ldr	r3, .L13	@ tmp159,
  41              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:213: {
 213:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  42              		.loc 1 213 1 view .LVU3
  43 0002 82B0     		sub	sp, sp, #8	@,,
  44              	.LCFI0:
  45              		.cfi_def_cfa_offset 8
  46              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:216:   RCC->CR |= (uint3
  47              		.loc 1 216 6 view .LVU4
  48 0004 1A68     		ldr	r2, [r3]	@ _1, MEM[(struct RCC_TypeDef *)1073876992B].CR
  49              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:216:   RCC->CR |= (uint3
  50              		.loc 1 216 11 view .LVU5
  51 0006 42F00102 		orr	r2, r2, #1	@ _2, _1,
  52 000a 1A60     		str	r2, [r3]	@ _2, MEM[(struct RCC_TypeDef *)1073876992B].CR
 217:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 218:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
 219:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifndef STM32F10X_CL
 220:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xF8FF0000;
  53              		.loc 1 220 3 is_stmt 1 view .LVU6
  54              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:220:   RCC->CFGR &= (uin
  55              		.loc 1 220 6 is_stmt 0 view .LVU7
  56 000c 5968     		ldr	r1, [r3, #4]	@ _3, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
  57              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:220:   RCC->CFGR &= (uin
  58              		.loc 1 220 13 view .LVU8
  59 000e 354A     		ldr	r2, .L13+4	@ _4,
  60 0010 0A40     		ands	r2, r2, r1	@, _4, _4, _3
  61 0012 5A60     		str	r2, [r3, #4]	@ _4, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 221:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 222:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xF0FF0000;
 223:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */   
ARM GAS  /tmp/ccf5BN3v.s 			page 6


 224:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 225:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset HSEON, CSSON and PLLON bits */
 226:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  62              		.loc 1 226 3 is_stmt 1 view .LVU9
  63              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:226:   RCC->CR &= (uint3
  64              		.loc 1 226 6 is_stmt 0 view .LVU10
  65 0014 1A68     		ldr	r2, [r3]	@ _5, MEM[(struct RCC_TypeDef *)1073876992B].CR
  66              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:226:   RCC->CR &= (uint3
  67              		.loc 1 226 11 view .LVU11
  68 0016 22F08472 		bic	r2, r2, #17301504	@ _6, _5,
  69 001a 22F48032 		bic	r2, r2, #65536	@ _6, _6,
  70 001e 1A60     		str	r2, [r3]	@ _6, MEM[(struct RCC_TypeDef *)1073876992B].CR
 227:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 228:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset HSEBYP bit */
 229:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  71              		.loc 1 229 3 is_stmt 1 view .LVU12
  72              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:229:   RCC->CR &= (uint3
  73              		.loc 1 229 6 is_stmt 0 view .LVU13
  74 0020 1A68     		ldr	r2, [r3]	@ _7, MEM[(struct RCC_TypeDef *)1073876992B].CR
  75              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:229:   RCC->CR &= (uint3
  76              		.loc 1 229 11 view .LVU14
  77 0022 22F48022 		bic	r2, r2, #262144	@ _8, _7,
  78 0026 1A60     		str	r2, [r3]	@ _8, MEM[(struct RCC_TypeDef *)1073876992B].CR
 230:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 231:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
 232:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xFF80FFFF;
  79              		.loc 1 232 3 is_stmt 1 view .LVU15
  80              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:232:   RCC->CFGR &= (uin
  81              		.loc 1 232 6 is_stmt 0 view .LVU16
  82 0028 5A68     		ldr	r2, [r3, #4]	@ _9, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
  83              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:232:   RCC->CFGR &= (uin
  84              		.loc 1 232 13 view .LVU17
  85 002a 22F4FE02 		bic	r2, r2, #8323072	@ _10, _9,
  86 002e 5A60     		str	r2, [r3, #4]	@ _10, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 233:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 234:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
 235:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset PLL2ON and PLL3ON bits */
 236:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xEBFFFFFF;
 237:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 238:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 239:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CIR = 0x00FF0000;
 240:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 241:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset CFGR2 register */
 242:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR2 = 0x00000000;
 243:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 244:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 245:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CIR = 0x009F0000;
 246:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 247:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset CFGR2 register */
 248:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR2 = 0x00000000;      
 249:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 250:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 251:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CIR = 0x009F0000;
  87              		.loc 1 251 3 is_stmt 1 view .LVU18
  88              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:251:   RCC->CIR = 0x009F
  89              		.loc 1 251 12 is_stmt 0 view .LVU19
  90 0030 4FF41F02 		mov	r2, #10420224	@ tmp172,
ARM GAS  /tmp/ccf5BN3v.s 			page 7


  91 0034 9A60     		str	r2, [r3, #8]	@ tmp172, MEM[(struct RCC_TypeDef *)1073876992B].CIR
 252:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 253:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 254:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_HD) || (defined STM32F10X_XL) || (defined STM32F10X_HD_VL)
 255:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   #ifdef DATA_IN_ExtSRAM
 256:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     SystemInit_ExtMemCtl(); 
 257:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   #endif /* DATA_IN_ExtSRAM */
 258:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif 
 259:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 260:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
 261:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Configure the Flash Latency cycles and enable prefetch buffer */
 262:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClock();
  92              		.loc 1 262 3 is_stmt 1 view .LVU20
  93              	.LBB8:
  94              	.LBI8:
 263:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 264:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef VECT_TAB_SRAM
 265:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
 266:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 267:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 268:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif 
 269:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 270:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 271:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 272:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 273:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 274:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         be used by the user application to setup the SysTick timer or configure
 275:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         other parameters.
 276:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           
 277:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 278:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 279:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         based on this variable will be incorrect.         
 280:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *     
 281:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   - The system frequency computed by this function is not the real 
 282:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           frequency in the chip. It is calculated based on the predefined 
 283:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           constant and the selected clock source:
 284:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *             
 285:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 286:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                              
 287:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 288:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                          
 289:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 290:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *             or HSI_VALUE(*) multiplied by the PLL factors.
 291:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         
 292:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         (*) HSI_VALUE is a constant defined in stm32f1xx.h file (default value
 293:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *             8 MHz) but the real value may vary depending on the variations
 294:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *             in voltage and temperature.   
 295:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    
 296:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         (**) HSE_VALUE is a constant defined in stm32f1xx.h file (default value
 297:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *              8 MHz or 25 MHz, depedning on the product used), user has to ensure
 298:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *              that HSE_VALUE is same as the real frequency of the crystal used.
 299:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *              Otherwise, this function may have wrong result.
 300:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                
 301:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         - The result of this function could be not correct when using fractional
 302:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           value for HSE crystal.
 303:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 304:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
ARM GAS  /tmp/ccf5BN3v.s 			page 8


 305:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 306:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** void SystemCoreClockUpdate (void)
 307:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 308:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 309:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 310:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef  STM32F10X_CL
 311:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
 312:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 313:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 314:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 315:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t prediv1factor = 0;
 316:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
 317:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 318:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 319:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 320:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 321:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   switch (tmp)
 322:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 323:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     case 0x00:  /* HSI used as system clock */
 324:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       SystemCoreClock = HSI_VALUE;
 325:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 326:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     case 0x04:  /* HSE used as system clock */
 327:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       SystemCoreClock = HSE_VALUE;
 328:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 329:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     case 0x08:  /* PLL used as system clock */
 330:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 331:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 332:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 333:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 334:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 335:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifndef STM32F10X_CL      
 336:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllmull = ( pllmull >> 18) + 2;
 337:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 338:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       if (pllsource == 0x00)
 339:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 340:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 341:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 342:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 343:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       else
 344:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 345:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 346:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 347:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 348:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****        SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 349:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #else
 350:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         /* HSE selected as PLL clock entry */
 351:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 352:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 353:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 354:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 355:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         else
 356:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {
 357:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = HSE_VALUE * pllmull;
 358:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 359:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #endif
 360:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 361:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
ARM GAS  /tmp/ccf5BN3v.s 			page 9


 362:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllmull = pllmull >> 18;
 363:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 364:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       if (pllmull != 0x0D)
 365:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 366:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          pllmull += 2;
 367:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 368:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       else
 369:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       { /* PLL multiplication factor = PLL input clock * 6.5 */
 370:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         pllmull = 13 / 2; 
 371:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 372:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****             
 373:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       if (pllsource == 0x00)
 374:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 375:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 376:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 377:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 378:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       else
 379:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {/* PREDIV1 selected as PLL clock entry */
 380:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         
 381:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         /* Get PREDIV1 clock source and division factor */
 382:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         prediv1source = RCC->CFGR2 & RCC_CFGR2_PREDIV1SRC;
 383:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 384:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         
 385:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         if (prediv1source == 0)
 386:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         { 
 387:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           /* HSE oscillator clock selected as PREDIV1 clock entry */
 388:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull;          
 389:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 390:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         else
 391:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {/* PLL2 clock selected as PREDIV1 clock entry */
 392:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           
 393:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           /* Get PREDIV2 division factor and PLL2 multiplication factor */
 394:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           prediv2factor = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> 4) + 1;
 395:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
 396:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;  
 397:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 398:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 399:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */ 
 400:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 401:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 402:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     default:
 403:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       SystemCoreClock = HSI_VALUE;
 404:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 405:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 406:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 407:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Compute HCLK clock frequency ----------------*/
 408:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Get HCLK prescaler */
 409:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 410:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* HCLK clock frequency */
 411:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SystemCoreClock >>= tmp;  
 412:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 413:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 414:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 415:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
 416:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 417:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 418:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
ARM GAS  /tmp/ccf5BN3v.s 			page 10


 419:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClock(void)
  95              		.loc 1 419 13 view .LVU21
 420:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 421:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 422:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockToHSE();
 423:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 424:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo24();
 425:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 426:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo36();
 427:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 428:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo48();
 429:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 430:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo56();  
 431:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 432:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo72();
  96              		.loc 1 432 3 view .LVU22
  97              	.LBB9:
  98              	.LBI9:
 433:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 434:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 435:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  /* If none of the define above is enabled, the HSI is used as System clock
 436:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     source (default after reset) */ 
 437:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 438:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 439:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 440:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Setup the external memory controller. Called in startup_stm32f10x.s 
 441:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *          before jump to __main
 442:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 443:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 444:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */ 
 445:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef DATA_IN_ExtSRAM
 446:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 447:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Setup the external memory controller. 
 448:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         Called in startup_stm32f10x_xx.s/.c before jump to main.
 449:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 	      This function configures the external SRAM mounted on STM3210E-EVAL
 450:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         board (STM32 High density devices). This SRAM will be used as program
 451:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         data memory (including heap and stack).
 452:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 453:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 454:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */ 
 455:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** void SystemInit_ExtMemCtl(void) 
 456:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 457:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*!< FSMC Bank1 NOR/SRAM3 is used for the STM3210E-EVAL, if another Bank is 
 458:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   required, then adjust the Register Addresses */
 459:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 460:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable FSMC clock */
 461:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->AHBENR = 0x00000114;
 462:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 463:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable GPIOD, GPIOE, GPIOF and GPIOG clocks */  
 464:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->APB2ENR = 0x000001E0;
 465:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 466:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* ---------------  SRAM Data lines, NOE and NWE configuration ---------------*/
 467:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  SRAM Address lines configuration -------------------------*/
 468:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  NOE and NWE configuration --------------------------------*/  
 469:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  NE3 configuration ----------------------------------------*/
 470:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  NBL0, NBL1 configuration ---------------------------------*/
 471:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
ARM GAS  /tmp/ccf5BN3v.s 			page 11


 472:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOD->CRL = 0x44BB44BB;  
 473:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOD->CRH = 0xBBBBBBBB;
 474:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 475:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOE->CRL = 0xB44444BB;  
 476:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOE->CRH = 0xBBBBBBBB;
 477:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 478:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOF->CRL = 0x44BBBBBB;  
 479:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOF->CRH = 0xBBBB4444;
 480:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 481:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOG->CRL = 0x44BBBBBB;  
 482:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOG->CRH = 0x44444B44;
 483:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    
 484:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  FSMC Configuration ---------------------------------------*/  
 485:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  Enable FSMC Bank1_SRAM Bank ------------------------------*/
 486:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 487:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   FSMC_Bank1->BTCR[4] = 0x00001011;
 488:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   FSMC_Bank1->BTCR[5] = 0x00000200;
 489:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 490:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* DATA_IN_ExtSRAM */
 491:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 492:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 493:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 494:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Selects HSE as System clock source and configure HCLK, PCLK2
 495:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers.
 496:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 497:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 498:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 499:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 500:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClockToHSE(void)
 501:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 502:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 503:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 504:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 505:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 506:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 507:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 508:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 509:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   do
 510:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 511:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 512:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 513:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 514:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 515:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 516:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 517:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 518:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 519:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 520:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 521:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 522:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 523:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 524:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 525:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 526:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 527:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL
 528:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
ARM GAS  /tmp/ccf5BN3v.s 			page 12


 529:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 530:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 531:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Flash 0 wait state */
 532:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 533:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 534:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifndef STM32F10X_CL
 535:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
 536:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 537:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     if (HSE_VALUE <= 24000000)
 538:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	{
 539:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
 540:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	}
 541:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	else
 542:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	{
 543:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;
 544:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	}
 545:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 546:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 547:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 548:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 549:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 550:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 551:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 552:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 553:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 554:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 555:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 556:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 557:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Select HSE as system clock source */
 558:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 559:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_HSE;    
 560:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 561:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till HSE is used as system clock source */
 562:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x04)
 563:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 564:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 565:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 566:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 567:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 568:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 569:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 570:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 571:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 572:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 573:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 24MHz and configure HCLK, PCLK2 
 574:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers.
 575:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 576:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 577:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 578:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 579:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClockTo24(void)
 580:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 581:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 582:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 583:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 584:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 585:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
ARM GAS  /tmp/ccf5BN3v.s 			page 13


 586:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 587:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 588:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   do
 589:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 590:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 591:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 592:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 593:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 594:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 595:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 596:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 597:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 598:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 599:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 600:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 601:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 602:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 603:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 604:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 605:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL 
 606:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 607:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 608:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 609:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Flash 0 wait state */
 610:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 611:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;    
 612:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 613:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 614:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 615:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 616:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 617:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 618:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 619:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 620:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 621:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 622:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 623:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
 624:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 625:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 6 = 24 MHz */ 
 626:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 627:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 628:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL6); 
 629:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 630:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 631:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 10 = 4 MHz */       
 632:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 633:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 634:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 635:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10);
 636:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 637:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL2 */
 638:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 639:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 640:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 641:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 642:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }   
ARM GAS  /tmp/ccf5BN3v.s 			page 14


 643:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 644:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
 645:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 646:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1_Div2 | RCC_CFGR_PLL
 647:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else    
 648:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
 649:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 650:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL6);
 651:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 652:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 653:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL */
 654:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 655:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 656:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is ready */
 657:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 658:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 659:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 660:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 661:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Select PLL as system clock source */
 662:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 663:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 664:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 665:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 666:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 667:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 668:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 669:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 670:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 671:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 672:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 673:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } 
 674:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 675:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 676:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 677:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 36MHz and configure HCLK, PCLK2 
 678:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers. 
 679:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 680:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 681:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 682:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 683:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClockTo36(void)
 684:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 685:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 686:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 687:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 688:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 689:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 690:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 691:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 692:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   do
 693:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 694:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 695:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 696:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 697:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 698:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 699:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
ARM GAS  /tmp/ccf5BN3v.s 			page 15


 700:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 701:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 702:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 703:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 704:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 705:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 706:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 707:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 708:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 709:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 710:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 711:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 712:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Flash 1 wait state */
 713:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 714:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;    
 715:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 716:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 717:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 718:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 719:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 720:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 721:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 722:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 723:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 724:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 725:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
 726:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 727:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 728:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 9 = 36 MHz */ 
 729:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 730:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 731:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL9); 
 732:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 733:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	/*!< PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 734:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 10 = 4 MHz */
 735:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         
 736:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 737:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 738:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 739:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10);
 740:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 741:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL2 */
 742:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 743:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 744:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 745:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 746:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 747:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 748:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else    
 749:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /*  PLL configuration: PLLCLK = (HSE / 2) * 9 = 36 MHz */
 750:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 751:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL9);
 752:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 753:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 754:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL */
 755:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 756:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
ARM GAS  /tmp/ccf5BN3v.s 			page 16


 757:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is ready */
 758:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 759:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 760:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 761:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 762:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Select PLL as system clock source */
 763:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 764:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 765:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 766:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 767:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 768:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 769:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 770:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 771:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 772:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 773:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 774:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } 
 775:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 776:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 777:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 778:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 48MHz and configure HCLK, PCLK2 
 779:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers. 
 780:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 781:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 782:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 783:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 784:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClockTo48(void)
 785:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 786:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 787:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 788:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 789:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 790:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 791:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 792:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 793:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   do
 794:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 795:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 796:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 797:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 798:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 799:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 801:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 802:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 803:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 804:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 805:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 806:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 807:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 808:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 809:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 810:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 811:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 812:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 813:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Flash 1 wait state */
ARM GAS  /tmp/ccf5BN3v.s 			page 17


 814:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 815:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;    
 816:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 817:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 818:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 819:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 820:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 821:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 822:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 823:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 824:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 825:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 826:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
 827:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 828:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 829:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */
 830:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         
 831:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 832:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 833:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 834:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);
 835:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 836:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL2 */
 837:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 838:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 839:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 840:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 841:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 842:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 843:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    
 844:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 6 = 48 MHz */ 
 845:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 846:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 847:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL6); 
 848:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else    
 849:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /*  PLL configuration: PLLCLK = HSE * 6 = 48 MHz */
 850:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 851:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL6);
 852:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 853:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 854:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL */
 855:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 856:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 857:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is ready */
 858:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 859:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 860:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 861:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 862:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Select PLL as system clock source */
 863:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 864:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 865:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 866:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 867:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 868:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 869:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 870:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
ARM GAS  /tmp/ccf5BN3v.s 			page 18


 871:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 872:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 873:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 874:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } 
 875:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 876:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 877:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 878:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 879:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 56MHz and configure HCLK, PCLK2 
 880:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers. 
 881:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 882:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 883:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 884:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 885:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClockTo56(void)
 886:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 887:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 888:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 889:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/   
 890:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 891:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 892:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 893:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 894:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   do
 895:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 896:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 897:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 898:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 899:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 900:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 901:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 902:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 903:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 904:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 905:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 906:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 907:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 908:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 909:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 910:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 911:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 912:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 913:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 914:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Flash 2 wait state */
 915:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 916:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 917:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 918:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 919:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 920:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 921:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 922:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 923:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 924:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 925:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 926:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 927:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
ARM GAS  /tmp/ccf5BN3v.s 			page 19


 928:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 929:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 930:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */
 931:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         
 932:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 933:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 934:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 935:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);
 936:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 937:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL2 */
 938:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 939:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 940:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 941:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 942:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 943:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 944:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    
 945:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 7 = 56 MHz */ 
 946:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 947:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 948:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL7); 
 949:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else     
 950:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = HSE * 7 = 56 MHz */
 951:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 952:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL7);
 953:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 954:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 955:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 956:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL */
 957:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 958:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 959:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is ready */
 960:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 961:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 962:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 963:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 964:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Select PLL as system clock source */
 965:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 966:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 967:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 968:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 969:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 970:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 971:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 972:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 973:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 974:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 975:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 976:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } 
 977:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 978:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 979:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 980:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 981:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 72MHz and configure HCLK, PCLK2 
 982:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers. 
 983:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 984:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
ARM GAS  /tmp/ccf5BN3v.s 			page 20


 985:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 986:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 987:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClockTo72(void)
  99              		.loc 1 987 13 view .LVU23
 100              	.LBB10:
 988:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 989:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 101              		.loc 1 989 3 view .LVU24
 102              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:989:   __IO uint32_t Sta
 103              		.loc 1 989 17 is_stmt 0 view .LVU25
 104 0036 0022     		movs	r2, #0	@ tmp173,
 105 0038 0092     		str	r2, [sp]	@ tmp173, StartUpCounter
 106              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:989:   __IO uint32_t Sta
 107              		.loc 1 989 37 view .LVU26
 108 003a 0192     		str	r2, [sp, #4]	@ tmp173, HSEStatus
 990:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 991:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 992:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 993:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 109              		.loc 1 993 3 is_stmt 1 view .LVU27
 110              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:993:   RCC->CR |= ((uint
 111              		.loc 1 993 6 is_stmt 0 view .LVU28
 112 003c 1A68     		ldr	r2, [r3]	@ _20, MEM[(struct RCC_TypeDef *)1073876992B].CR
 113              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:993:   RCC->CR |= ((uint
 114              		.loc 1 993 11 view .LVU29
 115 003e 42F48032 		orr	r2, r2, #65536	@ _21, _20,
 116 0042 1A60     		str	r2, [r3]	@ _21, MEM[(struct RCC_TypeDef *)1073876992B].CR
 117              	.L3:
 994:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 995:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 996:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   do
 118              		.loc 1 996 3 is_stmt 1 view .LVU30
 997:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 998:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 119              		.loc 1 998 5 view .LVU31
 120              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:998:     HSEStatus = RCC
 121              		.loc 1 998 20 is_stmt 0 view .LVU32
 122 0044 1A68     		ldr	r2, [r3]	@ _22, MEM[(struct RCC_TypeDef *)1073876992B].CR
 123              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:998:     HSEStatus = RCC
 124              		.loc 1 998 25 view .LVU33
 125 0046 02F40032 		and	r2, r2, #131072	@ _23, _22,
 126              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:998:     HSEStatus = RCC
 127              		.loc 1 998 15 view .LVU34
 128 004a 0192     		str	r2, [sp, #4]	@ _23, HSEStatus
 999:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 129              		.loc 1 999 5 is_stmt 1 view .LVU35
 130              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:999:     StartUpCounter+
 131              		.loc 1 999 19 is_stmt 0 view .LVU36
 132 004c 009A     		ldr	r2, [sp]	@ StartUpCounter.0_24, StartUpCounter
 133 004e 0132     		adds	r2, r2, #1	@ _25, StartUpCounter.0_24,
 134 0050 0092     		str	r2, [sp]	@ _25, StartUpCounter
1000:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 135              		.loc 1 1000 28 is_stmt 1 discriminator 2 view .LVU37
 136              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1000:   } while((HSEStat
 137              		.loc 1 1000 22 is_stmt 0 discriminator 2 view .LVU38
 138 0052 019A     		ldr	r2, [sp, #4]	@ HSEStatus.1_26, HSEStatus
 139              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1000:   } while((HSEStat
ARM GAS  /tmp/ccf5BN3v.s 			page 21


 140              		.loc 1 1000 28 discriminator 2 view .LVU39
 141 0054 1AB9     		cbnz	r2, .L2	@ HSEStatus.1_26,
 142              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1000:   } while((HSEStat
 143              		.loc 1 1000 47 discriminator 1 view .LVU40
 144 0056 009A     		ldr	r2, [sp]	@ StartUpCounter.2_27, StartUpCounter
 145              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1000:   } while((HSEStat
 146              		.loc 1 1000 28 discriminator 1 view .LVU41
 147 0058 B2F5A06F 		cmp	r2, #1280	@ StartUpCounter.2_27,
 148 005c F2D1     		bne	.L3		@,
 149              	.L2:
1001:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
1002:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 150              		.loc 1 1002 3 is_stmt 1 view .LVU42
 151              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1002:   if ((RCC->CR & R
 152              		.loc 1 1002 11 is_stmt 0 view .LVU43
 153 005e 1A68     		ldr	r2, [r3]	@ _28, MEM[(struct RCC_TypeDef *)1073876992B].CR
 154              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1002:   if ((RCC->CR & R
 155              		.loc 1 1002 6 view .LVU44
 156 0060 12F40032 		ands	r2, r2, #131072	@ tmp179, _28,
1003:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
1004:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 157              		.loc 1 1004 5 is_stmt 1 view .LVU45
 158              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1004:     HSEStatus = (u
 159              		.loc 1 1004 15 is_stmt 0 view .LVU46
 160 0064 18BF     		it	ne
 161 0066 0122     		movne	r2, #1	@ tmp180,
1005:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
1006:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
1007:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
1008:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 162              		.loc 1 1008 5 is_stmt 1 view .LVU47
 163              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1008:     HSEStatus = (u
 164              		.loc 1 1008 15 is_stmt 0 view .LVU48
 165 0068 0192     		str	r2, [sp, #4]	@ tmp179, HSEStatus
1009:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
1010:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
1011:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 166              		.loc 1 1011 3 is_stmt 1 view .LVU49
 167              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1011:   if (HSEStatus ==
 168              		.loc 1 1011 17 is_stmt 0 view .LVU50
 169 006a 019A     		ldr	r2, [sp, #4]	@ HSEStatus.3_30, HSEStatus
 170              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1011:   if (HSEStatus ==
 171              		.loc 1 1011 6 view .LVU51
 172 006c 012A     		cmp	r2, #1	@ HSEStatus.3_30,
 173 006e 30D1     		bne	.L6		@,
1012:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
1013:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
1014:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 174              		.loc 1 1014 5 is_stmt 1 view .LVU52
 175              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1014:     FLASH->ACR |= 
 176              		.loc 1 1014 10 is_stmt 0 view .LVU53
 177 0070 1D4A     		ldr	r2, .L13+8	@ tmp182,
 178 0072 1168     		ldr	r1, [r2]	@ _31, MEM[(struct FLASH_TypeDef *)1073881088B].ACR
 179              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1014:     FLASH->ACR |= 
 180              		.loc 1 1014 16 view .LVU54
 181 0074 41F01001 		orr	r1, r1, #16	@ _32, _31,
 182 0078 1160     		str	r1, [r2]	@ _32, MEM[(struct FLASH_TypeDef *)1073881088B].ACR
ARM GAS  /tmp/ccf5BN3v.s 			page 22


1015:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
1016:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Flash 2 wait state */
1017:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 183              		.loc 1 1017 5 is_stmt 1 view .LVU55
 184              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1017:     FLASH->ACR &= 
 185              		.loc 1 1017 10 is_stmt 0 view .LVU56
 186 007a 1168     		ldr	r1, [r2]	@ _33, MEM[(struct FLASH_TypeDef *)1073881088B].ACR
 187              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1017:     FLASH->ACR &= 
 188              		.loc 1 1017 16 view .LVU57
 189 007c 21F00301 		bic	r1, r1, #3	@ _34, _33,
 190 0080 1160     		str	r1, [r2]	@ _34, MEM[(struct FLASH_TypeDef *)1073881088B].ACR
1018:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 191              		.loc 1 1018 5 is_stmt 1 view .LVU58
 192              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1018:     FLASH->ACR |= 
 193              		.loc 1 1018 10 is_stmt 0 view .LVU59
 194 0082 1168     		ldr	r1, [r2]	@ _35, MEM[(struct FLASH_TypeDef *)1073881088B].ACR
 195              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1018:     FLASH->ACR |= 
 196              		.loc 1 1018 16 view .LVU60
 197 0084 41F00201 		orr	r1, r1, #2	@ _36, _35,
 198 0088 1160     		str	r1, [r2]	@ _36, MEM[(struct FLASH_TypeDef *)1073881088B].ACR
1019:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
1020:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
1021:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
1022:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 199              		.loc 1 1022 5 is_stmt 1 view .LVU61
 200              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1022:     RCC->CFGR |= (
 201              		.loc 1 1022 8 is_stmt 0 view .LVU62
 202 008a 5A68     		ldr	r2, [r3, #4]	@ _37, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 203              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1022:     RCC->CFGR |= (
 204              		.loc 1 1022 15 view .LVU63
 205 008c 5A60     		str	r2, [r3, #4]	@ _37, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
1023:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
1024:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
1025:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 206              		.loc 1 1025 5 is_stmt 1 view .LVU64
 207              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1025:     RCC->CFGR |= (
 208              		.loc 1 1025 8 is_stmt 0 view .LVU65
 209 008e 5A68     		ldr	r2, [r3, #4]	@ _38, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 210              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1025:     RCC->CFGR |= (
 211              		.loc 1 1025 15 view .LVU66
 212 0090 5A60     		str	r2, [r3, #4]	@ _38, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
1026:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
1027:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
1028:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 213              		.loc 1 1028 5 is_stmt 1 view .LVU67
 214              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1028:     RCC->CFGR |= (
 215              		.loc 1 1028 8 is_stmt 0 view .LVU68
 216 0092 5A68     		ldr	r2, [r3, #4]	@ _39, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 217              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1028:     RCC->CFGR |= (
 218              		.loc 1 1028 15 view .LVU69
 219 0094 42F48062 		orr	r2, r2, #1024	@ _40, _39,
 220 0098 5A60     		str	r2, [r3, #4]	@ _40, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
1029:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
1030:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
1031:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
1032:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
1033:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */
ARM GAS  /tmp/ccf5BN3v.s 			page 23


1034:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         
1035:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
1036:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
1037:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
1038:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);
1039:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
1040:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL2 */
1041:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
1042:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
1043:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
1044:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
1045:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
1046:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
1047:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    
1048:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 9 = 72 MHz */ 
1049:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
1050:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
1051:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL9); 
1052:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else    
1053:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
1054:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 221              		.loc 1 1054 5 is_stmt 1 view .LVU70
 222              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1054:     RCC->CFGR &= (
 223              		.loc 1 1054 8 is_stmt 0 view .LVU71
 224 009a 5A68     		ldr	r2, [r3, #4]	@ _41, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 225              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1054:     RCC->CFGR &= (
 226              		.loc 1 1054 15 view .LVU72
 227 009c 22F47C12 		bic	r2, r2, #4128768	@ _42, _41,
 228 00a0 5A60     		str	r2, [r3, #4]	@ _42, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
1055:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                                         RCC_CFGR_PLLMULL));
1056:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 229              		.loc 1 1056 5 is_stmt 1 view .LVU73
 230              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1056:     RCC->CFGR |= (
 231              		.loc 1 1056 8 is_stmt 0 view .LVU74
 232 00a2 5A68     		ldr	r2, [r3, #4]	@ _43, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 233              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1056:     RCC->CFGR |= (
 234              		.loc 1 1056 15 view .LVU75
 235 00a4 42F4E812 		orr	r2, r2, #1900544	@ _44, _43,
 236 00a8 5A60     		str	r2, [r3, #4]	@ _44, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
1057:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
1058:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
1059:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL */
1060:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 237              		.loc 1 1060 5 is_stmt 1 view .LVU76
 238              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1060:     RCC->CR |= RCC
 239              		.loc 1 1060 8 is_stmt 0 view .LVU77
 240 00aa 1A68     		ldr	r2, [r3]	@ _45, MEM[(struct RCC_TypeDef *)1073876992B].CR
 241              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1060:     RCC->CR |= RCC
 242              		.loc 1 1060 13 view .LVU78
 243 00ac 42F08072 		orr	r2, r2, #16777216	@ _46, _45,
 244 00b0 1A60     		str	r2, [r3]	@ _46, MEM[(struct RCC_TypeDef *)1073876992B].CR
1061:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
1062:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is ready */
1063:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 245              		.loc 1 1063 5 is_stmt 1 view .LVU79
 246              	.L7:
1064:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
ARM GAS  /tmp/ccf5BN3v.s 			page 24


1065:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 247              		.loc 1 1065 5 view .LVU80
1063:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 248              		.loc 1 1063 37 discriminator 1 view .LVU81
 249              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1063:     while((RCC->CR
1063:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 250              		.loc 1 1063 15 is_stmt 0 discriminator 1 view .LVU82
 251 00b2 1A68     		ldr	r2, [r3]	@ _47, MEM[(struct RCC_TypeDef *)1073876992B].CR
 252              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1063:     while((RCC->CR
1063:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 253              		.loc 1 1063 37 discriminator 1 view .LVU83
 254 00b4 9201     		lsls	r2, r2, #6	@, _47,
 255 00b6 FCD5     		bpl	.L7		@,
1066:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
1067:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Select PLL as system clock source */
1068:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 256              		.loc 1 1068 5 is_stmt 1 view .LVU84
 257              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1068:     RCC->CFGR &= (
 258              		.loc 1 1068 8 is_stmt 0 view .LVU85
 259 00b8 5A68     		ldr	r2, [r3, #4]	@ _49, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 260              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1068:     RCC->CFGR &= (
 261              		.loc 1 1068 15 view .LVU86
 262 00ba 22F00302 		bic	r2, r2, #3	@ _50, _49,
 263 00be 5A60     		str	r2, [r3, #4]	@ _50, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
1069:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 264              		.loc 1 1069 5 is_stmt 1 view .LVU87
 265              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1069:     RCC->CFGR |= (
 266              		.loc 1 1069 8 is_stmt 0 view .LVU88
 267 00c0 5A68     		ldr	r2, [r3, #4]	@ _51, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 268              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1069:     RCC->CFGR |= (
 269              		.loc 1 1069 15 view .LVU89
 270 00c2 42F00202 		orr	r2, r2, #2	@ _52, _51,
 271 00c6 5A60     		str	r2, [r3, #4]	@ _52, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
1070:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
1071:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
1072:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 272              		.loc 1 1072 5 is_stmt 1 view .LVU90
 273              	.L8:
1073:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
1074:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 274              		.loc 1 1074 5 view .LVU91
1072:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 275              		.loc 1 1072 49 discriminator 1 view .LVU92
 276              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1072:     while ((RCC->C
1072:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 277              		.loc 1 1072 16 is_stmt 0 discriminator 1 view .LVU93
 278 00c8 5A68     		ldr	r2, [r3, #4]	@ _53, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 279              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1072:     while ((RCC->C
1072:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 280              		.loc 1 1072 23 discriminator 1 view .LVU94
 281 00ca 02F00C02 		and	r2, r2, #12	@ tmp207, _53,
 282              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:1072:     while ((RCC->C
1072:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 283              		.loc 1 1072 49 discriminator 1 view .LVU95
 284 00ce 082A     		cmp	r2, #8	@ tmp207,
 285 00d0 FAD1     		bne	.L8		@,
 286              	.L6:
ARM GAS  /tmp/ccf5BN3v.s 			page 25


1075:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
1076:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
1077:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
1078:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
1079:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 287              		.loc 1 1079 3 is_stmt 1 view .LVU96
 288              	.LBE10:
 289              	.LBE9:
 290              	.LBE8:
 267:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif 
 291              		.loc 1 267 3 view .LVU97
 292              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:267:   SCB->VTOR = FLASH
 267:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif 
 293              		.loc 1 267 13 is_stmt 0 view .LVU98
 294 00d2 4FF00062 		mov	r2, #134217728	@ tmp209,
 295 00d6 054B     		ldr	r3, .L13+12	@ tmp208,
 296 00d8 9A60     		str	r2, [r3, #8]	@ tmp209, MEM[(struct SCB_Type *)3758157056B].VTOR
 297              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:269: }
 269:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 298              		.loc 1 269 1 view .LVU99
 299 00da 02B0     		add	sp, sp, #8	@,,
 300              	.LCFI1:
 301              		.cfi_def_cfa_offset 0
 302              		@ sp needed	@
 303 00dc 7047     		bx	lr	@
 304              	.L14:
 305 00de 00BF     		.align	2
 306              	.L13:
 307 00e0 00100240 		.word	1073876992
 308 00e4 0000FFF8 		.word	-117506048
 309 00e8 00200240 		.word	1073881088
 310 00ec 00ED00E0 		.word	-536810240
 311              		.cfi_endproc
 312              	.LFE29:
 313              		.size	SystemInit, .-SystemInit
 314              		.align	1
 315              		.global	SystemCoreClockUpdate
 316              		.syntax unified
 317              		.thumb
 318              		.thumb_func
 319              		.type	SystemCoreClockUpdate, %function
 320              	SystemCoreClockUpdate:
 321              	.LFB30:
 307:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 322              		.loc 1 307 1 is_stmt 1 view -0
 323              		.cfi_startproc
 324              		@ args = 0, pretend = 0, frame = 0
 325              		@ frame_needed = 0, uses_anonymous_args = 0
 326              		@ link register save eliminated.
 308:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 327              		.loc 1 308 3 view .LVU101
 328              	.LVL0:
 319:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 329              		.loc 1 319 3 view .LVU102
 330              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:319:   tmp = RCC->CFGR &
 319:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 331              		.loc 1 319 12 is_stmt 0 view .LVU103
ARM GAS  /tmp/ccf5BN3v.s 			page 26


 332 00f0 0F4A     		ldr	r2, .L22	@ tmp131,
 333 00f2 5368     		ldr	r3, [r2, #4]	@ _1, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 334              	.LVL1:
 321:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 335              		.loc 1 321 3 is_stmt 1 view .LVU104
 336              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:319:   tmp = RCC->CFGR &
 319:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 337              		.loc 1 319 7 is_stmt 0 view .LVU105
 338 00f4 03F00C03 		and	r3, r3, #12	@ tmp, _1,
 339              	.LVL2:
 340              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:321:   switch (tmp)
 321:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 341              		.loc 1 321 3 view .LVU106
 342 00f8 082B     		cmp	r3, #8	@ tmp,
 343 00fa 17D1     		bne	.L19		@,
 332:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 344              		.loc 1 332 7 is_stmt 1 view .LVU107
 345              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:332:       pllmull = RCC
 332:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 346              		.loc 1 332 20 is_stmt 0 view .LVU108
 347 00fc 5368     		ldr	r3, [r2, #4]	@ _2, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 348              	.LVL3:
 333:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 349              		.loc 1 333 7 is_stmt 1 view .LVU109
 350              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:333:       pllsource = R
 333:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 351              		.loc 1 333 22 is_stmt 0 view .LVU110
 352 00fe 5168     		ldr	r1, [r2, #4]	@ _3, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 353              	.LVL4:
 336:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 354              		.loc 1 336 7 is_stmt 1 view .LVU111
 355              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:336:       pllmull = ( p
 336:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 356              		.loc 1 336 27 is_stmt 0 view .LVU112
 357 0100 C3F38343 		ubfx	r3, r3, #18, #4	@ tmp136, _2,,
 358              	.LVL5:
 359              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:338:       if (pllsource
 338:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 360              		.loc 1 338 10 view .LVU113
 361 0104 C803     		lsls	r0, r1, #15	@, _3,
 362              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:336:       pllmull = ( p
 336:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 363              		.loc 1 336 15 view .LVU114
 364 0106 03F10203 		add	r3, r3, #2	@ pllmull, tmp136,
 365              	.LVL6:
 338:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 366              		.loc 1 338 7 is_stmt 1 view .LVU115
 367              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:338:       if (pllsource
 338:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 368              		.loc 1 338 10 is_stmt 0 view .LVU116
 369 010a 0AD4     		bmi	.L17		@,
 370              	.LVL7:
 371              	.L21:
 353:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 372              		.loc 1 353 11 is_stmt 1 view .LVU117
 373              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:353:           SystemCor
 353:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
ARM GAS  /tmp/ccf5BN3v.s 			page 27


 374              		.loc 1 353 46 is_stmt 0 view .LVU118
 375 010c 0949     		ldr	r1, .L22+4	@ tmp141,
 376              	.L20:
 377              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:357:           SystemCor
 357:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 378              		.loc 1 357 39 view .LVU119
 379 010e 4B43     		muls	r3, r1, r3	@ _27, tmp142
 380              	.LVL8:
 381              	.L16:
 409:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* HCLK clock frequency */
 382              		.loc 1 409 3 is_stmt 1 view .LVU120
 383              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:409:   tmp = AHBPrescTab
 409:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* HCLK clock frequency */
 384              		.loc 1 409 28 is_stmt 0 view .LVU121
 385 0110 5268     		ldr	r2, [r2, #4]	@ _10, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 386              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:409:   tmp = AHBPrescTab
 409:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* HCLK clock frequency */
 387              		.loc 1 409 22 view .LVU122
 388 0112 0949     		ldr	r1, .L22+8	@ tmp145,
 389              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:409:   tmp = AHBPrescTab
 409:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* HCLK clock frequency */
 390              		.loc 1 409 52 view .LVU123
 391 0114 C2F30312 		ubfx	r2, r2, #4, #4	@ _12, _10,,
 392              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:409:   tmp = AHBPrescTab
 409:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* HCLK clock frequency */
 393              		.loc 1 409 22 view .LVU124
 394 0118 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2	@ AHBPrescTable[_12], AHBPrescTable[_12]
 395              	.LVL9:
 411:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 396              		.loc 1 411 3 is_stmt 1 view .LVU125
 397              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:411:   SystemCoreClock >
 411:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 398              		.loc 1 411 19 is_stmt 0 view .LVU126
 399 011a D340     		lsrs	r3, r3, r2	@ tmp150, _27, AHBPrescTable[_12]
 400 011c 074A     		ldr	r2, .L22+12	@ tmp149,
 401              	.LVL10:
 411:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 402              		.loc 1 411 19 view .LVU127
 403 011e 1360     		str	r3, [r2]	@ tmp150, SystemCoreClock
 404              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:412: }
 412:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 405              		.loc 1 412 1 view .LVU128
 406 0120 7047     		bx	lr	@
 407              	.LVL11:
 408              	.L17:
 351:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 409              		.loc 1 351 9 is_stmt 1 view .LVU129
 410              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:351:         if ((RCC->C
 351:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 411              		.loc 1 351 17 is_stmt 0 view .LVU130
 412 0122 5168     		ldr	r1, [r2, #4]	@ _6, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 413              	.LVL12:
 414              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:351:         if ((RCC->C
 351:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 415              		.loc 1 351 12 view .LVU131
 416 0124 8903     		lsls	r1, r1, #14	@, _6,
 417 0126 F1D4     		bmi	.L21		@,
ARM GAS  /tmp/ccf5BN3v.s 			page 28


 357:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 418              		.loc 1 357 11 is_stmt 1 view .LVU132
 419              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:357:           SystemCor
 357:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 420              		.loc 1 357 39 is_stmt 0 view .LVU133
 421 0128 0549     		ldr	r1, .L22+16	@ tmp142,
 422 012a F0E7     		b	.L20		@
 423              	.LVL13:
 424              	.L19:
 425              	@ ../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:321:   switch (tmp)
 321:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 426              		.loc 1 321 3 view .LVU134
 427 012c 044B     		ldr	r3, .L22+16	@ _27,
 428              	.LVL14:
 321:../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 429              		.loc 1 321 3 view .LVU135
 430 012e EFE7     		b	.L16		@
 431              	.L23:
 432              		.align	2
 433              	.L22:
 434 0130 00100240 		.word	1073876992
 435 0134 00093D00 		.word	4000000
 436 0138 00000000 		.word	.LANCHOR0
 437 013c 00000000 		.word	.LANCHOR1
 438 0140 00127A00 		.word	8000000
 439              		.cfi_endproc
 440              	.LFE30:
 441              		.size	SystemCoreClockUpdate, .-SystemCoreClockUpdate
 442              		.global	AHBPrescTable
 443              		.global	SystemCoreClock
 444              		.section	.rodata
 445              		.set	.LANCHOR0,. + 0
 446              		.type	AHBPrescTable, %object
 447              		.size	AHBPrescTable, 16
 448              	AHBPrescTable:
 449 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 449      00000000 
 449      01020304 
 449      06
 450 000d 070809   		.ascii	"\007\010\011"
 451              		.data
 452              		.align	2
 453              		.set	.LANCHOR1,. + 0
 454              		.type	SystemCoreClock, %object
 455              		.size	SystemCoreClock, 4
 456              	SystemCoreClock:
 457 0000 00A24A04 		.word	72000000
 458              		.text
 459              	.Letext0:
 460              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 461              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 462              		.file 4 "../stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h"
 463              		.file 5 "../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/stm32f10x.h"
 464              		.file 6 "../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.h"
 465              		.section	.debug_info,"",%progbits
 466              	.Ldebug_info0:
 467 0000 21050000 		.4byte	0x521
ARM GAS  /tmp/ccf5BN3v.s 			page 29


 468 0004 0200     		.2byte	0x2
 469 0006 00000000 		.4byte	.Ldebug_abbrev0
 470 000a 04       		.byte	0x4
 471 000b 01       		.uleb128 0x1
 472 000c 83000000 		.4byte	.LASF51
 473 0010 0C       		.byte	0xc
 474 0011 15000000 		.4byte	.LASF52
 475 0015 C4020000 		.4byte	.LASF53
 476 0019 00000000 		.4byte	.Ltext0
 477 001d 44010000 		.4byte	.Letext0
 478 0021 00000000 		.4byte	.Ldebug_line0
 479 0025 02       		.uleb128 0x2
 480 0026 01       		.byte	0x1
 481 0027 06       		.byte	0x6
 482 0028 D4010000 		.4byte	.LASF0
 483 002c 03       		.uleb128 0x3
 484 002d 7B010000 		.4byte	.LASF3
 485 0031 02       		.byte	0x2
 486 0032 2B       		.byte	0x2b
 487 0033 18       		.byte	0x18
 488 0034 38000000 		.4byte	0x38
 489 0038 02       		.uleb128 0x2
 490 0039 01       		.byte	0x1
 491 003a 08       		.byte	0x8
 492 003b AF010000 		.4byte	.LASF1
 493 003f 02       		.uleb128 0x2
 494 0040 02       		.byte	0x2
 495 0041 05       		.byte	0x5
 496 0042 22010000 		.4byte	.LASF2
 497 0046 03       		.uleb128 0x3
 498 0047 6E000000 		.4byte	.LASF4
 499 004b 02       		.byte	0x2
 500 004c 39       		.byte	0x39
 501 004d 19       		.byte	0x19
 502 004e 52000000 		.4byte	0x52
 503 0052 02       		.uleb128 0x2
 504 0053 02       		.byte	0x2
 505 0054 07       		.byte	0x7
 506 0055 24020000 		.4byte	.LASF5
 507 0059 02       		.uleb128 0x2
 508 005a 04       		.byte	0x4
 509 005b 05       		.byte	0x5
 510 005c 54010000 		.4byte	.LASF6
 511 0060 03       		.uleb128 0x3
 512 0061 63000000 		.4byte	.LASF7
 513 0065 02       		.byte	0x2
 514 0066 4F       		.byte	0x4f
 515 0067 19       		.byte	0x19
 516 0068 6C000000 		.4byte	0x6c
 517 006c 02       		.uleb128 0x2
 518 006d 04       		.byte	0x4
 519 006e 07       		.byte	0x7
 520 006f 90020000 		.4byte	.LASF8
 521 0073 02       		.uleb128 0x2
 522 0074 08       		.byte	0x8
 523 0075 05       		.byte	0x5
 524 0076 41010000 		.4byte	.LASF9
ARM GAS  /tmp/ccf5BN3v.s 			page 30


 525 007a 02       		.uleb128 0x2
 526 007b 08       		.byte	0x8
 527 007c 07       		.byte	0x7
 528 007d E0010000 		.4byte	.LASF10
 529 0081 04       		.uleb128 0x4
 530 0082 04       		.byte	0x4
 531 0083 05       		.byte	0x5
 532 0084 696E7400 		.ascii	"int\000"
 533 0088 02       		.uleb128 0x2
 534 0089 04       		.byte	0x4
 535 008a 07       		.byte	0x7
 536 008b FD010000 		.4byte	.LASF11
 537 008f 03       		.uleb128 0x3
 538 0090 00010000 		.4byte	.LASF12
 539 0094 03       		.byte	0x3
 540 0095 18       		.byte	0x18
 541 0096 13       		.byte	0x13
 542 0097 2C000000 		.4byte	0x2c
 543 009b 05       		.uleb128 0x5
 544 009c 8F000000 		.4byte	0x8f
 545 00a0 06       		.uleb128 0x6
 546 00a1 9B000000 		.4byte	0x9b
 547 00a5 03       		.uleb128 0x3
 548 00a6 0A020000 		.4byte	.LASF13
 549 00aa 03       		.byte	0x3
 550 00ab 24       		.byte	0x24
 551 00ac 14       		.byte	0x14
 552 00ad 46000000 		.4byte	0x46
 553 00b1 03       		.uleb128 0x3
 554 00b2 19010000 		.4byte	.LASF14
 555 00b6 03       		.byte	0x3
 556 00b7 30       		.byte	0x30
 557 00b8 14       		.byte	0x14
 558 00b9 60000000 		.4byte	0x60
 559 00bd 05       		.uleb128 0x5
 560 00be B1000000 		.4byte	0xb1
 561 00c2 06       		.uleb128 0x6
 562 00c3 BD000000 		.4byte	0xbd
 563 00c7 07       		.uleb128 0x7
 564 00c8 74       		.byte	0x74
 565 00c9 04       		.byte	0x4
 566 00ca 9B       		.byte	0x9b
 567 00cb 09       		.byte	0x9
 568 00cc EE010000 		.4byte	0x1ee
 569 00d0 08       		.uleb128 0x8
 570 00d1 F0000000 		.4byte	.LASF15
 571 00d5 04       		.byte	0x4
 572 00d6 9D       		.byte	0x9d
 573 00d7 11       		.byte	0x11
 574 00d8 C2000000 		.4byte	0xc2
 575 00dc 02       		.byte	0x2
 576 00dd 23       		.byte	0x23
 577 00de 00       		.uleb128 0
 578 00df 08       		.uleb128 0x8
 579 00e0 2C010000 		.4byte	.LASF16
 580 00e4 04       		.byte	0x4
 581 00e5 9E       		.byte	0x9e
ARM GAS  /tmp/ccf5BN3v.s 			page 31


 582 00e6 11       		.byte	0x11
 583 00e7 BD000000 		.4byte	0xbd
 584 00eb 02       		.byte	0x2
 585 00ec 23       		.byte	0x23
 586 00ed 04       		.uleb128 0x4
 587 00ee 08       		.uleb128 0x8
 588 00ef 37020000 		.4byte	.LASF17
 589 00f3 04       		.byte	0x4
 590 00f4 9F       		.byte	0x9f
 591 00f5 11       		.byte	0x11
 592 00f6 BD000000 		.4byte	0xbd
 593 00fa 02       		.byte	0x2
 594 00fb 23       		.byte	0x23
 595 00fc 08       		.uleb128 0x8
 596 00fd 08       		.uleb128 0x8
 597 00fe A9010000 		.4byte	.LASF18
 598 0102 04       		.byte	0x4
 599 0103 A0       		.byte	0xa0
 600 0104 11       		.byte	0x11
 601 0105 BD000000 		.4byte	0xbd
 602 0109 02       		.byte	0x2
 603 010a 23       		.byte	0x23
 604 010b 0C       		.uleb128 0xc
 605 010c 09       		.uleb128 0x9
 606 010d 53435200 		.ascii	"SCR\000"
 607 0111 04       		.byte	0x4
 608 0112 A1       		.byte	0xa1
 609 0113 11       		.byte	0x11
 610 0114 BD000000 		.4byte	0xbd
 611 0118 02       		.byte	0x2
 612 0119 23       		.byte	0x23
 613 011a 10       		.uleb128 0x10
 614 011b 09       		.uleb128 0x9
 615 011c 43435200 		.ascii	"CCR\000"
 616 0120 04       		.byte	0x4
 617 0121 A2       		.byte	0xa2
 618 0122 11       		.byte	0x11
 619 0123 BD000000 		.4byte	0xbd
 620 0127 02       		.byte	0x2
 621 0128 23       		.byte	0x23
 622 0129 14       		.uleb128 0x14
 623 012a 09       		.uleb128 0x9
 624 012b 53485000 		.ascii	"SHP\000"
 625 012f 04       		.byte	0x4
 626 0130 A3       		.byte	0xa3
 627 0131 11       		.byte	0x11
 628 0132 FE010000 		.4byte	0x1fe
 629 0136 02       		.byte	0x2
 630 0137 23       		.byte	0x23
 631 0138 18       		.uleb128 0x18
 632 0139 08       		.uleb128 0x8
 633 013a F7010000 		.4byte	.LASF19
 634 013e 04       		.byte	0x4
 635 013f A4       		.byte	0xa4
 636 0140 11       		.byte	0x11
 637 0141 BD000000 		.4byte	0xbd
 638 0145 02       		.byte	0x2
ARM GAS  /tmp/ccf5BN3v.s 			page 32


 639 0146 23       		.byte	0x23
 640 0147 24       		.uleb128 0x24
 641 0148 08       		.uleb128 0x8
 642 0149 8A010000 		.4byte	.LASF20
 643 014d 04       		.byte	0x4
 644 014e A5       		.byte	0xa5
 645 014f 11       		.byte	0x11
 646 0150 BD000000 		.4byte	0xbd
 647 0154 02       		.byte	0x2
 648 0155 23       		.byte	0x23
 649 0156 28       		.uleb128 0x28
 650 0157 08       		.uleb128 0x8
 651 0158 6C020000 		.4byte	.LASF21
 652 015c 04       		.byte	0x4
 653 015d A6       		.byte	0xa6
 654 015e 11       		.byte	0x11
 655 015f BD000000 		.4byte	0xbd
 656 0163 02       		.byte	0x2
 657 0164 23       		.byte	0x23
 658 0165 2C       		.uleb128 0x2c
 659 0166 08       		.uleb128 0x8
 660 0167 57020000 		.4byte	.LASF22
 661 016b 04       		.byte	0x4
 662 016c A7       		.byte	0xa7
 663 016d 11       		.byte	0x11
 664 016e BD000000 		.4byte	0xbd
 665 0172 02       		.byte	0x2
 666 0173 23       		.byte	0x23
 667 0174 30       		.uleb128 0x30
 668 0175 08       		.uleb128 0x8
 669 0176 13020000 		.4byte	.LASF23
 670 017a 04       		.byte	0x4
 671 017b A8       		.byte	0xa8
 672 017c 11       		.byte	0x11
 673 017d BD000000 		.4byte	0xbd
 674 0181 02       		.byte	0x2
 675 0182 23       		.byte	0x23
 676 0183 34       		.uleb128 0x34
 677 0184 08       		.uleb128 0x8
 678 0185 4F010000 		.4byte	.LASF24
 679 0189 04       		.byte	0x4
 680 018a A9       		.byte	0xa9
 681 018b 11       		.byte	0x11
 682 018c BD000000 		.4byte	0xbd
 683 0190 02       		.byte	0x2
 684 0191 23       		.byte	0x23
 685 0192 38       		.uleb128 0x38
 686 0193 08       		.uleb128 0x8
 687 0194 A8020000 		.4byte	.LASF25
 688 0198 04       		.byte	0x4
 689 0199 AA       		.byte	0xaa
 690 019a 11       		.byte	0x11
 691 019b BD000000 		.4byte	0xbd
 692 019f 02       		.byte	0x2
 693 01a0 23       		.byte	0x23
 694 01a1 3C       		.uleb128 0x3c
 695 01a2 09       		.uleb128 0x9
ARM GAS  /tmp/ccf5BN3v.s 			page 33


 696 01a3 50465200 		.ascii	"PFR\000"
 697 01a7 04       		.byte	0x4
 698 01a8 AB       		.byte	0xab
 699 01a9 11       		.byte	0x11
 700 01aa 18020000 		.4byte	0x218
 701 01ae 02       		.byte	0x2
 702 01af 23       		.byte	0x23
 703 01b0 40       		.uleb128 0x40
 704 01b1 09       		.uleb128 0x9
 705 01b2 44465200 		.ascii	"DFR\000"
 706 01b6 04       		.byte	0x4
 707 01b7 AC       		.byte	0xac
 708 01b8 11       		.byte	0x11
 709 01b9 C2000000 		.4byte	0xc2
 710 01bd 02       		.byte	0x2
 711 01be 23       		.byte	0x23
 712 01bf 48       		.uleb128 0x48
 713 01c0 09       		.uleb128 0x9
 714 01c1 41445200 		.ascii	"ADR\000"
 715 01c5 04       		.byte	0x4
 716 01c6 AD       		.byte	0xad
 717 01c7 11       		.byte	0x11
 718 01c8 C2000000 		.4byte	0xc2
 719 01cc 02       		.byte	0x2
 720 01cd 23       		.byte	0x23
 721 01ce 4C       		.uleb128 0x4c
 722 01cf 08       		.uleb128 0x8
 723 01d0 71020000 		.4byte	.LASF26
 724 01d4 04       		.byte	0x4
 725 01d5 AE       		.byte	0xae
 726 01d6 11       		.byte	0x11
 727 01d7 32020000 		.4byte	0x232
 728 01db 02       		.byte	0x2
 729 01dc 23       		.byte	0x23
 730 01dd 50       		.uleb128 0x50
 731 01de 08       		.uleb128 0x8
 732 01df 52020000 		.4byte	.LASF27
 733 01e3 04       		.byte	0x4
 734 01e4 AF       		.byte	0xaf
 735 01e5 11       		.byte	0x11
 736 01e6 4C020000 		.4byte	0x24c
 737 01ea 02       		.byte	0x2
 738 01eb 23       		.byte	0x23
 739 01ec 60       		.uleb128 0x60
 740 01ed 00       		.byte	0
 741 01ee 0A       		.uleb128 0xa
 742 01ef 9B000000 		.4byte	0x9b
 743 01f3 FE010000 		.4byte	0x1fe
 744 01f7 0B       		.uleb128 0xb
 745 01f8 88000000 		.4byte	0x88
 746 01fc 0B       		.byte	0xb
 747 01fd 00       		.byte	0
 748 01fe 05       		.uleb128 0x5
 749 01ff EE010000 		.4byte	0x1ee
 750 0203 0A       		.uleb128 0xa
 751 0204 C2000000 		.4byte	0xc2
 752 0208 13020000 		.4byte	0x213
ARM GAS  /tmp/ccf5BN3v.s 			page 34


 753 020c 0B       		.uleb128 0xb
 754 020d 88000000 		.4byte	0x88
 755 0211 01       		.byte	0x1
 756 0212 00       		.byte	0
 757 0213 06       		.uleb128 0x6
 758 0214 03020000 		.4byte	0x203
 759 0218 05       		.uleb128 0x5
 760 0219 13020000 		.4byte	0x213
 761 021d 0A       		.uleb128 0xa
 762 021e C2000000 		.4byte	0xc2
 763 0222 2D020000 		.4byte	0x22d
 764 0226 0B       		.uleb128 0xb
 765 0227 88000000 		.4byte	0x88
 766 022b 03       		.byte	0x3
 767 022c 00       		.byte	0
 768 022d 06       		.uleb128 0x6
 769 022e 1D020000 		.4byte	0x21d
 770 0232 05       		.uleb128 0x5
 771 0233 2D020000 		.4byte	0x22d
 772 0237 0A       		.uleb128 0xa
 773 0238 C2000000 		.4byte	0xc2
 774 023c 47020000 		.4byte	0x247
 775 0240 0B       		.uleb128 0xb
 776 0241 88000000 		.4byte	0x88
 777 0245 04       		.byte	0x4
 778 0246 00       		.byte	0
 779 0247 06       		.uleb128 0x6
 780 0248 37020000 		.4byte	0x237
 781 024c 05       		.uleb128 0x5
 782 024d 47020000 		.4byte	0x247
 783 0251 03       		.uleb128 0x3
 784 0252 08010000 		.4byte	.LASF28
 785 0256 04       		.byte	0x4
 786 0257 B0       		.byte	0xb0
 787 0258 03       		.byte	0x3
 788 0259 C7000000 		.4byte	0xc7
 789 025d 0C       		.uleb128 0xc
 790 025e 5C020000 		.4byte	.LASF45
 791 0262 06       		.byte	0x6
 792 0263 35       		.byte	0x35
 793 0264 11       		.byte	0x11
 794 0265 B1000000 		.4byte	0xb1
 795 0269 01       		.byte	0x1
 796 026a 01       		.byte	0x1
 797 026b 0D       		.uleb128 0xd
 798 026c 07       		.byte	0x7
 799 026d 01       		.byte	0x1
 800 026e 38000000 		.4byte	0x38
 801 0272 05       		.byte	0x5
 802 0273 0702     		.2byte	0x207
 803 0275 0E       		.byte	0xe
 804 0276 87020000 		.4byte	0x287
 805 027a 0E       		.uleb128 0xe
 806 027b A2020000 		.4byte	.LASF29
 807 027f 00       		.byte	0
 808 0280 0F       		.uleb128 0xf
 809 0281 53455400 		.ascii	"SET\000"
ARM GAS  /tmp/ccf5BN3v.s 			page 35


 810 0285 01       		.byte	0x1
 811 0286 00       		.byte	0
 812 0287 10       		.uleb128 0x10
 813 0288 24       		.byte	0x24
 814 0289 05       		.byte	0x5
 815 028a 8503     		.2byte	0x385
 816 028c 09       		.byte	0x9
 817 028d 1F030000 		.4byte	0x31f
 818 0291 11       		.uleb128 0x11
 819 0292 41435200 		.ascii	"ACR\000"
 820 0296 05       		.byte	0x5
 821 0297 8703     		.2byte	0x387
 822 0299 11       		.byte	0x11
 823 029a BD000000 		.4byte	0xbd
 824 029e 02       		.byte	0x2
 825 029f 23       		.byte	0x23
 826 02a0 00       		.uleb128 0
 827 02a1 12       		.uleb128 0x12
 828 02a2 F6000000 		.4byte	.LASF30
 829 02a6 05       		.byte	0x5
 830 02a7 8803     		.2byte	0x388
 831 02a9 11       		.byte	0x11
 832 02aa BD000000 		.4byte	0xbd
 833 02ae 02       		.byte	0x2
 834 02af 23       		.byte	0x23
 835 02b0 04       		.uleb128 0x4
 836 02b1 12       		.uleb128 0x12
 837 02b2 31010000 		.4byte	.LASF31
 838 02b6 05       		.byte	0x5
 839 02b7 8903     		.2byte	0x389
 840 02b9 11       		.byte	0x11
 841 02ba BD000000 		.4byte	0xbd
 842 02be 02       		.byte	0x2
 843 02bf 23       		.byte	0x23
 844 02c0 08       		.uleb128 0x8
 845 02c1 11       		.uleb128 0x11
 846 02c2 535200   		.ascii	"SR\000"
 847 02c5 05       		.byte	0x5
 848 02c6 8A03     		.2byte	0x38a
 849 02c8 11       		.byte	0x11
 850 02c9 BD000000 		.4byte	0xbd
 851 02cd 02       		.byte	0x2
 852 02ce 23       		.byte	0x23
 853 02cf 0C       		.uleb128 0xc
 854 02d0 11       		.uleb128 0x11
 855 02d1 435200   		.ascii	"CR\000"
 856 02d4 05       		.byte	0x5
 857 02d5 8B03     		.2byte	0x38b
 858 02d7 11       		.byte	0x11
 859 02d8 BD000000 		.4byte	0xbd
 860 02dc 02       		.byte	0x2
 861 02dd 23       		.byte	0x23
 862 02de 10       		.uleb128 0x10
 863 02df 11       		.uleb128 0x11
 864 02e0 415200   		.ascii	"AR\000"
 865 02e3 05       		.byte	0x5
 866 02e4 8C03     		.2byte	0x38c
ARM GAS  /tmp/ccf5BN3v.s 			page 36


 867 02e6 11       		.byte	0x11
 868 02e7 BD000000 		.4byte	0xbd
 869 02eb 02       		.byte	0x2
 870 02ec 23       		.byte	0x23
 871 02ed 14       		.uleb128 0x14
 872 02ee 12       		.uleb128 0x12
 873 02ef AD020000 		.4byte	.LASF32
 874 02f3 05       		.byte	0x5
 875 02f4 8D03     		.2byte	0x38d
 876 02f6 11       		.byte	0x11
 877 02f7 BD000000 		.4byte	0xbd
 878 02fb 02       		.byte	0x2
 879 02fc 23       		.byte	0x23
 880 02fd 18       		.uleb128 0x18
 881 02fe 11       		.uleb128 0x11
 882 02ff 4F425200 		.ascii	"OBR\000"
 883 0303 05       		.byte	0x5
 884 0304 8E03     		.2byte	0x38e
 885 0306 11       		.byte	0x11
 886 0307 BD000000 		.4byte	0xbd
 887 030b 02       		.byte	0x2
 888 030c 23       		.byte	0x23
 889 030d 1C       		.uleb128 0x1c
 890 030e 12       		.uleb128 0x12
 891 030f 85010000 		.4byte	.LASF33
 892 0313 05       		.byte	0x5
 893 0314 8F03     		.2byte	0x38f
 894 0316 11       		.byte	0x11
 895 0317 BD000000 		.4byte	0xbd
 896 031b 02       		.byte	0x2
 897 031c 23       		.byte	0x23
 898 031d 20       		.uleb128 0x20
 899 031e 00       		.byte	0
 900 031f 13       		.uleb128 0x13
 901 0320 B6020000 		.4byte	.LASF34
 902 0324 05       		.byte	0x5
 903 0325 9803     		.2byte	0x398
 904 0327 03       		.byte	0x3
 905 0328 87020000 		.4byte	0x287
 906 032c 10       		.uleb128 0x10
 907 032d 30       		.byte	0x30
 908 032e 05       		.byte	0x5
 909 032f 3404     		.2byte	0x434
 910 0331 09       		.byte	0x9
 911 0332 F6030000 		.4byte	0x3f6
 912 0336 11       		.uleb128 0x11
 913 0337 435200   		.ascii	"CR\000"
 914 033a 05       		.byte	0x5
 915 033b 3604     		.2byte	0x436
 916 033d 11       		.byte	0x11
 917 033e BD000000 		.4byte	0xbd
 918 0342 02       		.byte	0x2
 919 0343 23       		.byte	0x23
 920 0344 00       		.uleb128 0
 921 0345 12       		.uleb128 0x12
 922 0346 FB000000 		.4byte	.LASF35
 923 034a 05       		.byte	0x5
ARM GAS  /tmp/ccf5BN3v.s 			page 37


 924 034b 3704     		.2byte	0x437
 925 034d 11       		.byte	0x11
 926 034e BD000000 		.4byte	0xbd
 927 0352 02       		.byte	0x2
 928 0353 23       		.byte	0x23
 929 0354 04       		.uleb128 0x4
 930 0355 11       		.uleb128 0x11
 931 0356 43495200 		.ascii	"CIR\000"
 932 035a 05       		.byte	0x5
 933 035b 3804     		.2byte	0x438
 934 035d 11       		.byte	0x11
 935 035e BD000000 		.4byte	0xbd
 936 0362 02       		.byte	0x2
 937 0363 23       		.byte	0x23
 938 0364 08       		.uleb128 0x8
 939 0365 12       		.uleb128 0x12
 940 0366 72010000 		.4byte	.LASF36
 941 036a 05       		.byte	0x5
 942 036b 3904     		.2byte	0x439
 943 036d 11       		.byte	0x11
 944 036e BD000000 		.4byte	0xbd
 945 0372 02       		.byte	0x2
 946 0373 23       		.byte	0x23
 947 0374 0C       		.uleb128 0xc
 948 0375 12       		.uleb128 0x12
 949 0376 0C000000 		.4byte	.LASF37
 950 037a 05       		.byte	0x5
 951 037b 3A04     		.2byte	0x43a
 952 037d 11       		.byte	0x11
 953 037e BD000000 		.4byte	0xbd
 954 0382 02       		.byte	0x2
 955 0383 23       		.byte	0x23
 956 0384 10       		.uleb128 0x10
 957 0385 12       		.uleb128 0x12
 958 0386 6B010000 		.4byte	.LASF38
 959 038a 05       		.byte	0x5
 960 038b 3B04     		.2byte	0x43b
 961 038d 11       		.byte	0x11
 962 038e BD000000 		.4byte	0xbd
 963 0392 02       		.byte	0x2
 964 0393 23       		.byte	0x23
 965 0394 14       		.uleb128 0x14
 966 0395 12       		.uleb128 0x12
 967 0396 BD010000 		.4byte	.LASF39
 968 039a 05       		.byte	0x5
 969 039b 3C04     		.2byte	0x43c
 970 039d 11       		.byte	0x11
 971 039e BD000000 		.4byte	0xbd
 972 03a2 02       		.byte	0x2
 973 03a3 23       		.byte	0x23
 974 03a4 18       		.uleb128 0x18
 975 03a5 12       		.uleb128 0x12
 976 03a6 11010000 		.4byte	.LASF40
 977 03aa 05       		.byte	0x5
 978 03ab 3D04     		.2byte	0x43d
 979 03ad 11       		.byte	0x11
 980 03ae BD000000 		.4byte	0xbd
ARM GAS  /tmp/ccf5BN3v.s 			page 38


 981 03b2 02       		.byte	0x2
 982 03b3 23       		.byte	0x23
 983 03b4 1C       		.uleb128 0x1c
 984 03b5 12       		.uleb128 0x12
 985 03b6 5E000000 		.4byte	.LASF41
 986 03ba 05       		.byte	0x5
 987 03bb 3E04     		.2byte	0x43e
 988 03bd 11       		.byte	0x11
 989 03be BD000000 		.4byte	0xbd
 990 03c2 02       		.byte	0x2
 991 03c3 23       		.byte	0x23
 992 03c4 20       		.uleb128 0x20
 993 03c5 11       		.uleb128 0x11
 994 03c6 43535200 		.ascii	"CSR\000"
 995 03ca 05       		.byte	0x5
 996 03cb 3F04     		.2byte	0x43f
 997 03cd 11       		.byte	0x11
 998 03ce BD000000 		.4byte	0xbd
 999 03d2 02       		.byte	0x2
 1000 03d3 23       		.byte	0x23
 1001 03d4 24       		.uleb128 0x24
 1002 03d5 12       		.uleb128 0x12
 1003 03d6 39010000 		.4byte	.LASF42
 1004 03da 05       		.byte	0x5
 1005 03db 4004     		.2byte	0x440
 1006 03dd 11       		.byte	0x11
 1007 03de BD000000 		.4byte	0xbd
 1008 03e2 02       		.byte	0x2
 1009 03e3 23       		.byte	0x23
 1010 03e4 28       		.uleb128 0x28
 1011 03e5 12       		.uleb128 0x12
 1012 03e6 5D010000 		.4byte	.LASF43
 1013 03ea 05       		.byte	0x5
 1014 03eb 4104     		.2byte	0x441
 1015 03ed 11       		.byte	0x11
 1016 03ee BD000000 		.4byte	0xbd
 1017 03f2 02       		.byte	0x2
 1018 03f3 23       		.byte	0x23
 1019 03f4 2C       		.uleb128 0x2c
 1020 03f5 00       		.byte	0
 1021 03f6 13       		.uleb128 0x13
 1022 03f7 00000000 		.4byte	.LASF44
 1023 03fb 05       		.byte	0x5
 1024 03fc 4204     		.2byte	0x442
 1025 03fe 03       		.byte	0x3
 1026 03ff 2C030000 		.4byte	0x32c
 1027 0403 14       		.uleb128 0x14
 1028 0404 5D020000 		.4byte	0x25d
 1029 0408 01       		.byte	0x1
 1030 0409 A2       		.byte	0xa2
 1031 040a 0C       		.byte	0xc
 1032 040b 05       		.byte	0x5
 1033 040c 03       		.byte	0x3
 1034 040d 00000000 		.4byte	SystemCoreClock
 1035 0411 0A       		.uleb128 0xa
 1036 0412 A0000000 		.4byte	0xa0
 1037 0416 21040000 		.4byte	0x421
ARM GAS  /tmp/ccf5BN3v.s 			page 39


 1038 041a 0B       		.uleb128 0xb
 1039 041b 88000000 		.4byte	0x88
 1040 041f 0F       		.byte	0xf
 1041 0420 00       		.byte	0
 1042 0421 06       		.uleb128 0x6
 1043 0422 11040000 		.4byte	0x411
 1044 0426 05       		.uleb128 0x5
 1045 0427 21040000 		.4byte	0x421
 1046 042b 15       		.uleb128 0x15
 1047 042c 76020000 		.4byte	.LASF46
 1048 0430 01       		.byte	0x1
 1049 0431 A7       		.byte	0xa7
 1050 0432 0D       		.byte	0xd
 1051 0433 26040000 		.4byte	0x426
 1052 0437 01       		.byte	0x1
 1053 0438 05       		.byte	0x5
 1054 0439 03       		.byte	0x3
 1055 043a 00000000 		.4byte	AHBPrescTable
 1056 043e 16       		.uleb128 0x16
 1057 043f 8F010000 		.4byte	.LASF54
 1058 0443 01       		.byte	0x1
 1059 0444 DB03     		.2byte	0x3db
 1060 0446 0D       		.byte	0xd
 1061 0447 01       		.byte	0x1
 1062 0448 01       		.byte	0x1
 1063 0449 68040000 		.4byte	0x468
 1064 044d 17       		.uleb128 0x17
 1065 044e C5010000 		.4byte	.LASF47
 1066 0452 01       		.byte	0x1
 1067 0453 DD03     		.2byte	0x3dd
 1068 0455 11       		.byte	0x11
 1069 0456 BD000000 		.4byte	0xbd
 1070 045a 17       		.uleb128 0x17
 1071 045b 79000000 		.4byte	.LASF48
 1072 045f 01       		.byte	0x1
 1073 0460 DD03     		.2byte	0x3dd
 1074 0462 25       		.byte	0x25
 1075 0463 BD000000 		.4byte	0xbd
 1076 0467 00       		.byte	0
 1077 0468 18       		.uleb128 0x18
 1078 0469 84020000 		.4byte	.LASF55
 1079 046d 01       		.byte	0x1
 1080 046e A301     		.2byte	0x1a3
 1081 0470 0D       		.byte	0xd
 1082 0471 01       		.byte	0x1
 1083 0472 01       		.byte	0x1
 1084 0473 19       		.uleb128 0x19
 1085 0474 01       		.byte	0x1
 1086 0475 3C020000 		.4byte	.LASF56
 1087 0479 01       		.byte	0x1
 1088 047a 3201     		.2byte	0x132
 1089 047c 06       		.byte	0x6
 1090 047d 01       		.byte	0x1
 1091 047e F0000000 		.4byte	.LFB30
 1092 0482 44010000 		.4byte	.LFE30
 1093 0486 02       		.byte	0x2
 1094 0487 7D       		.byte	0x7d
ARM GAS  /tmp/ccf5BN3v.s 			page 40


 1095 0488 00       		.sleb128 0
 1096 0489 01       		.byte	0x1
 1097 048a CE040000 		.4byte	0x4ce
 1098 048e 1A       		.uleb128 0x1a
 1099 048f 746D7000 		.ascii	"tmp\000"
 1100 0493 01       		.byte	0x1
 1101 0494 3401     		.2byte	0x134
 1102 0496 0C       		.byte	0xc
 1103 0497 B1000000 		.4byte	0xb1
 1104 049b 0A000000 		.4byte	.LLST1
 1105 049f 00000000 		.4byte	.LVUS1
 1106 04a3 1B       		.uleb128 0x1b
 1107 04a4 63010000 		.4byte	.LASF49
 1108 04a8 01       		.byte	0x1
 1109 04a9 3401     		.2byte	0x134
 1110 04ab 15       		.byte	0x15
 1111 04ac B1000000 		.4byte	0xb1
 1112 04b0 58000000 		.4byte	.LLST2
 1113 04b4 4E000000 		.4byte	.LVUS2
 1114 04b8 1B       		.uleb128 0x1b
 1115 04b9 9F010000 		.4byte	.LASF50
 1116 04bd 01       		.byte	0x1
 1117 04be 3401     		.2byte	0x134
 1118 04c0 22       		.byte	0x22
 1119 04c1 B1000000 		.4byte	0xb1
 1120 04c5 A7000000 		.4byte	.LLST3
 1121 04c9 9F000000 		.4byte	.LVUS3
 1122 04cd 00       		.byte	0
 1123 04ce 1C       		.uleb128 0x1c
 1124 04cf 01       		.byte	0x1
 1125 04d0 19020000 		.4byte	.LASF57
 1126 04d4 01       		.byte	0x1
 1127 04d5 D4       		.byte	0xd4
 1128 04d6 06       		.byte	0x6
 1129 04d7 01       		.byte	0x1
 1130 04d8 00000000 		.4byte	.LFB29
 1131 04dc F0000000 		.4byte	.LFE29
 1132 04e0 E9000000 		.4byte	.LLST0
 1133 04e4 01       		.byte	0x1
 1134 04e5 1D       		.uleb128 0x1d
 1135 04e6 68040000 		.4byte	0x468
 1136 04ea 36000000 		.4byte	.LBI8
 1137 04ee 01       		.byte	.LVU21
 1138 04ef 36000000 		.4byte	.LBB8
 1139 04f3 D2000000 		.4byte	.LBE8
 1140 04f7 01       		.byte	0x1
 1141 04f8 0601     		.2byte	0x106
 1142 04fa 03       		.byte	0x3
 1143 04fb 1D       		.uleb128 0x1d
 1144 04fc 3E040000 		.4byte	0x43e
 1145 0500 36000000 		.4byte	.LBI9
 1146 0504 03       		.byte	.LVU23
 1147 0505 36000000 		.4byte	.LBB9
 1148 0509 D2000000 		.4byte	.LBE9
 1149 050d 01       		.byte	0x1
 1150 050e B001     		.2byte	0x1b0
 1151 0510 03       		.byte	0x3
ARM GAS  /tmp/ccf5BN3v.s 			page 41


 1152 0511 1E       		.uleb128 0x1e
 1153 0512 4D040000 		.4byte	0x44d
 1154 0516 02       		.byte	0x2
 1155 0517 91       		.byte	0x91
 1156 0518 78       		.sleb128 -8
 1157 0519 1E       		.uleb128 0x1e
 1158 051a 5A040000 		.4byte	0x45a
 1159 051e 02       		.byte	0x2
 1160 051f 91       		.byte	0x91
 1161 0520 7C       		.sleb128 -4
 1162 0521 00       		.byte	0
 1163 0522 00       		.byte	0
 1164 0523 00       		.byte	0
 1165 0524 00       		.byte	0
 1166              		.section	.debug_abbrev,"",%progbits
 1167              	.Ldebug_abbrev0:
 1168 0000 01       		.uleb128 0x1
 1169 0001 11       		.uleb128 0x11
 1170 0002 01       		.byte	0x1
 1171 0003 25       		.uleb128 0x25
 1172 0004 0E       		.uleb128 0xe
 1173 0005 13       		.uleb128 0x13
 1174 0006 0B       		.uleb128 0xb
 1175 0007 03       		.uleb128 0x3
 1176 0008 0E       		.uleb128 0xe
 1177 0009 1B       		.uleb128 0x1b
 1178 000a 0E       		.uleb128 0xe
 1179 000b 11       		.uleb128 0x11
 1180 000c 01       		.uleb128 0x1
 1181 000d 12       		.uleb128 0x12
 1182 000e 01       		.uleb128 0x1
 1183 000f 10       		.uleb128 0x10
 1184 0010 06       		.uleb128 0x6
 1185 0011 00       		.byte	0
 1186 0012 00       		.byte	0
 1187 0013 02       		.uleb128 0x2
 1188 0014 24       		.uleb128 0x24
 1189 0015 00       		.byte	0
 1190 0016 0B       		.uleb128 0xb
 1191 0017 0B       		.uleb128 0xb
 1192 0018 3E       		.uleb128 0x3e
 1193 0019 0B       		.uleb128 0xb
 1194 001a 03       		.uleb128 0x3
 1195 001b 0E       		.uleb128 0xe
 1196 001c 00       		.byte	0
 1197 001d 00       		.byte	0
 1198 001e 03       		.uleb128 0x3
 1199 001f 16       		.uleb128 0x16
 1200 0020 00       		.byte	0
 1201 0021 03       		.uleb128 0x3
 1202 0022 0E       		.uleb128 0xe
 1203 0023 3A       		.uleb128 0x3a
 1204 0024 0B       		.uleb128 0xb
 1205 0025 3B       		.uleb128 0x3b
 1206 0026 0B       		.uleb128 0xb
 1207 0027 39       		.uleb128 0x39
 1208 0028 0B       		.uleb128 0xb
ARM GAS  /tmp/ccf5BN3v.s 			page 42


 1209 0029 49       		.uleb128 0x49
 1210 002a 13       		.uleb128 0x13
 1211 002b 00       		.byte	0
 1212 002c 00       		.byte	0
 1213 002d 04       		.uleb128 0x4
 1214 002e 24       		.uleb128 0x24
 1215 002f 00       		.byte	0
 1216 0030 0B       		.uleb128 0xb
 1217 0031 0B       		.uleb128 0xb
 1218 0032 3E       		.uleb128 0x3e
 1219 0033 0B       		.uleb128 0xb
 1220 0034 03       		.uleb128 0x3
 1221 0035 08       		.uleb128 0x8
 1222 0036 00       		.byte	0
 1223 0037 00       		.byte	0
 1224 0038 05       		.uleb128 0x5
 1225 0039 35       		.uleb128 0x35
 1226 003a 00       		.byte	0
 1227 003b 49       		.uleb128 0x49
 1228 003c 13       		.uleb128 0x13
 1229 003d 00       		.byte	0
 1230 003e 00       		.byte	0
 1231 003f 06       		.uleb128 0x6
 1232 0040 26       		.uleb128 0x26
 1233 0041 00       		.byte	0
 1234 0042 49       		.uleb128 0x49
 1235 0043 13       		.uleb128 0x13
 1236 0044 00       		.byte	0
 1237 0045 00       		.byte	0
 1238 0046 07       		.uleb128 0x7
 1239 0047 13       		.uleb128 0x13
 1240 0048 01       		.byte	0x1
 1241 0049 0B       		.uleb128 0xb
 1242 004a 0B       		.uleb128 0xb
 1243 004b 3A       		.uleb128 0x3a
 1244 004c 0B       		.uleb128 0xb
 1245 004d 3B       		.uleb128 0x3b
 1246 004e 0B       		.uleb128 0xb
 1247 004f 39       		.uleb128 0x39
 1248 0050 0B       		.uleb128 0xb
 1249 0051 01       		.uleb128 0x1
 1250 0052 13       		.uleb128 0x13
 1251 0053 00       		.byte	0
 1252 0054 00       		.byte	0
 1253 0055 08       		.uleb128 0x8
 1254 0056 0D       		.uleb128 0xd
 1255 0057 00       		.byte	0
 1256 0058 03       		.uleb128 0x3
 1257 0059 0E       		.uleb128 0xe
 1258 005a 3A       		.uleb128 0x3a
 1259 005b 0B       		.uleb128 0xb
 1260 005c 3B       		.uleb128 0x3b
 1261 005d 0B       		.uleb128 0xb
 1262 005e 39       		.uleb128 0x39
 1263 005f 0B       		.uleb128 0xb
 1264 0060 49       		.uleb128 0x49
 1265 0061 13       		.uleb128 0x13
ARM GAS  /tmp/ccf5BN3v.s 			page 43


 1266 0062 38       		.uleb128 0x38
 1267 0063 0A       		.uleb128 0xa
 1268 0064 00       		.byte	0
 1269 0065 00       		.byte	0
 1270 0066 09       		.uleb128 0x9
 1271 0067 0D       		.uleb128 0xd
 1272 0068 00       		.byte	0
 1273 0069 03       		.uleb128 0x3
 1274 006a 08       		.uleb128 0x8
 1275 006b 3A       		.uleb128 0x3a
 1276 006c 0B       		.uleb128 0xb
 1277 006d 3B       		.uleb128 0x3b
 1278 006e 0B       		.uleb128 0xb
 1279 006f 39       		.uleb128 0x39
 1280 0070 0B       		.uleb128 0xb
 1281 0071 49       		.uleb128 0x49
 1282 0072 13       		.uleb128 0x13
 1283 0073 38       		.uleb128 0x38
 1284 0074 0A       		.uleb128 0xa
 1285 0075 00       		.byte	0
 1286 0076 00       		.byte	0
 1287 0077 0A       		.uleb128 0xa
 1288 0078 01       		.uleb128 0x1
 1289 0079 01       		.byte	0x1
 1290 007a 49       		.uleb128 0x49
 1291 007b 13       		.uleb128 0x13
 1292 007c 01       		.uleb128 0x1
 1293 007d 13       		.uleb128 0x13
 1294 007e 00       		.byte	0
 1295 007f 00       		.byte	0
 1296 0080 0B       		.uleb128 0xb
 1297 0081 21       		.uleb128 0x21
 1298 0082 00       		.byte	0
 1299 0083 49       		.uleb128 0x49
 1300 0084 13       		.uleb128 0x13
 1301 0085 2F       		.uleb128 0x2f
 1302 0086 0B       		.uleb128 0xb
 1303 0087 00       		.byte	0
 1304 0088 00       		.byte	0
 1305 0089 0C       		.uleb128 0xc
 1306 008a 34       		.uleb128 0x34
 1307 008b 00       		.byte	0
 1308 008c 03       		.uleb128 0x3
 1309 008d 0E       		.uleb128 0xe
 1310 008e 3A       		.uleb128 0x3a
 1311 008f 0B       		.uleb128 0xb
 1312 0090 3B       		.uleb128 0x3b
 1313 0091 0B       		.uleb128 0xb
 1314 0092 39       		.uleb128 0x39
 1315 0093 0B       		.uleb128 0xb
 1316 0094 49       		.uleb128 0x49
 1317 0095 13       		.uleb128 0x13
 1318 0096 3F       		.uleb128 0x3f
 1319 0097 0C       		.uleb128 0xc
 1320 0098 3C       		.uleb128 0x3c
 1321 0099 0C       		.uleb128 0xc
 1322 009a 00       		.byte	0
ARM GAS  /tmp/ccf5BN3v.s 			page 44


 1323 009b 00       		.byte	0
 1324 009c 0D       		.uleb128 0xd
 1325 009d 04       		.uleb128 0x4
 1326 009e 01       		.byte	0x1
 1327 009f 3E       		.uleb128 0x3e
 1328 00a0 0B       		.uleb128 0xb
 1329 00a1 0B       		.uleb128 0xb
 1330 00a2 0B       		.uleb128 0xb
 1331 00a3 49       		.uleb128 0x49
 1332 00a4 13       		.uleb128 0x13
 1333 00a5 3A       		.uleb128 0x3a
 1334 00a6 0B       		.uleb128 0xb
 1335 00a7 3B       		.uleb128 0x3b
 1336 00a8 05       		.uleb128 0x5
 1337 00a9 39       		.uleb128 0x39
 1338 00aa 0B       		.uleb128 0xb
 1339 00ab 01       		.uleb128 0x1
 1340 00ac 13       		.uleb128 0x13
 1341 00ad 00       		.byte	0
 1342 00ae 00       		.byte	0
 1343 00af 0E       		.uleb128 0xe
 1344 00b0 28       		.uleb128 0x28
 1345 00b1 00       		.byte	0
 1346 00b2 03       		.uleb128 0x3
 1347 00b3 0E       		.uleb128 0xe
 1348 00b4 1C       		.uleb128 0x1c
 1349 00b5 0B       		.uleb128 0xb
 1350 00b6 00       		.byte	0
 1351 00b7 00       		.byte	0
 1352 00b8 0F       		.uleb128 0xf
 1353 00b9 28       		.uleb128 0x28
 1354 00ba 00       		.byte	0
 1355 00bb 03       		.uleb128 0x3
 1356 00bc 08       		.uleb128 0x8
 1357 00bd 1C       		.uleb128 0x1c
 1358 00be 0B       		.uleb128 0xb
 1359 00bf 00       		.byte	0
 1360 00c0 00       		.byte	0
 1361 00c1 10       		.uleb128 0x10
 1362 00c2 13       		.uleb128 0x13
 1363 00c3 01       		.byte	0x1
 1364 00c4 0B       		.uleb128 0xb
 1365 00c5 0B       		.uleb128 0xb
 1366 00c6 3A       		.uleb128 0x3a
 1367 00c7 0B       		.uleb128 0xb
 1368 00c8 3B       		.uleb128 0x3b
 1369 00c9 05       		.uleb128 0x5
 1370 00ca 39       		.uleb128 0x39
 1371 00cb 0B       		.uleb128 0xb
 1372 00cc 01       		.uleb128 0x1
 1373 00cd 13       		.uleb128 0x13
 1374 00ce 00       		.byte	0
 1375 00cf 00       		.byte	0
 1376 00d0 11       		.uleb128 0x11
 1377 00d1 0D       		.uleb128 0xd
 1378 00d2 00       		.byte	0
 1379 00d3 03       		.uleb128 0x3
ARM GAS  /tmp/ccf5BN3v.s 			page 45


 1380 00d4 08       		.uleb128 0x8
 1381 00d5 3A       		.uleb128 0x3a
 1382 00d6 0B       		.uleb128 0xb
 1383 00d7 3B       		.uleb128 0x3b
 1384 00d8 05       		.uleb128 0x5
 1385 00d9 39       		.uleb128 0x39
 1386 00da 0B       		.uleb128 0xb
 1387 00db 49       		.uleb128 0x49
 1388 00dc 13       		.uleb128 0x13
 1389 00dd 38       		.uleb128 0x38
 1390 00de 0A       		.uleb128 0xa
 1391 00df 00       		.byte	0
 1392 00e0 00       		.byte	0
 1393 00e1 12       		.uleb128 0x12
 1394 00e2 0D       		.uleb128 0xd
 1395 00e3 00       		.byte	0
 1396 00e4 03       		.uleb128 0x3
 1397 00e5 0E       		.uleb128 0xe
 1398 00e6 3A       		.uleb128 0x3a
 1399 00e7 0B       		.uleb128 0xb
 1400 00e8 3B       		.uleb128 0x3b
 1401 00e9 05       		.uleb128 0x5
 1402 00ea 39       		.uleb128 0x39
 1403 00eb 0B       		.uleb128 0xb
 1404 00ec 49       		.uleb128 0x49
 1405 00ed 13       		.uleb128 0x13
 1406 00ee 38       		.uleb128 0x38
 1407 00ef 0A       		.uleb128 0xa
 1408 00f0 00       		.byte	0
 1409 00f1 00       		.byte	0
 1410 00f2 13       		.uleb128 0x13
 1411 00f3 16       		.uleb128 0x16
 1412 00f4 00       		.byte	0
 1413 00f5 03       		.uleb128 0x3
 1414 00f6 0E       		.uleb128 0xe
 1415 00f7 3A       		.uleb128 0x3a
 1416 00f8 0B       		.uleb128 0xb
 1417 00f9 3B       		.uleb128 0x3b
 1418 00fa 05       		.uleb128 0x5
 1419 00fb 39       		.uleb128 0x39
 1420 00fc 0B       		.uleb128 0xb
 1421 00fd 49       		.uleb128 0x49
 1422 00fe 13       		.uleb128 0x13
 1423 00ff 00       		.byte	0
 1424 0100 00       		.byte	0
 1425 0101 14       		.uleb128 0x14
 1426 0102 34       		.uleb128 0x34
 1427 0103 00       		.byte	0
 1428 0104 47       		.uleb128 0x47
 1429 0105 13       		.uleb128 0x13
 1430 0106 3A       		.uleb128 0x3a
 1431 0107 0B       		.uleb128 0xb
 1432 0108 3B       		.uleb128 0x3b
 1433 0109 0B       		.uleb128 0xb
 1434 010a 39       		.uleb128 0x39
 1435 010b 0B       		.uleb128 0xb
 1436 010c 02       		.uleb128 0x2
ARM GAS  /tmp/ccf5BN3v.s 			page 46


 1437 010d 0A       		.uleb128 0xa
 1438 010e 00       		.byte	0
 1439 010f 00       		.byte	0
 1440 0110 15       		.uleb128 0x15
 1441 0111 34       		.uleb128 0x34
 1442 0112 00       		.byte	0
 1443 0113 03       		.uleb128 0x3
 1444 0114 0E       		.uleb128 0xe
 1445 0115 3A       		.uleb128 0x3a
 1446 0116 0B       		.uleb128 0xb
 1447 0117 3B       		.uleb128 0x3b
 1448 0118 0B       		.uleb128 0xb
 1449 0119 39       		.uleb128 0x39
 1450 011a 0B       		.uleb128 0xb
 1451 011b 49       		.uleb128 0x49
 1452 011c 13       		.uleb128 0x13
 1453 011d 3F       		.uleb128 0x3f
 1454 011e 0C       		.uleb128 0xc
 1455 011f 02       		.uleb128 0x2
 1456 0120 0A       		.uleb128 0xa
 1457 0121 00       		.byte	0
 1458 0122 00       		.byte	0
 1459 0123 16       		.uleb128 0x16
 1460 0124 2E       		.uleb128 0x2e
 1461 0125 01       		.byte	0x1
 1462 0126 03       		.uleb128 0x3
 1463 0127 0E       		.uleb128 0xe
 1464 0128 3A       		.uleb128 0x3a
 1465 0129 0B       		.uleb128 0xb
 1466 012a 3B       		.uleb128 0x3b
 1467 012b 05       		.uleb128 0x5
 1468 012c 39       		.uleb128 0x39
 1469 012d 0B       		.uleb128 0xb
 1470 012e 27       		.uleb128 0x27
 1471 012f 0C       		.uleb128 0xc
 1472 0130 20       		.uleb128 0x20
 1473 0131 0B       		.uleb128 0xb
 1474 0132 01       		.uleb128 0x1
 1475 0133 13       		.uleb128 0x13
 1476 0134 00       		.byte	0
 1477 0135 00       		.byte	0
 1478 0136 17       		.uleb128 0x17
 1479 0137 34       		.uleb128 0x34
 1480 0138 00       		.byte	0
 1481 0139 03       		.uleb128 0x3
 1482 013a 0E       		.uleb128 0xe
 1483 013b 3A       		.uleb128 0x3a
 1484 013c 0B       		.uleb128 0xb
 1485 013d 3B       		.uleb128 0x3b
 1486 013e 05       		.uleb128 0x5
 1487 013f 39       		.uleb128 0x39
 1488 0140 0B       		.uleb128 0xb
 1489 0141 49       		.uleb128 0x49
 1490 0142 13       		.uleb128 0x13
 1491 0143 00       		.byte	0
 1492 0144 00       		.byte	0
 1493 0145 18       		.uleb128 0x18
ARM GAS  /tmp/ccf5BN3v.s 			page 47


 1494 0146 2E       		.uleb128 0x2e
 1495 0147 00       		.byte	0
 1496 0148 03       		.uleb128 0x3
 1497 0149 0E       		.uleb128 0xe
 1498 014a 3A       		.uleb128 0x3a
 1499 014b 0B       		.uleb128 0xb
 1500 014c 3B       		.uleb128 0x3b
 1501 014d 05       		.uleb128 0x5
 1502 014e 39       		.uleb128 0x39
 1503 014f 0B       		.uleb128 0xb
 1504 0150 27       		.uleb128 0x27
 1505 0151 0C       		.uleb128 0xc
 1506 0152 20       		.uleb128 0x20
 1507 0153 0B       		.uleb128 0xb
 1508 0154 00       		.byte	0
 1509 0155 00       		.byte	0
 1510 0156 19       		.uleb128 0x19
 1511 0157 2E       		.uleb128 0x2e
 1512 0158 01       		.byte	0x1
 1513 0159 3F       		.uleb128 0x3f
 1514 015a 0C       		.uleb128 0xc
 1515 015b 03       		.uleb128 0x3
 1516 015c 0E       		.uleb128 0xe
 1517 015d 3A       		.uleb128 0x3a
 1518 015e 0B       		.uleb128 0xb
 1519 015f 3B       		.uleb128 0x3b
 1520 0160 05       		.uleb128 0x5
 1521 0161 39       		.uleb128 0x39
 1522 0162 0B       		.uleb128 0xb
 1523 0163 27       		.uleb128 0x27
 1524 0164 0C       		.uleb128 0xc
 1525 0165 11       		.uleb128 0x11
 1526 0166 01       		.uleb128 0x1
 1527 0167 12       		.uleb128 0x12
 1528 0168 01       		.uleb128 0x1
 1529 0169 40       		.uleb128 0x40
 1530 016a 0A       		.uleb128 0xa
 1531 016b 9742     		.uleb128 0x2117
 1532 016d 0C       		.uleb128 0xc
 1533 016e 01       		.uleb128 0x1
 1534 016f 13       		.uleb128 0x13
 1535 0170 00       		.byte	0
 1536 0171 00       		.byte	0
 1537 0172 1A       		.uleb128 0x1a
 1538 0173 34       		.uleb128 0x34
 1539 0174 00       		.byte	0
 1540 0175 03       		.uleb128 0x3
 1541 0176 08       		.uleb128 0x8
 1542 0177 3A       		.uleb128 0x3a
 1543 0178 0B       		.uleb128 0xb
 1544 0179 3B       		.uleb128 0x3b
 1545 017a 05       		.uleb128 0x5
 1546 017b 39       		.uleb128 0x39
 1547 017c 0B       		.uleb128 0xb
 1548 017d 49       		.uleb128 0x49
 1549 017e 13       		.uleb128 0x13
 1550 017f 02       		.uleb128 0x2
ARM GAS  /tmp/ccf5BN3v.s 			page 48


 1551 0180 06       		.uleb128 0x6
 1552 0181 B742     		.uleb128 0x2137
 1553 0183 06       		.uleb128 0x6
 1554 0184 00       		.byte	0
 1555 0185 00       		.byte	0
 1556 0186 1B       		.uleb128 0x1b
 1557 0187 34       		.uleb128 0x34
 1558 0188 00       		.byte	0
 1559 0189 03       		.uleb128 0x3
 1560 018a 0E       		.uleb128 0xe
 1561 018b 3A       		.uleb128 0x3a
 1562 018c 0B       		.uleb128 0xb
 1563 018d 3B       		.uleb128 0x3b
 1564 018e 05       		.uleb128 0x5
 1565 018f 39       		.uleb128 0x39
 1566 0190 0B       		.uleb128 0xb
 1567 0191 49       		.uleb128 0x49
 1568 0192 13       		.uleb128 0x13
 1569 0193 02       		.uleb128 0x2
 1570 0194 06       		.uleb128 0x6
 1571 0195 B742     		.uleb128 0x2137
 1572 0197 06       		.uleb128 0x6
 1573 0198 00       		.byte	0
 1574 0199 00       		.byte	0
 1575 019a 1C       		.uleb128 0x1c
 1576 019b 2E       		.uleb128 0x2e
 1577 019c 01       		.byte	0x1
 1578 019d 3F       		.uleb128 0x3f
 1579 019e 0C       		.uleb128 0xc
 1580 019f 03       		.uleb128 0x3
 1581 01a0 0E       		.uleb128 0xe
 1582 01a1 3A       		.uleb128 0x3a
 1583 01a2 0B       		.uleb128 0xb
 1584 01a3 3B       		.uleb128 0x3b
 1585 01a4 0B       		.uleb128 0xb
 1586 01a5 39       		.uleb128 0x39
 1587 01a6 0B       		.uleb128 0xb
 1588 01a7 27       		.uleb128 0x27
 1589 01a8 0C       		.uleb128 0xc
 1590 01a9 11       		.uleb128 0x11
 1591 01aa 01       		.uleb128 0x1
 1592 01ab 12       		.uleb128 0x12
 1593 01ac 01       		.uleb128 0x1
 1594 01ad 40       		.uleb128 0x40
 1595 01ae 06       		.uleb128 0x6
 1596 01af 9742     		.uleb128 0x2117
 1597 01b1 0C       		.uleb128 0xc
 1598 01b2 00       		.byte	0
 1599 01b3 00       		.byte	0
 1600 01b4 1D       		.uleb128 0x1d
 1601 01b5 1D       		.uleb128 0x1d
 1602 01b6 01       		.byte	0x1
 1603 01b7 31       		.uleb128 0x31
 1604 01b8 13       		.uleb128 0x13
 1605 01b9 52       		.uleb128 0x52
 1606 01ba 01       		.uleb128 0x1
 1607 01bb B842     		.uleb128 0x2138
ARM GAS  /tmp/ccf5BN3v.s 			page 49


 1608 01bd 0B       		.uleb128 0xb
 1609 01be 11       		.uleb128 0x11
 1610 01bf 01       		.uleb128 0x1
 1611 01c0 12       		.uleb128 0x12
 1612 01c1 01       		.uleb128 0x1
 1613 01c2 58       		.uleb128 0x58
 1614 01c3 0B       		.uleb128 0xb
 1615 01c4 59       		.uleb128 0x59
 1616 01c5 05       		.uleb128 0x5
 1617 01c6 57       		.uleb128 0x57
 1618 01c7 0B       		.uleb128 0xb
 1619 01c8 00       		.byte	0
 1620 01c9 00       		.byte	0
 1621 01ca 1E       		.uleb128 0x1e
 1622 01cb 34       		.uleb128 0x34
 1623 01cc 00       		.byte	0
 1624 01cd 31       		.uleb128 0x31
 1625 01ce 13       		.uleb128 0x13
 1626 01cf 02       		.uleb128 0x2
 1627 01d0 0A       		.uleb128 0xa
 1628 01d1 00       		.byte	0
 1629 01d2 00       		.byte	0
 1630 01d3 00       		.byte	0
 1631              		.section	.debug_loc,"",%progbits
 1632              	.Ldebug_loc0:
 1633              	.LVUS1:
 1634 0000 02       		.uleb128 .LVU102
 1635 0001 00       		.uleb128 .LVU104
 1636 0002 00       		.uleb128 .LVU104
 1637 0003 00       		.uleb128 .LVU106
 1638 0004 00       		.uleb128 .LVU106
 1639 0005 00       		.uleb128 .LVU109
 1640 0006 00       		.uleb128 .LVU125
 1641 0007 00       		.uleb128 .LVU127
 1642 0008 00       		.uleb128 .LVU134
 1643 0009 00       		.uleb128 .LVU135
 1644              	.LLST1:
 1645 000a F0000000 		.4byte	.LVL0-.Ltext0
 1646 000e F4000000 		.4byte	.LVL1-.Ltext0
 1647 0012 0200     		.2byte	0x2
 1648 0014 30       		.byte	0x30
 1649 0015 9F       		.byte	0x9f
 1650 0016 F4000000 		.4byte	.LVL1-.Ltext0
 1651 001a F8000000 		.4byte	.LVL2-.Ltext0
 1652 001e 0500     		.2byte	0x5
 1653 0020 73       		.byte	0x73
 1654 0021 00       		.sleb128 0
 1655 0022 3C       		.byte	0x3c
 1656 0023 1A       		.byte	0x1a
 1657 0024 9F       		.byte	0x9f
 1658 0025 F8000000 		.4byte	.LVL2-.Ltext0
 1659 0029 FE000000 		.4byte	.LVL3-.Ltext0
 1660 002d 0100     		.2byte	0x1
 1661 002f 53       		.byte	0x53
 1662 0030 1A010000 		.4byte	.LVL9-.Ltext0
 1663 0034 1E010000 		.4byte	.LVL10-.Ltext0
 1664 0038 0100     		.2byte	0x1
ARM GAS  /tmp/ccf5BN3v.s 			page 50


 1665 003a 52       		.byte	0x52
 1666 003b 2C010000 		.4byte	.LVL13-.Ltext0
 1667 003f 2E010000 		.4byte	.LVL14-.Ltext0
 1668 0043 0100     		.2byte	0x1
 1669 0045 53       		.byte	0x53
 1670 0046 00000000 		.4byte	0
 1671 004a 00000000 		.4byte	0
 1672              	.LVUS2:
 1673 004e 02       		.uleb128 .LVU102
 1674 004f 00       		.uleb128 .LVU109
 1675 0050 00       		.uleb128 .LVU109
 1676 0051 00       		.uleb128 .LVU113
 1677 0052 00       		.uleb128 .LVU115
 1678 0053 00       		.uleb128 .LVU120
 1679 0054 00       		.uleb128 .LVU129
 1680 0055 00       		.uleb128 .LVU134
 1681 0056 00       		.uleb128 .LVU134
 1682 0057 00       		.uleb128 0
 1683              	.LLST2:
 1684 0058 F0000000 		.4byte	.LVL0-.Ltext0
 1685 005c FE000000 		.4byte	.LVL3-.Ltext0
 1686 0060 0200     		.2byte	0x2
 1687 0062 30       		.byte	0x30
 1688 0063 9F       		.byte	0x9f
 1689 0064 FE000000 		.4byte	.LVL3-.Ltext0
 1690 0068 04010000 		.4byte	.LVL5-.Ltext0
 1691 006c 0700     		.2byte	0x7
 1692 006e 73       		.byte	0x73
 1693 006f 00       		.sleb128 0
 1694 0070 4E       		.byte	0x4e
 1695 0071 41       		.byte	0x41
 1696 0072 24       		.byte	0x24
 1697 0073 1A       		.byte	0x1a
 1698 0074 9F       		.byte	0x9f
 1699 0075 0A010000 		.4byte	.LVL6-.Ltext0
 1700 0079 10010000 		.4byte	.LVL8-.Ltext0
 1701 007d 0100     		.2byte	0x1
 1702 007f 53       		.byte	0x53
 1703 0080 22010000 		.4byte	.LVL11-.Ltext0
 1704 0084 2C010000 		.4byte	.LVL13-.Ltext0
 1705 0088 0100     		.2byte	0x1
 1706 008a 53       		.byte	0x53
 1707 008b 2C010000 		.4byte	.LVL13-.Ltext0
 1708 008f 44010000 		.4byte	.LFE30-.Ltext0
 1709 0093 0200     		.2byte	0x2
 1710 0095 30       		.byte	0x30
 1711 0096 9F       		.byte	0x9f
 1712 0097 00000000 		.4byte	0
 1713 009b 00000000 		.4byte	0
 1714              	.LVUS3:
 1715 009f 02       		.uleb128 .LVU102
 1716 00a0 00       		.uleb128 .LVU111
 1717 00a1 00       		.uleb128 .LVU111
 1718 00a2 00       		.uleb128 .LVU117
 1719 00a3 00       		.uleb128 .LVU129
 1720 00a4 00       		.uleb128 .LVU131
 1721 00a5 00       		.uleb128 .LVU134
ARM GAS  /tmp/ccf5BN3v.s 			page 51


 1722 00a6 00       		.uleb128 0
 1723              	.LLST3:
 1724 00a7 F0000000 		.4byte	.LVL0-.Ltext0
 1725 00ab 00010000 		.4byte	.LVL4-.Ltext0
 1726 00af 0200     		.2byte	0x2
 1727 00b1 30       		.byte	0x30
 1728 00b2 9F       		.byte	0x9f
 1729 00b3 00010000 		.4byte	.LVL4-.Ltext0
 1730 00b7 0C010000 		.4byte	.LVL7-.Ltext0
 1731 00bb 0700     		.2byte	0x7
 1732 00bd 71       		.byte	0x71
 1733 00be 00       		.sleb128 0
 1734 00bf 40       		.byte	0x40
 1735 00c0 3C       		.byte	0x3c
 1736 00c1 24       		.byte	0x24
 1737 00c2 1A       		.byte	0x1a
 1738 00c3 9F       		.byte	0x9f
 1739 00c4 22010000 		.4byte	.LVL11-.Ltext0
 1740 00c8 24010000 		.4byte	.LVL12-.Ltext0
 1741 00cc 0700     		.2byte	0x7
 1742 00ce 71       		.byte	0x71
 1743 00cf 00       		.sleb128 0
 1744 00d0 40       		.byte	0x40
 1745 00d1 3C       		.byte	0x3c
 1746 00d2 24       		.byte	0x24
 1747 00d3 1A       		.byte	0x1a
 1748 00d4 9F       		.byte	0x9f
 1749 00d5 2C010000 		.4byte	.LVL13-.Ltext0
 1750 00d9 44010000 		.4byte	.LFE30-.Ltext0
 1751 00dd 0200     		.2byte	0x2
 1752 00df 30       		.byte	0x30
 1753 00e0 9F       		.byte	0x9f
 1754 00e1 00000000 		.4byte	0
 1755 00e5 00000000 		.4byte	0
 1756              	.LLST0:
 1757 00e9 00000000 		.4byte	.LFB29-.Ltext0
 1758 00ed 04000000 		.4byte	.LCFI0-.Ltext0
 1759 00f1 0200     		.2byte	0x2
 1760 00f3 7D       		.byte	0x7d
 1761 00f4 00       		.sleb128 0
 1762 00f5 04000000 		.4byte	.LCFI0-.Ltext0
 1763 00f9 DC000000 		.4byte	.LCFI1-.Ltext0
 1764 00fd 0200     		.2byte	0x2
 1765 00ff 7D       		.byte	0x7d
 1766 0100 08       		.sleb128 8
 1767 0101 DC000000 		.4byte	.LCFI1-.Ltext0
 1768 0105 F0000000 		.4byte	.LFE29-.Ltext0
 1769 0109 0200     		.2byte	0x2
 1770 010b 7D       		.byte	0x7d
 1771 010c 00       		.sleb128 0
 1772 010d 00000000 		.4byte	0
 1773 0111 00000000 		.4byte	0
 1774              		.section	.debug_aranges,"",%progbits
 1775 0000 1C000000 		.4byte	0x1c
 1776 0004 0200     		.2byte	0x2
 1777 0006 00000000 		.4byte	.Ldebug_info0
 1778 000a 04       		.byte	0x4
ARM GAS  /tmp/ccf5BN3v.s 			page 52


 1779 000b 00       		.byte	0
 1780 000c 0000     		.2byte	0
 1781 000e 0000     		.2byte	0
 1782 0010 00000000 		.4byte	.Ltext0
 1783 0014 44010000 		.4byte	.Letext0-.Ltext0
 1784 0018 00000000 		.4byte	0
 1785 001c 00000000 		.4byte	0
 1786              		.section	.debug_line,"",%progbits
 1787              	.Ldebug_line0:
 1788 0000 60030000 		.section	.debug_str,"MS",%progbits,1
 1788      03001C01 
 1788      00000201 
 1788      FB0E0D00 
 1788      01010101 
 1789              	.LASF44:
 1790 0000 5243435F 		.ascii	"RCC_TypeDef\000"
 1790      54797065 
 1790      44656600 
 1791              	.LASF37:
 1792 000c 41504231 		.ascii	"APB1RSTR\000"
 1792      52535452 
 1792      00
 1793              	.LASF52:
 1794 0015 2E2E2F73 		.ascii	"../stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F1"
 1794      746D3332 
 1794      66313078 
 1794      5F6C6962 
 1794      2F434D53 
 1795 0048 30782F73 		.ascii	"0x/system_stm32f10x.c\000"
 1795      79737465 
 1795      6D5F7374 
 1795      6D333266 
 1795      3130782E 
 1796              	.LASF41:
 1797 005e 42444352 		.ascii	"BDCR\000"
 1797      00
 1798              	.LASF7:
 1799 0063 5F5F7569 		.ascii	"__uint32_t\000"
 1799      6E743332 
 1799      5F7400
 1800              	.LASF4:
 1801 006e 5F5F7569 		.ascii	"__uint16_t\000"
 1801      6E743136 
 1801      5F7400
 1802              	.LASF48:
 1803 0079 48534553 		.ascii	"HSEStatus\000"
 1803      74617475 
 1803      7300
 1804              	.LASF51:
 1805 0083 474E5520 		.ascii	"GNU C17 13.2.0 -mcpu=cortex-m3 -mthumb -mfloat-abi="
 1805      43313720 
 1805      31332E32 
 1805      2E30202D 
 1805      6D637075 
 1806 00b6 736F6674 		.ascii	"soft -march=armv7-m -g -gdwarf-2 -Os -fomit-frame-p"
 1806      202D6D61 
 1806      7263683D 
ARM GAS  /tmp/ccf5BN3v.s 			page 53


 1806      61726D76 
 1806      372D6D20 
 1807 00e9 6F696E74 		.ascii	"ointer\000"
 1807      657200
 1808              	.LASF15:
 1809 00f0 43505549 		.ascii	"CPUID\000"
 1809      4400
 1810              	.LASF30:
 1811 00f6 4B455952 		.ascii	"KEYR\000"
 1811      00
 1812              	.LASF35:
 1813 00fb 43464752 		.ascii	"CFGR\000"
 1813      00
 1814              	.LASF12:
 1815 0100 75696E74 		.ascii	"uint8_t\000"
 1815      385F7400 
 1816              	.LASF28:
 1817 0108 5343425F 		.ascii	"SCB_Type\000"
 1817      54797065 
 1817      00
 1818              	.LASF40:
 1819 0111 41504231 		.ascii	"APB1ENR\000"
 1819      454E5200 
 1820              	.LASF14:
 1821 0119 75696E74 		.ascii	"uint32_t\000"
 1821      33325F74 
 1821      00
 1822              	.LASF2:
 1823 0122 73686F72 		.ascii	"short int\000"
 1823      7420696E 
 1823      7400
 1824              	.LASF16:
 1825 012c 49435352 		.ascii	"ICSR\000"
 1825      00
 1826              	.LASF31:
 1827 0131 4F50544B 		.ascii	"OPTKEYR\000"
 1827      45595200 
 1828              	.LASF42:
 1829 0139 41484252 		.ascii	"AHBRSTR\000"
 1829      53545200 
 1830              	.LASF9:
 1831 0141 6C6F6E67 		.ascii	"long long int\000"
 1831      206C6F6E 
 1831      6720696E 
 1831      7400
 1832              	.LASF24:
 1833 014f 42464152 		.ascii	"BFAR\000"
 1833      00
 1834              	.LASF6:
 1835 0154 6C6F6E67 		.ascii	"long int\000"
 1835      20696E74 
 1835      00
 1836              	.LASF43:
 1837 015d 43464752 		.ascii	"CFGR2\000"
 1837      3200
 1838              	.LASF49:
 1839 0163 706C6C6D 		.ascii	"pllmull\000"
ARM GAS  /tmp/ccf5BN3v.s 			page 54


 1839      756C6C00 
 1840              	.LASF38:
 1841 016b 41484245 		.ascii	"AHBENR\000"
 1841      4E5200
 1842              	.LASF36:
 1843 0172 41504232 		.ascii	"APB2RSTR\000"
 1843      52535452 
 1843      00
 1844              	.LASF3:
 1845 017b 5F5F7569 		.ascii	"__uint8_t\000"
 1845      6E74385F 
 1845      7400
 1846              	.LASF33:
 1847 0185 57525052 		.ascii	"WRPR\000"
 1847      00
 1848              	.LASF20:
 1849 018a 43465352 		.ascii	"CFSR\000"
 1849      00
 1850              	.LASF54:
 1851 018f 53657453 		.ascii	"SetSysClockTo72\000"
 1851      7973436C 
 1851      6F636B54 
 1851      6F373200 
 1852              	.LASF50:
 1853 019f 706C6C73 		.ascii	"pllsource\000"
 1853      6F757263 
 1853      6500
 1854              	.LASF18:
 1855 01a9 41495243 		.ascii	"AIRCR\000"
 1855      5200
 1856              	.LASF1:
 1857 01af 756E7369 		.ascii	"unsigned char\000"
 1857      676E6564 
 1857      20636861 
 1857      7200
 1858              	.LASF39:
 1859 01bd 41504232 		.ascii	"APB2ENR\000"
 1859      454E5200 
 1860              	.LASF47:
 1861 01c5 53746172 		.ascii	"StartUpCounter\000"
 1861      74557043 
 1861      6F756E74 
 1861      657200
 1862              	.LASF0:
 1863 01d4 7369676E 		.ascii	"signed char\000"
 1863      65642063 
 1863      68617200 
 1864              	.LASF10:
 1865 01e0 6C6F6E67 		.ascii	"long long unsigned int\000"
 1865      206C6F6E 
 1865      6720756E 
 1865      7369676E 
 1865      65642069 
 1866              	.LASF19:
 1867 01f7 53484353 		.ascii	"SHCSR\000"
 1867      5200
 1868              	.LASF11:
ARM GAS  /tmp/ccf5BN3v.s 			page 55


 1869 01fd 756E7369 		.ascii	"unsigned int\000"
 1869      676E6564 
 1869      20696E74 
 1869      00
 1870              	.LASF13:
 1871 020a 75696E74 		.ascii	"uint16_t\000"
 1871      31365F74 
 1871      00
 1872              	.LASF23:
 1873 0213 4D4D4641 		.ascii	"MMFAR\000"
 1873      5200
 1874              	.LASF57:
 1875 0219 53797374 		.ascii	"SystemInit\000"
 1875      656D496E 
 1875      697400
 1876              	.LASF5:
 1877 0224 73686F72 		.ascii	"short unsigned int\000"
 1877      7420756E 
 1877      7369676E 
 1877      65642069 
 1877      6E7400
 1878              	.LASF17:
 1879 0237 56544F52 		.ascii	"VTOR\000"
 1879      00
 1880              	.LASF56:
 1881 023c 53797374 		.ascii	"SystemCoreClockUpdate\000"
 1881      656D436F 
 1881      7265436C 
 1881      6F636B55 
 1881      70646174 
 1882              	.LASF27:
 1883 0252 49534152 		.ascii	"ISAR\000"
 1883      00
 1884              	.LASF22:
 1885 0257 44465352 		.ascii	"DFSR\000"
 1885      00
 1886              	.LASF45:
 1887 025c 53797374 		.ascii	"SystemCoreClock\000"
 1887      656D436F 
 1887      7265436C 
 1887      6F636B00 
 1888              	.LASF21:
 1889 026c 48465352 		.ascii	"HFSR\000"
 1889      00
 1890              	.LASF26:
 1891 0271 4D4D4652 		.ascii	"MMFR\000"
 1891      00
 1892              	.LASF46:
 1893 0276 41484250 		.ascii	"AHBPrescTable\000"
 1893      72657363 
 1893      5461626C 
 1893      6500
 1894              	.LASF55:
 1895 0284 53657453 		.ascii	"SetSysClock\000"
 1895      7973436C 
 1895      6F636B00 
 1896              	.LASF8:
ARM GAS  /tmp/ccf5BN3v.s 			page 56


 1897 0290 6C6F6E67 		.ascii	"long unsigned int\000"
 1897      20756E73 
 1897      69676E65 
 1897      6420696E 
 1897      7400
 1898              	.LASF29:
 1899 02a2 52455345 		.ascii	"RESET\000"
 1899      5400
 1900              	.LASF25:
 1901 02a8 41465352 		.ascii	"AFSR\000"
 1901      00
 1902              	.LASF32:
 1903 02ad 52455345 		.ascii	"RESERVED\000"
 1903      52564544 
 1903      00
 1904              	.LASF34:
 1905 02b6 464C4153 		.ascii	"FLASH_TypeDef\000"
 1905      485F5479 
 1905      70654465 
 1905      6600
 1906              	.LASF53:
 1907 02c4 2F686F6D 		.ascii	"/home/me/Codigos/6-Stm32_GCC_FreeRTOS10.2.1/3-ComPr"
 1907      652F6D65 
 1907      2F436F64 
 1907      69676F73 
 1907      2F362D53 
 1908 02f7 6F636573 		.ascii	"ocessos\000"
 1908      736F7300 
 1909              		.ident	"GCC: (Arch Repository) 13.2.0"
ARM GAS  /tmp/ccf5BN3v.s 			page 57


DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32f10x.c
     /tmp/ccf5BN3v.s:24     .text:00000000 $t
     /tmp/ccf5BN3v.s:30     .text:00000000 SystemInit
     /tmp/ccf5BN3v.s:307    .text:000000e0 $d
     /tmp/ccf5BN3v.s:314    .text:000000f0 $t
     /tmp/ccf5BN3v.s:320    .text:000000f0 SystemCoreClockUpdate
     /tmp/ccf5BN3v.s:434    .text:00000130 $d
     /tmp/ccf5BN3v.s:448    .rodata:00000000 AHBPrescTable
     /tmp/ccf5BN3v.s:456    .data:00000000 SystemCoreClock
     /tmp/ccf5BN3v.s:452    .data:00000000 $d

NO UNDEFINED SYMBOLS
