
---------- Begin Simulation Statistics ----------
final_tick                                 5090476000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  99080                       # Simulator instruction rate (inst/s)
host_mem_usage                                 868000                       # Number of bytes of host memory used
host_op_rate                                   112731                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   100.93                       # Real time elapsed on the host
host_tick_rate                               50436560                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000007                       # Number of instructions simulated
sim_ops                                      11377760                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005090                       # Number of seconds simulated
sim_ticks                                  5090476000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.824893                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1038117                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1039938                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             33687                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1510712                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 88                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             395                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              307                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1882033                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  157725                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           91                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2996037                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3002302                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             33247                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1493731                       # Number of branches committed
system.cpu.commit.bw_lim_events                908235                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             162                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1956108                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10030363                       # Number of instructions committed
system.cpu.commit.committedOps               11408116                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      9804705                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.163535                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.471582                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      7171486     73.14%     73.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       816999      8.33%     81.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       252054      2.57%     84.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       222655      2.27%     86.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       203417      2.07%     88.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        98866      1.01%     89.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        71785      0.73%     90.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        59208      0.60%     90.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       908235      9.26%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      9804705                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               109864                       # Number of function calls committed.
system.cpu.commit.int_insts                  10459677                       # Number of committed integer instructions.
system.cpu.commit.loads                       2765064                       # Number of loads committed
system.cpu.commit.membars                          71                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6770582     59.35%     59.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          207714      1.82%     61.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     61.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          20205      0.18%     61.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     61.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          37098      0.33%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            10      0.00%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc           17      0.00%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           3316      0.03%     61.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         20209      0.18%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              18      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              18      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               4      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             16      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2765064     24.24%     86.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1583821     13.88%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11408116                       # Class of committed instruction
system.cpu.commit.refs                        4348885                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     81296                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000007                       # Number of Instructions Simulated
system.cpu.committedOps                      11377760                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.018095                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.018095                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               6454060                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   461                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1006478                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               13761161                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1327268                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2010341                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  36119                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1555                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                238538                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1882033                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1191183                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       8188485                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 12763                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           59                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       12383730                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   71                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   73118                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.184858                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1841152                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1195930                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.216363                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           10066326                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.402566                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.704518                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7344393     72.96%     72.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   244132      2.43%     75.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   485646      4.82%     80.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   275434      2.74%     82.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   209445      2.08%     85.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   173815      1.73%     86.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    95910      0.95%     87.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   105764      1.05%     88.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1131787     11.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             10066326                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued        57023                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit        12981                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified        80230                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage         94618                       # number of prefetches that crossed the page
system.cpu.idleCycles                          114627                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                35433                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1636661                       # Number of branches executed
system.cpu.iew.exec_nop                         38484                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.250698                       # Inst execution rate
system.cpu.iew.exec_refs                      4949520                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1737790                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  616254                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3261743                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                198                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1021                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1837696                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            13403456                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3211730                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             55879                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12733295                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4482                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                801597                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  36119                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                806409                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         61609                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            33146                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          117                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          172                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       166980                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       496671                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       253872                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            172                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        16776                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          18657                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12985787                       # num instructions consuming a value
system.cpu.iew.wb_count                      12457601                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.601929                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7816516                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.223618                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12498281                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 16577964                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9626717                       # number of integer regfile writes
system.cpu.ipc                               0.982227                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.982227                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 6      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7455367     58.29%     58.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               243689      1.91%     60.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     60.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               26136      0.20%     60.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     60.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               45058      0.35%     60.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 10      0.00%     60.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc              17      0.00%     60.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                4358      0.03%     60.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              32701      0.26%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   24      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   22      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   23      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    4      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  19      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3235397     25.30%     86.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1746343     13.65%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12789178                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      221206                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017296                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   52553     23.76%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     71      0.03%     23.79% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     23.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     23.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     23.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     23.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   16      0.01%     23.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     23.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    22      0.01%     23.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   96      0.04%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     23.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 124813     56.42%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 43632     19.72%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               12901212                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           35664446                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     12350405                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          15175451                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   13364774                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12789178                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 198                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1987172                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             16827                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             36                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1669488                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10066326                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.270491                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.168831                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6636288     65.93%     65.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              615792      6.12%     72.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              613531      6.09%     78.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              563198      5.59%     83.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              439081      4.36%     88.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              401046      3.98%     92.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              317427      3.15%     95.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              249090      2.47%     97.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              230873      2.29%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10066326                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.256187                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 109166                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             218265                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       107196                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            176860                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             45814                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            98488                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3261743                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1837696                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9400471                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  60935                       # number of misc regfile writes
system.cpu.numCycles                         10180953                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1411308                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11629682                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 134407                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1466460                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 961289                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  8536                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              22106699                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               13602662                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13929625                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2098527                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1403233                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  36119                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               2542629                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2299888                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         17848747                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        2511283                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              47361                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1241139                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            200                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           108294                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     22224866                       # The number of ROB reads
system.cpu.rob.rob_writes                    26990289                       # The number of ROB writes
system.cpu.timesIdled                           10630                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    82044                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   85290                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    90                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        67772                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        168356                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       156270                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          156                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       313692                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            156                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              15801                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        62721                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5037                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27399                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27399                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15801                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         57384                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       211542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 211542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6778944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6778944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            100584                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  100584    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              100584                       # Request fanout histogram
system.membus.reqLayer0.occupancy           434271035                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          229983244                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5090476000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             61997                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       175687                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        37663                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10834                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38041                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38041                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         37791                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24206                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        57384                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        57384                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       113245                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       357869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                471114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      4829056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     11213632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               16042688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           67914                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4014144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           225336                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000697                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026387                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 225179     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    157      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             225336                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          311927857                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         122080464                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          56688995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5090476000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                25890                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                19900                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        11048                       # number of demand (read+write) hits
system.l2.demand_hits::total                    56838                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               25890                       # number of overall hits
system.l2.overall_hits::.cpu.data               19900                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        11048                       # number of overall hits
system.l2.overall_hits::total                   56838                       # number of overall hits
system.l2.demand_misses::.cpu.inst                834                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              42347                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.icache.prefetcher           19                       # number of demand (read+write) misses
system.l2.demand_misses::total                  43200                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               834                       # number of overall misses
system.l2.overall_misses::.cpu.data             42347                       # number of overall misses
system.l2.overall_misses::.cpu.icache.prefetcher           19                       # number of overall misses
system.l2.overall_misses::total                 43200                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     67124500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3901061000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.icache.prefetcher      1926461                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3970111961                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     67124500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3901061000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.icache.prefetcher      1926461                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3970111961                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            26724                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            62247                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        11067                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               100038                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           26724                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           62247                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        11067                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              100038                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.031208                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.680306                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.icache.prefetcher     0.001717                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.431836                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.031208                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.680306                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.icache.prefetcher     0.001717                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.431836                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80485.011990                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 92121.307294                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.icache.prefetcher 101392.684211                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91900.739838                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80485.011990                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 92121.307294                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.icache.prefetcher 101392.684211                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91900.739838                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               62721                       # number of writebacks
system.l2.writebacks::total                     62721                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           834                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         42347                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.icache.prefetcher           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             43200                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          834                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        42347                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.icache.prefetcher           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            43200                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     58784500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3477591000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.icache.prefetcher      1736461                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3538111961                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     58784500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3477591000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.icache.prefetcher      1736461                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3538111961                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.031208                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.680306                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.icache.prefetcher     0.001717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.431836                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.031208                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.680306                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.icache.prefetcher     0.001717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.431836                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70485.011990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82121.307294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.icache.prefetcher 91392.684211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81900.739838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70485.011990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82121.307294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 91392.684211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81900.739838                       # average overall mshr miss latency
system.l2.replacements                          67914                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       112966                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           112966                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       112966                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       112966                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        37662                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            37662                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        37662                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        37662                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10642                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10642                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           27399                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27399                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2607983500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2607983500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38041                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38041                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.720249                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.720249                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 95185.353480                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95185.353480                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        27399                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27399                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2333993500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2333993500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.720249                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.720249                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85185.353480                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85185.353480                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          25890                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher        11048                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              36938                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          834                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu.icache.prefetcher           19                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              853                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     67124500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.icache.prefetcher      1926461                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     69050961                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        26724                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher        11067                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          37791                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.031208                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.icache.prefetcher     0.001717                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.022572                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80485.011990                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.icache.prefetcher 101392.684211                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80950.716295                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          834                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.icache.prefetcher           19                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          853                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     58784500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.icache.prefetcher      1736461                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     60520961                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.031208                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.icache.prefetcher     0.001717                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.022572                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70485.011990                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 91392.684211                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70950.716295                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          9258                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9258                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        14948                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14948                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1293077500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1293077500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        24206                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         24206                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.617533                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.617533                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86505.050843                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86505.050843                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        14948                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14948                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1143597500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1143597500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.617533                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.617533                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76505.050843                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76505.050843                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data        57384                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           57384                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        57384                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         57384                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        57384                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        57384                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data   1115456250                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total   1115456250                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19438.454099                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19438.454099                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5090476000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31033.283516                       # Cycle average of tags in use
system.l2.tags.total_refs                      256307                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    100682                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.545708                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   16265.161766                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       194.382313                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     14559.443553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.icache.prefetcher    14.295884                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.496373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.444319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.icache.prefetcher     0.000436                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.947061                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32734                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          761                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7582                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24310                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001038                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.998962                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2610210                       # Number of tag accesses
system.l2.tags.data_accesses                  2610210                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5090476000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          53376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2710208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.icache.prefetcher         1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2764800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4014144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4014144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           42347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.icache.prefetcher           19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               43200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        62721                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              62721                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          10485463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         532407578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.icache.prefetcher       238877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             543131919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     10485463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10485463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      788559655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            788559655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      788559655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         10485463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        532407578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.icache.prefetcher       238877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1331691575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     62721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     42338.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.icache.prefetcher::samples        19.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000348394500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2543                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2543                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              124162                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              60926                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       43200                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      62721                       # Number of write requests accepted
system.mem_ctrls.readBursts                     43200                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    62721                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4094                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    951487508                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  215955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1761318758                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22029.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40779.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        14                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    30292                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   45049                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 43200                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                62721                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   31195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     30                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        30540                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    221.879240                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   142.273595                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.458859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12734     41.70%     41.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9832     32.19%     73.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3083     10.09%     83.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1295      4.24%     88.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          816      2.67%     90.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          370      1.21%     92.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          230      0.75%     92.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          232      0.76%     93.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1948      6.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        30540                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2543                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.983091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    100.643215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2542     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2543                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2543                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      24.655918                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.232839                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     32.582498                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23          2336     91.86%     91.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31             4      0.16%     92.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39            26      1.02%     93.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47             3      0.12%     93.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55            11      0.43%     93.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63             4      0.16%     93.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71             2      0.08%     93.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79             2      0.08%     93.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87            16      0.63%     94.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95             7      0.28%     94.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103            9      0.35%     95.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-111            5      0.20%     95.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119           36      1.42%     96.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127           11      0.43%     97.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135           29      1.14%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-143            5      0.20%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-151            5      0.20%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-159            3      0.12%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-175            3      0.12%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-183            1      0.04%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-191            3      0.12%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-199            2      0.08%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-215            1      0.04%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::216-223            1      0.04%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-231            3      0.12%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::232-239            1      0.04%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-247            2      0.08%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::248-255            3      0.12%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::264-271            2      0.08%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-279            1      0.04%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::296-303            2      0.08%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-311            1      0.04%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::312-319            1      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::328-335            1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-423            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2543                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2764224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4012800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2764800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4014144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       543.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       788.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    543.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    788.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5090387500                       # Total gap between requests
system.mem_ctrls.avgGap                      48058.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2709632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.icache.prefetcher         1216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4012800                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 10485463.441925667226                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 532294425.904375135899                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.icache.prefetcher 238877.464504301752                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 788295632.864195823669                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          834                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        42347                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.icache.prefetcher           19                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        62721                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     24413999                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1735979500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.icache.prefetcher       925259                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 106484101500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29273.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40994.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.icache.prefetcher     48697.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1697742.41                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            112197960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             59623245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           153131580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          162435960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     401359920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1930558080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        329009760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3148316505                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        618.471928                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    828748250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    169780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4091947750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            105929040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             56276055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           155252160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          164858040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     401359920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1910128140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        346213920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3140017275                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        616.841583                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    872947000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    169780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4047749000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5090476000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1159930                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1159930                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1159930                       # number of overall hits
system.cpu.icache.overall_hits::total         1159930                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        31251                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          31251                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        31251                       # number of overall misses
system.cpu.icache.overall_misses::total         31251                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    464623998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    464623998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    464623998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    464623998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1191181                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1191181                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1191181                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1191181                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.026235                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.026235                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.026235                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.026235                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14867.492176                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14867.492176                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14867.492176                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14867.492176                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1028                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                30                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.266667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches              7264                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks        37663                       # number of writebacks
system.cpu.icache.writebacks::total             37663                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         4527                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4527                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         4527                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4527                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        26724                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        26724                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        26724                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        11067                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        37791                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    390076498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    390076498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    390076498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher    133652644                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    523729142                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.022435                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.022435                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.022435                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.031726                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14596.486230                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14596.486230                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14596.486230                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12076.682389                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13858.567966                       # average overall mshr miss latency
system.cpu.icache.replacements                  37663                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1159930                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1159930                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        31251                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         31251                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    464623998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    464623998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1191181                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1191181                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.026235                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.026235                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14867.492176                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14867.492176                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         4527                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4527                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        26724                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        26724                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    390076498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    390076498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.022435                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.022435                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14596.486230                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14596.486230                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        11067                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        11067                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher    133652644                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    133652644                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12076.682389                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12076.682389                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5090476000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5090476000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.839887                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1197721                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             37791                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             31.693287                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    94.502556                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    33.337331                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.738301                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.260448                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998749                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           26                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           88                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.203125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2420153                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2420153                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5090476000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5090476000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5090476000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5090476000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5090476000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4197929                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4197929                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4197974                       # number of overall hits
system.cpu.dcache.overall_hits::total         4197974                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       348847                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         348847                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       348860                       # number of overall misses
system.cpu.dcache.overall_misses::total        348860                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  16647412873                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16647412873                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16647412873                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16647412873                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4546776                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4546776                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4546834                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4546834                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.076724                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.076724                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.076726                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.076726                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47721.244193                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47721.244193                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47719.465897                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47719.465897                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1358390                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          570                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             69717                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              19                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.484344                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           30                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       112966                       # number of writebacks
system.cpu.dcache.writebacks::total            112966                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       229230                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       229230                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       229230                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       229230                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       119617                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       119617                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       119630                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       119630                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6049650575                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6049650575                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6049969075                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6049969075                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026308                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026308                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026311                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026311                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 50575.173888                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50575.173888                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 50572.340341                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50572.340341                       # average overall mshr miss latency
system.cpu.dcache.replacements                 118607                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2887019                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2887019                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        76004                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         76004                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4313445500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4313445500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2963023                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2963023                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.025651                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025651                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56752.874849                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56752.874849                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        51810                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        51810                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24194                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24194                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1429838500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1429838500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008165                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008165                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59098.888154                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59098.888154                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1310910                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1310910                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215501                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215501                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  10442703810                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10442703810                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1526411                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1526411                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.141182                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.141182                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48457.797458                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48457.797458                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       177420                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       177420                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38081                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38081                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2785890512                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2785890512                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024948                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024948                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73156.968357                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73156.968357                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           45                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            45                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           58                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           58                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.224138                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.224138                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       318500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       318500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.224138                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.224138                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        24500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        24500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data        57342                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        57342                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data   1891263563                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total   1891263563                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        57342                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        57342                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32982.169492                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32982.169492                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        57342                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        57342                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data   1833921563                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total   1833921563                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31982.169492                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31982.169492                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           86                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        51000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        51000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           88                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           88                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.022727                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.022727                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        25500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        25500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.011364                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.011364                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           71                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           71                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           71                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5090476000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1015.503637                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4317762                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            119631                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.092334                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1015.503637                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991703                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991703                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          597                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          327                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9213617                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9213617                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5090476000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   5090476000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
