{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1482747668390 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1482747668390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 26 13:21:06 2016 " "Processing started: Mon Dec 26 13:21:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1482747668390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1482747668390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sbor -c sbor " "Command: quartus_map --read_settings_files=on --write_settings_files=off sbor -c sbor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1482747668391 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1482747669514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/lpm_counter0.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670331 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chanel_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file chanel_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 chanel_block " "Found entity 1: chanel_block" {  } { { "chanel_block.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA_DI_OO/chanel_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter1-SYN " "Found design unit 1: lpm_counter1-SYN" {  } { { "lpm_counter1.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/lpm_counter1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670358 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Found entity 1: lpm_counter1" {  } { { "lpm_counter1.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/lpm_counter1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare_1-compare_1_arch " "Found design unit 1: compare_1-compare_1_arch" {  } { { "compare_1.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/compare_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670364 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare_1 " "Found entity 1: compare_1" {  } { { "compare_1.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/compare_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part_rx.bdf 1 1 " "Found 1 design units, including 1 entities, in source file part_rx.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 part_RX " "Found entity 1: part_RX" {  } { { "part_RX.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA_DI_OO/part_RX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gate_not_work.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gate_not_work.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 gate_not_work " "Found entity 1: gate_not_work" {  } { { "gate_not_work.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA_DI_OO/gate_not_work.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_part.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main_part.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main_part " "Found entity 1: main_part" {  } { { "main_part.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA_DI_OO/main_part.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670399 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare3-SYN " "Found design unit 1: lpm_compare3-SYN" {  } { { "lpm_compare3.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/lpm_compare3.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670403 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare3 " "Found entity 1: lpm_compare3" {  } { { "lpm_compare3.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/lpm_compare3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dreb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dreb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dreb-dreb_arch " "Found design unit 1: dreb-dreb_arch" {  } { { "dreb.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/dreb.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670418 ""} { "Info" "ISGN_ENTITY_NAME" "1 dreb " "Found entity 1: dreb" {  } { { "dreb.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/dreb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter2-SYN " "Found design unit 1: lpm_counter2-SYN" {  } { { "lpm_counter2.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/lpm_counter2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670423 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter2 " "Found entity 1: lpm_counter2" {  } { { "lpm_counter2.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/lpm_counter2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "front.vhd 2 1 " "Found 2 design units, including 1 entities, in source file front.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 front-front_arch " "Found design unit 1: front-front_arch" {  } { { "front.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/front.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670439 ""} { "Info" "ISGN_ENTITY_NAME" "1 front " "Found entity 1: front" {  } { { "front.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/front.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/lpm_add_sub0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670444 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ar-ar_arch " "Found design unit 1: ar-ar_arch" {  } { { "ar.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/ar.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670451 ""} { "Info" "ISGN_ENTITY_NAME" "1 ar " "Found entity 1: ar" {  } { { "ar.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/ar.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_block-main_block_arch " "Found design unit 1: main_block-main_block_arch" {  } { { "main_block.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/main_block.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670467 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_block " "Found entity 1: main_block" {  } { { "main_block.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/main_block.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_bus-memory_bus_arch " "Found design unit 1: memory_bus-memory_bus_arch" {  } { { "memory_bus.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/memory_bus.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670483 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_bus " "Found entity 1: memory_bus" {  } { { "memory_bus.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/memory_bus.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threshold.vhd 2 1 " "Found 2 design units, including 1 entities, in source file threshold.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threshold-threshold_arch " "Found design unit 1: threshold-threshold_arch" {  } { { "threshold.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/threshold.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670496 ""} { "Info" "ISGN_ENTITY_NAME" "1 threshold " "Found entity 1: threshold" {  } { { "threshold.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/threshold.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slave-slave_arch " "Found design unit 1: slave-slave_arch" {  } { { "slave.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/slave.vhd" 123 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670515 ""} { "Info" "ISGN_ENTITY_NAME" "1 slave " "Found entity 1: slave" {  } { { "slave.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/slave.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_SPI-reset_SPI_arch " "Found design unit 1: reset_SPI-reset_SPI_arch" {  } { { "reset_SPI.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/reset_SPI.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670528 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_SPI " "Found entity 1: reset_SPI" {  } { { "reset_SPI.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/reset_SPI.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_inv0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_inv0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_inv0-SYN " "Found design unit 1: lpm_inv0-SYN" {  } { { "lpm_inv0.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/lpm_inv0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670534 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_inv0 " "Found entity 1: lpm_inv0" {  } { { "lpm_inv0.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/lpm_inv0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "res_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file res_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 res_block " "Found entity 1: res_block" {  } { { "res_block.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA_DI_OO/res_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test2-test2_arch " "Found design unit 1: test2-test2_arch" {  } { { "test2.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/test2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670562 ""} { "Info" "ISGN_ENTITY_NAME" "1 test2 " "Found entity 1: test2" {  } { { "test2.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/test2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdvig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdvig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdvig-sdvig_arch " "Found design unit 1: sdvig-sdvig_arch" {  } { { "sdvig.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/sdvig.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670568 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdvig " "Found entity 1: sdvig" {  } { { "sdvig.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/sdvig.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lut-lut_arch " "Found design unit 1: lut-lut_arch" {  } { { "lut.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/lut.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670576 ""} { "Info" "ISGN_ENTITY_NAME" "1 lut " "Found entity 1: lut" {  } { { "lut.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/lut.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lut_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lut_block " "Found entity 1: lut_block" {  } { { "lut_block.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA_DI_OO/lut_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/lpm_mux0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670586 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "look.vhd 2 1 " "Found 2 design units, including 1 entities, in source file look.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 look-look_arch " "Found design unit 1: look-look_arch" {  } { { "look.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/look.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670597 ""} { "Info" "ISGN_ENTITY_NAME" "1 look " "Found entity 1: look" {  } { { "look.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/look.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "look_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file look_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 look_block " "Found entity 1: look_block" {  } { { "look_block.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA_DI_OO/look_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mask_interrupt.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mask_interrupt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mask_interrupt " "Found entity 1: mask_interrupt" {  } { { "mask_interrupt.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA_DI_OO/mask_interrupt.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "front1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file front1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 front1-front1_arch " "Found design unit 1: front1-front1_arch" {  } { { "front1.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/front1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670648 ""} { "Info" "ISGN_ENTITY_NAME" "1 front1 " "Found entity 1: front1" {  } { { "front1.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/front1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test1 " "Found entity 1: test1" {  } { { "test1.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA_DI_OO/test1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux1-SYN " "Found design unit 1: lpm_mux1-SYN" {  } { { "lpm_mux1.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/lpm_mux1.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670667 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Found entity 1: lpm_mux1" {  } { { "lpm_mux1.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/lpm_mux1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpga_bus-fpga_bus_arch " "Found design unit 1: fpga_bus-fpga_bus_arch" {  } { { "fpga_bus.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/fpga_bus.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670682 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpga_bus " "Found entity 1: fpga_bus" {  } { { "fpga_bus.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/fpga_bus.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div-div_arch " "Found design unit 1: div-div_arch" {  } { { "div.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/div.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670687 ""} { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/div.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mult0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mult0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mult0-SYN " "Found design unit 1: lpm_mult0-SYN" {  } { { "lpm_mult0.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/lpm_mult0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670697 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult0 " "Found entity 1: lpm_mult0" {  } { { "lpm_mult0.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/lpm_mult0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div100.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div100.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div100-div100_arch " "Found design unit 1: div100-div100_arch" {  } { { "div100.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/div100.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670701 ""} { "Info" "ISGN_ENTITY_NAME" "1 div100 " "Found entity 1: div100" {  } { { "div100.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/div100.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div10000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div10000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div10000-div10000_arch " "Found design unit 1: div10000-div10000_arch" {  } { { "div10000.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/div10000.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670706 ""} { "Info" "ISGN_ENTITY_NAME" "1 div10000 " "Found entity 1: div10000" {  } { { "div10000.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/div10000.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mil.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mil.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mil-mil_arch " "Found design unit 1: mil-mil_arch" {  } { { "mil.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/mil.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670722 ""} { "Info" "ISGN_ENTITY_NAME" "1 mil " "Found entity 1: mil" {  } { { "mil.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/mil.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rom_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_block " "Found entity 1: ROM_block" {  } { { "ROM_block.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA_DI_OO/ROM_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter3-SYN " "Found design unit 1: lpm_counter3-SYN" {  } { { "lpm_counter3.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/lpm_counter3.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670739 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter3 " "Found entity 1: lpm_counter3" {  } { { "lpm_counter3.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/lpm_counter3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_mem-SYN " "Found design unit 1: rom_mem-SYN" {  } { { "rom_mem.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/rom_mem.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670744 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_mem " "Found entity 1: rom_mem" {  } { { "rom_mem.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/rom_mem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux2-SYN " "Found design unit 1: lpm_mux2-SYN" {  } { { "lpm_mux2.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/lpm_mux2.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670750 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Found entity 1: lpm_mux2" {  } { { "lpm_mux2.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/lpm_mux2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghelp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ghelp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ghelp-ghelp_arch " "Found design unit 1: ghelp-ghelp_arch" {  } { { "ghelp.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/ghelp.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670754 ""} { "Info" "ISGN_ENTITY_NAME" "1 ghelp " "Found entity 1: ghelp" {  } { { "ghelp.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/ghelp.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter4-SYN " "Found design unit 1: lpm_counter4-SYN" {  } { { "lpm_counter4.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/lpm_counter4.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670759 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter4 " "Found entity 1: lpm_counter4" {  } { { "lpm_counter4.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/lpm_counter4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count-count_arch " "Found design unit 1: count-count_arch" {  } { { "count.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/count.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670763 ""} { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "count.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/count.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manchester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file manchester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 manchester-manchester_arch " "Found design unit 1: manchester-manchester_arch" {  } { { "manchester.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/manchester.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670777 ""} { "Info" "ISGN_ENTITY_NAME" "1 manchester " "Found entity 1: manchester" {  } { { "manchester.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/manchester.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part_mch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file part_mch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 part_MCH " "Found entity 1: part_MCH" {  } { { "part_MCH.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA_DI_OO/part_MCH.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stopor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stopOR " "Found entity 1: stopOR" {  } { { "stopOR.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA_DI_OO/stopOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "del_f.vhd 2 1 " "Found 2 design units, including 1 entities, in source file del_f.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 del_f-del_f_arch " "Found design unit 1: del_f-del_f_arch" {  } { { "del_f.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/del_f.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670807 ""} { "Info" "ISGN_ENTITY_NAME" "1 del_f " "Found entity 1: del_f" {  } { { "del_f.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/del_f.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part_del.bdf 1 1 " "Found 1 design units, including 1 entities, in source file part_del.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Part_DEL " "Found entity 1: Part_DEL" {  } { { "Part_DEL.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA_DI_OO/Part_DEL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_constant0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "lpm_constant0.v" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/lpm_constant0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA_DI_OO/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delitelf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file delitelf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delitelF-delitelF_arch " "Found design unit 1: delitelF-delitelF_arch" {  } { { "delitelF.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/delitelF.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670849 ""} { "Info" "ISGN_ENTITY_NAME" "1 delitelF " "Found entity 1: delitelF" {  } { { "delitelF.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/delitelF.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_timer_20.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block_timer_20.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block_timer_20 " "Found entity 1: Block_timer_20" {  } { { "Block_timer_20.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA_DI_OO/Block_timer_20.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "process_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file process_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 process_mem-process_mem_arch " "Found design unit 1: process_mem-process_mem_arch" {  } { { "process_mem.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/process_mem.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670872 ""} { "Info" "ISGN_ENTITY_NAME" "1 process_mem " "Found entity 1: process_mem" {  } { { "process_mem.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/process_mem.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_procmem.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_procmem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_procmem " "Found entity 1: test_procmem" {  } { { "test_procmem.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA_DI_OO/test_procmem.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "get_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file get_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 get_mem-get_mem_arch " "Found design unit 1: get_mem-get_mem_arch" {  } { { "get_mem.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/get_mem.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670903 ""} { "Info" "ISGN_ENTITY_NAME" "1 get_mem " "Found entity 1: get_mem" {  } { { "get_mem.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/get_mem.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "process_read.vhd 2 1 " "Found 2 design units, including 1 entities, in source file process_read.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 process_read-process_read_arch " "Found design unit 1: process_read-process_read_arch" {  } { { "process_read.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/process_read.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670909 ""} { "Info" "ISGN_ENTITY_NAME" "1 process_read " "Found entity 1: process_read" {  } { { "process_read.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/process_read.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_or_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_or_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_or_gate-SYN " "Found design unit 1: lpm_or_gate-SYN" {  } { { "lpm_or_gate.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/lpm_or_gate.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670916 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_or_gate " "Found entity 1: lpm_or_gate" {  } { { "lpm_or_gate.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/lpm_or_gate.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_17_20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_17_20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_17_20-SYN " "Found design unit 1: or_17_20-SYN" {  } { { "or_17_20.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/or_17_20.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670921 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_17_20 " "Found entity 1: or_17_20" {  } { { "or_17_20.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/or_17_20.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_16_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_16_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_16_7-SYN " "Found design unit 1: or_16_7-SYN" {  } { { "or_16_7.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/or_16_7.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670926 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_16_7 " "Found entity 1: or_16_7" {  } { { "or_16_7.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/or_16_7.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dac_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_Block " "Found entity 1: DAC_Block" {  } { { "DAC_Block.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA_DI_OO/DAC_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SS ss spi.v(5) " "Verilog HDL Declaration information at spi.v(5): object \"SS\" differs only in case from object \"ss\" in the same scope" {  } { { "spi.v" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/spi.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1482747670953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SCLK sclk spi.v(5) " "Verilog HDL Declaration information at spi.v(5): object \"SCLK\" differs only in case from object \"sclk\" in the same scope" {  } { { "spi.v" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/spi.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1482747670953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MOSI mosi spi.v(5) " "Verilog HDL Declaration information at spi.v(5): object \"MOSI\" differs only in case from object \"mosi\" in the same scope" {  } { { "spi.v" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/spi.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1482747670953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.v 1 1 " "Found 1 design units, including 1 entities, in source file spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi.v" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/spi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_dig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_dig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_dig-arch " "Found design unit 1: decoder_dig-arch" {  } { { "decoder_dig.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/decoder_dig.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670958 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_dig " "Found entity 1: decoder_dig" {  } { { "decoder_dig.vhd" "" { Text "C:/SBOR5/SBOR5_FPGA_DI_OO/decoder_dig.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482747670958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482747670958 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_part " "Elaborating entity \"main_part\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1482747671106 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "inputs_in\[0..15\] decoder_dig inst \"result\[1..0\]\" (ID LPM_AND:inst2) " "Width mismatch in port \"inputs_in\[0..15\]\" of instance \"inst\" and type decoder_dig -- source is \"\"result\[1..0\]\" (ID LPM_AND:inst2)\"" {  } { { "main_part.bdf" "" { Schematic "C:/SBOR5/SBOR5_FPGA_DI_OO/main_part.bdf" { { 112 -240 -184 112 "" "" } { 168 -296 -240 168 "" "" } { 112 -240 -240 168 "" "" } { 136 -416 -296 192 "inst2" "" } { 32 -184 0 144 "inst" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1482747671110 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1482747671110 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/SBOR5/SBOR5_FPGA_DI_OO/sbor.map.smsg " "Generated suppressed messages file C:/SBOR5/SBOR5_FPGA_DI_OO/sbor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1482747671230 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1482747671401 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 26 13:21:11 2016 " "Processing ended: Mon Dec 26 13:21:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1482747671401 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1482747671401 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1482747671401 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1482747671401 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1482747672052 ""}
