
SOCRATE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000da4  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08000f68  08000f68  00010f68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000f88  08000f88  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08000f88  08000f88  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000f88  08000f88  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000f88  08000f88  00010f88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000f8c  08000f8c  00010f8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08000f90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000003c  20000078  08001008  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000404  200000b4  08001008  000200b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002f78  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000b56  00000000  00000000  00023020  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000001d0  00000000  00000000  00023b78  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000178  00000000  00000000  00023d48  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00003141  00000000  00000000  00023ec0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000027e5  00000000  00000000  00027001  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00073d96  00000000  00000000  000297e6  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0009d57c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000944  00000000  00000000  0009d5f8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000078 	.word	0x20000078
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000f50 	.word	0x08000f50

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	2000007c 	.word	0x2000007c
 8000200:	08000f50 	.word	0x08000f50

08000204 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000204:	b480      	push	{r7}
 8000206:	b083      	sub	sp, #12
 8000208:	af00      	add	r7, sp, #0
 800020a:	4603      	mov	r3, r0
 800020c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800020e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000212:	f003 021f 	and.w	r2, r3, #31
 8000216:	4907      	ldr	r1, [pc, #28]	; (8000234 <NVIC_EnableIRQ+0x30>)
 8000218:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800021c:	095b      	lsrs	r3, r3, #5
 800021e:	2001      	movs	r0, #1
 8000220:	fa00 f202 	lsl.w	r2, r0, r2
 8000224:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000228:	bf00      	nop
 800022a:	370c      	adds	r7, #12
 800022c:	46bd      	mov	sp, r7
 800022e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000232:	4770      	bx	lr
 8000234:	e000e100 	.word	0xe000e100

08000238 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000238:	b480      	push	{r7}
 800023a:	b083      	sub	sp, #12
 800023c:	af00      	add	r7, sp, #0
 800023e:	4603      	mov	r3, r0
 8000240:	6039      	str	r1, [r7, #0]
 8000242:	71fb      	strb	r3, [r7, #7]
  if((int32_t)IRQn < 0) {
 8000244:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000248:	2b00      	cmp	r3, #0
 800024a:	da0c      	bge.n	8000266 <NVIC_SetPriority+0x2e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800024c:	683b      	ldr	r3, [r7, #0]
 800024e:	b2da      	uxtb	r2, r3
 8000250:	490d      	ldr	r1, [pc, #52]	; (8000288 <NVIC_SetPriority+0x50>)
 8000252:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000256:	f003 030f 	and.w	r3, r3, #15
 800025a:	3b04      	subs	r3, #4
 800025c:	0112      	lsls	r2, r2, #4
 800025e:	b2d2      	uxtb	r2, r2
 8000260:	440b      	add	r3, r1
 8000262:	761a      	strb	r2, [r3, #24]
  }
  else {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000264:	e009      	b.n	800027a <NVIC_SetPriority+0x42>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000266:	683b      	ldr	r3, [r7, #0]
 8000268:	b2da      	uxtb	r2, r3
 800026a:	4908      	ldr	r1, [pc, #32]	; (800028c <NVIC_SetPriority+0x54>)
 800026c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000270:	0112      	lsls	r2, r2, #4
 8000272:	b2d2      	uxtb	r2, r2
 8000274:	440b      	add	r3, r1
 8000276:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800027a:	bf00      	nop
 800027c:	370c      	adds	r7, #12
 800027e:	46bd      	mov	sp, r7
 8000280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000284:	4770      	bx	lr
 8000286:	bf00      	nop
 8000288:	e000ed00 	.word	0xe000ed00
 800028c:	e000e100 	.word	0xe000e100

08000290 <_ZN5TimerD1Ev>:
	 */
	Timer(TIM_TypeDef * tmr, uint32_t us,bool interruptEnable);
	/*
	 * Destructeur
	 */
	virtual ~Timer(){};
 8000290:	b480      	push	{r7}
 8000292:	b083      	sub	sp, #12
 8000294:	af00      	add	r7, sp, #0
 8000296:	6078      	str	r0, [r7, #4]
 8000298:	4a04      	ldr	r2, [pc, #16]	; (80002ac <_ZN5TimerD1Ev+0x1c>)
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	601a      	str	r2, [r3, #0]
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	4618      	mov	r0, r3
 80002a2:	370c      	adds	r7, #12
 80002a4:	46bd      	mov	sp, r7
 80002a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002aa:	4770      	bx	lr
 80002ac:	08000f80 	.word	0x08000f80

080002b0 <_ZN5TimerD0Ev>:
 80002b0:	b580      	push	{r7, lr}
 80002b2:	b082      	sub	sp, #8
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	6078      	str	r0, [r7, #4]
 80002b8:	6878      	ldr	r0, [r7, #4]
 80002ba:	f7ff ffe9 	bl	8000290 <_ZN5TimerD1Ev>
 80002be:	2108      	movs	r1, #8
 80002c0:	6878      	ldr	r0, [r7, #4]
 80002c2:	f000 fce8 	bl	8000c96 <_ZdlPvj>
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	4618      	mov	r0, r3
 80002ca:	3708      	adds	r7, #8
 80002cc:	46bd      	mov	sp, r7
 80002ce:	bd80      	pop	{r7, pc}

080002d0 <_ZN5TimerC1EP11TIM_TypeDefmb>:
 *      Author: Tristan Franc
 */

#include "Timer_PWM.h"

Timer::Timer(TIM_TypeDef * tmr, uint32_t us,bool interruptEnable)
 80002d0:	b580      	push	{r7, lr}
 80002d2:	b084      	sub	sp, #16
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	60f8      	str	r0, [r7, #12]
 80002d8:	60b9      	str	r1, [r7, #8]
 80002da:	607a      	str	r2, [r7, #4]
 80002dc:	70fb      	strb	r3, [r7, #3]
 80002de:	4a2f      	ldr	r2, [pc, #188]	; (800039c <_ZN5TimerC1EP11TIM_TypeDefmb+0xcc>)
 80002e0:	68fb      	ldr	r3, [r7, #12]
 80002e2:	601a      	str	r2, [r3, #0]
{
	timer = tmr;
 80002e4:	68fb      	ldr	r3, [r7, #12]
 80002e6:	68ba      	ldr	r2, [r7, #8]
 80002e8:	605a      	str	r2, [r3, #4]
	if(tmr== TIM1)
 80002ea:	68bb      	ldr	r3, [r7, #8]
 80002ec:	4a2c      	ldr	r2, [pc, #176]	; (80003a0 <_ZN5TimerC1EP11TIM_TypeDefmb+0xd0>)
 80002ee:	4293      	cmp	r3, r2
 80002f0:	d10f      	bne.n	8000312 <_ZN5TimerC1EP11TIM_TypeDefmb+0x42>
	{
		RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
 80002f2:	4b2c      	ldr	r3, [pc, #176]	; (80003a4 <_ZN5TimerC1EP11TIM_TypeDefmb+0xd4>)
 80002f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80002f6:	4a2b      	ldr	r2, [pc, #172]	; (80003a4 <_ZN5TimerC1EP11TIM_TypeDefmb+0xd4>)
 80002f8:	f043 0301 	orr.w	r3, r3, #1
 80002fc:	6453      	str	r3, [r2, #68]	; 0x44
		if(interruptEnable)
 80002fe:	78fb      	ldrb	r3, [r7, #3]
 8000300:	2b00      	cmp	r3, #0
 8000302:	d006      	beq.n	8000312 <_ZN5TimerC1EP11TIM_TypeDefmb+0x42>
		{
			NVIC_EnableIRQ(TIM1_CC_IRQn);
 8000304:	201b      	movs	r0, #27
 8000306:	f7ff ff7d 	bl	8000204 <NVIC_EnableIRQ>
			NVIC_SetPriority(TIM1_CC_IRQn, 2);
 800030a:	2102      	movs	r1, #2
 800030c:	201b      	movs	r0, #27
 800030e:	f7ff ff93 	bl	8000238 <NVIC_SetPriority>
		}
	}
	if ( tmr == TIM2)
 8000312:	68bb      	ldr	r3, [r7, #8]
 8000314:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000318:	d10f      	bne.n	800033a <_ZN5TimerC1EP11TIM_TypeDefmb+0x6a>
	{
		RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 800031a:	4b22      	ldr	r3, [pc, #136]	; (80003a4 <_ZN5TimerC1EP11TIM_TypeDefmb+0xd4>)
 800031c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800031e:	4a21      	ldr	r2, [pc, #132]	; (80003a4 <_ZN5TimerC1EP11TIM_TypeDefmb+0xd4>)
 8000320:	f043 0301 	orr.w	r3, r3, #1
 8000324:	6413      	str	r3, [r2, #64]	; 0x40
		if(interruptEnable)
 8000326:	78fb      	ldrb	r3, [r7, #3]
 8000328:	2b00      	cmp	r3, #0
 800032a:	d006      	beq.n	800033a <_ZN5TimerC1EP11TIM_TypeDefmb+0x6a>
		{
			NVIC_EnableIRQ(TIM2_IRQn);
 800032c:	201c      	movs	r0, #28
 800032e:	f7ff ff69 	bl	8000204 <NVIC_EnableIRQ>
			NVIC_SetPriority(TIM2_IRQn,1);
 8000332:	2101      	movs	r1, #1
 8000334:	201c      	movs	r0, #28
 8000336:	f7ff ff7f 	bl	8000238 <NVIC_SetPriority>
		}
	}
	if ( tmr == TIM3)
 800033a:	68bb      	ldr	r3, [r7, #8]
 800033c:	4a1a      	ldr	r2, [pc, #104]	; (80003a8 <_ZN5TimerC1EP11TIM_TypeDefmb+0xd8>)
 800033e:	4293      	cmp	r3, r2
 8000340:	d10f      	bne.n	8000362 <_ZN5TimerC1EP11TIM_TypeDefmb+0x92>
	{
		RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8000342:	4b18      	ldr	r3, [pc, #96]	; (80003a4 <_ZN5TimerC1EP11TIM_TypeDefmb+0xd4>)
 8000344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000346:	4a17      	ldr	r2, [pc, #92]	; (80003a4 <_ZN5TimerC1EP11TIM_TypeDefmb+0xd4>)
 8000348:	f043 0302 	orr.w	r3, r3, #2
 800034c:	6413      	str	r3, [r2, #64]	; 0x40
		if(interruptEnable)
 800034e:	78fb      	ldrb	r3, [r7, #3]
 8000350:	2b00      	cmp	r3, #0
 8000352:	d006      	beq.n	8000362 <_ZN5TimerC1EP11TIM_TypeDefmb+0x92>
		{
			NVIC_EnableIRQ(TIM3_IRQn);
 8000354:	201d      	movs	r0, #29
 8000356:	f7ff ff55 	bl	8000204 <NVIC_EnableIRQ>
			NVIC_SetPriority(TIM3_IRQn,1);
 800035a:	2101      	movs	r1, #1
 800035c:	201d      	movs	r0, #29
 800035e:	f7ff ff6b 	bl	8000238 <NVIC_SetPriority>
		}
	}
	if ( tmr == TIM4)
 8000362:	68bb      	ldr	r3, [r7, #8]
 8000364:	4a11      	ldr	r2, [pc, #68]	; (80003ac <_ZN5TimerC1EP11TIM_TypeDefmb+0xdc>)
 8000366:	4293      	cmp	r3, r2
 8000368:	d10f      	bne.n	800038a <_ZN5TimerC1EP11TIM_TypeDefmb+0xba>
	{
		RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 800036a:	4b0e      	ldr	r3, [pc, #56]	; (80003a4 <_ZN5TimerC1EP11TIM_TypeDefmb+0xd4>)
 800036c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800036e:	4a0d      	ldr	r2, [pc, #52]	; (80003a4 <_ZN5TimerC1EP11TIM_TypeDefmb+0xd4>)
 8000370:	f043 0304 	orr.w	r3, r3, #4
 8000374:	6413      	str	r3, [r2, #64]	; 0x40
		if(interruptEnable)
 8000376:	78fb      	ldrb	r3, [r7, #3]
 8000378:	2b00      	cmp	r3, #0
 800037a:	d006      	beq.n	800038a <_ZN5TimerC1EP11TIM_TypeDefmb+0xba>
		{
			NVIC_EnableIRQ(TIM4_IRQn);
 800037c:	201e      	movs	r0, #30
 800037e:	f7ff ff41 	bl	8000204 <NVIC_EnableIRQ>
			NVIC_SetPriority(TIM4_IRQn,0);
 8000382:	2100      	movs	r1, #0
 8000384:	201e      	movs	r0, #30
 8000386:	f7ff ff57 	bl	8000238 <NVIC_SetPriority>
		}

	}
	setPeriod(us);
 800038a:	6879      	ldr	r1, [r7, #4]
 800038c:	68f8      	ldr	r0, [r7, #12]
 800038e:	f000 f80f 	bl	80003b0 <_ZN5Timer9setPeriodEm>
}
 8000392:	68fb      	ldr	r3, [r7, #12]
 8000394:	4618      	mov	r0, r3
 8000396:	3710      	adds	r7, #16
 8000398:	46bd      	mov	sp, r7
 800039a:	bd80      	pop	{r7, pc}
 800039c:	08000f80 	.word	0x08000f80
 80003a0:	40010000 	.word	0x40010000
 80003a4:	40023800 	.word	0x40023800
 80003a8:	40000400 	.word	0x40000400
 80003ac:	40000800 	.word	0x40000800

080003b0 <_ZN5Timer9setPeriodEm>:

void Timer::setPeriod(uint32_t us)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b084      	sub	sp, #16
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	6078      	str	r0, [r7, #4]
 80003b8:	6039      	str	r1, [r7, #0]
	uint32_t divFactor = 2000000;
 80003ba:	4b17      	ldr	r3, [pc, #92]	; (8000418 <_ZN5Timer9setPeriodEm+0x68>)
 80003bc:	60fb      	str	r3, [r7, #12]
	uint32_t reload = us - 1;
 80003be:	683b      	ldr	r3, [r7, #0]
 80003c0:	3b01      	subs	r3, #1
 80003c2:	60bb      	str	r3, [r7, #8]

	if ( us > 10000)
 80003c4:	683b      	ldr	r3, [r7, #0]
 80003c6:	f242 7210 	movw	r2, #10000	; 0x2710
 80003ca:	4293      	cmp	r3, r2
 80003cc:	d909      	bls.n	80003e2 <_ZN5Timer9setPeriodEm+0x32>
	{
		reload = us / 100 - 1;
 80003ce:	683b      	ldr	r3, [r7, #0]
 80003d0:	4a12      	ldr	r2, [pc, #72]	; (800041c <_ZN5Timer9setPeriodEm+0x6c>)
 80003d2:	fba2 2303 	umull	r2, r3, r2, r3
 80003d6:	095b      	lsrs	r3, r3, #5
 80003d8:	3b01      	subs	r3, #1
 80003da:	60bb      	str	r3, [r7, #8]
		divFactor = 20000;
 80003dc:	f644 6320 	movw	r3, #20000	; 0x4e20
 80003e0:	60fb      	str	r3, [r7, #12]
	}

	if(reload < 1)
 80003e2:	68bb      	ldr	r3, [r7, #8]
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	d101      	bne.n	80003ec <_ZN5Timer9setPeriodEm+0x3c>
		reload = 1;
 80003e8:	2301      	movs	r3, #1
 80003ea:	60bb      	str	r3, [r7, #8]

	stop();
 80003ec:	6878      	ldr	r0, [r7, #4]
 80003ee:	f000 f9a1 	bl	8000734 <_ZN5Timer4stopEv>
	timer->PSC = SystemCoreClock / divFactor - 1;
 80003f2:	4b0b      	ldr	r3, [pc, #44]	; (8000420 <_ZN5Timer9setPeriodEm+0x70>)
 80003f4:	681a      	ldr	r2, [r3, #0]
 80003f6:	68fb      	ldr	r3, [r7, #12]
 80003f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80003fc:	b29a      	uxth	r2, r3
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	685b      	ldr	r3, [r3, #4]
 8000402:	3a01      	subs	r2, #1
 8000404:	b292      	uxth	r2, r2
 8000406:	851a      	strh	r2, [r3, #40]	; 0x28
	timer->ARR = reload;
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	685b      	ldr	r3, [r3, #4]
 800040c:	68ba      	ldr	r2, [r7, #8]
 800040e:	62da      	str	r2, [r3, #44]	; 0x2c

}
 8000410:	bf00      	nop
 8000412:	3710      	adds	r7, #16
 8000414:	46bd      	mov	sp, r7
 8000416:	bd80      	pop	{r7, pc}
 8000418:	001e8480 	.word	0x001e8480
 800041c:	51eb851f 	.word	0x51eb851f
 8000420:	20000000 	.word	0x20000000

08000424 <_ZN5Timer9enablePWMEhmt>:
void Timer::enablePWM(uint8_t ch, uint32_t freq, uint16_t range)
{
 8000424:	b480      	push	{r7}
 8000426:	b085      	sub	sp, #20
 8000428:	af00      	add	r7, sp, #0
 800042a:	60f8      	str	r0, [r7, #12]
 800042c:	607a      	str	r2, [r7, #4]
 800042e:	461a      	mov	r2, r3
 8000430:	460b      	mov	r3, r1
 8000432:	72fb      	strb	r3, [r7, #11]
 8000434:	4613      	mov	r3, r2
 8000436:	813b      	strh	r3, [r7, #8]
	timer->CR1 |= TIM_CR1_DIR;
 8000438:	68fb      	ldr	r3, [r7, #12]
 800043a:	685b      	ldr	r3, [r3, #4]
 800043c:	881b      	ldrh	r3, [r3, #0]
 800043e:	b29a      	uxth	r2, r3
 8000440:	68fb      	ldr	r3, [r7, #12]
 8000442:	685b      	ldr	r3, [r3, #4]
 8000444:	f042 0210 	orr.w	r2, r2, #16
 8000448:	b292      	uxth	r2, r2
 800044a:	801a      	strh	r2, [r3, #0]
	if((range+1) * freq * 2 > SystemCoreClock)
 800044c:	893b      	ldrh	r3, [r7, #8]
 800044e:	3301      	adds	r3, #1
 8000450:	461a      	mov	r2, r3
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	fb03 f302 	mul.w	r3, r3, r2
 8000458:	005a      	lsls	r2, r3, #1
 800045a:	4b62      	ldr	r3, [pc, #392]	; (80005e4 <_ZN5Timer9enablePWMEhmt+0x1c0>)
 800045c:	681b      	ldr	r3, [r3, #0]
 800045e:	429a      	cmp	r2, r3
 8000460:	d907      	bls.n	8000472 <_ZN5Timer9enablePWMEhmt+0x4e>
	{
		freq = SystemCoreClock / ( 2 * (range+1) );
 8000462:	4b60      	ldr	r3, [pc, #384]	; (80005e4 <_ZN5Timer9enablePWMEhmt+0x1c0>)
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	893a      	ldrh	r2, [r7, #8]
 8000468:	3201      	adds	r2, #1
 800046a:	0052      	lsls	r2, r2, #1
 800046c:	fbb3 f3f2 	udiv	r3, r3, r2
 8000470:	607b      	str	r3, [r7, #4]
	}
	timer->ARR = range;
 8000472:	68fb      	ldr	r3, [r7, #12]
 8000474:	685b      	ldr	r3, [r3, #4]
 8000476:	893a      	ldrh	r2, [r7, #8]
 8000478:	62da      	str	r2, [r3, #44]	; 0x2c
	timer->PSC = SystemCoreClock / (freq*2*range) - 1;
 800047a:	4b5a      	ldr	r3, [pc, #360]	; (80005e4 <_ZN5Timer9enablePWMEhmt+0x1c0>)
 800047c:	681a      	ldr	r2, [r3, #0]
 800047e:	893b      	ldrh	r3, [r7, #8]
 8000480:	6879      	ldr	r1, [r7, #4]
 8000482:	fb01 f303 	mul.w	r3, r1, r3
 8000486:	005b      	lsls	r3, r3, #1
 8000488:	fbb2 f3f3 	udiv	r3, r2, r3
 800048c:	b29a      	uxth	r2, r3
 800048e:	68fb      	ldr	r3, [r7, #12]
 8000490:	685b      	ldr	r3, [r3, #4]
 8000492:	3a01      	subs	r2, #1
 8000494:	b292      	uxth	r2, r2
 8000496:	851a      	strh	r2, [r3, #40]	; 0x28

	switch(ch)
 8000498:	7afb      	ldrb	r3, [r7, #11]
 800049a:	3b01      	subs	r3, #1
 800049c:	2b03      	cmp	r3, #3
 800049e:	f200 809b 	bhi.w	80005d8 <_ZN5Timer9enablePWMEhmt+0x1b4>
 80004a2:	a201      	add	r2, pc, #4	; (adr r2, 80004a8 <_ZN5Timer9enablePWMEhmt+0x84>)
 80004a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004a8:	080004b9 	.word	0x080004b9
 80004ac:	08000501 	.word	0x08000501
 80004b0:	08000549 	.word	0x08000549
 80004b4:	08000591 	.word	0x08000591
	{
	case 1  :
		timer->CCMR1 &= ~TIM_CCMR1_OC1M;
 80004b8:	68fb      	ldr	r3, [r7, #12]
 80004ba:	685b      	ldr	r3, [r3, #4]
 80004bc:	8b1b      	ldrh	r3, [r3, #24]
 80004be:	b29a      	uxth	r2, r3
 80004c0:	68fb      	ldr	r3, [r7, #12]
 80004c2:	685b      	ldr	r3, [r3, #4]
 80004c4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80004c8:	b292      	uxth	r2, r2
 80004ca:	831a      	strh	r2, [r3, #24]
		timer->CCMR1 |= TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1;
 80004cc:	68fb      	ldr	r3, [r7, #12]
 80004ce:	685b      	ldr	r3, [r3, #4]
 80004d0:	8b1b      	ldrh	r3, [r3, #24]
 80004d2:	b29a      	uxth	r2, r3
 80004d4:	68fb      	ldr	r3, [r7, #12]
 80004d6:	685b      	ldr	r3, [r3, #4]
 80004d8:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 80004dc:	b292      	uxth	r2, r2
 80004de:	831a      	strh	r2, [r3, #24]
		timer->CCR1 = range>>1;
 80004e0:	893b      	ldrh	r3, [r7, #8]
 80004e2:	105a      	asrs	r2, r3, #1
 80004e4:	68fb      	ldr	r3, [r7, #12]
 80004e6:	685b      	ldr	r3, [r3, #4]
 80004e8:	635a      	str	r2, [r3, #52]	; 0x34
		timer->CCER |= TIM_CCER_CC1E;
 80004ea:	68fb      	ldr	r3, [r7, #12]
 80004ec:	685b      	ldr	r3, [r3, #4]
 80004ee:	8c1b      	ldrh	r3, [r3, #32]
 80004f0:	b29a      	uxth	r2, r3
 80004f2:	68fb      	ldr	r3, [r7, #12]
 80004f4:	685b      	ldr	r3, [r3, #4]
 80004f6:	f042 0201 	orr.w	r2, r2, #1
 80004fa:	b292      	uxth	r2, r2
 80004fc:	841a      	strh	r2, [r3, #32]
		break;
 80004fe:	e06b      	b.n	80005d8 <_ZN5Timer9enablePWMEhmt+0x1b4>
	case 2  :
		timer->CCMR1 &= ~TIM_CCMR1_OC2M;
 8000500:	68fb      	ldr	r3, [r7, #12]
 8000502:	685b      	ldr	r3, [r3, #4]
 8000504:	8b1b      	ldrh	r3, [r3, #24]
 8000506:	b29a      	uxth	r2, r3
 8000508:	68fb      	ldr	r3, [r7, #12]
 800050a:	685b      	ldr	r3, [r3, #4]
 800050c:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8000510:	b292      	uxth	r2, r2
 8000512:	831a      	strh	r2, [r3, #24]
		timer->CCMR1 |= TIM_CCMR1_OC2M_2 | TIM_CCMR1_OC2M_1;
 8000514:	68fb      	ldr	r3, [r7, #12]
 8000516:	685b      	ldr	r3, [r3, #4]
 8000518:	8b1b      	ldrh	r3, [r3, #24]
 800051a:	b29a      	uxth	r2, r3
 800051c:	68fb      	ldr	r3, [r7, #12]
 800051e:	685b      	ldr	r3, [r3, #4]
 8000520:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 8000524:	b292      	uxth	r2, r2
 8000526:	831a      	strh	r2, [r3, #24]
		timer->CCR2 = range>>1;
 8000528:	893b      	ldrh	r3, [r7, #8]
 800052a:	105a      	asrs	r2, r3, #1
 800052c:	68fb      	ldr	r3, [r7, #12]
 800052e:	685b      	ldr	r3, [r3, #4]
 8000530:	639a      	str	r2, [r3, #56]	; 0x38
		timer->CCER |= TIM_CCER_CC2E;
 8000532:	68fb      	ldr	r3, [r7, #12]
 8000534:	685b      	ldr	r3, [r3, #4]
 8000536:	8c1b      	ldrh	r3, [r3, #32]
 8000538:	b29a      	uxth	r2, r3
 800053a:	68fb      	ldr	r3, [r7, #12]
 800053c:	685b      	ldr	r3, [r3, #4]
 800053e:	f042 0210 	orr.w	r2, r2, #16
 8000542:	b292      	uxth	r2, r2
 8000544:	841a      	strh	r2, [r3, #32]
		break;
 8000546:	e047      	b.n	80005d8 <_ZN5Timer9enablePWMEhmt+0x1b4>
	case 3  :
		timer->CCMR2 &= ~TIM_CCMR2_OC3M;
 8000548:	68fb      	ldr	r3, [r7, #12]
 800054a:	685b      	ldr	r3, [r3, #4]
 800054c:	8b9b      	ldrh	r3, [r3, #28]
 800054e:	b29a      	uxth	r2, r3
 8000550:	68fb      	ldr	r3, [r7, #12]
 8000552:	685b      	ldr	r3, [r3, #4]
 8000554:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8000558:	b292      	uxth	r2, r2
 800055a:	839a      	strh	r2, [r3, #28]
		timer->CCMR2 |= TIM_CCMR2_OC3M_2 | TIM_CCMR2_OC3M_1;
 800055c:	68fb      	ldr	r3, [r7, #12]
 800055e:	685b      	ldr	r3, [r3, #4]
 8000560:	8b9b      	ldrh	r3, [r3, #28]
 8000562:	b29a      	uxth	r2, r3
 8000564:	68fb      	ldr	r3, [r7, #12]
 8000566:	685b      	ldr	r3, [r3, #4]
 8000568:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800056c:	b292      	uxth	r2, r2
 800056e:	839a      	strh	r2, [r3, #28]
		timer->CCR3 = range>>1;
 8000570:	893b      	ldrh	r3, [r7, #8]
 8000572:	105a      	asrs	r2, r3, #1
 8000574:	68fb      	ldr	r3, [r7, #12]
 8000576:	685b      	ldr	r3, [r3, #4]
 8000578:	63da      	str	r2, [r3, #60]	; 0x3c
		timer->CCER |= TIM_CCER_CC3E;
 800057a:	68fb      	ldr	r3, [r7, #12]
 800057c:	685b      	ldr	r3, [r3, #4]
 800057e:	8c1b      	ldrh	r3, [r3, #32]
 8000580:	b29a      	uxth	r2, r3
 8000582:	68fb      	ldr	r3, [r7, #12]
 8000584:	685b      	ldr	r3, [r3, #4]
 8000586:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800058a:	b292      	uxth	r2, r2
 800058c:	841a      	strh	r2, [r3, #32]
		break;
 800058e:	e023      	b.n	80005d8 <_ZN5Timer9enablePWMEhmt+0x1b4>
	case 4  :
		timer->CCMR2 &= ~TIM_CCMR2_OC4M;
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	685b      	ldr	r3, [r3, #4]
 8000594:	8b9b      	ldrh	r3, [r3, #28]
 8000596:	b29a      	uxth	r2, r3
 8000598:	68fb      	ldr	r3, [r7, #12]
 800059a:	685b      	ldr	r3, [r3, #4]
 800059c:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80005a0:	b292      	uxth	r2, r2
 80005a2:	839a      	strh	r2, [r3, #28]
		timer->CCMR2 |= TIM_CCMR2_OC4M_2 | TIM_CCMR2_OC4M_1;
 80005a4:	68fb      	ldr	r3, [r7, #12]
 80005a6:	685b      	ldr	r3, [r3, #4]
 80005a8:	8b9b      	ldrh	r3, [r3, #28]
 80005aa:	b29a      	uxth	r2, r3
 80005ac:	68fb      	ldr	r3, [r7, #12]
 80005ae:	685b      	ldr	r3, [r3, #4]
 80005b0:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 80005b4:	b292      	uxth	r2, r2
 80005b6:	839a      	strh	r2, [r3, #28]
		timer->CCR4 = range>>1;
 80005b8:	893b      	ldrh	r3, [r7, #8]
 80005ba:	105a      	asrs	r2, r3, #1
 80005bc:	68fb      	ldr	r3, [r7, #12]
 80005be:	685b      	ldr	r3, [r3, #4]
 80005c0:	641a      	str	r2, [r3, #64]	; 0x40
		timer->CCER |= TIM_CCER_CC4E;
 80005c2:	68fb      	ldr	r3, [r7, #12]
 80005c4:	685b      	ldr	r3, [r3, #4]
 80005c6:	8c1b      	ldrh	r3, [r3, #32]
 80005c8:	b29a      	uxth	r2, r3
 80005ca:	68fb      	ldr	r3, [r7, #12]
 80005cc:	685b      	ldr	r3, [r3, #4]
 80005ce:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80005d2:	b292      	uxth	r2, r2
 80005d4:	841a      	strh	r2, [r3, #32]
		break;
 80005d6:	bf00      	nop
	}
}
 80005d8:	bf00      	nop
 80005da:	3714      	adds	r7, #20
 80005dc:	46bd      	mov	sp, r7
 80005de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e2:	4770      	bx	lr
 80005e4:	20000000 	.word	0x20000000

080005e8 <_ZN5Timer9setPWMLvlEht>:
void Timer::setPWMLvl(uint8_t ch, uint16_t lvl)
{
 80005e8:	b480      	push	{r7}
 80005ea:	b083      	sub	sp, #12
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
 80005f0:	460b      	mov	r3, r1
 80005f2:	70fb      	strb	r3, [r7, #3]
 80005f4:	4613      	mov	r3, r2
 80005f6:	803b      	strh	r3, [r7, #0]
	switch(ch)
 80005f8:	78fb      	ldrb	r3, [r7, #3]
 80005fa:	3b01      	subs	r3, #1
 80005fc:	2b03      	cmp	r3, #3
 80005fe:	d87f      	bhi.n	8000700 <_ZN5Timer9setPWMLvlEht+0x118>
 8000600:	a201      	add	r2, pc, #4	; (adr r2, 8000608 <_ZN5Timer9setPWMLvlEht+0x20>)
 8000602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000606:	bf00      	nop
 8000608:	08000619 	.word	0x08000619
 800060c:	08000653 	.word	0x08000653
 8000610:	0800068d 	.word	0x0800068d
 8000614:	080006c7 	.word	0x080006c7
	{
	case 1:
		if(lvl == 0)
 8000618:	883b      	ldrh	r3, [r7, #0]
 800061a:	2b00      	cmp	r3, #0
 800061c:	d10a      	bne.n	8000634 <_ZN5Timer9setPWMLvlEht+0x4c>
			timer->CCMR1 &= ~TIM_CCMR1_OC1M_1;
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	685b      	ldr	r3, [r3, #4]
 8000622:	8b1b      	ldrh	r3, [r3, #24]
 8000624:	b29a      	uxth	r2, r3
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	685b      	ldr	r3, [r3, #4]
 800062a:	f022 0220 	bic.w	r2, r2, #32
 800062e:	b292      	uxth	r2, r2
 8000630:	831a      	strh	r2, [r3, #24]
 8000632:	e009      	b.n	8000648 <_ZN5Timer9setPWMLvlEht+0x60>
		else
			timer->CCMR1 |= TIM_CCMR1_OC1M_1;
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	685b      	ldr	r3, [r3, #4]
 8000638:	8b1b      	ldrh	r3, [r3, #24]
 800063a:	b29a      	uxth	r2, r3
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	685b      	ldr	r3, [r3, #4]
 8000640:	f042 0220 	orr.w	r2, r2, #32
 8000644:	b292      	uxth	r2, r2
 8000646:	831a      	strh	r2, [r3, #24]
		timer->CCR1 = lvl;
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	685b      	ldr	r3, [r3, #4]
 800064c:	883a      	ldrh	r2, [r7, #0]
 800064e:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8000650:	e056      	b.n	8000700 <_ZN5Timer9setPWMLvlEht+0x118>
	case 2:
		if(lvl == 0)
 8000652:	883b      	ldrh	r3, [r7, #0]
 8000654:	2b00      	cmp	r3, #0
 8000656:	d10a      	bne.n	800066e <_ZN5Timer9setPWMLvlEht+0x86>
			timer->CCMR1 &= ~TIM_CCMR1_OC2M_1;
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	685b      	ldr	r3, [r3, #4]
 800065c:	8b1b      	ldrh	r3, [r3, #24]
 800065e:	b29a      	uxth	r2, r3
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	685b      	ldr	r3, [r3, #4]
 8000664:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8000668:	b292      	uxth	r2, r2
 800066a:	831a      	strh	r2, [r3, #24]
 800066c:	e009      	b.n	8000682 <_ZN5Timer9setPWMLvlEht+0x9a>
		else
			timer->CCMR1 |= TIM_CCMR1_OC2M_1;
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	685b      	ldr	r3, [r3, #4]
 8000672:	8b1b      	ldrh	r3, [r3, #24]
 8000674:	b29a      	uxth	r2, r3
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	685b      	ldr	r3, [r3, #4]
 800067a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800067e:	b292      	uxth	r2, r2
 8000680:	831a      	strh	r2, [r3, #24]
		timer->CCR2 = lvl;
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	685b      	ldr	r3, [r3, #4]
 8000686:	883a      	ldrh	r2, [r7, #0]
 8000688:	639a      	str	r2, [r3, #56]	; 0x38
		break;
 800068a:	e039      	b.n	8000700 <_ZN5Timer9setPWMLvlEht+0x118>
	case 3:
		if(lvl == 0)
 800068c:	883b      	ldrh	r3, [r7, #0]
 800068e:	2b00      	cmp	r3, #0
 8000690:	d10a      	bne.n	80006a8 <_ZN5Timer9setPWMLvlEht+0xc0>
			timer->CCMR2 &= ~TIM_CCMR2_OC3M_1;
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	685b      	ldr	r3, [r3, #4]
 8000696:	8b9b      	ldrh	r3, [r3, #28]
 8000698:	b29a      	uxth	r2, r3
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	685b      	ldr	r3, [r3, #4]
 800069e:	f022 0220 	bic.w	r2, r2, #32
 80006a2:	b292      	uxth	r2, r2
 80006a4:	839a      	strh	r2, [r3, #28]
 80006a6:	e009      	b.n	80006bc <_ZN5Timer9setPWMLvlEht+0xd4>
		else
			timer->CCMR2 |= TIM_CCMR2_OC3M_1;
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	685b      	ldr	r3, [r3, #4]
 80006ac:	8b9b      	ldrh	r3, [r3, #28]
 80006ae:	b29a      	uxth	r2, r3
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	685b      	ldr	r3, [r3, #4]
 80006b4:	f042 0220 	orr.w	r2, r2, #32
 80006b8:	b292      	uxth	r2, r2
 80006ba:	839a      	strh	r2, [r3, #28]
		timer->CCR3 = lvl;
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	685b      	ldr	r3, [r3, #4]
 80006c0:	883a      	ldrh	r2, [r7, #0]
 80006c2:	63da      	str	r2, [r3, #60]	; 0x3c
		break;
 80006c4:	e01c      	b.n	8000700 <_ZN5Timer9setPWMLvlEht+0x118>
	case 4:
		if(lvl == 0)
 80006c6:	883b      	ldrh	r3, [r7, #0]
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d10a      	bne.n	80006e2 <_ZN5Timer9setPWMLvlEht+0xfa>
			timer->CCMR2 &= ~TIM_CCMR2_OC4M_1;
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	685b      	ldr	r3, [r3, #4]
 80006d0:	8b9b      	ldrh	r3, [r3, #28]
 80006d2:	b29a      	uxth	r2, r3
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	685b      	ldr	r3, [r3, #4]
 80006d8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80006dc:	b292      	uxth	r2, r2
 80006de:	839a      	strh	r2, [r3, #28]
 80006e0:	e009      	b.n	80006f6 <_ZN5Timer9setPWMLvlEht+0x10e>
		else
			timer->CCMR2 |= TIM_CCMR2_OC4M_1;
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	685b      	ldr	r3, [r3, #4]
 80006e6:	8b9b      	ldrh	r3, [r3, #28]
 80006e8:	b29a      	uxth	r2, r3
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	685b      	ldr	r3, [r3, #4]
 80006ee:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80006f2:	b292      	uxth	r2, r2
 80006f4:	839a      	strh	r2, [r3, #28]
		timer->CCR4 = lvl;
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	685b      	ldr	r3, [r3, #4]
 80006fa:	883a      	ldrh	r2, [r7, #0]
 80006fc:	641a      	str	r2, [r3, #64]	; 0x40
		break;
 80006fe:	bf00      	nop
	}
}
 8000700:	bf00      	nop
 8000702:	370c      	adds	r7, #12
 8000704:	46bd      	mov	sp, r7
 8000706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070a:	4770      	bx	lr

0800070c <_ZN5Timer5startEv>:

void Timer::start()
{
 800070c:	b480      	push	{r7}
 800070e:	b083      	sub	sp, #12
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
	timer->CR1 |= TIM_CR1_CEN;
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	685b      	ldr	r3, [r3, #4]
 8000718:	881b      	ldrh	r3, [r3, #0]
 800071a:	b29a      	uxth	r2, r3
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	685b      	ldr	r3, [r3, #4]
 8000720:	f042 0201 	orr.w	r2, r2, #1
 8000724:	b292      	uxth	r2, r2
 8000726:	801a      	strh	r2, [r3, #0]
}
 8000728:	bf00      	nop
 800072a:	370c      	adds	r7, #12
 800072c:	46bd      	mov	sp, r7
 800072e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000732:	4770      	bx	lr

08000734 <_ZN5Timer4stopEv>:

void Timer::stop()
{
 8000734:	b480      	push	{r7}
 8000736:	b083      	sub	sp, #12
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
	timer->CR1 &= ~TIM_CR1_CEN;
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	685b      	ldr	r3, [r3, #4]
 8000740:	881b      	ldrh	r3, [r3, #0]
 8000742:	b29a      	uxth	r2, r3
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	685b      	ldr	r3, [r3, #4]
 8000748:	f022 0201 	bic.w	r2, r2, #1
 800074c:	b292      	uxth	r2, r2
 800074e:	801a      	strh	r2, [r3, #0]
}
 8000750:	bf00      	nop
 8000752:	370c      	adds	r7, #12
 8000754:	46bd      	mov	sp, r7
 8000756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075a:	4770      	bx	lr

0800075c <_ZN14hardwareConfigC1Ev>:
 800075c:	b480      	push	{r7}
 800075e:	b083      	sub	sp, #12
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
 8000764:	4a04      	ldr	r2, [pc, #16]	; (8000778 <_ZN14hardwareConfigC1Ev+0x1c>)
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	601a      	str	r2, [r3, #0]
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	4618      	mov	r0, r3
 800076e:	370c      	adds	r7, #12
 8000770:	46bd      	mov	sp, r7
 8000772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000776:	4770      	bx	lr
 8000778:	08000f70 	.word	0x08000f70

0800077c <_ZN14hardwareConfigD1Ev>:
 800077c:	b480      	push	{r7}
 800077e:	b083      	sub	sp, #12
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
 8000784:	4a04      	ldr	r2, [pc, #16]	; (8000798 <_ZN14hardwareConfigD1Ev+0x1c>)
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	601a      	str	r2, [r3, #0]
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	4618      	mov	r0, r3
 800078e:	370c      	adds	r7, #12
 8000790:	46bd      	mov	sp, r7
 8000792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000796:	4770      	bx	lr
 8000798:	08000f70 	.word	0x08000f70

0800079c <_ZN14hardwareConfigD0Ev>:
 800079c:	b580      	push	{r7, lr}
 800079e:	b082      	sub	sp, #8
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
 80007a4:	6878      	ldr	r0, [r7, #4]
 80007a6:	f7ff ffe9 	bl	800077c <_ZN14hardwareConfigD1Ev>
 80007aa:	2104      	movs	r1, #4
 80007ac:	6878      	ldr	r0, [r7, #4]
 80007ae:	f000 fa72 	bl	8000c96 <_ZdlPvj>
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	4618      	mov	r0, r3
 80007b6:	3708      	adds	r7, #8
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}

080007bc <_ZN14hardwareConfig14SysClockConfigEv>:
 80007bc:	b480      	push	{r7}
 80007be:	b083      	sub	sp, #12
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
 80007c4:	4b30      	ldr	r3, [pc, #192]	; (8000888 <_ZN14hardwareConfig14SysClockConfigEv+0xcc>)
 80007c6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80007ca:	601a      	str	r2, [r3, #0]
 80007cc:	4b2e      	ldr	r3, [pc, #184]	; (8000888 <_ZN14hardwareConfig14SysClockConfigEv+0xcc>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	bf0c      	ite	eq
 80007d8:	2301      	moveq	r3, #1
 80007da:	2300      	movne	r3, #0
 80007dc:	b2db      	uxtb	r3, r3
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d000      	beq.n	80007e4 <_ZN14hardwareConfig14SysClockConfigEv+0x28>
 80007e2:	e7f3      	b.n	80007cc <_ZN14hardwareConfig14SysClockConfigEv+0x10>
 80007e4:	4b28      	ldr	r3, [pc, #160]	; (8000888 <_ZN14hardwareConfig14SysClockConfigEv+0xcc>)
 80007e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007e8:	4a27      	ldr	r2, [pc, #156]	; (8000888 <_ZN14hardwareConfig14SysClockConfigEv+0xcc>)
 80007ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007ee:	6413      	str	r3, [r2, #64]	; 0x40
 80007f0:	4b26      	ldr	r3, [pc, #152]	; (800088c <_ZN14hardwareConfig14SysClockConfigEv+0xd0>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	4a25      	ldr	r2, [pc, #148]	; (800088c <_ZN14hardwareConfig14SysClockConfigEv+0xd0>)
 80007f6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80007fa:	6013      	str	r3, [r2, #0]
 80007fc:	4b24      	ldr	r3, [pc, #144]	; (8000890 <_ZN14hardwareConfig14SysClockConfigEv+0xd4>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a23      	ldr	r2, [pc, #140]	; (8000890 <_ZN14hardwareConfig14SysClockConfigEv+0xd4>)
 8000802:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000806:	f043 0305 	orr.w	r3, r3, #5
 800080a:	6013      	str	r3, [r2, #0]
 800080c:	4b1e      	ldr	r3, [pc, #120]	; (8000888 <_ZN14hardwareConfig14SysClockConfigEv+0xcc>)
 800080e:	4a1e      	ldr	r2, [pc, #120]	; (8000888 <_ZN14hardwareConfig14SysClockConfigEv+0xcc>)
 8000810:	689b      	ldr	r3, [r3, #8]
 8000812:	6093      	str	r3, [r2, #8]
 8000814:	4b1c      	ldr	r3, [pc, #112]	; (8000888 <_ZN14hardwareConfig14SysClockConfigEv+0xcc>)
 8000816:	689b      	ldr	r3, [r3, #8]
 8000818:	4a1b      	ldr	r2, [pc, #108]	; (8000888 <_ZN14hardwareConfig14SysClockConfigEv+0xcc>)
 800081a:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 800081e:	6093      	str	r3, [r2, #8]
 8000820:	4b19      	ldr	r3, [pc, #100]	; (8000888 <_ZN14hardwareConfig14SysClockConfigEv+0xcc>)
 8000822:	689b      	ldr	r3, [r3, #8]
 8000824:	4a18      	ldr	r2, [pc, #96]	; (8000888 <_ZN14hardwareConfig14SysClockConfigEv+0xcc>)
 8000826:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800082a:	6093      	str	r3, [r2, #8]
 800082c:	4b16      	ldr	r3, [pc, #88]	; (8000888 <_ZN14hardwareConfig14SysClockConfigEv+0xcc>)
 800082e:	4a19      	ldr	r2, [pc, #100]	; (8000894 <_ZN14hardwareConfig14SysClockConfigEv+0xd8>)
 8000830:	605a      	str	r2, [r3, #4]
 8000832:	4b15      	ldr	r3, [pc, #84]	; (8000888 <_ZN14hardwareConfig14SysClockConfigEv+0xcc>)
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	4a14      	ldr	r2, [pc, #80]	; (8000888 <_ZN14hardwareConfig14SysClockConfigEv+0xcc>)
 8000838:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800083c:	6013      	str	r3, [r2, #0]
 800083e:	4b12      	ldr	r3, [pc, #72]	; (8000888 <_ZN14hardwareConfig14SysClockConfigEv+0xcc>)
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000846:	2b00      	cmp	r3, #0
 8000848:	bf0c      	ite	eq
 800084a:	2301      	moveq	r3, #1
 800084c:	2300      	movne	r3, #0
 800084e:	b2db      	uxtb	r3, r3
 8000850:	2b00      	cmp	r3, #0
 8000852:	d000      	beq.n	8000856 <_ZN14hardwareConfig14SysClockConfigEv+0x9a>
 8000854:	e7f3      	b.n	800083e <_ZN14hardwareConfig14SysClockConfigEv+0x82>
 8000856:	4b0c      	ldr	r3, [pc, #48]	; (8000888 <_ZN14hardwareConfig14SysClockConfigEv+0xcc>)
 8000858:	689b      	ldr	r3, [r3, #8]
 800085a:	4a0b      	ldr	r2, [pc, #44]	; (8000888 <_ZN14hardwareConfig14SysClockConfigEv+0xcc>)
 800085c:	f043 0302 	orr.w	r3, r3, #2
 8000860:	6093      	str	r3, [r2, #8]
 8000862:	4b09      	ldr	r3, [pc, #36]	; (8000888 <_ZN14hardwareConfig14SysClockConfigEv+0xcc>)
 8000864:	689b      	ldr	r3, [r3, #8]
 8000866:	f003 030c 	and.w	r3, r3, #12
 800086a:	2b08      	cmp	r3, #8
 800086c:	bf14      	ite	ne
 800086e:	2301      	movne	r3, #1
 8000870:	2300      	moveq	r3, #0
 8000872:	b2db      	uxtb	r3, r3
 8000874:	2b00      	cmp	r3, #0
 8000876:	d000      	beq.n	800087a <_ZN14hardwareConfig14SysClockConfigEv+0xbe>
 8000878:	e7f3      	b.n	8000862 <_ZN14hardwareConfig14SysClockConfigEv+0xa6>
 800087a:	bf00      	nop
 800087c:	370c      	adds	r7, #12
 800087e:	46bd      	mov	sp, r7
 8000880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000884:	4770      	bx	lr
 8000886:	bf00      	nop
 8000888:	40023800 	.word	0x40023800
 800088c:	40007000 	.word	0x40007000
 8000890:	40023c00 	.word	0x40023c00
 8000894:	00402d04 	.word	0x00402d04

08000898 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h>:
 8000898:	b480      	push	{r7}
 800089a:	b085      	sub	sp, #20
 800089c:	af00      	add	r7, sp, #0
 800089e:	60f8      	str	r0, [r7, #12]
 80008a0:	60b9      	str	r1, [r7, #8]
 80008a2:	4611      	mov	r1, r2
 80008a4:	461a      	mov	r2, r3
 80008a6:	460b      	mov	r3, r1
 80008a8:	71fb      	strb	r3, [r7, #7]
 80008aa:	4613      	mov	r3, r2
 80008ac:	71bb      	strb	r3, [r7, #6]
 80008ae:	68bb      	ldr	r3, [r7, #8]
 80008b0:	4a23      	ldr	r2, [pc, #140]	; (8000940 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h+0xa8>)
 80008b2:	4293      	cmp	r3, r2
 80008b4:	d105      	bne.n	80008c2 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h+0x2a>
 80008b6:	4b23      	ldr	r3, [pc, #140]	; (8000944 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h+0xac>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ba:	4a22      	ldr	r2, [pc, #136]	; (8000944 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h+0xac>)
 80008bc:	f043 0301 	orr.w	r3, r3, #1
 80008c0:	6313      	str	r3, [r2, #48]	; 0x30
 80008c2:	68bb      	ldr	r3, [r7, #8]
 80008c4:	4a20      	ldr	r2, [pc, #128]	; (8000948 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h+0xb0>)
 80008c6:	4293      	cmp	r3, r2
 80008c8:	d105      	bne.n	80008d6 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h+0x3e>
 80008ca:	4b1e      	ldr	r3, [pc, #120]	; (8000944 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h+0xac>)
 80008cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ce:	4a1d      	ldr	r2, [pc, #116]	; (8000944 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h+0xac>)
 80008d0:	f043 0302 	orr.w	r3, r3, #2
 80008d4:	6313      	str	r3, [r2, #48]	; 0x30
 80008d6:	68bb      	ldr	r3, [r7, #8]
 80008d8:	4a1c      	ldr	r2, [pc, #112]	; (800094c <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h+0xb4>)
 80008da:	4293      	cmp	r3, r2
 80008dc:	d105      	bne.n	80008ea <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h+0x52>
 80008de:	4b19      	ldr	r3, [pc, #100]	; (8000944 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h+0xac>)
 80008e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e2:	4a18      	ldr	r2, [pc, #96]	; (8000944 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h+0xac>)
 80008e4:	f043 0304 	orr.w	r3, r3, #4
 80008e8:	6313      	str	r3, [r2, #48]	; 0x30
 80008ea:	79fb      	ldrb	r3, [r7, #7]
 80008ec:	2b0f      	cmp	r3, #15
 80008ee:	d809      	bhi.n	8000904 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h+0x6c>
 80008f0:	68bb      	ldr	r3, [r7, #8]
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	79b9      	ldrb	r1, [r7, #6]
 80008f6:	79fa      	ldrb	r2, [r7, #7]
 80008f8:	0052      	lsls	r2, r2, #1
 80008fa:	fa01 f202 	lsl.w	r2, r1, r2
 80008fe:	431a      	orrs	r2, r3
 8000900:	68bb      	ldr	r3, [r7, #8]
 8000902:	601a      	str	r2, [r3, #0]
 8000904:	79bb      	ldrb	r3, [r7, #6]
 8000906:	2b02      	cmp	r3, #2
 8000908:	d114      	bne.n	8000934 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h+0x9c>
 800090a:	79fb      	ldrb	r3, [r7, #7]
 800090c:	2b07      	cmp	r3, #7
 800090e:	d808      	bhi.n	8000922 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h+0x8a>
 8000910:	7e3a      	ldrb	r2, [r7, #24]
 8000912:	79fb      	ldrb	r3, [r7, #7]
 8000914:	009b      	lsls	r3, r3, #2
 8000916:	fa02 f303 	lsl.w	r3, r2, r3
 800091a:	461a      	mov	r2, r3
 800091c:	68bb      	ldr	r3, [r7, #8]
 800091e:	621a      	str	r2, [r3, #32]
 8000920:	e008      	b.n	8000934 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h+0x9c>
 8000922:	7e3a      	ldrb	r2, [r7, #24]
 8000924:	79fb      	ldrb	r3, [r7, #7]
 8000926:	3b08      	subs	r3, #8
 8000928:	009b      	lsls	r3, r3, #2
 800092a:	fa02 f303 	lsl.w	r3, r2, r3
 800092e:	461a      	mov	r2, r3
 8000930:	68bb      	ldr	r3, [r7, #8]
 8000932:	625a      	str	r2, [r3, #36]	; 0x24
 8000934:	bf00      	nop
 8000936:	3714      	adds	r7, #20
 8000938:	46bd      	mov	sp, r7
 800093a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093e:	4770      	bx	lr
 8000940:	40020000 	.word	0x40020000
 8000944:	40023800 	.word	0x40023800
 8000948:	40020400 	.word	0x40020400
 800094c:	40020800 	.word	0x40020800

08000950 <main>:
hardwareConfig *stm32F446;
Timer *timerTest;



int main(void) {
 8000950:	b590      	push	{r4, r7, lr}
 8000952:	b083      	sub	sp, #12
 8000954:	af02      	add	r7, sp, #8

	stm32F446 = new hardwareConfig();
 8000956:	2004      	movs	r0, #4
 8000958:	f000 f99f 	bl	8000c9a <_Znwj>
 800095c:	4603      	mov	r3, r0
 800095e:	461c      	mov	r4, r3
 8000960:	4620      	mov	r0, r4
 8000962:	f7ff fefb 	bl	800075c <_ZN14hardwareConfigC1Ev>
 8000966:	4b25      	ldr	r3, [pc, #148]	; (80009fc <main+0xac>)
 8000968:	601c      	str	r4, [r3, #0]

	stm32F446->SysClockConfig();
 800096a:	4b24      	ldr	r3, [pc, #144]	; (80009fc <main+0xac>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	4618      	mov	r0, r3
 8000970:	f7ff ff24 	bl	80007bc <_ZN14hardwareConfig14SysClockConfigEv>
	stm32F446->GPIO_Config(GPIOA,5,OUTPUT);
 8000974:	4b21      	ldr	r3, [pc, #132]	; (80009fc <main+0xac>)
 8000976:	6818      	ldr	r0, [r3, #0]
 8000978:	2300      	movs	r3, #0
 800097a:	9300      	str	r3, [sp, #0]
 800097c:	2301      	movs	r3, #1
 800097e:	2205      	movs	r2, #5
 8000980:	491f      	ldr	r1, [pc, #124]	; (8000a00 <main+0xb0>)
 8000982:	f7ff ff89 	bl	8000898 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h>

	timerTest = new Timer(TIM4, 50000, false);
 8000986:	2008      	movs	r0, #8
 8000988:	f000 f987 	bl	8000c9a <_Znwj>
 800098c:	4603      	mov	r3, r0
 800098e:	461c      	mov	r4, r3
 8000990:	2300      	movs	r3, #0
 8000992:	f24c 3250 	movw	r2, #50000	; 0xc350
 8000996:	491b      	ldr	r1, [pc, #108]	; (8000a04 <main+0xb4>)
 8000998:	4620      	mov	r0, r4
 800099a:	f7ff fc99 	bl	80002d0 <_ZN5TimerC1EP11TIM_TypeDefmb>
 800099e:	4b1a      	ldr	r3, [pc, #104]	; (8000a08 <main+0xb8>)
 80009a0:	601c      	str	r4, [r3, #0]
	stm32F446->GPIO_Config(GPIOB,6,ALTERNATE,2);// met pbs en modee pwm
 80009a2:	4b16      	ldr	r3, [pc, #88]	; (80009fc <main+0xac>)
 80009a4:	6818      	ldr	r0, [r3, #0]
 80009a6:	2302      	movs	r3, #2
 80009a8:	9300      	str	r3, [sp, #0]
 80009aa:	2302      	movs	r3, #2
 80009ac:	2206      	movs	r2, #6
 80009ae:	4917      	ldr	r1, [pc, #92]	; (8000a0c <main+0xbc>)
 80009b0:	f7ff ff72 	bl	8000898 <_ZN14hardwareConfig11GPIO_ConfigEP12GPIO_TypeDefh10_IO_MODES_h>
	timerTest->enablePWM(1,200);
 80009b4:	4b14      	ldr	r3, [pc, #80]	; (8000a08 <main+0xb8>)
 80009b6:	6818      	ldr	r0, [r3, #0]
 80009b8:	23ff      	movs	r3, #255	; 0xff
 80009ba:	22c8      	movs	r2, #200	; 0xc8
 80009bc:	2101      	movs	r1, #1
 80009be:	f7ff fd31 	bl	8000424 <_ZN5Timer9enablePWMEhmt>
	timerTest->setPWMLvl(2,0 );
 80009c2:	4b11      	ldr	r3, [pc, #68]	; (8000a08 <main+0xb8>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	2200      	movs	r2, #0
 80009c8:	2102      	movs	r1, #2
 80009ca:	4618      	mov	r0, r3
 80009cc:	f7ff fe0c 	bl	80005e8 <_ZN5Timer9setPWMLvlEht>
	timerTest->start();
 80009d0:	4b0d      	ldr	r3, [pc, #52]	; (8000a08 <main+0xb8>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	4618      	mov	r0, r3
 80009d6:	f7ff fe99 	bl	800070c <_ZN5Timer5startEv>
	while(1)
	{

		GPIOA->BSRRH |= (1<<5);// set PA5
 80009da:	4b09      	ldr	r3, [pc, #36]	; (8000a00 <main+0xb0>)
 80009dc:	8b5b      	ldrh	r3, [r3, #26]
 80009de:	b29b      	uxth	r3, r3
 80009e0:	4a07      	ldr	r2, [pc, #28]	; (8000a00 <main+0xb0>)
 80009e2:	f043 0320 	orr.w	r3, r3, #32
 80009e6:	b29b      	uxth	r3, r3
 80009e8:	8353      	strh	r3, [r2, #26]
		GPIOA->BSRRL |= (1<<5);// reset PA5
 80009ea:	4b05      	ldr	r3, [pc, #20]	; (8000a00 <main+0xb0>)
 80009ec:	8b1b      	ldrh	r3, [r3, #24]
 80009ee:	b29b      	uxth	r3, r3
 80009f0:	4a03      	ldr	r2, [pc, #12]	; (8000a00 <main+0xb0>)
 80009f2:	f043 0320 	orr.w	r3, r3, #32
 80009f6:	b29b      	uxth	r3, r3
 80009f8:	8313      	strh	r3, [r2, #24]
		GPIOA->BSRRH |= (1<<5);// set PA5
 80009fa:	e7ee      	b.n	80009da <main+0x8a>
 80009fc:	20000094 	.word	0x20000094
 8000a00:	40020000 	.word	0x40020000
 8000a04:	40000800 	.word	0x40000800
 8000a08:	20000098 	.word	0x20000098
 8000a0c:	40020400 	.word	0x40020400

08000a10 <_getpid>:
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0
 8000a14:	2301      	movs	r3, #1
 8000a16:	4618      	mov	r0, r3
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1e:	4770      	bx	lr

08000a20 <_kill>:
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
 8000a28:	6039      	str	r1, [r7, #0]
 8000a2a:	f000 f959 	bl	8000ce0 <__errno>
 8000a2e:	4602      	mov	r2, r0
 8000a30:	2316      	movs	r3, #22
 8000a32:	6013      	str	r3, [r2, #0]
 8000a34:	f04f 33ff 	mov.w	r3, #4294967295
 8000a38:	4618      	mov	r0, r3
 8000a3a:	3708      	adds	r7, #8
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}

08000a40 <_exit>:
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
 8000a48:	f04f 31ff 	mov.w	r1, #4294967295
 8000a4c:	6878      	ldr	r0, [r7, #4]
 8000a4e:	f7ff ffe7 	bl	8000a20 <_kill>
 8000a52:	e7fe      	b.n	8000a52 <_exit+0x12>

08000a54 <_sbrk>:
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b084      	sub	sp, #16
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
 8000a5c:	4b11      	ldr	r3, [pc, #68]	; (8000aa4 <_sbrk+0x50>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d102      	bne.n	8000a6a <_sbrk+0x16>
 8000a64:	4b0f      	ldr	r3, [pc, #60]	; (8000aa4 <_sbrk+0x50>)
 8000a66:	4a10      	ldr	r2, [pc, #64]	; (8000aa8 <_sbrk+0x54>)
 8000a68:	601a      	str	r2, [r3, #0]
 8000a6a:	4b0e      	ldr	r3, [pc, #56]	; (8000aa4 <_sbrk+0x50>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	60fb      	str	r3, [r7, #12]
 8000a70:	4b0c      	ldr	r3, [pc, #48]	; (8000aa4 <_sbrk+0x50>)
 8000a72:	681a      	ldr	r2, [r3, #0]
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	4413      	add	r3, r2
 8000a78:	466a      	mov	r2, sp
 8000a7a:	4293      	cmp	r3, r2
 8000a7c:	d907      	bls.n	8000a8e <_sbrk+0x3a>
 8000a7e:	f000 f92f 	bl	8000ce0 <__errno>
 8000a82:	4602      	mov	r2, r0
 8000a84:	230c      	movs	r3, #12
 8000a86:	6013      	str	r3, [r2, #0]
 8000a88:	f04f 33ff 	mov.w	r3, #4294967295
 8000a8c:	e006      	b.n	8000a9c <_sbrk+0x48>
 8000a8e:	4b05      	ldr	r3, [pc, #20]	; (8000aa4 <_sbrk+0x50>)
 8000a90:	681a      	ldr	r2, [r3, #0]
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	4413      	add	r3, r2
 8000a96:	4a03      	ldr	r2, [pc, #12]	; (8000aa4 <_sbrk+0x50>)
 8000a98:	6013      	str	r3, [r2, #0]
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	3710      	adds	r7, #16
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	200000a0 	.word	0x200000a0
 8000aa8:	200000b8 	.word	0x200000b8

08000aac <SystemInit>:
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0
 8000ab0:	4b16      	ldr	r3, [pc, #88]	; (8000b0c <SystemInit+0x60>)
 8000ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ab6:	4a15      	ldr	r2, [pc, #84]	; (8000b0c <SystemInit+0x60>)
 8000ab8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000abc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8000ac0:	4b13      	ldr	r3, [pc, #76]	; (8000b10 <SystemInit+0x64>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	4a12      	ldr	r2, [pc, #72]	; (8000b10 <SystemInit+0x64>)
 8000ac6:	f043 0301 	orr.w	r3, r3, #1
 8000aca:	6013      	str	r3, [r2, #0]
 8000acc:	4b10      	ldr	r3, [pc, #64]	; (8000b10 <SystemInit+0x64>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	609a      	str	r2, [r3, #8]
 8000ad2:	4b0f      	ldr	r3, [pc, #60]	; (8000b10 <SystemInit+0x64>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	4a0e      	ldr	r2, [pc, #56]	; (8000b10 <SystemInit+0x64>)
 8000ad8:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000adc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ae0:	6013      	str	r3, [r2, #0]
 8000ae2:	4b0b      	ldr	r3, [pc, #44]	; (8000b10 <SystemInit+0x64>)
 8000ae4:	4a0b      	ldr	r2, [pc, #44]	; (8000b14 <SystemInit+0x68>)
 8000ae6:	605a      	str	r2, [r3, #4]
 8000ae8:	4b09      	ldr	r3, [pc, #36]	; (8000b10 <SystemInit+0x64>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	4a08      	ldr	r2, [pc, #32]	; (8000b10 <SystemInit+0x64>)
 8000aee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000af2:	6013      	str	r3, [r2, #0]
 8000af4:	4b06      	ldr	r3, [pc, #24]	; (8000b10 <SystemInit+0x64>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	60da      	str	r2, [r3, #12]
 8000afa:	f000 f80d 	bl	8000b18 <SetSysClock>
 8000afe:	4b03      	ldr	r3, [pc, #12]	; (8000b0c <SystemInit+0x60>)
 8000b00:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000b04:	609a      	str	r2, [r3, #8]
 8000b06:	bf00      	nop
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	e000ed00 	.word	0xe000ed00
 8000b10:	40023800 	.word	0x40023800
 8000b14:	24003010 	.word	0x24003010

08000b18 <SetSysClock>:
 8000b18:	b480      	push	{r7}
 8000b1a:	b083      	sub	sp, #12
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	2300      	movs	r3, #0
 8000b20:	607b      	str	r3, [r7, #4]
 8000b22:	2300      	movs	r3, #0
 8000b24:	603b      	str	r3, [r7, #0]
 8000b26:	4b43      	ldr	r3, [pc, #268]	; (8000c34 <SetSysClock+0x11c>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	4a42      	ldr	r2, [pc, #264]	; (8000c34 <SetSysClock+0x11c>)
 8000b2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b30:	6013      	str	r3, [r2, #0]
 8000b32:	4b40      	ldr	r3, [pc, #256]	; (8000c34 <SetSysClock+0x11c>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b3a:	603b      	str	r3, [r7, #0]
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	3301      	adds	r3, #1
 8000b40:	607b      	str	r3, [r7, #4]
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d103      	bne.n	8000b50 <SetSysClock+0x38>
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 8000b4e:	d1f0      	bne.n	8000b32 <SetSysClock+0x1a>
 8000b50:	4b38      	ldr	r3, [pc, #224]	; (8000c34 <SetSysClock+0x11c>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d002      	beq.n	8000b62 <SetSysClock+0x4a>
 8000b5c:	2301      	movs	r3, #1
 8000b5e:	603b      	str	r3, [r7, #0]
 8000b60:	e001      	b.n	8000b66 <SetSysClock+0x4e>
 8000b62:	2300      	movs	r3, #0
 8000b64:	603b      	str	r3, [r7, #0]
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	2b01      	cmp	r3, #1
 8000b6a:	d15c      	bne.n	8000c26 <SetSysClock+0x10e>
 8000b6c:	4b31      	ldr	r3, [pc, #196]	; (8000c34 <SetSysClock+0x11c>)
 8000b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b70:	4a30      	ldr	r2, [pc, #192]	; (8000c34 <SetSysClock+0x11c>)
 8000b72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b76:	6413      	str	r3, [r2, #64]	; 0x40
 8000b78:	4b2f      	ldr	r3, [pc, #188]	; (8000c38 <SetSysClock+0x120>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4a2e      	ldr	r2, [pc, #184]	; (8000c38 <SetSysClock+0x120>)
 8000b7e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000b82:	6013      	str	r3, [r2, #0]
 8000b84:	4b2b      	ldr	r3, [pc, #172]	; (8000c34 <SetSysClock+0x11c>)
 8000b86:	4a2b      	ldr	r2, [pc, #172]	; (8000c34 <SetSysClock+0x11c>)
 8000b88:	689b      	ldr	r3, [r3, #8]
 8000b8a:	6093      	str	r3, [r2, #8]
 8000b8c:	4b29      	ldr	r3, [pc, #164]	; (8000c34 <SetSysClock+0x11c>)
 8000b8e:	689b      	ldr	r3, [r3, #8]
 8000b90:	4a28      	ldr	r2, [pc, #160]	; (8000c34 <SetSysClock+0x11c>)
 8000b92:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000b96:	6093      	str	r3, [r2, #8]
 8000b98:	4b26      	ldr	r3, [pc, #152]	; (8000c34 <SetSysClock+0x11c>)
 8000b9a:	689b      	ldr	r3, [r3, #8]
 8000b9c:	4a25      	ldr	r2, [pc, #148]	; (8000c34 <SetSysClock+0x11c>)
 8000b9e:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8000ba2:	6093      	str	r3, [r2, #8]
 8000ba4:	4b23      	ldr	r3, [pc, #140]	; (8000c34 <SetSysClock+0x11c>)
 8000ba6:	4a25      	ldr	r2, [pc, #148]	; (8000c3c <SetSysClock+0x124>)
 8000ba8:	605a      	str	r2, [r3, #4]
 8000baa:	4b22      	ldr	r3, [pc, #136]	; (8000c34 <SetSysClock+0x11c>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	4a21      	ldr	r2, [pc, #132]	; (8000c34 <SetSysClock+0x11c>)
 8000bb0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000bb4:	6013      	str	r3, [r2, #0]
 8000bb6:	bf00      	nop
 8000bb8:	4b1e      	ldr	r3, [pc, #120]	; (8000c34 <SetSysClock+0x11c>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d0f9      	beq.n	8000bb8 <SetSysClock+0xa0>
 8000bc4:	4b1c      	ldr	r3, [pc, #112]	; (8000c38 <SetSysClock+0x120>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4a1b      	ldr	r2, [pc, #108]	; (8000c38 <SetSysClock+0x120>)
 8000bca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bce:	6013      	str	r3, [r2, #0]
 8000bd0:	bf00      	nop
 8000bd2:	4b19      	ldr	r3, [pc, #100]	; (8000c38 <SetSysClock+0x120>)
 8000bd4:	685b      	ldr	r3, [r3, #4]
 8000bd6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d0f9      	beq.n	8000bd2 <SetSysClock+0xba>
 8000bde:	4b16      	ldr	r3, [pc, #88]	; (8000c38 <SetSysClock+0x120>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	4a15      	ldr	r2, [pc, #84]	; (8000c38 <SetSysClock+0x120>)
 8000be4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000be8:	6013      	str	r3, [r2, #0]
 8000bea:	bf00      	nop
 8000bec:	4b12      	ldr	r3, [pc, #72]	; (8000c38 <SetSysClock+0x120>)
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d0f9      	beq.n	8000bec <SetSysClock+0xd4>
 8000bf8:	4b11      	ldr	r3, [pc, #68]	; (8000c40 <SetSysClock+0x128>)
 8000bfa:	f240 7205 	movw	r2, #1797	; 0x705
 8000bfe:	601a      	str	r2, [r3, #0]
 8000c00:	4b0c      	ldr	r3, [pc, #48]	; (8000c34 <SetSysClock+0x11c>)
 8000c02:	689b      	ldr	r3, [r3, #8]
 8000c04:	4a0b      	ldr	r2, [pc, #44]	; (8000c34 <SetSysClock+0x11c>)
 8000c06:	f023 0303 	bic.w	r3, r3, #3
 8000c0a:	6093      	str	r3, [r2, #8]
 8000c0c:	4b09      	ldr	r3, [pc, #36]	; (8000c34 <SetSysClock+0x11c>)
 8000c0e:	689b      	ldr	r3, [r3, #8]
 8000c10:	4a08      	ldr	r2, [pc, #32]	; (8000c34 <SetSysClock+0x11c>)
 8000c12:	f043 0302 	orr.w	r3, r3, #2
 8000c16:	6093      	str	r3, [r2, #8]
 8000c18:	bf00      	nop
 8000c1a:	4b06      	ldr	r3, [pc, #24]	; (8000c34 <SetSysClock+0x11c>)
 8000c1c:	689b      	ldr	r3, [r3, #8]
 8000c1e:	f003 030c 	and.w	r3, r3, #12
 8000c22:	2b08      	cmp	r3, #8
 8000c24:	d1f9      	bne.n	8000c1a <SetSysClock+0x102>
 8000c26:	bf00      	nop
 8000c28:	370c      	adds	r7, #12
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr
 8000c32:	bf00      	nop
 8000c34:	40023800 	.word	0x40023800
 8000c38:	40007000 	.word	0x40007000
 8000c3c:	77405a08 	.word	0x77405a08
 8000c40:	40023c00 	.word	0x40023c00

08000c44 <Reset_Handler>:
 8000c44:	480d      	ldr	r0, [pc, #52]	; (8000c7c <LoopForever+0x2>)
 8000c46:	4685      	mov	sp, r0
 8000c48:	480d      	ldr	r0, [pc, #52]	; (8000c80 <LoopForever+0x6>)
 8000c4a:	490e      	ldr	r1, [pc, #56]	; (8000c84 <LoopForever+0xa>)
 8000c4c:	4a0e      	ldr	r2, [pc, #56]	; (8000c88 <LoopForever+0xe>)
 8000c4e:	2300      	movs	r3, #0
 8000c50:	e002      	b.n	8000c58 <LoopCopyDataInit>

08000c52 <CopyDataInit>:
 8000c52:	58d4      	ldr	r4, [r2, r3]
 8000c54:	50c4      	str	r4, [r0, r3]
 8000c56:	3304      	adds	r3, #4

08000c58 <LoopCopyDataInit>:
 8000c58:	18c4      	adds	r4, r0, r3
 8000c5a:	428c      	cmp	r4, r1
 8000c5c:	d3f9      	bcc.n	8000c52 <CopyDataInit>
 8000c5e:	4a0b      	ldr	r2, [pc, #44]	; (8000c8c <LoopForever+0x12>)
 8000c60:	4c0b      	ldr	r4, [pc, #44]	; (8000c90 <LoopForever+0x16>)
 8000c62:	2300      	movs	r3, #0
 8000c64:	e001      	b.n	8000c6a <LoopFillZerobss>

08000c66 <FillZerobss>:
 8000c66:	6013      	str	r3, [r2, #0]
 8000c68:	3204      	adds	r2, #4

08000c6a <LoopFillZerobss>:
 8000c6a:	42a2      	cmp	r2, r4
 8000c6c:	d3fb      	bcc.n	8000c66 <FillZerobss>
 8000c6e:	f7ff ff1d 	bl	8000aac <SystemInit>
 8000c72:	f000 f83b 	bl	8000cec <__libc_init_array>
 8000c76:	f7ff fe6b 	bl	8000950 <main>

08000c7a <LoopForever>:
 8000c7a:	e7fe      	b.n	8000c7a <LoopForever>
 8000c7c:	20020000 	.word	0x20020000
 8000c80:	20000000 	.word	0x20000000
 8000c84:	20000078 	.word	0x20000078
 8000c88:	08000f90 	.word	0x08000f90
 8000c8c:	20000078 	.word	0x20000078
 8000c90:	200000b4 	.word	0x200000b4

08000c94 <ADC_IRQHandler>:
 8000c94:	e7fe      	b.n	8000c94 <ADC_IRQHandler>

08000c96 <_ZdlPvj>:
 8000c96:	f000 b819 	b.w	8000ccc <_ZdlPv>

08000c9a <_Znwj>:
 8000c9a:	b510      	push	{r4, lr}
 8000c9c:	2800      	cmp	r0, #0
 8000c9e:	bf14      	ite	ne
 8000ca0:	4604      	movne	r4, r0
 8000ca2:	2401      	moveq	r4, #1
 8000ca4:	4620      	mov	r0, r4
 8000ca6:	f000 f845 	bl	8000d34 <malloc>
 8000caa:	b930      	cbnz	r0, 8000cba <_Znwj+0x20>
 8000cac:	f000 f806 	bl	8000cbc <_ZSt15get_new_handlerv>
 8000cb0:	b908      	cbnz	r0, 8000cb6 <_Znwj+0x1c>
 8000cb2:	f000 f80d 	bl	8000cd0 <abort>
 8000cb6:	4780      	blx	r0
 8000cb8:	e7f4      	b.n	8000ca4 <_Znwj+0xa>
 8000cba:	bd10      	pop	{r4, pc}

08000cbc <_ZSt15get_new_handlerv>:
 8000cbc:	4b02      	ldr	r3, [pc, #8]	; (8000cc8 <_ZSt15get_new_handlerv+0xc>)
 8000cbe:	6818      	ldr	r0, [r3, #0]
 8000cc0:	f3bf 8f5b 	dmb	ish
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop
 8000cc8:	200000a4 	.word	0x200000a4

08000ccc <_ZdlPv>:
 8000ccc:	f000 b83a 	b.w	8000d44 <free>

08000cd0 <abort>:
 8000cd0:	b508      	push	{r3, lr}
 8000cd2:	2006      	movs	r0, #6
 8000cd4:	f000 f91e 	bl	8000f14 <raise>
 8000cd8:	2001      	movs	r0, #1
 8000cda:	f7ff feb1 	bl	8000a40 <_exit>
	...

08000ce0 <__errno>:
 8000ce0:	4b01      	ldr	r3, [pc, #4]	; (8000ce8 <__errno+0x8>)
 8000ce2:	6818      	ldr	r0, [r3, #0]
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop
 8000ce8:	20000014 	.word	0x20000014

08000cec <__libc_init_array>:
 8000cec:	b570      	push	{r4, r5, r6, lr}
 8000cee:	4e0d      	ldr	r6, [pc, #52]	; (8000d24 <__libc_init_array+0x38>)
 8000cf0:	4c0d      	ldr	r4, [pc, #52]	; (8000d28 <__libc_init_array+0x3c>)
 8000cf2:	1ba4      	subs	r4, r4, r6
 8000cf4:	10a4      	asrs	r4, r4, #2
 8000cf6:	2500      	movs	r5, #0
 8000cf8:	42a5      	cmp	r5, r4
 8000cfa:	d109      	bne.n	8000d10 <__libc_init_array+0x24>
 8000cfc:	4e0b      	ldr	r6, [pc, #44]	; (8000d2c <__libc_init_array+0x40>)
 8000cfe:	4c0c      	ldr	r4, [pc, #48]	; (8000d30 <__libc_init_array+0x44>)
 8000d00:	f000 f926 	bl	8000f50 <_init>
 8000d04:	1ba4      	subs	r4, r4, r6
 8000d06:	10a4      	asrs	r4, r4, #2
 8000d08:	2500      	movs	r5, #0
 8000d0a:	42a5      	cmp	r5, r4
 8000d0c:	d105      	bne.n	8000d1a <__libc_init_array+0x2e>
 8000d0e:	bd70      	pop	{r4, r5, r6, pc}
 8000d10:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000d14:	4798      	blx	r3
 8000d16:	3501      	adds	r5, #1
 8000d18:	e7ee      	b.n	8000cf8 <__libc_init_array+0xc>
 8000d1a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000d1e:	4798      	blx	r3
 8000d20:	3501      	adds	r5, #1
 8000d22:	e7f2      	b.n	8000d0a <__libc_init_array+0x1e>
 8000d24:	08000f88 	.word	0x08000f88
 8000d28:	08000f88 	.word	0x08000f88
 8000d2c:	08000f88 	.word	0x08000f88
 8000d30:	08000f8c 	.word	0x08000f8c

08000d34 <malloc>:
 8000d34:	4b02      	ldr	r3, [pc, #8]	; (8000d40 <malloc+0xc>)
 8000d36:	4601      	mov	r1, r0
 8000d38:	6818      	ldr	r0, [r3, #0]
 8000d3a:	f000 b859 	b.w	8000df0 <_malloc_r>
 8000d3e:	bf00      	nop
 8000d40:	20000014 	.word	0x20000014

08000d44 <free>:
 8000d44:	4b02      	ldr	r3, [pc, #8]	; (8000d50 <free+0xc>)
 8000d46:	4601      	mov	r1, r0
 8000d48:	6818      	ldr	r0, [r3, #0]
 8000d4a:	f000 b803 	b.w	8000d54 <_free_r>
 8000d4e:	bf00      	nop
 8000d50:	20000014 	.word	0x20000014

08000d54 <_free_r>:
 8000d54:	b538      	push	{r3, r4, r5, lr}
 8000d56:	4605      	mov	r5, r0
 8000d58:	2900      	cmp	r1, #0
 8000d5a:	d045      	beq.n	8000de8 <_free_r+0x94>
 8000d5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000d60:	1f0c      	subs	r4, r1, #4
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	bfb8      	it	lt
 8000d66:	18e4      	addlt	r4, r4, r3
 8000d68:	f000 f8f0 	bl	8000f4c <__malloc_lock>
 8000d6c:	4a1f      	ldr	r2, [pc, #124]	; (8000dec <_free_r+0x98>)
 8000d6e:	6813      	ldr	r3, [r2, #0]
 8000d70:	4610      	mov	r0, r2
 8000d72:	b933      	cbnz	r3, 8000d82 <_free_r+0x2e>
 8000d74:	6063      	str	r3, [r4, #4]
 8000d76:	6014      	str	r4, [r2, #0]
 8000d78:	4628      	mov	r0, r5
 8000d7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d7e:	f000 b8e6 	b.w	8000f4e <__malloc_unlock>
 8000d82:	42a3      	cmp	r3, r4
 8000d84:	d90c      	bls.n	8000da0 <_free_r+0x4c>
 8000d86:	6821      	ldr	r1, [r4, #0]
 8000d88:	1862      	adds	r2, r4, r1
 8000d8a:	4293      	cmp	r3, r2
 8000d8c:	bf04      	itt	eq
 8000d8e:	681a      	ldreq	r2, [r3, #0]
 8000d90:	685b      	ldreq	r3, [r3, #4]
 8000d92:	6063      	str	r3, [r4, #4]
 8000d94:	bf04      	itt	eq
 8000d96:	1852      	addeq	r2, r2, r1
 8000d98:	6022      	streq	r2, [r4, #0]
 8000d9a:	6004      	str	r4, [r0, #0]
 8000d9c:	e7ec      	b.n	8000d78 <_free_r+0x24>
 8000d9e:	4613      	mov	r3, r2
 8000da0:	685a      	ldr	r2, [r3, #4]
 8000da2:	b10a      	cbz	r2, 8000da8 <_free_r+0x54>
 8000da4:	42a2      	cmp	r2, r4
 8000da6:	d9fa      	bls.n	8000d9e <_free_r+0x4a>
 8000da8:	6819      	ldr	r1, [r3, #0]
 8000daa:	1858      	adds	r0, r3, r1
 8000dac:	42a0      	cmp	r0, r4
 8000dae:	d10b      	bne.n	8000dc8 <_free_r+0x74>
 8000db0:	6820      	ldr	r0, [r4, #0]
 8000db2:	4401      	add	r1, r0
 8000db4:	1858      	adds	r0, r3, r1
 8000db6:	4282      	cmp	r2, r0
 8000db8:	6019      	str	r1, [r3, #0]
 8000dba:	d1dd      	bne.n	8000d78 <_free_r+0x24>
 8000dbc:	6810      	ldr	r0, [r2, #0]
 8000dbe:	6852      	ldr	r2, [r2, #4]
 8000dc0:	605a      	str	r2, [r3, #4]
 8000dc2:	4401      	add	r1, r0
 8000dc4:	6019      	str	r1, [r3, #0]
 8000dc6:	e7d7      	b.n	8000d78 <_free_r+0x24>
 8000dc8:	d902      	bls.n	8000dd0 <_free_r+0x7c>
 8000dca:	230c      	movs	r3, #12
 8000dcc:	602b      	str	r3, [r5, #0]
 8000dce:	e7d3      	b.n	8000d78 <_free_r+0x24>
 8000dd0:	6820      	ldr	r0, [r4, #0]
 8000dd2:	1821      	adds	r1, r4, r0
 8000dd4:	428a      	cmp	r2, r1
 8000dd6:	bf04      	itt	eq
 8000dd8:	6811      	ldreq	r1, [r2, #0]
 8000dda:	6852      	ldreq	r2, [r2, #4]
 8000ddc:	6062      	str	r2, [r4, #4]
 8000dde:	bf04      	itt	eq
 8000de0:	1809      	addeq	r1, r1, r0
 8000de2:	6021      	streq	r1, [r4, #0]
 8000de4:	605c      	str	r4, [r3, #4]
 8000de6:	e7c7      	b.n	8000d78 <_free_r+0x24>
 8000de8:	bd38      	pop	{r3, r4, r5, pc}
 8000dea:	bf00      	nop
 8000dec:	200000a8 	.word	0x200000a8

08000df0 <_malloc_r>:
 8000df0:	b570      	push	{r4, r5, r6, lr}
 8000df2:	1ccd      	adds	r5, r1, #3
 8000df4:	f025 0503 	bic.w	r5, r5, #3
 8000df8:	3508      	adds	r5, #8
 8000dfa:	2d0c      	cmp	r5, #12
 8000dfc:	bf38      	it	cc
 8000dfe:	250c      	movcc	r5, #12
 8000e00:	2d00      	cmp	r5, #0
 8000e02:	4606      	mov	r6, r0
 8000e04:	db01      	blt.n	8000e0a <_malloc_r+0x1a>
 8000e06:	42a9      	cmp	r1, r5
 8000e08:	d903      	bls.n	8000e12 <_malloc_r+0x22>
 8000e0a:	230c      	movs	r3, #12
 8000e0c:	6033      	str	r3, [r6, #0]
 8000e0e:	2000      	movs	r0, #0
 8000e10:	bd70      	pop	{r4, r5, r6, pc}
 8000e12:	f000 f89b 	bl	8000f4c <__malloc_lock>
 8000e16:	4a21      	ldr	r2, [pc, #132]	; (8000e9c <_malloc_r+0xac>)
 8000e18:	6814      	ldr	r4, [r2, #0]
 8000e1a:	4621      	mov	r1, r4
 8000e1c:	b991      	cbnz	r1, 8000e44 <_malloc_r+0x54>
 8000e1e:	4c20      	ldr	r4, [pc, #128]	; (8000ea0 <_malloc_r+0xb0>)
 8000e20:	6823      	ldr	r3, [r4, #0]
 8000e22:	b91b      	cbnz	r3, 8000e2c <_malloc_r+0x3c>
 8000e24:	4630      	mov	r0, r6
 8000e26:	f000 f83d 	bl	8000ea4 <_sbrk_r>
 8000e2a:	6020      	str	r0, [r4, #0]
 8000e2c:	4629      	mov	r1, r5
 8000e2e:	4630      	mov	r0, r6
 8000e30:	f000 f838 	bl	8000ea4 <_sbrk_r>
 8000e34:	1c43      	adds	r3, r0, #1
 8000e36:	d124      	bne.n	8000e82 <_malloc_r+0x92>
 8000e38:	230c      	movs	r3, #12
 8000e3a:	6033      	str	r3, [r6, #0]
 8000e3c:	4630      	mov	r0, r6
 8000e3e:	f000 f886 	bl	8000f4e <__malloc_unlock>
 8000e42:	e7e4      	b.n	8000e0e <_malloc_r+0x1e>
 8000e44:	680b      	ldr	r3, [r1, #0]
 8000e46:	1b5b      	subs	r3, r3, r5
 8000e48:	d418      	bmi.n	8000e7c <_malloc_r+0x8c>
 8000e4a:	2b0b      	cmp	r3, #11
 8000e4c:	d90f      	bls.n	8000e6e <_malloc_r+0x7e>
 8000e4e:	600b      	str	r3, [r1, #0]
 8000e50:	50cd      	str	r5, [r1, r3]
 8000e52:	18cc      	adds	r4, r1, r3
 8000e54:	4630      	mov	r0, r6
 8000e56:	f000 f87a 	bl	8000f4e <__malloc_unlock>
 8000e5a:	f104 000b 	add.w	r0, r4, #11
 8000e5e:	1d23      	adds	r3, r4, #4
 8000e60:	f020 0007 	bic.w	r0, r0, #7
 8000e64:	1ac3      	subs	r3, r0, r3
 8000e66:	d0d3      	beq.n	8000e10 <_malloc_r+0x20>
 8000e68:	425a      	negs	r2, r3
 8000e6a:	50e2      	str	r2, [r4, r3]
 8000e6c:	e7d0      	b.n	8000e10 <_malloc_r+0x20>
 8000e6e:	428c      	cmp	r4, r1
 8000e70:	684b      	ldr	r3, [r1, #4]
 8000e72:	bf16      	itet	ne
 8000e74:	6063      	strne	r3, [r4, #4]
 8000e76:	6013      	streq	r3, [r2, #0]
 8000e78:	460c      	movne	r4, r1
 8000e7a:	e7eb      	b.n	8000e54 <_malloc_r+0x64>
 8000e7c:	460c      	mov	r4, r1
 8000e7e:	6849      	ldr	r1, [r1, #4]
 8000e80:	e7cc      	b.n	8000e1c <_malloc_r+0x2c>
 8000e82:	1cc4      	adds	r4, r0, #3
 8000e84:	f024 0403 	bic.w	r4, r4, #3
 8000e88:	42a0      	cmp	r0, r4
 8000e8a:	d005      	beq.n	8000e98 <_malloc_r+0xa8>
 8000e8c:	1a21      	subs	r1, r4, r0
 8000e8e:	4630      	mov	r0, r6
 8000e90:	f000 f808 	bl	8000ea4 <_sbrk_r>
 8000e94:	3001      	adds	r0, #1
 8000e96:	d0cf      	beq.n	8000e38 <_malloc_r+0x48>
 8000e98:	6025      	str	r5, [r4, #0]
 8000e9a:	e7db      	b.n	8000e54 <_malloc_r+0x64>
 8000e9c:	200000a8 	.word	0x200000a8
 8000ea0:	200000ac 	.word	0x200000ac

08000ea4 <_sbrk_r>:
 8000ea4:	b538      	push	{r3, r4, r5, lr}
 8000ea6:	4c06      	ldr	r4, [pc, #24]	; (8000ec0 <_sbrk_r+0x1c>)
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	4605      	mov	r5, r0
 8000eac:	4608      	mov	r0, r1
 8000eae:	6023      	str	r3, [r4, #0]
 8000eb0:	f7ff fdd0 	bl	8000a54 <_sbrk>
 8000eb4:	1c43      	adds	r3, r0, #1
 8000eb6:	d102      	bne.n	8000ebe <_sbrk_r+0x1a>
 8000eb8:	6823      	ldr	r3, [r4, #0]
 8000eba:	b103      	cbz	r3, 8000ebe <_sbrk_r+0x1a>
 8000ebc:	602b      	str	r3, [r5, #0]
 8000ebe:	bd38      	pop	{r3, r4, r5, pc}
 8000ec0:	200000b0 	.word	0x200000b0

08000ec4 <_raise_r>:
 8000ec4:	291f      	cmp	r1, #31
 8000ec6:	b538      	push	{r3, r4, r5, lr}
 8000ec8:	4604      	mov	r4, r0
 8000eca:	460d      	mov	r5, r1
 8000ecc:	d904      	bls.n	8000ed8 <_raise_r+0x14>
 8000ece:	2316      	movs	r3, #22
 8000ed0:	6003      	str	r3, [r0, #0]
 8000ed2:	f04f 30ff 	mov.w	r0, #4294967295
 8000ed6:	bd38      	pop	{r3, r4, r5, pc}
 8000ed8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8000eda:	b112      	cbz	r2, 8000ee2 <_raise_r+0x1e>
 8000edc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8000ee0:	b94b      	cbnz	r3, 8000ef6 <_raise_r+0x32>
 8000ee2:	4620      	mov	r0, r4
 8000ee4:	f000 f830 	bl	8000f48 <_getpid_r>
 8000ee8:	462a      	mov	r2, r5
 8000eea:	4601      	mov	r1, r0
 8000eec:	4620      	mov	r0, r4
 8000eee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ef2:	f000 b817 	b.w	8000f24 <_kill_r>
 8000ef6:	2b01      	cmp	r3, #1
 8000ef8:	d00a      	beq.n	8000f10 <_raise_r+0x4c>
 8000efa:	1c59      	adds	r1, r3, #1
 8000efc:	d103      	bne.n	8000f06 <_raise_r+0x42>
 8000efe:	2316      	movs	r3, #22
 8000f00:	6003      	str	r3, [r0, #0]
 8000f02:	2001      	movs	r0, #1
 8000f04:	e7e7      	b.n	8000ed6 <_raise_r+0x12>
 8000f06:	2400      	movs	r4, #0
 8000f08:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	4798      	blx	r3
 8000f10:	2000      	movs	r0, #0
 8000f12:	e7e0      	b.n	8000ed6 <_raise_r+0x12>

08000f14 <raise>:
 8000f14:	4b02      	ldr	r3, [pc, #8]	; (8000f20 <raise+0xc>)
 8000f16:	4601      	mov	r1, r0
 8000f18:	6818      	ldr	r0, [r3, #0]
 8000f1a:	f7ff bfd3 	b.w	8000ec4 <_raise_r>
 8000f1e:	bf00      	nop
 8000f20:	20000014 	.word	0x20000014

08000f24 <_kill_r>:
 8000f24:	b538      	push	{r3, r4, r5, lr}
 8000f26:	4c07      	ldr	r4, [pc, #28]	; (8000f44 <_kill_r+0x20>)
 8000f28:	2300      	movs	r3, #0
 8000f2a:	4605      	mov	r5, r0
 8000f2c:	4608      	mov	r0, r1
 8000f2e:	4611      	mov	r1, r2
 8000f30:	6023      	str	r3, [r4, #0]
 8000f32:	f7ff fd75 	bl	8000a20 <_kill>
 8000f36:	1c43      	adds	r3, r0, #1
 8000f38:	d102      	bne.n	8000f40 <_kill_r+0x1c>
 8000f3a:	6823      	ldr	r3, [r4, #0]
 8000f3c:	b103      	cbz	r3, 8000f40 <_kill_r+0x1c>
 8000f3e:	602b      	str	r3, [r5, #0]
 8000f40:	bd38      	pop	{r3, r4, r5, pc}
 8000f42:	bf00      	nop
 8000f44:	200000b0 	.word	0x200000b0

08000f48 <_getpid_r>:
 8000f48:	f7ff bd62 	b.w	8000a10 <_getpid>

08000f4c <__malloc_lock>:
 8000f4c:	4770      	bx	lr

08000f4e <__malloc_unlock>:
 8000f4e:	4770      	bx	lr

08000f50 <_init>:
 8000f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f52:	bf00      	nop
 8000f54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f56:	bc08      	pop	{r3}
 8000f58:	469e      	mov	lr, r3
 8000f5a:	4770      	bx	lr

08000f5c <_fini>:
 8000f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f5e:	bf00      	nop
 8000f60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f62:	bc08      	pop	{r3}
 8000f64:	469e      	mov	lr, r3
 8000f66:	4770      	bx	lr
