{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619099105518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619099105523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 22 21:45:05 2021 " "Processing started: Thu Apr 22 21:45:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619099105523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619099105523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU0_simu -c CPU0_simu " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU0_simu -c CPU0_simu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619099105523 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619099106022 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619099106022 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "LD cpu0.v(120) " "Verilog HDL Compiler Directive warning at cpu0.v(120): text macro \"LD\" is undefined" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 120 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1619099113845 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand cpu0.v(120) " "Verilog HDL syntax error at cpu0.v(120) near text: \":\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 120 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1619099113845 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ST cpu0.v(121) " "Verilog HDL Compiler Directive warning at cpu0.v(121): text macro \"ST\" is undefined" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 121 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1619099113845 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpu0.v(121) " "Verilog HDL syntax error at cpu0.v(121) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 121 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1619099113845 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "LDR cpu0.v(124) " "Verilog HDL Compiler Directive warning at cpu0.v(124): text macro \"LDR\" is undefined" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 124 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1619099113845 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpu0.v(124) " "Verilog HDL syntax error at cpu0.v(124) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 124 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1619099113845 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "STR cpu0.v(125) " "Verilog HDL Compiler Directive warning at cpu0.v(125): text macro \"STR\" is undefined" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 125 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1619099113845 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpu0.v(125) " "Verilog HDL syntax error at cpu0.v(125) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 125 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1619099113845 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "LDI cpu0.v(128) " "Verilog HDL Compiler Directive warning at cpu0.v(128): text macro \"LDI\" is undefined" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 128 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1619099113845 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpu0.v(128) " "Verilog HDL syntax error at cpu0.v(128) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 128 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1619099113845 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CMP cpu0.v(130) " "Verilog HDL Compiler Directive warning at cpu0.v(130): text macro \"CMP\" is undefined" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 130 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1619099113845 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpu0.v(130) " "Verilog HDL syntax error at cpu0.v(130) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 130 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1619099113845 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MOV cpu0.v(131) " "Verilog HDL Compiler Directive warning at cpu0.v(131): text macro \"MOV\" is undefined" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 131 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1619099113845 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "using a closing label on a design unit cpu0.v(131) " "Verilog HDL error at cpu0.v(131): using a closing label on a design unit is a SystemVerilog feature" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 131 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1619099113847 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \")\" cpu0.v(131) " "Verilog HDL syntax error at cpu0.v(131) near text: \",\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 131 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1619099113847 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ADD cpu0.v(132) " "Verilog HDL Compiler Directive warning at cpu0.v(132): text macro \"ADD\" is undefined" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 132 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1619099113847 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SUB cpu0.v(133) " "Verilog HDL Compiler Directive warning at cpu0.v(133): text macro \"SUB\" is undefined" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 133 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1619099113847 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpu0.v(133) " "Verilog HDL syntax error at cpu0.v(133) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 133 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1619099113847 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MUL cpu0.v(134) " "Verilog HDL Compiler Directive warning at cpu0.v(134): text macro \"MUL\" is undefined" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 134 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1619099113847 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpu0.v(134) " "Verilog HDL syntax error at cpu0.v(134) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 134 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1619099113847 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "DIV cpu0.v(135) " "Verilog HDL Compiler Directive warning at cpu0.v(135): text macro \"DIV\" is undefined" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 135 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1619099113847 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpu0.v(135) " "Verilog HDL syntax error at cpu0.v(135) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 135 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1619099113847 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "AND cpu0.v(136) " "Verilog HDL Compiler Directive warning at cpu0.v(136): text macro \"AND\" is undefined" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 136 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1619099113847 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpu0.v(136) " "Verilog HDL syntax error at cpu0.v(136) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 136 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1619099113847 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "OR cpu0.v(137) " "Verilog HDL Compiler Directive warning at cpu0.v(137): text macro \"OR\" is undefined" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 137 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1619099113847 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpu0.v(137) " "Verilog HDL syntax error at cpu0.v(137) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 137 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1619099113847 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "XOR cpu0.v(138) " "Verilog HDL Compiler Directive warning at cpu0.v(138): text macro \"XOR\" is undefined" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 138 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1619099113847 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpu0.v(138) " "Verilog HDL syntax error at cpu0.v(138) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 138 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1619099113847 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SHL cpu0.v(139) " "Verilog HDL Compiler Directive warning at cpu0.v(139): text macro \"SHL\" is undefined" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 139 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1619099113847 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpu0.v(139) " "Verilog HDL syntax error at cpu0.v(139) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 139 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1619099113847 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SHR cpu0.v(140) " "Verilog HDL Compiler Directive warning at cpu0.v(140): text macro \"SHR\" is undefined" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 140 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1619099113847 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpu0.v(140) " "Verilog HDL syntax error at cpu0.v(140) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 140 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1619099113847 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "JEQ cpu0.v(142) " "Verilog HDL Compiler Directive warning at cpu0.v(142): text macro \"JEQ\" is undefined" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 142 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1619099113847 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpu0.v(142) " "Verilog HDL syntax error at cpu0.v(142) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 142 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1619099113847 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "JNE cpu0.v(143) " "Verilog HDL Compiler Directive warning at cpu0.v(143): text macro \"JNE\" is undefined" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 143 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1619099113847 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpu0.v(143) " "Verilog HDL syntax error at cpu0.v(143) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 143 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1619099113848 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "JLT cpu0.v(144) " "Verilog HDL Compiler Directive warning at cpu0.v(144): text macro \"JLT\" is undefined" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 144 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1619099113848 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" cpu0.v(144) " "Verilog HDL syntax error at cpu0.v(144) near text: \":\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 144 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1619099113848 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "JGT cpu0.v(145) " "Verilog HDL Compiler Directive warning at cpu0.v(145): text macro \"JGT\" is undefined" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 145 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1619099113848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu0.v 0 0 " "Found 0 design units, including 0 entities, in source file cpu0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619099113848 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619099113890 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 22 21:45:13 2021 " "Processing ended: Thu Apr 22 21:45:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619099113890 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619099113890 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619099113890 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619099113890 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 21 s " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 21 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619099114484 ""}
