[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PreprocUhdmCov/slpp_all/surelog.log".
[WRN:PP0113] ${SURELOG_DIR}/tests/PreprocUhdmCov/prim_assert.sv:28:9: Unused macro argument "__clk".
[WRN:PP0113] ${SURELOG_DIR}/tests/PreprocUhdmCov/prim_assert.sv:28:9: Unused macro argument "__name".
[WRN:PP0113] ${SURELOG_DIR}/tests/PreprocUhdmCov/prim_assert.sv:28:9: Unused macro argument "__prop".
[WRN:PP0113] ${SURELOG_DIR}/tests/PreprocUhdmCov/prim_assert.sv:28:9: Unused macro argument "__rst".
[NTE:PP0105] ${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv:22:6: Multiply defined macro "_N",
             ${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv:18:11: previous definition.
AST_DEBUG_BEGIN
Count: 208
LIB: work
FILE: ${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv
n<> u<207> t<Top_level_rule> c<1> l<4:1> el<51:1>
  n<> u<1> t<Null_rule> p<207> s<206> l<4:1> el<4:1>
  n<> u<206> t<Source_text> p<207> c<205> l<4:1> el<50:17>
    n<> u<205> t<Description> p<206> c<204> l<4:1> el<50:17>
      n<> u<204> t<Module_declaration> p<205> c<21> l<4:1> el<50:17>
        n<> u<21> t<Module_ansi_header> p<204> c<2> s<36> l<4:1> el<4:44>
          n<module> u<2> t<Module_keyword> p<21> s<3> l<4:1> el<4:7>
          n<top> u<3> t<STRING_CONST> p<21> s<20> l<4:8> el<4:11>
          n<> u<20> t<List_of_port_declarations> p<21> c<11> l<4:12> el<4:43>
            n<> u<11> t<Ansi_port_declaration> p<20> c<9> s<19> l<4:13> el<4:26>
              n<> u<9> t<Net_port_header> p<11> c<4> s<10> l<4:13> el<4:24>
                n<> u<4> t<PortDir_Inp> p<9> s<8> l<4:13> el<4:18>
                n<> u<8> t<Net_port_type> p<9> c<7> l<4:19> el<4:24>
                  n<> u<7> t<Data_type_or_implicit> p<8> c<6> l<4:19> el<4:24>
                    n<> u<6> t<Data_type> p<7> c<5> l<4:19> el<4:24>
                      n<> u<5> t<IntVec_TypeLogic> p<6> l<4:19> el<4:24>
              n<b> u<10> t<STRING_CONST> p<11> l<4:25> el<4:26>
            n<> u<19> t<Ansi_port_declaration> p<20> c<17> l<4:28> el<4:42>
              n<> u<17> t<Net_port_header> p<19> c<12> s<18> l<4:28> el<4:40>
                n<> u<12> t<PortDir_Out> p<17> s<16> l<4:28> el<4:34>
                n<> u<16> t<Net_port_type> p<17> c<15> l<4:35> el<4:40>
                  n<> u<15> t<Data_type_or_implicit> p<16> c<14> l<4:35> el<4:40>
                    n<> u<14> t<Data_type> p<15> c<13> l<4:35> el<4:40>
                      n<> u<13> t<IntVec_TypeLogic> p<14> l<4:35> el<4:40>
              n<a> u<18> t<STRING_CONST> p<19> l<4:41> el<4:42>
        n<> u<36> t<Non_port_module_item> p<204> c<35> s<51> l<9:4> el<9:17>
          n<> u<35> t<Module_or_generate_item> p<36> c<34> l<9:4> el<9:17>
            n<> u<34> t<Module_common_item> p<35> c<33> l<9:4> el<9:17>
              n<> u<33> t<Continuous_assign> p<34> c<32> l<9:4> el<9:17>
                n<> u<32> t<List_of_net_assignments> p<33> c<31> l<9:11> el<9:16>
                  n<> u<31> t<Net_assignment> p<32> c<26> l<9:11> el<9:16>
                    n<> u<26> t<Net_lvalue> p<31> c<23> s<30> l<9:11> el<9:12>
                      n<> u<23> t<Ps_or_hierarchical_identifier> p<26> c<22> s<25> l<9:11> el<9:12>
                        n<a> u<22> t<STRING_CONST> p<23> l<9:11> el<9:12>
                      n<> u<25> t<Constant_select> p<26> c<24> l<9:13> el<9:13>
                        n<> u<24> t<Constant_bit_select> p<25> l<9:13> el<9:13>
                    n<> u<30> t<Expression> p<31> c<29> l<9:15> el<9:16>
                      n<> u<29> t<Primary> p<30> c<28> l<9:15> el<9:16>
                        n<> u<28> t<Primary_literal> p<29> c<27> l<9:15> el<9:16>
                          n<b> u<27> t<STRING_CONST> p<28> l<9:15> el<9:16>
        n<> u<51> t<Non_port_module_item> p<204> c<50> s<66> l<15:4> el<15:17>
          n<> u<50> t<Module_or_generate_item> p<51> c<49> l<15:4> el<15:17>
            n<> u<49> t<Module_common_item> p<50> c<48> l<15:4> el<15:17>
              n<> u<48> t<Continuous_assign> p<49> c<47> l<15:4> el<15:17>
                n<> u<47> t<List_of_net_assignments> p<48> c<46> l<15:11> el<15:16>
                  n<> u<46> t<Net_assignment> p<47> c<41> l<15:11> el<15:16>
                    n<> u<41> t<Net_lvalue> p<46> c<38> s<45> l<15:11> el<15:12>
                      n<> u<38> t<Ps_or_hierarchical_identifier> p<41> c<37> s<40> l<15:11> el<15:12>
                        n<a> u<37> t<STRING_CONST> p<38> l<15:11> el<15:12>
                      n<> u<40> t<Constant_select> p<41> c<39> l<15:13> el<15:13>
                        n<> u<39> t<Constant_bit_select> p<40> l<15:13> el<15:13>
                    n<> u<45> t<Expression> p<46> c<44> l<15:15> el<15:16>
                      n<> u<44> t<Primary> p<45> c<43> l<15:15> el<15:16>
                        n<> u<43> t<Primary_literal> p<44> c<42> l<15:15> el<15:16>
                          n<b> u<42> t<STRING_CONST> p<43> l<15:15> el<15:16>
        n<> u<66> t<Non_port_module_item> p<204> c<65> s<81> l<20:4> el<20:17>
          n<> u<65> t<Module_or_generate_item> p<66> c<64> l<20:4> el<20:17>
            n<> u<64> t<Module_common_item> p<65> c<63> l<20:4> el<20:17>
              n<> u<63> t<Continuous_assign> p<64> c<62> l<20:4> el<20:17>
                n<> u<62> t<List_of_net_assignments> p<63> c<61> l<20:11> el<20:16>
                  n<> u<61> t<Net_assignment> p<62> c<56> l<20:11> el<20:16>
                    n<> u<56> t<Net_lvalue> p<61> c<53> s<60> l<20:11> el<20:12>
                      n<> u<53> t<Ps_or_hierarchical_identifier> p<56> c<52> s<55> l<20:11> el<20:12>
                        n<a> u<52> t<STRING_CONST> p<53> l<20:11> el<20:12>
                      n<> u<55> t<Constant_select> p<56> c<54> l<20:13> el<20:13>
                        n<> u<54> t<Constant_bit_select> p<55> l<20:13> el<20:13>
                    n<> u<60> t<Expression> p<61> c<59> l<20:15> el<20:16>
                      n<> u<59> t<Primary> p<60> c<58> l<20:15> el<20:16>
                        n<> u<58> t<Primary_literal> p<59> c<57> l<20:15> el<20:16>
                          n<b> u<57> t<STRING_CONST> p<58> l<20:15> el<20:16>
        n<> u<81> t<Non_port_module_item> p<204> c<80> s<107> l<26:2> el<26:15>
          n<> u<80> t<Module_or_generate_item> p<81> c<79> l<26:2> el<26:15>
            n<> u<79> t<Module_common_item> p<80> c<78> l<26:2> el<26:15>
              n<> u<78> t<Continuous_assign> p<79> c<77> l<26:2> el<26:15>
                n<> u<77> t<List_of_net_assignments> p<78> c<76> l<26:9> el<26:14>
                  n<> u<76> t<Net_assignment> p<77> c<71> l<26:9> el<26:14>
                    n<> u<71> t<Net_lvalue> p<76> c<68> s<75> l<26:9> el<26:10>
                      n<> u<68> t<Ps_or_hierarchical_identifier> p<71> c<67> s<70> l<26:9> el<26:10>
                        n<a> u<67> t<STRING_CONST> p<68> l<26:9> el<26:10>
                      n<> u<70> t<Constant_select> p<71> c<69> l<26:11> el<26:11>
                        n<> u<69> t<Constant_bit_select> p<70> l<26:11> el<26:11>
                    n<> u<75> t<Expression> p<76> c<74> l<26:13> el<26:14>
                      n<> u<74> t<Primary> p<75> c<73> l<26:13> el<26:14>
                        n<> u<73> t<Primary_literal> p<74> c<72> l<26:13> el<26:14>
                          n<b> u<72> t<STRING_CONST> p<73> l<26:13> el<26:14>
        n<> u<107> t<Non_port_module_item> p<204> c<106> s<135> l<30:2> el<34:6>
          n<> u<106> t<Module_or_generate_item> p<107> c<105> l<30:2> el<34:6>
            n<> u<105> t<Module_instantiation> p<106> c<82> l<30:2> el<34:6>
              n<prim_subreg> u<82> t<STRING_CONST> p<105> s<92> l<30:2> el<30:13>
              n<> u<92> t<Parameter_value_assignment> p<105> c<91> s<104> l<30:14> el<32:4>
                n<> u<91> t<List_of_parameter_assignments> p<92> c<90> l<31:6> el<31:18>
                  n<> u<90> t<Named_parameter_assignment> p<91> c<83> l<31:6> el<31:18>
                    n<DW> u<83> t<STRING_CONST> p<90> s<89> l<31:7> el<31:9>
                    n<> u<89> t<Param_expression> p<90> c<88> l<31:16> el<31:17>
                      n<> u<88> t<Mintypmax_expression> p<89> c<87> l<31:16> el<31:17>
                        n<> u<87> t<Expression> p<88> c<86> l<31:16> el<31:17>
                          n<> u<86> t<Primary> p<87> c<85> l<31:16> el<31:17>
                            n<> u<85> t<Primary_literal> p<86> c<84> l<31:16> el<31:17>
                              n<1> u<84> t<INT_CONST> p<85> l<31:16> el<31:17>
              n<> u<104> t<Hierarchical_instance> p<105> c<94> l<32:5> el<34:5>
                n<> u<94> t<Name_of_instance> p<104> c<93> s<103> l<32:5> el<32:13>
                  n<u_ip0_p7> u<93> t<STRING_CONST> p<94> l<32:5> el<32:13>
                n<> u<103> t<List_of_port_connections> p<104> c<102> l<33:4> el<33:24>
                  n<> u<102> t<Named_port_connection> p<103> c<95> l<33:4> el<33:24>
                    n<clk_i> u<95> t<STRING_CONST> p<102> s<100> l<33:5> el<33:10>
                    n<> u<100> t<OPEN_PARENS> p<102> s<99> l<33:13> el<33:14>
                    n<> u<99> t<Expression> p<102> c<98> s<101> l<33:14> el<33:19>
                      n<> u<98> t<Primary> p<99> c<97> l<33:14> el<33:19>
                        n<> u<97> t<Primary_literal> p<98> c<96> l<33:14> el<33:19>
                          n<clk_i> u<96> t<STRING_CONST> p<97> l<33:14> el<33:19>
                    n<> u<101> t<CLOSE_PARENS> p<102> l<33:23> el<33:24>
        n<> u<135> t<Non_port_module_item> p<204> c<134> s<201> l<38:1> el<43:42>
          n<> u<134> t<Module_or_generate_item> p<135> c<133> l<38:1> el<43:42>
            n<> u<133> t<Module_common_item> p<134> c<132> l<38:1> el<43:42>
              n<> u<132> t<Module_or_generate_item_declaration> p<133> c<131> l<38:1> el<43:42>
                n<> u<131> t<Package_or_generate_item_declaration> p<132> c<130> l<38:1> el<43:42>
                  n<> u<130> t<Data_declaration> p<131> c<129> l<38:1> el<43:42>
                    n<> u<129> t<Type_declaration> p<130> c<127> l<38:1> el<43:42>
                      n<> u<127> t<Data_type> p<129> c<109> s<128> l<38:9> el<43:5>
                        n<> u<109> t<Struct_union> p<127> c<108> s<110> l<38:9> el<38:15>
                          n<> u<108> t<Struct_keyword> p<109> l<38:9> el<38:15>
                        n<> u<110> t<Packed_keyword> p<127> s<126> l<38:16> el<38:22>
                        n<> u<126> t<Struct_union_member> p<127> c<122> l<40:2> el<42:22>
                          n<> u<122> t<Data_type_or_void> p<126> c<121> s<125> l<40:2> el<42:9>
                            n<> u<121> t<Data_type> p<122> c<112> l<40:2> el<42:9>
                              n<> u<112> t<Struct_union> p<121> c<111> s<113> l<40:2> el<40:8>
                                n<> u<111> t<Struct_keyword> p<112> l<40:2> el<40:8>
                              n<> u<113> t<Packed_keyword> p<121> s<120> l<40:9> el<40:15>
                              n<> u<120> t<Struct_union_member> p<121> c<116> l<41:10> el<41:25>
                                n<> u<116> t<Data_type_or_void> p<120> c<115> s<119> l<41:10> el<41:15>
                                  n<> u<115> t<Data_type> p<116> c<114> l<41:10> el<41:15>
                                    n<> u<114> t<IntVec_TypeLogic> p<115> l<41:10> el<41:15>
                                n<> u<119> t<List_of_variable_decl_assignments> p<120> c<118> l<41:23> el<41:24>
                                  n<> u<118> t<Variable_decl_assignment> p<119> c<117> l<41:23> el<41:24>
                                    n<q> u<117> t<STRING_CONST> p<118> l<41:23> el<41:24>
                          n<> u<125> t<List_of_variable_decl_assignments> p<126> c<124> l<42:10> el<42:21>
                            n<> u<124> t<Variable_decl_assignment> p<125> c<123> l<42:10> el<42:21>
                              n<txunderflow> u<123> t<STRING_CONST> p<124> l<42:10> el<42:21>
                      n<spi_device_reg2hw_intr_enable_reg_t> u<128> t<STRING_CONST> p<129> l<43:6> el<43:41>
        n<> u<201> t<Non_port_module_item> p<204> c<200> s<203> l<45:4> el<48:40>
          n<> u<200> t<Module_or_generate_item> p<201> c<199> l<45:4> el<48:40>
            n<> u<199> t<Module_common_item> p<200> c<198> l<45:4> el<48:40>
              n<> u<198> t<Module_or_generate_item_declaration> p<199> c<197> l<45:4> el<48:40>
                n<> u<197> t<Package_or_generate_item_declaration> p<198> c<196> l<45:4> el<48:40>
                  n<> u<196> t<Function_declaration> p<197> c<136> l<45:4> el<48:40>
                    n<> u<136> t<Lifetime_Automatic> p<196> s<195> l<45:13> el<45:22>
                    n<> u<195> t<Function_body_declaration> p<196> c<150> l<45:23> el<48:40>
                      n<> u<150> t<Function_data_type_or_implicit> p<195> c<149> s<151> l<45:23> el<45:35>
                        n<> u<149> t<Function_data_type> p<150> c<148> l<45:23> el<45:35>
                          n<> u<148> t<Data_type> p<149> c<137> l<45:23> el<45:35>
                            n<> u<137> t<IntVec_TypeLogic> p<148> s<147> l<45:23> el<45:28>
                            n<> u<147> t<Packed_dimension> p<148> c<146> l<45:29> el<45:35>
                              n<> u<146> t<Constant_range> p<147> c<141> l<45:30> el<45:34>
                                n<> u<141> t<Constant_expression> p<146> c<140> s<145> l<45:30> el<45:32>
                                  n<> u<140> t<Constant_primary> p<141> c<139> l<45:30> el<45:32>
                                    n<> u<139> t<Primary_literal> p<140> c<138> l<45:30> el<45:32>
                                      n<31> u<138> t<INT_CONST> p<139> l<45:30> el<45:32>
                                n<> u<145> t<Constant_expression> p<146> c<144> l<45:33> el<45:34>
                                  n<> u<144> t<Constant_primary> p<145> c<143> l<45:33> el<45:34>
                                    n<> u<143> t<Primary_literal> p<144> c<142> l<45:33> el<45:34>
                                      n<0> u<142> t<INT_CONST> p<143> l<45:33> el<45:34>
                      n<prince_shiftrows_32bit> u<151> t<STRING_CONST> p<195> s<192> l<45:36> el<45:58>
                      n<> u<192> t<Tf_port_list> p<195> c<166> s<194> l<45:59> el<46:88>
                        n<> u<166> t<Tf_port_item> p<192> c<164> s<191> l<45:59> el<45:85>
                          n<> u<164> t<Data_type_or_implicit> p<166> c<163> s<165> l<45:59> el<45:71>
                            n<> u<163> t<Data_type> p<164> c<152> l<45:59> el<45:71>
                              n<> u<152> t<IntVec_TypeLogic> p<163> s<162> l<45:59> el<45:64>
                              n<> u<162> t<Packed_dimension> p<163> c<161> l<45:65> el<45:71>
                                n<> u<161> t<Constant_range> p<162> c<156> l<45:66> el<45:70>
                                  n<> u<156> t<Constant_expression> p<161> c<155> s<160> l<45:66> el<45:68>
                                    n<> u<155> t<Constant_primary> p<156> c<154> l<45:66> el<45:68>
                                      n<> u<154> t<Primary_literal> p<155> c<153> l<45:66> el<45:68>
                                        n<31> u<153> t<INT_CONST> p<154> l<45:66> el<45:68>
                                  n<> u<160> t<Constant_expression> p<161> c<159> l<45:69> el<45:70>
                                    n<> u<159> t<Constant_primary> p<160> c<158> l<45:69> el<45:70>
                                      n<> u<158> t<Primary_literal> p<159> c<157> l<45:69> el<45:70>
                                        n<0> u<157> t<INT_CONST> p<158> l<45:69> el<45:70>
                          n<state_in> u<165> t<STRING_CONST> p<166> l<45:77> el<45:85>
                        n<> u<191> t<Tf_port_item> p<192> c<189> l<46:64> el<46:88>
                          n<> u<189> t<Data_type_or_implicit> p<191> c<188> s<190> l<46:64> el<46:81>
                            n<> u<188> t<Data_type> p<189> c<167> l<46:64> el<46:81>
                              n<> u<167> t<IntVec_TypeLogic> p<188> s<177> l<46:64> el<46:69>
                              n<> u<177> t<Packed_dimension> p<188> c<176> s<187> l<46:70> el<46:76>
                                n<> u<176> t<Constant_range> p<177> c<171> l<46:71> el<46:75>
                                  n<> u<171> t<Constant_expression> p<176> c<170> s<175> l<46:71> el<46:73>
                                    n<> u<170> t<Constant_primary> p<171> c<169> l<46:71> el<46:73>
                                      n<> u<169> t<Primary_literal> p<170> c<168> l<46:71> el<46:73>
                                        n<15> u<168> t<INT_CONST> p<169> l<46:71> el<46:73>
                                  n<> u<175> t<Constant_expression> p<176> c<174> l<46:74> el<46:75>
                                    n<> u<174> t<Constant_primary> p<175> c<173> l<46:74> el<46:75>
                                      n<> u<173> t<Primary_literal> p<174> c<172> l<46:74> el<46:75>
                                        n<0> u<172> t<INT_CONST> p<173> l<46:74> el<46:75>
                              n<> u<187> t<Packed_dimension> p<188> c<186> l<46:76> el<46:81>
                                n<> u<186> t<Constant_range> p<187> c<181> l<46:77> el<46:80>
                                  n<> u<181> t<Constant_expression> p<186> c<180> s<185> l<46:77> el<46:78>
                                    n<> u<180> t<Constant_primary> p<181> c<179> l<46:77> el<46:78>
                                      n<> u<179> t<Primary_literal> p<180> c<178> l<46:77> el<46:78>
                                        n<3> u<178> t<INT_CONST> p<179> l<46:77> el<46:78>
                                  n<> u<185> t<Constant_expression> p<186> c<184> l<46:79> el<46:80>
                                    n<> u<184> t<Constant_primary> p<185> c<183> l<46:79> el<46:80>
                                      n<> u<183> t<Primary_literal> p<184> c<182> l<46:79> el<46:80>
                                        n<0> u<182> t<INT_CONST> p<183> l<46:79> el<46:80>
                          n<shifts> u<190> t<STRING_CONST> p<191> l<46:82> el<46:88>
                      n<> u<194> t<ENDFUNCTION> p<195> s<193> l<48:4> el<48:15>
                      n<prince_shiftrows_32bit> u<193> t<STRING_CONST> p<195> l<48:18> el<48:40>
        n<> u<203> t<ENDMODULE> p<204> s<202> l<50:1> el<50:10>
        n<toto> u<202> t<STRING_CONST> p<204> l<50:13> el<50:17>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv:4:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv:4:1: Compile module "work@top".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[ERR:CP0341] ${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv:4:1: Unmached label "top",
             ${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv:50:13: closing label "toto".
[ERR:EL0550] ${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv:33:5: Unknown port "clk_i".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  1
ClassDefn                                              8
ClassTypespec                                          1
ClassVar                                               1
Constant                                              15
ContAssign                                             4
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
EnumVar                                                1
Function                                              10
IODecl                                                13
IntTypespec                                            9
IntVar                                                 4
LogicNet                                               2
LogicTypespec                                          8
LogicVar                                               2
Module                                                 1
ModuleTypespec                                         1
Package                                                1
Port                                                   3
Range                                                  5
RefModule                                              1
RefObj                                                 9
RefTypespec                                           20
StructTypespec                                         2
Task                                                   9
TypespecMember                                         2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PreprocUhdmCov/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:1:3, endln:27:11
      |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiVariables:
      \_IntVar: (builtin::mailbox::num)
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiTypespec:
        \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
          |vpiParent:
          \_IntVar: (builtin::mailbox::num)
          |vpiFullName:builtin::mailbox::num
          |vpiActual:
          \_IntTypespec: , line:6:14, endln:6:17
        |vpiFullName:builtin::mailbox::num
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:6:14, endln:6:17
      |vpiImportTypespec:
      \_IntVar: (builtin::mailbox::num)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_IntVar: (builtin::mailbox::num)
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:1:3, endln:27:11
      |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiVariables:
      \_LogicVar: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
      |vpiReg:
      \_LogicVar: (builtin::mailbox::try_put)
      |vpiImportTypespec:
      \_LogicVar: (builtin::mailbox::try_put)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_LogicVar: (builtin::mailbox::try_put)
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:1:3, endln:27:11
      |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiVariables:
      \_IntVar: (builtin::mailbox::try_get)
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiTypespec:
        \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
          |vpiParent:
          \_IntVar: (builtin::mailbox::try_get)
          |vpiFullName:builtin::mailbox::try_get
          |vpiActual:
          \_IntTypespec: , line:18:14, endln:18:17
        |vpiFullName:builtin::mailbox::try_get
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:18:14, endln:18:17
      |vpiImportTypespec:
      \_IntVar: (builtin::mailbox::try_get)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_IntVar: (builtin::mailbox::try_get)
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:1:3, endln:27:11
      |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiVariables:
      \_IntVar: (builtin::mailbox::try_peek)
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiTypespec:
        \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
          |vpiParent:
          \_IntVar: (builtin::mailbox::try_peek)
          |vpiFullName:builtin::mailbox::try_peek
          |vpiActual:
          \_IntTypespec: , line:24:14, endln:24:17
        |vpiFullName:builtin::mailbox::try_peek
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:24:14, endln:24:17
      |vpiImportTypespec:
      \_IntVar: (builtin::mailbox::try_peek)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_IntVar: (builtin::mailbox::try_peek)
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:30:3, endln:52:11
      |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiVariables:
      \_ClassVar: (builtin::process::self)
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiTypespec:
        \_RefTypespec: (builtin::process::self::builtin::process), line:34:21, endln:34:28
          |vpiParent:
          \_ClassVar: (builtin::process::self)
          |vpiName:builtin::process
          |vpiFullName:builtin::process::self::builtin::process
          |vpiActual:
          \_ClassTypespec: (process), line:34:21, endln:34:28
        |vpiFullName:builtin::process::self
      |vpiTypedef:
      \_ClassTypespec: (process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiClassDefn:
        \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:30:3, endln:52:11
      |vpiImportTypespec:
      \_ClassTypespec: (process), line:34:21, endln:34:28
      |vpiImportTypespec:
      \_ClassVar: (builtin::process::self)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_ClassVar: (builtin::process::self)
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:30:3, endln:52:11
      |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiVariables:
      \_EnumVar: (builtin::process::status)
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiTypespec:
        \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
          |vpiParent:
          \_EnumVar: (builtin::process::status)
          |vpiName:state
          |vpiFullName:builtin::process::status::state
          |vpiActual:
          \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiFullName:builtin::process::status
      |vpiImportTypespec:
      \_EnumVar: (builtin::process::status)
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_EnumVar: (builtin::process::status)
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:30:3, endln:52:11
      |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:30:3, endln:52:11
      |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:30:3, endln:52:11
      |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:30:3, endln:52:11
      |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: (state), line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:30:3, endln:52:11
      |vpiName:state
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiImportTypespec:
    \_EnumTypespec: (state), line:32:13, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:55:3, endln:69:11
      |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: , line:60:14, endln:60:17
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:60:14, endln:60:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: , line:60:14, endln:60:17
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:55:3, endln:69:11
      |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: , line:63:14, endln:63:17
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:63:14, endln:63:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: , line:63:14, endln:63:17
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:55:3, endln:69:11
      |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiVariables:
      \_IntVar: (builtin::semaphore::try_get)
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiTypespec:
        \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
          |vpiParent:
          \_IntVar: (builtin::semaphore::try_get)
          |vpiFullName:builtin::semaphore::try_get
          |vpiActual:
          \_IntTypespec: , line:66:14, endln:66:17
        |vpiFullName:builtin::semaphore::try_get
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:66:26, endln:66:29
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:66:14, endln:66:17
      |vpiImportTypespec:
      \_IntVar: (builtin::semaphore::try_get)
      |vpiImportTypespec:
      \_IntTypespec: , line:66:26, endln:66:29
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_IntVar: (builtin::semaphore::try_get)
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: , line:66:26, endln:66:29
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:55:3, endln:69:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/PreprocUhdmCov/builtin.sv, line:55:3, endln:69:11
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiInternalScope:
  \_Function: (work@top.prince_shiftrows_32bit), line:45:4, endln:48:40
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
    |vpiName:prince_shiftrows_32bit
    |vpiFullName:work@top.prince_shiftrows_32bit
    |vpiVariables:
    \_LogicVar: (work@top.prince_shiftrows_32bit)
      |vpiParent:
      \_Function: (work@top.prince_shiftrows_32bit), line:45:4, endln:48:40
      |vpiTypespec:
      \_RefTypespec: (work@top.prince_shiftrows_32bit), line:45:23, endln:45:35
        |vpiParent:
        \_LogicVar: (work@top.prince_shiftrows_32bit)
        |vpiFullName:work@top.prince_shiftrows_32bit
        |vpiActual:
        \_LogicTypespec: , line:45:23, endln:45:35
      |vpiFullName:work@top.prince_shiftrows_32bit
    |vpiReg:
    \_LogicVar: (work@top.prince_shiftrows_32bit)
    |vpiInternalScope:
    \_Begin: (work@top.prince_shiftrows_32bit)
      |vpiParent:
      \_Function: (work@top.prince_shiftrows_32bit), line:45:4, endln:48:40
      |vpiFullName:work@top.prince_shiftrows_32bit
    |vpiTypedef:
    \_LogicTypespec: , line:45:23, endln:45:35
      |vpiParent:
      \_Function: (work@top.prince_shiftrows_32bit), line:45:4, endln:48:40
      |vpiRange:
      \_Range: , line:45:29, endln:45:35
        |vpiParent:
        \_LogicTypespec: , line:45:23, endln:45:35
        |vpiLeftRange:
        \_Constant: , line:45:30, endln:45:32
          |vpiParent:
          \_Range: , line:45:29, endln:45:35
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:45:33, endln:45:34
          |vpiParent:
          \_Range: , line:45:29, endln:45:35
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiTypedef:
    \_LogicTypespec: , line:45:59, endln:45:71
      |vpiParent:
      \_Function: (work@top.prince_shiftrows_32bit), line:45:4, endln:48:40
      |vpiRange:
      \_Range: , line:45:65, endln:45:71
        |vpiParent:
        \_LogicTypespec: , line:45:59, endln:45:71
        |vpiLeftRange:
        \_Constant: , line:45:66, endln:45:68
          |vpiParent:
          \_Range: , line:45:65, endln:45:71
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:45:69, endln:45:70
          |vpiParent:
          \_Range: , line:45:65, endln:45:71
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiTypedef:
    \_LogicTypespec: , line:46:64, endln:46:81
      |vpiParent:
      \_Function: (work@top.prince_shiftrows_32bit), line:45:4, endln:48:40
      |vpiRange:
      \_Range: , line:46:70, endln:46:76
        |vpiParent:
        \_LogicTypespec: , line:46:64, endln:46:81
        |vpiLeftRange:
        \_Constant: , line:46:71, endln:46:73
          |vpiParent:
          \_Range: , line:46:70, endln:46:76
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:46:74, endln:46:75
          |vpiParent:
          \_Range: , line:46:70, endln:46:76
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiRange:
      \_Range: , line:46:76, endln:46:81
        |vpiParent:
        \_LogicTypespec: , line:46:64, endln:46:81
        |vpiLeftRange:
        \_Constant: , line:46:77, endln:46:78
          |vpiParent:
          \_Range: , line:46:76, endln:46:81
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:46:79, endln:46:80
          |vpiParent:
          \_Range: , line:46:76, endln:46:81
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiImportTypespec:
    \_LogicTypespec: , line:45:23, endln:45:35
    |vpiImportTypespec:
    \_LogicVar: (work@top.prince_shiftrows_32bit)
    |vpiImportTypespec:
    \_LogicTypespec: , line:45:59, endln:45:71
    |vpiImportTypespec:
    \_LogicTypespec: , line:46:64, endln:46:81
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_LogicVar: (work@top.prince_shiftrows_32bit)
    |vpiIODecl:
    \_IODecl: (state_in), line:45:77, endln:45:85
      |vpiParent:
      \_Function: (work@top.prince_shiftrows_32bit), line:45:4, endln:48:40
      |vpiDirection:1
      |vpiName:state_in
      |vpiTypedef:
      \_RefTypespec: (work@top.prince_shiftrows_32bit.state_in), line:45:59, endln:45:71
        |vpiParent:
        \_IODecl: (state_in), line:45:77, endln:45:85
        |vpiFullName:work@top.prince_shiftrows_32bit.state_in
        |vpiActual:
        \_LogicTypespec: , line:45:59, endln:45:71
    |vpiIODecl:
    \_IODecl: (shifts), line:46:82, endln:46:88
      |vpiParent:
      \_Function: (work@top.prince_shiftrows_32bit), line:45:4, endln:48:40
      |vpiDirection:1
      |vpiName:shifts
      |vpiTypedef:
      \_RefTypespec: (work@top.prince_shiftrows_32bit.shifts), line:46:64, endln:46:81
        |vpiParent:
        \_IODecl: (shifts), line:46:82, endln:46:88
        |vpiFullName:work@top.prince_shiftrows_32bit.shifts
        |vpiActual:
        \_LogicTypespec: , line:46:64, endln:46:81
    |vpiStmt:
    \_Begin: (work@top.prince_shiftrows_32bit)
  |vpiTypedef:
  \_StructTypespec: (spi_device_reg2hw_intr_enable_reg_t), line:38:9, endln:43:5
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
    |vpiName:spi_device_reg2hw_intr_enable_reg_t
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (txunderflow), line:42:10, endln:42:21
      |vpiParent:
      \_StructTypespec: (spi_device_reg2hw_intr_enable_reg_t), line:38:9, endln:43:5
      |vpiName:txunderflow
      |vpiTypespec:
      \_RefTypespec: (work@top.spi_device_reg2hw_intr_enable_reg_t.txunderflow), line:40:2, endln:42:9
        |vpiParent:
        \_TypespecMember: (txunderflow), line:42:10, endln:42:21
        |vpiFullName:work@top.spi_device_reg2hw_intr_enable_reg_t.txunderflow
        |vpiActual:
        \_StructTypespec: , line:40:2, endln:42:9
  |vpiTypedef:
  \_StructTypespec: , line:40:2, endln:42:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (q), line:41:23, endln:41:24
      |vpiParent:
      \_StructTypespec: , line:40:2, endln:42:9
      |vpiName:q
      |vpiTypespec:
      \_RefTypespec: (work@top.q), line:41:10, endln:41:15
        |vpiParent:
        \_TypespecMember: (q), line:41:23, endln:41:24
        |vpiFullName:work@top.q
        |vpiActual:
        \_LogicTypespec: , line:41:10, endln:41:15
  |vpiTypedef:
  \_LogicTypespec: , line:41:10, endln:41:15
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
  |vpiTypedef:
  \_ModuleTypespec: (prim_subreg), line:30:2, endln:30:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
    |vpiName:prim_subreg
  |vpiTypedef:
  \_LogicTypespec: , line:4:19, endln:4:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
  |vpiTypedef:
  \_LogicTypespec: , line:4:35, endln:4:40
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
  |vpiTypedef:
  \_LogicTypespec: , line:4:19, endln:4:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
  |vpiTypedef:
  \_LogicTypespec: , line:4:35, endln:4:40
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
  |vpiImportTypespec:
  \_Function: (work@top.prince_shiftrows_32bit), line:45:4, endln:48:40
  |vpiImportTypespec:
  \_StructTypespec: (spi_device_reg2hw_intr_enable_reg_t), line:38:9, endln:43:5
  |vpiImportTypespec:
  \_StructTypespec: , line:40:2, endln:42:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:41:10, endln:41:15
  |vpiImportTypespec:
  \_ModuleTypespec: (prim_subreg), line:30:2, endln:30:13
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:19, endln:4:24
  |vpiImportTypespec:
  \_LogicNet: (work@top.b), line:4:25, endln:4:26
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
    |vpiTypespec:
    \_RefTypespec: (work@top.b), line:4:19, endln:4:24
      |vpiParent:
      \_LogicNet: (work@top.b), line:4:25, endln:4:26
      |vpiFullName:work@top.b
      |vpiActual:
      \_LogicTypespec: , line:4:19, endln:4:24
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:35, endln:4:40
  |vpiImportTypespec:
  \_LogicNet: (work@top.a), line:4:41, endln:4:42
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
    |vpiTypespec:
    \_RefTypespec: (work@top.a), line:4:35, endln:4:40
      |vpiParent:
      \_LogicNet: (work@top.a), line:4:41, endln:4:42
      |vpiFullName:work@top.a
      |vpiActual:
      \_LogicTypespec: , line:4:35, endln:4:40
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:19, endln:4:24
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:35, endln:4:40
  |vpiImportTypespec:
  \_LogicNet: (work@top.clk_i), line:33:14, endln:33:19
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
    |vpiName:clk_i
    |vpiFullName:work@top.clk_i
    |vpiNetType:1
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_Function: (work@top.prince_shiftrows_32bit), line:45:4, endln:48:40
  |vpiNet:
  \_LogicNet: (work@top.b), line:4:25, endln:4:26
  |vpiNet:
  \_LogicNet: (work@top.a), line:4:41, endln:4:42
  |vpiNet:
  \_LogicNet: (work@top.clk_i), line:33:14, endln:33:19
  |vpiPort:
  \_Port: (b), line:4:25, endln:4:26
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
    |vpiName:b
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@top.b), line:4:19, endln:4:24
      |vpiParent:
      \_Port: (b), line:4:25, endln:4:26
      |vpiFullName:work@top.b
      |vpiActual:
      \_LogicTypespec: , line:4:19, endln:4:24
  |vpiPort:
  \_Port: (a), line:4:41, endln:4:42
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
    |vpiName:a
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.a), line:4:35, endln:4:40
      |vpiParent:
      \_Port: (a), line:4:41, endln:4:42
      |vpiFullName:work@top.a
      |vpiActual:
      \_LogicTypespec: , line:4:35, endln:4:40
  |vpiContAssign:
  \_ContAssign: , line:9:11, endln:9:16
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
    |vpiRhs:
    \_RefObj: (work@top.b), line:9:15, endln:9:16
      |vpiParent:
      \_ContAssign: , line:9:11, endln:9:16
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_LogicNet: (work@top.b), line:4:25, endln:4:26
    |vpiLhs:
    \_RefObj: (work@top.a), line:9:11, endln:9:12
      |vpiParent:
      \_ContAssign: , line:9:11, endln:9:16
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_LogicNet: (work@top.a), line:4:41, endln:4:42
  |vpiContAssign:
  \_ContAssign: , line:15:11, endln:15:16
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
    |vpiRhs:
    \_RefObj: (work@top.b), line:15:15, endln:15:16
      |vpiParent:
      \_ContAssign: , line:15:11, endln:15:16
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_LogicNet: (work@top.b), line:4:25, endln:4:26
    |vpiLhs:
    \_RefObj: (work@top.a), line:15:11, endln:15:12
      |vpiParent:
      \_ContAssign: , line:15:11, endln:15:16
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_LogicNet: (work@top.a), line:4:41, endln:4:42
  |vpiContAssign:
  \_ContAssign: , line:20:11, endln:20:16
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
    |vpiRhs:
    \_RefObj: (work@top.b), line:20:15, endln:20:16
      |vpiParent:
      \_ContAssign: , line:20:11, endln:20:16
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_LogicNet: (work@top.b), line:4:25, endln:4:26
    |vpiLhs:
    \_RefObj: (work@top.a), line:20:11, endln:20:12
      |vpiParent:
      \_ContAssign: , line:20:11, endln:20:16
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_LogicNet: (work@top.a), line:4:41, endln:4:42
  |vpiContAssign:
  \_ContAssign: , line:26:9, endln:26:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
    |vpiRhs:
    \_RefObj: (work@top.b), line:26:13, endln:26:14
      |vpiParent:
      \_ContAssign: , line:26:9, endln:26:14
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_LogicNet: (work@top.b), line:4:25, endln:4:26
    |vpiLhs:
    \_RefObj: (work@top.a), line:26:9, endln:26:10
      |vpiParent:
      \_ContAssign: , line:26:9, endln:26:14
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_LogicNet: (work@top.a), line:4:41, endln:4:42
  |vpiRefModule:
  \_RefModule: work@prim_subreg (u_ip0_p7), line:30:2, endln:30:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocUhdmCov/dut.sv, line:4:1, endln:50:17
    |vpiName:u_ip0_p7
    |vpiDefName:work@prim_subreg
    |vpiPort:
    \_Port: (clk_i), line:33:5, endln:33:10
      |vpiParent:
      \_RefModule: work@prim_subreg (u_ip0_p7), line:30:2, endln:30:13
      |vpiName:clk_i
      |vpiHighConn:
      \_RefObj: (work@top.u_ip0_p7.clk_i.clk_i), line:33:14, endln:33:19
        |vpiParent:
        \_Port: (clk_i), line:33:5, endln:33:10
        |vpiName:clk_i
        |vpiFullName:work@top.u_ip0_p7.clk_i.clk_i
        |vpiActual:
        \_LogicNet: (work@top.clk_i), line:33:14, endln:33:19
  |vpiEndLabel:toto
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 5
[   NOTE] : 1
