{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604096469952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604096469968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 30 18:21:09 2020 " "Processing started: Fri Oct 30 18:21:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604096469968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604096469968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mejia_sra_Oct29 -c mejia_sra_Oct29 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mejia_sra_Oct29 -c mejia_sra_Oct29" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604096469968 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604096470568 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604096470568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_register32_oct29.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_register32_oct29.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_register32_Oct29-arch " "Found design unit 1: mejia_register32_Oct29-arch" {  } { { "mejia_register32_Oct29.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_sra/mejia_register32_Oct29.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604096486305 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_register32_Oct29 " "Found entity 1: mejia_register32_Oct29" {  } { { "mejia_register32_Oct29.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_sra/mejia_register32_Oct29.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604096486305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604096486305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_shift_oct29.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_shift_oct29.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_shift_Oct29-arch " "Found design unit 1: mejia_shift_Oct29-arch" {  } { { "mejia_shift_Oct29.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_sra/mejia_shift_Oct29.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604096486311 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_shift_Oct29 " "Found entity 1: mejia_shift_Oct29" {  } { { "mejia_shift_Oct29.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_sra/mejia_shift_Oct29.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604096486311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604096486311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_sra_oct29.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_sra_oct29.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_sra_Oct29-arch " "Found design unit 1: mejia_sra_Oct29-arch" {  } { { "mejia_sra_Oct29.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_sra/mejia_sra_Oct29.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604096486312 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_sra_Oct29 " "Found entity 1: mejia_sra_Oct29" {  } { { "mejia_sra_Oct29.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_sra/mejia_sra_Oct29.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604096486312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604096486312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_sra_oct29_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_sra_oct29_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_sra_Oct29_tb-arch_tb " "Found design unit 1: mejia_sra_Oct29_tb-arch_tb" {  } { { "mejia_sra_Oct29_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_sra/mejia_sra_Oct29_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604096486313 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_sra_Oct29_tb " "Found entity 1: mejia_sra_Oct29_tb" {  } { { "mejia_sra_Oct29_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_sra/mejia_sra_Oct29_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604096486313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604096486313 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mejia_sra_Oct29 " "Elaborating entity \"mejia_sra_Oct29\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604096486367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_shift_Oct29 mejia_shift_Oct29:SLL_OP " "Elaborating entity \"mejia_shift_Oct29\" for hierarchy \"mejia_shift_Oct29:SLL_OP\"" {  } { { "mejia_sra_Oct29.vhd" "SLL_OP" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_sra/mejia_sra_Oct29.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604096486416 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "REG_RT mejia_register32_Oct28 " "Node instance \"REG_RT\" instantiates undefined entity \"mejia_register32_Oct28\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "mejia_sra_Oct29.vhd" "REG_RT" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_sra/mejia_sra_Oct29.vhd" 36 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1604096486484 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "REG_RD mejia_register32_Oct28 " "Node instance \"REG_RD\" instantiates undefined entity \"mejia_register32_Oct28\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "mejia_sra_Oct29.vhd" "REG_RD" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_sra/mejia_sra_Oct29.vhd" 48 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1604096486484 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604096486770 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 30 18:21:26 2020 " "Processing ended: Fri Oct 30 18:21:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604096486770 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604096486770 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604096486770 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604096486770 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604096487456 ""}
