=====
SETUP
3.148
13.662
16.810
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1
3.640
4.022
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10
4.178
4.746
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9
5.460
6.038
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6
8.512
9.020
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_33_s4
11.692
12.200
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_33_s0
13.662
=====
SETUP
3.455
13.363
16.818
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1
3.640
4.022
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10
4.178
4.746
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9
5.460
6.038
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6
8.512
9.020
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_265_s4
12.276
12.565
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_265_s0
13.363
=====
SETUP
3.585
13.477
17.062
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0
3.627
4.009
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s6
5.851
6.424
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s4
6.429
6.937
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n197_s2
7.864
8.432
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n197_s0
8.434
8.942
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n440_s22
9.904
10.472
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n440_s19
10.472
10.622
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s35
11.671
12.249
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s27
12.252
12.541
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s22
12.713
13.032
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s21
13.188
13.477
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1
13.477
=====
SETUP
3.702
13.097
16.799
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1
3.640
4.022
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10
4.178
4.746
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9
5.460
6.038
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6
8.512
9.020
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_97_s4
11.731
12.298
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_97_s0
13.097
=====
SETUP
3.749
13.306
17.054
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0
3.627
4.009
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s6
5.851
6.424
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s4
6.429
6.937
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n197_s2
7.864
8.432
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n197_s0
8.434
8.942
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s19
9.696
10.263
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s5
10.268
10.842
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2077_s25
11.567
12.146
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2077_s23
12.738
13.306
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1
13.306
=====
SETUP
3.891
12.912
16.804
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1
3.640
4.022
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10
4.178
4.746
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9
5.460
6.038
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_356_s5
8.512
9.020
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_204_s4
11.542
12.050
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_204_s0
12.912
=====
SETUP
3.921
12.893
16.814
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1
3.640
4.022
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10
4.178
4.746
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9
5.460
6.038
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_355_s7
7.663
8.237
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_75_s4
11.502
12.070
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_75_s0
12.893
=====
SETUP
4.001
12.825
16.825
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1
3.640
4.022
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10
4.178
4.746
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9
5.460
6.038
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6
8.512
9.020
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_153_s4
11.447
12.026
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_153_s0
12.825
=====
SETUP
4.010
12.790
16.799
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1
3.640
4.022
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10
4.178
4.746
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9
5.460
6.038
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6
8.512
9.020
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_161_s4
11.483
11.991
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_161_s0
12.790
=====
SETUP
4.012
12.823
16.836
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1
3.640
4.022
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10
4.178
4.746
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9
5.460
6.038
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_358_s5
7.730
8.186
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_14_s4
11.673
11.962
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_14_s0
12.823
=====
SETUP
4.013
12.796
16.809
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1
3.640
4.022
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10
4.178
4.746
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9
5.460
6.038
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_354_s6
7.881
8.428
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_98_s4
11.418
11.997
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_98_s0
12.796
=====
SETUP
4.020
12.807
16.827
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1
3.640
4.022
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10
4.178
4.746
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9
5.460
6.038
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_356_s5
8.512
9.020
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_252_s4
11.373
11.881
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_252_s0
12.807
=====
SETUP
4.095
12.716
16.810
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1
3.640
4.022
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10
4.178
4.746
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9
5.460
6.038
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_355_s7
7.663
8.237
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_43_s4
11.226
11.805
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_43_s0
12.716
=====
SETUP
4.102
12.716
16.818
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1
3.640
4.022
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10
4.178
4.746
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9
5.460
6.038
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6
8.512
9.020
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_257_s4
12.276
12.565
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_257_s0
12.716
=====
SETUP
4.162
12.899
17.062
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0
3.627
4.009
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s6
5.851
6.424
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s4
6.429
6.937
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n197_s2
7.864
8.432
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n197_s0
8.434
8.942
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s19
9.696
10.263
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s5
10.268
10.842
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2077_s25
11.567
12.146
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2075_s21
12.321
12.899
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_3_s1
12.899
=====
SETUP
4.168
12.650
16.818
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1
3.640
4.022
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10
4.178
4.746
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9
5.460
6.038
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6
8.512
9.020
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_249_s4
11.241
11.748
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_249_s0
12.650
=====
SETUP
4.189
12.610
16.799
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1
3.640
4.022
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10
4.178
4.746
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9
5.460
6.038
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6
8.512
9.020
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_137_s4
11.522
11.811
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_137_s0
12.610
=====
SETUP
4.196
12.612
16.809
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1
3.640
4.022
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10
4.178
4.746
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9
5.460
6.038
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6
8.512
9.020
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_169_s4
11.522
11.813
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_169_s0
12.612
=====
SETUP
4.213
12.591
16.804
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1
3.640
4.022
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10
4.178
4.746
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9
5.460
6.038
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_354_s6
7.881
8.428
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_146_s4
10.511
11.090
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_146_s0
12.591
=====
SETUP
4.250
12.568
16.818
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1
3.640
4.022
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10
4.178
4.746
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9
5.460
6.038
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_354_s6
7.881
8.428
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_66_s4
11.481
11.770
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_66_s0
12.568
=====
SETUP
4.265
12.580
16.845
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1
3.640
4.022
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10
4.178
4.746
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9
5.460
6.038
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_358_s5
7.730
8.186
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_334_s4
11.881
12.428
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_334_s0
12.580
=====
SETUP
4.267
12.540
16.807
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1
3.640
4.022
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10
4.178
4.746
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9
5.460
6.038
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6
8.512
9.020
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_201_s4
11.162
11.741
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_201_s0
12.540
=====
SETUP
4.276
12.540
16.816
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1
3.640
4.022
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10
4.178
4.746
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9
5.460
6.038
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6
8.512
9.020
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_225_s4
11.162
11.741
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_225_s0
12.540
=====
SETUP
4.296
12.505
16.801
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1
3.640
4.022
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10
4.178
4.746
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9
5.460
6.038
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6
8.512
9.020
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_185_s4
12.065
12.353
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_185_s0
12.505
=====
SETUP
4.330
12.515
16.845
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1
3.640
4.022
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10
4.178
4.746
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9
5.460
6.038
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_358_s5
7.730
8.186
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_342_s4
11.856
12.363
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_342_s0
12.515
=====
HOLD
0.275
1.718
1.443
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_8_s9
1.418
1.559
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3620_s5
1.565
1.718
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_8_s9
1.718
=====
HOLD
0.275
2.376
2.101
DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK
0.000
0.675
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_0_s2
2.076
2.217
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3984_s3
2.223
2.376
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_0_s2
2.376
=====
HOLD
0.275
1.726
1.451
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_1_s1
1.426
1.567
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3584_s1
1.573
1.726
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_1_s1
1.726
=====
HOLD
0.275
1.702
1.427
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_8_s1
1.402
1.543
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3577_s1
1.549
1.702
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_8_s1
1.702
=====
HOLD
0.275
1.717
1.442
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_code_clk_cnt_4_s1
1.417
1.558
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3168_s1
1.564
1.717
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_code_clk_cnt_4_s1
1.717
=====
HOLD
0.275
1.717
1.442
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_0_s0
1.417
1.558
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3431_s1
1.564
1.717
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_0_s0
1.717
=====
HOLD
0.275
1.722
1.447
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_14_s0
1.422
1.563
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3417_s1
1.569
1.722
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_14_s0
1.722
=====
HOLD
0.275
1.717
1.442
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_17_s0
1.417
1.558
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3414_s1
1.564
1.717
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_17_s0
1.717
=====
HOLD
0.275
1.707
1.432
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_2_s0
1.407
1.548
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2883_s1
1.554
1.707
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_2_s0
1.707
=====
HOLD
0.275
1.717
1.442
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_30_s0
1.417
1.558
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2855_s1
1.564
1.717
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_30_s0
1.717
=====
HOLD
0.275
1.722
1.447
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/idle_cnt_1_s0
1.422
1.563
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n82_s1
1.569
1.722
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/idle_cnt_1_s0
1.722
=====
HOLD
0.278
2.461
2.183
I_clk_ibuf
0.000
0.675
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0
2.158
2.299
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1112_s34
2.308
2.461
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0
2.461
=====
HOLD
0.278
2.461
2.183
I_clk_ibuf
0.000
0.675
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_1_s0
2.158
2.299
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1110_s34
2.308
2.461
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_1_s0
2.461
=====
HOLD
0.278
1.724
1.446
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_4_s1
1.421
1.562
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3624_s1
1.571
1.724
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_4_s1
1.724
=====
HOLD
0.278
1.725
1.447
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_0_s1
1.422
1.563
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3585_s1
1.572
1.725
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_0_s1
1.725
=====
HOLD
0.278
1.720
1.442
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_5_s1
1.417
1.558
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3580_s1
1.567
1.720
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_5_s1
1.720
=====
HOLD
0.278
1.720
1.442
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllps_7_s1
1.417
1.558
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3531_s2
1.567
1.720
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllps_7_s1
1.720
=====
HOLD
0.278
1.716
1.438
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/r_code_clk_cnt_7_s1
1.413
1.554
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3290_s1
1.563
1.716
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/r_code_clk_cnt_7_s1
1.716
=====
HOLD
0.278
1.710
1.432
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_code_clk_cnt_1_s1
1.407
1.548
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3171_s1
1.557
1.710
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_code_clk_cnt_1_s1
1.710
=====
HOLD
0.278
1.721
1.443
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_7_s0
1.418
1.559
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2878_s1
1.568
1.721
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_7_s0
1.721
=====
HOLD
0.278
1.714
1.436
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_10_s0
1.411
1.552
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2875_s1
1.561
1.714
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_10_s0
1.714
=====
HOLD
0.278
1.697
1.419
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_22_s0
1.394
1.535
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2863_s1
1.544
1.697
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_22_s0
1.697
=====
HOLD
0.278
2.475
2.197
I_clk_ibuf
0.000
0.675
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_2_s0
2.172
2.313
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n645_s3
2.322
2.475
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_2_s0
2.475
=====
HOLD
0.281
2.463
2.182
I_clk_ibuf
0.000
0.675
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/clken_s0
2.157
2.298
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1093_s15
2.310
2.463
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/clken_s0
2.463
=====
HOLD
0.281
1.717
1.436
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/b_code_clk_cnt_4_s1
1.411
1.552
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3043_s1
1.564
1.717
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/b_code_clk_cnt_4_s1
1.717
