// Seed: 1566592850
module module_0;
  assign id_1 = id_1;
  module_2 modCall_1 (
      id_1,
      id_1
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input supply0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input wand id_5,
    input uwire id_6
);
  assign id_1 = 1;
  assign id_1 = id_0;
  id_8(
      1'd0 | id_2 - id_1, id_4
  );
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
endmodule
