{"text": "Research Ph D Thesis Compiler in the Loop Exploration of Programmable Embedded Systems Increasing complexity of embedded systems and shortening time to market makes designer productivity the key concern in embedded system development As a result Programmable Embedded Systems that have a programmable processor and memory subsystem to support the software part of the application are becoming an attractive platforms for embedded system design Programmable embedded systems greatly enhance design reuse reduce design complexity and time to market via software The application specific strict multi dimensional design constraints result in embedded processor designs being highly customized Embedded processors often feature design idiosyncracies custom algorithms and sometimes even miss some architectural features Consequently code generation for the embedded processors is a challenging task However if the compiler is able to exploit the architectural features of the embedded processors it can make a tremendous difference in the power performance etc of the eventual system Existing embedded system design exploration techniques either do not consider compiler effects on the design or include the compiler effects in an ad hoc manner which may lead to inaccurate evaluation of design choices and therefore result in suboptimal design decisions This thesis proposes a Compiler in the Loop Exploration approach systematic method to include compiler effects during architectural evaluation of embedded systems This dissertation demonstrates the need and usefulness of the proposed methodology at several levels of embedded system design abstraction at the the instruction set architecture level at the processor pipeline design level at the memory design level and at the processor memory interface level At each level of design abstraction this dissertation demonstrates that the proposed methodology results in a more meaningful exploration of design space leading to better design decisions with respect to the design goals of performance code size energy and power consumption Advisors Prof Nikil Dutt Chair Prof Alex Nicolau Prof Alex Veidenbaum Software PBExplore A Compiler in the Loop Framework to explore Register Bypasses in Pipelined Embedded Processors EXPRESSION An Architecture Description Language ADL based Retargetable Compiler Simulator toolchain Conference Papers DBLP ACM Portal IEEE Explore Bypass Aware Instruction Scheduling for Register File Power Reduction NEW with Sanghyun Park Nikil Dutt Alex Nicolau Eugene Earlie and Yunheung Paek LCTES 2 6 Proceedings of the 2 6 ACM SIGPLAN SIGBED conference on Language compilers and tool support for embedded systems Automatic Generation of Operation Tables for Fast Exploration of Bypasses in Embedded Processors NEW with Sanghyun Park Nikil Dutt Alex Nicolau Eugene Earlie and Yunheung Paek DATE 2 6 Proceedings of the International Conference on Design Automation and Test in Europe Compilation Techniques for Energy Reduction in Horizontally Partitioned Cache Architectures NEW with Ilya Issenin and Nikil Dutt CASES 2 5 Proceedings of the 2 5 International Conference on Compilers Architectures and Synthesis for Embedded Systems on Hardware Software Codesign and System Synthesis Aggregating Processor Free Time for Energy Reduction NEW with Eugene Earlie Nikil Dutt and Alex Nicolau CODES ISSS 2 5 Proceedings of the 3rd IEEE ACM IFIP International Conference on Hardware Software Codesign and System Synthesis PBExplore A Framework for Compiler in the Loop Exploration of Partial Bypassing in Embedded Processors with Eugene Earlie Nikil Dutt and Alex Nicolau DATE 2 5 Proceedings of the International Conference on Design Automation and Test in Europe Compiler in the Loop ADL driven Early Architectural Exploration with Nikil Dutt Alex Nicolau and Eugene Earlie TECHCON 2 5 Semiconductor Research Corporation Operation Tables for Scheduling in the Presence of Partial Bypassing with Eugene Earlie Nikil Dutt and Alex Nicolau CODES ISSS 2 4 Proceedings of the International Conference on Hardware Software Codesign and System Synthesis Energy Efficient Code Generation using rISA with Partha Biswas Ashok Halambi Nikil Dutt and Alex Nicolau ASPDAC 2 4 Proceedings of the Asia and South Pacific Design Automation Conference A Design Space Exploration Framework for Reduced Bit width Instruction Set Architecture rISA Design with Ashok Halambi Partha Biswas Nikil Dutt and Alex Nicolau ISSS 2 2 Proceedings of the International Symposium on System Synthesis An Efficient Compiler Technique for Code Size Reduction using Reduced Bit width ISAs with Ashok Halambi Partha Biswas Nikil Dutt and Alex Nicolau DATE 2 2 Proceedings of the International Conference on Design Automation and Test in Europe A Customizable Compiler Framework for Embedded Systems with Ashok Halambi Nikil Dutt and Alex Nicolau SCOPES 2 1 International Workshop on Software and Compilers for Embedded Systems Optimal Hardware Software Partitioning for Concurrent Specification Using Dynamic Programming with Mohit Kumar Sanjeev Kapoor Shashi Kumar and M Balakrishnan VLSI 2 Proceedings of the 13th International Conference on VLSI Design Journal Articles ADL driven Software Toolkit Generation for Architectural Exploration of Programmable SOCs NEW with Prabhat Mishra and Nikil Dutt TODAES ACM Transactions on Design Automation of Electronic Systems Retargetable Pipeline Hazard Detection for Partially Bypassed Processors NEW with Nikil Dutt Alex Nicolau and Eugene Earlie TVLSI IEEE Transactions on VLSI Compilation Framework for Code Size Reduction using Reduced Bit width ISAs with Ashok Halambi Partha Biswas Nikil Dutt and Alex Nicolau TODAES ACM Transactions on Design Automation of Electronic Systems Selected Talks Compiler Optimizations for Performance and Energy Improvements in Simple In order Processors MMDC Intel Massachussets Microprocessor Development Center Intel Hudson MA May 2 6Compiler in the Loop Exploration of Programmable SoCs OCASA 2 5 Optimizing Compiler Assisted SoC Assembly Workshop San Francisco CA September 2 5Compiler in the loop Design Space Exploration of XScale Microarchitectures using EXPRESSION SCL Intel Strategic CAD Labs Intel Hilsboro OR December 2 3 Co Authors Nikil Dutt UCI Alex Nicolau UCI Eugene Earlie Intel Ashok Halambi Poseidon Design Systems Partha Biswas UCI Ilya Issenin UCI Prabhat Mishra UFL Sanjeev Kapoor IIT Delhi Shashi Kumar Jonkoping University Sweden M Balakrishnan IIT Delhi Sanghyun Park SNU Korea Yunheung Paek SNU Korea Mohit Kumar Deutsche Bank ", "_id": "http://www.ics.uci.edu/~aviral/research.html", "title": "aviral shrivastava: research", "html": "<html>\n<head>\n<title>Aviral Shrivastava: Research</title>\n</head>\n<body bgcolor=\"#eeeeee\">\n\n<h1>Research</h1>\n\n<hr>\n\n<h2> Ph.D. Thesis</h2>\n\n<h3>Compiler-in-the-Loop Exploration of Programmable Embedded Systems </h3>\nIncreasing complexity of embedded systems, and shortening\ntime-to-market makes designer productivity the key concern in embedded\nsystem development. \nAs a result Programmable Embedded Systems - that have a programmable\nprocessor and memory subsystem to support the software part of the\napplication - are becoming an attractive platforms for embedded system\ndesign. \nProgrammable embedded systems greatly enhance design reuse, reduce\ndesign complexity, and time-to-market via software. \nThe application-specific, strict, multi-dimensional design\nconstraints, result in embedded processor designs being highly\ncustomized. \nEmbedded processors often feature design idiosyncracies,\ncustom-algorithms, and sometimes even miss some architectural\nfeatures.  \nConsequently, code generation for the embedded processors is a\nchallenging task. \nHowever, if the compiler is able to exploit the architectural features\nof the embedded processors, it can make a tremendous difference in the\npower, performance, etc. of the eventual system. \nExisting embedded system design/exploration techniques either do not\nconsider compiler effects on the design, or include the compiler\neffects in an ad-hoc manner, which may lead to inaccurate evaluation\nof design choices and therefore result in suboptimal design\ndecisions. \n\n<p>This thesis proposes a Compiler-in-the-Loop Exploration approach, -\nsystematic method to include compiler effects during architectural\nevaluation of embedded systems. \nThis dissertation demonstrates the need and usefulness of the proposed\nmethodology at several levels of embedded system design abstraction:\nat the the instruction set architecture level, at the processor\npipeline design level, at the memory design level, and at the\nprocessor-memory interface level.\nAt each level of design abstraction, this dissertation demonstrates\nthat the proposed methodology results in a more meaningful exploration\nof design space leading to better design decisions with respect to the\ndesign goals of performance, code size, energy and power consumption.\n\n<p><a href=\"papers/Aviral-thesis.pdf\">\n<img src=\"papers/pdf.png\" alt=\"pdf\" width=\"34\" height=\"34\" border=\"0\"></a>\n<b> Advisors</b>: \n<a href=\"http://www.ics.uci.edu/~dutt\">Prof. Nikil Dutt</a> (Chair), \n<a href=\"http://www.ics.uci.edu/~nicolau\">Prof. Alex Nicolau</a>,\n<a href=\"http://www.ics.uci.edu/~alexv\">Prof. Alex Veidenbaum</a>,\n<hr>         \n\n<h2>Software</h2>\n<ul>\n   <li><a href=\"http://www.ics.uci.edu/~aviral/pbexplore\"> PBExplore </a>\n   : A Compiler-in-the-Loop Framework to explore Register Bypasses in \n   Pipelined Embedded Processors. </li>\n\n   <li><a href=\"http://www.ics.uci.edu/~express\"> EXPRESSION </a>\n   : An Architecture Description Language (ADL) based Retargetable \n   Compiler-Simulator toolchain. </li>\n</ul>\n\n<hr>\n        \n<h2>Conference Papers</h2>\n\n<ul>\n   <a href=\"http://www.informatik.uni-trier.de/%7Eley/db/indices/a-tree/s/Shrivastava:Aviral.html\"><small> [DBLP]</small></a><br>\n   <a href=\"http://portal.acm.org/results.cfm?query=author%3AP394461&querydisp=author%3AAviral%20Shrivastava&coll=GUIDE&dl=GUIDE&CFID=57938045&CFTOKEN=15775752\"><small>   [ACM Portal]</small></a><br>\n   <a href =\"http://ieeexplore.ieee.org/search/searchresult.jsp?disp=cit&queryText=(aviral%20shrivasta%3Cin%3Eau)&valnm=Aviral+Shrivasta&history=yes\"><small> \n   [IEEE Explore]</small></a><br>\n</ul>\n\n<table cellpadding=\"5\" cellspacing=\"5\" border=\"0\" width=\"100%\">\n  <tbody>\n\n    <tr>\n    <td valign=\"middle\">\n    <a href=\"http://www.ics.uci.edu/~aviral/papers/rfPower.pdf\">\n    <img src=\"papers/pdf.png\" alt=\"pdf\" width=\"34\" height=\"34\" border=\"0\">\n    </a><br></td>\n    <td valign=\"middle\">\n    <a href=\"http://www.ics.uci.edu/~aviral/papers/rfPower.ppt\">\n    <img src=\"papers/ppt.png\" alt=\"ppt\" width=\"34\" height=\"34\" border=\"0\">\n    </a><br></td>\n    <td valign=\"middle\"> \n    <a href=\"http://www.ics.uci.edu/~aviral/papers/rfPower.html\">\n    Bypass Aware Instruction Scheduling for Register File Power Reduction \n    </a>\n    <b><font color=\"#ff0000\"> NEW</font></b><br>\n    with Sanghyun Park, Nikil Dutt, Alex Nicolau, Eugene Earlie, \n    and Yunheung Paek<br>\n    <b> LCTES 2006 </b>:<i>Proceedings of the 2006 ACM SIGPLAN/SIGBED\n    conference on Language, compilers and tool support for embedded\n    systems</i> <br></td>\n    </tr>\n\n    <tr>\n    <td valign=\"middle\">\n    <a href=\"http://www.ics.uci.edu/~aviral/papers/autoOT.pdf\">\n    <img src=\"papers/pdf.png\" alt=\"pdf\" width=\"34\" height=\"34\" border=\"0\">\n    </a><br></td>\n    <td valign=\"middle\">\n    <a href=\"http://www.ics.uci.edu/~aviral/papers/autoOT.ppt\">\n    <img src=\"papers/ppt.png\" alt=\"ppt\" width=\"34\" height=\"34\" border=\"0\">\n    </a><br></td>\n    <td valign=\"middle\"> \n    <a href=\"http://www.ics.uci.edu/~aviral/papers/autoOT.html\">\n    Automatic Generation of Operation Tables for Fast Exploration of\n    Bypasses in Embedded Processors\n    </a>\n    <b><font color=\"#ff0000\"> NEW</font></b><br>\n    with Sanghyun Park, Nikil Dutt, Alex Nicolau, Eugene Earlie, \n    and Yunheung Paek<br>\n    <b> DATE 2006 </b>:<i>Proceedings of the International Conference\n    on Design Automation and Test in Europe\n    </i> <br></td>\n    </tr>\n\n    <tr>\n    <td valign=\"middle\">\n    <a href=\"http://www.ics.uci.edu/~aviral/papers/miniCache.pdf\">\n    <img src=\"papers/pdf.png\" alt=\"pdf\" width=\"34\" height=\"34\" border=\"0\">\n    </a><br></td>\n    <td valign=\"middle\">\n    <a href=\"http://www.ics.uci.edu/~aviral/papers/miniCache.ppt\">\n    <img src=\"papers/ppt.png\" alt=\"ppt\" width=\"34\" height=\"34\" border=\"0\">\n    </a><br></td>\n    <td valign=\"middle\"> \n    <a href=\"http://www.ics.uci.edu/~aviral/papers/miniCache.html\">\n    Compilation Techniques for Energy Reduction in Horizontally Partitioned \n    Cache Architectures\n    </a>\n    <b><font color=\"#ff0000\"> NEW</font></b><br>\n    with Ilya Issenin and Nikil Dutt<br>\n    <b> CASES 2005 </b>:<i>Proceedings of the 2005 International Conference on \n    Compilers, Architectures and Synthesis for Embedded Systems \n    on Hardware/Software Codesign and System Synthesis \n    </i> <br></td>\n    </tr>\n\n    <tr>\n    <td valign=\"middle\">\n    <a href=\"http://www.ics.uci.edu/~aviral/papers/processorAggregation.pdf\">\n    <img src=\"papers/pdf.png\" alt=\"pdf\" width=\"34\" height=\"34\" border=\"0\">\n    </a><br></td>\n    <td valign=\"middle\">\n    <a href=\"http://www.ics.uci.edu/~aviral/papers/processorAggregation.ppt\">\n    <img src=\"papers/ppt.png\" alt=\"ppt\" width=\"34\" height=\"34\" border=\"0\">\n    </a><br></td>\n    <td valign=\"middle\"> \n    <a href=\"http://www.ics.uci.edu/~aviral/papers/processorAggregation.html\">\n    Aggregating Processor Free Time for Energy Reduction\n    </a>\n    <b><font color=\"#ff0000\"> NEW</font></b><br>\n    with Eugene Earlie, Nikil Dutt, and Alex Nicolau<br>\n    <b> CODES+ISSS 2005 </b>:<i>Proceedings of the 3rd IEEE/ACM/IFIP International \n    Conference on Hardware/Software Codesign and System Synthesis\n    </i> <br></td>\n    </tr>\n\n    <tr>\n    <td valign=\"middle\">\n    <a href=\"http://www.ics.uci.edu/~aviral/papers/pbExplore.pdf\">\n    <img src=\"papers/pdf.png\" alt=\"pdf\" width=\"34\" height=\"34\" border=\"0\">\n    </a><br></td>\n    <td valign=\"middle\">\n    <a href=\"http://www.ics.uci.edu/~aviral/papers/pbExplore.ppt\">\n    <img src=\"papers/ppt.png\" alt=\"ppt\" width=\"34\" height=\"34\" border=\"0\">\n    </a><br></td>\n    <td valign=\"middle\"> \n    <a href=\"http://www.ics.uci.edu/~aviral/papers/pbExplore.html\">\n    PBExplore: A Framework for Compiler-in-the-Loop Exploration of \n    Partial Bypassing in Embedded Processors</a><br>\n    with Eugene Earlie, Nikil Dutt, and Alex Nicolau<br>\n    <b> DATE 2005 </b>:<i>Proceedings of the International Conference \n    on Design Automation and Test in Europe\n    </i> <br></td>\n    </tr>\n\n    <tr>\n    <td valign=\"middle\">\n    <a href=\"http://www.ics.uci.edu/~aviral/papers/techCon.pdf\">\n    <img src=\"papers/pdf.png\" alt=\"pdf\" width=\"34\" height=\"34\" border=\"0\">\n    </a><br></td>\n    <td valign=\"middle\">\n    <a href=\"http://www.ics.uci.edu/~aviral/papers/techCon.ppt\">\n    <img src=\"papers/ppt.png\" alt=\"ppt\" width=\"34\" height=\"34\" border=\"0\">\n    </a><br></td>\n    <td valign=\"middle\"> \n    <a href=\"http://www.ics.uci.edu/~aviral/papers/techCon.html\">\n    Compiler-in-the-Loop, ADL-driven Early Architectural Exploration\n    </a><br>\n    with Nikil Dutt, Alex Nicolau, and Eugene Earlie<br>\n    <b> TECHCON 2005 </b>:<i>Semiconductor Research Corporation\n    </i> <br></td>\n    </tr>\n\n    <tr>\n    <td valign=\"middle\">\n    <a href=\"http://www.ics.uci.edu/~aviral/papers/otCompiler.pdf\">\n    <img src=\"papers/pdf.png\" alt=\"pdf\" width=\"34\" height=\"34\" border=\"0\">\n    </a><br></td>\n    <td valign=\"middle\">\n    <a href=\"http://www.ics.uci.edu/~aviral/papers/otCompiler.ppt\">\n    <img src=\"papers/ppt.png\" alt=\"ppt\" width=\"34\" height=\"34\" border=\"0\">\n    </a><br></td>\n    <td valign=\"middle\"> \n    <a href=\"http://www.ics.uci.edu/~aviral/papers/otCompiler.html\">\n    Operation Tables for Scheduling in the Presence of Partial Bypassing \n    </a><br>\n    with Eugene Earlie, Nikil Dutt, and Alex Nicolau<br>\n    <b> CODES+ISSS 2004 </b>:<i>Proceedings of the International Conference \n    on Hardware/Software Codesign and System Synthesis \n    </i> <br></td>\n    </tr>\n\n    <tr>\n    <td valign=\"middle\">\n    <a href=\"http://www.ics.uci.edu/~aviral/papers/rISAEnergy.pdf\">\n    <img src=\"papers/pdf.png\" alt=\"pdf\" width=\"34\" height=\"34\" border=\"0\">\n    </a><br></td>\n    <td valign=\"middle\">\n    <a href=\"http://www.ics.uci.edu/~aviral/papers/rISAEnergy.ppt\">\n    <img src=\"papers/ppt.png\" alt=\"ppt\" width=\"34\" height=\"34\" border=\"0\">\n    </a><br></td>\n    <td valign=\"middle\"> \n    <a href=\"http://www.ics.uci.edu/~aviral/papers/rISAEnergy.html\">\n    Energy Efficient Code Generation using rISA\n    </a> <br>\n    with Partha Biswas, Ashok Halambi, Nikil Dutt, and Alex Nicolau<br>\n    <b> ASPDAC 2004 </b>:<i>Proceedings of the Asia and South Pacific \n    Design Automation Conference\n    </i> <br></td>\n    </tr>\n\n    <tr>\n    <td valign=\"middle\">\n    <a href=\"http://www.ics.uci.edu/~aviral/papers/rISAExplore.pdf\">\n    <img src=\"papers/pdf.png\" alt=\"pdf\" width=\"34\" height=\"34\" border=\"0\">\n    </a><br></td>\n    <td valign=\"middle\">\n    <a href=\"http://www.ics.uci.edu/~aviral/papers/rISAExplore.ppt\">\n    <img src=\"papers/ppt.png\" alt=\"ppt\" width=\"34\" height=\"34\" border=\"0\">\n    </a><br></td>\n    <td valign=\"middle\"> \n    <a href=\"http://www.ics.uci.edu/~aviral/papers/rISAExplore.html\">\n    A Design Space Exploration Framework for Reduced Bit-width Instruction \n    Set Architecture (rISA) Design \n    </a> <br>\n    with Ashok Halambi, Partha Biswas, Nikil Dutt, and Alex Nicolau<br>\n    <b> ISSS 2002 </b>:<i>Proceedings of the International Symposium \n    on System Synthesis \n    </i> <br></td>\n    </tr>\n\n    <tr>\n    <td valign=\"middle\">\n    <a href=\"http://www.ics.uci.edu/~aviral/papers/rISACompiler.pdf\">\n    <img src=\"papers/pdf.png\" alt=\"pdf\" width=\"34\" height=\"34\" border=\"0\">\n    </a><br></td>\n    <td valign=\"middle\">\n    <a href=\"http://www.ics.uci.edu/~aviral/papers/rISACompiler.ppt\">\n    <img src=\"papers/ppt.png\" alt=\"ppt\" width=\"34\" height=\"34\" border=\"0\">\n    </a><br></td>\n    <td valign=\"middle\"> \n    <a href=\"http://www.ics.uci.edu/~aviral/papers/rISACompiler.html\">\n    An Efficient Compiler Technique for Code Size Reduction using Reduced \n    Bit-width ISAs\n    </a> <br>\n    with Ashok Halambi, Partha Biswas, Nikil Dutt, and Alex Nicolau<br>\n    <b> DATE 2002 </b>:<i>Proceedings of the International Conference \n    on Design Automation and Test in Europe \n    </i> <br></td>\n    </tr>\n\n    <tr>\n    <td valign=\"middle\">\n    <a href=\"http://www.ics.uci.edu/~aviral/papers/customizableCompiler.pdf\">\n    <img src=\"papers/pdf.png\" alt=\"pdf\" width=\"34\" height=\"34\" border=\"0\">\n    </a><br></td>\n    <td valign=\"middle\">\n    <td valign=\"middle\"> \n    <a href=\"http://www.ics.uci.edu/~aviral/papers/customizableCompiler.html\">\n    A Customizable Compiler Framework for Embedded Systems\n    </a> <br>\n    with Ashok Halambi, Nikil Dutt, and Alex Nicolau<br>\n    <b> SCOPES 2001 </b>:<i>International Workshop on Software and Compilers \n    for Embedded Systems\n    </i> <br></td>\n    </tr>\n\n    <tr>\n    <td valign=\"middle\">\n    <a href=\"http://www.ics.uci.edu/~aviral/papers/hwSwPartition.pdf\">\n    <img src=\"papers/pdf.png\" alt=\"pdf\" width=\"34\" height=\"34\" border=\"0\">\n    </a><br></td>\n    <td valign=\"middle\"> \n    <td valign=\"middle\"> \n    <a href=\"http://www.ics.uci.edu/~aviral/papers/hwSwPartition.html\">\n    Optimal Hardware/Software Partitioning for Concurrent Specification \n    Using Dynamic Programming \n    </a> <br>\n    with Mohit Kumar, Sanjeev Kapoor, Shashi Kumar, and M. Balakrishnan<br>\n    <b> VLSI 2000 </b>:<i>Proceedings of the 13th International Conference \n    on VLSI Design \n    </i> <br></td>\n    </tr>\n\n  </tbody>       \n</table>\n<br>\n\n<hr>\n\n<h2>Journal Articles</h2>\n\n<table cellpadding=\"5\" cellspacing=\"5\" border=\"0\" width=\"100%\">\n  <tbody>\n\n    <tr>\n    <td valign=\"middle\">\n    <a href=\"http://www.ics.uci.edu/~aviral/papers/adlJournal.pdf\">\n    <img src=\"papers/pdf.png\" alt=\"pdf\" width=\"34\" height=\"34\" border=\"0\">\n    </a><br></td>\n    <td valign=\"middle\"> \n    <a href=\"http://www.ics.uci.edu/~aviral/papers/adlJournal.html\">\n    ADL-driven Software Toolkit Generation for Architectural\n    Exploration of Programmable SOCs</a>\n    <b><font color=\"#ff0000\"> NEW</font></b><br>\n    with Prabhat Mishra, and Nikil Dutt<br>\n    <b> TODAES </b>:<i>ACM Transactions on Design Automation of\n    Electronic Systems\n    </i> <br></td>\n    </tr>\n    \n    <tr>\n    <td valign=\"middle\">\n    <a href=\"http://www.ics.uci.edu/~aviral/papers/otJournal.pdf\">\n    <img src=\"papers/pdf.png\" alt=\"pdf\" width=\"34\" height=\"34\" border=\"0\">\n    </a><br></td>\n    <td valign=\"middle\"> \n    <a href=\"http://www.ics.uci.edu/~aviral/papers/otJournal.html\">\n    Retargetable Pipeline Hazard Detection for Partially Bypassed Processors\n    </a>\n    <b><font color=\"#ff0000\"> NEW</font></b><br>\n    with Nikil Dutt, Alex Nicolau, and Eugene Earlie<br>\n    <b> TVLSI </b>:<i>IEEE Transactions on VLSI\n    </i> <br></td>\n    </tr>\n    \n    <tr>\n    <td valign=\"middle\">\n    <a href=\"http://www.ics.uci.edu/~aviral/papers/rISAJournal.pdf\">\n    <img src=\"papers/pdf.png\" alt=\"pdf\" width=\"34\" height=\"34\" border=\"0\">\n    </a><br></td>\n    <td valign=\"middle\"> \n    <a href=\"http://www.ics.uci.edu/~aviral/papers/rISAJournal.html\">\n    Compilation Framework for Code Size Reduction using Reduced Bit-width ISAs\n    </a>\n    with Ashok Halambi, Partha Biswas, Nikil Dutt, and Alex Nicolau<br>\n    <b> TODAES </b>:<i>ACM Transactions on Design Automation of Electronic Systems\n    </i> <br></td>\n    </tr>\n\n  </tbody>\n</table>\n\n<hr>\n\n<h2>Selected Talks</h2>\n\n<ul>\n    <li>Compiler Optimizations for Performance and Energy Improvements in Simple In-order Processors<br>\n    <b>MMDC, Intel</b>: <i>Massachussets Microprocessor\n    Development Center, Intel</i><br>\n    Hudson MA, May 2006</li>\n\n    <p><li>Compiler-in-the-Loop Exploration of Programmable SoCs<br>\n    <b>OCASA 2005</b>: <i>Optimizing Compiler Assisted SoC Assembly Workshop</i><br>\n    San Francisco CA, September 2005</li>\n\n    <p><li>Compiler-in-the-loop Design Space Exploration of XScale \n    Microarchitectures using EXPRESSION<br>\n    <b>SCL, Intel</b>: <i>Strategic CAD Labs, Intel</i><br>\n    Hilsboro OR, December 2003</li>\n</ul>\n\n   \n  </tbody>\n</table>\n\n   \n<hr>\n\n<h2>Co-Authors</h2>\n<ul>\n   <li><a href=\"http://www.ics.uci.edu/~dutt\">Nikil Dutt</a>\n   (UCI)</li>\n   <li><a href=\"http://www.ics.uci.edu/~nicolau\">Alex Nicolau</a>\n   (UCI)</li>\n   <li><a\n   href=\"http://search2.intel.com/corporate/default.aspx?culture=en-US&q=Eugene+Earlie\">\n   Eugene Earlie</a> (Intel)</li>\n   <li><a\n   href=\"http://www.informatik.uni-trier.de/~ley/db/indices/a-tree/h/Halambi:Ashok.html\">Ashok\n   Halambi</a> (Poseidon Design Systems)</li>\n   <li><a href=\"http://www.ics.uci.edu/~partha\">Partha Biswas</a>\n   (UCI)</li>\n   <li><a href=\"http://www.ics.uci.edu/~isse\">Ilya Issenin</a>\n   (UCI)</li>\n   <li><a href=\"http://www.cise.ufl.edu/~prabhat\"> Prabhat Mishra</a>\n   </a> (UFL)</li>\n   <li><a href=\"http://www.cse.iitd.ernet.in/~skapoor\"> Sanjeev Kapoor\n   </a> (IIT Delhi)</li>\n   <li><a href=\"http://www.cse.iitd.ernet.in/~shashi\"> Shashi Kumar\n   </a> (Jonkoping University, Sweden)</li>\n   <li><a href=\"http://www.cse.iitd.ernet.in/~mbala\"> M. Balakrishnan\n   </a> (IIT Delhi) </li>\n   <li><a href=\"http://compiler.snu.ac.kr/shparkid/\"> Sanghyun Park\n   </a> (SNU Korea) </li>\n   <li><a href=\"http://compiler.snu.ac.kr/ypaek/\"> Yunheung Paek </a>\n   (SNU Korea) </li>\n   <li>Mohit Kumar (Deutsche Bank) </li>\n</ul>\n \n</body>\n</html>\n", "id": 10075.0}