Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Jul 14 16:50:22 2025
| Host         : DESKTOP-E57T4BO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/chunkIter_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : xa7s6-cpga196
| Speed File   : -2I  PRODUCTION 1.16 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (130)
6. checking no_output_delay (85)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (130)
--------------------------------
 There are 130 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (85)
--------------------------------
 There are 85 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.568        0.000                      0                  390        0.242        0.000                      0                  390        4.500        0.000                       0                   262  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.568        0.000                      0                  390        0.242        0.000                      0                  390        4.500        0.000                       0                   262  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/t1_reg_566_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 2.738ns (61.418%)  route 1.720ns (38.582%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/Q
                         net (fo=3, unplaced)         0.380     1.582    bd_0_i/hls_inst/inst/or_ln13_reg_561[0]
                         LUT3 (Prop_lut3_I1_O)        0.232     1.814 r  bd_0_i/hls_inst/inst/t1_reg_566[7]_i_13/O
                         net (fo=1, unplaced)         0.537     2.351    bd_0_i/hls_inst/inst/t1_reg_566[7]_i_13_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     2.781 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[7]_i_10/CO[3]
                         net (fo=1, unplaced)         0.008     2.789    bd_0_i/hls_inst/inst/t1_reg_566_reg[7]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.889 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     2.889    bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.989 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     2.989    bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.089 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     3.089    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.189 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     3.189    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.466 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_10/O[3]
                         net (fo=3, unplaced)         0.537     4.003    bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_10_n_4
                         LUT3 (Prop_lut3_I1_O)        0.250     4.253 r  bd_0_i/hls_inst/inst/t1_reg_566[27]_i_5/O
                         net (fo=1, unplaced)         0.258     4.511    bd_0_i/hls_inst/inst/t1_reg_566[27]_i_5_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     4.968 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.968    bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.245 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     5.245    bd_0_i/hls_inst/inst/t1_fu_460_p2[31]
                         FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748    10.748    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         FDRE (Setup_fdre_C_D)        0.101    10.813    bd_0_i/hls_inst/inst/t1_reg_566_reg[31]
  -------------------------------------------------------------------
                         required time                         10.813    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                  5.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/or_ln15_3_reg_572_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.256ns (68.264%)  route 0.119ns (31.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.548 r  bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525_reg[0]/Q
                         net (fo=1, unplaced)         0.119     0.667    bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525[0]
                         LUT3 (Prop_lut3_I2_O)        0.098     0.765 r  bd_0_i/hls_inst/inst/or_ln15_3_reg_572[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.765    bd_0_i/hls_inst/inst/or_ln15_3_fu_483_p2[0]
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln15_3_reg_572_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln15_3_reg_572_reg[0]/C
                         clock pessimism              0.000     0.411    
                         FDRE (Hold_fdre_C_D)         0.112     0.523    bd_0_i/hls_inst/inst/or_ln15_3_reg_572_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.765    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C



