{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1472771238104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition " "Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1472771238104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  1 20:07:17 2016 " "Processing started: Thu Sep  1 20:07:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1472771238104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1472771238104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LAB4 -c LAB4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LAB4 -c LAB4" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1472771238104 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LAB4_7_1200mv_85c_slow.vo /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/simulation/modelsim/ simulation " "Generated file LAB4_7_1200mv_85c_slow.vo in folder \"/media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1472771238782 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LAB4_7_1200mv_0c_slow.vo /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/simulation/modelsim/ simulation " "Generated file LAB4_7_1200mv_0c_slow.vo in folder \"/media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1472771239178 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LAB4_min_1200mv_0c_fast.vo /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/simulation/modelsim/ simulation " "Generated file LAB4_min_1200mv_0c_fast.vo in folder \"/media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1472771239340 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LAB4.vo /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/simulation/modelsim/ simulation " "Generated file LAB4.vo in folder \"/media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1472771239507 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LAB4_7_1200mv_85c_v_slow.sdo /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/simulation/modelsim/ simulation " "Generated file LAB4_7_1200mv_85c_v_slow.sdo in folder \"/media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1472771239593 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LAB4_7_1200mv_0c_v_slow.sdo /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/simulation/modelsim/ simulation " "Generated file LAB4_7_1200mv_0c_v_slow.sdo in folder \"/media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1472771239677 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LAB4_min_1200mv_0c_v_fast.sdo /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/simulation/modelsim/ simulation " "Generated file LAB4_min_1200mv_0c_v_fast.sdo in folder \"/media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1472771239850 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LAB4_v.sdo /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/simulation/modelsim/ simulation " "Generated file LAB4_v.sdo in folder \"/media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1472771240026 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1367 " "Peak virtual memory: 1367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1472771240414 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  1 20:07:20 2016 " "Processing ended: Thu Sep  1 20:07:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1472771240414 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1472771240414 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1472771240414 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1472771240414 ""}
