
/root/projects/compiled/non_crypto/stripped/embecosm_mibench.git_mdfile_30dafbec_stripped.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <.text>:
   0:	4b184a17 	blmi	0x612864
   4:	b570447a 	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   8:	f5ad4606 			; <UNDEFINED> instruction: 0xf5ad4606
   c:	460d6d81 	strmi	r6, [sp], -r1, lsl #27
  10:	ac0158d3 	stcge	8, cr5, [r1], {211}	; 0xd3
  14:	f8cd681b 			; <UNDEFINED> instruction: 0xf8cd681b
  18:	f04f3404 			; <UNDEFINED> instruction: 0xf04f3404
  1c:	f7ff0300 			; <UNDEFINED> instruction: 0xf7ff0300
  20:	e003fffe 	strd	pc, [r3], -lr
  24:	46304621 	ldrtmi	r4, [r0], -r1, lsr #12
  28:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  2c:	6280f44f 	addvs	pc, r0, #1325400064	; 0x4f000000
  30:	2101462b 	tstcs	r1, fp, lsr #12
  34:	f7ff4620 			; <UNDEFINED> instruction: 0xf7ff4620
  38:	4602fffe 			; <UNDEFINED> instruction: 0x4602fffe
  3c:	d1f12800 	mvnsle	r2, r0, lsl #16
  40:	4b084a09 	blmi	0x21286c
  44:	58d3447a 	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
  48:	f8dd681a 			; <UNDEFINED> instruction: 0xf8dd681a
  4c:	405a3404 	subsmi	r3, sl, r4, lsl #8
  50:	0300f04f 	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
  54:	f50dd102 			; <UNDEFINED> instruction: 0xf50dd102
  58:	bd706d81 	ldcllt	13, cr6, [r0, #-516]!	; 0xfffffdfc
  5c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  60:	00000058 	andeq	r0, r0, r8, asr r0
  64:	00000000 	andeq	r0, r0, r0
  68:	00000020 	andeq	r0, r0, r0, lsr #32
  6c:	41f0e92d 	mvnsmi	lr, sp, lsr #18
  70:	4a1c4615 	bmi	0x7118cc
  74:	f5ad4b1c 			; <UNDEFINED> instruction: 0xf5ad4b1c
  78:	447a6d81 	ldrbtmi	r6, [sl], #-3457	; 0xfffff27f
  7c:	4680ae01 	strmi	sl, [r0], r1, lsl #28
  80:	58d3460f 	ldmpl	r3, {r0, r1, r2, r3, r9, sl, lr}^
  84:	f8cd681b 			; <UNDEFINED> instruction: 0xf8cd681b
  88:	f04f3404 			; <UNDEFINED> instruction: 0xf04f3404
  8c:	f7ff0300 			; <UNDEFINED> instruction: 0xf7ff0300
  90:	f5b5fffe 			; <UNDEFINED> instruction: 0xf5b5fffe
  94:	463b6f80 	ldrtmi	r6, [fp], -r0, lsl #31
  98:	462abf34 	qasxmi	fp, sl, r4
  9c:	6280f44f 	addvs	pc, r0, #1325400064	; 0x4f000000
  a0:	46302101 	ldrtmi	r2, [r0], -r1, lsl #2
  a4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  a8:	dc0f1e04 	stcle	14, cr1, [pc], {4}
  ac:	4b0e4a0f 	blmi	0x3928f0
  b0:	58d3447a 	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
  b4:	f8dd681a 			; <UNDEFINED> instruction: 0xf8dd681a
  b8:	405a3404 	subsmi	r3, sl, r4, lsl #8
  bc:	0300f04f 	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
  c0:	2000d10e 	andcs	sp, r0, lr, lsl #2
  c4:	6d81f50d 	cfstr32vs	mvfx15, [r1, #52]	; 0x34
  c8:	81f0e8bd 	ldrhhi	lr, [r0, #141]!	; 0x8d
  cc:	46314622 	ldrtmi	r4, [r1], -r2, lsr #12
  d0:	1b2d4640 	blne	0xb519d8
  d4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  d8:	6f80f5b4 	svcvs	0x0080f5b4
  dc:	e7e5d0d9 	ubfx	sp, r9, #1, #6
  e0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  e4:	00000066 	andeq	r0, r0, r6, rrx
  e8:	00000000 	andeq	r0, r0, r0
  ec:	00000038 	andeq	r0, r0, r8, lsr r0
  f0:	460db570 			; <UNDEFINED> instruction: 0x460db570
  f4:	46064911 			; <UNDEFINED> instruction: 0x46064911
  f8:	44794628 	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
  fc:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 100:	447b4b0f 	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
 104:	4601b148 	strmi	fp, [r1], -r8, asr #2
 108:	46304604 	ldrtmi	r4, [r0], -r4, lsl #12
 10c:	ff78f7ff 			; <UNDEFINED> instruction: 0xff78f7ff
 110:	f7ff4620 			; <UNDEFINED> instruction: 0xf7ff4620
 114:	2000fffe 	strdcs	pc, [r0], -lr
 118:	4a0abd70 	bmi	0x2af6e0
 11c:	4478480a 	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
 120:	681c589b 	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
 124:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 128:	4602462b 	strmi	r4, [r2], -fp, lsr #12
 12c:	46202101 	strtmi	r2, [r0], -r1, lsl #2
 130:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 134:	30fff04f 	rscscc	pc, pc, pc, asr #32
 138:	bf00bd70 	svclt	0x0000bd70
 13c:	0000003e 	andeq	r0, r0, lr, lsr r0
 140:	0000003a 	andeq	r0, r0, sl, lsr r0
 144:	00000000 	andeq	r0, r0, r0
 148:	00000026 	andeq	r0, r0, r6, lsr #32
 14c:	461cb538 			; <UNDEFINED> instruction: 0x461cb538
 150:	f7ff4605 			; <UNDEFINED> instruction: 0xf7ff4605
 154:	b154fffe 	ldrshlt	pc, [r4, #-254]	; 0xffffff02	; <UNPREDICTABLE>
 158:	46204629 	strtmi	r4, [r0], -r9, lsr #12
 15c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 160:	22584628 	subscs	r4, r8, #40, 12	; 0x2800000
 164:	e8bd2100 	pop	{r8, sp}
 168:	f7ff4038 			; <UNDEFINED> instruction: 0xf7ff4038
 16c:	bd38bffe 	ldclt	15, cr11, [r8, #-1016]!	; 0xfffffc08
