#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5562cd4897c0 .scope module, "processor_tb" "processor_tb" 2 18;
 .timescale -9 -12;
v0x5562cd4b5e90_0 .var "clk", 0 0;
v0x5562cd4b5fe0_0 .net "instr_opcode", 5 0, L_0x5562cd4b68b0;  1 drivers
v0x5562cd4b60a0_0 .var/i "passedTests", 31 0;
v0x5562cd4b6140_0 .net "prog_count", 31 0, L_0x5562cd476070;  1 drivers
v0x5562cd4b6200_0 .net "reg1_addr", 4 0, L_0x5562cd4b69a0;  1 drivers
o0x7f6b83331798 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5562cd4b62a0_0 .net "reg1_data", 31 0, o0x7f6b83331798;  0 drivers
v0x5562cd4b6340_0 .net "reg2_addr", 4 0, L_0x5562cd4b6ae0;  1 drivers
o0x7f6b833317f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5562cd4b6410_0 .net "reg2_data", 31 0, o0x7f6b833317f8;  0 drivers
v0x5562cd4b64e0_0 .var "rst", 0 0;
v0x5562cd4b6610_0 .var/i "totalTests", 31 0;
v0x5562cd4b66d0_0 .net "write_reg_addr", 4 0, L_0x5562cd4b6bd0;  1 drivers
o0x7f6b83331858 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5562cd4b67c0_0 .net "write_reg_data", 31 0, o0x7f6b83331858;  0 drivers
E_0x5562cd492570 .event negedge, v0x5562cd473700_0;
S_0x5562cd489950 .scope module, "uut" "processor" 2 42, 3 18 0, S_0x5562cd4897c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "prog_count";
    .port_info 3 /OUTPUT 6 "instr_opcode";
    .port_info 4 /OUTPUT 5 "reg1_addr";
    .port_info 5 /OUTPUT 32 "reg1_data";
    .port_info 6 /OUTPUT 5 "reg2_addr";
    .port_info 7 /OUTPUT 32 "reg2_data";
    .port_info 8 /OUTPUT 5 "write_reg_addr";
    .port_info 9 /OUTPUT 32 "write_reg_data";
P_0x5562cd4735e0 .param/str "MEM_FILE" 0 3 18, "individualInstructions.coe";
P_0x5562cd473620 .param/l "WORD_SIZE" 0 3 18, +C4<00000000000000000000000000100000>;
L_0x5562cd476070 .functor BUFZ 32, v0x5562cd477850_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5562cd4b5160_0 .net "clk", 0 0, v0x5562cd4b5e90_0;  1 drivers
v0x5562cd4b5220_0 .net "instr_opcode", 5 0, L_0x5562cd4b68b0;  alias, 1 drivers
o0x7f6b83331708 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5562cd4b5300_0 .net "instruction_out", 31 0, o0x7f6b83331708;  0 drivers
v0x5562cd4b53c0_0 .net "pc_in", 31 0, v0x5562cd4b4c40_0;  1 drivers
v0x5562cd4b54d0_0 .net "pc_out", 31 0, v0x5562cd477850_0;  1 drivers
v0x5562cd4b5630_0 .net "prog_count", 31 0, L_0x5562cd476070;  alias, 1 drivers
v0x5562cd4b5710_0 .net "reg1_addr", 4 0, L_0x5562cd4b69a0;  alias, 1 drivers
v0x5562cd4b57f0_0 .net "reg1_data", 31 0, o0x7f6b83331798;  alias, 0 drivers
v0x5562cd4b58d0_0 .net "reg2_addr", 4 0, L_0x5562cd4b6ae0;  alias, 1 drivers
v0x5562cd4b59b0_0 .net "reg2_data", 31 0, o0x7f6b833317f8;  alias, 0 drivers
v0x5562cd4b5a90_0 .net "rst", 0 0, v0x5562cd4b64e0_0;  1 drivers
v0x5562cd4b5b30_0 .net "write_reg_addr", 4 0, L_0x5562cd4b6bd0;  alias, 1 drivers
v0x5562cd4b5c10_0 .net "write_reg_data", 31 0, o0x7f6b83331858;  alias, 0 drivers
L_0x5562cd4b68b0 .part o0x7f6b83331708, 26, 6;
L_0x5562cd4b69a0 .part o0x7f6b83331708, 21, 5;
L_0x5562cd4b6ae0 .part o0x7f6b83331708, 16, 5;
L_0x5562cd4b6bd0 .part o0x7f6b83331708, 11, 5;
S_0x5562cd48df10 .scope module, "PC" "gen_register" 3 52, 4 25 0, S_0x5562cd489950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
P_0x5562cd48e0a0 .param/l "WORD_SIZE" 0 4 27, +C4<00000000000000000000000000100000>;
v0x5562cd476190_0 .net "clk", 0 0, v0x5562cd4b5e90_0;  alias, 1 drivers
v0x5562cd4763c0_0 .net "data_in", 31 0, v0x5562cd4b4c40_0;  alias, 1 drivers
v0x5562cd477850_0 .var "data_out", 31 0;
v0x5562cd473700_0 .net "rst", 0 0, v0x5562cd4b64e0_0;  alias, 1 drivers
v0x5562cd4728e0_0 .net "write_en", 0 0, v0x5562cd4b5e90_0;  alias, 1 drivers
E_0x5562cd492740 .event posedge, v0x5562cd476190_0, v0x5562cd473700_0;
S_0x5562cd4b3900 .scope module, "RAM" "cpumemory" 3 62, 5 28 0, S_0x5562cd489950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "instr_read_address";
    .port_info 3 /OUTPUT 32 "instr_instruction";
    .port_info 4 /INPUT 1 "data_mem_write";
    .port_info 5 /INPUT 8 "data_address";
    .port_info 6 /INPUT 32 "data_write_data";
    .port_info 7 /OUTPUT 32 "data_read_data";
P_0x5562cd4714c0 .param/str "FILENAME" 0 5 28, "init.coe";
P_0x5562cd471500 .param/l "WORD_SIZE" 0 5 28, +C4<00000000000000000000000000100000>;
L_0x5562cd4762a0 .functor BUFZ 32, L_0x5562cd4c6d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5562cd477670 .functor BUFZ 32, L_0x5562cd4c6e60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5562cd4b3d00_0 .net *"_ivl_0", 31 0, L_0x5562cd4c6d90;  1 drivers
L_0x7f6b832e80f0 .functor BUFT 1, C4<00zzzzzzzz>, C4<0>, C4<0>, C4<0>;
v0x5562cd4b3e00_0 .net *"_ivl_10", 9 0, L_0x7f6b832e80f0;  1 drivers
L_0x7f6b832e80a8 .functor BUFT 1, C4<00zzzzzzzz>, C4<0>, C4<0>, C4<0>;
v0x5562cd4b3ee0_0 .net *"_ivl_2", 9 0, L_0x7f6b832e80a8;  1 drivers
v0x5562cd4b3fd0_0 .net *"_ivl_8", 31 0, L_0x5562cd4c6e60;  1 drivers
v0x5562cd4b40b0 .array "buff", 0 255, 31 0;
v0x5562cd4b41c0_0 .net "clk", 0 0, v0x5562cd4b5e90_0;  alias, 1 drivers
o0x7f6b83331288 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5562cd4b42b0_0 .net "data_address", 7 0, o0x7f6b83331288;  0 drivers
o0x7f6b833312b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5562cd4b4390_0 .net "data_mem_write", 0 0, o0x7f6b833312b8;  0 drivers
v0x5562cd4b4450_0 .net "data_read_data", 31 0, L_0x5562cd477670;  1 drivers
o0x7f6b83331318 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5562cd4b4530_0 .net "data_write_data", 31 0, o0x7f6b83331318;  0 drivers
v0x5562cd4b4610_0 .net "instr_instruction", 31 0, L_0x5562cd4762a0;  1 drivers
o0x7f6b83331378 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5562cd4b46f0_0 .net "instr_read_address", 7 0, o0x7f6b83331378;  0 drivers
v0x5562cd4b47d0_0 .net "rst", 0 0, v0x5562cd4b64e0_0;  alias, 1 drivers
E_0x5562cd492f30 .event posedge, v0x5562cd476190_0;
L_0x5562cd4c6d90 .array/port v0x5562cd4b40b0, L_0x7f6b832e80a8;
L_0x5562cd4c6e60 .array/port v0x5562cd4b40b0, L_0x7f6b832e80f0;
S_0x5562cd4b4950 .scope module, "pc_adder" "alu" 3 42, 6 29 0, S_0x5562cd489950;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control_in";
    .port_info 1 /INPUT 32 "channel_a_in";
    .port_info 2 /INPUT 32 "channel_b_in";
    .port_info 3 /OUTPUT 1 "zero_out";
    .port_info 4 /OUTPUT 32 "alu_result_out";
L_0x7f6b832e8018 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5562cd4b4b40_0 .net "alu_control_in", 3 0, L_0x7f6b832e8018;  1 drivers
v0x5562cd4b4c40_0 .var "alu_result_out", 31 0;
v0x5562cd4b4d30_0 .net "channel_a_in", 31 0, v0x5562cd477850_0;  alias, 1 drivers
L_0x7f6b832e8060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5562cd4b4e30_0 .net "channel_b_in", 31 0, L_0x7f6b832e8060;  1 drivers
v0x5562cd4b4ed0_0 .var "temp", 31 0;
v0x5562cd4b5000_0 .var "zero_out", 0 0;
E_0x5562cd465a30 .event edge, v0x5562cd4b4b40_0, v0x5562cd477850_0, v0x5562cd4b4e30_0, v0x5562cd4b4ed0_0;
    .scope S_0x5562cd4b4950;
T_0 ;
    %wait E_0x5562cd465a30;
    %load/vec4 v0x5562cd4b4b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5562cd4b4ed0_0, 0, 32;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v0x5562cd4b4d30_0;
    %load/vec4 v0x5562cd4b4e30_0;
    %and;
    %store/vec4 v0x5562cd4b4ed0_0, 0, 32;
    %jmp T_0.7;
T_0.1 ;
    %load/vec4 v0x5562cd4b4d30_0;
    %load/vec4 v0x5562cd4b4e30_0;
    %or;
    %store/vec4 v0x5562cd4b4ed0_0, 0, 32;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x5562cd4b4d30_0;
    %load/vec4 v0x5562cd4b4e30_0;
    %add;
    %store/vec4 v0x5562cd4b4ed0_0, 0, 32;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x5562cd4b4d30_0;
    %load/vec4 v0x5562cd4b4e30_0;
    %sub;
    %store/vec4 v0x5562cd4b4ed0_0, 0, 32;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x5562cd4b4d30_0;
    %load/vec4 v0x5562cd4b4e30_0;
    %or;
    %inv;
    %store/vec4 v0x5562cd4b4ed0_0, 0, 32;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x5562cd4b4d30_0;
    %load/vec4 v0x5562cd4b4e30_0;
    %cmp/u;
    %jmp/0xz  T_0.8, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5562cd4b4ed0_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5562cd4b4ed0_0, 0, 32;
T_0.9 ;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5562cd4b4ed0_0;
    %store/vec4 v0x5562cd4b4c40_0, 0, 32;
    %load/vec4 v0x5562cd4b4ed0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %pad/s 1;
    %store/vec4 v0x5562cd4b5000_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5562cd48df10;
T_1 ;
    %wait E_0x5562cd492740;
    %load/vec4 v0x5562cd473700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5562cd477850_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5562cd476190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5562cd4728e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5562cd4763c0_0;
    %assign/vec4 v0x5562cd477850_0, 0;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5562cd4b3900;
T_2 ;
    %vpi_call 5 46 "$readmemb", P_0x5562cd4714c0, v0x5562cd4b40b0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5562cd4b3900;
T_3 ;
    %wait E_0x5562cd492f30;
    %load/vec4 v0x5562cd4b4390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5562cd4b4530_0;
    %load/vec4 v0x5562cd4b42b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x5562cd4b40b0, 4, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5562cd4897c0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5562cd4b60a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5562cd4b6610_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x5562cd4897c0;
T_5 ;
    %vpi_call 2 38 "$dumpfile", "lab05.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5562cd4897c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562cd4b5e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562cd4b64e0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562cd4b5e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562cd4b64e0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562cd4b5e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562cd4b64e0_0, 0, 1;
T_6.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5562cd4b5e90_0;
    %inv;
    %store/vec4 v0x5562cd4b5e90_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x5562cd4897c0;
T_7 ;
    %wait E_0x5562cd492570;
    %wait E_0x5562cd492f30;
    %wait E_0x5562cd492f30;
    %delay 1000, 0;
    %load/vec4 v0x5562cd4b6610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5562cd4b6610_0, 0, 32;
    %vpi_call 2 90 "$write", "Test Case %0d: add $a0, $v0, V1...", v0x5562cd4b6610_0 {0 0 0};
    %load/vec4 v0x5562cd4b66d0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x5562cd4b67c0_0;
    %pushi/vec4 535, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5562cd4b60a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5562cd4b60a0_0, 0, 32;
    %vpi_call 2 93 "$display", "passed." {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call 2 95 "$display", "failed." {0 0 0};
T_7.1 ;
    %wait E_0x5562cd492f30;
    %delay 1000, 0;
    %load/vec4 v0x5562cd4b6610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5562cd4b6610_0, 0, 32;
    %vpi_call 2 100 "$write", "Test Case %0d: addi $a0, $v0, 100...", v0x5562cd4b6610_0 {0 0 0};
    %load/vec4 v0x5562cd4b66d0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x5562cd4b67c0_0;
    %pushi/vec4 461, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5562cd4b60a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5562cd4b60a0_0, 0, 32;
    %vpi_call 2 103 "$display", "passed." {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call 2 105 "$display", "failed." {0 0 0};
T_7.3 ;
    %vpi_call 2 108 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 109 "$display", "Testing complete\012Passed %0d / %0d tests.", v0x5562cd4b60a0_0, v0x5562cd4b6610_0 {0 0 0};
    %vpi_call 2 110 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 111 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "processor_tb.v";
    "processor.v";
    "gen_register.v";
    "cpumemory.v";
    "alu.v";
