#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Mar  9 08:45:38 2022
# Process ID: 24594
# Current directory: /home/muheet/aws-fpga2/hdk/cl/developer_designs/cl_nova/verif
# Command line: vivado
# Log file: /home/muheet/aws-fpga2/hdk/cl/developer_designs/cl_nova/verif/vivado.log
# Journal file: /home/muheet/aws-fpga2/hdk/cl/developer_designs/cl_nova/verif/vivado.jou
#-----------------------------------------------------------
start_gui
xsim ../verif/sim/vivado/test_nova/tb.wdb
WARNING: [Common 17-259] Unknown Tcl command 'xsim ../verif/sim/vivado/test_nova/tb.wdb' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.1/data/ip'.
open_wave_database: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 7611.910 ; gain = 41.039 ; free physical = 723 ; free virtual = 14416
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 7611.910 ; gain = 41.039 ; free physical = 723 ; free virtual = 14416
simulation_1
add_wave {{/tb/card/fpga/CL/u_cl_top_wrapper/xilinx_ssxhydra_su/cl_nova1_i/blk_mem_gen_0}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar  9 09:22:20 2022...
