{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709872851971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709872851971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 12:40:51 2024 " "Processing started: Fri Mar 08 12:40:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709872851971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709872851971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off breakdown -c breakdown " "Command: quartus_map --read_settings_files=on --write_settings_files=off breakdown -c breakdown" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709872851971 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1709872852084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/main_start.v 1 1 " "Found 1 design units, including 1 entities, in source file src/main_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_start " "Found entity 1: main_start" {  } { { "src/main_start.v" "" { Text "D:/temp/ZhiYuan_ING/breakdown230507/src/main_start.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709872852115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709872852115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gen_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file src/gen_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_clk " "Found entity 1: gen_clk" {  } { { "src/gen_clk.v" "" { Text "D:/temp/ZhiYuan_ING/breakdown230507/src/gen_clk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709872852115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709872852115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/in_shake_scr_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file src/in_shake_scr_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_shake_scr_pulse " "Found entity 1: in_shake_scr_pulse" {  } { { "src/in_shake_scr_pulse.v" "" { Text "D:/temp/ZhiYuan_ING/breakdown230507/src/in_shake_scr_pulse.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709872852115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709872852115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/breakdown.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/breakdown.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 breakdown " "Found entity 1: breakdown" {  } { { "src/breakdown.bdf" "" { Schematic "D:/temp/ZhiYuan_ING/breakdown230507/src/breakdown.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709872852115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709872852115 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\|\|\";  expecting \";\" counter_6bits.v(84) " "Verilog HDL syntax error at counter_6bits.v(84) near text \"\|\|\";  expecting \";\"" {  } { { "src/counter_6bits.v" "" { Text "D:/temp/ZhiYuan_ING/breakdown230507/src/counter_6bits.v" 84 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1709872852115 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  counter_6bits.v(84) " "Verilog HDL syntax error at counter_6bits.v(84) near text \")\"; mismatched closing parenthesis " {  } { { "src/counter_6bits.v" "" { Text "D:/temp/ZhiYuan_ING/breakdown230507/src/counter_6bits.v" 84 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1709872852115 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" counter_6bits.v(86) " "Verilog HDL syntax error at counter_6bits.v(86) near text \"else\";  expecting \"end\"" {  } { { "src/counter_6bits.v" "" { Text "D:/temp/ZhiYuan_ING/breakdown230507/src/counter_6bits.v" 86 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1709872852115 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "counter_6bits counter_6bits.v(9) " "Ignored design unit \"counter_6bits\" at counter_6bits.v(9) due to previous errors" {  } { { "src/counter_6bits.v" "" { Text "D:/temp/ZhiYuan_ING/breakdown230507/src/counter_6bits.v" 9 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1709872852115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter_6bits.v 0 0 " "Found 0 design units, including 0 entities, in source file src/counter_6bits.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709872852115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/in_shake.v 1 1 " "Found 1 design units, including 1 entities, in source file src/in_shake.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_shake " "Found entity 1: in_shake" {  } { { "src/in_shake.v" "" { Text "D:/temp/ZhiYuan_ING/breakdown230507/src/in_shake.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709872852115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709872852115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testio.v 1 1 " "Found 1 design units, including 1 entities, in source file src/testio.v" { { "Info" "ISGN_ENTITY_NAME" "1 testio " "Found entity 1: testio" {  } { { "src/testio.v" "" { Text "D:/temp/ZhiYuan_ING/breakdown230507/src/testio.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709872852115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709872852115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll0.v 1 1 " "Found 1 design units, including 1 entities, in source file pll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll0 " "Found entity 1: pll0" {  } { { "pll0.v" "" { Text "D:/temp/ZhiYuan_ING/breakdown230507/pll0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709872852115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709872852115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/my_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file src/my_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_ram " "Found entity 1: my_ram" {  } { { "src/my_ram.v" "" { Text "D:/temp/ZhiYuan_ING/breakdown230507/src/my_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709872852115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709872852115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RD rd dual_port_ram.v(12) " "Verilog HDL Declaration information at dual_port_ram.v(12): object \"RD\" differs only in case from object \"rd\" in the same scope" {  } { { "src/dual_port_ram.v" "" { Text "D:/temp/ZhiYuan_ING/breakdown230507/src/dual_port_ram.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1709872852115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WR wr dual_port_ram.v(11) " "Verilog HDL Declaration information at dual_port_ram.v(11): object \"WR\" differs only in case from object \"wr\" in the same scope" {  } { { "src/dual_port_ram.v" "" { Text "D:/temp/ZhiYuan_ING/breakdown230507/src/dual_port_ram.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1709872852115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dual_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dual_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram " "Found entity 1: dual_port_ram" {  } { { "src/dual_port_ram.v" "" { Text "D:/temp/ZhiYuan_ING/breakdown230507/src/dual_port_ram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709872852115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709872852115 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 bk_test2ch.v(43) " "Verilog HDL Expression warning at bk_test2ch.v(43): truncated literal to match 18 bits" {  } { { "src/bk_test2ch.v" "" { Text "D:/temp/ZhiYuan_ING/breakdown230507/src/bk_test2ch.v" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1709872852115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bk_test2ch.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bk_test2ch.v" { { "Info" "ISGN_ENTITY_NAME" "1 bk_test_2ch " "Found entity 1: bk_test_2ch" {  } { { "src/bk_test2ch.v" "" { Text "D:/temp/ZhiYuan_ING/breakdown230507/src/bk_test2ch.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709872852115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709872852115 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4608 " "Peak virtual memory: 4608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709872852179 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 08 12:40:52 2024 " "Processing ended: Fri Mar 08 12:40:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709872852179 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709872852179 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709872852179 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709872852179 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus II Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709872852730 ""}
