/dts-v1/;

#include "mt7981.dtsi"

/ {
	model = "Tenbay MS3000K";
	compatible = "tenbay,ms3000k", "mediatek,mt7981";

	aliases {
		ethernet0 = &gmac0;
		ethernet1 = &gmac1;
		led-boot = &led_run;
		led-failsafe = &led_run;
		led-running = &led_run;
		led-upgrade = &led_run;
		serial0 = &uart0;
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};

	gpio-keys {
		compatible = "gpio-keys";

		reset {
			label = "reset";
			linux,code = <KEY_RESTART>;
			gpios = <&pio 1 GPIO_ACTIVE_LOW>;
		};

		wps {
			label = "wps";
			linux,code = <KEY_WPS_BUTTON>;
			gpios = <&pio 0 GPIO_ACTIVE_LOW>;
		};
	};

	leds {
		compatible = "gpio-leds";

		led_run: RGB_RED {
			label = "RGB_RED";
			gpios = <&pio 10 GPIO_ACTIVE_LOW>;
			default-state = "on";
		};

		RGB_GREEN {
			label = "RGB_GREEN";
			gpios = <&pio 11 GPIO_ACTIVE_LOW>;
			default-state = "off";
		};

		RGB_BLUE {
			label = "RGB_BLUE";
			gpios = <&pio 12 GPIO_ACTIVE_LOW>;
			default-state = "off";
		};
	};
};

&uart0 {
	status = "okay";
};

&watchdog {
	status = "okay";
};

&eth {
	pinctrl-names = "default";
	pinctrl-0 = <&mdio_pins>;

	status = "okay";

	gmac0: mac@0 {
		compatible = "mediatek,eth-mac";
		reg = <0>;
		phy-mode = "sgmii";
		phy-handle = <&phy1>;
		nvmem-cells = <&macaddr_2a>;
		nvmem-cell-names = "mac-address";
	};

	gmac1: mac@1 {
		compatible = "mediatek,eth-mac";
		reg = <1>;
		phy-mode = "gmii";
		phy-handle = <&int_gbe_phy>;
		nvmem-cells = <&macaddr_24>;
		nvmem-cell-names = "mac-address";
	};
};

&mdio_bus {
	phy1: ethernet-phy@1 {
		compatible = "ethernet-phy-id0000.011a";
		reg = <1>;
		reset-gpios = <&pio 39 GPIO_ACTIVE_LOW>;
		reset-assert-us = <600>;
		reset-deassert-us = <1000>;
	};
};

&spi2 {
	pinctrl-names = "default";
	pinctrl-0 = <&spi2_flash_pins>;
	status = "okay";

	spi_nor@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <52000000>;
		spi-tx-buswidth = <4>;
		spi-rx-buswidth = <4>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@00000 {
				label = "BL2";
				reg = <0x00000 0x0040000>;
			};
			partition@40000 {
				label = "Config";
				reg = <0x40000 0x0010000>;
			};
			partition@40001 {
				label = "Product";
				reg = <0x40000 0x0010000>;
			};
			factory: partition@50000 {
				label = "Factory";
				reg = <0x50000 0x00B0000>;
			};
			partition@100000 {
				label = "FIP";
				reg = <0x100000 0x0080000>;
			};
			partition@180000 {
				label = "firmware";
				reg = <0x180000 0x0E00000>;
			};
		};
	};
};

&pio {
	spi2_flash_pins: spi2-pins {
		mux {
			function = "spi";
			groups = "spi2", "spi2_wp_hold";
		};

		conf-pu {
			pins = "SPI2_CS", "SPI2_HOLD", "SPI2_WP";
			drive-strength = <MTK_DRIVE_8mA>;
			bias-pull-up = <MTK_PUPD_SET_R1R0_11>;
		};

		conf-pd {
			pins = "SPI2_CLK", "SPI2_MOSI", "SPI2_MISO";
			drive-strength = <MTK_DRIVE_8mA>;
			bias-pull-down = <MTK_PUPD_SET_R1R0_11>;
		};
	};
};

&factory {
	compatible = "nvmem-cells";
	#address-cells = <1>;
	#size-cells = <1>;

	macaddr_24: macaddr@24 {
		reg = <0x24 0x6>;
	};
	macaddr_2a: macaddr@2a {
		reg = <0x2a 0x6>;
	};
};

&wifi {
	mediatek,mtd-eeprom = <&factory 0x0>;

	status = "okay";
};

&sgmiisys0 {
       /delete-property/ mediatek,pnswap;
};
