{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760804837528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760804837541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 18 09:27:17 2025 " "Processing started: Sat Oct 18 09:27:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760804837541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760804837541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760804837541 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1760804838381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1760804838381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 2 2 " "Found 2 design units, including 2 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.sv" "" { Text "C:/469labs/lab3/controlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846931 ""} { "Info" "ISGN_ENTITY_NAME" "2 controlUnit_tb " "Found entity 2: controlUnit_tb" {  } { { "controlUnit.sv" "" { Text "C:/469labs/lab3/controlUnit.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760804846931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.sv 4 4 " "Found 4 design units, including 4 entities, in source file math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "math.sv" "" { Text "C:/469labs/lab3/math.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846933 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "math.sv" "" { Text "C:/469labs/lab3/math.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846933 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "math.sv" "" { Text "C:/469labs/lab3/math.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846933 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "math.sv" "" { Text "C:/469labs/lab3/math.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760804846933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "C:/469labs/lab3/instructmem.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846934 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "C:/469labs/lab3/instructmem.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760804846934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "C:/469labs/lab3/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846936 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "C:/469labs/lab3/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760804846936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 2 2 " "Found 2 design units, including 2 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "C:/469labs/lab3/register.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846938 ""} { "Info" "ISGN_ENTITY_NAME" "2 register_tb " "Found entity 2: register_tb" {  } { { "register.sv" "" { Text "C:/469labs/lab3/register.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760804846938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/469labs/lab3/regfile.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760804846939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_64to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_64to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_64to1 " "Found entity 1: mux_64to1" {  } { { "mux_64to1.sv" "" { Text "C:/469labs/lab3/mux_64to1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760804846940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32to1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_32to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32to1 " "Found entity 1: mux_32to1" {  } { { "mux_32to1.sv" "" { Text "C:/469labs/lab3/mux_32to1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846942 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_32to1_tb " "Found entity 2: mux_32to1_tb" {  } { { "mux_32to1.sv" "" { Text "C:/469labs/lab3/mux_32to1.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760804846942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16to1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_16to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_16to1 " "Found entity 1: mux_16to1" {  } { { "mux_16to1.sv" "" { Text "C:/469labs/lab3/mux_16to1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846943 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_16to1_tb " "Found entity 2: mux_16to1_tb" {  } { { "mux_16to1.sv" "" { Text "C:/469labs/lab3/mux_16to1.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760804846943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file library_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 library_top " "Found entity 1: library_top" {  } { { "library_top.sv" "" { Text "C:/469labs/lab3/library_top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760804846944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_1to8.sv 2 2 " "Found 2 design units, including 2 entities, in source file demux_1to8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demux_1to8 " "Found entity 1: demux_1to8" {  } { { "demux_1to8.sv" "" { Text "C:/469labs/lab3/demux_1to8.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846946 ""} { "Info" "ISGN_ENTITY_NAME" "2 demux_1to8_tb " "Found entity 2: demux_1to8_tb" {  } { { "demux_1to8.sv" "" { Text "C:/469labs/lab3/demux_1to8.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760804846946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_1to4.sv 2 2 " "Found 2 design units, including 2 entities, in source file demux_1to4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demux_1to4 " "Found entity 1: demux_1to4" {  } { { "demux_1to4.sv" "" { Text "C:/469labs/lab3/demux_1to4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846947 ""} { "Info" "ISGN_ENTITY_NAME" "2 demux_1to4_tb " "Found entity 2: demux_1to4_tb" {  } { { "demux_1to4.sv" "" { Text "C:/469labs/lab3/demux_1to4.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760804846947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder5_32.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder5_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder5_32 " "Found entity 1: decoder5_32" {  } { { "decoder5_32.sv" "" { Text "C:/469labs/lab3/decoder5_32.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846948 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder5_32_tb " "Found entity 2: decoder5_32_tb" {  } { { "decoder5_32.sv" "" { Text "C:/469labs/lab3/decoder5_32.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760804846948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "C:/469labs/lab3/D_FF.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760804846950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 2 2 " "Found 2 design units, including 2 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/469labs/lab3/clock_divider.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846952 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider_testbench " "Found entity 2: clock_divider_testbench" {  } { { "clock_divider.sv" "" { Text "C:/469labs/lab3/clock_divider.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760804846952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8to1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_8to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8to1 " "Found entity 1: mux_8to1" {  } { { "mux_8to1.sv" "" { Text "C:/469labs/lab3/mux_8to1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846953 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_8to1_tb " "Found entity 2: mux_8to1_tb" {  } { { "mux_8to1.sv" "" { Text "C:/469labs/lab3/mux_8to1.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760804846953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.sv" "" { Text "C:/469labs/lab3/mux_4to1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846954 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_4to1_tb " "Found entity 2: mux_4to1_tb" {  } { { "mux_4to1.sv" "" { Text "C:/469labs/lab3/mux_4to1.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760804846954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.sv" "" { Text "C:/469labs/lab3/mux_2to1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846956 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2to1_tb " "Found entity 2: mux_2to1_tb" {  } { { "mux_2to1.sv" "" { Text "C:/469labs/lab3/mux_2to1.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760804846956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/469labs/lab3/alu.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760804846957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addersubtractor.sv 2 2 " "Found 2 design units, including 2 entities, in source file addersubtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adderSubtractor " "Found entity 1: adderSubtractor" {  } { { "adderSubtractor.sv" "" { Text "C:/469labs/lab3/adderSubtractor.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846959 ""} { "Info" "ISGN_ENTITY_NAME" "2 adderSubtractor_tb " "Found entity 2: adderSubtractor_tb" {  } { { "adderSubtractor.sv" "" { Text "C:/469labs/lab3/adderSubtractor.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760804846959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "norzeroflag64bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file norzeroflag64bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 norZeroFlag64bit " "Found entity 1: norZeroFlag64bit" {  } { { "norZeroFlag64bit.sv" "" { Text "C:/469labs/lab3/norZeroFlag64bit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846960 ""} { "Info" "ISGN_ENTITY_NAME" "2 norZeroFlag64bit_tb " "Found entity 2: norZeroFlag64bit_tb" {  } { { "norZeroFlag64bit.sv" "" { Text "C:/469labs/lab3/norZeroFlag64bit.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760804846960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_toplevel " "Found entity 1: CPU_toplevel" {  } { { "CPU_toplevel.sv" "" { Text "C:/469labs/lab3/CPU_toplevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760804846962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addersubtractor64.sv 2 2 " "Found 2 design units, including 2 entities, in source file addersubtractor64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adderSubtractor64 " "Found entity 1: adderSubtractor64" {  } { { "adderSubtractor64.sv" "" { Text "C:/469labs/lab3/adderSubtractor64.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846964 ""} { "Info" "ISGN_ENTITY_NAME" "2 adderSubtractor64_tb " "Found entity 2: adderSubtractor64_tb" {  } { { "adderSubtractor64.sv" "" { Text "C:/469labs/lab3/adderSubtractor64.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760804846964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64bit_2to1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux64bit_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxVariablebit_2to1 " "Found entity 1: muxVariablebit_2to1" {  } { { "mux64bit_2to1.sv" "" { Text "C:/469labs/lab3/mux64bit_2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846965 ""} { "Info" "ISGN_ENTITY_NAME" "2 muxVariablebit_2to1_tb " "Found entity 2: muxVariablebit_2to1_tb" {  } { { "mux64bit_2to1.sv" "" { Text "C:/469labs/lab3/mux64bit_2to1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760804846965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_toplevel_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_toplevel_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_toplevel_tb " "Found entity 1: CPU_toplevel_tb" {  } { { "CPU_toplevel_tb.sv" "" { Text "C:/469labs/lab3/CPU_toplevel_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760804846966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.sv 1 1 " "Found 1 design units, including 1 entities, in source file test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.sv" "" { Text "C:/469labs/lab3/test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760804846968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760804846968 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU_toplevel.sv(52) " "Verilog HDL Instantiation warning at CPU_toplevel.sv(52): instance has no name" {  } { { "CPU_toplevel.sv" "" { Text "C:/469labs/lab3/CPU_toplevel.sv" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1760804846973 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU_toplevel.sv(53) " "Verilog HDL Instantiation warning at CPU_toplevel.sv(53): instance has no name" {  } { { "CPU_toplevel.sv" "" { Text "C:/469labs/lab3/CPU_toplevel.sv" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1760804846973 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1760804847030 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data test.sv(2) " "Verilog HDL or VHDL warning at test.sv(2): object \"data\" assigned a value but never read" {  } { { "test.sv" "" { Text "C:/469labs/lab3/test.sv" 2 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1760804847031 "|test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test.sv(5) " "Verilog HDL assignment warning at test.sv(5): truncated value with size 32 to match size of target (8)" {  } { { "test.sv" "" { Text "C:/469labs/lab3/test.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760804847031 "|test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "PASS test.sv(6) " "Verilog HDL Display System Task info at test.sv(6): PASS" {  } { { "test.sv" "" { Text "C:/469labs/lab3/test.sv" 6 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760804847031 "|test"}
{ "Warning" "WSGN_EMPTY_SHELL" "test " "Entity \"test\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1760804847031 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1760804847065 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/469labs/lab3/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/469labs/lab3/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760804847121 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760804847245 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 18 09:27:27 2025 " "Processing ended: Sat Oct 18 09:27:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760804847245 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760804847245 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760804847245 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1760804847245 ""}
