# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Final.srcs/sources_1/new/RAM.vhd" \
"../../../../Final.srcs/sim_1/new/RAM_Test.vhd" \

# Do not sort compile order
nosort
