"D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_N.v=work,Verilog_2001"
