
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version O-2018.06-SP1 for linux64 - Jul 19, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ICer/.synopsys_dv_prefs.tcl
################################# Define Top Module #################################
set design tl_tx
tl_tx
################################# Set Search Path ###################################
set_app_var search_path /home/ICer/Desktop/Final-Project/SAED32_2012-12-25/lib/stdcell_hvt/db_nldm
/home/ICer/Desktop/Final-Project/SAED32_2012-12-25/lib/stdcell_hvt/db_nldm
# /home/ICer/Desktop/AUC_ASIC_Final/lib
set_app_var target_library	"saed32hvt_ff0p95v125c.db" # "saed90nm_max_lth.db"
saed32hvt_ff0p95v125c.db
set_app_var link_library	"* $target_library"
* saed32hvt_ff0p95v125c.db
################################# Create Work Directory #############################
sh rm -rf work
sh mkdir -p work
define_design_lib work -path ./work
1
################################# Read Files ######################
################################# Packages ########################
analyze -library WORK -format sverilog ../../../Arbiter/Package/Tx_Arbiter_Package.sv
Running PRESTO HDLC
Compiling source file ../../../Arbiter/Package/Tx_Arbiter_Package.sv
Presto compilation completed successfully.
Loading db file '/home/ICer/Desktop/Final-Project/SAED32_2012-12-25/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p95v125c.db'
1
analyze -library WORK -format sverilog ../../../AXI/Slave_Package/axi_slave_package.sv
Running PRESTO HDLC
Compiling source file ../../../AXI/Slave_Package/axi_slave_package.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../Data_Fragmentation/package/Fragmentation_Package.sv
Running PRESTO HDLC
Compiling source file ../../../Data_Fragmentation/package/Fragmentation_Package.sv
Presto compilation completed successfully.
1
################################# AXI ########################
analyze -library WORK -format sverilog ../../../AXI/Slave_Bridge/Slave_Requester_Recorder/Request_Recorder_if.sv
Running PRESTO HDLC
Compiling source file ../../../AXI/Slave_Bridge/Slave_Requester_Recorder/Request_Recorder_if.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../AXI/Slave/Slave_Internal_Response/Slave_Internal_Response_if.sv
Running PRESTO HDLC
Compiling source file ../../../AXI/Slave/Slave_Internal_Response/Slave_Internal_Response_if.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../AXI/Slave/Slave_Request_Path/Push_Fsms/axi_if.sv
Running PRESTO HDLC
Compiling source file ../../../AXI/Slave/Slave_Request_Path/Push_Fsms/axi_if.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../AXI/Slave_FIFOs/Sync_FIFO_Interface.sv
Running PRESTO HDLC
Compiling source file ../../../AXI/Slave_FIFOs/Sync_FIFO_Interface.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../AXI/Slave/Slave_Response_Path/Push_FSM/Up_Down_Counter/Up_Down_Counter_Interface.sv
Running PRESTO HDLC
Compiling source file ../../../AXI/Slave/Slave_Response_Path/Push_FSM/Up_Down_Counter/Up_Down_Counter_Interface.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../AXI/Slave/Slave_Response_Path/Pop_FSM/Master_Interface.sv
Running PRESTO HDLC
Compiling source file ../../../AXI/Slave/Slave_Response_Path/Pop_FSM/Master_Interface.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../AXI/Slave_Bridge/Slave_Requester_Recorder/Request_Recorder.sv
Running PRESTO HDLC
Compiling source file ../../../AXI/Slave_Bridge/Slave_Requester_Recorder/Request_Recorder.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../AXI/Slave/Slave_Request_Path/Push_Fsms/axi_slave_fsm_wr.sv
Running PRESTO HDLC
Compiling source file ../../../AXI/Slave/Slave_Request_Path/Push_Fsms/axi_slave_fsm_wr.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../AXI/Slave/Slave_Request_Path/Push_Fsms/axi_slave_fsm_rd.sv
Running PRESTO HDLC
Compiling source file ../../../AXI/Slave/Slave_Request_Path/Push_Fsms/axi_slave_fsm_rd.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../AXI/Slave_FIFOs/Sync_FIFO.sv
Running PRESTO HDLC
Compiling source file ../../../AXI/Slave_FIFOs/Sync_FIFO.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../AXI/Slave/Slave_Request_Path/Pop_Fsms/fifo_pop_wr.sv
Running PRESTO HDLC
Compiling source file ../../../AXI/Slave/Slave_Request_Path/Pop_Fsms/fifo_pop_wr.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../AXI/Slave/Slave_Request_Path/Pop_Fsms/fifo_pop_rd.sv
Running PRESTO HDLC
Compiling source file ../../../AXI/Slave/Slave_Request_Path/Pop_Fsms/fifo_pop_rd.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../AXI/Slave_Bridge/A2P_Mapper/wr_atop.sv
Running PRESTO HDLC
Compiling source file ../../../AXI/Slave_Bridge/A2P_Mapper/wr_atop.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../AXI/Slave_Bridge/A2P_Mapper/rd_atop.sv
Running PRESTO HDLC
Compiling source file ../../../AXI/Slave_Bridge/A2P_Mapper/rd_atop.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../AXI/Slave/Slave_Response_Path/Push_FSM/Up_Down_Counter/Up_Down_Counter.sv
Running PRESTO HDLC
Compiling source file ../../../AXI/Slave/Slave_Response_Path/Push_FSM/Up_Down_Counter/Up_Down_Counter.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../AXI/Slave/Slave_Response_Path/Push_FSM/Response_Push_FSM.sv
Running PRESTO HDLC
Compiling source file ../../../AXI/Slave/Slave_Response_Path/Push_FSM/Response_Push_FSM.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../AXI/Slave/Slave_Response_Path/Pop_FSM/Response_Pop_FSM.sv
Running PRESTO HDLC
Compiling source file ../../../AXI/Slave/Slave_Response_Path/Pop_FSM/Response_Pop_FSM.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../AXI/Slave_Bridge/P2A_Mapper/P2A_Interface.sv
Running PRESTO HDLC
Compiling source file ../../../AXI/Slave_Bridge/P2A_Mapper/P2A_Interface.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../AXI/Slave_Bridge/P2A_Mapper/P2A.sv
Running PRESTO HDLC
Compiling source file ../../../AXI/Slave_Bridge/P2A_Mapper/P2A.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../AXI/Slave_Bridge/Slave_Requester_Recorder/wr_interface_mux.sv
Running PRESTO HDLC
Compiling source file ../../../AXI/Slave_Bridge/Slave_Requester_Recorder/wr_interface_mux.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../AXI/Slave/Slave_Internal_Response/slave_internal_response_rd_mux.sv
Running PRESTO HDLC
Compiling source file ../../../AXI/Slave/Slave_Internal_Response/slave_internal_response_rd_mux.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../AXI/Slave/Slave_Internal_Response/slave_internal_response_wr_mux.sv
Running PRESTO HDLC
Compiling source file ../../../AXI/Slave/Slave_Internal_Response/slave_internal_response_wr_mux.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../AXI/Slave_Top/Slave_Top.sv
Running PRESTO HDLC
Compiling source file ../../../AXI/Slave_Top/Slave_Top.sv
Presto compilation completed successfully.
1
# analyze -library WORK -format sverilog ../../../AXI/Slave/Slave_Request_Path/Push_Fsms/axi_slave_fsm_tb.sv
# analyze -library WORK -format sverilog ../../../AXI/Slave/Slave_Response_Path/Push_FSM/Up_Down_Counter/Up_Down_Counter_tb.sv
# analyze -library WORK -format sverilog ../../../AXI/Slave/Slave_Response_Path/Push_FSM/Up_Down_Counter/Up_Down_Counter_Top.sv
# analyze -library WORK -format sverilog ../../../AXI/Slave_Bridge/Slave_Requester_Recorder/dual_port_ram_tb.sv
# analyze -library WORK -format sverilog ../../../AXI/Slave_Package/axi_slave_package.sv
# analyze -library WORK -format sverilog ../../../AXI/Slave_Top/TestBench/Slave_tb.sv
################################# Arbiter ########################
analyze -library WORK -format sverilog ../../../Arbiter/Sequence_recorder/Tx_Arbiter_Interface.sv
Running PRESTO HDLC
Compiling source file ../../../Arbiter/Sequence_recorder/Tx_Arbiter_Interface.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../Arbiter/Flow_Control/Tx_FC_Interface.sv
Running PRESTO HDLC
Compiling source file ../../../Arbiter/Flow_Control/Tx_FC_Interface.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../Arbiter/Ordering/ordering_if.sv
Running PRESTO HDLC
Compiling source file ../../../Arbiter/Ordering/ordering_if.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../Arbiter/Sequence_recorder/Tx_Arbiter.sv
Running PRESTO HDLC
Compiling source file ../../../Arbiter/Sequence_recorder/Tx_Arbiter.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../Arbiter/Flow_Control/Tx_FC.sv
Running PRESTO HDLC
Compiling source file ../../../Arbiter/Flow_Control/Tx_FC.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../Arbiter/Sequence_recorder/Sequence_Recorder.sv
Running PRESTO HDLC
Compiling source file ../../../Arbiter/Sequence_recorder/Sequence_Recorder.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../Arbiter/Ordering/ordering.sv
Running PRESTO HDLC
Compiling source file ../../../Arbiter/Ordering/ordering.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../Arbiter/Controller/arbiter_fsm.sv
Running PRESTO HDLC
Compiling source file ../../../Arbiter/Controller/arbiter_fsm.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../Arbiter/Intgerated/arbiter_Top.sv
Running PRESTO HDLC
Compiling source file ../../../Arbiter/Intgerated/arbiter_Top.sv
Presto compilation completed successfully.
1
################################# Fragmentation ########################
analyze -library WORK -format sverilog ../../../Data_Fragmentation/buffer/buffer_frag_interface.sv
Running PRESTO HDLC
Compiling source file ../../../Data_Fragmentation/buffer/buffer_frag_interface.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../Data_Fragmentation/Controller/Fragmentation_Interface.sv
Running PRESTO HDLC
Compiling source file ../../../Data_Fragmentation/Controller/Fragmentation_Interface.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../Data_Fragmentation/buffer/buffer_frag.sv
Running PRESTO HDLC
Compiling source file ../../../Data_Fragmentation/buffer/buffer_frag.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../Data_Fragmentation/ECRC/ECRC.sv
Running PRESTO HDLC
Compiling source file ../../../Data_Fragmentation/ECRC/ECRC.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../Data_Fragmentation/Controller/Frag.sv
Running PRESTO HDLC
Compiling source file ../../../Data_Fragmentation/Controller/Frag.sv
Presto compilation completed successfully.
1
analyze -library WORK -format sverilog ../../../Data_Fragmentation/Integrated/data_frag_top.sv
Running PRESTO HDLC
Compiling source file ../../../Data_Fragmentation/Integrated/data_frag_top.sv
Presto compilation completed successfully.
1
# analyze -library WORK -format sverilog ../../../Data_Fragmentation/buffer/buffer_frag_tb.sv
# analyze -library WORK -format sverilog ../../../Data_Fragmentation/Controller/Fragmentation.sv
# analyze -library WORK -format sverilog ../../../Data_Fragmentation/Controller/Fragmentation_Top.sv
# analyze -library WORK -format sverilog ../../../Data_Fragmentation/ECRC/ecrc_if.sv
# analyze -library WORK -format sverilog ../../../Data_Fragmentation/Fragmentation_Top.sv
# analyze -library WORK -format sverilog ../../../Data_Fragmentation/package/Fragmentation_Package.sv
# analyze -library WORK -format sverilog ../../../Data_Fragmentation/TLP_Buffer/buffer_frag.sv
# analyze -library WORK -format sverilog ../../../Data_Fragmentation/TLP_Buffer/buffer_frag_interface.sv
# analyze -library WORK -format sverilog ../../../pcie_tl.sv
# analyze -library WORK -format sverilog ../../../tb.sv
# analyze -library WORK -format sverilog ../../../TX_Top/tl_tx.sv
# analyze -library WORK -format sverilog ../../../TX_Top/tl_tx_tb.sv
################################# Top Design ########################
analyze -library WORK -format sverilog ../../../TX_Top/tl_tx.sv
Running PRESTO HDLC
Compiling source file ../../../TX_Top/tl_tx.sv
Presto compilation completed successfully.
1
################################# Analyze and Elaborate Design ######################
# read_file -format verilog regfile.v
# analyze -library work -format verilog ../../../rtl/${design}.v
elaborate $design -library work
Loading db file '/home/synopsys/syn/O-2018.06-SP1/libraries/syn/gtech.db'
Loading db file '/home/synopsys/syn/O-2018.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'saed32hvt_ff0p95v125c'
  Loading link library 'gtech'
Running PRESTO HDLC
Information:  ../../../TX_Top/tl_tx.sv:78: Variables crossing hierarchy: interface content 'frag_if.wr_en' may become connected to an inout port. (VER-735)
Information:  ../../../TX_Top/tl_tx.sv:78: Variables crossing hierarchy: interface content 'frag_if.empty' may become connected to an inout port. (VER-735)
Information:  ../../../TX_Top/tl_tx.sv:78: Variables crossing hierarchy: interface content 'frag_if.data_in' may become connected to an inout port. (VER-735)
Information:  ../../../TX_Top/tl_tx.sv:78: Variables crossing hierarchy: interface content 'frag_if.no_loc_wr' may become connected to an inout port. (VER-735)
Information:  ../../../TX_Top/tl_tx.sv:111: Variables crossing hierarchy: interface content 'frag_if.wr_en' may become connected to an inout port. (VER-735)
Information:  ../../../TX_Top/tl_tx.sv:111: Variables crossing hierarchy: interface content 'frag_if.empty' may become connected to an inout port. (VER-735)
Information:  ../../../TX_Top/tl_tx.sv:111: Variables crossing hierarchy: interface content 'frag_if.data_in' may become connected to an inout port. (VER-735)
Information:  ../../../TX_Top/tl_tx.sv:111: Variables crossing hierarchy: interface content 'frag_if.no_loc_wr' may become connected to an inout port. (VER-735)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'tl_tx'.
Information: Building the design 'Slave_Top' instantiated from design 'tl_tx' with
	the parameters "|((N%axi_clk%)(N%ARESTn%)(N%slave_push_if%I%WORK/axi_if%axi_slave_top%)(N%Requester_ID%)(N%axi_req_wr_grant%)(N%axi_req_rd_grant%)(N%axi_wrreq_hdr_valid%)(N%axi_wrreq_hdr%)(N%axi_rdreq_hdr_valid%)(N%axi_rdreq_hdr%)(N%axi_req_data%)(N%Master_if%I%WORK/Master_Interface%SLAVE%)(N%Rx_Router_if%I%WORK/P2A_Rx_Router_Interface%P2A_RX_ROUTER%))". (HDL-193)
Error:  ../../../AXI/Slave_Top/Slave_Top.sv:211: The content 'axi_slave_request_push_fsm_wr' is not provided via interface WORK/axi_if's modport axi_slave_top, which is connected to 'slave_push_if'. (ELAB-398)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'Slave_Top' instantiated from design 'tl_tx' with
	the parameters "|((N%axi_clk%)(N%ARESTn%)(N%slave_push_if%I%WORK/axi_if%axi_slave_top%)(N%Requester_ID%)(N%axi_req_wr_grant%)(N%axi_req_rd_grant%)(N%axi_wrreq_hdr_valid%)(N%axi_wrreq_hdr%)(N%axi_rdreq_hdr_valid%)(N%axi_rdreq_hdr%)(N%axi_req_data%)(N%Master_if%I%WORK/Master_Interface%SLAVE%)(N%Rx_Router_if%I%WORK/P2A_Rx_Router_Interface%P2A_RX_ROUTER%))". (HDL-193)
Information: Building the design 'arbiter_Top' instantiated from design 'tl_tx' with
	the parameters "|((N%clk%)(N%arst%)(N%axi_req_wr_grant%)(N%axi_wrreq_hdr%)(N%axi_req_data%)(N%a2p1_valid%)(N%axi_req_rd_grant%)(N%axi_rdreq_hdr%)(N%a2p2_valid%)(N%axi_master_grant%)(N%axi_master_hdr%)(N%axi_comp_data%)(N%master_valid%)(N%rx_router_grant%)(N%rx_router_valid%)(N%rx_router_msg_hdr%)(N%rx_router_comp_hdr%)(N%rx_router_data%)(N%HdrFC%)(N%DataFC%)(N%TypeFC%)(N%frag_if%I%WORK/buffer_frag_interface%%))". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'data_frag_Top' instantiated from design 'tl_tx' with
	the parameters "|((N%clk%)(N%arst%)(N%Src_buffer_if%I%WORK/buffer_frag_interface%%)(N%Halt_1%)(N%Halt_2%)(N%Throttle%)(N%sop%)(N%eop%)(N%TLP_valid%)(N%Valid_Bytes%)(N%Length%)(N%TLP%))". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ordering' instantiated from design 'arbiter_Top_I_frag_if_buffer_frag_interface__' with
	the parameters "|((N%_if%I%WORK/ordering_if%ORDERING_ARBITER_IF%))". (HDL-193)

Statistics for case statements in always block at line 31 in file
	'../../../Arbiter/Ordering/ordering.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            32            |    auto/auto     |
|            37            |    auto/auto     |
|            65            |    auto/auto     |
|            93            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Tx_FC' instantiated from design 'arbiter_Top_I_frag_if_buffer_frag_interface__' with
	the parameters "|((N%clk%)(N%arst%)(N%_fc_arbiter%I%WORK/Tx_FC_Interface%FC_ARBITER%)(N%HdrFC%)(N%DataFC%)(N%TypeFC%))". (HDL-193)

Statistics for case statements in always block at line 409 in file
	'../../../Arbiter/Flow_Control/Tx_FC.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           419            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 438 in file
	'../../../Arbiter/Flow_Control/Tx_FC.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           448            |    auto/auto     |
|           451            |    auto/auto     |
|           453            |     no/auto      |
|           463            |     no/auto      |
|           478            |     no/auto      |
|           492            |     no/auto      |
|           508            |     no/auto      |
|           522            |     no/auto      |
|           538            |     no/auto      |
|           559            |    auto/auto     |
|           561            |     no/auto      |
|           576            |     no/auto      |
|           592            |     no/auto      |
|           608            |     no/auto      |
|           626            |     no/auto      |
|           642            |     no/auto      |
|           660            |     no/auto      |
|           684            |    auto/auto     |
|           686            |     no/auto      |
|           700            |     no/auto      |
|           716            |     no/auto      |
|           726            |     no/auto      |
|           741            |     no/auto      |
|           755            |     no/auto      |
|           771            |     no/auto      |
|           793            |    auto/auto     |
|           795            |     no/auto      |
|           811            |     no/auto      |
|           829            |     no/auto      |
|           844            |     no/auto      |
|           860            |     no/auto      |
|           876            |     no/auto      |
|           894            |     no/auto      |
|           919            |    auto/auto     |
|           921            |     no/auto      |
|           935            |     no/auto      |
|           951            |     no/auto      |
|           965            |     no/auto      |
|           981            |     no/auto      |
|           991            |     no/auto      |
|           1006           |     no/auto      |
|           1027           |    auto/auto     |
|           1029           |     no/auto      |
|           1045           |     no/auto      |
|           1063           |     no/auto      |
|           1079           |     no/auto      |
|           1097           |     no/auto      |
|           1112           |     no/auto      |
|           1128           |     no/auto      |
|           1151           |    auto/auto     |
|           1153           |     no/auto      |
|           1168           |     no/auto      |
|           1185           |     no/auto      |
|           1201           |     no/auto      |
|           1219           |     no/auto      |
|           1234           |     no/auto      |
|           1251           |     no/auto      |
===============================================
Warning:  ../../../Arbiter/Flow_Control/Tx_FC.sv:58: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 1278 in file
	'../../../Arbiter/Flow_Control/Tx_FC.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1279           |    auto/auto     |
|           1281           |    auto/auto     |
|           1309           |    auto/auto     |
|           1337           |    auto/auto     |
|           1365           |    auto/auto     |
|           1393           |    auto/auto     |
|           1421           |    auto/auto     |
|           1449           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER_ line 409 in file
		'../../../Arbiter/Flow_Control/Tx_FC.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| CL_Completion_Data_reg | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|   CL_Posted_Hdr_reg    | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|   CL_Posted_Data_reg   | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|  CL_NonPosted_Hdr_reg  | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
| CL_NonPosted_Data_reg  | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
| CL_Completion_Hdr_reg  | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER_ line 438 in file
		'../../../Arbiter/Flow_Control/Tx_FC.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| CC_Completion_Data_reg | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|   CC_Posted_Hdr_reg    | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|   CC_Posted_Data_reg   | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|  CC_NonPosted_Hdr_reg  | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
| CC_NonPosted_Data_reg  | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
| CC_Completion_Hdr_reg  | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully.
Information: Building the design 'Tx_Arbiter' instantiated from design 'arbiter_Top_I_frag_if_buffer_frag_interface__' with
	the parameters "|((N%clk%)(N%arst%)(N%a2p1_valid%)(N%a2p2_valid%)(N%master_valid%)(N%rx_router_valid%)(N%_Sequence_Recorder_if%I%WORK/Tx_Arbiter_Sequence_Recorder%TX_ARBITER_SEQUENCE_RECORDER%))". (HDL-193)
Warning:  ../../../Arbiter/Sequence_recorder/Tx_Arbiter.sv:198: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 73 in file
	'../../../Arbiter/Sequence_recorder/Tx_Arbiter.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            83            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Tx_Arbiter_I__Sequence_Recorder_if_Tx_Arbiter_Sequence_Recorder_TX_ARBITER_SEQUENCE_RECORDER_ line 51 in file
		'../../../Arbiter/Sequence_recorder/Tx_Arbiter.sv'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| Rx_Router_delayed_valid_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   A2P_1_delayed_valid_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   A2P_2_delayed_valid_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  Master_delayed_valid_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=======================================================================================

Inferred memory devices in process
	in routine Tx_Arbiter_I__Sequence_Recorder_if_Tx_Arbiter_Sequence_Recorder_TX_ARBITER_SEQUENCE_RECORDER_ line 73 in file
		'../../../Arbiter/Sequence_recorder/Tx_Arbiter.sv'.
===============================================================================================
|            Register Name            |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================================
| _Sequence_Recorder_if.wr_data_4_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   _Sequence_Recorder_if.wr_en_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  _Sequence_Recorder_if.wr_mode_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| _Sequence_Recorder_if.wr_data_1_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| _Sequence_Recorder_if.wr_data_2_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| _Sequence_Recorder_if.wr_data_3_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================================
Presto compilation completed successfully.
Information: Building the design 'Sequence_Recorder' instantiated from design 'arbiter_Top_I_frag_if_buffer_frag_interface__' with
	the parameters "|((N%clk%)(N%arst%)(N%_if_arbiter_fsm%I%WORK/Tx_Arbiter_Sequence_Recorder%SEQUENCE_RECORDER_ARBITER_FSM%)(N%_if_tx_arbiter%I%WORK/Tx_Arbiter_Sequence_Recorder%SEQUENCE_RECORDER_TX_ARBITER%))". (HDL-193)
Warning:  ../../../Arbiter/Sequence_recorder/Sequence_Recorder.sv:88: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../Arbiter/Sequence_recorder/Sequence_Recorder.sv:102: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../Arbiter/Sequence_recorder/Sequence_Recorder.sv:126: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../Arbiter/Sequence_recorder/Sequence_Recorder.sv:161: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../Arbiter/Sequence_recorder/Sequence_Recorder.sv:178: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../Arbiter/Sequence_recorder/Sequence_Recorder.sv:196: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../Arbiter/Sequence_recorder/Sequence_Recorder.sv:253: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 74 in file
	'../../../Arbiter/Sequence_recorder/Sequence_Recorder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            84            |    auto/auto     |
|            93            |    auto/auto     |
|           109            |    auto/auto     |
|           134            |    auto/auto     |
|           173            |    auto/auto     |
|           183            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 211 in file
	'../../../Arbiter/Sequence_recorder/Sequence_Recorder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           216            |    auto/auto     |
|           219            |    auto/auto     |
|           246            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Sequence_Recorder_I__if_tx_arbiter_Tx_Arbiter_Sequence_Recorder_SEQUENCE_RECORDER_TX_ARBITER_I__if_arbiter_fsm_Tx_Arbiter_Sequence_Recorder_SEQUENCE_RECORDER_ARBITER_FSM_ line 74 in file
		'../../../Arbiter/Sequence_recorder/Sequence_Recorder.sv'.
========================================================================================
|        Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
========================================================================================
|          rd_ptr_reg          | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|          wr_ptr_reg          | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
| _if_tx_arbiter.rd_data_1_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| _if_tx_arbiter.rd_data_2_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|           MEM_reg            | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
========================================================================================

Inferred memory devices in process
	in routine Sequence_Recorder_I__if_tx_arbiter_Tx_Arbiter_Sequence_Recorder_SEQUENCE_RECORDER_TX_ARBITER_I__if_arbiter_fsm_Tx_Arbiter_Sequence_Recorder_SEQUENCE_RECORDER_ARBITER_FSM_ line 211 in file
		'../../../Arbiter/Sequence_recorder/Sequence_Recorder.sv'.
========================================================================================
|        Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
========================================================================================
| _if_tx_arbiter.available_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| _if_tx_arbiter.available_reg | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
========================================================================================
Presto compilation completed successfully.
Information: Building the design 'arbiter_fsm' instantiated from design 'arbiter_Top_I_frag_if_buffer_frag_interface__' with
	the parameters "|((N%clk%)(N%arst%)(N%recorder_if%I%WORK/Tx_Arbiter_Sequence_Recorder%ARBITER_FSM_SEQUENCE_RECORDER%)(N%ordering_if%I%WORK/ordering_if%ARBITER_ORDERING_IF%)(N%fc_if%I%WORK/Tx_FC_Interface%ARBITER_FC%)(N%buffer_if%I%WORK/buffer_frag_interface%arbiter_buffer%)(N%axi_req_wr_grant%)(N%axi_req_rd_grant%)(N%axi_wrreq_hdr%)(N%axi_rdreq_hdr%)(N%axi_req_data%)(N%axi_master_grant%)(N%axi_master_hdr%)(N%axi_comp_data%)(N%rx_router_grant%)(N%rx_router_msg_hdr%)(N%rx_router_comp_hdr%)(N%rx_router_data%))". (HDL-193)
Warning:  ../../../Arbiter/Controller/arbiter_fsm.sv:806: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 920 in file
	'../../../Arbiter/Controller/arbiter_fsm.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           921            |    auto/auto     |
|            86            |    auto/auto     |
|            96            |     no/auto      |
|           150            |     no/auto      |
|           204            |     no/auto      |
|           255            |     no/auto      |
|           301            |     no/auto      |
|           368            |    auto/auto     |
|           1022           |    auto/auto     |
|           1029           |    auto/auto     |
|           1151           |    auto/auto     |
|           1295           |    auto/auto     |
|           1525           |    auto/auto     |
|           1636           |     no/auto      |
|           1763           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine arbiter_fsm_I_recorder_if_Tx_Arbiter_Sequence_Recorder_ARBITER_FSM_SEQUENCE_RECORDER_I_ordering_if_ordering_if_ARBITER_ORDERING_IF_I_fc_if_Tx_FC_Interface_ARBITER_FC_I_buffer_if_buffer_frag_interface_arbiter_buffer_ line 909 in file
		'../../../Arbiter/Controller/arbiter_fsm.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine arbiter_fsm_I_recorder_if_Tx_Arbiter_Sequence_Recorder_ARBITER_FSM_SEQUENCE_RECORDER_I_ordering_if_ordering_if_ARBITER_ORDERING_IF_I_fc_if_Tx_FC_Interface_ARBITER_FC_I_buffer_if_buffer_frag_interface_arbiter_buffer_ line 920 in file
		'../../../Arbiter/Controller/arbiter_fsm.sv'.
=======================================================================================
|          Register Name          | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
|      recorder_if.rd_en_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      recorder_if.wr_en_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     recorder_if.wr_mode_reg     | Latch |   3   |  Y  | N  | N  | N  | -  | -  | -  |
|     recorder_if.rd_mode_reg     | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
|    recorder_if.wr_data_1_reg    | Latch |   3   |  Y  | N  | N  | N  | -  | -  | -  |
|    recorder_if.wr_data_2_reg    | Latch |   3   |  Y  | N  | N  | N  | -  | -  | -  |
|   ordering_if.first_trans_reg   | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
|  ordering_if.second_trans_reg   | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
|    ordering_if.first_RO_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|    ordering_if.second_RO_reg    | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|    ordering_if.first_IDO_reg    | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|   ordering_if.second_IDO_reg    | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
| ordering_if.first_trans_ID_reg  | Latch |  16   |  Y  | N  | N  | N  | -  | -  | -  |
| ordering_if.second_trans_ID_reg | Latch |  16   |  Y  | N  | N  | N  | -  | -  | -  |
|    ordering_if.comp_typ_reg     | Latch |   3   |  Y  | N  | N  | N  | -  | -  | -  |
|        fc_if.PTLP_1_reg         | Latch |  10   |  Y  | N  | N  | N  | -  | -  | -  |
|        fc_if.PTLP_2_reg         | Latch |  10   |  Y  | N  | N  | N  | -  | -  | -  |
|       fc_if.Command_1_reg       | Latch |   3   |  Y  | N  | N  | N  | -  | -  | -  |
|       fc_if.Command_2_reg       | Latch |   3   |  Y  | N  | N  | N  | -  | -  | -  |
|       buffer_if.wr_en_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      buffer_if.data_in_reg      | Latch | 1152  |  Y  | N  | N  | N  | -  | -  | -  |
|     buffer_if.no_loc_wr_reg     | Latch |   4   |  Y  | N  | N  | N  | -  | -  | -  |
|        No_rd_loc_seq_reg        | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
|       tlp1_no_cycles_reg        | Latch |   6   |  Y  | N  | N  | N  | -  | -  | -  |
|       tlp2_no_cycles_reg        | Latch |   6   |  Y  | N  | N  | N  | -  | -  | -  |
|       one_req_on_pipe_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|       two_req_on_pipe_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|          source_2_reg           | Latch |   3   |  Y  | N  | N  | N  | -  | -  | -  |
|          source_1_reg           | Latch |   3   |  Y  | N  | N  | N  | -  | -  | -  |
|   TLP2_stroing_completed_reg    | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
=======================================================================================
Warning:  ../../../Arbiter/Controller/arbiter_fsm.sv:920: Netlist for always_comb block contains a latch. (ELAB-974)
Presto compilation completed successfully.
Information: Building the design 'buffer_frag' instantiated from design 'data_frag_Top_I_Src_buffer_if_buffer_frag_interface__' with
	the parameters "|((N%clk%)(N%arst%)(N%_Src_if%I%WORK/buffer_frag_interface%buffer_arbiter%)(N%_Dist_if%I%WORK/Fragmentation_Interface%TLP_FIFO_FRAGMENTATION%))". (HDL-193)

Statistics for case statements in always block at line 34 in file
	'../../../Data_Fragmentation/buffer/buffer_frag.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            46            |     no/auto      |
|            49            |     no/auto      |
|           122            |    auto/auto     |
|           135            |    auto/auto     |
|           146            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine buffer_frag_I__Src_if_buffer_frag_interface_buffer_arbiter_I__Dist_if_Fragmentation_Interface_TLP_FIFO_FRAGMENTATION_ line 34 in file
		'../../../Data_Fragmentation/buffer/buffer_frag.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|      wr_addr_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rd_addr_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|        MEM_reg         | Flip-flop | 1280  |  Y  | N  | Y  | N  | N  | N  | N  |
| _Dist_if.rd_data_1_reg | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
| _Dist_if.rd_data_2_reg | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
|   _Dist_if.Count_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully.
Information: Building the design 'Frag' instantiated from design 'data_frag_Top_I_Src_buffer_if_buffer_frag_interface__' with
	the parameters "|((N%clk%)(N%arst%)(N%_tlp_fifo_if%I%WORK/Fragmentation_Interface%FRAGMENTATION_TLP_FIFO%)(N%Halt_1%)(N%Halt_2%)(N%Throttle%)(N%sop%)(N%eop%)(N%TLP_valid%)(N%Valid_Bytes%)(N%Length%)(N%TLP%)(N%_ecrc_if%I%WORK/Fragmentation_Interface%FRAGMENTATION_ECRC%))". (HDL-193)
Warning:  ../../../Data_Fragmentation/Controller/Frag.sv:66: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../Data_Fragmentation/Controller/Frag.sv:425: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../Data_Fragmentation/Controller/Frag.sv:513: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 234 in file
	'../../../Data_Fragmentation/Controller/Frag.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           236            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 332 in file
	'../../../Data_Fragmentation/Controller/Frag.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           353            |    auto/auto     |
|            77            |    auto/auto     |
|           120            |    auto/auto     |
|            44            |    auto/auto     |
|            93            |    auto/auto     |
|           136            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Frag_I__tlp_fifo_if_Fragmentation_Interface_FRAGMENTATION_TLP_FIFO_I__ecrc_if_Fragmentation_Interface_FRAGMENTATION_ECRC_ line 169 in file
		'../../../Data_Fragmentation/Controller/Frag.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     TLP_reg_reg     | Flip-flop |  256  |  Y  | N  | Y  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Length_temp_reg   | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ecrc_gen_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      temp_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Valid_Bytes_reg_reg | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Length_reg_reg    | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ECRC' instantiated from design 'data_frag_Top_I_Src_buffer_if_buffer_frag_interface__' with
	the parameters "|((N%clk%)(N%arst%)(N%_if%I%WORK/Fragmentation_Interface%ECRC_FRAGMENTATION%))". (HDL-193)

Inferred memory devices in process
	in routine ECRC_I__if_Fragmentation_Interface_ECRC_FRAGMENTATION_ line 29 in file
		'../../../Data_Fragmentation/ECRC/ECRC.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| _if.ecrc_Result_reg_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully.
Warning: Design 'tl_tx' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
################################# Check Design #####################################
current_design $design
Current design is 'tl_tx'.
{tl_tx}
check_design -summary
Warning: Design 'tl_tx' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     O-2018.06-SP1
Date:        Sat May 18 19:09:59 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                   2602
    Multiply driven inputs (LINT-6)                              2495
    Unconnected ports (LINT-28)                                    33
    Shorted outputs (LINT-31)                                       2
    Constant outputs (LINT-52)                                      1
    Externally driven outputs (LINT-64)                            31
    Port direction conflicts with RTL (LINT-68)                    40

Cells                                                             418
    Cells do not drive (LINT-1)                                   396
    Nets connected to multiple pins on same cell (LINT-33)         22

Nets                                                               13
    Net has multiple drivers (LINT-4)                               1
    Net type is unknown (LINT-38)                                  11
    Multiply driven net with constant driver (LINT-54)              1

Tristate                                                            2
    A tristate bus has a non tri-state driver (LINT-34)             2
--------------------------------------------------------------------------------

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-98)

1
################################# Read Cons File ###################################
# source  -echo -verbose /home/ICer/Desktop/AUC_ASIC_Final/syn/Syn_Cons.tcl
################################## Link Design ######################################
link

  Linking design 'tl_tx'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (11 designs)              /mnt/hgfs/Tx/Scripts/DC/syn/tl_tx.db, etc
  saed32hvt_ff0p95v125c (library)
                              /home/ICer/Desktop/Final-Project/SAED32_2012-12-25/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p95v125c.db

Information: Building the design 'Slave_Top' instantiated from design 'tl_tx' with
	the parameters "|((N%axi_clk%)(N%ARESTn%)(N%slave_push_if%I%WORK/axi_if%axi_slave_top%)(N%Requester_ID%)(N%axi_req_wr_grant%)(N%axi_req_rd_grant%)(N%axi_wrreq_hdr_valid%)(N%axi_wrreq_hdr%)(N%axi_rdreq_hdr_valid%)(N%axi_rdreq_hdr%)(N%axi_req_data%)(N%Master_if%I%WORK/Master_Interface%SLAVE%)(N%Rx_Router_if%I%WORK/P2A_Rx_Router_Interface%P2A_RX_ROUTER%))". (HDL-193)
Error:  ../../../AXI/Slave_Top/Slave_Top.sv:211: The content 'axi_slave_request_push_fsm_wr' is not provided via interface WORK/axi_if's modport axi_slave_top, which is connected to 'slave_push_if'. (ELAB-398)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'Slave_Top' instantiated from design 'tl_tx' with
	the parameters "|((N%axi_clk%)(N%ARESTn%)(N%slave_push_if%I%WORK/axi_if%axi_slave_top%)(N%Requester_ID%)(N%axi_req_wr_grant%)(N%axi_req_rd_grant%)(N%axi_wrreq_hdr_valid%)(N%axi_wrreq_hdr%)(N%axi_rdreq_hdr_valid%)(N%axi_rdreq_hdr%)(N%axi_req_data%)(N%Master_if%I%WORK/Master_Interface%SLAVE%)(N%Rx_Router_if%I%WORK/P2A_Rx_Router_Interface%P2A_RX_ROUTER%))". (HDL-193)
Warning: Unable to resolve reference 'Slave_Top' in 'tl_tx'. (LINK-5)
0
################################## multi driven ports ###############################
# set_fix_multiple_port_nets -all
################################## Compile ##########################################
compile -map_effort medium
Warning: Design 'tl_tx' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.1 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 3034 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ECRC_I__if_Fragmentation_Interface_ECRC_FRAGMENTATION_'
  Processing 'Frag_I__tlp_fifo_if_Fragmentation_Interface_FRAGMENTATION_TLP_FIFO_I__ecrc_if_Fragmentation_Interface_FRAGMENTATION_ECRC_'
  Processing 'buffer_frag_I__Src_if_buffer_frag_interface_buffer_arbiter_I__Dist_if_Fragmentation_Interface_TLP_FIFO_FRAGMENTATION_'
  Processing 'data_frag_Top_I_Src_buffer_if_buffer_frag_interface__'
  Processing 'arbiter_fsm_I_recorder_if_Tx_Arbiter_Sequence_Recorder_ARBITER_FSM_SEQUENCE_RECORDER_I_ordering_if_ordering_if_ARBITER_ORDERING_IF_I_fc_if_Tx_FC_Interface_ARBITER_FC_I_buffer_if_buffer_frag_interface_arbiter_buffer_'
Information: The register 'tlp2_no_cycles_reg[0]' will be removed. (OPT-1207)
Information: The register 'tlp2_no_cycles_reg[1]' will be removed. (OPT-1207)
Information: The register 'tlp2_no_cycles_reg[2]' will be removed. (OPT-1207)
Information: The register 'tlp2_no_cycles_reg[3]' will be removed. (OPT-1207)
Information: The register 'tlp2_no_cycles_reg[4]' will be removed. (OPT-1207)
Information: The register 'tlp2_no_cycles_reg[5]' will be removed. (OPT-1207)
Information: The register 'tlp1_no_cycles_reg[0]' will be removed. (OPT-1207)
Information: The register 'tlp1_no_cycles_reg[1]' will be removed. (OPT-1207)
Information: The register 'tlp1_no_cycles_reg[2]' will be removed. (OPT-1207)
Information: The register 'tlp1_no_cycles_reg[3]' will be removed. (OPT-1207)
Information: The register 'tlp1_no_cycles_reg[4]' will be removed. (OPT-1207)
Information: The register 'tlp1_no_cycles_reg[5]' will be removed. (OPT-1207)
Information: The register 'recorder_if.wr_mode_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'ordering_if.comp_typ_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'ordering_if.comp_typ_reg[2]' is a constant and will be removed. (OPT-1206)
  Processing 'Sequence_Recorder_I__if_tx_arbiter_Tx_Arbiter_Sequence_Recorder_SEQUENCE_RECORDER_TX_ARBITER_I__if_arbiter_fsm_Tx_Arbiter_Sequence_Recorder_SEQUENCE_RECORDER_ARBITER_FSM_'
  Processing 'Tx_Arbiter_I__Sequence_Recorder_if_Tx_Arbiter_Sequence_Recorder_TX_ARBITER_SEQUENCE_RECORDER_'
Information: The register '_Sequence_Recorder_if.wr_data_4_reg[1]' is a constant and will be removed. (OPT-1206)
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER_'
  Processing 'ordering_I__if_ordering_if_ORDERING_ARBITER_IF_'
  Processing 'arbiter_Top_I_frag_if_buffer_frag_interface__'
  Processing 'tl_tx'
Information: Building the design 'Slave_Top' instantiated from design 'tl_tx' with
	the parameters "|((N%axi_clk%)(N%ARESTn%)(N%slave_push_if%I%WORK/axi_if%axi_slave_top%)(N%Requester_ID%)(N%axi_req_wr_grant%)(N%axi_req_rd_grant%)(N%axi_wrreq_hdr_valid%)(N%axi_wrreq_hdr%)(N%axi_rdreq_hdr_valid%)(N%axi_rdreq_hdr%)(N%axi_req_data%)(N%Master_if%I%WORK/Master_Interface%SLAVE%)(N%Rx_Router_if%I%WORK/P2A_Rx_Router_Interface%P2A_RX_ROUTER%))". (HDL-193)
Error:  ../../../AXI/Slave_Top/Slave_Top.sv:211: The content 'axi_slave_request_push_fsm_wr' is not provided via interface WORK/axi_if's modport axi_slave_top, which is connected to 'slave_push_if'. (ELAB-398)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'Slave_Top' instantiated from design 'tl_tx' with
	the parameters "|((N%axi_clk%)(N%ARESTn%)(N%slave_push_if%I%WORK/axi_if%axi_slave_top%)(N%Requester_ID%)(N%axi_req_wr_grant%)(N%axi_req_rd_grant%)(N%axi_wrreq_hdr_valid%)(N%axi_wrreq_hdr%)(N%axi_rdreq_hdr_valid%)(N%axi_rdreq_hdr%)(N%axi_req_data%)(N%Master_if%I%WORK/Master_Interface%SLAVE%)(N%Rx_Router_if%I%WORK/P2A_Rx_Router_Interface%P2A_RX_ROUTER%))". (HDL-193)
Warning: Unable to resolve reference 'Slave_Top' in 'tl_tx'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	u_arbiter_Top/u_arbiter_fsm/U5165/A2 u_arbiter_Top/u_arbiter_fsm/U5165/Y u_arbiter_Top/u_arbiter_fsm/U5125/A2 u_arbiter_Top/u_arbiter_fsm/U5125/Y u_arbiter_Top/u_arbiter_fsm/U39/A u_arbiter_Top/u_arbiter_fsm/U39/Y u_arbiter_Top/u_arbiter_fsm/U5120/A1 u_arbiter_Top/u_arbiter_fsm/U5120/Y u_arbiter_Top/u_arbiter_fsm/U5073/A1 u_arbiter_Top/u_arbiter_fsm/U5073/Y u_arbiter_Top/u_arbiter_fsm/U5072/A2 u_arbiter_Top/u_arbiter_fsm/U5072/Y u_arbiter_Top/u_arbiter_fsm/U5065/A1 u_arbiter_Top/u_arbiter_fsm/U5065/Y u_arbiter_Top/u_arbiter_fsm/No_rd_loc_seq_reg[0]/CLK u_arbiter_Top/u_arbiter_fsm/No_rd_loc_seq_reg[0]/Q u_arbiter_Top/u_arbiter_fsm/U5197/A1 u_arbiter_Top/u_arbiter_fsm/U5197/Y u_arbiter_Top/u_arbiter_fsm/U89/A u_arbiter_Top/u_arbiter_fsm/U89/Y u_arbiter_Top/u_arbiter_fsm/U4829/A1 u_arbiter_Top/u_arbiter_fsm/U4829/Y u_arbiter_Top/u_arbiter_fsm/fc_if.Command_1_reg[0]/CLK u_arbiter_Top/u_arbiter_fsm/fc_if.Command_1_reg[0]/Q u_arbiter_Top/u_Tx_FC/U588/A u_arbiter_Top/u_Tx_FC/U588/Y u_arbiter_Top/u_Tx_FC/U4018/A1 u_arbiter_Top/u_Tx_FC/U4018/Y u_arbiter_Top/u_Tx_FC/U545/A u_arbiter_Top/u_Tx_FC/U545/Y u_arbiter_Top/u_Tx_FC/U3975/A1 u_arbiter_Top/u_Tx_FC/U3975/Y u_arbiter_Top/u_Tx_FC/U3917/A1 u_arbiter_Top/u_Tx_FC/U3917/Y u_arbiter_Top/u_arbiter_fsm/U5195/A1 u_arbiter_Top/u_arbiter_fsm/U5195/Y u_arbiter_Top/u_arbiter_fsm/U78/A u_arbiter_Top/u_arbiter_fsm/U78/Y 
Information: Timing loop detected. (OPT-150)
	u_arbiter_Top/u_arbiter_fsm/No_rd_loc_seq_reg[1]/CLK u_arbiter_Top/u_arbiter_fsm/No_rd_loc_seq_reg[1]/QN u_arbiter_Top/u_arbiter_fsm/U5198/A1 u_arbiter_Top/u_arbiter_fsm/U5198/Y u_arbiter_Top/u_arbiter_fsm/U5196/A1 u_arbiter_Top/u_arbiter_fsm/U5196/Y u_arbiter_Top/u_arbiter_fsm/U5172/A1 u_arbiter_Top/u_arbiter_fsm/U5172/Y u_arbiter_Top/u_arbiter_fsm/U5171/A1 u_arbiter_Top/u_arbiter_fsm/U5171/Y u_arbiter_Top/u_arbiter_fsm/U5166/A1 u_arbiter_Top/u_arbiter_fsm/U5166/Y u_arbiter_Top/u_arbiter_fsm/U5165/A3 u_arbiter_Top/u_arbiter_fsm/U5165/Y u_arbiter_Top/u_arbiter_fsm/U5125/A2 u_arbiter_Top/u_arbiter_fsm/U5125/Y u_arbiter_Top/u_arbiter_fsm/U39/A u_arbiter_Top/u_arbiter_fsm/U39/Y u_arbiter_Top/u_arbiter_fsm/U5120/A1 u_arbiter_Top/u_arbiter_fsm/U5120/Y u_arbiter_Top/u_arbiter_fsm/U5073/A1 u_arbiter_Top/u_arbiter_fsm/U5073/Y u_arbiter_Top/u_arbiter_fsm/U5072/A2 u_arbiter_Top/u_arbiter_fsm/U5072/Y u_arbiter_Top/u_arbiter_fsm/U5065/A1 u_arbiter_Top/u_arbiter_fsm/U5065/Y 
Warning: Disabling timing arc between pins 'CLK' and 'Q' on cell 'u_arbiter_Top/u_arbiter_fsm/No_rd_loc_seq_reg[0]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CLK' and 'QN' on cell 'u_arbiter_Top/u_arbiter_fsm/No_rd_loc_seq_reg[0]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CLK' and 'QN' on cell 'u_arbiter_Top/u_arbiter_fsm/No_rd_loc_seq_reg[1]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CLK' and 'Q' on cell 'u_arbiter_Top/u_arbiter_fsm/No_rd_loc_seq_reg[1]'
         to break a timing loop. (OPT-314)
Information: Design 'tl_tx' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'Frag_I__tlp_fifo_if_Fragmentation_Interface_FRAGMENTATION_TLP_FIFO_I__ecrc_if_Fragmentation_Interface_FRAGMENTATION_ECRC__DW01_dec_0'
  Processing 'Frag_I__tlp_fifo_if_Fragmentation_Interface_FRAGMENTATION_TLP_FIFO_I__ecrc_if_Fragmentation_Interface_FRAGMENTATION_ECRC__DW01_addsub_0'
  Processing 'Frag_I__tlp_fifo_if_Fragmentation_Interface_FRAGMENTATION_TLP_FIFO_I__ecrc_if_Fragmentation_Interface_FRAGMENTATION_ECRC__DW01_add_0'
  Processing 'Frag_I__tlp_fifo_if_Fragmentation_Interface_FRAGMENTATION_TLP_FIFO_I__ecrc_if_Fragmentation_Interface_FRAGMENTATION_ECRC__DW01_cmp2_0'
  Processing 'Frag_I__tlp_fifo_if_Fragmentation_Interface_FRAGMENTATION_TLP_FIFO_I__ecrc_if_Fragmentation_Interface_FRAGMENTATION_ECRC__DW01_cmp2_1'
  Processing 'Frag_I__tlp_fifo_if_Fragmentation_Interface_FRAGMENTATION_TLP_FIFO_I__ecrc_if_Fragmentation_Interface_FRAGMENTATION_ECRC__DW01_cmp2_2'
  Processing 'buffer_frag_I__Src_if_buffer_frag_interface_buffer_arbiter_I__Dist_if_Fragmentation_Interface_TLP_FIFO_FRAGMENTATION__DW01_addsub_0'
  Processing 'buffer_frag_I__Src_if_buffer_frag_interface_buffer_arbiter_I__Dist_if_Fragmentation_Interface_TLP_FIFO_FRAGMENTATION__DW01_add_0'
  Processing 'buffer_frag_I__Src_if_buffer_frag_interface_buffer_arbiter_I__Dist_if_Fragmentation_Interface_TLP_FIFO_FRAGMENTATION__DW01_addsub_1'
  Processing 'arbiter_fsm_I_recorder_if_Tx_Arbiter_Sequence_Recorder_ARBITER_FSM_SEQUENCE_RECORDER_I_ordering_if_ordering_if_ARBITER_ORDERING_IF_I_fc_if_Tx_FC_Interface_ARBITER_FC_I_buffer_if_buffer_frag_interface_arbiter_buffer__DW01_cmp6_0'
  Processing 'arbiter_fsm_I_recorder_if_Tx_Arbiter_Sequence_Recorder_ARBITER_FSM_SEQUENCE_RECORDER_I_ordering_if_ordering_if_ARBITER_ORDERING_IF_I_fc_if_Tx_FC_Interface_ARBITER_FC_I_buffer_if_buffer_frag_interface_arbiter_buffer__DW01_sub_0'
  Processing 'arbiter_fsm_I_recorder_if_Tx_Arbiter_Sequence_Recorder_ARBITER_FSM_SEQUENCE_RECORDER_I_ordering_if_ordering_if_ARBITER_ORDERING_IF_I_fc_if_Tx_FC_Interface_ARBITER_FC_I_buffer_if_buffer_frag_interface_arbiter_buffer__DW01_sub_1'
  Processing 'arbiter_fsm_I_recorder_if_Tx_Arbiter_Sequence_Recorder_ARBITER_FSM_SEQUENCE_RECORDER_I_ordering_if_ordering_if_ARBITER_ORDERING_IF_I_fc_if_Tx_FC_Interface_ARBITER_FC_I_buffer_if_buffer_frag_interface_arbiter_buffer__DW01_cmp6_1'
  Processing 'arbiter_fsm_I_recorder_if_Tx_Arbiter_Sequence_Recorder_ARBITER_FSM_SEQUENCE_RECORDER_I_ordering_if_ordering_if_ARBITER_ORDERING_IF_I_fc_if_Tx_FC_Interface_ARBITER_FC_I_buffer_if_buffer_frag_interface_arbiter_buffer__DW01_sub_2'
  Processing 'arbiter_fsm_I_recorder_if_Tx_Arbiter_Sequence_Recorder_ARBITER_FSM_SEQUENCE_RECORDER_I_ordering_if_ordering_if_ARBITER_ORDERING_IF_I_fc_if_Tx_FC_Interface_ARBITER_FC_I_buffer_if_buffer_frag_interface_arbiter_buffer__DW01_inc_0'
  Processing 'arbiter_fsm_I_recorder_if_Tx_Arbiter_Sequence_Recorder_ARBITER_FSM_SEQUENCE_RECORDER_I_ordering_if_ordering_if_ARBITER_ORDERING_IF_I_fc_if_Tx_FC_Interface_ARBITER_FC_I_buffer_if_buffer_frag_interface_arbiter_buffer__DW01_cmp6_2'
  Processing 'arbiter_fsm_I_recorder_if_Tx_Arbiter_Sequence_Recorder_ARBITER_FSM_SEQUENCE_RECORDER_I_ordering_if_ordering_if_ARBITER_ORDERING_IF_I_fc_if_Tx_FC_Interface_ARBITER_FC_I_buffer_if_buffer_frag_interface_arbiter_buffer__DW01_sub_3'
  Processing 'arbiter_fsm_I_recorder_if_Tx_Arbiter_Sequence_Recorder_ARBITER_FSM_SEQUENCE_RECORDER_I_ordering_if_ordering_if_ARBITER_ORDERING_IF_I_fc_if_Tx_FC_Interface_ARBITER_FC_I_buffer_if_buffer_frag_interface_arbiter_buffer__DW01_cmp6_3'
  Processing 'Sequence_Recorder_I__if_tx_arbiter_Tx_Arbiter_Sequence_Recorder_SEQUENCE_RECORDER_TX_ARBITER_I__if_arbiter_fsm_Tx_Arbiter_Sequence_Recorder_SEQUENCE_RECORDER_ARBITER_FSM__DW01_inc_0'
  Processing 'Sequence_Recorder_I__if_tx_arbiter_Tx_Arbiter_Sequence_Recorder_SEQUENCE_RECORDER_TX_ARBITER_I__if_arbiter_fsm_Tx_Arbiter_Sequence_Recorder_SEQUENCE_RECORDER_ARBITER_FSM__DW01_add_0'
  Processing 'Sequence_Recorder_I__if_tx_arbiter_Tx_Arbiter_Sequence_Recorder_SEQUENCE_RECORDER_TX_ARBITER_I__if_arbiter_fsm_Tx_Arbiter_Sequence_Recorder_SEQUENCE_RECORDER_ARBITER_FSM__DW01_add_1'
  Processing 'Sequence_Recorder_I__if_tx_arbiter_Tx_Arbiter_Sequence_Recorder_SEQUENCE_RECORDER_TX_ARBITER_I__if_arbiter_fsm_Tx_Arbiter_Sequence_Recorder_SEQUENCE_RECORDER_ARBITER_FSM__DW01_add_2'
  Processing 'Sequence_Recorder_I__if_tx_arbiter_Tx_Arbiter_Sequence_Recorder_SEQUENCE_RECORDER_TX_ARBITER_I__if_arbiter_fsm_Tx_Arbiter_Sequence_Recorder_SEQUENCE_RECORDER_ARBITER_FSM__DW01_inc_1'
  Processing 'Sequence_Recorder_I__if_tx_arbiter_Tx_Arbiter_Sequence_Recorder_SEQUENCE_RECORDER_TX_ARBITER_I__if_arbiter_fsm_Tx_Arbiter_Sequence_Recorder_SEQUENCE_RECORDER_ARBITER_FSM__DW01_cmp6_0'
  Processing 'Sequence_Recorder_I__if_tx_arbiter_Tx_Arbiter_Sequence_Recorder_SEQUENCE_RECORDER_TX_ARBITER_I__if_arbiter_fsm_Tx_Arbiter_Sequence_Recorder_SEQUENCE_RECORDER_ARBITER_FSM__DW01_cmp2_0'
  Processing 'Sequence_Recorder_I__if_tx_arbiter_Tx_Arbiter_Sequence_Recorder_SEQUENCE_RECORDER_TX_ARBITER_I__if_arbiter_fsm_Tx_Arbiter_Sequence_Recorder_SEQUENCE_RECORDER_ARBITER_FSM__DW01_sub_0'
  Processing 'Sequence_Recorder_I__if_tx_arbiter_Tx_Arbiter_Sequence_Recorder_SEQUENCE_RECORDER_TX_ARBITER_I__if_arbiter_fsm_Tx_Arbiter_Sequence_Recorder_SEQUENCE_RECORDER_ARBITER_FSM__DW01_add_3'
  Processing 'Sequence_Recorder_I__if_tx_arbiter_Tx_Arbiter_Sequence_Recorder_SEQUENCE_RECORDER_TX_ARBITER_I__if_arbiter_fsm_Tx_Arbiter_Sequence_Recorder_SEQUENCE_RECORDER_ARBITER_FSM__DW01_cmp6_1'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_0'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_1'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_2'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_3'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_4'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_5'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_6'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_7'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_8'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_9'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_10'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_11'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_12'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_13'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_0'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_14'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_1'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_15'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_2'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_16'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_17'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_18'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_3'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_4'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_inc_0'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_inc_1'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_19'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_inc_2'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_5'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_20'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_6'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_21'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_22'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_23'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_7'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_8'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_24'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_25'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_26'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_27'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_28'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_29'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_30'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_9'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_31'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_10'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_inc_3'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_11'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_32'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_12'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_33'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_inc_4'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_inc_5'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_34'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_inc_6'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_13'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_35'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_36'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_37'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_14'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_38'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_39'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_15'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_40'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_41'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_16'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_42'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_43'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_17'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_44'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_18'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_45'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_46'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_19'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_47'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_48'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_20'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_49'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_50'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_51'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_52'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_21'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_inc_7'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_53'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_54'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_55'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_22'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_56'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_57'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_58'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_inc_8'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_59'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_60'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_inc_9'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_61'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_62'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_23'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_inc_10'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_63'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_inc_11'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_24'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_64'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_65'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_inc_12'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_66'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_inc_13'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_inc_14'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_inc_15'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_inc_16'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_inc_17'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_inc_18'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_25'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_67'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_68'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_26'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_69'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_70'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_71'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_27'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_72'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_28'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_73'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_29'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_74'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_30'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_75'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_inc_19'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_31'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_76'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_32'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_77'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_78'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_inc_20'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_33'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_79'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_80'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_34'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_81'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_35'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_82'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_83'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_84'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_85'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_86'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_36'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_87'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_37'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_88'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_89'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_90'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_91'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_92'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_93'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_94'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_38'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_95'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_96'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_97'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_98'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_99'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_cmp2_39'
  Processing 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER__DW01_add_100'
  Processing 'ordering_I__if_ordering_if_ORDERING_ARBITER_IF__DW01_cmp6_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'ECRC_I__if_Fragmentation_Interface_ECRC_FRAGMENTATION_'
  Mapping 'ECRC_I__if_Fragmentation_Interface_ECRC_FRAGMENTATION_'
  Structuring 'Frag_I__tlp_fifo_if_Fragmentation_Interface_FRAGMENTATION_TLP_FIFO_I__ecrc_if_Fragmentation_Interface_FRAGMENTATION_ECRC_'
  Mapping 'Frag_I__tlp_fifo_if_Fragmentation_Interface_FRAGMENTATION_TLP_FIFO_I__ecrc_if_Fragmentation_Interface_FRAGMENTATION_ECRC_'
  Structuring 'buffer_frag_I__Src_if_buffer_frag_interface_buffer_arbiter_I__Dist_if_Fragmentation_Interface_TLP_FIFO_FRAGMENTATION_'
  Mapping 'buffer_frag_I__Src_if_buffer_frag_interface_buffer_arbiter_I__Dist_if_Fragmentation_Interface_TLP_FIFO_FRAGMENTATION_'
  Structuring 'arbiter_fsm_I_recorder_if_Tx_Arbiter_Sequence_Recorder_ARBITER_FSM_SEQUENCE_RECORDER_I_ordering_if_ordering_if_ARBITER_ORDERING_IF_I_fc_if_Tx_FC_Interface_ARBITER_FC_I_buffer_if_buffer_frag_interface_arbiter_buffer_'
  Mapping 'arbiter_fsm_I_recorder_if_Tx_Arbiter_Sequence_Recorder_ARBITER_FSM_SEQUENCE_RECORDER_I_ordering_if_ordering_if_ARBITER_ORDERING_IF_I_fc_if_Tx_FC_Interface_ARBITER_FC_I_buffer_if_buffer_frag_interface_arbiter_buffer_'
  Structuring 'Sequence_Recorder_I__if_tx_arbiter_Tx_Arbiter_Sequence_Recorder_SEQUENCE_RECORDER_TX_ARBITER_I__if_arbiter_fsm_Tx_Arbiter_Sequence_Recorder_SEQUENCE_RECORDER_ARBITER_FSM_'
  Mapping 'Sequence_Recorder_I__if_tx_arbiter_Tx_Arbiter_Sequence_Recorder_SEQUENCE_RECORDER_TX_ARBITER_I__if_arbiter_fsm_Tx_Arbiter_Sequence_Recorder_SEQUENCE_RECORDER_ARBITER_FSM_'
  Structuring 'Tx_Arbiter_I__Sequence_Recorder_if_Tx_Arbiter_Sequence_Recorder_TX_ARBITER_SEQUENCE_RECORDER_'
  Mapping 'Tx_Arbiter_I__Sequence_Recorder_if_Tx_Arbiter_Sequence_Recorder_TX_ARBITER_SEQUENCE_RECORDER_'
  Structuring 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER_'
  Mapping 'Tx_FC_I__fc_arbiter_Tx_FC_Interface_FC_ARBITER_'
  Structuring 'ordering_I__if_ordering_if_ORDERING_ARBITER_IF_'
  Mapping 'ordering_I__if_ordering_if_ORDERING_ARBITER_IF_'
  Structuring 'arbiter_Top_I_frag_if_buffer_frag_interface__'
  Mapping 'arbiter_Top_I_frag_if_buffer_frag_interface__'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:08:28  190471.0      0.00       0.0    4156.8                          
    0:08:28  190471.0      0.00       0.0    4156.8                          
    0:08:28  190471.0      0.00       0.0    4156.8                          
    0:08:28  190471.0      0.00       0.0    4156.8                          
    0:08:31  190471.0      0.00       0.0    4156.8                          
    0:08:42  182420.5      0.00       0.0    4153.2                          
    0:08:43  182420.5      0.00       0.0    4153.2                          
    0:08:45  182420.5      0.00       0.0    4153.2                          
    0:08:45  182420.5      0.00       0.0    4153.2                          
    0:08:46  182420.5      0.00       0.0    4153.2                          
    0:08:51  182742.8      0.00       0.0    2694.2                          
    0:08:56  182979.6      0.00       0.0    1741.6                          
    0:08:58  183024.9      0.00       0.0    1572.4                          
    0:09:00  183042.6      0.00       0.0    1531.6                          
    0:09:00  183054.6      0.00       0.0    1510.4                          
    0:09:01  183066.3      0.00       0.0    1491.4                          
    0:09:01  183077.7      0.00       0.0    1474.0                          
    0:09:02  183089.2      0.00       0.0    1456.5                          
    0:09:02  183100.6      0.00       0.0    1439.1                          
    0:09:02  183100.6      0.00       0.0    1439.1                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:09:02  183100.6      0.00       0.0    1439.1                          
    0:09:02  183100.6      0.00       0.0    1439.1                          
    0:09:02  183100.6      0.00       0.0    1439.1                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:09:02  183100.6      0.00       0.0    1439.1                          
    0:09:04  183333.4      0.00       0.0     397.1 u_data_frag_Top/u_ECRC/net470697
    0:09:05  183458.7      0.00       0.0     299.2 u_data_frag_Top/u_buffer_frag/U6/net342904
    0:09:06  183594.1      0.00       0.0     234.7 u_arbiter_Top/u_arbiter_fsm/buffer_if.data_in[933]
    0:09:07  183622.6      0.00       0.0     132.8 u_arbiter_Top/u_arbiter_fsm/buffer_if.data_in[993]
    0:09:08  183643.9      0.00       0.0      36.0 u_data_frag_Top/u_ECRC/net471045
    0:09:09  183659.5      0.00       0.0       3.5 u_data_frag_Top/u_ECRC/net472973
    0:09:10  183664.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:09:10  183664.8      0.00       0.0       0.0                          
    0:09:10  183664.8      0.00       0.0       0.0                          
    0:09:17  183199.5      0.00       0.0       0.0                          
    0:09:22  183012.1      0.00       0.0       0.0                          
    0:09:25  182928.0      0.00       0.0       0.0                          
    0:09:27  182864.2      0.00       0.0       0.0                          
    0:09:30  182804.8      0.00       0.0       0.0                          
    0:09:32  182776.0      0.00       0.0       0.0                          
    0:09:34  182759.5      0.00       0.0       0.0                          
    0:09:36  182744.3      0.00       0.0       0.0                          
    0:09:38  182729.0      0.00       0.0       0.0                          
    0:09:40  182713.8      0.00       0.0       0.0                          
    0:09:41  182698.5      0.00       0.0       0.0                          
    0:09:43  182684.6      0.00       0.0       0.0                          
    0:09:46  182671.8      0.00       0.0       0.0                          
    0:09:47  182659.1      0.00       0.0       0.0                          
    0:09:50  182646.4      0.00       0.0       0.0                          
    0:09:51  182633.7      0.00       0.0       0.0                          
    0:09:51  182633.7      0.00       0.0       0.0                          
    0:09:53  182633.7      0.00       0.0       0.0                          
    0:09:54  182613.9      0.00       0.0       0.0                          
    0:09:54  182613.9      0.00       0.0       0.0                          
    0:09:54  182613.9      0.00       0.0       0.0                          
    0:09:54  182613.9      0.00       0.0       0.0                          
    0:09:55  182613.9      0.00       0.0       0.0                          
    0:09:55  182613.9      0.00       0.0       0.0                          
Loading db file '/home/ICer/Desktop/Final-Project/SAED32_2012-12-25/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'tl_tx' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'u_data_frag_Top/u_ECRC/clk': 2108 load(s), 1 driver(s), 1 inout(s)
     Net 'u_data_frag_Top/u_ECRC/arst': 2080 load(s), 1 driver(s), 1 inout(s)
1
################################## Reports ##########################################
sh rm -rf report
sh mkdir -p report
report_area 			> ./report/synth_area.rpt
report_cell 			> ./report/synth_cells.rpt
report_qor  			> ./report/synth_qor.rpt
report_resources 		> ./report/synth_resources.rpt
report_timing -max_paths 10 	> ./report/synth_timing_setup.rpt 
# report_timing -min_paths 10 	> ./report/synth_timing_hold.rpt 
################################## Write SDC File ####################################
sh rm -rf output
sh mkdir -p output 
write_sdc  output/${design}.sdc 
Warning: Design 'tl_tx' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
define_name_rules  no_case -case_insensitive
1
change_names -rule no_case -hierarchy
Warning: Design 'tl_tx' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: In the design Tx_Arbiter_I__Sequence_Recorder_if_Tx_Arbiter_Sequence_Recorder_TX_ARBITER_SEQUENCE_RECORDER_, net '_Sequence_Recorder_if.rd_en' is connecting multiple ports. (UCN-1)
1
change_names -rule verilog -hierarchy
Warning: Design 'tl_tx' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
Warning: In the design Tx_Arbiter_I__Sequence_Recorder_if_Tx_Arbiter_Sequence_Recorder_TX_ARBITER_SEQUENCE_RECORDER_, net '_Sequence_Recorder_if.rd_en' is connecting multiple ports. (UCN-1)
1
set verilogout_no_tri	 true
true
set verilogout_equation  false
false
################################## Write Netlist #####################################
write -hierarchy -format verilog -output output/${design}.v 
Warning: Design 'tl_tx' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/mnt/hgfs/Tx/Scripts/DC/syn/output/tl_tx.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write -f ddc -hierarchy -output output/${design}.ddc  
Warning: Design 'tl_tx' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file 'output/tl_tx.ddc'.
1
# start_gui
# exit
dc_shell> [H[2Jdc_shell> exit

Memory usage for main task 1020 Mbytes.
Memory usage for this session 1020 Mbytes.
CPU usage for this session 665 seconds ( 0.18 hours ).

Thank you...
