

================================================================
== Vitis HLS Report for 'clu'
================================================================
* Date:           Thu Dec 15 12:14:14 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.100 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_416_1  |        ?|        ?|         ?|          -|          -|    12|        no|
        |- VITIS_LOOP_240_1  |       24|     3112|   3 ~ 389|          -|          -|     8|        no|
        |- VITIS_LOOP_256_1  |       20|        ?|     2 ~ ?|          -|          -|    10|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 6 
2 --> 3 17 
3 --> 2 
4 --> 5 17 
5 --> 4 
6 --> 7 16 17 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 6 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%spectopmodule_ln22 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_22" [clu.c:22]   --->   Operation 18 'spectopmodule' 'spectopmodule_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %clu_addr, void @empty_29, i32 0, i32 0, void @empty_30, i32 0, i32 1, void @empty_31, void @empty_32, void @empty_30, i32 16, i32 16, i32 16, i32 16, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %clu_addr"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ps_ddr, void @empty_29, i32 0, i32 0, void @empty_30, i32 0, i32 10, void @empty, void @empty_32, void @empty_30, i32 16, i32 16, i32 16, i32 16, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ps_ddr"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_ptr, void @empty_0, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_3, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_ptr, void @empty_23, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_3, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %uart_ptr, void @empty_0, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_3, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %uart_ptr, void @empty_23, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_3, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_ptr, void @empty_0, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_3, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_ptr, void @empty_23, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_3, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %can_0_received"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_0_received, void @empty_0, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_1, void @empty_26, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_0_received, void @empty_23, i32 1, i32 1, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %can_1_received"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_1_received, void @empty_0, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_1_received, void @empty_23, i32 1, i32 1, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %can_2_received"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_2_received, void @empty_0, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_2_received, void @empty_23, i32 1, i32 1, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %can_3_received"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_3_received, void @empty_0, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_1, void @empty_11, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_3_received, void @empty_23, i32 1, i32 1, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %can_4_received"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_4_received, void @empty_0, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_1, void @empty_12, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_4_received, void @empty_23, i32 1, i32 1, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %can_5_received"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_5_received, void @empty_0, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_1, void @empty_13, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_5_received, void @empty_23, i32 1, i32 1, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %can_6_received"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_6_received, void @empty_0, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_1, void @empty_14, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_6_received, void @empty_23, i32 1, i32 1, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %can_7_received"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_7_received, void @empty_0, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_1, void @empty_15, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_7_received, void @empty_23, i32 1, i32 1, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %can_8_received"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_8_received, void @empty_0, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_1, void @empty_16, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_8_received, void @empty_23, i32 1, i32 1, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %can_9_received"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_9_received, void @empty_0, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_1, void @empty_17, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_9_received, void @empty_23, i32 1, i32 1, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %can_10_received"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_10_received, void @empty_0, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_1, void @empty_18, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_10_received, void @empty_23, i32 1, i32 1, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %can_11_received"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_11_received, void @empty_0, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_1, void @empty_19, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_11_received, void @empty_23, i32 1, i32 1, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %droped"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %droped, void @empty_0, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_1, void @empty_20, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %droped, void @empty_23, i32 1, i32 1, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %received_can"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %received_can, void @empty_0, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_1, void @empty_21, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %received_can, void @empty_23, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %received_uart"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %received_uart, void @empty_0, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %received_uart, void @empty_23, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %received_lin"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %received_lin, void @empty_0, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %received_lin, void @empty_23, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %can_en"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_en, void @empty_0, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_en, void @empty_23, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %uart_en"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %uart_en, void @empty_0, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %uart_en, void @empty_23, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %lin_en"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_en, void @empty_0, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_en, void @empty_23, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_ddr, void @empty_0, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_3, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_ddr, void @empty_23, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_3, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %uart_ddr, void @empty_0, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_3, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %uart_ddr, void @empty_23, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_3, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_ddr, void @empty_0, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_3, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_ddr, void @empty_23, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_3, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %timestamp"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %timestamp, void @empty_23, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_1, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%timestamp_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %timestamp" [clu.c:22]   --->   Operation 95 'read' 'timestamp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (1.00ns)   --->   "%lin_ddr_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %lin_ddr" [clu.c:22]   --->   Operation 96 'read' 'lin_ddr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 97 [1/1] (1.00ns)   --->   "%uart_ddr_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %uart_ddr" [clu.c:22]   --->   Operation 97 'read' 'uart_ddr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 98 [1/1] (1.00ns)   --->   "%can_ddr_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %can_ddr" [clu.c:22]   --->   Operation 98 'read' 'can_ddr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 99 [1/1] (1.00ns)   --->   "%lin_ptr_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %lin_ptr" [clu.c:22]   --->   Operation 99 'read' 'lin_ptr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 100 [1/1] (1.00ns)   --->   "%uart_ptr_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %uart_ptr" [clu.c:22]   --->   Operation 100 'read' 'uart_ptr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 101 [1/1] (1.00ns)   --->   "%can_ptr_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %can_ptr" [clu.c:22]   --->   Operation 101 'read' 'can_ptr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%mode_nr_load = load i2 %mode_nr" [clu.c:84]   --->   Operation 102 'load' 'mode_nr_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.50ns)   --->   "%switch_ln84 = switch i2 %mode_nr_load, void %sw.bb, i2 2, void %sw.bb2, i2 1, void %for.inc.i3.preheader" [clu.c:84]   --->   Operation 103 'switch' 'switch_ln84' <Predicate = true> <Delay = 0.50>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%uart_i = alloca i32 1"   --->   Operation 104 'alloca' 'uart_i' <Predicate = (mode_nr_load == 1)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (1.29ns)   --->   "%store_ln240 = store i4 0, i4 %uart_i" [uart.c:240]   --->   Operation 105 'store' 'store_ln240' <Predicate = (mode_nr_load == 1)> <Delay = 1.29>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln240 = br void %for.inc.i3" [uart.c:240]   --->   Operation 106 'br' 'br_ln240' <Predicate = (mode_nr_load == 1)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%lin_nr = alloca i32 1"   --->   Operation 107 'alloca' 'lin_nr' <Predicate = (mode_nr_load == 2)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (1.00ns)   --->   "%lin_en_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %lin_en"   --->   Operation 108 'read' 'lin_en_read' <Predicate = (mode_nr_load == 2)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln256 = trunc i32 %lin_en_read" [dlin.c:256]   --->   Operation 109 'trunc' 'trunc_ln256' <Predicate = (mode_nr_load == 2)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (1.29ns)   --->   "%store_ln256 = store i4 0, i4 %lin_nr" [dlin.c:256]   --->   Operation 110 'store' 'store_ln256' <Predicate = (mode_nr_load == 2)> <Delay = 1.29>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln256 = br void %for.inc.i7" [dlin.c:256]   --->   Operation 111 'br' 'br_ln256' <Predicate = (mode_nr_load == 2)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%jj = alloca i32 1"   --->   Operation 112 'alloca' 'jj' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (1.00ns)   --->   "%can_en_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %can_en"   --->   Operation 113 'read' 'can_en_read' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln416 = trunc i32 %can_en_read" [can.c:416]   --->   Operation 114 'trunc' 'trunc_ln416' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (1.29ns)   --->   "%store_ln416 = store i4 0, i4 %jj" [can.c:416]   --->   Operation 115 'store' 'store_ln416' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 1.29>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln416 = br void %for.inc.i" [can.c:416]   --->   Operation 116 'br' 'br_ln416' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.07>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%uart_i_1 = load i4 %uart_i" [uart.c:240]   --->   Operation 117 'load' 'uart_i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.96ns)   --->   "%icmp_ln240 = icmp_eq  i4 %uart_i_1, i4 8" [uart.c:240]   --->   Operation 118 'icmp' 'icmp_ln240' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%empty_89 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 119 'speclooptripcount' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.99ns)   --->   "%uart_i_2 = add i4 %uart_i_1, i4 1" [uart.c:240]   --->   Operation 120 'add' 'uart_i_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %icmp_ln240, void %for.inc.i3.split, void %uart.exit" [uart.c:240]   --->   Operation 121 'br' 'br_ln240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln240 = trunc i4 %uart_i_1" [uart.c:240]   --->   Operation 122 'trunc' 'trunc_ln240' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (1.00ns)   --->   "%uart_en_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %uart_en" [uart.c:240]   --->   Operation 123 'read' 'uart_en_read' <Predicate = (!icmp_ln240)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 124 [2/2] (5.07ns)   --->   "%call_ln240 = call void @uart_data_read.1, i8 %ps_ddr, i32 %uart_ddr_read, i32 %clu_addr, i32 %uart_ptr_read, i64 %timestamp_read, i8 %uart_en_read, i3 %trunc_ln240, i32 %received_uart, i11 %PL_Ctrl_fifo_index, i1 %PL_Ctrl_first_time, i64 %PL_Ctrl_first_timestamp, i8 %uart_fifo, i16 %PL_Header_pkt_len_bytes, i32 %internal_uart_counter, i16 %dropped_uart_counter" [uart.c:240]   --->   Operation 124 'call' 'call_ln240' <Predicate = (!icmp_ln240)> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 125 [1/1] (1.29ns)   --->   "%store_ln240 = store i4 %uart_i_2, i4 %uart_i" [uart.c:240]   --->   Operation 125 'store' 'store_ln240' <Predicate = (!icmp_ln240)> <Delay = 1.29>
ST_2 : Operation 126 [1/1] (1.32ns)   --->   "%store_ln94 = store i2 2, i2 %mode_nr" [clu.c:94]   --->   Operation 126 'store' 'store_ln94' <Predicate = (icmp_ln240)> <Delay = 1.32>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln95 = br void %sw.epilog" [clu.c:95]   --->   Operation 127 'br' 'br_ln95' <Predicate = (icmp_ln240)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.89>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln240 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [uart.c:240]   --->   Operation 128 'specloopname' 'specloopname_ln240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/2] (1.89ns)   --->   "%call_ln240 = call void @uart_data_read.1, i8 %ps_ddr, i32 %uart_ddr_read, i32 %clu_addr, i32 %uart_ptr_read, i64 %timestamp_read, i8 %uart_en_read, i3 %trunc_ln240, i32 %received_uart, i11 %PL_Ctrl_fifo_index, i1 %PL_Ctrl_first_time, i64 %PL_Ctrl_first_timestamp, i8 %uart_fifo, i16 %PL_Header_pkt_len_bytes, i32 %internal_uart_counter, i16 %dropped_uart_counter" [uart.c:240]   --->   Operation 129 'call' 'call_ln240' <Predicate = true> <Delay = 1.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln240 = br void %for.inc.i3" [uart.c:240]   --->   Operation 130 'br' 'br_ln240' <Predicate = true> <Delay = 0.00>

State 4 <SV = 1> <Delay = 2.75>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%lin_nr_1 = load i4 %lin_nr" [dlin.c:256]   --->   Operation 131 'load' 'lin_nr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.96ns)   --->   "%icmp_ln256 = icmp_eq  i4 %lin_nr_1, i4 10" [dlin.c:256]   --->   Operation 132 'icmp' 'icmp_ln256' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%empty_90 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 133 'speclooptripcount' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.99ns)   --->   "%lin_nr_2 = add i4 %lin_nr_1, i4 1" [dlin.c:256]   --->   Operation 134 'add' 'lin_nr_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln256 = br i1 %icmp_ln256, void %for.inc.i7.split, void %dlin.exit" [dlin.c:256]   --->   Operation 135 'br' 'br_ln256' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%specloopname_ln256 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [dlin.c:256]   --->   Operation 136 'specloopname' 'specloopname_ln256' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln215)   --->   "%zext_ln215 = zext i4 %lin_nr_1" [dlin.c:215]   --->   Operation 137 'zext' 'zext_ln215' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln215)   --->   "%shl_ln215 = shl i10 1, i10 %zext_ln215" [dlin.c:215]   --->   Operation 138 'shl' 'shl_ln215' <Predicate = (!icmp_ln256)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln215)   --->   "%and_ln215 = and i10 %trunc_ln256, i10 %shl_ln215" [dlin.c:215]   --->   Operation 139 'and' 'and_ln215' <Predicate = (!icmp_ln256)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (1.95ns) (out node of the LUT)   --->   "%icmp_ln215 = icmp_eq  i10 %and_ln215, i10 0" [dlin.c:215]   --->   Operation 140 'icmp' 'icmp_ln215' <Predicate = (!icmp_ln256)> <Delay = 1.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln215 = br i1 %icmp_ln215, void %if.then.i.i12, void %dlin_FSM.exit.i" [dlin.c:215]   --->   Operation 141 'br' 'br_ln215' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %lin_nr_1, i12 0" [dlin.c:217]   --->   Operation 142 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln256 & !icmp_ln215)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i16 %shl_ln4" [dlin.c:217]   --->   Operation 143 'zext' 'zext_ln217' <Predicate = (!icmp_ln256 & !icmp_ln215)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (1.89ns)   --->   "%linbase_mod = add i32 %zext_ln217, i32 %lin_ptr_read" [dlin.c:217]   --->   Operation 144 'add' 'linbase_mod' <Predicate = (!icmp_ln256 & !icmp_ln215)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [2/2] (0.00ns)   --->   "%call_ln218 = call void @single_lin_process.1, i32 %clu_addr, i32 %linbase_mod, i8 %ps_ddr, i32 %lin_ddr_read, i64 %timestamp_read, i4 %lin_nr_1, i32 %received_lin, i1 %PLIN_Ctrl_run_state, i6 %PL_Data, i32 %internal_lin_counter, i16 %dropped_lin_counter" [dlin.c:218]   --->   Operation 145 'call' 'call_ln218' <Predicate = (!icmp_ln256 & !icmp_ln215)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 146 [1/1] (1.32ns)   --->   "%store_ln98 = store i2 0, i2 %mode_nr" [clu.c:98]   --->   Operation 146 'store' 'store_ln98' <Predicate = (icmp_ln256)> <Delay = 1.32>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln99 = br void %sw.epilog" [clu.c:99]   --->   Operation 147 'br' 'br_ln99' <Predicate = (icmp_ln256)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.89>
ST_5 : Operation 148 [1/2] (1.89ns)   --->   "%call_ln218 = call void @single_lin_process.1, i32 %clu_addr, i32 %linbase_mod, i8 %ps_ddr, i32 %lin_ddr_read, i64 %timestamp_read, i4 %lin_nr_1, i32 %received_lin, i1 %PLIN_Ctrl_run_state, i6 %PL_Data, i32 %internal_lin_counter, i16 %dropped_lin_counter" [dlin.c:218]   --->   Operation 148 'call' 'call_ln218' <Predicate = (!icmp_ln215)> <Delay = 1.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln221 = br void %dlin_FSM.exit.i" [dlin.c:221]   --->   Operation 149 'br' 'br_ln221' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (1.29ns)   --->   "%store_ln256 = store i4 %lin_nr_2, i4 %lin_nr" [dlin.c:256]   --->   Operation 150 'store' 'store_ln256' <Predicate = true> <Delay = 1.29>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln256 = br void %for.inc.i7" [dlin.c:256]   --->   Operation 151 'br' 'br_ln256' <Predicate = true> <Delay = 0.00>

State 6 <SV = 1> <Delay = 2.75>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%jj_1 = load i4 %jj" [can.c:416]   --->   Operation 152 'load' 'jj_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.96ns)   --->   "%icmp_ln416 = icmp_eq  i4 %jj_1, i4 12" [can.c:416]   --->   Operation 153 'icmp' 'icmp_ln416' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 154 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.99ns)   --->   "%add_ln416 = add i4 %jj_1, i4 1" [can.c:416]   --->   Operation 155 'add' 'add_ln416' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln416 = br i1 %icmp_ln416, void %for.inc.i.split, void %can.exit" [can.c:416]   --->   Operation 156 'br' 'br_ln416' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%specloopname_ln416 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [can.c:416]   --->   Operation 157 'specloopname' 'specloopname_ln416' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln370)   --->   "%zext_ln370 = zext i4 %jj_1" [can.c:370]   --->   Operation 158 'zext' 'zext_ln370' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln370)   --->   "%shl_ln370 = shl i12 1, i12 %zext_ln370" [can.c:370]   --->   Operation 159 'shl' 'shl_ln370' <Predicate = (!icmp_ln416)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln370)   --->   "%and_ln370 = and i12 %trunc_ln416, i12 %shl_ln370" [can.c:370]   --->   Operation 160 'and' 'and_ln370' <Predicate = (!icmp_ln416)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (1.95ns) (out node of the LUT)   --->   "%icmp_ln370 = icmp_eq  i12 %and_ln370, i12 0" [can.c:370]   --->   Operation 161 'icmp' 'icmp_ln370' <Predicate = (!icmp_ln416)> <Delay = 1.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln370 = br i1 %icmp_ln370, void %if.then.i.i, void %CanFd_Recv_Sequential.exit.i" [can.c:370]   --->   Operation 162 'br' 'br_ln370' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i16, i4 %jj_1, i16 0" [can.c:372]   --->   Operation 163 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln416 & !icmp_ln370)> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln372 = zext i20 %shl_ln" [can.c:372]   --->   Operation 164 'zext' 'zext_ln372' <Predicate = (!icmp_ln416 & !icmp_ln370)> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (1.89ns)   --->   "%canaddr_mod = add i32 %zext_ln372, i32 %can_ptr_read" [can.c:372]   --->   Operation 165 'add' 'canaddr_mod' <Predicate = (!icmp_ln416 & !icmp_ln370)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node add_ln373)   --->   "%or_ln373 = or i20 %shl_ln, i20 232" [can.c:373]   --->   Operation 166 'or' 'or_ln373' <Predicate = (!icmp_ln416 & !icmp_ln370)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node add_ln373)   --->   "%zext_ln373 = zext i20 %or_ln373" [can.c:373]   --->   Operation 167 'zext' 'zext_ln373' <Predicate = (!icmp_ln416 & !icmp_ln370)> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln373 = add i32 %zext_ln373, i32 %can_ptr_read" [can.c:373]   --->   Operation 168 'add' 'add_ln373' <Predicate = (!icmp_ln416 & !icmp_ln370)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln373, i32 2, i32 31" [can.c:373]   --->   Operation 169 'partselect' 'trunc_ln' <Predicate = (!icmp_ln416 & !icmp_ln370)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (1.32ns)   --->   "%store_ln90 = store i2 1, i2 %mode_nr" [clu.c:90]   --->   Operation 170 'store' 'store_ln90' <Predicate = (icmp_ln416)> <Delay = 1.32>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln91 = br void %sw.epilog" [clu.c:91]   --->   Operation 171 'br' 'br_ln91' <Predicate = (icmp_ln416)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 7.30>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln373 = sext i30 %trunc_ln" [can.c:373]   --->   Operation 172 'sext' 'sext_ln373' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%clu_addr_addr = getelementptr i32 %clu_addr, i32 %sext_ln373" [can.c:373]   --->   Operation 173 'getelementptr' 'clu_addr_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [7/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:373]   --->   Operation 174 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 3> <Delay = 7.30>
ST_8 : Operation 175 [6/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:373]   --->   Operation 175 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 4> <Delay = 7.30>
ST_9 : Operation 176 [5/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:373]   --->   Operation 176 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 5> <Delay = 7.30>
ST_10 : Operation 177 [4/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:373]   --->   Operation 177 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 6> <Delay = 7.30>
ST_11 : Operation 178 [3/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:373]   --->   Operation 178 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 7> <Delay = 7.30>
ST_12 : Operation 179 [2/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:373]   --->   Operation 179 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 8> <Delay = 7.30>
ST_13 : Operation 180 [1/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:373]   --->   Operation 180 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 9> <Delay = 7.30>
ST_14 : Operation 181 [1/1] (7.30ns)   --->   "%result = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %clu_addr_addr" [can.c:373]   --->   Operation 181 'read' 'result' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln373 = trunc i32 %result" [can.c:373]   --->   Operation 182 'trunc' 'trunc_ln373' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %result, i32 8, i32 14" [can.c:375]   --->   Operation 183 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %result, i32 24, i32 30" [can.c:375]   --->   Operation 184 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %result, i32 24, i32 30" [can.c:375]   --->   Operation 185 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %result, i32 8, i32 14" [can.c:375]   --->   Operation 186 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>

State 15 <SV = 10> <Delay = 6.99>
ST_15 : Operation 187 [1/1] (1.06ns)   --->   "%icmp_ln375 = icmp_ne  i7 %tmp_8, i7 0" [can.c:375]   --->   Operation 187 'icmp' 'icmp_ln375' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 188 [1/1] (1.06ns)   --->   "%icmp_ln375_1 = icmp_ne  i7 %tmp_10, i7 0" [can.c:375]   --->   Operation 188 'icmp' 'icmp_ln375_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i7.i9.i7.i8, i7 %tmp, i9 0, i7 %tmp_9, i8 0" [can.c:375]   --->   Operation 189 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (1.96ns)   --->   "%icmp_ln375_2 = icmp_eq  i31 %and_ln, i31 0" [can.c:375]   --->   Operation 190 'icmp' 'icmp_ln375_2' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln375 = br i1 %icmp_ln375_2, void %if.then6.i.i, void %if.end17.i.i" [can.c:375]   --->   Operation 191 'br' 'br_ln375' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node readIndex_2)   --->   "%readIndex = select i1 %icmp_ln375, i6 %trunc_ln373, i6 0" [can.c:377]   --->   Operation 192 'select' 'readIndex' <Predicate = (!icmp_ln375_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node readIndex_2)   --->   "%zext_ln374 = zext i6 %readIndex" [can.c:374]   --->   Operation 193 'zext' 'zext_ln374' <Predicate = (!icmp_ln375_2)> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node readIndex_2)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result, i32 23" [can.c:382]   --->   Operation 194 'bitselect' 'tmp_11' <Predicate = (!icmp_ln375_2)> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node readIndex_2)   --->   "%readIndex_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_11, i7 0" [can.c:382]   --->   Operation 195 'bitconcatenate' 'readIndex_1' <Predicate = (!icmp_ln375_2)> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (0.97ns) (out node of the LUT)   --->   "%readIndex_2 = select i1 %icmp_ln375_1, i8 %readIndex_1, i8 %zext_ln374" [can.c:381]   --->   Operation 196 'select' 'readIndex_2' <Predicate = (!icmp_ln375_2)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 197 [2/2] (4.96ns)   --->   "%call_ln385 = call void @recvFrame_logic.1, i32 %clu_addr, i32 %canaddr_mod, i8 %ps_ddr, i32 %can_ddr_read, i8 %readIndex_2, i4 %jj_1, i64 %timestamp_read, i32 %can_0_received, i32 %can_1_received, i32 %can_2_received, i32 %can_3_received, i32 %can_4_received, i32 %can_5_received, i32 %can_6_received, i32 %can_7_received, i32 %can_8_received, i32 %can_9_received, i32 %can_10_received, i32 %can_11_received, i32 %received_can, i32 %counter_can_2, i32 %internal_can_counter, i16 %dropped_can_counter" [can.c:385]   --->   Operation 197 'call' 'call_ln385' <Predicate = (!icmp_ln375_2)> <Delay = 4.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 11> <Delay = 1.89>
ST_16 : Operation 198 [1/2] (1.89ns)   --->   "%call_ln385 = call void @recvFrame_logic.1, i32 %clu_addr, i32 %canaddr_mod, i8 %ps_ddr, i32 %can_ddr_read, i8 %readIndex_2, i4 %jj_1, i64 %timestamp_read, i32 %can_0_received, i32 %can_1_received, i32 %can_2_received, i32 %can_3_received, i32 %can_4_received, i32 %can_5_received, i32 %can_6_received, i32 %can_7_received, i32 %can_8_received, i32 %can_9_received, i32 %can_10_received, i32 %can_11_received, i32 %received_can, i32 %counter_can_2, i32 %internal_can_counter, i16 %dropped_can_counter" [can.c:385]   --->   Operation 198 'call' 'call_ln385' <Predicate = (!icmp_ln370 & !icmp_ln375_2)> <Delay = 1.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln389 = br void %if.end17.i.i" [can.c:389]   --->   Operation 199 'br' 'br_ln389' <Predicate = (!icmp_ln370 & !icmp_ln375_2)> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln390 = br void %CanFd_Recv_Sequential.exit.i" [can.c:390]   --->   Operation 200 'br' 'br_ln390' <Predicate = (!icmp_ln370)> <Delay = 0.00>
ST_16 : Operation 201 [1/1] (1.29ns)   --->   "%store_ln416 = store i4 %add_ln416, i4 %jj" [can.c:416]   --->   Operation 201 'store' 'store_ln416' <Predicate = true> <Delay = 1.29>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln416 = br void %for.inc.i" [can.c:416]   --->   Operation 202 'br' 'br_ln416' <Predicate = true> <Delay = 0.00>

State 17 <SV = 12> <Delay = 0.00>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%ret_ln103 = ret" [clu.c:103]   --->   Operation 203 'ret' 'ret_ln103' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	'alloca' operation ('uart_i') [131]  (0 ns)
	'store' operation ('store_ln240', uart.c:240) of constant 0 on local variable 'uart_i' [132]  (1.3 ns)

 <State 2>: 6.07ns
The critical path consists of the following:
	s_axi read operation ('uart_en_read', uart.c:240) on port 'uart_en' (uart.c:240) [143]  (1 ns)
	'call' operation ('call_ln240', uart.c:240) to 'uart_data_read.1' [144]  (5.07 ns)

 <State 3>: 1.9ns
The critical path consists of the following:
	'call' operation ('call_ln240', uart.c:240) to 'uart_data_read.1' [144]  (1.9 ns)

 <State 4>: 2.75ns
The critical path consists of the following:
	'load' operation ('lin_nr', dlin.c:256) on local variable 'EN' [157]  (0 ns)
	'shl' operation ('shl_ln215', dlin.c:215) [165]  (0 ns)
	'and' operation ('and_ln215', dlin.c:215) [166]  (0 ns)
	'icmp' operation ('icmp_ln215', dlin.c:215) [167]  (1.95 ns)
	blocking operation 0.8 ns on control path)

 <State 5>: 1.9ns
The critical path consists of the following:
	'call' operation ('call_ln218', dlin.c:218) to 'single_lin_process.1' [173]  (1.9 ns)

 <State 6>: 2.75ns
The critical path consists of the following:
	'load' operation ('jj', can.c:416) on local variable 'jj' [188]  (0 ns)
	'shl' operation ('shl_ln370', can.c:370) [196]  (0 ns)
	'and' operation ('and_ln370', can.c:370) [197]  (0 ns)
	'icmp' operation ('icmp_ln370', can.c:370) [198]  (1.95 ns)
	blocking operation 0.8 ns on control path)

 <State 7>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('clu_addr_addr', can.c:373) [209]  (0 ns)
	bus request operation ('result_req', can.c:373) on port 'clu_addr' (can.c:373) [210]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('result_req', can.c:373) on port 'clu_addr' (can.c:373) [210]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('result_req', can.c:373) on port 'clu_addr' (can.c:373) [210]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request operation ('result_req', can.c:373) on port 'clu_addr' (can.c:373) [210]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request operation ('result_req', can.c:373) on port 'clu_addr' (can.c:373) [210]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request operation ('result_req', can.c:373) on port 'clu_addr' (can.c:373) [210]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request operation ('result_req', can.c:373) on port 'clu_addr' (can.c:373) [210]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus read operation ('result', can.c:373) on port 'clu_addr' (can.c:373) [211]  (7.3 ns)

 <State 15>: 7ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln375', can.c:375) [214]  (1.06 ns)
	'select' operation ('readIndex', can.c:377) [223]  (0 ns)
	'select' operation ('readIndex', can.c:381) [227]  (0.972 ns)
	'call' operation ('call_ln385', can.c:385) to 'recvFrame_logic.1' [228]  (4.96 ns)

 <State 16>: 1.9ns
The critical path consists of the following:
	'call' operation ('call_ln385', can.c:385) to 'recvFrame_logic.1' [228]  (1.9 ns)

 <State 17>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
