{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719653961541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719653961541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 29 16:39:21 2024 " "Processing started: Sat Jun 29 16:39:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719653961541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719653961541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controllUart -c controllUart " "Command: quartus_map --read_settings_files=on --write_settings_files=off controllUart -c controllUart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719653961541 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1719653961717 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719653961717 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uartWrite.v(30) " "Verilog HDL information at uartWrite.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "uartWrite.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART_MULTI_READ_WRITE/uartWrite.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1719653968181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartwrite.v 1 1 " "Found 1 design units, including 1 entities, in source file uartwrite.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartWrite " "Found entity 1: uartWrite" {  } { { "uartWrite.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART_MULTI_READ_WRITE/uartWrite.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719653968183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719653968183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartread.v 1 1 " "Found 1 design units, including 1 entities, in source file uartread.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartRead " "Found entity 1: uartRead" {  } { { "uartRead.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART_MULTI_READ_WRITE/uartRead.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719653968184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719653968184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlluart.v 1 1 " "Found 1 design units, including 1 entities, in source file controlluart.v" { { "Info" "ISGN_ENTITY_NAME" "1 controllUart " "Found entity 1: controllUart" {  } { { "controllUart.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART_MULTI_READ_WRITE/controllUart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719653968185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719653968185 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "input_rx uartRead.v(69) " "Verilog HDL Implicit Net warning at uartRead.v(69): created implicit net for \"input_rx\"" {  } { { "uartRead.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART_MULTI_READ_WRITE/uartRead.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719653968185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controllUart " "Elaborating entity \"controllUart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719653968200 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 controllUart.v(54) " "Verilog HDL assignment warning at controllUart.v(54): truncated value with size 32 to match size of target (5)" {  } { { "controllUart.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART_MULTI_READ_WRITE/controllUart.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719653968201 "|controllUart"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "controllUart.v(48) " "Verilog HDL Case Statement information at controllUart.v(48): all case item expressions in this case statement are onehot" {  } { { "controllUart.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART_MULTI_READ_WRITE/controllUart.v" 48 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1719653968201 "|controllUart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 controllUart.v(84) " "Verilog HDL assignment warning at controllUart.v(84): truncated value with size 32 to match size of target (19)" {  } { { "controllUart.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART_MULTI_READ_WRITE/controllUart.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719653968201 "|controllUart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 controllUart.v(87) " "Verilog HDL assignment warning at controllUart.v(87): truncated value with size 32 to match size of target (5)" {  } { { "controllUart.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART_MULTI_READ_WRITE/controllUart.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719653968201 "|controllUart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 controllUart.v(169) " "Verilog HDL assignment warning at controllUart.v(169): truncated value with size 8 to match size of target (7)" {  } { { "controllUart.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART_MULTI_READ_WRITE/controllUart.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719653968201 "|controllUart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 controllUart.v(170) " "Verilog HDL assignment warning at controllUart.v(170): truncated value with size 8 to match size of target (7)" {  } { { "controllUart.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART_MULTI_READ_WRITE/controllUart.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719653968201 "|controllUart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 controllUart.v(171) " "Verilog HDL assignment warning at controllUart.v(171): truncated value with size 8 to match size of target (7)" {  } { { "controllUart.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART_MULTI_READ_WRITE/controllUart.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719653968201 "|controllUart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 controllUart.v(172) " "Verilog HDL assignment warning at controllUart.v(172): truncated value with size 8 to match size of target (7)" {  } { { "controllUart.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART_MULTI_READ_WRITE/controllUart.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719653968201 "|controllUart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartWrite uartWrite:write1 " "Elaborating entity \"uartWrite\" for hierarchy \"uartWrite:write1\"" {  } { { "controllUart.v" "write1" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART_MULTI_READ_WRITE/controllUart.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719653968202 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uartWrite.v(39) " "Verilog HDL assignment warning at uartWrite.v(39): truncated value with size 32 to match size of target (12)" {  } { { "uartWrite.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART_MULTI_READ_WRITE/uartWrite.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719653968202 "|controllUart|uartWrite:write1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uartWrite.v(47) " "Verilog HDL Case Statement information at uartWrite.v(47): all case item expressions in this case statement are onehot" {  } { { "uartWrite.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART_MULTI_READ_WRITE/uartWrite.v" 47 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1719653968202 "|controllUart|uartWrite:write1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartRead uartRead:read1 " "Elaborating entity \"uartRead\" for hierarchy \"uartRead:read1\"" {  } { { "controllUart.v" "read1" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART_MULTI_READ_WRITE/controllUart.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719653968203 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uartRead.v(37) " "Verilog HDL assignment warning at uartRead.v(37): truncated value with size 32 to match size of target (12)" {  } { { "uartRead.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART_MULTI_READ_WRITE/uartRead.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719653968204 "|controllUart|uartRead:read1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uartRead.v(52) " "Verilog HDL Case Statement information at uartRead.v(52): all case item expressions in this case statement are onehot" {  } { { "uartRead.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/UART_MULTI_READ_WRITE/uartRead.v" 52 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1719653968204 "|controllUart|uartRead:read1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1719653968830 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719653969083 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/2024/FPGA/codeFPGAL_LIB/UART_MULTI_READ_WRITE/output_files/controllUart.map.smsg " "Generated suppressed messages file D:/2024/FPGA/codeFPGAL_LIB/UART_MULTI_READ_WRITE/output_files/controllUart.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719653969111 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1719653969193 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719653969193 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "224 " "Implemented 224 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1719653969225 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1719653969225 ""} { "Info" "ICUT_CUT_TM_LCELLS" "192 " "Implemented 192 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1719653969225 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1719653969225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719653969245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 29 16:39:29 2024 " "Processing ended: Sat Jun 29 16:39:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719653969245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719653969245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719653969245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719653969245 ""}
