# -------------------------------------------------------------------------- #
#
# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
# Date created = 08:56:12  February 25, 2022
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Top_Level_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX 10"
set_global_assignment -name DEVICE 10M50DAF484C7G
set_global_assignment -name TOP_LEVEL_ENTITY jk
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 20.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "08:56:12  FEBRUARY 25, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION "20.1.1 Lite Edition"
set_global_assignment -name VERILOG_FILE ../../ClockDiv/ClockDiv.v
set_global_assignment -name VERILOG_FILE ../FlipFlop_D/FlipFlop_D.v
set_global_assignment -name VERILOG_FILE ../FlipFlop_T/FlipFlop_T.v
set_global_assignment -name VERILOG_FILE ../FlipFlop_JK/jk.v
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name VERILOG_FILE Top_Level.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_C14 -to display7Segment[0]
set_location_assignment PIN_E15 -to display7Segment[1]
set_location_assignment PIN_C15 -to display7Segment[2]
set_location_assignment PIN_C16 -to display7Segment[3]
set_location_assignment PIN_E16 -to display7Segment[4]
set_location_assignment PIN_D17 -to display7Segment[5]
set_location_assignment PIN_C17 -to display7Segment[6]
set_location_assignment PIN_C10 -to J
set_location_assignment PIN_C11 -to K
set_location_assignment PIN_B8 -to clc
set_location_assignment PIN_P11 -to clk
set_location_assignment PIN_A7 -to pr
set_location_assignment PIN_A8 -to q
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top