vendor_name = ModelSim
source_file = 1, C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD_Test.vhd
source_file = 1, C:/Users/payan/Desktop/Nueva carpeta (3)/src/LCD.vhd
source_file = 1, C:/Users/payan/Desktop/Nueva carpeta (3)/src/delay.vhd
source_file = 1, C:/Users/payan/Desktop/Nueva carpeta (3)/db/LCD_Test.cbx.xml
source_file = 1, d:/altera/12.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/altera/12.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/altera/12.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/altera/12.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = LCD_Test
instance = comp, \E~output\, E~output, LCD_Test, 1
instance = comp, \RS~output\, RS~output, LCD_Test, 1
instance = comp, \RW~output\, RW~output, LCD_Test, 1
instance = comp, \D[0]~output\, D[0]~output, LCD_Test, 1
instance = comp, \D[1]~output\, D[1]~output, LCD_Test, 1
instance = comp, \D[2]~output\, D[2]~output, LCD_Test, 1
instance = comp, \D[3]~output\, D[3]~output, LCD_Test, 1
instance = comp, \D[4]~output\, D[4]~output, LCD_Test, 1
instance = comp, \D[5]~output\, D[5]~output, LCD_Test, 1
instance = comp, \D[6]~output\, D[6]~output, LCD_Test, 1
instance = comp, \D[7]~output\, D[7]~output, LCD_Test, 1
instance = comp, \clk~input\, clk~input, LCD_Test, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, LCD_Test, 1
instance = comp, \clr~input\, clr~input, LCD_Test, 1
instance = comp, \temp[0]~0\, temp[0]~0, LCD_Test, 1
instance = comp, \temp[0]\, temp[0], LCD_Test, 1
instance = comp, \D[0]~reg0feeder\, D[0]~reg0feeder, LCD_Test, 1
instance = comp, \clr~inputclkctrl\, clr~inputclkctrl, LCD_Test, 1
instance = comp, \D[0]~reg0\, D[0]~reg0, LCD_Test, 1
instance = comp, \D[1]~reg0feeder\, D[1]~reg0feeder, LCD_Test, 1
instance = comp, \D[1]~reg0\, D[1]~reg0, LCD_Test, 1
instance = comp, \D[2]~reg0feeder\, D[2]~reg0feeder, LCD_Test, 1
instance = comp, \D[2]~reg0\, D[2]~reg0, LCD_Test, 1
instance = comp, \D[3]~reg0feeder\, D[3]~reg0feeder, LCD_Test, 1
instance = comp, \D[3]~reg0\, D[3]~reg0, LCD_Test, 1
instance = comp, \D[4]~reg0feeder\, D[4]~reg0feeder, LCD_Test, 1
instance = comp, \D[4]~reg0\, D[4]~reg0, LCD_Test, 1
instance = comp, \D[5]~reg0feeder\, D[5]~reg0feeder, LCD_Test, 1
instance = comp, \D[5]~reg0\, D[5]~reg0, LCD_Test, 1
instance = comp, \D[6]~reg0feeder\, D[6]~reg0feeder, LCD_Test, 1
instance = comp, \D[6]~reg0\, D[6]~reg0, LCD_Test, 1
instance = comp, \E~input\, E~input, LCD_Test, 1
instance = comp, \RS~input\, RS~input, LCD_Test, 1
instance = comp, \RW~input\, RW~input, LCD_Test, 1
instance = comp, \D[0]~input\, D[0]~input, LCD_Test, 1
instance = comp, \D[1]~input\, D[1]~input, LCD_Test, 1
instance = comp, \D[2]~input\, D[2]~input, LCD_Test, 1
instance = comp, \D[3]~input\, D[3]~input, LCD_Test, 1
instance = comp, \D[4]~input\, D[4]~input, LCD_Test, 1
instance = comp, \D[5]~input\, D[5]~input, LCD_Test, 1
instance = comp, \D[6]~input\, D[6]~input, LCD_Test, 1
instance = comp, \D[7]~input\, D[7]~input, LCD_Test, 1
