<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\top.v&quot;:7:17:7:21|Object opLED is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\top.v</Navigation>
            <Navigation>7</Navigation>
            <Navigation>17</Navigation>
            <Navigation>7</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Object opLED is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\top.v&quot;:39:2:39:7|Pruning unused register rst. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\top.v</Navigation>
            <Navigation>39</Navigation>
            <Navigation>2</Navigation>
            <Navigation>39</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused register rst. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART.v&quot;:51:0:51:5|Pruning register bit 9 of clk_cnt[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART.v</Navigation>
            <Navigation>51</Navigation>
            <Navigation>0</Navigation>
            <Navigation>51</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bit 9 of clk_cnt[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MF511 |Found issues with constraints. Please check constraint checker report &quot;C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\impl1\Counter_impl1_cck.rpt&quot; .</Dynamic>
            <Navigation>MF511</Navigation>
            <Navigation>Found issues with constraints. Please check constraint checker report &quot;C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\impl1\Counter_impl1_cck.rpt&quot; .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX527 :&quot;c:\users\dayalan nair\desktop\uct-fpga-course-2022\dnair_practicals\counter\uart.v&quot;:51:0:51:5|Found false-path constraint on register UART_Inst.clk_cnt2[0] which prevents the register from being packed into DSP</Dynamic>
            <Navigation>FX527</Navigation>
            <Navigation>c:\users\dayalan nair\desktop\uct-fpga-course-2022\dnair_practicals\counter\uart.v</Navigation>
            <Navigation>51</Navigation>
            <Navigation>0</Navigation>
            <Navigation>51</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found false-path constraint on register UART_Inst.clk_cnt2[0] which prevents the register from being packed into DSP</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX527 :&quot;c:\users\dayalan nair\desktop\uct-fpga-course-2022\dnair_practicals\counter\uart.v&quot;:51:0:51:5|Found false-path constraint on register UART_Inst.tx_cnt[0] which prevents the register from being packed into DSP</Dynamic>
            <Navigation>FX527</Navigation>
            <Navigation>c:\users\dayalan nair\desktop\uct-fpga-course-2022\dnair_practicals\counter\uart.v</Navigation>
            <Navigation>51</Navigation>
            <Navigation>0</Navigation>
            <Navigation>51</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found false-path constraint on register UART_Inst.tx_cnt[0] which prevents the register from being packed into DSP</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX527 :&quot;c:\users\dayalan nair\desktop\uct-fpga-course-2022\dnair_practicals\counter\uart.v&quot;:51:0:51:5|Found false-path constraint on register UART_Inst.rx_cnt[0] which prevents the register from being packed into DSP</Dynamic>
            <Navigation>FX527</Navigation>
            <Navigation>c:\users\dayalan nair\desktop\uct-fpga-course-2022\dnair_practicals\counter\uart.v</Navigation>
            <Navigation>51</Navigation>
            <Navigation>0</Navigation>
            <Navigation>51</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found false-path constraint on register UART_Inst.rx_cnt[0] which prevents the register from being packed into DSP</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT447 :&quot;c:/users/dayalan nair/desktop/uct-fpga-course-2022/dnair_practicals/counter/counter.fdc&quot;:8:0:8:0|Timing constraint (from [get_ports bp*] to [get_registers *]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design</Dynamic>
            <Navigation>MT447</Navigation>
            <Navigation>c:/users/dayalan nair/desktop/uct-fpga-course-2022/dnair_practicals/counter/counter.fdc</Navigation>
            <Navigation>8</Navigation>
            <Navigation>0</Navigation>
            <Navigation>8</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Timing constraint (from [get_ports bp*] to [get_registers *]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT447 :&quot;c:/users/dayalan nair/desktop/uct-fpga-course-2022/dnair_practicals/counter/counter.fdc&quot;:9:0:9:0|Timing constraint (from [get_registers *] to [get_ports bp*]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design</Dynamic>
            <Navigation>MT447</Navigation>
            <Navigation>c:/users/dayalan nair/desktop/uct-fpga-course-2022/dnair_practicals/counter/counter.fdc</Navigation>
            <Navigation>9</Navigation>
            <Navigation>0</Navigation>
            <Navigation>9</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Timing constraint (from [get_registers *] to [get_ports bp*]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design </Navigation>
        </Message>
    </Task>
</BaliMessageLog>