
[
 Attempting to get a license: %s
78*common2"
Implementation2default:defaultZ17-78
Q
Feature available: %s
81*common2"
Implementation2default:defaultZ17-81
|
+Loading parts and site information from %s
36*device28
$C:/Vivado/2013.4/data/parts/arch.xml2default:defaultZ21-36
â
!Parsing RTL primitives file [%s]
14*netlist2N
:C:/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-14
í
*Finished parsing RTL primitives file [%s]
11*netlist2N
:C:/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-11
5
Refreshing IP repositories
234*coregenZ19-234
>
"No user IP repositories specified
1154*coregenZ19-1704
l
"Loaded Vivado IP repository '%s'.
1332*coregen2,
C:/Vivado/2013.4/data/ip2default:defaultZ19-2313
k
Command: %s
53*	vivadotcl2C
/synth_design -top Network -part xc7z010clg400-12default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
≠
%IP '%s' is locked. Locked reason: %s
1260*coregen2
rom_blk2default:default2M
9Property 'IS_LOCKED' is set to true by the system or user2default:defaultZ19-2162
©
%IP '%s' is locked. Locked reason: %s
1260*coregen2
RAM2default:default2M
9Property 'IS_LOCKED' is set to true by the system or user2default:defaultZ19-2162
Ø
%IP '%s' is locked. Locked reason: %s
1260*coregen2
	clk_wiz_02default:default2M
9Property 'IS_LOCKED' is set to true by the system or user2default:defaultZ19-2162
ï
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7z0102default:defaultZ17-347
Ö
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7z0102default:defaultZ17-349
õ
%s*synth2ã
wStarting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:36 . Memory (MB): peak = 342.422 ; gain = 84.371
2default:default
Ó
synthesizing module '%s'638*oasys2
Network2default:default2Ç
lC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Network.v2default:default2
92default:default8@Z8-638
ã
synthesizing module '%s'638*oasys2
	clk_wiz_02default:default2ù
ÜC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.runs/synth_1/.Xil/Vivado-6936-KOWALSIF-1/realtime/clk_wiz_0_stub.v2default:default2
62default:default8@Z8-638
∆
%done synthesizing module '%s' (%s#%s)256*oasys2
	clk_wiz_02default:default2
12default:default2
12default:default2ù
ÜC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.runs/synth_1/.Xil/Vivado-6936-KOWALSIF-1/realtime/clk_wiz_0_stub.v2default:default2
62default:default8@Z8-256
Ö
synthesizing module '%s'638*oasys2&
Network_Controller2default:default2ç
wC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Network_Controller.v2default:default2
212default:default8@Z8-638
ò
8referenced signal '%s' should be on the sensitivity list567*oasys2
layer2default:default2ç
wC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Network_Controller.v2default:default2
422default:default8@Z8-567
‡
default block is never used226*oasys2ç
wC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Network_Controller.v2default:default2
582default:default8@Z8-226
¿
%done synthesizing module '%s' (%s#%s)256*oasys2&
Network_Controller2default:default2
22default:default2
12default:default2ç
wC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Network_Controller.v2default:default2
212default:default8@Z8-256
¯
synthesizing module '%s'638*oasys2
DataRegBank2default:default2à
rC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v2default:default2
92default:default8@Z8-638
€
default block is never used226*oasys2à
rC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v2default:default2
172default:default8@Z8-226
≥
%done synthesizing module '%s' (%s#%s)256*oasys2
DataRegBank2default:default2
32default:default2
12default:default2à
rC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v2default:default2
92default:default8@Z8-256
ı
synthesizing module '%s'638*oasys2

NeuralUnit2default:default2Ü
pC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Neural_Unit.v2default:default2
92default:default8@Z8-638
¸
synthesizing module '%s'638*oasys2!
WeightRegBank2default:default2ä
tC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v2default:default2
92default:default8@Z8-638
›
default block is never used226*oasys2ä
tC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v2default:default2
172default:default8@Z8-226
∑
%done synthesizing module '%s' (%s#%s)256*oasys2!
WeightRegBank2default:default2
42default:default2
12default:default2ä
tC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v2default:default2
92default:default8@Z8-256
É
synthesizing module '%s'638*oasys2%
Elliot_Activation2default:default2å
vC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Elliot_Activation.v2default:default2
232default:default8@Z8-638
G
%s*synth28
$	Parameter s bound to: 8'b00000001 
2default:default
˜
synthesizing module '%s'638*oasys2
Denominator2default:default2Ü
pC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Denominator.v2default:default2
232default:default8@Z8-638
≤
%done synthesizing module '%s' (%s#%s)256*oasys2
Denominator2default:default2
52default:default2
12default:default2Ü
pC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Denominator.v2default:default2
232default:default8@Z8-256
ã
synthesizing module '%s'638*oasys2)
Divisor_non_restoring2default:default2ê
zC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v2default:default2
232default:default8@Z8-638
∆
%done synthesizing module '%s' (%s#%s)256*oasys2)
Divisor_non_restoring2default:default2
62default:default2
12default:default2ê
zC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v2default:default2
232default:default8@Z8-256
æ
%done synthesizing module '%s' (%s#%s)256*oasys2%
Elliot_Activation2default:default2
72default:default2
12default:default2å
vC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Elliot_Activation.v2default:default2
232default:default8@Z8-256
ı
synthesizing module '%s'638*oasys2
MultiSum2default:default2á
qC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v2default:default2
102default:default8@Z8-638
∞
%done synthesizing module '%s' (%s#%s)256*oasys2
MultiSum2default:default2
82default:default2
12default:default2á
qC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v2default:default2
102default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2
LayerMux2default:default2É
mC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/LayerMux.v2default:default2
232default:default8@Z8-638
÷
default block is never used226*oasys2É
mC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/LayerMux.v2default:default2
342default:default8@Z8-226
¨
%done synthesizing module '%s' (%s#%s)256*oasys2
LayerMux2default:default2
92default:default2
12default:default2É
mC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/LayerMux.v2default:default2
232default:default8@Z8-256
Ô
synthesizing module '%s'638*oasys2
Shifter2default:default2Ç
lC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Shifter.v2default:default2
192default:default8@Z8-638
´
%done synthesizing module '%s' (%s#%s)256*oasys2
Shifter2default:default2
102default:default2
12default:default2Ç
lC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Shifter.v2default:default2
192default:default8@Z8-256
±
%done synthesizing module '%s' (%s#%s)256*oasys2

NeuralUnit2default:default2
112default:default2
12default:default2Ü
pC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Neural_Unit.v2default:default2
92default:default8@Z8-256
ı
synthesizing module '%s'638*oasys2

MassAnd_py2default:default2Ö
oC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/MassAnd_py.v2default:default2
102default:default8@Z8-638
¸
synthesizing module '%s'638*oasys2"
ClockedOneShot2default:default2â
sC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ClockedOneShot.v2default:default2
62default:default8@Z8-638
R
%s*synth2C
/	Parameter State0 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter State1 bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter State2 bound to: 2 - type: integer 
2default:default
R
%s*synth2C
/	Parameter State3 bound to: 3 - type: integer 
2default:default
∏
%done synthesizing module '%s' (%s#%s)256*oasys2"
ClockedOneShot2default:default2
122default:default2
12default:default2â
sC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ClockedOneShot.v2default:default2
62default:default8@Z8-256
¨
0Net %s in module/entity %s does not have driver.3422*oasys2
andDone2default:default2

MassAnd_py2default:default2Ö
oC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/MassAnd_py.v2default:default2
212default:default8@Z8-3848
™
0Net %s in module/entity %s does not have driver.3422*oasys2
reset2default:default2

MassAnd_py2default:default2Ö
oC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/MassAnd_py.v2default:default2
212default:default8@Z8-3848
±
%done synthesizing module '%s' (%s#%s)256*oasys2

MassAnd_py2default:default2
132default:default2
12default:default2Ö
oC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/MassAnd_py.v2default:default2
102default:default8@Z8-256

synthesizing module '%s'638*oasys2
	RAMMux_py2default:default2Å
kC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/RAMMux.v2default:default2
102default:default8@Z8-638
¨
%done synthesizing module '%s' (%s#%s)256*oasys2
	RAMMux_py2default:default2
142default:default2
12default:default2Å
kC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/RAMMux.v2default:default2
102default:default8@Z8-256
ı
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
22default:default2
unit_sel2default:default2
32default:default2
	RAMMux_py2default:default2Ç
lC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Network.v2default:default2
432default:default8@Z8-689
ˇ
synthesizing module '%s'638*oasys2#
RAM_Read_Driver2default:default2ä
tC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v2default:default2
102default:default8@Z8-638
ï
8referenced signal '%s' should be on the sensitivity list567*oasys2
layer2default:default2ä
tC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v2default:default2
252default:default8@Z8-567
õ
8referenced signal '%s' should be on the sensitivity list567*oasys2
RAM_address2default:default2ä
tC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v2default:default2
252default:default8@Z8-567
ò
8referenced signal '%s' should be on the sensitivity list567*oasys2
unit_sel2default:default2ä
tC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v2default:default2
252default:default8@Z8-567
ú
8referenced signal '%s' should be on the sensitivity list567*oasys2 
unit_address2default:default2ä
tC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v2default:default2
252default:default8@Z8-567
ï
8referenced signal '%s' should be on the sensitivity list567*oasys2
count2default:default2ä
tC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v2default:default2
252default:default8@Z8-567
ô
8referenced signal '%s' should be on the sensitivity list567*oasys2
	unitcount2default:default2ä
tC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v2default:default2
252default:default8@Z8-567
ª
%done synthesizing module '%s' (%s#%s)256*oasys2#
RAM_Read_Driver2default:default2
152default:default2
12default:default2ä
tC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v2default:default2
102default:default8@Z8-256
Ä
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
102default:default2
RAM_address2default:default2
322default:default2#
RAM_Read_Driver2default:default2Ç
lC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Network.v2default:default2
452default:default8@Z8-689
ı
synthesizing module '%s'638*oasys2

ram_access2default:default2Ö
oC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ram_access.v2default:default2
232default:default8@Z8-638
ˇ
synthesizing module '%s'638*oasys2
RAM2default:default2ó
ÄC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.runs/synth_1/.Xil/Vivado-6936-KOWALSIF-1/realtime/RAM_stub.v2default:default2
62default:default8@Z8-638
ª
%done synthesizing module '%s' (%s#%s)256*oasys2
RAM2default:default2
162default:default2
12default:default2ó
ÄC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.runs/synth_1/.Xil/Vivado-6936-KOWALSIF-1/realtime/RAM_stub.v2default:default2
62default:default8@Z8-256
±
%done synthesizing module '%s' (%s#%s)256*oasys2

ram_access2default:default2
172default:default2
12default:default2Ö
oC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ram_access.v2default:default2
232default:default8@Z8-256
˝
synthesizing module '%s'638*oasys2"
ROM_Controller2default:default2â
sC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ROM_Controller.v2default:default2
232default:default8@Z8-638
ä
synthesizing module '%s'638*oasys2)
DebouncerWithoutLatch2default:default2ê
zC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v2default:default2
92default:default8@Z8-638
R
%s*synth2C
/	Parameter State0 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter State1 bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter State2 bound to: 2 - type: integer 
2default:default
R
%s*synth2C
/	Parameter State3 bound to: 3 - type: integer 
2default:default
Ú
synthesizing module '%s'638*oasys2
	DelayLoop2default:default2Ñ
nC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/DelayLoop.v2default:default2
72default:default8@Z8-638
S
%s*synth2D
0	Parameter Divider bound to: 3 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter NumberOfBits bound to: 27 - type: integer 
2default:default
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2
	DelayLoop2default:default2
182default:default2
12default:default2Ñ
nC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/DelayLoop.v2default:default2
72default:default8@Z8-256
∆
%done synthesizing module '%s' (%s#%s)256*oasys2)
DebouncerWithoutLatch2default:default2
192default:default2
12default:default2ê
zC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v2default:default2
92default:default8@Z8-256
á
synthesizing module '%s'638*oasys2
rom_blk2default:default2õ
ÑC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.runs/synth_1/.Xil/Vivado-6936-KOWALSIF-1/realtime/rom_blk_stub.v2default:default2
62default:default8@Z8-638
√
%done synthesizing module '%s' (%s#%s)256*oasys2
rom_blk2default:default2
202default:default2
12default:default2õ
ÑC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.runs/synth_1/.Xil/Vivado-6936-KOWALSIF-1/realtime/rom_blk_stub.v2default:default2
62default:default8@Z8-256
‹
default block is never used226*oasys2â
sC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ROM_Controller.v2default:default2
512default:default8@Z8-226
ó
8referenced signal '%s' should be on the sensitivity list567*oasys2
rom_data2default:default2â
sC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ROM_Controller.v2default:default2
502default:default8@Z8-567
ó
8referenced signal '%s' should be on the sensitivity list567*oasys2
rom_addr2default:default2â
sC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ROM_Controller.v2default:default2
502default:default8@Z8-567
ñ
8referenced signal '%s' should be on the sensitivity list567*oasys2
address2default:default2â
sC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ROM_Controller.v2default:default2
502default:default8@Z8-567
ö
8referenced signal '%s' should be on the sensitivity list567*oasys2
currentUnit2default:default2â
sC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ROM_Controller.v2default:default2
502default:default8@Z8-567
ô
8referenced signal '%s' should be on the sensitivity list567*oasys2

rom_output2default:default2â
sC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ROM_Controller.v2default:default2
502default:default8@Z8-567
π
%done synthesizing module '%s' (%s#%s)256*oasys2"
ROM_Controller2default:default2
212default:default2
12default:default2â
sC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ROM_Controller.v2default:default2
232default:default8@Z8-256
™
%done synthesizing module '%s' (%s#%s)256*oasys2
Network2default:default2
222default:default2
12default:default2Ç
lC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Network.v2default:default2
92default:default8@Z8-256
ú
%s*synth2å
xFinished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:37 . Memory (MB): peak = 366.426 ; gain = 108.375
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
†
'tying undriven pin %s:%s to constant 0
3295*oasys2
shot2default:default2

InputPulse2default:default2Ö
oC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/MassAnd_py.v2default:default2
212default:default8@Z8-3295
õ
'tying undriven pin %s:%s to constant 0
3295*oasys2
shot2default:default2
Reset2default:default2Ö
oC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/MassAnd_py.v2default:default2
212default:default8@Z8-3295
è
Loading clock regions from %s
13*device2X
DC:/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml2default:defaultZ21-13
ê
Loading clock buffers from %s
11*device2Y
EC:/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml2default:defaultZ21-11
ê
&Loading clock placement rules from %s
318*place2P
<C:/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
é
)Loading package pin functions from %s...
17*device2L
8C:/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
å
Loading package from %s
16*device2[
GC:/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml2default:defaultZ21-16
É
Loading io standards from %s
15*device2M
9C:/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
5

Processing XDC Constraints
244*projectZ1-262
Ä
$Parsing XDC File [%s] for cell '%s'
848*designutils2†
ãC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.runs/synth_1/.Xil/Vivado-6936-KOWALSIF-1/dcp_3/clk_wiz_0_in_context.xdc2default:default2
clock2default:defaultZ20-848
â
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2†
ãC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.runs/synth_1/.Xil/Vivado-6936-KOWALSIF-1/dcp_3/clk_wiz_0_in_context.xdc2default:default2
clock2default:defaultZ20-847
©
Parsing XDC File [%s]
179*designutils2s
_C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.runs/synth_1/dont_touch.xdc2default:defaultZ20-179
≤
Finished Parsing XDC File [%s]
178*designutils2s
_C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.runs/synth_1/dont_touch.xdc2default:defaultZ20-178
™
Parsing XDC File [%s]
179*designutils2t
`C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.runs/synth_1/dont_buffer.xdc2default:defaultZ20-179
≥
Finished Parsing XDC File [%s]
178*designutils2t
`C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.runs/synth_1/dont_buffer.xdc2default:defaultZ20-178
?
&Completed Processing XDC Constraints

245*projectZ1-263
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-144
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
µ
%s*synth2•
êFinished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:58 . Memory (MB): peak = 491.699 ; gain = 233.648
2default:default
ù
%s*synth2ç
yFinished RTL Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:58 . Memory (MB): peak = 491.699 ; gain = 233.648
2default:default
ÿ
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2Ü
pC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Denominator.v2default:default2
332default:default8@Z8-3537
Ì
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
divisor_reg2default:default2
322default:default2
162default:default2ê
zC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v2default:default2
662default:default8@Z8-3936
Ÿ
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2á
qC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v2default:default2
192default:default8@Z8-3537
á
3inferred FSM for state register '%s' in module '%s'802*oasys2
	state_reg2default:default2
MultiSum2default:defaultZ8-802
é
3inferred FSM for state register '%s' in module '%s'802*oasys2
	state_reg2default:default2#
RAM_Read_Driver2default:defaultZ8-802
Ö
!inferring latch for variable '%s'327*oasys2
	layer_reg2default:default2ç
wC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Network_Controller.v2default:default2
442default:default8@Z8-327
∫
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
	state_reg2default:default2
one-hot2default:default2
MultiSum2default:defaultZ8-3354
¨
0Net %s in module/entity %s does not have driver.3422*oasys2
andDone2default:default2

MassAnd_py2default:default2Ö
oC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/MassAnd_py.v2default:default2
212default:default8@Z8-3848
™
0Net %s in module/entity %s does not have driver.3422*oasys2
reset2default:default2

MassAnd_py2default:default2Ö
oC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/MassAnd_py.v2default:default2
212default:default8@Z8-3848
¡
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
	state_reg2default:default2
one-hot2default:default2#
RAM_Read_Driver2default:defaultZ8-3354
à
!inferring latch for variable '%s'327*oasys2#
RAM_address_reg2default:default2ä
tC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v2default:default2
282default:default8@Z8-327
Ö
!inferring latch for variable '%s'327*oasys2 
unit_sel_reg2default:default2ä
tC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v2default:default2
292default:default8@Z8-327
â
!inferring latch for variable '%s'327*oasys2$
unit_address_reg2default:default2ä
tC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v2default:default2
302default:default8@Z8-327
Ç
!inferring latch for variable '%s'327*oasys2
	count_reg2default:default2ä
tC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v2default:default2
332default:default8@Z8-327
Ü
!inferring latch for variable '%s'327*oasys2!
unitcount_reg2default:default2ä
tC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v2default:default2
342default:default8@Z8-327
Ü
!inferring latch for variable '%s'327*oasys2"
rom_output_reg2default:default2â
sC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ROM_Controller.v2default:default2
582default:default8@Z8-327
É
!inferring latch for variable '%s'327*oasys2
address_reg2default:default2â
sC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ROM_Controller.v2default:default2
542default:default8@Z8-327
á
!inferring latch for variable '%s'327*oasys2#
currentUnit_reg2default:default2â
sC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ROM_Controller.v2default:default2
572default:default8@Z8-327
Ñ
!inferring latch for variable '%s'327*oasys2 
rom_addr_reg2default:default2â
sC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ROM_Controller.v2default:default2
532default:default8@Z8-327
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
y
%s*synth2j
VPart Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
2default:default
±
%s*synth2°
åFinished Loading Part and Timing Information : Time (s): cpu = 00:00:50 ; elapsed = 00:01:19 . Memory (MB): peak = 527.871 ; gain = 269.820
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 13    
2default:default
Q
%s*synth2B
.	   3 Input     16 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 4     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 36    
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 16    
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   5 Input     32 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 44    
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   3 Input      7 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   5 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   9 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   5 Input      2 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 29    
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 16    
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 27    
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 12    
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
3
%s*synth2$
Module Network 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module Network_Controller 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
7
%s*synth2(
Module DataRegBank 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 4     
2default:default
9
%s*synth2*
Module WeightRegBank 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 4     
2default:default
7
%s*synth2(
Module Denominator 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
A
%s*synth22
Module Divisor_non_restoring 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input     16 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
=
%s*synth2.
Module Elliot_Activation 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
Module MultiSum 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   5 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   5 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 3     
2default:default
4
%s*synth2%
Module LayerMux 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
3
%s*synth2$
Module Shifter 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
6
%s*synth2'
Module NeuralUnit 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
:
%s*synth2+
Module ClockedOneShot 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
6
%s*synth2'
Module MassAnd_py 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
5
%s*synth2&
Module RAMMux_py 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 4     
2default:default
;
%s*synth2,
Module RAM_Read_Driver 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   8 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   9 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
6
%s*synth2'
Module ram_access 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
5
%s*synth2&
Module DelayLoop 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
A
%s*synth22
Module DebouncerWithoutLatch 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
:
%s*synth2+
Module ROM_Controller 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 4     
2default:default
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[31] 2default:default2(
Elliot_Activation__12default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[30] 2default:default2(
Elliot_Activation__12default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[29] 2default:default2(
Elliot_Activation__12default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[28] 2default:default2(
Elliot_Activation__12default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[27] 2default:default2(
Elliot_Activation__12default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[26] 2default:default2(
Elliot_Activation__12default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[25] 2default:default2(
Elliot_Activation__12default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[24] 2default:default2(
Elliot_Activation__12default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[23] 2default:default2(
Elliot_Activation__12default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[22] 2default:default2(
Elliot_Activation__12default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[21] 2default:default2(
Elliot_Activation__12default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[20] 2default:default2(
Elliot_Activation__12default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[19] 2default:default2(
Elliot_Activation__12default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[18] 2default:default2(
Elliot_Activation__12default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[17] 2default:default2(
Elliot_Activation__12default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[16] 2default:default2(
Elliot_Activation__12default:defaultZ8-3332
Ì
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2)
denominator/denom_reg2default:default2
322default:default2
162default:default2Ü
pC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Denominator.v2default:default2
342default:default8@Z8-3936
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[31] 2default:default2(
Elliot_Activation__22default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[30] 2default:default2(
Elliot_Activation__22default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[29] 2default:default2(
Elliot_Activation__22default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[28] 2default:default2(
Elliot_Activation__22default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[27] 2default:default2(
Elliot_Activation__22default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[26] 2default:default2(
Elliot_Activation__22default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[25] 2default:default2(
Elliot_Activation__22default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[24] 2default:default2(
Elliot_Activation__22default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[23] 2default:default2(
Elliot_Activation__22default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[22] 2default:default2(
Elliot_Activation__22default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[21] 2default:default2(
Elliot_Activation__22default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[20] 2default:default2(
Elliot_Activation__22default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[19] 2default:default2(
Elliot_Activation__22default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[18] 2default:default2(
Elliot_Activation__22default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[17] 2default:default2(
Elliot_Activation__22default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[16] 2default:default2(
Elliot_Activation__22default:defaultZ8-3332
Ì
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2)
denominator/denom_reg2default:default2
322default:default2
162default:default2Ü
pC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Denominator.v2default:default2
342default:default8@Z8-3936
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[31] 2default:default2(
Elliot_Activation__32default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[30] 2default:default2(
Elliot_Activation__32default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[29] 2default:default2(
Elliot_Activation__32default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[28] 2default:default2(
Elliot_Activation__32default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[27] 2default:default2(
Elliot_Activation__32default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[26] 2default:default2(
Elliot_Activation__32default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[25] 2default:default2(
Elliot_Activation__32default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[24] 2default:default2(
Elliot_Activation__32default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[23] 2default:default2(
Elliot_Activation__32default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[22] 2default:default2(
Elliot_Activation__32default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[21] 2default:default2(
Elliot_Activation__32default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[20] 2default:default2(
Elliot_Activation__32default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[19] 2default:default2(
Elliot_Activation__32default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[18] 2default:default2(
Elliot_Activation__32default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[17] 2default:default2(
Elliot_Activation__32default:defaultZ8-3332
π
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[16] 2default:default2(
Elliot_Activation__32default:defaultZ8-3332
Ì
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2)
denominator/denom_reg2default:default2
322default:default2
162default:default2Ü
pC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Denominator.v2default:default2
342default:default8@Z8-3936
∂
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[31] 2default:default2%
Elliot_Activation2default:defaultZ8-3332
∂
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[30] 2default:default2%
Elliot_Activation2default:defaultZ8-3332
∂
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[29] 2default:default2%
Elliot_Activation2default:defaultZ8-3332
∂
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[28] 2default:default2%
Elliot_Activation2default:defaultZ8-3332
∂
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[27] 2default:default2%
Elliot_Activation2default:defaultZ8-3332
∂
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[26] 2default:default2%
Elliot_Activation2default:defaultZ8-3332
∂
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[25] 2default:default2%
Elliot_Activation2default:defaultZ8-3332
∂
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[24] 2default:default2%
Elliot_Activation2default:defaultZ8-3332
∂
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[23] 2default:default2%
Elliot_Activation2default:defaultZ8-3332
∂
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[22] 2default:default2%
Elliot_Activation2default:defaultZ8-3332
∂
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[21] 2default:default2%
Elliot_Activation2default:defaultZ8-3332
∂
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[20] 2default:default2%
Elliot_Activation2default:defaultZ8-3332
∂
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[19] 2default:default2%
Elliot_Activation2default:defaultZ8-3332
∂
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[18] 2default:default2%
Elliot_Activation2default:defaultZ8-3332
∂
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[17] 2default:default2%
Elliot_Activation2default:defaultZ8-3332
∂
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\denominator/denom_reg[16] 2default:default2%
Elliot_Activation2default:defaultZ8-3332
Ì
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2)
denominator/denom_reg2default:default2
322default:default2
162default:default2Ü
pC:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Denominator.v2default:default2
342default:default8@Z8-3936
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\weight0_reg[31] 2default:default2
	RAMMux_py2default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\weight0_reg[30] 2default:default2
	RAMMux_py2default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\weight0_reg[29] 2default:default2
	RAMMux_py2default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\weight0_reg[28] 2default:default2
	RAMMux_py2default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\weight0_reg[27] 2default:default2
	RAMMux_py2default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\weight0_reg[26] 2default:default2
	RAMMux_py2default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\weight0_reg[25] 2default:default2
	RAMMux_py2default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\weight0_reg[24] 2default:default2
	RAMMux_py2default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\weight0_reg[23] 2default:default2
	RAMMux_py2default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\weight0_reg[22] 2default:default2
	RAMMux_py2default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\weight0_reg[21] 2default:default2
	RAMMux_py2default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\weight0_reg[20] 2default:default2
	RAMMux_py2default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\weight0_reg[19] 2default:default2
	RAMMux_py2default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\weight0_reg[18] 2default:default2
	RAMMux_py2default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\weight0_reg[17] 2default:default2
	RAMMux_py2default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\weight0_reg[16] 2default:default2
	RAMMux_py2default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\weight0_reg[15] 2default:default2
	RAMMux_py2default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\weight0_reg[14] 2default:default2
	RAMMux_py2default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\weight0_reg[13] 2default:default2
	RAMMux_py2default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\weight0_reg[12] 2default:default2
	RAMMux_py2default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\weight0_reg[11] 2default:default2
	RAMMux_py2default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\weight0_reg[10] 2default:default2
	RAMMux_py2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\weight0_reg[9] 2default:default2
	RAMMux_py2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\weight0_reg[8] 2default:default2
	RAMMux_py2default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\weight1_reg[31] 2default:default2
	RAMMux_py2default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\weight1_reg[30] 2default:default2
	RAMMux_py2default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\weight1_reg[29] 2default:default2
	RAMMux_py2default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\weight1_reg[28] 2default:default2
	RAMMux_py2default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\weight1_reg[27] 2default:default2
	RAMMux_py2default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\weight1_reg[26] 2default:default2
	RAMMux_py2default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\weight1_reg[25] 2default:default2
	RAMMux_py2default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\weight1_reg[24] 2default:default2
	RAMMux_py2default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\weight1_reg[23] 2default:default2
	RAMMux_py2default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\weight1_reg[22] 2default:default2
	RAMMux_py2default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\weight1_reg[21] 2default:default2
	RAMMux_py2default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\weight1_reg[20] 2default:default2
	RAMMux_py2default:defaultZ8-3332
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33322default:default2
1002default:defaultZ17-14
©
%s*synth2ô
ÑFinished Cross Boundary Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:21 . Memory (MB): peak = 534.625 ; gain = 276.574
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
§
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2<
(\n0/elliot /\divisor/remainderhl_reg[0] 2default:defaultZ8-3333
§
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2<
(\n3/elliot /\divisor/remainderhl_reg[0] 2default:defaultZ8-3333
§
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2<
(\n1/elliot /\divisor/remainderhl_reg[0] 2default:defaultZ8-3333
§
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2<
(\n2/elliot /\divisor/remainderhl_reg[0] 2default:defaultZ8-3333
•
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)\n2/summer /i_0/\FSM_onehot_state_reg[5] 2default:defaultZ8-3333
•
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)\n1/summer /i_0/\FSM_onehot_state_reg[5] 2default:defaultZ8-3333
•
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)\n3/summer /i_0/\FSM_onehot_state_reg[5] 2default:defaultZ8-3333
•
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)\n0/summer /i_0/\FSM_onehot_state_reg[5] 2default:defaultZ8-3333
í
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2*
\a0/shot/State_reg[0] 2default:defaultZ8-3333
§
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2<
(\n0/elliot /\divisor/remainderlh_reg[0] 2default:defaultZ8-3333
§
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2<
(\n3/elliot /\divisor/remainderlh_reg[0] 2default:defaultZ8-3333
§
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2<
(\n1/elliot /\divisor/remainderlh_reg[0] 2default:defaultZ8-3333
§
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2<
(\n2/elliot /\divisor/remainderlh_reg[0] 2default:defaultZ8-3333
§
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2<
(\n0/elliot /\divisor/remainderhl_reg[1] 2default:defaultZ8-3333
§
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2<
(\n3/elliot /\divisor/remainderhl_reg[1] 2default:defaultZ8-3333
§
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2<
(\n1/elliot /\divisor/remainderhl_reg[1] 2default:defaultZ8-3333
§
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2<
(\n2/elliot /\divisor/remainderhl_reg[1] 2default:defaultZ8-3333
§
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2<
(\n0/elliot /\divisor/remainderlh_reg[1] 2default:defaultZ8-3333
§
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2<
(\n3/elliot /\divisor/remainderlh_reg[1] 2default:defaultZ8-3333
§
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2<
(\n1/elliot /\divisor/remainderlh_reg[1] 2default:defaultZ8-3333
§
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2<
(\n2/elliot /\divisor/remainderlh_reg[1] 2default:defaultZ8-3333
û
%s*synth2é
zFinished Area Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:41 . Memory (MB): peak = 561.453 ; gain = 303.402
2default:default
{
%s*synth2l
XINFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
2default:default
≠
%s*synth2ù
àFinished Applying XDC Timing Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:41 . Memory (MB): peak = 561.453 ; gain = 303.402
2default:default
†
%s*synth2ê
|Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:44 . Memory (MB): peak = 561.453 ; gain = 303.402
2default:default
ü
%s*synth2è
{Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:02:03 . Memory (MB): peak = 669.563 ; gain = 411.512
2default:default
D
%s*synth25
!Gated Clock Conversion mode: off
2default:default
ô
%s*synth2â
uFinished IO Insertion : Time (s): cpu = 00:01:34 ; elapsed = 00:02:04 . Memory (MB): peak = 669.563 ; gain = 411.512
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
™
%s*synth2ö
ÖFinished Renaming Generated Instances : Time (s): cpu = 00:01:34 ; elapsed = 00:02:04 . Memory (MB): peak = 669.563 ; gain = 411.512
2default:default
ß
%s*synth2ó
ÇFinished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:02:05 . Memory (MB): peak = 669.563 ; gain = 411.512
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
F
%s*synth27
#+------+--------------+----------+
2default:default
F
%s*synth27
#|      |BlackBox name |Instances |
2default:default
F
%s*synth27
#+------+--------------+----------+
2default:default
F
%s*synth27
#|1     |clk_wiz_0     |         1|
2default:default
F
%s*synth27
#|2     |RAM           |         1|
2default:default
F
%s*synth27
#|3     |rom_blk       |         1|
2default:default
F
%s*synth27
#+------+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
>
%s*synth2/
+------+----------+------+
2default:default
>
%s*synth2/
|      |Cell      |Count |
2default:default
>
%s*synth2/
+------+----------+------+
2default:default
>
%s*synth2/
|1     |RAM       |     1|
2default:default
>
%s*synth2/
|2     |clk_wiz_0 |     1|
2default:default
>
%s*synth2/
|3     |rom_blk   |     1|
2default:default
>
%s*synth2/
|4     |BUFG      |     1|
2default:default
>
%s*synth2/
|5     |CARRY4    |   151|
2default:default
>
%s*synth2/
|6     |INV       |     8|
2default:default
>
%s*synth2/
|7     |LUT1      |   358|
2default:default
>
%s*synth2/
|8     |LUT2      |   229|
2default:default
>
%s*synth2/
|9     |LUT3      |   292|
2default:default
>
%s*synth2/
|10    |LUT4      |   298|
2default:default
>
%s*synth2/
|11    |LUT5      |   385|
2default:default
>
%s*synth2/
|12    |LUT6      |  2891|
2default:default
>
%s*synth2/
|13    |FDRE      |  1532|
2default:default
>
%s*synth2/
|14    |FDSE      |     1|
2default:default
>
%s*synth2/
|15    |LD        |    63|
2default:default
>
%s*synth2/
|16    |LDC       |     2|
2default:default
>
%s*synth2/
|17    |IBUF      |     1|
2default:default
>
%s*synth2/
|18    |OBUF      |     2|
2default:default
>
%s*synth2/
+------+----------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
`
%s*synth2Q
=+------+------------------+-------------------------+------+
2default:default
`
%s*synth2Q
=|      |Instance          |Module                   |Cells |
2default:default
`
%s*synth2Q
=+------+------------------+-------------------------+------+
2default:default
`
%s*synth2Q
=|1     |top               |                         |  6280|
2default:default
`
%s*synth2Q
=|2     |  mux             |RAMMux_py                |    36|
2default:default
`
%s*synth2Q
=|3     |  n0              |NeuralUnit               |  1236|
2default:default
`
%s*synth2Q
=|4     |    elliot        |Elliot_Activation_24     |   336|
2default:default
`
%s*synth2Q
=|5     |      divisor     |Divisor_non_restoring_31 |   282|
2default:default
`
%s*synth2Q
=|6     |      denominator |Denominator_32           |    54|
2default:default
`
%s*synth2Q
=|7     |    summer        |MultiSum_25              |   212|
2default:default
`
%s*synth2Q
=|8     |    bank          |WeightRegBank_26         |   560|
2default:default
`
%s*synth2Q
=|9     |    shifter0      |Shifter_27               |    32|
2default:default
`
%s*synth2Q
=|10    |    shifter1      |Shifter_28               |    32|
2default:default
`
%s*synth2Q
=|11    |    shifter2      |Shifter_29               |    32|
2default:default
`
%s*synth2Q
=|12    |    shifter3      |Shifter_30               |    32|
2default:default
`
%s*synth2Q
=|13    |  n1              |NeuralUnit_0             |  1236|
2default:default
`
%s*synth2Q
=|14    |    elliot        |Elliot_Activation_15     |   336|
2default:default
`
%s*synth2Q
=|15    |      divisor     |Divisor_non_restoring_22 |   282|
2default:default
`
%s*synth2Q
=|16    |      denominator |Denominator_23           |    54|
2default:default
`
%s*synth2Q
=|17    |    summer        |MultiSum_16              |   212|
2default:default
`
%s*synth2Q
=|18    |    bank          |WeightRegBank_17         |   560|
2default:default
`
%s*synth2Q
=|19    |    shifter0      |Shifter_18               |    32|
2default:default
`
%s*synth2Q
=|20    |    shifter1      |Shifter_19               |    32|
2default:default
`
%s*synth2Q
=|21    |    shifter2      |Shifter_20               |    32|
2default:default
`
%s*synth2Q
=|22    |    shifter3      |Shifter_21               |    32|
2default:default
`
%s*synth2Q
=|23    |  n2              |NeuralUnit_1             |  1236|
2default:default
`
%s*synth2Q
=|24    |    elliot        |Elliot_Activation_6      |   336|
2default:default
`
%s*synth2Q
=|25    |      divisor     |Divisor_non_restoring_13 |   282|
2default:default
`
%s*synth2Q
=|26    |      denominator |Denominator_14           |    54|
2default:default
`
%s*synth2Q
=|27    |    summer        |MultiSum_7               |   212|
2default:default
`
%s*synth2Q
=|28    |    bank          |WeightRegBank_8          |   560|
2default:default
`
%s*synth2Q
=|29    |    shifter0      |Shifter_9                |    32|
2default:default
`
%s*synth2Q
=|30    |    shifter1      |Shifter_10               |    32|
2default:default
`
%s*synth2Q
=|31    |    shifter2      |Shifter_11               |    32|
2default:default
`
%s*synth2Q
=|32    |    shifter3      |Shifter_12               |    32|
2default:default
`
%s*synth2Q
=|33    |  bank            |DataRegBank              |   785|
2default:default
`
%s*synth2Q
=|34    |  n3              |NeuralUnit_2             |  1236|
2default:default
`
%s*synth2Q
=|35    |    elliot        |Elliot_Activation        |   336|
2default:default
`
%s*synth2Q
=|36    |      divisor     |Divisor_non_restoring    |   282|
2default:default
`
%s*synth2Q
=|37    |      denominator |Denominator              |    54|
2default:default
`
%s*synth2Q
=|38    |    summer        |MultiSum                 |   212|
2default:default
`
%s*synth2Q
=|39    |    bank          |WeightRegBank            |   560|
2default:default
`
%s*synth2Q
=|40    |    shifter0      |Shifter                  |    32|
2default:default
`
%s*synth2Q
=|41    |    shifter1      |Shifter_3                |    32|
2default:default
`
%s*synth2Q
=|42    |    shifter2      |Shifter_4                |    32|
2default:default
`
%s*synth2Q
=|43    |    shifter3      |Shifter_5                |    32|
2default:default
`
%s*synth2Q
=|44    |  reader          |RAM_Read_Driver          |   130|
2default:default
`
%s*synth2Q
=|45    |  ram             |ram_access               |    32|
2default:default
`
%s*synth2Q
=|46    |  rom             |ROM_Controller           |   336|
2default:default
`
%s*synth2Q
=|47    |    debounce      |DebouncerWithoutLatch    |    75|
2default:default
`
%s*synth2Q
=|48    |      Timer       |DelayLoop                |    69|
2default:default
`
%s*synth2Q
=|49    |    oneShot       |ClockedOneShot           |     5|
2default:default
`
%s*synth2Q
=|50    |  cont            |Network_Controller       |    11|
2default:default
`
%s*synth2Q
=+------+------------------+-------------------------+------+
2default:default
¶
%s*synth2ñ
ÅFinished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:02:05 . Memory (MB): peak = 669.563 ; gain = 411.512
2default:default
k
%s*synth2\
HSynthesis finished with 0 errors, 0 critical warnings and 321 warnings.
2default:default
£
%s*synth2ì
Synthesis Optimization Complete : Time (s): cpu = 00:01:35 ; elapsed = 00:02:05 . Memory (MB): peak = 669.563 ; gain = 411.512
2default:default
]
-Analyzing %s Unisim elements for replacement
17*netlist2
662default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
E
Pushed %s inverter(s).
98*opt2
3482default:defaultZ31-138
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-144
≤
!Unisim Transformation Summary:
%s111*project2v
b  A total of 65 instances were transformed.
  LD => LDCE: 63 instances
  LDC => LDCE: 2 instances
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
ø
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
902default:default2
1352default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
¸
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:01:562default:default2
00:02:042default:default2
796.3322default:default2
482.6992default:defaultZ17-268
<
%Done setting XDC timing constraints.
35*timingZ38-35

sreport_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 796.332 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Sun May 18 23:53:05 20142default:defaultZ17-206