<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1180" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1180{left:639px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t2_1180{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1180{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1180{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1180{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_1180{left:359px;bottom:842px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1180{left:69px;bottom:756px;letter-spacing:0.13px;}
#t8_1180{left:69px;bottom:733px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t9_1180{left:191px;bottom:733px;letter-spacing:-0.12px;word-spacing:-0.43px;}
#ta_1180{left:325px;bottom:733px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#tb_1180{left:69px;bottom:716px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#tc_1180{left:69px;bottom:700px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#td_1180{left:69px;bottom:683px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#te_1180{left:69px;bottom:658px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_1180{left:69px;bottom:642px;letter-spacing:-0.15px;word-spacing:-1.15px;}
#tg_1180{left:69px;bottom:625px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#th_1180{left:69px;bottom:608px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ti_1180{left:69px;bottom:571px;letter-spacing:0.13px;word-spacing:0.02px;}
#tj_1180{left:69px;bottom:546px;}
#tk_1180{left:95px;bottom:550px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tl_1180{left:95px;bottom:533px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tm_1180{left:95px;bottom:516px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tn_1180{left:69px;bottom:490px;}
#to_1180{left:95px;bottom:493px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#tp_1180{left:95px;bottom:477px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tq_1180{left:95px;bottom:460px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#tr_1180{left:95px;bottom:443px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_1180{left:69px;bottom:417px;}
#tt_1180{left:95px;bottom:420px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tu_1180{left:95px;bottom:403px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#tv_1180{left:95px;bottom:386px;letter-spacing:-0.14px;word-spacing:-1.29px;}
#tw_1180{left:95px;bottom:370px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tx_1180{left:69px;bottom:343px;}
#ty_1180{left:95px;bottom:347px;letter-spacing:-0.15px;word-spacing:-0.38px;}
#tz_1180{left:95px;bottom:330px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t10_1180{left:95px;bottom:313px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t11_1180{left:69px;bottom:289px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t12_1180{left:69px;bottom:266px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t13_1180{left:69px;bottom:229px;letter-spacing:0.13px;}
#t14_1180{left:69px;bottom:206px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t15_1180{left:69px;bottom:188px;letter-spacing:-0.12px;}
#t16_1180{left:69px;bottom:169px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t17_1180{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#t18_1180{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#t19_1180{left:389px;bottom:1065px;letter-spacing:-0.11px;}
#t1a_1180{left:389px;bottom:1050px;letter-spacing:-0.09px;}
#t1b_1180{left:427px;bottom:1065px;letter-spacing:-0.11px;}
#t1c_1180{left:427px;bottom:1050px;letter-spacing:-0.15px;}
#t1d_1180{left:501px;bottom:1065px;letter-spacing:-0.12px;}
#t1e_1180{left:501px;bottom:1050px;letter-spacing:-0.12px;}
#t1f_1180{left:501px;bottom:1034px;letter-spacing:-0.12px;}
#t1g_1180{left:572px;bottom:1065px;letter-spacing:-0.12px;}
#t1h_1180{left:74px;bottom:1011px;letter-spacing:-0.12px;}
#t1i_1180{left:74px;bottom:990px;letter-spacing:-0.15px;}
#t1j_1180{left:389px;bottom:1011px;letter-spacing:-0.12px;}
#t1k_1180{left:427px;bottom:1011px;letter-spacing:-0.13px;}
#t1l_1180{left:501px;bottom:1011px;letter-spacing:-0.16px;}
#t1m_1180{left:572px;bottom:1011px;letter-spacing:-0.12px;}
#t1n_1180{left:572px;bottom:995px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1o_1180{left:74px;bottom:967px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1p_1180{left:74px;bottom:946px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t1q_1180{left:389px;bottom:967px;letter-spacing:-0.12px;}
#t1r_1180{left:427px;bottom:967px;letter-spacing:-0.13px;}
#t1s_1180{left:501px;bottom:967px;letter-spacing:-0.19px;}
#t1t_1180{left:572px;bottom:967px;letter-spacing:-0.11px;}
#t1u_1180{left:572px;bottom:950px;letter-spacing:-0.14px;}
#t1v_1180{left:74px;bottom:923px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1w_1180{left:74px;bottom:901px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t1x_1180{left:389px;bottom:923px;letter-spacing:-0.12px;}
#t1y_1180{left:427px;bottom:923px;letter-spacing:-0.13px;}
#t1z_1180{left:501px;bottom:923px;letter-spacing:-0.19px;}
#t20_1180{left:572px;bottom:923px;letter-spacing:-0.11px;}
#t21_1180{left:572px;bottom:906px;letter-spacing:-0.13px;}
#t22_1180{left:90px;bottom:820px;letter-spacing:-0.14px;}
#t23_1180{left:203px;bottom:820px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t24_1180{left:381px;bottom:820px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t25_1180{left:557px;bottom:820px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t26_1180{left:730px;bottom:820px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t27_1180{left:99px;bottom:796px;letter-spacing:-0.18px;}
#t28_1180{left:192px;bottom:796px;letter-spacing:-0.13px;}
#t29_1180{left:372px;bottom:796px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2a_1180{left:578px;bottom:796px;letter-spacing:-0.16px;}
#t2b_1180{left:752px;bottom:796px;letter-spacing:-0.15px;}

.s1_1180{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1180{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1180{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1180{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1180{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1180{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s7_1180{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_1180{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_1180{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1180" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1180Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1180" style="-webkit-user-select: none;"><object width="935" height="1210" data="1180/1180.svg" type="image/svg+xml" id="pdf1180" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1180" class="t s1_1180">LDDQU—Load Unaligned Integer 128 Bits </span>
<span id="t2_1180" class="t s2_1180">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_1180" class="t s1_1180">3-584 </span><span id="t4_1180" class="t s1_1180">Vol. 2A </span>
<span id="t5_1180" class="t s3_1180">LDDQU—Load Unaligned Integer 128 Bits </span>
<span id="t6_1180" class="t s4_1180">Instruction Operand Encoding </span>
<span id="t7_1180" class="t s4_1180">Description </span>
<span id="t8_1180" class="t s5_1180">The instruction is </span><span id="t9_1180" class="t s6_1180">functionally similar </span><span id="ta_1180" class="t s5_1180">to (V)MOVDQU ymm/xmm, m256/m128 for loading from memory. That is: </span>
<span id="tb_1180" class="t s5_1180">32/16 bytes of data starting at an address specified by the source memory operand (second operand) are fetched </span>
<span id="tc_1180" class="t s5_1180">from memory and placed in a destination register (first operand). The source operand need not be aligned on a </span>
<span id="td_1180" class="t s5_1180">32/16-byte boundary. Up to 64/32 bytes may be loaded from memory; this is implementation dependent. </span>
<span id="te_1180" class="t s5_1180">This instruction may improve performance relative to (V)MOVDQU if the source operand crosses a cache line </span>
<span id="tf_1180" class="t s5_1180">boundary. In situations that require the data loaded by (V)LDDQU be modified and stored to the same location, use </span>
<span id="tg_1180" class="t s5_1180">(V)MOVDQU or (V)MOVDQA instead of (V)LDDQU. To move a double quadword to or from memory locations that </span>
<span id="th_1180" class="t s5_1180">are known to be aligned on 16-byte boundaries, use the (V)MOVDQA instruction. </span>
<span id="ti_1180" class="t s4_1180">Implementation Notes </span>
<span id="tj_1180" class="t s7_1180">• </span><span id="tk_1180" class="t s5_1180">If the source is aligned to a 32/16-byte boundary, based on the implementation, the 32/16 bytes may be </span>
<span id="tl_1180" class="t s5_1180">loaded more than once. For that reason, the usage of (V)LDDQU should be avoided when using uncached or </span>
<span id="tm_1180" class="t s5_1180">write-combining (WC) memory regions. For uncached or WC memory regions, keep using (V)MOVDQU. </span>
<span id="tn_1180" class="t s7_1180">• </span><span id="to_1180" class="t s5_1180">This instruction is a replacement for (V)MOVDQU (load) in situations where cache line splits significantly affect </span>
<span id="tp_1180" class="t s5_1180">performance. It should not be used in situations where store-load forwarding is performance critical. If </span>
<span id="tq_1180" class="t s5_1180">performance of store-load forwarding is critical to the application, use (V)MOVDQA store-load pairs when data </span>
<span id="tr_1180" class="t s5_1180">is 256/128-bit aligned or (V)MOVDQU store-load pairs when data is 256/128-bit unaligned. </span>
<span id="ts_1180" class="t s7_1180">• </span><span id="tt_1180" class="t s5_1180">If the memory address is not aligned on 32/16-byte boundary, some implementations may load up to 64/32 </span>
<span id="tu_1180" class="t s5_1180">bytes and return 32/16 bytes in the destination. Some processor implementations may issue multiple loads to </span>
<span id="tv_1180" class="t s5_1180">access the appropriate 32/16 bytes. Developers of multi-threaded or multi-processor software should be aware </span>
<span id="tw_1180" class="t s5_1180">that on these processors the loads will be performed in a non-atomic way. </span>
<span id="tx_1180" class="t s7_1180">• </span><span id="ty_1180" class="t s5_1180">If alignment checking is enabled (CR0.AM = 1, RFLAGS.AC = 1, and CPL = 3), an alignment-check exception </span>
<span id="tz_1180" class="t s5_1180">(#AC) may or may not be generated (depending on processor implementation) when the memory address is </span>
<span id="t10_1180" class="t s5_1180">not aligned on an 8-byte boundary. </span>
<span id="t11_1180" class="t s5_1180">In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15). </span>
<span id="t12_1180" class="t s5_1180">Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD. </span>
<span id="t13_1180" class="t s4_1180">Operation </span>
<span id="t14_1180" class="t s8_1180">LDDQU (128-bit Legacy SSE Version) </span>
<span id="t15_1180" class="t s9_1180">DEST[127:0] := SRC[127:0] </span>
<span id="t16_1180" class="t s9_1180">DEST[MAXVL-1:128] (Unmodified) </span>
<span id="t17_1180" class="t s8_1180">Opcode/ </span>
<span id="t18_1180" class="t s8_1180">Instruction </span>
<span id="t19_1180" class="t s8_1180">Op/ </span>
<span id="t1a_1180" class="t s8_1180">En </span>
<span id="t1b_1180" class="t s8_1180">64/32-bit </span>
<span id="t1c_1180" class="t s8_1180">Mode </span>
<span id="t1d_1180" class="t s8_1180">CPUID </span>
<span id="t1e_1180" class="t s8_1180">Feature </span>
<span id="t1f_1180" class="t s8_1180">Flag </span>
<span id="t1g_1180" class="t s8_1180">Description </span>
<span id="t1h_1180" class="t s9_1180">F2 0F F0 /r </span>
<span id="t1i_1180" class="t s9_1180">LDDQU xmm1, mem </span>
<span id="t1j_1180" class="t s9_1180">RM </span><span id="t1k_1180" class="t s9_1180">V/V </span><span id="t1l_1180" class="t s9_1180">SSE3 </span><span id="t1m_1180" class="t s9_1180">Load unaligned data from mem and return </span>
<span id="t1n_1180" class="t s9_1180">double quadword in xmm1. </span>
<span id="t1o_1180" class="t s9_1180">VEX.128.F2.0F.WIG F0 /r </span>
<span id="t1p_1180" class="t s9_1180">VLDDQU xmm1, m128 </span>
<span id="t1q_1180" class="t s9_1180">RM </span><span id="t1r_1180" class="t s9_1180">V/V </span><span id="t1s_1180" class="t s9_1180">AVX </span><span id="t1t_1180" class="t s9_1180">Load unaligned packed integer values from </span>
<span id="t1u_1180" class="t s9_1180">mem to xmm1. </span>
<span id="t1v_1180" class="t s9_1180">VEX.256.F2.0F.WIG F0 /r </span>
<span id="t1w_1180" class="t s9_1180">VLDDQU ymm1, m256 </span>
<span id="t1x_1180" class="t s9_1180">RM </span><span id="t1y_1180" class="t s9_1180">V/V </span><span id="t1z_1180" class="t s9_1180">AVX </span><span id="t20_1180" class="t s9_1180">Load unaligned packed integer values from </span>
<span id="t21_1180" class="t s9_1180">mem to ymm1. </span>
<span id="t22_1180" class="t s8_1180">Op/En </span><span id="t23_1180" class="t s8_1180">Operand 1 </span><span id="t24_1180" class="t s8_1180">Operand 2 </span><span id="t25_1180" class="t s8_1180">Operand 3 </span><span id="t26_1180" class="t s8_1180">Operand 4 </span>
<span id="t27_1180" class="t s9_1180">RM </span><span id="t28_1180" class="t s9_1180">ModRM:reg (w) </span><span id="t29_1180" class="t s9_1180">ModRM:r/m (r) </span><span id="t2a_1180" class="t s9_1180">N/A </span><span id="t2b_1180" class="t s9_1180">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
