
Loading design for application trce from file projetotinyqv_impl1.ncd.
Design name: uart_rx
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Wed Jan 07 19:48:36 2026

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ProjetoTinyQV_impl1.twr -gui -msgset C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/promote.xml ProjetoTinyQV_impl1.ncd ProjetoTinyQV_impl1.prf 
Design file:     projetotinyqv_impl1.ncd
Preference file: projetotinyqv_impl1.prf
Device,speed:    LFE5U-45F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "clk" 25.000000 MHz ;
            542 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 34.089ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cycle_counter_107__i3  (from clk_c +)
   Destination:    FF         Data in        recieved_data_i0_i2  (to clk_c +)
                   FF                        recieved_data_i0_i1

   Delay:               6.038ns  (24.3% logic, 75.7% route), 5 logic levels.

 Constraint Details:

      6.038ns physical path delay SLICE_5 to SLICE_14 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 34.089ns

 Physical Path Details:

      Data path SLICE_5 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R31C82C.CLK to     R31C82C.Q0 SLICE_5 (from clk_c)
ROUTE         7     0.844     R31C82C.Q0 to     R33C83A.C0 cycle_counter_3
CTOF_DEL    ---     0.236     R33C83A.C0 to     R33C83A.F0 SLICE_32
ROUTE         3     1.031     R33C83A.F0 to     R33C83A.B1 n847
CTOF_DEL    ---     0.236     R33C83A.B1 to     R33C83A.F1 SLICE_32
ROUTE         1     0.999     R33C83A.F1 to     R32C84D.B1 n851
CTOF_DEL    ---     0.236     R32C84D.B1 to     R32C84D.F1 SLICE_27
ROUTE         1     0.566     R32C84D.F1 to     R32C84C.A0 n861
CTOF_DEL    ---     0.236     R32C84C.A0 to     R32C84C.F0 SLICE_24
ROUTE         4     1.129     R32C84C.F0 to     R26C88C.CE uart_rx_data_7__N_83 (to clk_c)
                  --------
                    6.038   (24.3% logic, 75.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.627       P3.PADDI to    R31C82C.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.627       P3.PADDI to    R26C88C.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.089ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cycle_counter_107__i3  (from clk_c +)
   Destination:    FF         Data in        recieved_data_i0_i4  (to clk_c +)
                   FF                        recieved_data_i0_i3

   Delay:               6.038ns  (24.3% logic, 75.7% route), 5 logic levels.

 Constraint Details:

      6.038ns physical path delay SLICE_5 to SLICE_15 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 34.089ns

 Physical Path Details:

      Data path SLICE_5 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R31C82C.CLK to     R31C82C.Q0 SLICE_5 (from clk_c)
ROUTE         7     0.844     R31C82C.Q0 to     R33C83A.C0 cycle_counter_3
CTOF_DEL    ---     0.236     R33C83A.C0 to     R33C83A.F0 SLICE_32
ROUTE         3     1.031     R33C83A.F0 to     R33C83A.B1 n847
CTOF_DEL    ---     0.236     R33C83A.B1 to     R33C83A.F1 SLICE_32
ROUTE         1     0.999     R33C83A.F1 to     R32C84D.B1 n851
CTOF_DEL    ---     0.236     R32C84D.B1 to     R32C84D.F1 SLICE_27
ROUTE         1     0.566     R32C84D.F1 to     R32C84C.A0 n861
CTOF_DEL    ---     0.236     R32C84C.A0 to     R32C84C.F0 SLICE_24
ROUTE         4     1.129     R32C84C.F0 to     R26C88A.CE uart_rx_data_7__N_83 (to clk_c)
                  --------
                    6.038   (24.3% logic, 75.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.627       P3.PADDI to    R31C82C.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.627       P3.PADDI to    R26C88A.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.089ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cycle_counter_107__i3  (from clk_c +)
   Destination:    FF         Data in        recieved_data_i0_i6  (to clk_c +)
                   FF                        recieved_data_i0_i5

   Delay:               6.038ns  (24.3% logic, 75.7% route), 5 logic levels.

 Constraint Details:

      6.038ns physical path delay SLICE_5 to SLICE_16 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 34.089ns

 Physical Path Details:

      Data path SLICE_5 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R31C82C.CLK to     R31C82C.Q0 SLICE_5 (from clk_c)
ROUTE         7     0.844     R31C82C.Q0 to     R33C83A.C0 cycle_counter_3
CTOF_DEL    ---     0.236     R33C83A.C0 to     R33C83A.F0 SLICE_32
ROUTE         3     1.031     R33C83A.F0 to     R33C83A.B1 n847
CTOF_DEL    ---     0.236     R33C83A.B1 to     R33C83A.F1 SLICE_32
ROUTE         1     0.999     R33C83A.F1 to     R32C84D.B1 n851
CTOF_DEL    ---     0.236     R32C84D.B1 to     R32C84D.F1 SLICE_27
ROUTE         1     0.566     R32C84D.F1 to     R32C84C.A0 n861
CTOF_DEL    ---     0.236     R32C84C.A0 to     R32C84C.F0 SLICE_24
ROUTE         4     1.129     R32C84C.F0 to     R29C88B.CE uart_rx_data_7__N_83 (to clk_c)
                  --------
                    6.038   (24.3% logic, 75.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.627       P3.PADDI to    R31C82C.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.627       P3.PADDI to    R29C88B.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.089ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cycle_counter_107__i3  (from clk_c +)
   Destination:    FF         Data in        recieved_data_i0_i8  (to clk_c +)
                   FF                        recieved_data_i0_i7

   Delay:               6.038ns  (24.3% logic, 75.7% route), 5 logic levels.

 Constraint Details:

      6.038ns physical path delay SLICE_5 to SLICE_17 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 34.089ns

 Physical Path Details:

      Data path SLICE_5 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R31C82C.CLK to     R31C82C.Q0 SLICE_5 (from clk_c)
ROUTE         7     0.844     R31C82C.Q0 to     R33C83A.C0 cycle_counter_3
CTOF_DEL    ---     0.236     R33C83A.C0 to     R33C83A.F0 SLICE_32
ROUTE         3     1.031     R33C83A.F0 to     R33C83A.B1 n847
CTOF_DEL    ---     0.236     R33C83A.B1 to     R33C83A.F1 SLICE_32
ROUTE         1     0.999     R33C83A.F1 to     R32C84D.B1 n851
CTOF_DEL    ---     0.236     R32C84D.B1 to     R32C84D.F1 SLICE_27
ROUTE         1     0.566     R32C84D.F1 to     R32C84C.A0 n861
CTOF_DEL    ---     0.236     R32C84C.A0 to     R32C84C.F0 SLICE_24
ROUTE         4     1.129     R32C84C.F0 to     R29C88A.CE uart_rx_data_7__N_83 (to clk_c)
                  --------
                    6.038   (24.3% logic, 75.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.627       P3.PADDI to    R31C82C.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.627       P3.PADDI to    R29C88A.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.129ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cycle_counter_107__i10  (from clk_c +)
   Destination:    FF         Data in        recieved_data_i0_i2  (to clk_c +)
                   FF                        recieved_data_i0_i1

   Delay:               5.998ns  (24.4% logic, 75.6% route), 5 logic levels.

 Constraint Details:

      5.998ns physical path delay SLICE_2 to SLICE_14 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 34.129ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R31C83B.CLK to     R31C83B.Q1 SLICE_2 (from clk_c)
ROUTE         7     0.807     R31C83B.Q1 to     R33C83A.B0 cycle_counter_10
CTOF_DEL    ---     0.236     R33C83A.B0 to     R33C83A.F0 SLICE_32
ROUTE         3     1.031     R33C83A.F0 to     R33C83A.B1 n847
CTOF_DEL    ---     0.236     R33C83A.B1 to     R33C83A.F1 SLICE_32
ROUTE         1     0.999     R33C83A.F1 to     R32C84D.B1 n851
CTOF_DEL    ---     0.236     R32C84D.B1 to     R32C84D.F1 SLICE_27
ROUTE         1     0.566     R32C84D.F1 to     R32C84C.A0 n861
CTOF_DEL    ---     0.236     R32C84C.A0 to     R32C84C.F0 SLICE_24
ROUTE         4     1.129     R32C84C.F0 to     R26C88C.CE uart_rx_data_7__N_83 (to clk_c)
                  --------
                    5.998   (24.4% logic, 75.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.627       P3.PADDI to    R31C83B.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.627       P3.PADDI to    R26C88C.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.129ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cycle_counter_107__i10  (from clk_c +)
   Destination:    FF         Data in        recieved_data_i0_i4  (to clk_c +)
                   FF                        recieved_data_i0_i3

   Delay:               5.998ns  (24.4% logic, 75.6% route), 5 logic levels.

 Constraint Details:

      5.998ns physical path delay SLICE_2 to SLICE_15 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 34.129ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R31C83B.CLK to     R31C83B.Q1 SLICE_2 (from clk_c)
ROUTE         7     0.807     R31C83B.Q1 to     R33C83A.B0 cycle_counter_10
CTOF_DEL    ---     0.236     R33C83A.B0 to     R33C83A.F0 SLICE_32
ROUTE         3     1.031     R33C83A.F0 to     R33C83A.B1 n847
CTOF_DEL    ---     0.236     R33C83A.B1 to     R33C83A.F1 SLICE_32
ROUTE         1     0.999     R33C83A.F1 to     R32C84D.B1 n851
CTOF_DEL    ---     0.236     R32C84D.B1 to     R32C84D.F1 SLICE_27
ROUTE         1     0.566     R32C84D.F1 to     R32C84C.A0 n861
CTOF_DEL    ---     0.236     R32C84C.A0 to     R32C84C.F0 SLICE_24
ROUTE         4     1.129     R32C84C.F0 to     R26C88A.CE uart_rx_data_7__N_83 (to clk_c)
                  --------
                    5.998   (24.4% logic, 75.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.627       P3.PADDI to    R31C83B.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.627       P3.PADDI to    R26C88A.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.129ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cycle_counter_107__i10  (from clk_c +)
   Destination:    FF         Data in        recieved_data_i0_i6  (to clk_c +)
                   FF                        recieved_data_i0_i5

   Delay:               5.998ns  (24.4% logic, 75.6% route), 5 logic levels.

 Constraint Details:

      5.998ns physical path delay SLICE_2 to SLICE_16 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 34.129ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R31C83B.CLK to     R31C83B.Q1 SLICE_2 (from clk_c)
ROUTE         7     0.807     R31C83B.Q1 to     R33C83A.B0 cycle_counter_10
CTOF_DEL    ---     0.236     R33C83A.B0 to     R33C83A.F0 SLICE_32
ROUTE         3     1.031     R33C83A.F0 to     R33C83A.B1 n847
CTOF_DEL    ---     0.236     R33C83A.B1 to     R33C83A.F1 SLICE_32
ROUTE         1     0.999     R33C83A.F1 to     R32C84D.B1 n851
CTOF_DEL    ---     0.236     R32C84D.B1 to     R32C84D.F1 SLICE_27
ROUTE         1     0.566     R32C84D.F1 to     R32C84C.A0 n861
CTOF_DEL    ---     0.236     R32C84C.A0 to     R32C84C.F0 SLICE_24
ROUTE         4     1.129     R32C84C.F0 to     R29C88B.CE uart_rx_data_7__N_83 (to clk_c)
                  --------
                    5.998   (24.4% logic, 75.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.627       P3.PADDI to    R31C83B.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.627       P3.PADDI to    R29C88B.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.129ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cycle_counter_107__i10  (from clk_c +)
   Destination:    FF         Data in        recieved_data_i0_i8  (to clk_c +)
                   FF                        recieved_data_i0_i7

   Delay:               5.998ns  (24.4% logic, 75.6% route), 5 logic levels.

 Constraint Details:

      5.998ns physical path delay SLICE_2 to SLICE_17 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 34.129ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R31C83B.CLK to     R31C83B.Q1 SLICE_2 (from clk_c)
ROUTE         7     0.807     R31C83B.Q1 to     R33C83A.B0 cycle_counter_10
CTOF_DEL    ---     0.236     R33C83A.B0 to     R33C83A.F0 SLICE_32
ROUTE         3     1.031     R33C83A.F0 to     R33C83A.B1 n847
CTOF_DEL    ---     0.236     R33C83A.B1 to     R33C83A.F1 SLICE_32
ROUTE         1     0.999     R33C83A.F1 to     R32C84D.B1 n851
CTOF_DEL    ---     0.236     R32C84D.B1 to     R32C84D.F1 SLICE_27
ROUTE         1     0.566     R32C84D.F1 to     R32C84C.A0 n861
CTOF_DEL    ---     0.236     R32C84C.A0 to     R32C84C.F0 SLICE_24
ROUTE         4     1.129     R32C84C.F0 to     R29C88A.CE uart_rx_data_7__N_83 (to clk_c)
                  --------
                    5.998   (24.4% logic, 75.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.627       P3.PADDI to    R31C83B.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.627       P3.PADDI to    R29C88A.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.371ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cycle_counter_107__i0  (from clk_c +)
   Destination:    FF         Data in        cycle_counter_107__i6  (to clk_c +)
                   FF                        cycle_counter_107__i5

   Delay:               5.205ns  (28.2% logic, 71.8% route), 5 logic levels.

 Constraint Details:

      5.205ns physical path delay SLICE_7 to SLICE_4 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 34.371ns

 Physical Path Details:

      Data path SLICE_7 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R31C82A.CLK to     R31C82A.Q1 SLICE_7 (from clk_c)
ROUTE         3     0.841     R31C82A.Q1 to     R31C85A.C1 cycle_counter_0
CTOF_DEL    ---     0.236     R31C85A.C1 to     R31C85A.F1 SLICE_30
ROUTE         7     1.043     R31C85A.F1 to     R32C83A.B0 n1000
CTOF_DEL    ---     0.236     R32C83A.B0 to     R32C83A.F0 SLICE_26
ROUTE         1     0.193     R32C83A.F0 to     R32C83D.D0 n765
CTOF_DEL    ---     0.236     R32C83D.D0 to     R32C83D.F0 SLICE_18
ROUTE         2     0.614     R32C83D.F0 to     R32C85D.C1 n438
CTOF_DEL    ---     0.236     R32C85D.C1 to     R32C85D.F1 SLICE_29
ROUTE         8     1.048     R32C85D.F1 to    R31C82D.LSR n318 (to clk_c)
                  --------
                    5.205   (28.2% logic, 71.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.627       P3.PADDI to    R31C82A.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.627       P3.PADDI to    R31C82D.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.371ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cycle_counter_107__i0  (from clk_c +)
   Destination:    FF         Data in        cycle_counter_107__i4  (to clk_c +)
                   FF                        cycle_counter_107__i3

   Delay:               5.205ns  (28.2% logic, 71.8% route), 5 logic levels.

 Constraint Details:

      5.205ns physical path delay SLICE_7 to SLICE_5 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 34.371ns

 Physical Path Details:

      Data path SLICE_7 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R31C82A.CLK to     R31C82A.Q1 SLICE_7 (from clk_c)
ROUTE         3     0.841     R31C82A.Q1 to     R31C85A.C1 cycle_counter_0
CTOF_DEL    ---     0.236     R31C85A.C1 to     R31C85A.F1 SLICE_30
ROUTE         7     1.043     R31C85A.F1 to     R32C83A.B0 n1000
CTOF_DEL    ---     0.236     R32C83A.B0 to     R32C83A.F0 SLICE_26
ROUTE         1     0.193     R32C83A.F0 to     R32C83D.D0 n765
CTOF_DEL    ---     0.236     R32C83D.D0 to     R32C83D.F0 SLICE_18
ROUTE         2     0.614     R32C83D.F0 to     R32C85D.C1 n438
CTOF_DEL    ---     0.236     R32C85D.C1 to     R32C85D.F1 SLICE_29
ROUTE         8     1.048     R32C85D.F1 to    R31C82C.LSR n318 (to clk_c)
                  --------
                    5.205   (28.2% logic, 71.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.627       P3.PADDI to    R31C82A.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     2.627       P3.PADDI to    R31C82C.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

Report:  169.176MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 25.000000 MHz ;    |   25.000 MHz|  169.176 MHz|   5  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 18
   Covered under: FREQUENCY PORT "clk" 25.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 542 paths, 1 nets, and 273 connections (96.47% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Wed Jan 07 19:48:36 2026

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ProjetoTinyQV_impl1.twr -gui -msgset C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/promote.xml ProjetoTinyQV_impl1.ncd ProjetoTinyQV_impl1.prf 
Design file:     projetotinyqv_impl1.ncd
Preference file: projetotinyqv_impl1.prf
Device,speed:    LFE5U-45F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "clk" 25.000000 MHz ;
            542 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              recieved_data_i0_i2  (from clk_c +)
   Destination:    FF         Data in        recieved_data_i0_i1  (to clk_c +)

   Delay:               0.294ns  (55.4% logic, 44.6% route), 1 logic levels.

 Constraint Details:

      0.294ns physical path delay SLICE_14 to SLICE_14 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.176ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R26C88C.CLK to     R26C88C.Q1 SLICE_14 (from clk_c)
ROUTE         2     0.131     R26C88C.Q1 to     R26C88C.M0 uart_rx_data_c_1 (to clk_c)
                  --------
                    0.294   (55.4% logic, 44.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.787       P3.PADDI to    R26C88C.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.787       P3.PADDI to    R26C88C.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              recieved_data_i0_i4  (from clk_c +)
   Destination:    FF         Data in        recieved_data_i0_i3  (to clk_c +)

   Delay:               0.294ns  (55.4% logic, 44.6% route), 1 logic levels.

 Constraint Details:

      0.294ns physical path delay SLICE_15 to SLICE_15 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.176ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R26C88A.CLK to     R26C88A.Q1 SLICE_15 (from clk_c)
ROUTE         2     0.131     R26C88A.Q1 to     R26C88A.M0 uart_rx_data_c_3 (to clk_c)
                  --------
                    0.294   (55.4% logic, 44.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.787       P3.PADDI to    R26C88A.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.787       P3.PADDI to    R26C88A.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              recieved_data_i0_i6  (from clk_c +)
   Destination:    FF         Data in        recieved_data_i0_i5  (to clk_c +)

   Delay:               0.294ns  (55.4% logic, 44.6% route), 1 logic levels.

 Constraint Details:

      0.294ns physical path delay SLICE_16 to SLICE_16 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.176ns

 Physical Path Details:

      Data path SLICE_16 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R29C88B.CLK to     R29C88B.Q1 SLICE_16 (from clk_c)
ROUTE         2     0.131     R29C88B.Q1 to     R29C88B.M0 uart_rx_data_c_5 (to clk_c)
                  --------
                    0.294   (55.4% logic, 44.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.787       P3.PADDI to    R29C88B.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.787       P3.PADDI to    R29C88B.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              recieved_data_i0_i3  (from clk_c +)
   Destination:    FF         Data in        recieved_data_i0_i2  (to clk_c +)

   Delay:               0.295ns  (55.6% logic, 44.4% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay SLICE_15 to SLICE_14 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R26C88A.CLK to     R26C88A.Q0 SLICE_15 (from clk_c)
ROUTE         2     0.131     R26C88A.Q0 to     R26C88C.M1 uart_rx_data_c_2 (to clk_c)
                  --------
                    0.295   (55.6% logic, 44.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.787       P3.PADDI to    R26C88A.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.787       P3.PADDI to    R26C88C.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              recieved_data_i0_i7  (from clk_c +)
   Destination:    FF         Data in        recieved_data_i0_i6  (to clk_c +)

   Delay:               0.295ns  (55.6% logic, 44.4% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay SLICE_17 to SLICE_16 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R29C88A.CLK to     R29C88A.Q0 SLICE_17 (from clk_c)
ROUTE         2     0.131     R29C88A.Q0 to     R29C88B.M1 uart_rx_data_c_6 (to clk_c)
                  --------
                    0.295   (55.6% logic, 44.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.787       P3.PADDI to    R29C88A.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.787       P3.PADDI to    R29C88B.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fsm_state__i2  (from clk_c +)
   Destination:    FF         Data in        fsm_state__i2  (to clk_c +)

   Delay:               0.300ns  (80.0% logic, 20.0% route), 2 logic levels.

 Constraint Details:

      0.300ns physical path delay SLICE_11 to SLICE_11 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.181ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R33C84B.CLK to     R33C84B.Q0 SLICE_11 (from clk_c)
ROUTE         9     0.060     R33C84B.Q0 to     R33C84B.D0 fsm_state_2
CTOF_DEL    ---     0.076     R33C84B.D0 to     R33C84B.F0 SLICE_11
ROUTE         1     0.000     R33C84B.F0 to    R33C84B.DI0 next_fsm_state_3_N_51_2 (to clk_c)
                  --------
                    0.300   (80.0% logic, 20.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.787       P3.PADDI to    R33C84B.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.787       P3.PADDI to    R33C84B.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.193ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fsm_state__i3  (from clk_c +)
   Destination:    FF         Data in        fsm_state__i3  (to clk_c +)

   Delay:               0.312ns  (76.9% logic, 23.1% route), 2 logic levels.

 Constraint Details:

      0.312ns physical path delay SLICE_12 to SLICE_12 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.193ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R33C85D.CLK to     R33C85D.Q0 SLICE_12 (from clk_c)
ROUTE         8     0.072     R33C85D.Q0 to     R33C85D.C0 fsm_state_3
CTOF_DEL    ---     0.076     R33C85D.C0 to     R33C85D.F0 SLICE_12
ROUTE         1     0.000     R33C85D.F0 to    R33C85D.DI0 next_fsm_state_3 (to clk_c)
                  --------
                    0.312   (76.9% logic, 23.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.787       P3.PADDI to    R33C85D.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.787       P3.PADDI to    R33C85D.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.194ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fsm_state__i1  (from clk_c +)
   Destination:    FF         Data in        fsm_state__i1  (to clk_c +)

   Delay:               0.313ns  (76.7% logic, 23.3% route), 2 logic levels.

 Constraint Details:

      0.313ns physical path delay SLICE_10 to SLICE_10 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.194ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R32C85C.CLK to     R32C85C.Q0 SLICE_10 (from clk_c)
ROUTE        12     0.073     R32C85C.Q0 to     R32C85C.C0 fsm_state_1
CTOF_DEL    ---     0.076     R32C85C.C0 to     R32C85C.F0 SLICE_10
ROUTE         1     0.000     R32C85C.F0 to    R32C85C.DI0 next_fsm_state_1 (to clk_c)
                  --------
                    0.313   (76.7% logic, 23.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.787       P3.PADDI to    R32C85C.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.787       P3.PADDI to    R32C85C.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.264ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fsm_state__i1  (from clk_c +)
   Destination:    FF         Data in        uart_rts_48  (to clk_c +)

   Delay:               0.383ns  (62.7% logic, 37.3% route), 2 logic levels.

 Constraint Details:

      0.383ns physical path delay SLICE_10 to SLICE_13 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.264ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R32C85C.CLK to     R32C85C.Q0 SLICE_10 (from clk_c)
ROUTE        12     0.143     R32C85C.Q0 to     R33C85C.D0 fsm_state_1
CTOF_DEL    ---     0.076     R33C85C.D0 to     R33C85C.F0 SLICE_13
ROUTE         1     0.000     R33C85C.F0 to    R33C85C.DI0 n1003 (to clk_c)
                  --------
                    0.383   (62.7% logic, 37.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.787       P3.PADDI to    R32C85C.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.787       P3.PADDI to    R33C85C.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              recieved_data_i0_i8  (from clk_c +)
   Destination:    FF         Data in        recieved_data_i0_i7  (to clk_c +)

   Delay:               0.394ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.394ns physical path delay SLICE_17 to SLICE_17 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R29C88A.CLK to     R29C88A.Q1 SLICE_17 (from clk_c)
ROUTE         2     0.231     R29C88A.Q1 to     R29C88A.M0 uart_rx_data_c_7 (to clk_c)
                  --------
                    0.394   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.787       P3.PADDI to    R29C88A.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        18     0.787       P3.PADDI to    R29C88A.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 25.000000 MHz ;    |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 18
   Covered under: FREQUENCY PORT "clk" 25.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 542 paths, 1 nets, and 273 connections (96.47% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

