Analysis & Synthesis report for verin
Fri Dec 06 11:10:38 2024
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 19. Source assignments for SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_r:the_SOPC_verin_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 20. Source assignments for SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_register_bank_a_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 21. Source assignments for SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_register_bank_b_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 22. Source assignments for SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 23. Source assignments for SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem:the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem|SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram_module:SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 24. Source assignments for SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 25. Source assignments for SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 26. Source assignments for SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 27. Source assignments for SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 28. Source assignments for SOPC_verin:inst|SOPC_verin_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_teh1:auto_generated
 29. Source assignments for SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_demux:cmd_demux
 30. Source assignments for SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_demux:cmd_demux_001
 31. Source assignments for SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_demux:rsp_demux
 32. Source assignments for SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_demux:rsp_demux_001
 33. Source assignments for SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_demux:rsp_demux_002
 34. Source assignments for SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_demux:rsp_demux_003
 35. Source assignments for SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_demux:rsp_demux_004
 36. Source assignments for SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_demux:rsp_demux_005
 37. Source assignments for SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_demux:rsp_demux_006
 38. Source assignments for SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller
 39. Source assignments for SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 40. Source assignments for SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 41. Source assignments for SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001
 42. Source assignments for SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 43. Source assignments for SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 44. Source assignments for sld_signaltap:auto_signaltap_0
 45. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w|scfifo:wfifo
 46. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_r:the_SOPC_verin_jtag_uart_0_scfifo_r|scfifo:rfifo
 47. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_register_bank_a_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_a
 48. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_register_bank_a_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 49. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_register_bank_b_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_b
 50. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_register_bank_b_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 51. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 52. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem:the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem|SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram_module:SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram
 53. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem:the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem|SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram_module:SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 54. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 55. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 56. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 57. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 58. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SOPC_verin_nios2_gen2_0_cpu_debug_slave_phy
 59. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_onchip_memory2_0:onchip_memory2_0
 60. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 61. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 62. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 63. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 64. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gestion_verin_0_avalon_slave_0_translator
 65. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_1_control_slave_translator
 66. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 67. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 68. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator
 69. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator
 70. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 71. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 72. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
 73. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 74. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
 75. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gestion_verin_0_avalon_slave_0_agent
 76. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gestion_verin_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 77. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gestion_verin_0_avalon_slave_0_agent_rsp_fifo
 78. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_1_control_slave_agent
 79. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 80. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo
 81. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
 82. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 83. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
 84. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 85. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 86. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 87. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent
 88. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 89. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo
 90. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent
 91. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 92. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo
 93. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_router:router|SOPC_verin_mm_interconnect_0_router_default_decode:the_default_decode
 94. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_router:router_001|SOPC_verin_mm_interconnect_0_router_default_decode:the_default_decode
 95. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_router_002:router_002|SOPC_verin_mm_interconnect_0_router_002_default_decode:the_default_decode
 96. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_router_002:router_003|SOPC_verin_mm_interconnect_0_router_002_default_decode:the_default_decode
 97. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_router_002:router_004|SOPC_verin_mm_interconnect_0_router_002_default_decode:the_default_decode
 98. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_router_002:router_005|SOPC_verin_mm_interconnect_0_router_002_default_decode:the_default_decode
 99. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_router_002:router_006|SOPC_verin_mm_interconnect_0_router_002_default_decode:the_default_decode
100. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_router_002:router_007|SOPC_verin_mm_interconnect_0_router_002_default_decode:the_default_decode
101. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_router_002:router_008|SOPC_verin_mm_interconnect_0_router_002_default_decode:the_default_decode
102. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
103. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
104. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
105. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
106. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
107. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
108. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
109. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
110. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
111. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
112. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb
113. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
114. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb
115. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
116. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
117. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
118. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
119. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
120. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
121. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
122. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
123. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
124. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
125. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
126. Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
127. Parameter Settings for User Entity Instance: SOPC_verin:inst|sopc_verin_rst_controller:rst_controller
128. Parameter Settings for User Entity Instance: SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller
129. Parameter Settings for User Entity Instance: SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
130. Parameter Settings for User Entity Instance: SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
131. Parameter Settings for User Entity Instance: SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001
132. Parameter Settings for User Entity Instance: SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001
133. Parameter Settings for User Entity Instance: SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
134. Parameter Settings for User Entity Instance: SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
135. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
136. Parameter Settings for Inferred Entity Instance: SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_mult:Mult0
137. Parameter Settings for Inferred Entity Instance: SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_divide:Div1
138. Parameter Settings for Inferred Entity Instance: SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_divide:Div0
139. scfifo Parameter Settings by Entity Instance
140. altsyncram Parameter Settings by Entity Instance
141. lpm_mult Parameter Settings by Entity Instance
142. Port Connectivity Checks: "SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
143. Port Connectivity Checks: "SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001"
144. Port Connectivity Checks: "SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001"
145. Port Connectivity Checks: "SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
146. Port Connectivity Checks: "SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller"
147. Port Connectivity Checks: "SOPC_verin:inst|sopc_verin_rst_controller:rst_controller"
148. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
149. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
150. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_router_002:router_002|SOPC_verin_mm_interconnect_0_router_002_default_decode:the_default_decode"
151. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_router:router|SOPC_verin_mm_interconnect_0_router_default_decode:the_default_decode"
152. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo"
153. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent"
154. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo"
155. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent"
156. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
157. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
158. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
159. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
160. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo"
161. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_1_control_slave_agent"
162. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gestion_verin_0_avalon_slave_0_agent_rsp_fifo"
163. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gestion_verin_0_avalon_slave_0_agent"
164. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
165. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
166. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
167. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
168. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator"
169. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator"
170. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
171. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
172. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_1_control_slave_translator"
173. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gestion_verin_0_avalon_slave_0_translator"
174. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
175. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
176. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
177. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_onchip_memory2_0:onchip_memory2_0"
178. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SOPC_verin_nios2_gen2_0_cpu_debug_slave_phy"
179. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
180. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
181. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_pib:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_pib"
182. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
183. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dtrace:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dtrace|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_td_mode:SOPC_verin_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
184. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_itrace:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_itrace"
185. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dbrk:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dbrk"
186. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_xbrk:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_xbrk"
187. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug"
188. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci"
189. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_test_bench:the_SOPC_verin_nios2_gen2_0_cpu_test_bench"
190. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0"
191. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic"
192. Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0"
193. Port Connectivity Checks: "SOPC_verin:inst|top_system:gestion_verin_0|Gestion_Avalon:Gestion_Avalon"
194. Signal Tap Logic Analyzer Settings
195. Post-Synthesis Netlist Statistics for Top Partition
196. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
197. Elapsed Time Per Partition
198. Connections to In-System Debugging Instance "auto_signaltap_0"
199. Analysis & Synthesis Messages
200. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 06 11:10:38 2024       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; verin                                       ;
; Top-level Entity Name              ; bloc_gestion_verin                          ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,630                                       ;
;     Total combinational functions  ; 3,864                                       ;
;     Dedicated logic registers      ; 1,956                                       ;
; Total registers                    ; 1956                                        ;
; Total pins                         ; 6                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 244,992                                     ;
; Embedded Multiplier 9-bit elements ; 2                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; bloc_gestion_verin ; verin              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                      ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------+
; PWM.vhd                                                            ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd                                                                                           ;             ;
; controle_butees.vhd                                                ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/18.0/BE/Verin/controle_butees.vhd                                                                               ;             ;
; Gestion_ADC.vhd                                                    ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/18.0/BE/Verin/Gestion_ADC.vhd                                                                                   ;             ;
; Gestion_Avalon.vhd                                                 ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/18.0/BE/Verin/Gestion_Avalon.vhd                                                                                ;             ;
; top_system.vhd                                                     ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/18.0/BE/Verin/top_system.vhd                                                                                    ;             ;
; bloc_gestion_verin.bdf                                             ; yes             ; User Block Diagram/Schematic File            ; C:/intelFPGA_lite/18.0/BE/Verin/bloc_gestion_verin.bdf                                                                            ;             ;
; sopc_verin.vhd                                                     ; yes             ; Auto-Found VHDL File                         ; c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/sopc_verin.vhd                                                               ;             ;
; sopc_verin_jtag_uart_0.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_jtag_uart_0.v                                          ;             ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf                                                                 ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_regfifo.inc                                                              ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                               ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                               ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fffifo.inc                                                               ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                               ;             ;
; aglobal180.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                                             ;             ;
; db/scfifo_jr21.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/BE/Verin/db/scfifo_jr21.tdf                                                                                ;             ;
; db/a_dpfifo_l011.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/BE/Verin/db/a_dpfifo_l011.tdf                                                                              ;             ;
; db/a_fefifo_7cf.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/BE/Verin/db/a_fefifo_7cf.tdf                                                                               ;             ;
; db/cntr_do7.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/BE/Verin/db/cntr_do7.tdf                                                                                   ;             ;
; db/altsyncram_nio1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/BE/Verin/db/altsyncram_nio1.tdf                                                                            ;             ;
; db/cntr_1ob.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/BE/Verin/db/cntr_1ob.tdf                                                                                   ;             ;
; alt_jtag_atlantic.v                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                          ;             ;
; sopc_verin_nios2_gen2_0.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0.v                                         ;             ;
; sopc_verin_nios2_gen2_0_cpu.v                                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v                                     ;             ;
; sopc_verin_nios2_gen2_0_cpu_test_bench.v                           ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu_test_bench.v                          ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                                             ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                      ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                                             ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                              ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                                                 ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                                                                 ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                                               ;             ;
; db/altsyncram_6mc1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/BE/Verin/db/altsyncram_6mc1.tdf                                                                            ;             ;
; altera_std_synchronizer.v                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                  ;             ;
; db/altsyncram_ac71.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/BE/Verin/db/altsyncram_ac71.tdf                                                                            ;             ;
; sopc_verin_nios2_gen2_0_cpu_debug_slave_wrapper.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ;             ;
; sopc_verin_nios2_gen2_0_cpu_debug_slave_tck.v                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu_debug_slave_tck.v                     ;             ;
; sopc_verin_nios2_gen2_0_cpu_debug_slave_sysclk.v                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ;             ;
; sld_virtual_jtag_basic.v                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                   ;             ;
; sopc_verin_onchip_memory2_0.v                                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_onchip_memory2_0.v                                     ;             ;
; db/altsyncram_teh1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/BE/Verin/db/altsyncram_teh1.tdf                                                                            ;             ;
; SOPC_verin_onchip_memory2_0.hex                                    ; yes             ; Auto-Found Memory Initialization File        ; c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/SOPC_verin_onchip_memory2_0.hex                                   ;             ;
; sopc_verin_pio_0.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_pio_0.v                                                ;             ;
; sopc_verin_pio_1.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_pio_1.v                                                ;             ;
; sopc_verin_sysid_qsys_1.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_sysid_qsys_1.v                                         ;             ;
; sopc_verin_mm_interconnect_0.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0.v                                    ;             ;
; altera_merlin_master_translator.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/altera_merlin_master_translator.sv                                ;             ;
; altera_merlin_slave_translator.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/altera_merlin_slave_translator.sv                                 ;             ;
; altera_merlin_master_agent.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/altera_merlin_master_agent.sv                                     ;             ;
; altera_merlin_slave_agent.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/altera_merlin_slave_agent.sv                                      ;             ;
; altera_merlin_burst_uncompressor.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/altera_merlin_burst_uncompressor.sv                               ;             ;
; altera_avalon_sc_fifo.v                                            ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/altera_avalon_sc_fifo.v                                           ;             ;
; sopc_verin_mm_interconnect_0_router.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_router.sv                            ;             ;
; sopc_verin_mm_interconnect_0_router_002.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_router_002.sv                        ;             ;
; sopc_verin_mm_interconnect_0_cmd_demux.sv                          ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_cmd_demux.sv                         ;             ;
; sopc_verin_mm_interconnect_0_cmd_mux.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_cmd_mux.sv                           ;             ;
; altera_merlin_arbitrator.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/altera_merlin_arbitrator.sv                                       ;             ;
; sopc_verin_mm_interconnect_0_rsp_demux.sv                          ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_rsp_demux.sv                         ;             ;
; sopc_verin_mm_interconnect_0_rsp_mux.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_rsp_mux.sv                           ;             ;
; sopc_verin_mm_interconnect_0_avalon_st_adapter.v                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_avalon_st_adapter.v                  ;             ;
; sopc_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv  ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ;             ;
; sopc_verin_irq_mapper.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_irq_mapper.sv                                          ;             ;
; sopc_verin_rst_controller.vhd                                      ; yes             ; Auto-Found VHDL File                         ; c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/sopc_verin_rst_controller.vhd                                                ;             ;
; altera_reset_controller.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/altera_reset_controller.v                                         ;             ;
; altera_reset_synchronizer.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/altera_reset_synchronizer.v                                       ;             ;
; sopc_verin_rst_controller_001.vhd                                  ; yes             ; Auto-Found VHDL File                         ; c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/sopc_verin_rst_controller_001.vhd                                            ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                          ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                     ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                        ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                           ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_constant.inc                                                           ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dffeea.inc                                                                 ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                              ;             ;
; sld_ela_trigger_flow_sel.tdf                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_sel.tdf                                               ;             ;
; db/sld_ela_trigger_flow_sel_9e31.tdf                               ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/BE/Verin/db/sld_ela_trigger_flow_sel_9e31.tdf                                                              ;             ;
; db/sld_reserved_verin_auto_signaltap_0_flow_mgr_e982.v             ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/intelFPGA_lite/18.0/BE/Verin/db/sld_reserved_verin_auto_signaltap_0_flow_mgr_e982.v                                            ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                     ;             ;
; db/altsyncram_gb24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/BE/Verin/db/altsyncram_gb24.tdf                                                                            ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.tdf                                                               ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/memmodes.inc                                                             ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                        ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.inc                                                             ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/muxlut.inc                                                                 ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/bypassff.inc                                                               ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift.inc                                                               ;             ;
; db/mux_vsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/BE/Verin/db/mux_vsc.tdf                                                                                    ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                             ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/declut.inc                                                                 ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.inc                                                            ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/BE/Verin/db/decode_dvf.tdf                                                                                 ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                            ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                            ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cmpconst.inc                                                               ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.inc                                                            ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                    ;             ;
; db/cntr_mgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/BE/Verin/db/cntr_mgi.tdf                                                                                   ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/BE/Verin/db/cmpr_rgc.tdf                                                                                   ;             ;
; db/cntr_m9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/BE/Verin/db/cntr_m9j.tdf                                                                                   ;             ;
; db/cntr_lgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/BE/Verin/db/cntr_lgi.tdf                                                                                   ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/BE/Verin/db/cntr_23j.tdf                                                                                   ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/BE/Verin/db/cmpr_ngc.tdf                                                                                   ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                ; altera_sld  ;
; db/ip/sldb0261355/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/18.0/BE/Verin/db/ip/sldb0261355/alt_sld_fab.v                                                                   ; alt_sld_fab ;
; db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/18.0/BE/Verin/db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab.v                                            ; alt_sld_fab ;
; db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/intelFPGA_lite/18.0/BE/Verin/db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; alt_sld_fab ;
; db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA_lite/18.0/BE/Verin/db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; alt_sld_fab ;
; db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/intelFPGA_lite/18.0/BE/Verin/db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; alt_sld_fab ;
; db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA_lite/18.0/BE/Verin/db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                           ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                               ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.inc                                                               ;             ;
; db/mult_7dt.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/BE/Verin/db/mult_7dt.tdf                                                                                   ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf                                                             ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/abs_divider.inc                                                            ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                                        ;             ;
; db/lpm_divide_jkm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/BE/Verin/db/lpm_divide_jkm.tdf                                                                             ;             ;
; db/sign_div_unsign_bnh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/BE/Verin/db/sign_div_unsign_bnh.tdf                                                                        ;             ;
; db/alt_u_div_aaf.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/BE/Verin/db/alt_u_div_aaf.tdf                                                                              ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/BE/Verin/db/add_sub_7pc.tdf                                                                                ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/BE/Verin/db/add_sub_8pc.tdf                                                                                ;             ;
; db/lpm_divide_mkm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/BE/Verin/db/lpm_divide_mkm.tdf                                                                             ;             ;
; db/sign_div_unsign_enh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/BE/Verin/db/sign_div_unsign_enh.tdf                                                                        ;             ;
; db/alt_u_div_gaf.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/BE/Verin/db/alt_u_div_gaf.tdf                                                                              ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 4,630     ;
;                                             ;           ;
; Total combinational functions               ; 3864      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1356      ;
;     -- 3 input functions                    ; 1782      ;
;     -- <=2 input functions                  ; 726       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2841      ;
;     -- arithmetic mode                      ; 1023      ;
;                                             ;           ;
; Total registers                             ; 1956      ;
;     -- Dedicated logic registers            ; 1956      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 6         ;
; Total memory bits                           ; 244992    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 2         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1533      ;
; Total fan-out                               ; 21174     ;
; Average fan-out                             ; 3.53      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Entity Name                                        ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
; |bloc_gestion_verin                                                                                                                     ; 3864 (0)            ; 1956 (0)                  ; 244992      ; 2            ; 0       ; 1         ; 6    ; 0            ; |bloc_gestion_verin                                                                                                                                                                                                                                                                                                                                                                                                                                 ; bloc_gestion_verin                                 ; work         ;
;    |SOPC_verin:inst|                                                                                                                    ; 3302 (0)            ; 1164 (0)                  ; 171264      ; 2            ; 0       ; 1         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst                                                                                                                                                                                                                                                                                                                                                                                                                 ; SOPC_verin                                         ; work         ;
;       |SOPC_verin_jtag_uart_0:jtag_uart_0|                                                                                              ; 139 (36)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                              ; SOPC_verin_jtag_uart_0                             ; work         ;
;          |SOPC_verin_jtag_uart_0_scfifo_r:the_SOPC_verin_jtag_uart_0_scfifo_r|                                                          ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_r:the_SOPC_verin_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                          ; SOPC_verin_jtag_uart_0_scfifo_r                    ; work         ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_r:the_SOPC_verin_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                             ; scfifo                                             ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_r:the_SOPC_verin_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                  ; scfifo_jr21                                        ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_r:the_SOPC_verin_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                             ; a_dpfifo_l011                                      ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_r:the_SOPC_verin_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                     ; a_fefifo_7cf                                       ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_r:the_SOPC_verin_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                ; cntr_do7                                           ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_r:the_SOPC_verin_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                     ; altsyncram_nio1                                    ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_r:the_SOPC_verin_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                       ; cntr_1ob                                           ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_r:the_SOPC_verin_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                             ; cntr_1ob                                           ; work         ;
;          |SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w|                                                          ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                          ; SOPC_verin_jtag_uart_0_scfifo_w                    ; work         ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                             ; scfifo                                             ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                  ; scfifo_jr21                                        ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                             ; a_dpfifo_l011                                      ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                     ; a_fefifo_7cf                                       ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                ; cntr_do7                                           ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                     ; altsyncram_nio1                                    ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                       ; cntr_1ob                                           ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                             ; cntr_1ob                                           ; work         ;
;          |alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|                                                                   ; 52 (52)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                   ; alt_jtag_atlantic                                  ; work         ;
;       |SOPC_verin_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 414 (0)             ; 176 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                  ; SOPC_verin_mm_interconnect_0                       ; work         ;
;          |SOPC_verin_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                         ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                                                             ; SOPC_verin_mm_interconnect_0_cmd_demux             ; work         ;
;          |SOPC_verin_mm_interconnect_0_cmd_demux:cmd_demux|                                                                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                 ; SOPC_verin_mm_interconnect_0_cmd_demux             ; work         ;
;          |SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                             ; 29 (25)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                                 ; SOPC_verin_mm_interconnect_0_cmd_mux               ; work         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                           ; work         ;
;          |SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                             ; 11 (7)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                                 ; SOPC_verin_mm_interconnect_0_cmd_mux               ; work         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                           ; work         ;
;          |SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                             ; 55 (51)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                                 ; SOPC_verin_mm_interconnect_0_cmd_mux               ; work         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                           ; work         ;
;          |SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                             ; 58 (54)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                                                 ; SOPC_verin_mm_interconnect_0_cmd_mux               ; work         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                           ; work         ;
;          |SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                             ; 10 (6)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                                                 ; SOPC_verin_mm_interconnect_0_cmd_mux               ; work         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                           ; work         ;
;          |SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_006|                                                                             ; 10 (6)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                                                 ; SOPC_verin_mm_interconnect_0_cmd_mux               ; work         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                           ; work         ;
;          |SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                 ; 19 (15)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                     ; SOPC_verin_mm_interconnect_0_cmd_mux               ; work         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                           ; work         ;
;          |SOPC_verin_mm_interconnect_0_router:router_001|                                                                               ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                                                                   ; SOPC_verin_mm_interconnect_0_router                ; work         ;
;          |SOPC_verin_mm_interconnect_0_router:router|                                                                                   ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                       ; SOPC_verin_mm_interconnect_0_router                ; work         ;
;          |SOPC_verin_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                                                             ; SOPC_verin_mm_interconnect_0_rsp_demux             ; work         ;
;          |SOPC_verin_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                                             ; SOPC_verin_mm_interconnect_0_rsp_demux             ; work         ;
;          |SOPC_verin_mm_interconnect_0_rsp_demux:rsp_demux_004|                                                                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                                                             ; SOPC_verin_mm_interconnect_0_rsp_demux             ; work         ;
;          |SOPC_verin_mm_interconnect_0_rsp_demux:rsp_demux_005|                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                                                                                             ; SOPC_verin_mm_interconnect_0_rsp_demux             ; work         ;
;          |SOPC_verin_mm_interconnect_0_rsp_demux:rsp_demux_006|                                                                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                                                                                             ; SOPC_verin_mm_interconnect_0_rsp_demux             ; work         ;
;          |SOPC_verin_mm_interconnect_0_rsp_demux:rsp_demux|                                                                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                 ; SOPC_verin_mm_interconnect_0_rsp_demux             ; work         ;
;          |SOPC_verin_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                             ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                                                 ; SOPC_verin_mm_interconnect_0_rsp_mux               ; work         ;
;          |SOPC_verin_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                 ; 42 (42)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                     ; SOPC_verin_mm_interconnect_0_rsp_mux               ; work         ;
;          |altera_avalon_sc_fifo:gestion_verin_0_avalon_slave_0_agent_rsp_fifo|                                                          ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gestion_verin_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                              ; work         ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                              ; work         ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 9 (9)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                              ; work         ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                              ; work         ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                                                                                ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                              ; work         ;
;          |altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|                                                                                ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                              ; work         ;
;          |altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                              ; work         ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_master_agent                         ; work         ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_master_translator                    ; work         ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_master_translator                    ; work         ;
;          |altera_merlin_slave_agent:gestion_verin_0_avalon_slave_0_agent|                                                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gestion_verin_0_avalon_slave_0_agent                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                          ; work         ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                          ; work         ;
;          |altera_merlin_slave_agent:pio_0_s1_agent|                                                                                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                          ; work         ;
;          |altera_merlin_slave_agent:pio_1_s1_agent|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                          ; work         ;
;          |altera_merlin_slave_agent:sysid_qsys_1_control_slave_agent|                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_1_control_slave_agent                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                          ; work         ;
;          |altera_merlin_slave_translator:gestion_verin_0_avalon_slave_0_translator|                                                     ; 6 (6)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gestion_verin_0_avalon_slave_0_translator                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                     ; work         ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 9 (9)               ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                     ; work         ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                     ; work         ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                     ; work         ;
;          |altera_merlin_slave_translator:pio_0_s1_translator|                                                                           ; 7 (7)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                     ; work         ;
;          |altera_merlin_slave_translator:pio_1_s1_translator|                                                                           ; 5 (5)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                     ; work         ;
;          |altera_merlin_slave_translator:sysid_qsys_1_control_slave_translator|                                                         ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_1_control_slave_translator                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                     ; work         ;
;       |SOPC_verin_nios2_gen2_0:nios2_gen2_0|                                                                                            ; 993 (0)             ; 575 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                            ; SOPC_verin_nios2_gen2_0                            ; work         ;
;          |SOPC_verin_nios2_gen2_0_cpu:cpu|                                                                                              ; 993 (704)           ; 575 (306)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                            ; SOPC_verin_nios2_gen2_0_cpu                        ; work         ;
;             |SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|                                           ; 289 (35)            ; 269 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                            ; SOPC_verin_nios2_gen2_0_cpu_nios2_oci              ; work         ;
;                |SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|                    ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                        ; SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper    ; work         ;
;                   |SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk|                   ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk     ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                            ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                            ; work         ;
;                   |SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck|                         ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck                                                            ; SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck        ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                            ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                            ; work         ;
;                   |sld_virtual_jtag_basic:SOPC_verin_nios2_gen2_0_cpu_debug_slave_phy|                                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SOPC_verin_nios2_gen2_0_cpu_debug_slave_phy                                                                                     ; sld_virtual_jtag_basic                             ; work         ;
;                |SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|                          ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                              ; SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg       ; work         ;
;                |SOPC_verin_nios2_gen2_0_cpu_nios2_oci_break:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_break|                            ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_break:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                ; SOPC_verin_nios2_gen2_0_cpu_nios2_oci_break        ; work         ;
;                |SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug|                            ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                ; SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug        ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                            ; altera_std_synchronizer                            ; work         ;
;                |SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem:the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem|                                  ; 114 (114)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem:the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                      ; SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem           ; work         ;
;                   |SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram_module:SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram|                          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem:the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem|SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram_module:SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram_module   ; work         ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem:the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem|SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram_module:SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                         ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem:the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem|SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram_module:SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                    ; work         ;
;             |SOPC_verin_nios2_gen2_0_cpu_register_bank_a_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_a|                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_register_bank_a_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                             ; SOPC_verin_nios2_gen2_0_cpu_register_bank_a_module ; work         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_register_bank_a_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                         ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_register_bank_a_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                    ; altsyncram_6mc1                                    ; work         ;
;             |SOPC_verin_nios2_gen2_0_cpu_register_bank_b_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_b|                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_register_bank_b_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                             ; SOPC_verin_nios2_gen2_0_cpu_register_bank_b_module ; work         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_register_bank_b_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                         ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_register_bank_b_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                    ; altsyncram_6mc1                                    ; work         ;
;       |SOPC_verin_onchip_memory2_0:onchip_memory2_0|                                                                                    ; 1 (1)               ; 0 (0)                     ; 160000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                    ; SOPC_verin_onchip_memory2_0                        ; work         ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 160000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                          ; altsyncram                                         ; work         ;
;             |altsyncram_teh1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 160000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_teh1:auto_generated                                                                                                                                                                                                                                                                                                           ; altsyncram_teh1                                    ; work         ;
;       |SOPC_verin_pio_1:pio_1|                                                                                                          ; 12 (12)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_pio_1:pio_1                                                                                                                                                                                                                                                                                                                                                                                          ; SOPC_verin_pio_1                                   ; work         ;
;       |sopc_verin_rst_controller:rst_controller|                                                                                        ; 6 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|sopc_verin_rst_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                        ; sopc_verin_rst_controller                          ; work         ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                            ; work         ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                            ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                          ; work         ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                          ; work         ;
;       |sopc_verin_rst_controller_001:rst_controller_001|                                                                                ; 6 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                ; sopc_verin_rst_controller_001                      ; work         ;
;          |altera_reset_controller:rst_controller_001|                                                                                   ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                            ; work         ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                            ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                          ; work         ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                          ; work         ;
;       |top_system:gestion_verin_0|                                                                                                      ; 1731 (0)            ; 260 (0)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|top_system:gestion_verin_0                                                                                                                                                                                                                                                                                                                                                                                      ; top_system                                         ; work         ;
;          |Gestion_ADC:Gestion_ADC|                                                                                                      ; 108 (108)           ; 101 (101)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|top_system:gestion_verin_0|Gestion_ADC:Gestion_ADC                                                                                                                                                                                                                                                                                                                                                              ; Gestion_ADC                                        ; work         ;
;          |Gestion_Avalon:Gestion_Avalon|                                                                                                ; 59 (59)             ; 126 (126)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|top_system:gestion_verin_0|Gestion_Avalon:Gestion_Avalon                                                                                                                                                                                                                                                                                                                                                        ; Gestion_Avalon                                     ; work         ;
;          |PWM:PW|                                                                                                                       ; 1539 (89)           ; 33 (33)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW                                                                                                                                                                                                                                                                                                                                                                               ; PWM                                                ; work         ;
;             |lpm_divide:Div0|                                                                                                           ; 602 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                                               ; lpm_divide                                         ; work         ;
;                |lpm_divide_mkm:auto_generated|                                                                                          ; 602 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_divide:Div0|lpm_divide_mkm:auto_generated                                                                                                                                                                                                                                                                                                                                 ; lpm_divide_mkm                                     ; work         ;
;                   |sign_div_unsign_enh:divider|                                                                                         ; 602 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_enh:divider                                                                                                                                                                                                                                                                                                     ; sign_div_unsign_enh                                ; work         ;
;                      |alt_u_div_gaf:divider|                                                                                            ; 602 (602)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_gaf:divider                                                                                                                                                                                                                                                                               ; alt_u_div_gaf                                      ; work         ;
;             |lpm_divide:Div1|                                                                                                           ; 848 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                                                               ; lpm_divide                                         ; work         ;
;                |lpm_divide_jkm:auto_generated|                                                                                          ; 848 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_divide:Div1|lpm_divide_jkm:auto_generated                                                                                                                                                                                                                                                                                                                                 ; lpm_divide_jkm                                     ; work         ;
;                   |sign_div_unsign_bnh:divider|                                                                                         ; 848 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider                                                                                                                                                                                                                                                                                                     ; sign_div_unsign_bnh                                ; work         ;
;                      |alt_u_div_aaf:divider|                                                                                            ; 848 (847)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider                                                                                                                                                                                                                                                                               ; alt_u_div_aaf                                      ; work         ;
;                         |add_sub_8pc:add_sub_1|                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_8pc:add_sub_1                                                                                                                                                                                                                                                         ; add_sub_8pc                                        ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                                ; lpm_mult                                           ; work         ;
;                |mult_7dt:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                                                                                                                                                                                                                                                                        ; mult_7dt                                           ; work         ;
;          |controle_butees:controle_butees|                                                                                              ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|SOPC_verin:inst|top_system:gestion_verin_0|controle_butees:controle_butees                                                                                                                                                                                                                                                                                                                                                      ; controle_butees                                    ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 187 (1)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_hub                                            ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 186 (0)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                ; alt_sld_fab_with_jtag_input                        ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 186 (0)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                             ; alt_sld_fab                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 186 (1)             ; 112 (7)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                         ; alt_sld_fab_alt_sld_fab                            ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 185 (0)             ; 105 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                             ; alt_sld_fab_alt_sld_fab_sldfabric                  ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 185 (142)           ; 105 (76)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                ; sld_jtag_hub                                       ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 25 (25)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                        ; sld_rom_sr                                         ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                      ; sld_shadow_jsm                                     ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 375 (2)             ; 680 (37)                  ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap                                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 373 (0)             ; 643 (0)                   ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                            ; sld_signaltap_impl                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 373 (88)            ; 643 (248)                 ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                                                     ; sld_signaltap_implb                                ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 27 (0)              ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                                                      ; altdpram                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                                                  ; lpm_decode                                         ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                                                                        ; decode_dvf                                         ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                                                          ; lpm_mux                                            ; work         ;
;                   |mux_vsc:auto_generated|                                                                                              ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_vsc:auto_generated                                                                                                                                                                                                                   ; mux_vsc                                            ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                                                     ; altsyncram                                         ; work         ;
;                |altsyncram_gb24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gb24:auto_generated                                                                                                                                                                                                                                      ; altsyncram_gb24                                    ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                                                      ; lpm_shiftreg                                       ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                       ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                                             ; serial_crc_16                                      ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 93 (93)             ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                                          ; sld_buffer_manager                                 ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 8 (3)               ; 119 (2)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                                                         ; sld_ela_control                                    ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                                                 ; lpm_shiftreg                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 0 (0)               ; 108 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                                                                  ; sld_ela_basic_multi_level_trigger                  ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 108 (108)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                                                       ; lpm_shiftreg                                       ; work         ;
;                |sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|                                                        ; 3 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity                                                                                                                                                                                                                         ; sld_ela_trigger_flow_sel                           ; work         ;
;                   |sld_ela_trigger_flow_sel_9e31:auto_generated|                                                                        ; 3 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_9e31:auto_generated                                                                                                                                                                            ; sld_ela_trigger_flow_sel_9e31                      ; work         ;
;                      |sld_reserved_verin_auto_signaltap_0_flow_mgr_e982:mgl_prim1|                                                      ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_9e31:auto_generated|sld_reserved_verin_auto_signaltap_0_flow_mgr_e982:mgl_prim1                                                                                                                ; sld_reserved_verin_auto_signaltap_0_flow_mgr_e982  ; work         ;
;                |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                                                      ; 2 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                                                                                                                       ; sld_mbpmg                                          ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                               ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                                 ; sld_sbpmg                                          ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 106 (9)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                                                    ; sld_offload_buffer_mgr                             ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                                                          ; lpm_counter                                        ; work         ;
;                   |cntr_mgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mgi:auto_generated                                                                                                                                                  ; cntr_mgi                                           ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                                                   ; lpm_counter                                        ; work         ;
;                   |cntr_m9j:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                                                                                                           ; cntr_m9j                                           ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                                                         ; lpm_counter                                        ; work         ;
;                   |cntr_lgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_lgi:auto_generated                                                                                                                                                                 ; cntr_lgi                                           ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                                            ; lpm_counter                                        ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                                                                    ; cntr_23j                                           ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                                                   ; lpm_shiftreg                                       ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 18 (18)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                                                    ; lpm_shiftreg                                       ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                                                 ; lpm_shiftreg                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                                               ; sld_rom_sr                                         ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_r:the_SOPC_verin_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem:the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem|SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram_module:SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                            ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_register_bank_a_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                            ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_register_bank_b_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                            ;
; SOPC_verin:inst|SOPC_verin_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_teh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                          ; AUTO ; Single Port      ; 5000         ; 32           ; --           ; --           ; 160000 ; SOPC_verin_onchip_memory2_0.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gb24:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 4096         ; 18           ; 4096         ; 18           ; 73728  ; None                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |bloc_gestion_verin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                              ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |bloc_gestion_verin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                          ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |bloc_gestion_verin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |bloc_gestion_verin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                              ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |bloc_gestion_verin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |bloc_gestion_verin|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_9e31:auto_generated|sld_reserved_verin_auto_signaltap_0_flow_mgr_e982:mgl_prim1 ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                                 ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                                 ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                 ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                 ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                 ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                            ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                             ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Total number of protected registers is 53                                                                                                                                                                                                                                                                                                                                                                                               ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[0,1]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_1_control_slave_translator|av_readdata_pre[3,8,10,12,17,18,20,22,23,27,28,31]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gestion_verin_0_avalon_slave_0_translator|av_readdata_pre[16..31]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gestion_verin_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_pio_0:pio_0|readdata[1..31]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_ienable_reg[0..15,17..31]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_ipending_reg[0..15,17..31]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_im:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_im:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dbrk:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dbrk:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dbrk:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_xbrk:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_pio_0:pio_0|readdata[0]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_control_rd_data[1..15,17..31]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                               ; Merged with SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                               ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                               ; Merged with SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                               ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                               ; Merged with SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                               ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                               ; Merged with SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                               ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                               ; Merged with SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                               ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                               ; Merged with SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                               ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                               ; Merged with SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                               ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                               ; Merged with SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                               ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                               ; Merged with SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                              ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                              ; Merged with SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                              ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                              ; Merged with SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                              ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                              ; Merged with SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                              ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                              ; Merged with SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                              ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                              ; Merged with SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                              ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                              ; Merged with SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                              ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                              ; Merged with SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                              ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                              ; Merged with SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                              ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                              ; Merged with SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                              ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                              ; Merged with SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                              ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                              ; Merged with SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                              ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                              ; Merged with SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                              ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                              ; Merged with SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                              ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                              ; Merged with SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                              ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                              ; Merged with SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                              ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                              ; Merged with SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                              ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                              ; Merged with SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                              ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                              ; Merged with SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                              ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                              ; Merged with SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                              ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                              ; Merged with SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                              ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                              ; Merged with SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                               ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                         ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                         ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                         ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                         ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                         ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                         ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                                         ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                         ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                                         ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                         ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                         ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                         ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                         ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                         ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                         ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                         ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                              ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                              ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                              ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                              ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                              ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                              ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                              ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                              ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                     ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                     ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                     ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                     ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                     ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                     ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                     ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                     ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                       ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                       ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                       ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                       ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                       ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                       ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                       ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                       ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gestion_verin_0_avalon_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                   ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gestion_verin_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                   ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gestion_verin_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                   ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gestion_verin_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                   ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gestion_verin_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                   ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gestion_verin_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                   ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gestion_verin_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                   ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gestion_verin_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                   ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                    ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                    ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                    ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                    ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                    ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                    ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                    ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                    ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_1_control_slave_translator|av_readdata_pre[0..2,4..7,9,11,13..16,19,21,24..26,29]                                                                                                                                                                                      ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_1_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                         ;
; SOPC_verin:inst|top_system:gestion_verin_0|Gestion_ADC:Gestion_ADC|Etat[3..30]                                                                                                                                                                                                                                                                                                  ; Merged with SOPC_verin:inst|top_system:gestion_verin_0|Gestion_ADC:Gestion_ADC|Etat[31]                                                                                                                                                                                                                                                                                                     ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                       ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                       ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                    ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                    ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                    ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                    ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                    ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                    ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                    ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                    ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gestion_verin_0_avalon_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                   ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gestion_verin_0_avalon_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                   ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gestion_verin_0_avalon_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                   ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gestion_verin_0_avalon_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                   ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gestion_verin_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                   ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gestion_verin_0_avalon_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                   ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gestion_verin_0_avalon_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                   ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gestion_verin_0_avalon_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                   ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                       ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                       ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                       ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                       ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                       ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                       ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                       ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                       ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                     ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                     ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                     ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                     ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                     ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                     ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                     ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                     ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                              ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                              ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                              ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                              ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                              ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                              ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                              ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                              ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                         ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                         ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                         ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                         ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                         ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                         ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                         ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                         ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                         ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                         ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                         ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                         ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                         ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                         ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                         ; Merged with SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                         ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gestion_verin_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                                                              ; Merged with SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                               ; Merged with SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                         ; Merged with SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                    ; Merged with SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                    ; Merged with SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_1_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                  ; Merged with SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gestion_verin_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_break:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gestion_verin_0_avalon_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gestion_verin_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gestion_verin_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dbrk:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_break:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gestion_verin_0_avalon_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|top_system:gestion_verin_0|Gestion_ADC:Gestion_ADC|Etat[31]                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gestion_verin_0_avalon_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gestion_verin_0_avalon_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; Total Number of Removed Registers = 523                                                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                       ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                          ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                       ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                          ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                            ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                               ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                   ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                      ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                     ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                        ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gestion_verin_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                 ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gestion_verin_0_avalon_slave_0_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gestion_verin_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gestion_verin_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gestion_verin_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gestion_verin_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                    ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                  ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                     ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dbrk:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                               ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dbrk:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_break:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                    ;
; SOPC_verin:inst|SOPC_verin_pio_0:pio_0|readdata[23]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_pio_0:pio_0|readdata[22]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_pio_0:pio_0|readdata[21]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_pio_0:pio_0|readdata[20]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_pio_0:pio_0|readdata[19]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_pio_0:pio_0|readdata[18]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_pio_0:pio_0|readdata[17]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_pio_0:pio_0|readdata[16]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_pio_0:pio_0|readdata[15]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_pio_0:pio_0|readdata[14]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_pio_0:pio_0|readdata[13]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_pio_0:pio_0|readdata[12]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_pio_0:pio_0|readdata[11]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_pio_0:pio_0|readdata[10]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_pio_0:pio_0|readdata[9]                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_pio_0:pio_0|readdata[8]                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_pio_0:pio_0|readdata[7]                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_pio_0:pio_0|readdata[6]                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_pio_0:pio_0|readdata[5]                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_pio_0:pio_0|readdata[4]                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_pio_0:pio_0|readdata[3]                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_pio_0:pio_0|readdata[2]                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_pio_0:pio_0|readdata[1]                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                              ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dbrk:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                     ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_break:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_pio_0:pio_0|readdata[31]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_pio_0:pio_0|readdata[0]                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_pio_0:pio_0|readdata[30]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_pio_0:pio_0|readdata[29]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_pio_0:pio_0|readdata[28]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_pio_0:pio_0|readdata[27]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_pio_0:pio_0|readdata[26]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_pio_0:pio_0|readdata[25]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_pio_0:pio_0|readdata[24]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                  ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gestion_verin_0_avalon_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                 ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gestion_verin_0_avalon_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                     ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                   ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                            ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                                       ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                                       ; Stuck at GND              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                         ; Stuck at VCC              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                             ; Stuck at VCC              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                         ; Stuck at VCC              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                         ; Stuck at VCC              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                         ; Stuck at VCC              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                         ; Stuck at VCC              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                                         ; Stuck at VCC              ; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1956  ;
; Number of registers using Synchronous Clear  ; 148   ;
; Number of registers using Synchronous Load   ; 219   ;
; Number of registers using Asynchronous Clear ; 1068  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 963   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SOPC_verin:inst|top_system:gestion_verin_0|Gestion_ADC:Gestion_ADC|Cs_n                                                                                                                                                                                                                                                         ; 3       ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                     ; 9       ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                       ; 17      ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                   ; 3       ;
; SOPC_verin:inst|top_system:gestion_verin_0|Gestion_ADC:Gestion_ADC|raz_compteur                                                                                                                                                                                                                                                 ; 6       ;
; SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                             ; 1       ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                ; 2       ;
; SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                              ; 14      ;
; SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                               ; 3       ;
; SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                          ; 11      ;
; SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                          ; 1       ;
; SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                          ; 4       ;
; SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                             ; 2       ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                ; 2       ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                ; 2       ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                    ; 2       ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                ; 2       ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                ; 2       ;
; SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                ; 2       ;
; SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                 ; 1       ;
; SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                        ; 3       ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                             ; 9       ;
; SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                          ; 1       ;
; SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                             ; 1       ;
; SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                              ; 1       ;
; SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                              ; 4       ;
; SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                 ; 2       ;
; SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                              ; 3       ;
; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                              ; 2       ;
; SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                          ; 1       ;
; SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                              ; 1       ;
; SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                 ; 1       ;
; SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                              ; 1       ;
; SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                              ; 1       ;
; SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                               ; 1       ;
; SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                  ; 1       ;
; SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                               ; 1       ;
; SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                   ; 1       ;
; SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 54                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gestion_verin_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_1_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|D_iw[0]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|readdata[2]                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|top_system:gestion_verin_0|Gestion_ADC:Gestion_ADC|count_100ms[17]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|d_writedata[30]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|comp[15]                                                                                                                                                                                                                                                                                                                  ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gestion_verin_0_avalon_slave_0_translator|av_readdata_pre[12]                                                                                                                                                                                                                 ;
; 8:1                ; 9 bits    ; 45 LEs        ; 36 LEs               ; 9 LEs                  ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gestion_verin_0_avalon_slave_0_translator|av_readdata_pre[5]                                                                                                                                                                                                                  ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gestion_verin_0_avalon_slave_0_translator|av_readdata_pre[2]                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_alu_result[6]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                   ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|E_src2[12]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem:the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]                                                                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem:the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_break:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck|sr[4]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|F_pc[5]                                                                                                                                                                                                                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem:the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|top_system:gestion_verin_0|Gestion_ADC:Gestion_ADC|Etat[31]                                                                                                                                                                                                                                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |bloc_gestion_verin|SOPC_verin:inst|top_system:gestion_verin_0|Gestion_ADC:Gestion_ADC|Etat[1]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|E_logic_result[4]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]                                                                                                                                                                                                                                                                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_router:router|src_channel[4]                                                                                                                                                                                                                                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |bloc_gestion_verin|SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_router:router_001|src_channel[1]                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |bloc_gestion_verin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |bloc_gestion_verin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |bloc_gestion_verin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |bloc_gestion_verin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |bloc_gestion_verin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |bloc_gestion_verin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |bloc_gestion_verin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                 ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |bloc_gestion_verin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |bloc_gestion_verin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                         ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |bloc_gestion_verin|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_r:the_SOPC_verin_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_register_bank_a_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_register_bank_b_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem:the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem|SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram_module:SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_verin:inst|SOPC_verin_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_teh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                    ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                          ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                          ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                          ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                 ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                 ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_r:the_SOPC_verin_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                    ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                          ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                          ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                          ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                 ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                 ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_register_bank_a_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_register_bank_a_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                        ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                 ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                 ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_register_bank_b_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_register_bank_b_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                        ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                 ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                 ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem:the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem|SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram_module:SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem:the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem|SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram_module:SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SOPC_verin_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                                ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                                ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                                ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_onchip_memory2_0:onchip_memory2_0 ;
+----------------+---------------------------------+--------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                   ;
+----------------+---------------------------------+--------------------------------------------------------+
; INIT_FILE      ; SOPC_verin_onchip_memory2_0.hex ; String                                                 ;
+----------------+---------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                         ;
+------------------------------------+---------------------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                     ; Untyped                                                      ;
; WIDTH_A                            ; 32                              ; Signed Integer                                               ;
; WIDTHAD_A                          ; 13                              ; Signed Integer                                               ;
; NUMWORDS_A                         ; 5000                            ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                      ;
; WIDTH_B                            ; 1                               ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                               ; Signed Integer                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                       ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                      ;
; INIT_FILE                          ; SOPC_verin_onchip_memory2_0.hex ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 5000                            ; Signed Integer                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                    ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_teh1                 ; Untyped                                                      ;
+------------------------------------+---------------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                            ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                   ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                   ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                   ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gestion_verin_0_avalon_slave_0_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_1_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                                    ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                                    ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                                    ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                                    ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                                    ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                                    ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                    ;
; ID                        ; 0     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                    ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                                           ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                                           ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                                           ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                                           ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                                           ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                                           ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                           ;
; ID                        ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                           ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                        ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                        ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                   ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gestion_verin_0_avalon_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gestion_verin_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gestion_verin_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_1_control_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                       ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                       ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                  ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_router:router|SOPC_verin_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_router:router_001|SOPC_verin_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_router_002:router_002|SOPC_verin_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_router_002:router_003|SOPC_verin_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_router_002:router_004|SOPC_verin_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_router_002:router_005|SOPC_verin_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_router_002:router_006|SOPC_verin_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_router_002:router_007|SOPC_verin_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_router_002:router_008|SOPC_verin_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 7      ; Signed Integer                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 7      ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|sopc_verin_rst_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; num_reset_inputs          ; 2        ; Signed Integer                                                 ;
; output_reset_sync_edges   ; deassert ; String                                                         ;
; sync_depth                ; 2        ; Signed Integer                                                 ;
; reset_request_present     ; 1        ; Signed Integer                                                 ;
; reset_req_wait_time       ; 1        ; Signed Integer                                                 ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                                 ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                                 ;
; use_reset_request_in0     ; 0        ; Signed Integer                                                 ;
; use_reset_request_in1     ; 0        ; Signed Integer                                                 ;
; use_reset_request_in2     ; 0        ; Signed Integer                                                 ;
; use_reset_request_in3     ; 0        ; Signed Integer                                                 ;
; use_reset_request_in4     ; 0        ; Signed Integer                                                 ;
; use_reset_request_in5     ; 0        ; Signed Integer                                                 ;
; use_reset_request_in6     ; 0        ; Signed Integer                                                 ;
; use_reset_request_in7     ; 0        ; Signed Integer                                                 ;
; use_reset_request_in8     ; 0        ; Signed Integer                                                 ;
; use_reset_request_in9     ; 0        ; Signed Integer                                                 ;
; use_reset_request_in10    ; 0        ; Signed Integer                                                 ;
; use_reset_request_in11    ; 0        ; Signed Integer                                                 ;
; use_reset_request_in12    ; 0        ; Signed Integer                                                 ;
; use_reset_request_in13    ; 0        ; Signed Integer                                                 ;
; use_reset_request_in14    ; 0        ; Signed Integer                                                 ;
; use_reset_request_in15    ; 0        ; Signed Integer                                                 ;
; adapt_reset_request       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                  ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                        ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                        ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                   ;
+---------------------------+----------+------------------------------------------------------------------------+
; num_reset_inputs          ; 1        ; Signed Integer                                                         ;
; output_reset_sync_edges   ; deassert ; String                                                                 ;
; sync_depth                ; 2        ; Signed Integer                                                         ;
; reset_request_present     ; 1        ; Signed Integer                                                         ;
; reset_req_wait_time       ; 1        ; Signed Integer                                                         ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                                         ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                                         ;
; use_reset_request_in0     ; 0        ; Signed Integer                                                         ;
; use_reset_request_in1     ; 0        ; Signed Integer                                                         ;
; use_reset_request_in2     ; 0        ; Signed Integer                                                         ;
; use_reset_request_in3     ; 0        ; Signed Integer                                                         ;
; use_reset_request_in4     ; 0        ; Signed Integer                                                         ;
; use_reset_request_in5     ; 0        ; Signed Integer                                                         ;
; use_reset_request_in6     ; 0        ; Signed Integer                                                         ;
; use_reset_request_in7     ; 0        ; Signed Integer                                                         ;
; use_reset_request_in8     ; 0        ; Signed Integer                                                         ;
; use_reset_request_in9     ; 0        ; Signed Integer                                                         ;
; use_reset_request_in10    ; 0        ; Signed Integer                                                         ;
; use_reset_request_in11    ; 0        ; Signed Integer                                                         ;
; use_reset_request_in12    ; 0        ; Signed Integer                                                         ;
; use_reset_request_in13    ; 0        ; Signed Integer                                                         ;
; use_reset_request_in14    ; 0        ; Signed Integer                                                         ;
; use_reset_request_in15    ; 0        ; Signed Integer                                                         ;
; adapt_reset_request       ; 0        ; Signed Integer                                                         ;
+---------------------------+----------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                              ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                    ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                    ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                 ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                        ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                    ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                              ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                            ; Signed Integer ;
; sld_data_bits                                   ; 18                                                                                                                           ; Untyped        ;
; sld_trigger_bits                                ; 18                                                                                                                           ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                           ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                        ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                        ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                            ; Untyped        ;
; sld_sample_depth                                ; 4096                                                                                                                         ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                         ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                         ; Untyped        ;
; sld_state_bits                                  ; 2                                                                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 0                                                                                                                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                            ; Signed Integer ;
; sld_trigger_level                               ; 2                                                                                                                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                                                                                                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,basic,1,                                                                                                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                            ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                            ; Untyped        ;
; sld_ram_pipeline                                ; 2                                                                                                                            ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                         ; String         ;
; sld_inversion_mask_length                       ; 124                                                                                                                          ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                            ; Untyped        ;
; sld_state_flow_mgr_entity                       ; sld_reserved_verin_auto_signaltap_0_flow_mgr_e982                                                                            ; Untyped        ;
; sld_state_flow_use_generated                    ; 1                                                                                                                            ; Untyped        ;
; sld_current_resource_width                      ; 0                                                                                                                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                          ; Untyped        ;
; sld_storage_qualifier_bits                      ; 18                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                            ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                            ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                            ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                              ;
+------------------------------------------------+--------------+---------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                    ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                           ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                           ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                           ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                           ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                           ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                           ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                           ;
; LATENCY                                        ; 0            ; Untyped                                           ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                           ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                           ;
; USE_EAB                                        ; OFF          ; Untyped                                           ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                           ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                           ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                           ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                           ;
+------------------------------------------------+--------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                     ;
+------------------------+----------------+--------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                  ;
; LPM_WIDTHD             ; 16             ; Untyped                                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                  ;
; CBXI_PARAMETER         ; lpm_divide_jkm ; Untyped                                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                     ;
+------------------------+----------------+--------------------------------------------------------------------------+
; LPM_WIDTHN             ; 26             ; Untyped                                                                  ;
; LPM_WIDTHD             ; 16             ; Untyped                                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                  ;
; CBXI_PARAMETER         ; lpm_divide_mkm ; Untyped                                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                     ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                   ;
; Entity Instance            ; SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                        ;
;     -- lpm_width           ; 8                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                  ;
; Entity Instance            ; SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_r:the_SOPC_verin_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                        ;
;     -- lpm_width           ; 8                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                  ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_register_bank_a_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_register_bank_b_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem:the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem|SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram_module:SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; SOPC_verin:inst|SOPC_verin_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 5000                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                           ;
+---------------------------------------+------------------------------------------------------------------+
; Name                                  ; Value                                                            ;
+---------------------------------------+------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                ;
; Entity Instance                       ; SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                               ;
;     -- LPM_WIDTHB                     ; 16                                                               ;
;     -- LPM_WIDTHP                     ; 32                                                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                               ;
;     -- USE_EAB                        ; OFF                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                               ;
+---------------------------------------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                  ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                             ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                                                        ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001" ;
+----------------+-------+----------+----------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                  ;
+----------------+-------+----------+----------------------------------------------------------+
; reset_in1      ; Input ; Info     ; Stuck at GND                                             ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                             ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                             ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                             ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                             ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                             ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                             ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                             ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                             ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                             ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                             ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                             ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                             ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                             ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                             ;
+----------------+-------+----------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                 ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                                            ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                                            ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|sopc_verin_rst_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                          ;
+----------------+-------+----------+--------------------------------------------------+
; reset_in10     ; Input ; Info     ; Stuck at GND                                     ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                     ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                     ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                     ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                     ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                     ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                     ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                     ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                     ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                     ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                     ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                     ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                     ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                     ;
+----------------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                             ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[13..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                        ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_router_002:router_002|SOPC_verin_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_router:router|SOPC_verin_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                            ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                      ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                 ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_1_control_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gestion_verin_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gestion_verin_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                        ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                       ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                  ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                         ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                  ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_1_control_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gestion_verin_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+--------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                      ;
+--------+-------+----------+--------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                 ;
+--------+-------+----------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SOPC_verin_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_pib:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                 ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dtrace:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dtrace|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_td_mode:SOPC_verin_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_itrace:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                              ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dbrk:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                 ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_xbrk:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                 ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                        ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                   ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci" ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..17] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
; oci_ienable[15..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_test_bench:the_SOPC_verin_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                      ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0"                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic"                                         ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0"                                                               ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_verin:inst|top_system:gestion_verin_0|Gestion_Avalon:Gestion_Avalon"                      ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; butee_d[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; butee_g[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fin_course_d    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fin_course_g    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 18                  ; 18               ; 4096         ; 1        ; continuous             ; state-based          ; 2                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 45                          ;
; cycloneiii_ff         ; 1164                        ;
;     CLR               ; 326                         ;
;     CLR SCLR          ; 17                          ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 75                          ;
;     ENA               ; 226                         ;
;     ENA CLR           ; 279                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SLD       ; 8                           ;
;     ENA SLD           ; 8                           ;
;     SCLR              ; 32                          ;
;     SLD               ; 11                          ;
;     plain             ; 132                         ;
; cycloneiii_lcell_comb ; 3302                        ;
;     arith             ; 927                         ;
;         2 data inputs ; 149                         ;
;         3 data inputs ; 778                         ;
;     normal            ; 2375                        ;
;         0 data inputs ; 57                          ;
;         1 data inputs ; 57                          ;
;         2 data inputs ; 286                         ;
;         3 data inputs ; 818                         ;
;         4 data inputs ; 1157                        ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_ram_block  ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 110.00                      ;
; Average LUT depth     ; 39.35                       ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 239                                      ;
; cycloneiii_ff         ; 112                                      ;
;     CLR               ; 6                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 50                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 6                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 187                                      ;
;     arith             ; 9                                        ;
;         2 data inputs ; 9                                        ;
;     normal            ; 178                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 27                                       ;
;         3 data inputs ; 55                                       ;
;         4 data inputs ; 89                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.98                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:01:41     ;
; sld_hub:auto_hub ; 00:00:03     ;
+------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                      ;
+----------------------+--------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Name                 ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                 ; Details                                                                                  ;
+----------------------+--------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Angle_barre[0]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Angle_barre[0]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Angle_barre[10]      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Angle_barre[10]      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Angle_barre[11]      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Angle_barre[11]      ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Angle_barre[1]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Angle_barre[1]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Angle_barre[2]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Angle_barre[2]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Angle_barre[3]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Angle_barre[3]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Angle_barre[4]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Angle_barre[4]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Angle_barre[5]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Angle_barre[5]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Angle_barre[6]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Angle_barre[6]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Angle_barre[7]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Angle_barre[7]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Angle_barre[8]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Angle_barre[8]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Angle_barre[9]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Angle_barre[9]       ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Clk_adc              ; post-fitting ; connected ; Top                            ; post-synthesis    ; SOPC_verin:inst|top_system:gestion_verin_0|Gestion_ADC:Gestion_ADC|adc_clk        ; N/A                                                                                      ;
; Clk_adc              ; post-fitting ; connected ; Top                            ; post-synthesis    ; SOPC_verin:inst|top_system:gestion_verin_0|Gestion_ADC:Gestion_ADC|adc_clk        ; N/A                                                                                      ;
; Cs_n                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; SOPC_verin:inst|top_system:gestion_verin_0|Gestion_ADC:Gestion_ADC|Cs_n~_wirecell ; N/A                                                                                      ;
; Cs_n                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; SOPC_verin:inst|top_system:gestion_verin_0|Gestion_ADC:Gestion_ADC|Cs_n~_wirecell ; N/A                                                                                      ;
; Cs_n                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; SOPC_verin:inst|top_system:gestion_verin_0|Gestion_ADC:Gestion_ADC|Cs_n~_wirecell ; N/A                                                                                      ;
; Data_in              ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Data_in              ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Raz_n                ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; Raz_n                ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                      ;
; auto_signaltap_0|gnd ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                      ;
; auto_signaltap_0|vcc ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A                                                                                      ;
; clk                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; clk                                                                               ; N/A                                                                                      ;
; clk_1M               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; clk_1M               ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; start_conv           ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; start_conv           ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
+----------------------+--------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Fri Dec 06 11:06:53 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off verin -c verin
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file pwm.vhd
    Info (12022): Found design unit 1: PWM-arch_pwm File: C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd Line: 16
    Info (12023): Found entity 1: PWM File: C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file tb_pwm.vhd
    Info (12022): Found design unit 1: tb_PWM-TB_arch File: C:/intelFPGA_lite/18.0/BE/Verin/tb_PWM.vhd Line: 13
    Info (12023): Found entity 1: tb_PWM File: C:/intelFPGA_lite/18.0/BE/Verin/tb_PWM.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file controle_butees.vhd
    Info (12022): Found design unit 1: controle_butees-Beh_b File: C:/intelFPGA_lite/18.0/BE/Verin/controle_butees.vhd Line: 22
    Info (12023): Found entity 1: controle_butees File: C:/intelFPGA_lite/18.0/BE/Verin/controle_butees.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file system_pwm_butees.vhd
    Info (12022): Found design unit 1: System_PWM_Butees-Beh_sys File: C:/intelFPGA_lite/18.0/BE/Verin/System_PWM_Butees.vhd Line: 20
    Info (12023): Found entity 1: System_PWM_Butees File: C:/intelFPGA_lite/18.0/BE/Verin/System_PWM_Butees.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file tb_system_pwm_butees.vhd
    Info (12022): Found design unit 1: tb_System_PWM_Butees-Beh_tb File: C:/intelFPGA_lite/18.0/BE/Verin/tb_System_PWM_Butees.vhd Line: 11
    Info (12023): Found entity 1: tb_System_PWM_Butees File: C:/intelFPGA_lite/18.0/BE/Verin/tb_System_PWM_Butees.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file gestion_adc.vhd
    Info (12022): Found design unit 1: Gestion_ADC-arch_adc File: C:/intelFPGA_lite/18.0/BE/Verin/Gestion_ADC.vhd Line: 35
    Info (12023): Found entity 1: Gestion_ADC File: C:/intelFPGA_lite/18.0/BE/Verin/Gestion_ADC.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file gestion_avalon.vhd
    Info (12022): Found design unit 1: Gestion_Avalon-arch_avalon File: C:/intelFPGA_lite/18.0/BE/Verin/Gestion_Avalon.vhd Line: 32
    Info (12023): Found entity 1: Gestion_Avalon File: C:/intelFPGA_lite/18.0/BE/Verin/Gestion_Avalon.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file tb_gestion_adc.vhd
    Info (12022): Found design unit 1: tb_Gestion_ADC-behavior File: C:/intelFPGA_lite/18.0/BE/Verin/tb_Gestion_ADC.vhd Line: 8
    Info (12023): Found entity 1: tb_Gestion_ADC File: C:/intelFPGA_lite/18.0/BE/Verin/tb_Gestion_ADC.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file top_system.vhd
    Info (12022): Found design unit 1: top_system-arch_top File: C:/intelFPGA_lite/18.0/BE/Verin/top_system.vhd Line: 32
    Info (12023): Found entity 1: top_system File: C:/intelFPGA_lite/18.0/BE/Verin/top_system.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file bloc_gestion_verin.bdf
    Info (12023): Found entity 1: bloc_gestion_verin
Info (12127): Elaborating entity "bloc_gestion_verin" for the top level hierarchy
Warning (12125): Using design file sopc_verin/synthesis/sopc_verin.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: SOPC_verin-rtl File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/sopc_verin.vhd Line: 22
    Info (12023): Found entity 1: SOPC_verin File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/sopc_verin.vhd Line: 9
Info (12128): Elaborating entity "SOPC_verin" for hierarchy "SOPC_verin:inst"
Info (12128): Elaborating entity "top_system" for hierarchy "SOPC_verin:inst|top_system:gestion_verin_0" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/sopc_verin.vhd Line: 395
Info (12128): Elaborating entity "PWM" for hierarchy "SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW" File: C:/intelFPGA_lite/18.0/BE/Verin/top_system.vhd Line: 53
Info (12128): Elaborating entity "controle_butees" for hierarchy "SOPC_verin:inst|top_system:gestion_verin_0|controle_butees:controle_butees" File: C:/intelFPGA_lite/18.0/BE/Verin/top_system.vhd Line: 66
Info (12128): Elaborating entity "Gestion_ADC" for hierarchy "SOPC_verin:inst|top_system:gestion_verin_0|Gestion_ADC:Gestion_ADC" File: C:/intelFPGA_lite/18.0/BE/Verin/top_system.vhd Line: 80
Warning (10492): VHDL Process Statement warning at Gestion_ADC.vhd(185): signal "Raz_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.0/BE/Verin/Gestion_ADC.vhd Line: 185
Warning (10492): VHDL Process Statement warning at Gestion_ADC.vhd(187): signal "compt_front" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.0/BE/Verin/Gestion_ADC.vhd Line: 187
Info (12128): Elaborating entity "Gestion_Avalon" for hierarchy "SOPC_verin:inst|top_system:gestion_verin_0|Gestion_Avalon:Gestion_Avalon" File: C:/intelFPGA_lite/18.0/BE/Verin/top_system.vhd Line: 93
Warning (10036): Verilog HDL or VHDL warning at Gestion_Avalon.vhd(36): object "registre_Angle_barre" assigned a value but never read File: C:/intelFPGA_lite/18.0/BE/Verin/Gestion_Avalon.vhd Line: 36
Warning (10631): VHDL Process Statement warning at Gestion_Avalon.vhd(39): inferring latch(es) for signal or variable "registre_config", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.0/BE/Verin/Gestion_Avalon.vhd Line: 39
Info (10041): Inferred latch for "registre_config[3]" at Gestion_Avalon.vhd(39) File: C:/intelFPGA_lite/18.0/BE/Verin/Gestion_Avalon.vhd Line: 39
Info (10041): Inferred latch for "registre_config[4]" at Gestion_Avalon.vhd(39) File: C:/intelFPGA_lite/18.0/BE/Verin/Gestion_Avalon.vhd Line: 39
Warning (12125): Using design file sopc_verin/synthesis/submodules/sopc_verin_jtag_uart_0.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info (12023): Found entity 1: SOPC_verin_jtag_uart_0_sim_scfifo_w File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: SOPC_verin_jtag_uart_0_scfifo_w File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: SOPC_verin_jtag_uart_0_sim_scfifo_r File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: SOPC_verin_jtag_uart_0_scfifo_r File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: SOPC_verin_jtag_uart_0 File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_jtag_uart_0.v Line: 331
Info (12128): Elaborating entity "SOPC_verin_jtag_uart_0" for hierarchy "SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/sopc_verin.vhd Line: 411
Info (12128): Elaborating entity "SOPC_verin_jtag_uart_0_scfifo_w" for hierarchy "SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w|scfifo:wfifo" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w|scfifo:wfifo" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: C:/intelFPGA_lite/18.0/BE/Verin/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: C:/intelFPGA_lite/18.0/BE/Verin/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: C:/intelFPGA_lite/18.0/BE/Verin/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/intelFPGA_lite/18.0/BE/Verin/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: C:/intelFPGA_lite/18.0/BE/Verin/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: C:/intelFPGA_lite/18.0/BE/Verin/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: C:/intelFPGA_lite/18.0/BE/Verin/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: C:/intelFPGA_lite/18.0/BE/Verin/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: C:/intelFPGA_lite/18.0/BE/Verin/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: C:/intelFPGA_lite/18.0/BE/Verin/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: C:/intelFPGA_lite/18.0/BE/Verin/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "SOPC_verin_jtag_uart_0_scfifo_r" for hierarchy "SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|SOPC_verin_jtag_uart_0_scfifo_r:the_SOPC_verin_jtag_uart_0_scfifo_r" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "SOPC_verin:inst|SOPC_verin_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Warning (12125): Using design file sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SOPC_verin_nios2_gen2_0 File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0.v Line: 9
Info (12128): Elaborating entity "SOPC_verin_nios2_gen2_0" for hierarchy "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/sopc_verin.vhd Line: 425
Warning (12125): Using design file sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v, which is not specified as a design file for the current project, but contains definitions for 21 design units and 21 entities in project
    Info (12023): Found entity 1: SOPC_verin_nios2_gen2_0_cpu_register_bank_a_module File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: SOPC_verin_nios2_gen2_0_cpu_register_bank_b_module File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: SOPC_verin_nios2_gen2_0_cpu_nios2_oci_break File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: SOPC_verin_nios2_gen2_0_cpu_nios2_oci_xbrk File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dbrk File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: SOPC_verin_nios2_gen2_0_cpu_nios2_oci_itrace File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: SOPC_verin_nios2_gen2_0_cpu_nios2_oci_td_mode File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dtrace File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: SOPC_verin_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: SOPC_verin_nios2_gen2_0_cpu_nios2_oci_pib File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: SOPC_verin_nios2_gen2_0_cpu_nios2_oci_im File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: SOPC_verin_nios2_gen2_0_cpu_nios2_performance_monitors File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram_module File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: SOPC_verin_nios2_gen2_0_cpu_nios2_oci File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: SOPC_verin_nios2_gen2_0_cpu File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 2834
Info (12128): Elaborating entity "SOPC_verin_nios2_gen2_0_cpu" for hierarchy "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0.v Line: 65
Warning (12125): Using design file sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SOPC_verin_nios2_gen2_0_cpu_test_bench File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12128): Elaborating entity "SOPC_verin_nios2_gen2_0_cpu_test_bench" for hierarchy "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_test_bench:the_SOPC_verin_nios2_gen2_0_cpu_test_bench" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "SOPC_verin_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_register_bank_a_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_a" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_register_bank_a_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_register_bank_a_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_register_bank_a_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: C:/intelFPGA_lite/18.0/BE/Verin/db/altsyncram_6mc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_register_bank_a_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "SOPC_verin_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_register_bank_b_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_b" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "SOPC_verin_nios2_gen2_0_cpu_nios2_oci" for hierarchy "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "SOPC_verin_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_break:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_break" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "SOPC_verin_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_xbrk:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_xbrk" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dbrk:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dbrk" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "SOPC_verin_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_itrace:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_itrace" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dtrace:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dtrace" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "SOPC_verin_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dtrace:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dtrace|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_td_mode:SOPC_verin_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "SOPC_verin_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "SOPC_verin_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_pib:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_pib" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "SOPC_verin_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_im:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_im" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem:the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem:the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem|SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram_module:SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem:the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem|SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram_module:SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem:the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem|SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram_module:SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem:the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem|SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram_module:SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: C:/intelFPGA_lite/18.0/BE/Verin/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem:the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem|SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram_module:SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12125): Using design file sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu_debug_slave_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12128): Elaborating entity "SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v Line: 2814
Warning (12125): Using design file sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu_debug_slave_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12128): Elaborating entity "SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Warning (12125): Using design file sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu_debug_slave_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12128): Elaborating entity "SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SOPC_verin_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SOPC_verin_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SOPC_verin_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SOPC_verin_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SOPC_verin_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SOPC_verin_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SOPC_verin_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "SOPC_verin:inst|SOPC_verin_nios2_gen2_0:nios2_gen2_0|SOPC_verin_nios2_gen2_0_cpu:cpu|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SOPC_verin_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Warning (12125): Using design file sopc_verin/synthesis/submodules/sopc_verin_onchip_memory2_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SOPC_verin_onchip_memory2_0 File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_onchip_memory2_0.v Line: 21
Info (12128): Elaborating entity "SOPC_verin_onchip_memory2_0" for hierarchy "SOPC_verin:inst|SOPC_verin_onchip_memory2_0:onchip_memory2_0" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/sopc_verin.vhd Line: 455
Info (12128): Elaborating entity "altsyncram" for hierarchy "SOPC_verin:inst|SOPC_verin_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "SOPC_verin:inst|SOPC_verin_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "SOPC_verin:inst|SOPC_verin_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "SOPC_verin_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "5000"
    Info (12134): Parameter "numwords_a" = "5000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_teh1.tdf
    Info (12023): Found entity 1: altsyncram_teh1 File: C:/intelFPGA_lite/18.0/BE/Verin/db/altsyncram_teh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_teh1" for hierarchy "SOPC_verin:inst|SOPC_verin_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_teh1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12125): Using design file sopc_verin/synthesis/submodules/sopc_verin_pio_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SOPC_verin_pio_0 File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_pio_0.v Line: 21
Info (12128): Elaborating entity "SOPC_verin_pio_0" for hierarchy "SOPC_verin:inst|SOPC_verin_pio_0:pio_0" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/sopc_verin.vhd Line: 470
Warning (12125): Using design file sopc_verin/synthesis/submodules/sopc_verin_pio_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SOPC_verin_pio_1 File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_pio_1.v Line: 21
Info (12128): Elaborating entity "SOPC_verin_pio_1" for hierarchy "SOPC_verin:inst|SOPC_verin_pio_1:pio_1" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/sopc_verin.vhd Line: 479
Warning (12125): Using design file sopc_verin/synthesis/submodules/sopc_verin_sysid_qsys_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SOPC_verin_sysid_qsys_1 File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_sysid_qsys_1.v Line: 34
Info (12128): Elaborating entity "SOPC_verin_sysid_qsys_1" for hierarchy "SOPC_verin:inst|SOPC_verin_sysid_qsys_1:sysid_qsys_1" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/sopc_verin.vhd Line: 491
Warning (12125): Using design file sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SOPC_verin_mm_interconnect_0 File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0.v Line: 9
Info (12128): Elaborating entity "SOPC_verin_mm_interconnect_0" for hierarchy "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/sopc_verin.vhd Line: 499
Warning (12125): Using design file sopc_verin/synthesis/submodules/altera_merlin_master_translator.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_merlin_master_translator File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0.v Line: 661
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0.v Line: 721
Warning (12125): Using design file sopc_verin/synthesis/submodules/altera_merlin_slave_translator.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_merlin_slave_translator File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0.v Line: 785
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gestion_verin_0_avalon_slave_0_translator" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0.v Line: 849
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_1_control_slave_translator" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0.v Line: 913
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0.v Line: 977
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0.v Line: 1041
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0.v Line: 1105
Warning (12125): Using design file sopc_verin/synthesis/submodules/altera_merlin_master_agent.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_merlin_master_agent File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0.v Line: 1250
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0.v Line: 1331
Warning (12125): Using design file sopc_verin/synthesis/submodules/altera_merlin_slave_agent.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_merlin_slave_agent File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0.v Line: 1415
Warning (12125): Using design file sopc_verin/synthesis/submodules/altera_merlin_burst_uncompressor.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Warning (12125): Using design file sopc_verin/synthesis/submodules/altera_avalon_sc_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0.v Line: 1456
Warning (12125): Using design file sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_router.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: SOPC_verin_mm_interconnect_0_router_default_decode File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: SOPC_verin_mm_interconnect_0_router File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_router.sv Line: 84
Info (12128): Elaborating entity "SOPC_verin_mm_interconnect_0_router" for hierarchy "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_router:router" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0.v Line: 2222
Info (12128): Elaborating entity "SOPC_verin_mm_interconnect_0_router_default_decode" for hierarchy "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_router:router|SOPC_verin_mm_interconnect_0_router_default_decode:the_default_decode" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_router.sv Line: 190
Warning (12125): Using design file sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_router_002.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: SOPC_verin_mm_interconnect_0_router_002_default_decode File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: SOPC_verin_mm_interconnect_0_router_002 File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_router_002.sv Line: 84
Info (12128): Elaborating entity "SOPC_verin_mm_interconnect_0_router_002" for hierarchy "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_router_002:router_002" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0.v Line: 2254
Info (12128): Elaborating entity "SOPC_verin_mm_interconnect_0_router_002_default_decode" for hierarchy "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_router_002:router_002|SOPC_verin_mm_interconnect_0_router_002_default_decode:the_default_decode" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_router_002.sv Line: 178
Warning (12125): Using design file sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_cmd_demux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SOPC_verin_mm_interconnect_0_cmd_demux File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12128): Elaborating entity "SOPC_verin_mm_interconnect_0_cmd_demux" for hierarchy "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_demux:cmd_demux" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0.v Line: 2403
Warning (12125): Using design file sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_cmd_mux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SOPC_verin_mm_interconnect_0_cmd_mux File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12128): Elaborating entity "SOPC_verin_mm_interconnect_0_cmd_mux" for hierarchy "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0.v Line: 2479
Warning (12125): Using design file sopc_verin/synthesis/submodules/altera_merlin_arbitrator.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: altera_merlin_arbitrator File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Warning (12125): Using design file sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_rsp_demux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SOPC_verin_mm_interconnect_0_rsp_demux File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12128): Elaborating entity "SOPC_verin_mm_interconnect_0_rsp_demux" for hierarchy "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_demux:rsp_demux" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0.v Line: 2640
Warning (12125): Using design file sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_rsp_mux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SOPC_verin_mm_interconnect_0_rsp_mux File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12128): Elaborating entity "SOPC_verin_mm_interconnect_0_rsp_mux" for hierarchy "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_mux:rsp_mux" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0.v Line: 2831
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_rsp_mux.sv Line: 390
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Warning (12125): Using design file sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_avalon_st_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SOPC_verin_mm_interconnect_0_avalon_st_adapter File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12128): Elaborating entity "SOPC_verin_mm_interconnect_0_avalon_st_adapter" for hierarchy "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0.v Line: 2913
Warning (12125): Using design file sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SOPC_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12128): Elaborating entity "SOPC_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "SOPC_verin:inst|SOPC_verin_mm_interconnect_0:mm_interconnect_0|SOPC_verin_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|SOPC_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_avalon_st_adapter.v Line: 200
Warning (12125): Using design file sopc_verin/synthesis/submodules/sopc_verin_irq_mapper.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SOPC_verin_irq_mapper File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/sopc_verin_irq_mapper.sv Line: 31
Info (12128): Elaborating entity "SOPC_verin_irq_mapper" for hierarchy "SOPC_verin:inst|SOPC_verin_irq_mapper:irq_mapper" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/sopc_verin.vhd Line: 554
Warning (12125): Using design file sopc_verin/synthesis/sopc_verin_rst_controller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: sopc_verin_rst_controller-rtl File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/sopc_verin_rst_controller.vhd Line: 75
    Info (12023): Found entity 1: sopc_verin_rst_controller File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/sopc_verin_rst_controller.vhd Line: 9
Info (12128): Elaborating entity "sopc_verin_rst_controller" for hierarchy "SOPC_verin:inst|sopc_verin_rst_controller:rst_controller" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/sopc_verin.vhd Line: 562
Warning (12125): Using design file sopc_verin/synthesis/submodules/altera_reset_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_reset_controller File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/sopc_verin_rst_controller.vhd Line: 144
Warning (12125): Using design file sopc_verin/synthesis/submodules/altera_reset_synchronizer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_reset_synchronizer File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "SOPC_verin:inst|sopc_verin_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (12125): Using design file sopc_verin/synthesis/sopc_verin_rst_controller_001.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: sopc_verin_rst_controller_001-rtl File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/sopc_verin_rst_controller_001.vhd Line: 75
    Info (12023): Found entity 1: sopc_verin_rst_controller_001 File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/sopc_verin_rst_controller_001.vhd Line: 9
Info (12128): Elaborating entity "sopc_verin_rst_controller_001" for hierarchy "SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/sopc_verin.vhd Line: 627
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "SOPC_verin:inst|sopc_verin_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001" File: c:/intelfpga_lite/18.0/be/verin/sopc_verin/synthesis/sopc_verin_rst_controller_001.vhd Line: 144
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_9e31.tdf
    Info (12023): Found entity 1: sld_ela_trigger_flow_sel_9e31 File: C:/intelFPGA_lite/18.0/BE/Verin/db/sld_ela_trigger_flow_sel_9e31.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_verin_auto_signaltap_0_flow_mgr_e982.v
    Info (12023): Found entity 1: sld_reserved_verin_auto_signaltap_0_flow_mgr_e982 File: C:/intelFPGA_lite/18.0/BE/Verin/db/sld_reserved_verin_auto_signaltap_0_flow_mgr_e982.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gb24.tdf
    Info (12023): Found entity 1: altsyncram_gb24 File: C:/intelFPGA_lite/18.0/BE/Verin/db/altsyncram_gb24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf
    Info (12023): Found entity 1: mux_vsc File: C:/intelFPGA_lite/18.0/BE/Verin/db/mux_vsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/intelFPGA_lite/18.0/BE/Verin/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf
    Info (12023): Found entity 1: cntr_mgi File: C:/intelFPGA_lite/18.0/BE/Verin/db/cntr_mgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/intelFPGA_lite/18.0/BE/Verin/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j File: C:/intelFPGA_lite/18.0/BE/Verin/db/cntr_m9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lgi.tdf
    Info (12023): Found entity 1: cntr_lgi File: C:/intelFPGA_lite/18.0/BE/Verin/db/cntr_lgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/intelFPGA_lite/18.0/BE/Verin/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/intelFPGA_lite/18.0/BE/Verin/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.12.06.11:08:18 Progress: Loading sldb0261355/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb0261355/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/intelFPGA_lite/18.0/BE/Verin/db/ip/sldb0261355/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/intelFPGA_lite/18.0/BE/Verin/db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/intelFPGA_lite/18.0/BE/Verin/db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/intelFPGA_lite/18.0/BE/Verin/db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/intelFPGA_lite/18.0/BE/Verin/db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/intelFPGA_lite/18.0/BE/Verin/db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/intelFPGA_lite/18.0/BE/Verin/db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|Mult0" File: C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd Line: 56
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|Div1" File: C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd Line: 56
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|Div0" File: C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd Line: 33
Info (12130): Elaborated megafunction instantiation "SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_mult:Mult0" File: C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd Line: 56
Info (12133): Instantiated megafunction "SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_mult:Mult0" with the following parameter: File: C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd Line: 56
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: C:/intelFPGA_lite/18.0/BE/Verin/db/mult_7dt.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_divide:Div1" File: C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd Line: 56
Info (12133): Instantiated megafunction "SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_divide:Div1" with the following parameter: File: C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd Line: 56
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jkm.tdf
    Info (12023): Found entity 1: lpm_divide_jkm File: C:/intelFPGA_lite/18.0/BE/Verin/db/lpm_divide_jkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh File: C:/intelFPGA_lite/18.0/BE/Verin/db/sign_div_unsign_bnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf
    Info (12023): Found entity 1: alt_u_div_aaf File: C:/intelFPGA_lite/18.0/BE/Verin/db/alt_u_div_aaf.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/intelFPGA_lite/18.0/BE/Verin/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/intelFPGA_lite/18.0/BE/Verin/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_divide:Div0" File: C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd Line: 33
Info (12133): Instantiated megafunction "SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_divide:Div0" with the following parameter: File: C:/intelFPGA_lite/18.0/BE/Verin/PWM.vhd Line: 33
    Info (12134): Parameter "LPM_WIDTHN" = "26"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mkm.tdf
    Info (12023): Found entity 1: lpm_divide_mkm File: C:/intelFPGA_lite/18.0/BE/Verin/db/lpm_divide_mkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf
    Info (12023): Found entity 1: sign_div_unsign_enh File: C:/intelFPGA_lite/18.0/BE/Verin/db/sign_div_unsign_enh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_gaf.tdf
    Info (12023): Found entity 1: alt_u_div_gaf File: C:/intelFPGA_lite/18.0/BE/Verin/db/alt_u_div_gaf.tdf Line: 26
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/intelFPGA_lite/18.0/BE/Verin/Gestion_ADC.vhd Line: 26
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_gaf:divider|add_sub_2_result_int[0]~6" File: C:/intelFPGA_lite/18.0/BE/Verin/db/alt_u_div_gaf.tdf Line: 86
    Info (17048): Logic cell "SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_gaf:divider|add_sub_3_result_int[0]~8" File: C:/intelFPGA_lite/18.0/BE/Verin/db/alt_u_div_gaf.tdf Line: 121
    Info (17048): Logic cell "SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_gaf:divider|add_sub_4_result_int[0]~10" File: C:/intelFPGA_lite/18.0/BE/Verin/db/alt_u_div_gaf.tdf Line: 126
    Info (17048): Logic cell "SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_gaf:divider|add_sub_5_result_int[0]~12" File: C:/intelFPGA_lite/18.0/BE/Verin/db/alt_u_div_gaf.tdf Line: 131
    Info (17048): Logic cell "SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_gaf:divider|add_sub_6_result_int[0]~14" File: C:/intelFPGA_lite/18.0/BE/Verin/db/alt_u_div_gaf.tdf Line: 136
    Info (17048): Logic cell "SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_gaf:divider|add_sub_8_result_int[0]~18" File: C:/intelFPGA_lite/18.0/BE/Verin/db/alt_u_div_gaf.tdf Line: 146
    Info (17048): Logic cell "SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_gaf:divider|add_sub_10_result_int[0]~22" File: C:/intelFPGA_lite/18.0/BE/Verin/db/alt_u_div_gaf.tdf Line: 36
    Info (17048): Logic cell "SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_gaf:divider|add_sub_11_result_int[0]~24" File: C:/intelFPGA_lite/18.0/BE/Verin/db/alt_u_div_gaf.tdf Line: 41
    Info (17048): Logic cell "SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_gaf:divider|add_sub_12_result_int[0]~26" File: C:/intelFPGA_lite/18.0/BE/Verin/db/alt_u_div_gaf.tdf Line: 46
    Info (17048): Logic cell "SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_gaf:divider|add_sub_13_result_int[0]~28" File: C:/intelFPGA_lite/18.0/BE/Verin/db/alt_u_div_gaf.tdf Line: 51
    Info (17048): Logic cell "SOPC_verin:inst|top_system:gestion_verin_0|PWM:PW|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_gaf:divider|add_sub_18_result_int[0]~34" File: C:/intelFPGA_lite/18.0/BE/Verin/db/alt_u_div_gaf.tdf Line: 76
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/18.0/BE/Verin/output_files/verin.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 38 of its 70 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 32 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4891 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 4716 logic cells
    Info (21064): Implemented 162 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 4924 megabytes
    Info: Processing ended: Fri Dec 06 11:10:38 2024
    Info: Elapsed time: 00:03:45
    Info: Total CPU time (on all processors): 00:02:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/18.0/BE/Verin/output_files/verin.map.smsg.


