// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
// Date        : Mon Jun 30 13:15:38 2025
// Host        : ipn070 running 64-bit Ubuntu 22.04.5 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ OpenNTT_BD_ComputeCoreWrapper_0_0_sim_netlist.v
// Design      : OpenNTT_BD_ComputeCoreWrapper_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AddrGen
   (done_internal,
    \shift_array_reg[0][0] ,
    \shift_array_reg[0][5] ,
    \shift_array_reg[0][1] ,
    \shift_array_reg[0][2] ,
    \shift_array_reg[0][3] ,
    \shift_array_reg[0][4] ,
    \shift_array_reg[0][5]_0 ,
    rd_addr,
    SR,
    clk,
    \j_reg[5]_0 ,
    stage_done,
    Q,
    forward_internal,
    \DELAY_BLOCK[17].shift_array_reg[18][8] );
  output done_internal;
  output \shift_array_reg[0][0] ;
  output [5:0]\shift_array_reg[0][5] ;
  output \shift_array_reg[0][1] ;
  output \shift_array_reg[0][2] ;
  output \shift_array_reg[0][3] ;
  output \shift_array_reg[0][4] ;
  output \shift_array_reg[0][5]_0 ;
  output [2:0]rd_addr;
  input [0:0]SR;
  input clk;
  input \j_reg[5]_0 ;
  input stage_done;
  input [0:0]Q;
  input forward_internal;
  input [8:0]\DELAY_BLOCK[17].shift_array_reg[18][8] ;

  wire [8:0]\DELAY_BLOCK[17].shift_array_reg[18][8] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire clk;
  wire done_internal;
  wire forward_internal;
  wire \j[5]_i_1__0_n_0 ;
  wire [5:0]j_reg;
  wire \j_reg[5]_0 ;
  wire \k[5]_i_1__0_n_0 ;
  wire [6:0]k_loop_done00;
  wire k_loop_done00_in;
  wire [5:0]k_reg;
  wire [7:7]m;
  wire \m_m_1[7]_i_3_n_0 ;
  wire \m_m_1[7]_i_4_n_0 ;
  wire \m_m_1[7]_i_5_n_0 ;
  wire \m_m_1[7]_i_6_n_0 ;
  wire \m_m_1_reg_n_0_[0] ;
  wire \m_reg_n_0_[0] ;
  wire \m_reg_n_0_[1] ;
  wire [5:0]p_0_in;
  wire p_0_in1_in;
  wire [5:0]p_0_in__0;
  wire [2:0]rd_addr;
  wire [6:1]s_DP;
  wire [5:0]s_m_1_DP;
  wire [0:0]s_m_1_DP0;
  wire \s_m_1_DP[1]_i_1__0_n_0 ;
  wire \s_m_1_DP[2]_i_1_n_0 ;
  wire \s_m_1_DP[3]_i_1_n_0 ;
  wire \s_m_1_DP[4]_i_1_n_0 ;
  wire \s_m_1_DP[5]_i_1_n_0 ;
  wire sel;
  wire \shift_array_reg[0][0] ;
  wire \shift_array_reg[0][1] ;
  wire \shift_array_reg[0][2] ;
  wire \shift_array_reg[0][3] ;
  wire \shift_array_reg[0][4] ;
  wire [5:0]\shift_array_reg[0][5] ;
  wire \shift_array_reg[0][5]_0 ;
  wire [2:0]stage_DN;
  wire [2:0]stage_DP;
  wire stage_done;

  LUT5 #(
    .INIT(32'h8888F000)) 
    \DELAY_BLOCK[20].shift_array_reg[21][0]_srl22_i_1 
       (.I0(p_0_in1_in),
        .I1(m),
        .I2(stage_done),
        .I3(Q),
        .I4(forward_internal),
        .O(done_internal));
  LUT1 #(
    .INIT(2'h1)) 
    \j[0]_i_1 
       (.I0(j_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j[1]_i_1 
       (.I0(j_reg[0]),
        .I1(j_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j[2]_i_1 
       (.I0(j_reg[0]),
        .I1(j_reg[1]),
        .I2(j_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j[3]_i_1 
       (.I0(j_reg[1]),
        .I1(j_reg[0]),
        .I2(j_reg[2]),
        .I3(j_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j[4]_i_1 
       (.I0(j_reg[2]),
        .I1(j_reg[0]),
        .I2(j_reg[1]),
        .I3(j_reg[3]),
        .I4(j_reg[4]),
        .O(p_0_in[4]));
  LUT3 #(
    .INIT(8'h8F)) 
    \j[5]_i_1__0 
       (.I0(\m_m_1[7]_i_3_n_0 ),
        .I1(\m_m_1[7]_i_4_n_0 ),
        .I2(\j_reg[5]_0 ),
        .O(\j[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j[5]_i_2 
       (.I0(j_reg[3]),
        .I1(j_reg[1]),
        .I2(j_reg[0]),
        .I3(j_reg[2]),
        .I4(j_reg[4]),
        .I5(j_reg[5]),
        .O(p_0_in[5]));
  FDRE \j_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(j_reg[0]),
        .R(\j[5]_i_1__0_n_0 ));
  FDRE \j_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(j_reg[1]),
        .R(\j[5]_i_1__0_n_0 ));
  FDRE \j_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(j_reg[2]),
        .R(\j[5]_i_1__0_n_0 ));
  FDRE \j_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(j_reg[3]),
        .R(\j[5]_i_1__0_n_0 ));
  FDRE \j_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(j_reg[4]),
        .R(\j[5]_i_1__0_n_0 ));
  FDRE \j_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(j_reg[5]),
        .R(\j[5]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k[0]_i_1 
       (.I0(k_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \k[1]_i_1 
       (.I0(k_reg[0]),
        .I1(k_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \k[2]_i_1 
       (.I0(k_reg[0]),
        .I1(k_reg[1]),
        .I2(k_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \k[3]_i_1 
       (.I0(k_reg[1]),
        .I1(k_reg[0]),
        .I2(k_reg[2]),
        .I3(k_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \k[4]_i_1 
       (.I0(k_reg[2]),
        .I1(k_reg[0]),
        .I2(k_reg[1]),
        .I3(k_reg[3]),
        .I4(k_reg[4]),
        .O(p_0_in__0[4]));
  LUT2 #(
    .INIT(4'hB)) 
    \k[5]_i_1__0 
       (.I0(p_0_in1_in),
        .I1(\j_reg[5]_0 ),
        .O(\k[5]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \k[5]_i_2 
       (.I0(\m_m_1[7]_i_3_n_0 ),
        .I1(\m_m_1[7]_i_4_n_0 ),
        .O(sel));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \k[5]_i_3 
       (.I0(k_reg[3]),
        .I1(k_reg[1]),
        .I2(k_reg[0]),
        .I3(k_reg[2]),
        .I4(k_reg[4]),
        .I5(k_reg[5]),
        .O(p_0_in__0[5]));
  FDRE \k_reg[0] 
       (.C(clk),
        .CE(sel),
        .D(p_0_in__0[0]),
        .Q(k_reg[0]),
        .R(\k[5]_i_1__0_n_0 ));
  FDRE \k_reg[1] 
       (.C(clk),
        .CE(sel),
        .D(p_0_in__0[1]),
        .Q(k_reg[1]),
        .R(\k[5]_i_1__0_n_0 ));
  FDRE \k_reg[2] 
       (.C(clk),
        .CE(sel),
        .D(p_0_in__0[2]),
        .Q(k_reg[2]),
        .R(\k[5]_i_1__0_n_0 ));
  FDRE \k_reg[3] 
       (.C(clk),
        .CE(sel),
        .D(p_0_in__0[3]),
        .Q(k_reg[3]),
        .R(\k[5]_i_1__0_n_0 ));
  FDRE \k_reg[4] 
       (.C(clk),
        .CE(sel),
        .D(p_0_in__0[4]),
        .Q(k_reg[4]),
        .R(\k[5]_i_1__0_n_0 ));
  FDRE \k_reg[5] 
       (.C(clk),
        .CE(sel),
        .D(p_0_in__0[5]),
        .Q(k_reg[5]),
        .R(\k[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800008000)) 
    \m_m_1[7]_i_2 
       (.I0(\m_m_1[7]_i_3_n_0 ),
        .I1(\m_m_1[7]_i_4_n_0 ),
        .I2(\m_m_1[7]_i_5_n_0 ),
        .I3(\m_m_1[7]_i_6_n_0 ),
        .I4(k_loop_done00[6]),
        .I5(k_loop_done00_in),
        .O(p_0_in1_in));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \m_m_1[7]_i_3 
       (.I0(j_reg[0]),
        .I1(s_m_1_DP[0]),
        .I2(s_m_1_DP[2]),
        .I3(j_reg[2]),
        .I4(s_m_1_DP[1]),
        .I5(j_reg[1]),
        .O(\m_m_1[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \m_m_1[7]_i_4 
       (.I0(j_reg[3]),
        .I1(s_m_1_DP[3]),
        .I2(s_m_1_DP[5]),
        .I3(j_reg[5]),
        .I4(s_m_1_DP[4]),
        .I5(j_reg[4]),
        .O(\m_m_1[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \m_m_1[7]_i_5 
       (.I0(k_reg[3]),
        .I1(k_loop_done00[3]),
        .I2(k_loop_done00[5]),
        .I3(k_reg[5]),
        .I4(k_loop_done00[4]),
        .I5(k_reg[4]),
        .O(\m_m_1[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \m_m_1[7]_i_6 
       (.I0(k_reg[0]),
        .I1(k_loop_done00[0]),
        .I2(k_loop_done00[2]),
        .I3(k_reg[2]),
        .I4(k_loop_done00[1]),
        .I5(k_reg[1]),
        .O(\m_m_1[7]_i_6_n_0 ));
  FDRE \m_m_1_reg[0] 
       (.C(clk),
        .CE(p_0_in1_in),
        .D(p_0_in1_in),
        .Q(\m_m_1_reg_n_0_[0] ),
        .R(SR));
  FDRE \m_m_1_reg[1] 
       (.C(clk),
        .CE(p_0_in1_in),
        .D(\m_m_1_reg_n_0_[0] ),
        .Q(k_loop_done00[0]),
        .R(SR));
  FDRE \m_m_1_reg[2] 
       (.C(clk),
        .CE(p_0_in1_in),
        .D(k_loop_done00[0]),
        .Q(k_loop_done00[1]),
        .R(SR));
  FDRE \m_m_1_reg[3] 
       (.C(clk),
        .CE(p_0_in1_in),
        .D(k_loop_done00[1]),
        .Q(k_loop_done00[2]),
        .R(SR));
  FDRE \m_m_1_reg[4] 
       (.C(clk),
        .CE(p_0_in1_in),
        .D(k_loop_done00[2]),
        .Q(k_loop_done00[3]),
        .R(SR));
  FDRE \m_m_1_reg[5] 
       (.C(clk),
        .CE(p_0_in1_in),
        .D(k_loop_done00[3]),
        .Q(k_loop_done00[4]),
        .R(SR));
  FDRE \m_m_1_reg[6] 
       (.C(clk),
        .CE(p_0_in1_in),
        .D(k_loop_done00[4]),
        .Q(k_loop_done00[5]),
        .R(SR));
  FDRE \m_m_1_reg[7] 
       (.C(clk),
        .CE(p_0_in1_in),
        .D(k_loop_done00[5]),
        .Q(k_loop_done00[6]),
        .R(SR));
  FDSE \m_reg[0] 
       (.C(clk),
        .CE(p_0_in1_in),
        .D(1'b0),
        .Q(\m_reg_n_0_[0] ),
        .S(SR));
  FDRE \m_reg[1] 
       (.C(clk),
        .CE(p_0_in1_in),
        .D(\m_reg_n_0_[0] ),
        .Q(\m_reg_n_0_[1] ),
        .R(SR));
  FDRE \m_reg[7] 
       (.C(clk),
        .CE(p_0_in1_in),
        .D(s_DP[1]),
        .Q(m),
        .R(SR));
  FDRE \s_DP_reg[1] 
       (.C(clk),
        .CE(p_0_in1_in),
        .D(s_DP[2]),
        .Q(s_DP[1]),
        .R(SR));
  FDRE \s_DP_reg[2] 
       (.C(clk),
        .CE(p_0_in1_in),
        .D(s_DP[3]),
        .Q(s_DP[2]),
        .R(SR));
  FDRE \s_DP_reg[3] 
       (.C(clk),
        .CE(p_0_in1_in),
        .D(s_DP[4]),
        .Q(s_DP[3]),
        .R(SR));
  FDRE \s_DP_reg[4] 
       (.C(clk),
        .CE(p_0_in1_in),
        .D(s_DP[5]),
        .Q(s_DP[4]),
        .R(SR));
  FDRE \s_DP_reg[5] 
       (.C(clk),
        .CE(p_0_in1_in),
        .D(\m_reg_n_0_[1] ),
        .Q(s_DP[5]),
        .R(SR));
  FDSE \s_DP_reg[6] 
       (.C(clk),
        .CE(p_0_in1_in),
        .D(\m_reg_n_0_[0] ),
        .Q(s_DP[6]),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \s_m_1_DP[0]_i_1 
       (.I0(s_DP[1]),
        .O(s_m_1_DP0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \s_m_1_DP[1]_i_1__0 
       (.I0(s_DP[1]),
        .I1(s_DP[2]),
        .O(\s_m_1_DP[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \s_m_1_DP[2]_i_1 
       (.I0(s_DP[2]),
        .I1(s_DP[1]),
        .I2(s_DP[3]),
        .O(\s_m_1_DP[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \s_m_1_DP[3]_i_1 
       (.I0(s_DP[3]),
        .I1(s_DP[1]),
        .I2(s_DP[2]),
        .I3(s_DP[4]),
        .O(\s_m_1_DP[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \s_m_1_DP[4]_i_1 
       (.I0(s_DP[4]),
        .I1(s_DP[2]),
        .I2(s_DP[1]),
        .I3(s_DP[3]),
        .I4(s_DP[5]),
        .O(\s_m_1_DP[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \s_m_1_DP[5]_i_1 
       (.I0(s_DP[5]),
        .I1(s_DP[3]),
        .I2(s_DP[1]),
        .I3(s_DP[2]),
        .I4(s_DP[4]),
        .I5(\m_reg_n_0_[1] ),
        .O(\s_m_1_DP[5]_i_1_n_0 ));
  FDSE \s_m_1_DP_reg[0] 
       (.C(clk),
        .CE(p_0_in1_in),
        .D(s_m_1_DP0),
        .Q(s_m_1_DP[0]),
        .S(SR));
  FDSE \s_m_1_DP_reg[1] 
       (.C(clk),
        .CE(p_0_in1_in),
        .D(\s_m_1_DP[1]_i_1__0_n_0 ),
        .Q(s_m_1_DP[1]),
        .S(SR));
  FDSE \s_m_1_DP_reg[2] 
       (.C(clk),
        .CE(p_0_in1_in),
        .D(\s_m_1_DP[2]_i_1_n_0 ),
        .Q(s_m_1_DP[2]),
        .S(SR));
  FDSE \s_m_1_DP_reg[3] 
       (.C(clk),
        .CE(p_0_in1_in),
        .D(\s_m_1_DP[3]_i_1_n_0 ),
        .Q(s_m_1_DP[3]),
        .S(SR));
  FDSE \s_m_1_DP_reg[4] 
       (.C(clk),
        .CE(p_0_in1_in),
        .D(\s_m_1_DP[4]_i_1_n_0 ),
        .Q(s_m_1_DP[4]),
        .S(SR));
  FDSE \s_m_1_DP_reg[5] 
       (.C(clk),
        .CE(p_0_in1_in),
        .D(\s_m_1_DP[5]_i_1_n_0 ),
        .Q(s_m_1_DP[5]),
        .S(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized2_83 sr_out
       (.\DELAY_BLOCK[17].shift_array_reg[18][8] (\DELAY_BLOCK[17].shift_array_reg[18][8] ),
        .Q(j_reg),
        .clk(clk),
        .forward_internal(forward_internal),
        .k_loop_done00_in(k_loop_done00_in),
        .m(m),
        .rd_addr(rd_addr),
        .s_DP(s_DP),
        .\shift_array_reg[0][0]_0 (\shift_array_reg[0][0] ),
        .\shift_array_reg[0][0]_1 (k_reg),
        .\shift_array_reg[0][1]_0 (\shift_array_reg[0][1] ),
        .\shift_array_reg[0][2]_0 (\shift_array_reg[0][2] ),
        .\shift_array_reg[0][3]_0 (\shift_array_reg[0][3] ),
        .\shift_array_reg[0][4]_0 (\shift_array_reg[0][4] ),
        .\shift_array_reg[0][5]_0 (\shift_array_reg[0][5] ),
        .\shift_array_reg[0][5]_1 (\shift_array_reg[0][5]_0 ),
        .\shift_array_reg[0][6]_0 (stage_DP));
  LUT1 #(
    .INIT(2'h1)) 
    \stage_DP[0]_i_1 
       (.I0(stage_DP[0]),
        .O(stage_DN[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \stage_DP[1]_i_1 
       (.I0(stage_DP[0]),
        .I1(stage_DP[1]),
        .O(stage_DN[1]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \stage_DP[2]_i_1__0 
       (.I0(stage_DP[0]),
        .I1(stage_DP[1]),
        .I2(stage_DP[2]),
        .O(stage_DN[2]));
  FDRE \stage_DP_reg[0] 
       (.C(clk),
        .CE(p_0_in1_in),
        .D(stage_DN[0]),
        .Q(stage_DP[0]),
        .R(SR));
  FDRE \stage_DP_reg[1] 
       (.C(clk),
        .CE(p_0_in1_in),
        .D(stage_DN[1]),
        .Q(stage_DP[1]),
        .R(SR));
  FDRE \stage_DP_reg[2] 
       (.C(clk),
        .CE(p_0_in1_in),
        .D(stage_DN[2]),
        .Q(stage_DP[2]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AddrGen_PolyArith
   (done_polyArith,
    valid_reg_0,
    swap,
    ADDRARDADDR,
    addr_out,
    clk,
    valid_1DP,
    ntt_opcode,
    valid_reg_1,
    sub_opcode,
    grant_ext,
    dma_bram_abs_addr,
    control_low_word,
    forward_internal,
    Q,
    ram_reg,
    poly_base_a,
    poly_base_b);
  output done_polyArith;
  output valid_reg_0;
  output swap;
  output [6:0]ADDRARDADDR;
  output [5:0]addr_out;
  input clk;
  input valid_1DP;
  input ntt_opcode;
  input valid_reg_1;
  input sub_opcode;
  input grant_ext;
  input [6:0]dma_bram_abs_addr;
  input [6:0]control_low_word;
  input forward_internal;
  input [5:0]Q;
  input [5:0]ram_reg;
  input [0:0]poly_base_a;
  input [0:0]poly_base_b;

  wire [6:0]ADDRARDADDR;
  wire [5:0]Q;
  wire [5:0]addr_out;
  wire [6:6]addr_out1;
  wire \addr_reg[5]_i_2_n_0 ;
  wire clk;
  wire [6:0]control_low_word;
  wire [6:0]dma_bram_abs_addr;
  wire done_internal;
  wire done_internal_1DP;
  wire done_polyArith;
  wire forward_internal;
  wire grant_ext;
  wire ntt_opcode;
  wire o_i_1_n_0;
  wire o_i_2_n_0;
  wire o_i_3_n_0;
  wire [6:0]p_0_in;
  wire [5:0]p_1_in;
  wire [0:0]poly_base_a;
  wire [0:0]poly_base_b;
  wire [6:6]raddr_polyArith;
  wire [5:0]ram_reg;
  wire ram_reg_i_48_n_0;
  wire ram_reg_i_49_n_0;
  wire ram_reg_i_50_n_0;
  wire ram_reg_i_51_n_0;
  wire ram_reg_i_52_n_0;
  wire ram_reg_i_53_n_0;
  wire ram_reg_i_54_n_0;
  wire sr_done_n_1;
  wire sub_opcode;
  wire swap;
  wire swap_i_1__0_n_0;
  wire valid_1DP;
  wire valid_i_1_n_0;
  wire valid_polyArith_internal;
  wire valid_reg_0;
  wire valid_reg_1;

  FDRE \addr_out_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(addr_out[0]),
        .R(1'b0));
  FDRE \addr_out_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(addr_out[1]),
        .R(1'b0));
  FDRE \addr_out_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(addr_out[2]),
        .R(1'b0));
  FDRE \addr_out_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(addr_out[3]),
        .R(1'b0));
  FDRE \addr_out_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(addr_out[4]),
        .R(1'b0));
  FDRE \addr_out_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(addr_out[5]),
        .R(1'b0));
  FDRE \addr_out_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(addr_out1),
        .Q(raddr_polyArith),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \addr_reg[0]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \addr_reg[1]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .I2(p_0_in[2]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \addr_reg[2]_i_1 
       (.I0(p_0_in[3]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(p_0_in[2]),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \addr_reg[3]_i_1 
       (.I0(p_0_in[4]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[3]),
        .I4(p_0_in[2]),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \addr_reg[4]_i_1 
       (.I0(p_0_in[5]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[3]),
        .I4(p_0_in[2]),
        .I5(p_0_in[4]),
        .O(p_1_in[4]));
  LUT3 #(
    .INIT(8'h6A)) 
    \addr_reg[5]_i_1 
       (.I0(p_0_in[6]),
        .I1(\addr_reg[5]_i_2_n_0 ),
        .I2(p_0_in[5]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \addr_reg[5]_i_2 
       (.I0(p_0_in[4]),
        .I1(p_0_in[2]),
        .I2(p_0_in[3]),
        .I3(p_0_in[0]),
        .I4(p_0_in[1]),
        .O(\addr_reg[5]_i_2_n_0 ));
  FDRE \addr_reg_reg[0] 
       (.C(clk),
        .CE(o_i_2_n_0),
        .D(p_1_in[0]),
        .Q(p_0_in[1]),
        .R(o_i_1_n_0));
  FDRE \addr_reg_reg[1] 
       (.C(clk),
        .CE(o_i_2_n_0),
        .D(p_1_in[1]),
        .Q(p_0_in[2]),
        .R(o_i_1_n_0));
  FDRE \addr_reg_reg[2] 
       (.C(clk),
        .CE(o_i_2_n_0),
        .D(p_1_in[2]),
        .Q(p_0_in[3]),
        .R(o_i_1_n_0));
  FDRE \addr_reg_reg[3] 
       (.C(clk),
        .CE(o_i_2_n_0),
        .D(p_1_in[3]),
        .Q(p_0_in[4]),
        .R(o_i_1_n_0));
  FDRE \addr_reg_reg[4] 
       (.C(clk),
        .CE(o_i_2_n_0),
        .D(p_1_in[4]),
        .Q(p_0_in[5]),
        .R(o_i_1_n_0));
  FDRE \addr_reg_reg[5] 
       (.C(clk),
        .CE(o_i_2_n_0),
        .D(p_1_in[5]),
        .Q(p_0_in[6]),
        .R(o_i_1_n_0));
  LUT4 #(
    .INIT(16'h4000)) 
    done_internal_1DP_i_1
       (.I0(sr_done_n_1),
        .I1(p_0_in[4]),
        .I2(p_0_in[6]),
        .I3(p_0_in[5]),
        .O(done_internal));
  FDRE done_internal_1DP_reg
       (.C(clk),
        .CE(1'b1),
        .D(done_internal),
        .Q(done_internal_1DP),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    o_i_1
       (.I0(ntt_opcode),
        .I1(valid_reg_1),
        .O(o_i_1_n_0));
  LUT4 #(
    .INIT(16'hBFFF)) 
    o_i_2
       (.I0(sr_done_n_1),
        .I1(p_0_in[4]),
        .I2(p_0_in[6]),
        .I3(p_0_in[5]),
        .O(o_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT1 #(
    .INIT(2'h1)) 
    o_i_3
       (.I0(p_0_in[0]),
        .O(o_i_3_n_0));
  FDRE o_reg
       (.C(clk),
        .CE(o_i_2_n_0),
        .D(o_i_3_n_0),
        .Q(p_0_in[0]),
        .R(o_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFF5410)) 
    ram_reg_i_1
       (.I0(valid_reg_1),
        .I1(grant_ext),
        .I2(dma_bram_abs_addr[6]),
        .I3(control_low_word[6]),
        .I4(ram_reg_i_48_n_0),
        .O(ADDRARDADDR[6]));
  LUT5 #(
    .INIT(32'hFFFF5410)) 
    ram_reg_i_2
       (.I0(valid_reg_1),
        .I1(grant_ext),
        .I2(dma_bram_abs_addr[5]),
        .I3(control_low_word[5]),
        .I4(ram_reg_i_49_n_0),
        .O(ADDRARDADDR[5]));
  LUT5 #(
    .INIT(32'hFFFF5410)) 
    ram_reg_i_3
       (.I0(valid_reg_1),
        .I1(grant_ext),
        .I2(dma_bram_abs_addr[4]),
        .I3(control_low_word[4]),
        .I4(ram_reg_i_50_n_0),
        .O(ADDRARDADDR[4]));
  LUT5 #(
    .INIT(32'hFFFF5410)) 
    ram_reg_i_4
       (.I0(valid_reg_1),
        .I1(grant_ext),
        .I2(dma_bram_abs_addr[3]),
        .I3(control_low_word[3]),
        .I4(ram_reg_i_51_n_0),
        .O(ADDRARDADDR[3]));
  LUT4 #(
    .INIT(16'hE200)) 
    ram_reg_i_48
       (.I0(raddr_polyArith),
        .I1(ntt_opcode),
        .I2(poly_base_a),
        .I3(valid_reg_1),
        .O(ram_reg_i_48_n_0));
  LUT6 #(
    .INIT(64'hEEE22E2200000000)) 
    ram_reg_i_49
       (.I0(addr_out[5]),
        .I1(ntt_opcode),
        .I2(forward_internal),
        .I3(Q[5]),
        .I4(ram_reg[5]),
        .I5(valid_reg_1),
        .O(ram_reg_i_49_n_0));
  LUT5 #(
    .INIT(32'hFFFF5410)) 
    ram_reg_i_5
       (.I0(valid_reg_1),
        .I1(grant_ext),
        .I2(dma_bram_abs_addr[2]),
        .I3(control_low_word[2]),
        .I4(ram_reg_i_52_n_0),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hEEE22E2200000000)) 
    ram_reg_i_50
       (.I0(addr_out[4]),
        .I1(ntt_opcode),
        .I2(forward_internal),
        .I3(Q[4]),
        .I4(ram_reg[4]),
        .I5(valid_reg_1),
        .O(ram_reg_i_50_n_0));
  LUT6 #(
    .INIT(64'hEEE22E2200000000)) 
    ram_reg_i_51
       (.I0(addr_out[3]),
        .I1(ntt_opcode),
        .I2(forward_internal),
        .I3(Q[3]),
        .I4(ram_reg[3]),
        .I5(valid_reg_1),
        .O(ram_reg_i_51_n_0));
  LUT6 #(
    .INIT(64'hEEE22E2200000000)) 
    ram_reg_i_52
       (.I0(addr_out[2]),
        .I1(ntt_opcode),
        .I2(forward_internal),
        .I3(Q[2]),
        .I4(ram_reg[2]),
        .I5(valid_reg_1),
        .O(ram_reg_i_52_n_0));
  LUT6 #(
    .INIT(64'hEEE22E2200000000)) 
    ram_reg_i_53
       (.I0(addr_out[1]),
        .I1(ntt_opcode),
        .I2(forward_internal),
        .I3(Q[1]),
        .I4(ram_reg[1]),
        .I5(valid_reg_1),
        .O(ram_reg_i_53_n_0));
  LUT6 #(
    .INIT(64'hEEE22E2200000000)) 
    ram_reg_i_54
       (.I0(addr_out[0]),
        .I1(ntt_opcode),
        .I2(forward_internal),
        .I3(Q[0]),
        .I4(ram_reg[0]),
        .I5(valid_reg_1),
        .O(ram_reg_i_54_n_0));
  LUT5 #(
    .INIT(32'hFFFF5410)) 
    ram_reg_i_6
       (.I0(valid_reg_1),
        .I1(grant_ext),
        .I2(dma_bram_abs_addr[1]),
        .I3(control_low_word[1]),
        .I4(ram_reg_i_53_n_0),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hFFFF5410)) 
    ram_reg_i_7
       (.I0(valid_reg_1),
        .I1(grant_ext),
        .I2(dma_bram_abs_addr[0]),
        .I3(control_low_word[0]),
        .I4(ram_reg_i_54_n_0),
        .O(ADDRARDADDR[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized3 sr
       (.D(addr_out1),
        .clk(clk),
        .p_0_in(p_0_in[0]),
        .\shift_array_reg[0][13]_0 ({poly_base_a,poly_base_b}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized4 sr_done
       (.\addr_reg_reg[0] (sr_done_n_1),
        .clk(clk),
        .done_internal_1DP(done_internal_1DP),
        .done_polyArith(done_polyArith),
        .p_0_in(p_0_in),
        .sub_opcode(sub_opcode));
  LUT6 #(
    .INIT(64'hBFFFFFFF00000000)) 
    swap_i_1__0
       (.I0(sr_done_n_1),
        .I1(p_0_in[4]),
        .I2(p_0_in[6]),
        .I3(p_0_in[5]),
        .I4(swap),
        .I5(p_0_in[0]),
        .O(swap_i_1__0_n_0));
  FDRE swap_reg
       (.C(clk),
        .CE(1'b1),
        .D(swap_i_1__0_n_0),
        .Q(swap),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    valid_1DP_i_1
       (.I0(valid_polyArith_internal),
        .I1(valid_1DP),
        .O(valid_reg_0));
  LUT6 #(
    .INIT(64'h00000000BFFF0000)) 
    valid_i_1
       (.I0(sr_done_n_1),
        .I1(p_0_in[4]),
        .I2(p_0_in[6]),
        .I3(p_0_in[5]),
        .I4(valid_reg_1),
        .I5(ntt_opcode),
        .O(valid_i_1_n_0));
  FDRE valid_reg
       (.C(clk),
        .CE(1'b1),
        .D(valid_i_1_n_0),
        .Q(valid_polyArith_internal),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "AddrGen" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AddrGen__parameterized0
   (SR,
    stage_done,
    Q,
    \shift_array_reg[0][8] ,
    clk,
    \m_reg[1]_0 );
  output [0:0]SR;
  output stage_done;
  output [0:0]Q;
  output [8:0]\shift_array_reg[0][8] ;
  input clk;
  input \m_reg[1]_0 ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire [5:0]addr;
  wire addr0__1_carry__0_n_3;
  wire addr0__1_carry_i_1_n_0;
  wire addr0__1_carry_i_2_n_0;
  wire addr0__1_carry_i_3_n_0;
  wire addr0__1_carry_i_4_n_0;
  wire addr0__1_carry_i_5_n_0;
  wire addr0__1_carry_i_6_n_0;
  wire addr0__1_carry_n_0;
  wire addr0__1_carry_n_1;
  wire addr0__1_carry_n_2;
  wire addr0__1_carry_n_3;
  wire clk;
  wire \j[5]_i_1_n_0 ;
  wire [5:0]j_reg;
  wire \k[2]_i_1__0_n_0 ;
  wire \k[5]_i_1_n_0 ;
  wire \k[5]_i_2__0_n_0 ;
  wire \k[5]_i_4_n_0 ;
  wire \k[5]_i_5_n_0 ;
  wire [5:0]k_reg;
  wire \m_m_1_reg_n_0_[0] ;
  wire \m_m_1_reg_n_0_[1] ;
  wire \m_m_1_reg_n_0_[2] ;
  wire \m_m_1_reg_n_0_[3] ;
  wire \m_m_1_reg_n_0_[4] ;
  wire \m_m_1_reg_n_0_[5] ;
  wire \m_m_1_reg_n_0_[6] ;
  wire \m_m_1_reg_n_0_[7] ;
  wire \m_reg[1]_0 ;
  wire \m_reg_n_0_[0] ;
  wire \m_reg_n_0_[1] ;
  wire \m_reg_n_0_[2] ;
  wire \m_reg_n_0_[3] ;
  wire \m_reg_n_0_[4] ;
  wire \m_reg_n_0_[5] ;
  wire \m_reg_n_0_[6] ;
  wire [5:0]p_0_in__1;
  wire [5:0]p_0_in__2;
  wire [5:1]s_DN;
  wire \s_DP_reg_n_0_[1] ;
  wire \s_DP_reg_n_0_[2] ;
  wire \s_DP_reg_n_0_[3] ;
  wire \s_DP_reg_n_0_[4] ;
  wire \s_DP_reg_n_0_[5] ;
  wire \s_m_1_DP[0]_i_1__0_n_0 ;
  wire \s_m_1_DP[1]_i_1_n_0 ;
  wire \s_m_1_DP[2]_i_1__0_n_0 ;
  wire \s_m_1_DP[3]_i_1__0_n_0 ;
  wire \s_m_1_DP[4]_i_1__0_n_0 ;
  wire \s_m_1_DP[4]_i_2_n_0 ;
  wire \s_m_1_DP[5]_i_1__0_n_0 ;
  wire \s_m_1_DP[5]_i_2_n_0 ;
  wire \s_m_1_DP_reg_n_0_[0] ;
  wire \s_m_1_DP_reg_n_0_[1] ;
  wire \s_m_1_DP_reg_n_0_[2] ;
  wire \s_m_1_DP_reg_n_0_[3] ;
  wire \s_m_1_DP_reg_n_0_[4] ;
  wire \s_m_1_DP_reg_n_0_[5] ;
  wire [8:0]\shift_array_reg[0][8] ;
  wire sr_out_n_0;
  wire sr_out_n_1;
  wire sr_out_n_2;
  wire \stage_DP[0]_i_1__0_n_0 ;
  wire \stage_DP[1]_i_1__0_n_0 ;
  wire \stage_DP[2]_i_2_n_0 ;
  wire \stage_DP[2]_i_3_n_0 ;
  wire \stage_DP[2]_i_4_n_0 ;
  wire \stage_DP[2]_i_5_n_0 ;
  wire \stage_DP[2]_i_6_n_0 ;
  wire \stage_DP_reg_n_0_[0] ;
  wire \stage_DP_reg_n_0_[1] ;
  wire \stage_DP_reg_n_0_[2] ;
  wire stage_done;
  wire [3:1]NLW_addr0__1_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_addr0__1_carry__0_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 addr0__1_carry
       (.CI(1'b0),
        .CO({addr0__1_carry_n_0,addr0__1_carry_n_1,addr0__1_carry_n_2,addr0__1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({addr0__1_carry_i_1_n_0,addr0__1_carry_i_2_n_0,j_reg[5],k_reg[0]}),
        .O(addr[3:0]),
        .S({addr0__1_carry_i_3_n_0,addr0__1_carry_i_4_n_0,addr0__1_carry_i_5_n_0,addr0__1_carry_i_6_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 addr0__1_carry__0
       (.CI(addr0__1_carry_n_0),
        .CO({NLW_addr0__1_carry__0_CO_UNCONNECTED[3:1],addr0__1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sr_out_n_2}),
        .O({NLW_addr0__1_carry__0_O_UNCONNECTED[3:2],addr[5:4]}),
        .S({1'b0,1'b0,sr_out_n_0,sr_out_n_1}));
  LUT4 #(
    .INIT(16'hEA80)) 
    addr0__1_carry_i_1
       (.I0(k_reg[2]),
        .I1(\m_reg_n_0_[2] ),
        .I2(j_reg[0]),
        .I3(j_reg[4]),
        .O(addr0__1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    addr0__1_carry_i_2
       (.I0(j_reg[4]),
        .I1(k_reg[2]),
        .I2(j_reg[0]),
        .I3(\m_reg_n_0_[2] ),
        .O(addr0__1_carry_i_2_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h6A95956A)) 
    addr0__1_carry_i_3
       (.I0(k_reg[3]),
        .I1(\m_reg_n_0_[3] ),
        .I2(j_reg[0]),
        .I3(j_reg[3]),
        .I4(addr0__1_carry_i_1_n_0),
        .O(addr0__1_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h693C963C963C963C)) 
    addr0__1_carry_i_4
       (.I0(\m_reg_n_0_[2] ),
        .I1(k_reg[2]),
        .I2(j_reg[4]),
        .I3(j_reg[0]),
        .I4(\m_reg_n_0_[1] ),
        .I5(k_reg[1]),
        .O(addr0__1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h956A)) 
    addr0__1_carry_i_5
       (.I0(k_reg[1]),
        .I1(j_reg[0]),
        .I2(\m_reg_n_0_[1] ),
        .I3(j_reg[5]),
        .O(addr0__1_carry_i_5_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    addr0__1_carry_i_6
       (.I0(\m_reg_n_0_[0] ),
        .I1(j_reg[0]),
        .I2(k_reg[0]),
        .O(addr0__1_carry_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \j[0]_i_1__0 
       (.I0(j_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j[1]_i_1__0 
       (.I0(j_reg[0]),
        .I1(j_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j[2]_i_1__0 
       (.I0(j_reg[0]),
        .I1(j_reg[1]),
        .I2(j_reg[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j[3]_i_1__0 
       (.I0(j_reg[1]),
        .I1(j_reg[0]),
        .I2(j_reg[2]),
        .I3(j_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j[4]_i_1__0 
       (.I0(j_reg[2]),
        .I1(j_reg[0]),
        .I2(j_reg[1]),
        .I3(j_reg[3]),
        .I4(j_reg[4]),
        .O(p_0_in__1[4]));
  LUT2 #(
    .INIT(4'hB)) 
    \j[5]_i_1 
       (.I0(\k[5]_i_2__0_n_0 ),
        .I1(\m_reg[1]_0 ),
        .O(\j[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j[5]_i_2__0 
       (.I0(j_reg[3]),
        .I1(j_reg[1]),
        .I2(j_reg[0]),
        .I3(j_reg[2]),
        .I4(j_reg[4]),
        .I5(j_reg[5]),
        .O(p_0_in__1[5]));
  FDRE \j_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(j_reg[0]),
        .R(\j[5]_i_1_n_0 ));
  FDRE \j_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(j_reg[1]),
        .R(\j[5]_i_1_n_0 ));
  FDRE \j_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(j_reg[2]),
        .R(\j[5]_i_1_n_0 ));
  FDRE \j_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(j_reg[3]),
        .R(\j[5]_i_1_n_0 ));
  FDRE \j_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(j_reg[4]),
        .R(\j[5]_i_1_n_0 ));
  FDRE \j_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(j_reg[5]),
        .R(\j[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \k[0]_i_1__0 
       (.I0(k_reg[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \k[1]_i_1__0 
       (.I0(k_reg[0]),
        .I1(k_reg[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \k[2]_i_1__0 
       (.I0(k_reg[1]),
        .I1(k_reg[0]),
        .I2(k_reg[2]),
        .O(\k[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \k[3]_i_1__0 
       (.I0(k_reg[1]),
        .I1(k_reg[0]),
        .I2(k_reg[2]),
        .I3(k_reg[3]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \k[4]_i_1__0 
       (.I0(k_reg[2]),
        .I1(k_reg[0]),
        .I2(k_reg[1]),
        .I3(k_reg[3]),
        .I4(k_reg[4]),
        .O(p_0_in__2[4]));
  LUT2 #(
    .INIT(4'hB)) 
    \k[5]_i_1 
       (.I0(stage_done),
        .I1(\m_reg[1]_0 ),
        .O(\k[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \k[5]_i_2__0 
       (.I0(\k[5]_i_4_n_0 ),
        .I1(\k[5]_i_5_n_0 ),
        .O(\k[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \k[5]_i_3__0 
       (.I0(k_reg[3]),
        .I1(k_reg[1]),
        .I2(k_reg[0]),
        .I3(k_reg[2]),
        .I4(k_reg[4]),
        .I5(k_reg[5]),
        .O(p_0_in__2[5]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \k[5]_i_4 
       (.I0(j_reg[0]),
        .I1(\s_m_1_DP_reg_n_0_[0] ),
        .I2(\s_m_1_DP_reg_n_0_[2] ),
        .I3(j_reg[2]),
        .I4(\s_m_1_DP_reg_n_0_[1] ),
        .I5(j_reg[1]),
        .O(\k[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \k[5]_i_5 
       (.I0(j_reg[3]),
        .I1(\s_m_1_DP_reg_n_0_[3] ),
        .I2(\s_m_1_DP_reg_n_0_[5] ),
        .I3(j_reg[5]),
        .I4(\s_m_1_DP_reg_n_0_[4] ),
        .I5(j_reg[4]),
        .O(\k[5]_i_5_n_0 ));
  FDRE \k_reg[0] 
       (.C(clk),
        .CE(\k[5]_i_2__0_n_0 ),
        .D(p_0_in__2[0]),
        .Q(k_reg[0]),
        .R(\k[5]_i_1_n_0 ));
  FDRE \k_reg[1] 
       (.C(clk),
        .CE(\k[5]_i_2__0_n_0 ),
        .D(p_0_in__2[1]),
        .Q(k_reg[1]),
        .R(\k[5]_i_1_n_0 ));
  FDRE \k_reg[2] 
       (.C(clk),
        .CE(\k[5]_i_2__0_n_0 ),
        .D(\k[2]_i_1__0_n_0 ),
        .Q(k_reg[2]),
        .R(\k[5]_i_1_n_0 ));
  FDRE \k_reg[3] 
       (.C(clk),
        .CE(\k[5]_i_2__0_n_0 ),
        .D(p_0_in__2[3]),
        .Q(k_reg[3]),
        .R(\k[5]_i_1_n_0 ));
  FDRE \k_reg[4] 
       (.C(clk),
        .CE(\k[5]_i_2__0_n_0 ),
        .D(p_0_in__2[4]),
        .Q(k_reg[4]),
        .R(\k[5]_i_1_n_0 ));
  FDRE \k_reg[5] 
       (.C(clk),
        .CE(\k[5]_i_2__0_n_0 ),
        .D(p_0_in__2[5]),
        .Q(k_reg[5]),
        .R(\k[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_m_1[7]_i_1 
       (.I0(\m_reg[1]_0 ),
        .O(SR));
  FDRE \m_m_1_reg[0] 
       (.C(clk),
        .CE(stage_done),
        .D(stage_done),
        .Q(\m_m_1_reg_n_0_[0] ),
        .R(SR));
  FDRE \m_m_1_reg[1] 
       (.C(clk),
        .CE(stage_done),
        .D(\m_m_1_reg_n_0_[0] ),
        .Q(\m_m_1_reg_n_0_[1] ),
        .R(SR));
  FDRE \m_m_1_reg[2] 
       (.C(clk),
        .CE(stage_done),
        .D(\m_m_1_reg_n_0_[1] ),
        .Q(\m_m_1_reg_n_0_[2] ),
        .R(SR));
  FDRE \m_m_1_reg[3] 
       (.C(clk),
        .CE(stage_done),
        .D(\m_m_1_reg_n_0_[2] ),
        .Q(\m_m_1_reg_n_0_[3] ),
        .R(SR));
  FDRE \m_m_1_reg[4] 
       (.C(clk),
        .CE(stage_done),
        .D(\m_m_1_reg_n_0_[3] ),
        .Q(\m_m_1_reg_n_0_[4] ),
        .R(SR));
  FDRE \m_m_1_reg[5] 
       (.C(clk),
        .CE(stage_done),
        .D(\m_m_1_reg_n_0_[4] ),
        .Q(\m_m_1_reg_n_0_[5] ),
        .R(SR));
  FDRE \m_m_1_reg[6] 
       (.C(clk),
        .CE(stage_done),
        .D(\m_m_1_reg_n_0_[5] ),
        .Q(\m_m_1_reg_n_0_[6] ),
        .R(SR));
  FDRE \m_m_1_reg[7] 
       (.C(clk),
        .CE(stage_done),
        .D(\m_m_1_reg_n_0_[6] ),
        .Q(\m_m_1_reg_n_0_[7] ),
        .R(SR));
  FDSE \m_reg[0] 
       (.C(clk),
        .CE(stage_done),
        .D(1'b0),
        .Q(\m_reg_n_0_[0] ),
        .S(SR));
  FDRE \m_reg[1] 
       (.C(clk),
        .CE(stage_done),
        .D(\m_reg_n_0_[0] ),
        .Q(\m_reg_n_0_[1] ),
        .R(SR));
  FDRE \m_reg[2] 
       (.C(clk),
        .CE(stage_done),
        .D(\m_reg_n_0_[1] ),
        .Q(\m_reg_n_0_[2] ),
        .R(SR));
  FDRE \m_reg[3] 
       (.C(clk),
        .CE(stage_done),
        .D(\m_reg_n_0_[2] ),
        .Q(\m_reg_n_0_[3] ),
        .R(SR));
  FDRE \m_reg[4] 
       (.C(clk),
        .CE(stage_done),
        .D(\m_reg_n_0_[3] ),
        .Q(\m_reg_n_0_[4] ),
        .R(SR));
  FDRE \m_reg[5] 
       (.C(clk),
        .CE(stage_done),
        .D(\m_reg_n_0_[4] ),
        .Q(\m_reg_n_0_[5] ),
        .R(SR));
  FDRE \m_reg[6] 
       (.C(clk),
        .CE(stage_done),
        .D(\m_reg_n_0_[5] ),
        .Q(\m_reg_n_0_[6] ),
        .R(SR));
  FDRE \m_reg[7] 
       (.C(clk),
        .CE(stage_done),
        .D(\m_reg_n_0_[6] ),
        .Q(Q),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hF700)) 
    \s_DP[1]_i_1 
       (.I0(\stage_DP_reg_n_0_[2] ),
        .I1(\stage_DP_reg_n_0_[1] ),
        .I2(\stage_DP_reg_n_0_[0] ),
        .I3(\s_DP_reg_n_0_[2] ),
        .O(s_DN[1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hF700)) 
    \s_DP[2]_i_1 
       (.I0(\stage_DP_reg_n_0_[2] ),
        .I1(\stage_DP_reg_n_0_[1] ),
        .I2(\stage_DP_reg_n_0_[0] ),
        .I3(\s_DP_reg_n_0_[3] ),
        .O(s_DN[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hF700)) 
    \s_DP[3]_i_1 
       (.I0(\stage_DP_reg_n_0_[2] ),
        .I1(\stage_DP_reg_n_0_[1] ),
        .I2(\stage_DP_reg_n_0_[0] ),
        .I3(\s_DP_reg_n_0_[4] ),
        .O(s_DN[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hF700)) 
    \s_DP[4]_i_1 
       (.I0(\stage_DP_reg_n_0_[2] ),
        .I1(\stage_DP_reg_n_0_[1] ),
        .I2(\stage_DP_reg_n_0_[0] ),
        .I3(\s_DP_reg_n_0_[5] ),
        .O(s_DN[4]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hF700)) 
    \s_DP[5]_i_1 
       (.I0(\stage_DP_reg_n_0_[2] ),
        .I1(\stage_DP_reg_n_0_[1] ),
        .I2(\stage_DP_reg_n_0_[0] ),
        .I3(\m_reg_n_0_[0] ),
        .O(s_DN[5]));
  FDRE \s_DP_reg[1] 
       (.C(clk),
        .CE(stage_done),
        .D(s_DN[1]),
        .Q(\s_DP_reg_n_0_[1] ),
        .R(SR));
  FDRE \s_DP_reg[2] 
       (.C(clk),
        .CE(stage_done),
        .D(s_DN[2]),
        .Q(\s_DP_reg_n_0_[2] ),
        .R(SR));
  FDRE \s_DP_reg[3] 
       (.C(clk),
        .CE(stage_done),
        .D(s_DN[3]),
        .Q(\s_DP_reg_n_0_[3] ),
        .R(SR));
  FDRE \s_DP_reg[4] 
       (.C(clk),
        .CE(stage_done),
        .D(s_DN[4]),
        .Q(\s_DP_reg_n_0_[4] ),
        .R(SR));
  FDRE \s_DP_reg[5] 
       (.C(clk),
        .CE(stage_done),
        .D(s_DN[5]),
        .Q(\s_DP_reg_n_0_[5] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h00BF)) 
    \s_m_1_DP[0]_i_1__0 
       (.I0(\stage_DP_reg_n_0_[0] ),
        .I1(\stage_DP_reg_n_0_[1] ),
        .I2(\stage_DP_reg_n_0_[2] ),
        .I3(\s_DP_reg_n_0_[1] ),
        .O(\s_m_1_DP[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h90999999)) 
    \s_m_1_DP[1]_i_1 
       (.I0(\s_DP_reg_n_0_[1] ),
        .I1(\s_DP_reg_n_0_[2] ),
        .I2(\stage_DP_reg_n_0_[0] ),
        .I3(\stage_DP_reg_n_0_[1] ),
        .I4(\stage_DP_reg_n_0_[2] ),
        .O(\s_m_1_DP[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE100E1E1E1E1E1E1)) 
    \s_m_1_DP[2]_i_1__0 
       (.I0(\s_DP_reg_n_0_[2] ),
        .I1(\s_DP_reg_n_0_[1] ),
        .I2(\s_DP_reg_n_0_[3] ),
        .I3(\stage_DP_reg_n_0_[0] ),
        .I4(\stage_DP_reg_n_0_[1] ),
        .I5(\stage_DP_reg_n_0_[2] ),
        .O(\s_m_1_DP[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hFE010000)) 
    \s_m_1_DP[3]_i_1__0 
       (.I0(\s_DP_reg_n_0_[3] ),
        .I1(\s_DP_reg_n_0_[1] ),
        .I2(\s_DP_reg_n_0_[2] ),
        .I3(\s_DP_reg_n_0_[4] ),
        .I4(\s_m_1_DP[4]_i_2_n_0 ),
        .O(\s_m_1_DP[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE000100000000)) 
    \s_m_1_DP[4]_i_1__0 
       (.I0(\s_DP_reg_n_0_[4] ),
        .I1(\s_DP_reg_n_0_[2] ),
        .I2(\s_DP_reg_n_0_[1] ),
        .I3(\s_DP_reg_n_0_[3] ),
        .I4(\s_DP_reg_n_0_[5] ),
        .I5(\s_m_1_DP[4]_i_2_n_0 ),
        .O(\s_m_1_DP[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \s_m_1_DP[4]_i_2 
       (.I0(\stage_DP_reg_n_0_[0] ),
        .I1(\stage_DP_reg_n_0_[1] ),
        .I2(\stage_DP_reg_n_0_[2] ),
        .O(\s_m_1_DP[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE133E1E1E1E1E1E1)) 
    \s_m_1_DP[5]_i_1__0 
       (.I0(\s_DP_reg_n_0_[5] ),
        .I1(\s_m_1_DP[5]_i_2_n_0 ),
        .I2(\m_reg_n_0_[0] ),
        .I3(\stage_DP_reg_n_0_[0] ),
        .I4(\stage_DP_reg_n_0_[1] ),
        .I5(\stage_DP_reg_n_0_[2] ),
        .O(\s_m_1_DP[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \s_m_1_DP[5]_i_2 
       (.I0(\s_DP_reg_n_0_[3] ),
        .I1(\s_DP_reg_n_0_[1] ),
        .I2(\s_DP_reg_n_0_[2] ),
        .I3(\s_DP_reg_n_0_[4] ),
        .I4(\s_m_1_DP[4]_i_2_n_0 ),
        .O(\s_m_1_DP[5]_i_2_n_0 ));
  FDSE \s_m_1_DP_reg[0] 
       (.C(clk),
        .CE(stage_done),
        .D(\s_m_1_DP[0]_i_1__0_n_0 ),
        .Q(\s_m_1_DP_reg_n_0_[0] ),
        .S(SR));
  FDSE \s_m_1_DP_reg[1] 
       (.C(clk),
        .CE(stage_done),
        .D(\s_m_1_DP[1]_i_1_n_0 ),
        .Q(\s_m_1_DP_reg_n_0_[1] ),
        .S(SR));
  FDSE \s_m_1_DP_reg[2] 
       (.C(clk),
        .CE(stage_done),
        .D(\s_m_1_DP[2]_i_1__0_n_0 ),
        .Q(\s_m_1_DP_reg_n_0_[2] ),
        .S(SR));
  FDSE \s_m_1_DP_reg[3] 
       (.C(clk),
        .CE(stage_done),
        .D(\s_m_1_DP[3]_i_1__0_n_0 ),
        .Q(\s_m_1_DP_reg_n_0_[3] ),
        .S(SR));
  FDSE \s_m_1_DP_reg[4] 
       (.C(clk),
        .CE(stage_done),
        .D(\s_m_1_DP[4]_i_1__0_n_0 ),
        .Q(\s_m_1_DP_reg_n_0_[4] ),
        .S(SR));
  FDSE \s_m_1_DP_reg[5] 
       (.C(clk),
        .CE(stage_done),
        .D(\s_m_1_DP[5]_i_1__0_n_0 ),
        .Q(\s_m_1_DP_reg_n_0_[5] ),
        .S(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized2 sr_out
       (.D(addr),
        .DI(sr_out_n_2),
        .Q({Q,\m_reg_n_0_[5] ,\m_reg_n_0_[4] ,\m_reg_n_0_[3] }),
        .S({sr_out_n_0,sr_out_n_1}),
        .addr0__1_carry__0_i_2_0(k_reg[5:3]),
        .clk(clk),
        .\shift_array_reg[0][5]_0 (j_reg[3:0]),
        .\shift_array_reg[0][8]_0 (\shift_array_reg[0][8] ),
        .\shift_array_reg[0][8]_1 ({\stage_DP_reg_n_0_[2] ,\stage_DP_reg_n_0_[1] ,\stage_DP_reg_n_0_[0] }));
  LUT1 #(
    .INIT(2'h1)) 
    \stage_DP[0]_i_1__0 
       (.I0(\stage_DP_reg_n_0_[0] ),
        .O(\stage_DP[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \stage_DP[1]_i_1__0 
       (.I0(\stage_DP_reg_n_0_[0] ),
        .I1(\stage_DP_reg_n_0_[1] ),
        .O(\stage_DP[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F800000000000)) 
    \stage_DP[2]_i_1 
       (.I0(\stage_DP_reg_n_0_[0] ),
        .I1(\stage_DP_reg_n_0_[1] ),
        .I2(\stage_DP_reg_n_0_[2] ),
        .I3(\stage_DP[2]_i_3_n_0 ),
        .I4(\stage_DP[2]_i_4_n_0 ),
        .I5(\k[5]_i_2__0_n_0 ),
        .O(stage_done));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \stage_DP[2]_i_2 
       (.I0(\stage_DP_reg_n_0_[0] ),
        .I1(\stage_DP_reg_n_0_[1] ),
        .I2(\stage_DP_reg_n_0_[2] ),
        .O(\stage_DP[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \stage_DP[2]_i_3 
       (.I0(k_reg[3]),
        .I1(k_reg[5]),
        .I2(k_reg[4]),
        .I3(k_reg[2]),
        .I4(k_reg[0]),
        .I5(k_reg[1]),
        .O(\stage_DP[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \stage_DP[2]_i_4 
       (.I0(\m_m_1_reg_n_0_[7] ),
        .I1(\m_m_1_reg_n_0_[6] ),
        .I2(\stage_DP[2]_i_5_n_0 ),
        .I3(\stage_DP[2]_i_6_n_0 ),
        .O(\stage_DP[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \stage_DP[2]_i_5 
       (.I0(k_reg[3]),
        .I1(\m_m_1_reg_n_0_[3] ),
        .I2(\m_m_1_reg_n_0_[5] ),
        .I3(k_reg[5]),
        .I4(\m_m_1_reg_n_0_[4] ),
        .I5(k_reg[4]),
        .O(\stage_DP[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \stage_DP[2]_i_6 
       (.I0(k_reg[0]),
        .I1(\m_m_1_reg_n_0_[0] ),
        .I2(\m_m_1_reg_n_0_[2] ),
        .I3(k_reg[2]),
        .I4(\m_m_1_reg_n_0_[1] ),
        .I5(k_reg[1]),
        .O(\stage_DP[2]_i_6_n_0 ));
  FDRE \stage_DP_reg[0] 
       (.C(clk),
        .CE(stage_done),
        .D(\stage_DP[0]_i_1__0_n_0 ),
        .Q(\stage_DP_reg_n_0_[0] ),
        .R(SR));
  FDRE \stage_DP_reg[1] 
       (.C(clk),
        .CE(stage_done),
        .D(\stage_DP[1]_i_1__0_n_0 ),
        .Q(\stage_DP_reg_n_0_[1] ),
        .R(SR));
  FDRE \stage_DP_reg[2] 
       (.C(clk),
        .CE(stage_done),
        .D(\stage_DP[2]_i_2_n_0 ),
        .Q(\stage_DP_reg_n_0_[2] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ComputeCore
   (command_reg,
    nextstate1__6,
    dma_bram_doutb,
    clk,
    dina_ext_low_word,
    control_high_word,
    \command_reg_reg[7]_0 ,
    wea_ext_core,
    grant_ext,
    dma_bram_en,
    dma_bram_byte_wea,
    last_instruction__3,
    \FSM_sequential_state_reg[1] ,
    dina2_ext_word,
    dina3_ext_low_word,
    dma_bram_abs_addr,
    control_low_word,
    dma_bram_dina);
  output [0:0]command_reg;
  output nextstate1__6;
  output [31:0]dma_bram_doutb;
  input clk;
  input [31:0]dina_ext_low_word;
  input [0:0]control_high_word;
  input \command_reg_reg[7]_0 ;
  input wea_ext_core;
  input grant_ext;
  input dma_bram_en;
  input [7:0]dma_bram_byte_wea;
  input last_instruction__3;
  input \FSM_sequential_state_reg[1] ;
  input [11:0]dina2_ext_word;
  input [31:0]dina3_ext_low_word;
  input [8:0]dma_bram_abs_addr;
  input [8:0]control_low_word;
  input [31:0]dma_bram_dina;

  wire \FSM_sequential_state_reg[1] ;
  wire clk;
  wire [0:0]command_reg;
  wire \command_reg_reg[7]_0 ;
  wire [0:0]control_high_word;
  wire [8:0]control_low_word;
  wire \dina2_ext_DP_reg_n_0_[0] ;
  wire \dina2_ext_DP_reg_n_0_[1] ;
  wire \dina2_ext_DP_reg_n_0_[28] ;
  wire \dina2_ext_DP_reg_n_0_[30] ;
  wire [11:0]dina2_ext_word;
  wire [31:0]dina3_ext_DP;
  wire [31:0]dina3_ext_low_word;
  wire [31:9]dina_ext_DP;
  wire [31:0]dina_ext_low_word;
  wire [8:0]dma_bram_abs_addr;
  wire [7:0]dma_bram_byte_wea;
  wire [31:0]dma_bram_dina;
  wire [31:0]dma_bram_doutb;
  wire dma_bram_en;
  wire forward;
  wire grant_ext;
  wire last_instruction__3;
  wire nextstate1__6;
  wire [6:0]rom_base_addr;
  wire wea_ext_core;

  FDRE \command_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\command_reg_reg[7]_0 ),
        .Q(command_reg),
        .R(control_high_word));
  FDRE \dina2_ext_DP_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dina2_ext_word[0]),
        .Q(\dina2_ext_DP_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dina2_ext_DP_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dina2_ext_word[1]),
        .Q(\dina2_ext_DP_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dina2_ext_DP_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(dina2_ext_word[10]),
        .Q(\dina2_ext_DP_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \dina2_ext_DP_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(dina2_ext_word[2]),
        .Q(forward),
        .R(1'b0));
  FDRE \dina2_ext_DP_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(dina2_ext_word[11]),
        .Q(\dina2_ext_DP_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \dina2_ext_DP_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dina2_ext_word[3]),
        .Q(rom_base_addr[0]),
        .R(1'b0));
  FDRE \dina2_ext_DP_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dina2_ext_word[4]),
        .Q(rom_base_addr[1]),
        .R(1'b0));
  FDRE \dina2_ext_DP_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(dina2_ext_word[5]),
        .Q(rom_base_addr[2]),
        .R(1'b0));
  FDRE \dina2_ext_DP_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(dina2_ext_word[6]),
        .Q(rom_base_addr[3]),
        .R(1'b0));
  FDRE \dina2_ext_DP_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(dina2_ext_word[7]),
        .Q(rom_base_addr[4]),
        .R(1'b0));
  FDRE \dina2_ext_DP_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(dina2_ext_word[8]),
        .Q(rom_base_addr[5]),
        .R(1'b0));
  FDRE \dina2_ext_DP_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(dina2_ext_word[9]),
        .Q(rom_base_addr[6]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[0]),
        .Q(dina3_ext_DP[0]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[10]),
        .Q(dina3_ext_DP[10]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[11]),
        .Q(dina3_ext_DP[11]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[12]),
        .Q(dina3_ext_DP[12]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[13]),
        .Q(dina3_ext_DP[13]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[14]),
        .Q(dina3_ext_DP[14]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[15]),
        .Q(dina3_ext_DP[15]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[16]),
        .Q(dina3_ext_DP[16]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[17]),
        .Q(dina3_ext_DP[17]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[18]),
        .Q(dina3_ext_DP[18]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[19]),
        .Q(dina3_ext_DP[19]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[1]),
        .Q(dina3_ext_DP[1]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[20]),
        .Q(dina3_ext_DP[20]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[21]),
        .Q(dina3_ext_DP[21]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[22]),
        .Q(dina3_ext_DP[22]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[23]),
        .Q(dina3_ext_DP[23]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[24]),
        .Q(dina3_ext_DP[24]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[25]),
        .Q(dina3_ext_DP[25]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[26]),
        .Q(dina3_ext_DP[26]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[27]),
        .Q(dina3_ext_DP[27]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[28]),
        .Q(dina3_ext_DP[28]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[29]),
        .Q(dina3_ext_DP[29]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[2]),
        .Q(dina3_ext_DP[2]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[30]),
        .Q(dina3_ext_DP[30]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[31]),
        .Q(dina3_ext_DP[31]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[3]),
        .Q(dina3_ext_DP[3]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[4]),
        .Q(dina3_ext_DP[4]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[5]),
        .Q(dina3_ext_DP[5]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[6]),
        .Q(dina3_ext_DP[6]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[7]),
        .Q(dina3_ext_DP[7]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[8]),
        .Q(dina3_ext_DP[8]),
        .R(1'b0));
  FDRE \dina3_ext_DP_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(dina3_ext_low_word[9]),
        .Q(dina3_ext_DP[9]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[10]),
        .Q(dina_ext_DP[10]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[11]),
        .Q(dina_ext_DP[11]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[12]),
        .Q(dina_ext_DP[12]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[13]),
        .Q(dina_ext_DP[13]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[14]),
        .Q(dina_ext_DP[14]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[15]),
        .Q(dina_ext_DP[15]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[16]),
        .Q(dina_ext_DP[16]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[17]),
        .Q(dina_ext_DP[17]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[18]),
        .Q(dina_ext_DP[18]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[19]),
        .Q(dina_ext_DP[19]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[20]),
        .Q(dina_ext_DP[20]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[21]),
        .Q(dina_ext_DP[21]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[22]),
        .Q(dina_ext_DP[22]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[23]),
        .Q(dina_ext_DP[23]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[24]),
        .Q(dina_ext_DP[24]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[25]),
        .Q(dina_ext_DP[25]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[26]),
        .Q(dina_ext_DP[26]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[27]),
        .Q(dina_ext_DP[27]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[28]),
        .Q(dina_ext_DP[28]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[29]),
        .Q(dina_ext_DP[29]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[30]),
        .Q(dina_ext_DP[30]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[31]),
        .Q(dina_ext_DP[31]),
        .R(1'b0));
  FDRE \dina_ext_DP_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(dina_ext_low_word[9]),
        .Q(dina_ext_DP[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_OpenNTT open_ntt
       (.\DELAY_BLOCK[17].shift_array_reg[18][0] (command_reg),
        .\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] ),
        .Q({\dina2_ext_DP_reg_n_0_[30] ,\dina2_ext_DP_reg_n_0_[28] ,rom_base_addr,forward,\dina2_ext_DP_reg_n_0_[1] ,\dina2_ext_DP_reg_n_0_[0] }),
        .clk(clk),
        .control_low_word(control_low_word),
        .dina_ext_low_word(dina_ext_low_word),
        .dma_bram_abs_addr(dma_bram_abs_addr),
        .dma_bram_byte_wea(dma_bram_byte_wea),
        .dma_bram_dina(dma_bram_dina),
        .dma_bram_doutb(dma_bram_doutb),
        .dma_bram_en(dma_bram_en),
        .grant_ext(grant_ext),
        .last_instruction__3(last_instruction__3),
        .\m_delay_reg[0] (dina_ext_DP),
        .\montgomery_factor_DP_reg[31] (dina3_ext_DP),
        .nextstate1__6(nextstate1__6),
        .wea_ext_core(wea_ext_core));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ComputeCoreWrapper
   (dma_bram_doutb,
    dout_ext_low_word,
    status,
    clk,
    dina_ext_low_word,
    dma_bram_en,
    dma_bram_byte_wea,
    control_high_word,
    control_low_word,
    dina2_ext_word,
    dina3_ext_low_word,
    dma_bram_abs_addr,
    dma_bram_dina);
  output [31:0]dma_bram_doutb;
  output [31:0]dout_ext_low_word;
  output [30:0]status;
  input clk;
  input [31:0]dina_ext_low_word;
  input dma_bram_en;
  input [7:0]dma_bram_byte_wea;
  input [1:0]control_high_word;
  input [11:0]control_low_word;
  input [11:0]dina2_ext_word;
  input [31:0]dina3_ext_low_word;
  input [8:0]dma_bram_abs_addr;
  input [31:0]dma_bram_dina;

  wire ISA_CTRL_n_32;
  wire ISA_CTRL_n_33;
  wire clk;
  wire [7:7]command_reg;
  wire [1:0]control_high_word;
  wire [11:0]control_low_word;
  wire [29:0]cycle_count_reg;
  wire [11:0]dina2_ext_word;
  wire [31:0]dina3_ext_low_word;
  wire [31:0]dina_ext_low_word;
  wire [8:0]dma_bram_abs_addr;
  wire [7:0]dma_bram_byte_wea;
  wire [31:0]dma_bram_dina;
  wire [31:0]dma_bram_doutb;
  wire dma_bram_en;
  wire done_all_computation;
  wire [31:0]dout_ext_low_word;
  wire grant_ext;
  wire last_instruction__3;
  wire nextstate1__6;
  wire [30:0]status;
  wire wea_ext_core;
  wire wea_ext_core0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ComputeCore CORE
       (.\FSM_sequential_state_reg[1] (ISA_CTRL_n_32),
        .clk(clk),
        .command_reg(command_reg),
        .\command_reg_reg[7]_0 (ISA_CTRL_n_33),
        .control_high_word(control_high_word[0]),
        .control_low_word(control_low_word[8:0]),
        .dina2_ext_word(dina2_ext_word),
        .dina3_ext_low_word(dina3_ext_low_word),
        .dina_ext_low_word(dina_ext_low_word),
        .dma_bram_abs_addr(dma_bram_abs_addr),
        .dma_bram_byte_wea(dma_bram_byte_wea),
        .dma_bram_dina(dma_bram_dina),
        .dma_bram_doutb(dma_bram_doutb),
        .dma_bram_en(dma_bram_en),
        .grant_ext(grant_ext),
        .last_instruction__3(last_instruction__3),
        .nextstate1__6(nextstate1__6),
        .wea_ext_core(wea_ext_core));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ISA_control ISA_CTRL
       (.D({cycle_count_reg,done_all_computation}),
        .clk(clk),
        .command_reg(command_reg),
        .control_high_word(control_high_word),
        .control_low_word({control_low_word[10:9],control_low_word[4:0]}),
        .dina_ext_low_word(dina_ext_low_word[9:0]),
        .\dout_ram_reg[7] (ISA_CTRL_n_33),
        .\dout_ram_reg[9] (ISA_CTRL_n_32),
        .last_instruction__3(last_instruction__3),
        .nextstate1__6(nextstate1__6));
  FDRE \dout_ext_DP_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[0]),
        .Q(dout_ext_low_word[0]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[10]),
        .Q(dout_ext_low_word[10]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[11]),
        .Q(dout_ext_low_word[11]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[12]),
        .Q(dout_ext_low_word[12]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[13]),
        .Q(dout_ext_low_word[13]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[14]),
        .Q(dout_ext_low_word[14]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[15]),
        .Q(dout_ext_low_word[15]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[16]),
        .Q(dout_ext_low_word[16]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[17]),
        .Q(dout_ext_low_word[17]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[18]),
        .Q(dout_ext_low_word[18]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[19]),
        .Q(dout_ext_low_word[19]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[1]),
        .Q(dout_ext_low_word[1]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[20]),
        .Q(dout_ext_low_word[20]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[21]),
        .Q(dout_ext_low_word[21]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[22]),
        .Q(dout_ext_low_word[22]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[23]),
        .Q(dout_ext_low_word[23]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[24]),
        .Q(dout_ext_low_word[24]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[25]),
        .Q(dout_ext_low_word[25]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[26]),
        .Q(dout_ext_low_word[26]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[27]),
        .Q(dout_ext_low_word[27]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[28]),
        .Q(dout_ext_low_word[28]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[29]),
        .Q(dout_ext_low_word[29]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[2]),
        .Q(dout_ext_low_word[2]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[30]),
        .Q(dout_ext_low_word[30]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[31]),
        .Q(dout_ext_low_word[31]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[3]),
        .Q(dout_ext_low_word[3]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[4]),
        .Q(dout_ext_low_word[4]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[5]),
        .Q(dout_ext_low_word[5]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[6]),
        .Q(dout_ext_low_word[6]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[7]),
        .Q(dout_ext_low_word[7]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[8]),
        .Q(dout_ext_low_word[8]),
        .R(1'b0));
  FDRE \dout_ext_DP_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(dma_bram_doutb[9]),
        .Q(dout_ext_low_word[9]),
        .R(1'b0));
  FDRE grant_ext_reg
       (.C(clk),
        .CE(1'b1),
        .D(control_low_word[11]),
        .Q(grant_ext),
        .R(1'b0));
  FDRE \status_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(done_all_computation),
        .Q(status[0]),
        .R(1'b0));
  FDRE \status_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[8]),
        .Q(status[9]),
        .R(1'b0));
  FDRE \status_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[9]),
        .Q(status[10]),
        .R(1'b0));
  FDRE \status_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[10]),
        .Q(status[11]),
        .R(1'b0));
  FDRE \status_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[11]),
        .Q(status[12]),
        .R(1'b0));
  FDRE \status_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[12]),
        .Q(status[13]),
        .R(1'b0));
  FDRE \status_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[13]),
        .Q(status[14]),
        .R(1'b0));
  FDRE \status_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[14]),
        .Q(status[15]),
        .R(1'b0));
  FDRE \status_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[15]),
        .Q(status[16]),
        .R(1'b0));
  FDRE \status_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[16]),
        .Q(status[17]),
        .R(1'b0));
  FDRE \status_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[17]),
        .Q(status[18]),
        .R(1'b0));
  FDRE \status_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[18]),
        .Q(status[19]),
        .R(1'b0));
  FDRE \status_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[19]),
        .Q(status[20]),
        .R(1'b0));
  FDRE \status_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[20]),
        .Q(status[21]),
        .R(1'b0));
  FDRE \status_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[21]),
        .Q(status[22]),
        .R(1'b0));
  FDRE \status_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[22]),
        .Q(status[23]),
        .R(1'b0));
  FDRE \status_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[23]),
        .Q(status[24]),
        .R(1'b0));
  FDRE \status_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[24]),
        .Q(status[25]),
        .R(1'b0));
  FDRE \status_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[25]),
        .Q(status[26]),
        .R(1'b0));
  FDRE \status_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[26]),
        .Q(status[27]),
        .R(1'b0));
  FDRE \status_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[27]),
        .Q(status[28]),
        .R(1'b0));
  FDRE \status_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[0]),
        .Q(status[1]),
        .R(1'b0));
  FDRE \status_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[28]),
        .Q(status[29]),
        .R(1'b0));
  FDRE \status_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[29]),
        .Q(status[30]),
        .R(1'b0));
  FDRE \status_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[1]),
        .Q(status[2]),
        .R(1'b0));
  FDRE \status_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[2]),
        .Q(status[3]),
        .R(1'b0));
  FDRE \status_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[3]),
        .Q(status[4]),
        .R(1'b0));
  FDRE \status_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[4]),
        .Q(status[5]),
        .R(1'b0));
  FDRE \status_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[5]),
        .Q(status[6]),
        .R(1'b0));
  FDRE \status_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[6]),
        .Q(status[7]),
        .R(1'b0));
  FDRE \status_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(cycle_count_reg[7]),
        .Q(status[8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    wea_ext_core_i_1
       (.I0(control_low_word[9]),
        .I1(control_low_word[10]),
        .O(wea_ext_core0));
  FDRE wea_ext_core_reg
       (.C(clk),
        .CE(1'b1),
        .D(wea_ext_core0),
        .Q(wea_ext_core),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataShuffler
   (\genblk2[1].io_ram_wen_local_b1_reg ,
    WEBWE,
    \genblk2[0].io_ram_wen_local_b1_reg ,
    \genblk2[0].io_ram_wen_local_b0_reg ,
    ADDRBWRADDR,
    \wdata_internal_DP_reg[1][1][31]_0 ,
    DIBDI,
    \wdata_internal_DP_reg[0][1][31]_0 ,
    \wdata_internal_DP_reg[0][0][31]_0 ,
    \wdata_internal_DP_reg[1][1][15]_0 ,
    DIADI,
    \wdata_internal_DP_reg[0][1][15]_0 ,
    \wdata_internal_DP_reg[0][0][15]_0 ,
    \waddr_internal_DP_reg[5]_0 ,
    clk,
    \waddr_internal_DP_reg[4]_0 ,
    \waddr_internal_DP_reg[3]_0 ,
    \waddr_internal_DP_reg[2]_0 ,
    \waddr_internal_DP_reg[1]_0 ,
    \waddr_internal_DP_reg[0]_0 ,
    \genblk1[1].op_addr_sel_1DP_reg_0 ,
    \genblk2[1].io_ram_wen_local_b1 ,
    ram_reg,
    done_DP,
    \genblk2[1].io_ram_wen_local_b0 ,
    \genblk2[0].io_ram_wen_local_b1 ,
    \genblk2[0].io_ram_wen_local_b0 ,
    ram_reg_0,
    ram_reg_1,
    D,
    \genblk1[0].dest_rom_gap_1DP_reg[1]_0 ,
    \shift_array_reg[0][31] ,
    \shift_array_reg[0][31]_0 ,
    \shift_array_reg[0][31]_1 ,
    \shift_array_reg[0][31]_2 ,
    ntt_opcode,
    sub_opcode);
  output [0:0]\genblk2[1].io_ram_wen_local_b1_reg ;
  output [0:0]WEBWE;
  output [0:0]\genblk2[0].io_ram_wen_local_b1_reg ;
  output [0:0]\genblk2[0].io_ram_wen_local_b0_reg ;
  output [5:0]ADDRBWRADDR;
  output [15:0]\wdata_internal_DP_reg[1][1][31]_0 ;
  output [15:0]DIBDI;
  output [15:0]\wdata_internal_DP_reg[0][1][31]_0 ;
  output [15:0]\wdata_internal_DP_reg[0][0][31]_0 ;
  output [15:0]\wdata_internal_DP_reg[1][1][15]_0 ;
  output [15:0]DIADI;
  output [15:0]\wdata_internal_DP_reg[0][1][15]_0 ;
  output [15:0]\wdata_internal_DP_reg[0][0][15]_0 ;
  input \waddr_internal_DP_reg[5]_0 ;
  input clk;
  input \waddr_internal_DP_reg[4]_0 ;
  input \waddr_internal_DP_reg[3]_0 ;
  input \waddr_internal_DP_reg[2]_0 ;
  input \waddr_internal_DP_reg[1]_0 ;
  input \waddr_internal_DP_reg[0]_0 ;
  input \genblk1[1].op_addr_sel_1DP_reg_0 ;
  input \genblk2[1].io_ram_wen_local_b1 ;
  input ram_reg;
  input done_DP;
  input \genblk2[1].io_ram_wen_local_b0 ;
  input \genblk2[0].io_ram_wen_local_b1 ;
  input \genblk2[0].io_ram_wen_local_b0 ;
  input [5:0]ram_reg_0;
  input [31:0]ram_reg_1;
  input [1:0]D;
  input [1:0]\genblk1[0].dest_rom_gap_1DP_reg[1]_0 ;
  input [31:0]\shift_array_reg[0][31] ;
  input [31:0]\shift_array_reg[0][31]_0 ;
  input [31:0]\shift_array_reg[0][31]_1 ;
  input [31:0]\shift_array_reg[0][31]_2 ;
  input ntt_opcode;
  input sub_opcode;

  wire [5:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [31:0]\DELAY_BLOCK[0].shift_array_reg[1]_64 ;
  wire [15:0]DIADI;
  wire [15:0]DIBDI;
  wire [0:0]WEBWE;
  wire clk;
  wire done_DP;
  wire [1:0]\genblk1[0].dest_rom_gap_1DP ;
  wire [1:0]\genblk1[0].dest_rom_gap_1DP_reg[1]_0 ;
  wire \genblk1[0].op1_addr_reg_n_0_[0] ;
  wire \genblk1[0].op1_addr_reg_n_0_[1] ;
  wire \genblk1[0].sr_wdata_e0_n_0 ;
  wire \genblk1[0].sr_wdata_e0_n_1 ;
  wire \genblk1[0].sr_wdata_e0_n_10 ;
  wire \genblk1[0].sr_wdata_e0_n_11 ;
  wire \genblk1[0].sr_wdata_e0_n_12 ;
  wire \genblk1[0].sr_wdata_e0_n_13 ;
  wire \genblk1[0].sr_wdata_e0_n_14 ;
  wire \genblk1[0].sr_wdata_e0_n_15 ;
  wire \genblk1[0].sr_wdata_e0_n_16 ;
  wire \genblk1[0].sr_wdata_e0_n_17 ;
  wire \genblk1[0].sr_wdata_e0_n_18 ;
  wire \genblk1[0].sr_wdata_e0_n_19 ;
  wire \genblk1[0].sr_wdata_e0_n_2 ;
  wire \genblk1[0].sr_wdata_e0_n_20 ;
  wire \genblk1[0].sr_wdata_e0_n_21 ;
  wire \genblk1[0].sr_wdata_e0_n_22 ;
  wire \genblk1[0].sr_wdata_e0_n_23 ;
  wire \genblk1[0].sr_wdata_e0_n_24 ;
  wire \genblk1[0].sr_wdata_e0_n_25 ;
  wire \genblk1[0].sr_wdata_e0_n_26 ;
  wire \genblk1[0].sr_wdata_e0_n_27 ;
  wire \genblk1[0].sr_wdata_e0_n_28 ;
  wire \genblk1[0].sr_wdata_e0_n_29 ;
  wire \genblk1[0].sr_wdata_e0_n_3 ;
  wire \genblk1[0].sr_wdata_e0_n_30 ;
  wire \genblk1[0].sr_wdata_e0_n_31 ;
  wire \genblk1[0].sr_wdata_e0_n_4 ;
  wire \genblk1[0].sr_wdata_e0_n_5 ;
  wire \genblk1[0].sr_wdata_e0_n_6 ;
  wire \genblk1[0].sr_wdata_e0_n_7 ;
  wire \genblk1[0].sr_wdata_e0_n_8 ;
  wire \genblk1[0].sr_wdata_e0_n_9 ;
  wire \genblk1[0].sr_wdata_o0_n_0 ;
  wire \genblk1[0].sr_wdata_o0_n_1 ;
  wire \genblk1[0].sr_wdata_o0_n_10 ;
  wire \genblk1[0].sr_wdata_o0_n_11 ;
  wire \genblk1[0].sr_wdata_o0_n_12 ;
  wire \genblk1[0].sr_wdata_o0_n_13 ;
  wire \genblk1[0].sr_wdata_o0_n_14 ;
  wire \genblk1[0].sr_wdata_o0_n_15 ;
  wire \genblk1[0].sr_wdata_o0_n_16 ;
  wire \genblk1[0].sr_wdata_o0_n_17 ;
  wire \genblk1[0].sr_wdata_o0_n_18 ;
  wire \genblk1[0].sr_wdata_o0_n_19 ;
  wire \genblk1[0].sr_wdata_o0_n_2 ;
  wire \genblk1[0].sr_wdata_o0_n_20 ;
  wire \genblk1[0].sr_wdata_o0_n_21 ;
  wire \genblk1[0].sr_wdata_o0_n_22 ;
  wire \genblk1[0].sr_wdata_o0_n_23 ;
  wire \genblk1[0].sr_wdata_o0_n_24 ;
  wire \genblk1[0].sr_wdata_o0_n_25 ;
  wire \genblk1[0].sr_wdata_o0_n_26 ;
  wire \genblk1[0].sr_wdata_o0_n_27 ;
  wire \genblk1[0].sr_wdata_o0_n_28 ;
  wire \genblk1[0].sr_wdata_o0_n_29 ;
  wire \genblk1[0].sr_wdata_o0_n_3 ;
  wire \genblk1[0].sr_wdata_o0_n_30 ;
  wire \genblk1[0].sr_wdata_o0_n_31 ;
  wire \genblk1[0].sr_wdata_o0_n_4 ;
  wire \genblk1[0].sr_wdata_o0_n_5 ;
  wire \genblk1[0].sr_wdata_o0_n_6 ;
  wire \genblk1[0].sr_wdata_o0_n_7 ;
  wire \genblk1[0].sr_wdata_o0_n_8 ;
  wire \genblk1[0].sr_wdata_o0_n_9 ;
  wire \genblk1[1].op0_addr[0]_i_1_n_0 ;
  wire \genblk1[1].op0_addr[1]_i_1_n_0 ;
  wire \genblk1[1].op0_addr_reg_n_0_[0] ;
  wire \genblk1[1].op0_addr_reg_n_0_[1] ;
  wire \genblk1[1].op1_addr[0]_i_1_n_0 ;
  wire \genblk1[1].op1_addr[1]_i_1_n_0 ;
  wire \genblk1[1].op1_addr_reg_n_0_[0] ;
  wire \genblk1[1].op1_addr_reg_n_0_[1] ;
  wire \genblk1[1].op_addr_sel_1DP ;
  wire \genblk1[1].op_addr_sel_1DP_reg_0 ;
  wire \genblk1[1].sr_wdata_e0_n_0 ;
  wire \genblk1[1].sr_wdata_e0_n_1 ;
  wire \genblk1[1].sr_wdata_e0_n_10 ;
  wire \genblk1[1].sr_wdata_e0_n_11 ;
  wire \genblk1[1].sr_wdata_e0_n_12 ;
  wire \genblk1[1].sr_wdata_e0_n_13 ;
  wire \genblk1[1].sr_wdata_e0_n_14 ;
  wire \genblk1[1].sr_wdata_e0_n_15 ;
  wire \genblk1[1].sr_wdata_e0_n_16 ;
  wire \genblk1[1].sr_wdata_e0_n_17 ;
  wire \genblk1[1].sr_wdata_e0_n_18 ;
  wire \genblk1[1].sr_wdata_e0_n_19 ;
  wire \genblk1[1].sr_wdata_e0_n_2 ;
  wire \genblk1[1].sr_wdata_e0_n_20 ;
  wire \genblk1[1].sr_wdata_e0_n_21 ;
  wire \genblk1[1].sr_wdata_e0_n_22 ;
  wire \genblk1[1].sr_wdata_e0_n_23 ;
  wire \genblk1[1].sr_wdata_e0_n_24 ;
  wire \genblk1[1].sr_wdata_e0_n_25 ;
  wire \genblk1[1].sr_wdata_e0_n_26 ;
  wire \genblk1[1].sr_wdata_e0_n_27 ;
  wire \genblk1[1].sr_wdata_e0_n_28 ;
  wire \genblk1[1].sr_wdata_e0_n_29 ;
  wire \genblk1[1].sr_wdata_e0_n_3 ;
  wire \genblk1[1].sr_wdata_e0_n_30 ;
  wire \genblk1[1].sr_wdata_e0_n_31 ;
  wire \genblk1[1].sr_wdata_e0_n_4 ;
  wire \genblk1[1].sr_wdata_e0_n_5 ;
  wire \genblk1[1].sr_wdata_e0_n_6 ;
  wire \genblk1[1].sr_wdata_e0_n_7 ;
  wire \genblk1[1].sr_wdata_e0_n_8 ;
  wire \genblk1[1].sr_wdata_e0_n_9 ;
  wire \genblk1[1].sr_wdata_e1_n_0 ;
  wire \genblk1[1].sr_wdata_e1_n_1 ;
  wire \genblk1[1].sr_wdata_e1_n_10 ;
  wire \genblk1[1].sr_wdata_e1_n_11 ;
  wire \genblk1[1].sr_wdata_e1_n_12 ;
  wire \genblk1[1].sr_wdata_e1_n_13 ;
  wire \genblk1[1].sr_wdata_e1_n_14 ;
  wire \genblk1[1].sr_wdata_e1_n_15 ;
  wire \genblk1[1].sr_wdata_e1_n_16 ;
  wire \genblk1[1].sr_wdata_e1_n_17 ;
  wire \genblk1[1].sr_wdata_e1_n_18 ;
  wire \genblk1[1].sr_wdata_e1_n_19 ;
  wire \genblk1[1].sr_wdata_e1_n_2 ;
  wire \genblk1[1].sr_wdata_e1_n_20 ;
  wire \genblk1[1].sr_wdata_e1_n_21 ;
  wire \genblk1[1].sr_wdata_e1_n_22 ;
  wire \genblk1[1].sr_wdata_e1_n_23 ;
  wire \genblk1[1].sr_wdata_e1_n_24 ;
  wire \genblk1[1].sr_wdata_e1_n_25 ;
  wire \genblk1[1].sr_wdata_e1_n_26 ;
  wire \genblk1[1].sr_wdata_e1_n_27 ;
  wire \genblk1[1].sr_wdata_e1_n_28 ;
  wire \genblk1[1].sr_wdata_e1_n_29 ;
  wire \genblk1[1].sr_wdata_e1_n_3 ;
  wire \genblk1[1].sr_wdata_e1_n_30 ;
  wire \genblk1[1].sr_wdata_e1_n_31 ;
  wire \genblk1[1].sr_wdata_e1_n_4 ;
  wire \genblk1[1].sr_wdata_e1_n_5 ;
  wire \genblk1[1].sr_wdata_e1_n_6 ;
  wire \genblk1[1].sr_wdata_e1_n_7 ;
  wire \genblk1[1].sr_wdata_e1_n_8 ;
  wire \genblk1[1].sr_wdata_e1_n_9 ;
  wire \genblk1[1].sr_wdata_o0_n_0 ;
  wire \genblk1[1].sr_wdata_o0_n_1 ;
  wire \genblk1[1].sr_wdata_o0_n_10 ;
  wire \genblk1[1].sr_wdata_o0_n_11 ;
  wire \genblk1[1].sr_wdata_o0_n_12 ;
  wire \genblk1[1].sr_wdata_o0_n_13 ;
  wire \genblk1[1].sr_wdata_o0_n_14 ;
  wire \genblk1[1].sr_wdata_o0_n_15 ;
  wire \genblk1[1].sr_wdata_o0_n_16 ;
  wire \genblk1[1].sr_wdata_o0_n_17 ;
  wire \genblk1[1].sr_wdata_o0_n_18 ;
  wire \genblk1[1].sr_wdata_o0_n_19 ;
  wire \genblk1[1].sr_wdata_o0_n_2 ;
  wire \genblk1[1].sr_wdata_o0_n_20 ;
  wire \genblk1[1].sr_wdata_o0_n_21 ;
  wire \genblk1[1].sr_wdata_o0_n_22 ;
  wire \genblk1[1].sr_wdata_o0_n_23 ;
  wire \genblk1[1].sr_wdata_o0_n_24 ;
  wire \genblk1[1].sr_wdata_o0_n_25 ;
  wire \genblk1[1].sr_wdata_o0_n_26 ;
  wire \genblk1[1].sr_wdata_o0_n_27 ;
  wire \genblk1[1].sr_wdata_o0_n_28 ;
  wire \genblk1[1].sr_wdata_o0_n_29 ;
  wire \genblk1[1].sr_wdata_o0_n_3 ;
  wire \genblk1[1].sr_wdata_o0_n_30 ;
  wire \genblk1[1].sr_wdata_o0_n_31 ;
  wire \genblk1[1].sr_wdata_o0_n_4 ;
  wire \genblk1[1].sr_wdata_o0_n_5 ;
  wire \genblk1[1].sr_wdata_o0_n_6 ;
  wire \genblk1[1].sr_wdata_o0_n_7 ;
  wire \genblk1[1].sr_wdata_o0_n_8 ;
  wire \genblk1[1].sr_wdata_o0_n_9 ;
  wire \genblk1[1].sr_wdata_o1_n_0 ;
  wire \genblk1[1].sr_wdata_o1_n_1 ;
  wire \genblk1[1].sr_wdata_o1_n_10 ;
  wire \genblk1[1].sr_wdata_o1_n_11 ;
  wire \genblk1[1].sr_wdata_o1_n_12 ;
  wire \genblk1[1].sr_wdata_o1_n_13 ;
  wire \genblk1[1].sr_wdata_o1_n_14 ;
  wire \genblk1[1].sr_wdata_o1_n_15 ;
  wire \genblk1[1].sr_wdata_o1_n_16 ;
  wire \genblk1[1].sr_wdata_o1_n_17 ;
  wire \genblk1[1].sr_wdata_o1_n_18 ;
  wire \genblk1[1].sr_wdata_o1_n_19 ;
  wire \genblk1[1].sr_wdata_o1_n_2 ;
  wire \genblk1[1].sr_wdata_o1_n_20 ;
  wire \genblk1[1].sr_wdata_o1_n_21 ;
  wire \genblk1[1].sr_wdata_o1_n_22 ;
  wire \genblk1[1].sr_wdata_o1_n_23 ;
  wire \genblk1[1].sr_wdata_o1_n_24 ;
  wire \genblk1[1].sr_wdata_o1_n_25 ;
  wire \genblk1[1].sr_wdata_o1_n_26 ;
  wire \genblk1[1].sr_wdata_o1_n_27 ;
  wire \genblk1[1].sr_wdata_o1_n_28 ;
  wire \genblk1[1].sr_wdata_o1_n_29 ;
  wire \genblk1[1].sr_wdata_o1_n_3 ;
  wire \genblk1[1].sr_wdata_o1_n_30 ;
  wire \genblk1[1].sr_wdata_o1_n_31 ;
  wire \genblk1[1].sr_wdata_o1_n_4 ;
  wire \genblk1[1].sr_wdata_o1_n_5 ;
  wire \genblk1[1].sr_wdata_o1_n_6 ;
  wire \genblk1[1].sr_wdata_o1_n_7 ;
  wire \genblk1[1].sr_wdata_o1_n_8 ;
  wire \genblk1[1].sr_wdata_o1_n_9 ;
  wire \genblk2[0].io_ram_wen_local_b0 ;
  wire [0:0]\genblk2[0].io_ram_wen_local_b0_reg ;
  wire \genblk2[0].io_ram_wen_local_b1 ;
  wire [0:0]\genblk2[0].io_ram_wen_local_b1_reg ;
  wire \genblk2[1].io_ram_wen_local_b0 ;
  wire \genblk2[1].io_ram_wen_local_b1 ;
  wire [0:0]\genblk2[1].io_ram_wen_local_b1_reg ;
  wire [5:0]ntt_core_ram_waddr;
  wire [31:0]\ntt_core_ram_wdata[0][0]_66 ;
  wire [31:0]\ntt_core_ram_wdata[0][1]_67 ;
  wire [31:0]\ntt_core_ram_wdata[1][0]_68 ;
  wire [31:0]\ntt_core_ram_wdata[1][1]_69 ;
  wire ntt_opcode;
  wire [31:0]\op0[0]_74 ;
  wire ram_reg;
  wire [5:0]ram_reg_0;
  wire [31:0]ram_reg_1;
  wire [31:0]\shift_array_reg[0][31] ;
  wire [31:0]\shift_array_reg[0][31]_0 ;
  wire [31:0]\shift_array_reg[0][31]_1 ;
  wire [31:0]\shift_array_reg[0][31]_2 ;
  wire [31:0]\shift_array_reg[0]_65 ;
  wire sr_ident_store_n_0;
  wire sr_ident_store_n_1;
  wire sr_waddr_n_0;
  wire sr_waddr_n_1;
  wire sr_waddr_n_2;
  wire sr_waddr_n_3;
  wire sr_waddr_n_4;
  wire sr_waddr_n_5;
  wire sub_opcode;
  wire swap_reg_n_0;
  wire \waddr_internal_DP_reg[0]_0 ;
  wire \waddr_internal_DP_reg[1]_0 ;
  wire \waddr_internal_DP_reg[2]_0 ;
  wire \waddr_internal_DP_reg[3]_0 ;
  wire \waddr_internal_DP_reg[4]_0 ;
  wire \waddr_internal_DP_reg[5]_0 ;
  wire [31:0]\wdata_internal[0][1]_72 ;
  wire [31:0]\wdata_internal[1][0]_71 ;
  wire [31:0]\wdata_internal[1][1]_70 ;
  wire [15:0]\wdata_internal_DP_reg[0][0][15]_0 ;
  wire [15:0]\wdata_internal_DP_reg[0][0][31]_0 ;
  wire [15:0]\wdata_internal_DP_reg[0][1][15]_0 ;
  wire [15:0]\wdata_internal_DP_reg[0][1][31]_0 ;
  wire [15:0]\wdata_internal_DP_reg[1][1][15]_0 ;
  wire [15:0]\wdata_internal_DP_reg[1][1][31]_0 ;
  wire wen;

  FDRE \genblk1[0].dest_rom_gap_1DP_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].dest_rom_gap_1DP_reg[1]_0 [0]),
        .Q(\genblk1[0].dest_rom_gap_1DP [0]),
        .R(1'b0));
  FDRE \genblk1[0].dest_rom_gap_1DP_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].dest_rom_gap_1DP_reg[1]_0 [1]),
        .Q(\genblk1[0].dest_rom_gap_1DP [1]),
        .R(1'b0));
  FDRE \genblk1[0].op1_addr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].dest_rom_gap_1DP [0]),
        .Q(\genblk1[0].op1_addr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \genblk1[0].op1_addr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].dest_rom_gap_1DP [1]),
        .Q(\genblk1[0].op1_addr_reg_n_0_[1] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_73 \genblk1[0].sr_wdata_e0 
       (.Q({\genblk1[0].sr_wdata_e0_n_0 ,\genblk1[0].sr_wdata_e0_n_1 ,\genblk1[0].sr_wdata_e0_n_2 ,\genblk1[0].sr_wdata_e0_n_3 ,\genblk1[0].sr_wdata_e0_n_4 ,\genblk1[0].sr_wdata_e0_n_5 ,\genblk1[0].sr_wdata_e0_n_6 ,\genblk1[0].sr_wdata_e0_n_7 ,\genblk1[0].sr_wdata_e0_n_8 ,\genblk1[0].sr_wdata_e0_n_9 ,\genblk1[0].sr_wdata_e0_n_10 ,\genblk1[0].sr_wdata_e0_n_11 ,\genblk1[0].sr_wdata_e0_n_12 ,\genblk1[0].sr_wdata_e0_n_13 ,\genblk1[0].sr_wdata_e0_n_14 ,\genblk1[0].sr_wdata_e0_n_15 ,\genblk1[0].sr_wdata_e0_n_16 ,\genblk1[0].sr_wdata_e0_n_17 ,\genblk1[0].sr_wdata_e0_n_18 ,\genblk1[0].sr_wdata_e0_n_19 ,\genblk1[0].sr_wdata_e0_n_20 ,\genblk1[0].sr_wdata_e0_n_21 ,\genblk1[0].sr_wdata_e0_n_22 ,\genblk1[0].sr_wdata_e0_n_23 ,\genblk1[0].sr_wdata_e0_n_24 ,\genblk1[0].sr_wdata_e0_n_25 ,\genblk1[0].sr_wdata_e0_n_26 ,\genblk1[0].sr_wdata_e0_n_27 ,\genblk1[0].sr_wdata_e0_n_28 ,\genblk1[0].sr_wdata_e0_n_29 ,\genblk1[0].sr_wdata_e0_n_30 ,\genblk1[0].sr_wdata_e0_n_31 }),
        .clk(clk),
        .\shift_array_reg[0][31]_0 (\shift_array_reg[0]_65 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_74 \genblk1[0].sr_wdata_e1 
       (.Q(\shift_array_reg[0]_65 ),
        .clk(clk),
        .\shift_array_reg[0][31]_0 (\shift_array_reg[0][31]_2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_75 \genblk1[0].sr_wdata_o0 
       (.Q({\genblk1[0].sr_wdata_o0_n_0 ,\genblk1[0].sr_wdata_o0_n_1 ,\genblk1[0].sr_wdata_o0_n_2 ,\genblk1[0].sr_wdata_o0_n_3 ,\genblk1[0].sr_wdata_o0_n_4 ,\genblk1[0].sr_wdata_o0_n_5 ,\genblk1[0].sr_wdata_o0_n_6 ,\genblk1[0].sr_wdata_o0_n_7 ,\genblk1[0].sr_wdata_o0_n_8 ,\genblk1[0].sr_wdata_o0_n_9 ,\genblk1[0].sr_wdata_o0_n_10 ,\genblk1[0].sr_wdata_o0_n_11 ,\genblk1[0].sr_wdata_o0_n_12 ,\genblk1[0].sr_wdata_o0_n_13 ,\genblk1[0].sr_wdata_o0_n_14 ,\genblk1[0].sr_wdata_o0_n_15 ,\genblk1[0].sr_wdata_o0_n_16 ,\genblk1[0].sr_wdata_o0_n_17 ,\genblk1[0].sr_wdata_o0_n_18 ,\genblk1[0].sr_wdata_o0_n_19 ,\genblk1[0].sr_wdata_o0_n_20 ,\genblk1[0].sr_wdata_o0_n_21 ,\genblk1[0].sr_wdata_o0_n_22 ,\genblk1[0].sr_wdata_o0_n_23 ,\genblk1[0].sr_wdata_o0_n_24 ,\genblk1[0].sr_wdata_o0_n_25 ,\genblk1[0].sr_wdata_o0_n_26 ,\genblk1[0].sr_wdata_o0_n_27 ,\genblk1[0].sr_wdata_o0_n_28 ,\genblk1[0].sr_wdata_o0_n_29 ,\genblk1[0].sr_wdata_o0_n_30 ,\genblk1[0].sr_wdata_o0_n_31 }),
        .clk(clk),
        .\shift_array_reg[0][31]_0 (\DELAY_BLOCK[0].shift_array_reg[1]_64 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_76 \genblk1[0].sr_wdata_o1 
       (.Q(\DELAY_BLOCK[0].shift_array_reg[1]_64 ),
        .clk(clk),
        .\shift_array_reg[0][31]_0 (\shift_array_reg[0][31]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \genblk1[1].op0_addr[0]_i_1 
       (.I0(\genblk1[0].dest_rom_gap_1DP [0]),
        .I1(\genblk1[1].op_addr_sel_1DP ),
        .O(\genblk1[1].op0_addr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \genblk1[1].op0_addr[1]_i_1 
       (.I0(\genblk1[0].dest_rom_gap_1DP [1]),
        .I1(\genblk1[1].op_addr_sel_1DP ),
        .O(\genblk1[1].op0_addr[1]_i_1_n_0 ));
  FDRE \genblk1[1].op0_addr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].op0_addr[0]_i_1_n_0 ),
        .Q(\genblk1[1].op0_addr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \genblk1[1].op0_addr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].op0_addr[1]_i_1_n_0 ),
        .Q(\genblk1[1].op0_addr_reg_n_0_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \genblk1[1].op1_addr[0]_i_1 
       (.I0(\genblk1[0].dest_rom_gap_1DP [0]),
        .I1(\genblk1[1].op_addr_sel_1DP ),
        .O(\genblk1[1].op1_addr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \genblk1[1].op1_addr[1]_i_1 
       (.I0(\genblk1[0].dest_rom_gap_1DP [1]),
        .I1(\genblk1[1].op_addr_sel_1DP ),
        .O(\genblk1[1].op1_addr[1]_i_1_n_0 ));
  FDRE \genblk1[1].op1_addr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].op1_addr[0]_i_1_n_0 ),
        .Q(\genblk1[1].op1_addr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \genblk1[1].op1_addr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].op1_addr[1]_i_1_n_0 ),
        .Q(\genblk1[1].op1_addr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \genblk1[1].op_addr_sel_1DP_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].op_addr_sel_1DP_reg_0 ),
        .Q(\genblk1[1].op_addr_sel_1DP ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_77 \genblk1[1].sr_wdata_e0 
       (.Q({\genblk1[1].sr_wdata_e0_n_0 ,\genblk1[1].sr_wdata_e0_n_1 ,\genblk1[1].sr_wdata_e0_n_2 ,\genblk1[1].sr_wdata_e0_n_3 ,\genblk1[1].sr_wdata_e0_n_4 ,\genblk1[1].sr_wdata_e0_n_5 ,\genblk1[1].sr_wdata_e0_n_6 ,\genblk1[1].sr_wdata_e0_n_7 ,\genblk1[1].sr_wdata_e0_n_8 ,\genblk1[1].sr_wdata_e0_n_9 ,\genblk1[1].sr_wdata_e0_n_10 ,\genblk1[1].sr_wdata_e0_n_11 ,\genblk1[1].sr_wdata_e0_n_12 ,\genblk1[1].sr_wdata_e0_n_13 ,\genblk1[1].sr_wdata_e0_n_14 ,\genblk1[1].sr_wdata_e0_n_15 ,\genblk1[1].sr_wdata_e0_n_16 ,\genblk1[1].sr_wdata_e0_n_17 ,\genblk1[1].sr_wdata_e0_n_18 ,\genblk1[1].sr_wdata_e0_n_19 ,\genblk1[1].sr_wdata_e0_n_20 ,\genblk1[1].sr_wdata_e0_n_21 ,\genblk1[1].sr_wdata_e0_n_22 ,\genblk1[1].sr_wdata_e0_n_23 ,\genblk1[1].sr_wdata_e0_n_24 ,\genblk1[1].sr_wdata_e0_n_25 ,\genblk1[1].sr_wdata_e0_n_26 ,\genblk1[1].sr_wdata_e0_n_27 ,\genblk1[1].sr_wdata_e0_n_28 ,\genblk1[1].sr_wdata_e0_n_29 ,\genblk1[1].sr_wdata_e0_n_30 ,\genblk1[1].sr_wdata_e0_n_31 }),
        .clk(clk),
        .\shift_array_reg[0][31]_0 ({\genblk1[1].sr_wdata_e1_n_0 ,\genblk1[1].sr_wdata_e1_n_1 ,\genblk1[1].sr_wdata_e1_n_2 ,\genblk1[1].sr_wdata_e1_n_3 ,\genblk1[1].sr_wdata_e1_n_4 ,\genblk1[1].sr_wdata_e1_n_5 ,\genblk1[1].sr_wdata_e1_n_6 ,\genblk1[1].sr_wdata_e1_n_7 ,\genblk1[1].sr_wdata_e1_n_8 ,\genblk1[1].sr_wdata_e1_n_9 ,\genblk1[1].sr_wdata_e1_n_10 ,\genblk1[1].sr_wdata_e1_n_11 ,\genblk1[1].sr_wdata_e1_n_12 ,\genblk1[1].sr_wdata_e1_n_13 ,\genblk1[1].sr_wdata_e1_n_14 ,\genblk1[1].sr_wdata_e1_n_15 ,\genblk1[1].sr_wdata_e1_n_16 ,\genblk1[1].sr_wdata_e1_n_17 ,\genblk1[1].sr_wdata_e1_n_18 ,\genblk1[1].sr_wdata_e1_n_19 ,\genblk1[1].sr_wdata_e1_n_20 ,\genblk1[1].sr_wdata_e1_n_21 ,\genblk1[1].sr_wdata_e1_n_22 ,\genblk1[1].sr_wdata_e1_n_23 ,\genblk1[1].sr_wdata_e1_n_24 ,\genblk1[1].sr_wdata_e1_n_25 ,\genblk1[1].sr_wdata_e1_n_26 ,\genblk1[1].sr_wdata_e1_n_27 ,\genblk1[1].sr_wdata_e1_n_28 ,\genblk1[1].sr_wdata_e1_n_29 ,\genblk1[1].sr_wdata_e1_n_30 ,\genblk1[1].sr_wdata_e1_n_31 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_78 \genblk1[1].sr_wdata_e1 
       (.Q({\genblk1[1].sr_wdata_e1_n_0 ,\genblk1[1].sr_wdata_e1_n_1 ,\genblk1[1].sr_wdata_e1_n_2 ,\genblk1[1].sr_wdata_e1_n_3 ,\genblk1[1].sr_wdata_e1_n_4 ,\genblk1[1].sr_wdata_e1_n_5 ,\genblk1[1].sr_wdata_e1_n_6 ,\genblk1[1].sr_wdata_e1_n_7 ,\genblk1[1].sr_wdata_e1_n_8 ,\genblk1[1].sr_wdata_e1_n_9 ,\genblk1[1].sr_wdata_e1_n_10 ,\genblk1[1].sr_wdata_e1_n_11 ,\genblk1[1].sr_wdata_e1_n_12 ,\genblk1[1].sr_wdata_e1_n_13 ,\genblk1[1].sr_wdata_e1_n_14 ,\genblk1[1].sr_wdata_e1_n_15 ,\genblk1[1].sr_wdata_e1_n_16 ,\genblk1[1].sr_wdata_e1_n_17 ,\genblk1[1].sr_wdata_e1_n_18 ,\genblk1[1].sr_wdata_e1_n_19 ,\genblk1[1].sr_wdata_e1_n_20 ,\genblk1[1].sr_wdata_e1_n_21 ,\genblk1[1].sr_wdata_e1_n_22 ,\genblk1[1].sr_wdata_e1_n_23 ,\genblk1[1].sr_wdata_e1_n_24 ,\genblk1[1].sr_wdata_e1_n_25 ,\genblk1[1].sr_wdata_e1_n_26 ,\genblk1[1].sr_wdata_e1_n_27 ,\genblk1[1].sr_wdata_e1_n_28 ,\genblk1[1].sr_wdata_e1_n_29 ,\genblk1[1].sr_wdata_e1_n_30 ,\genblk1[1].sr_wdata_e1_n_31 }),
        .clk(clk),
        .\shift_array_reg[0][31]_0 (\shift_array_reg[0][31]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_79 \genblk1[1].sr_wdata_o0 
       (.Q({\genblk1[1].sr_wdata_o0_n_0 ,\genblk1[1].sr_wdata_o0_n_1 ,\genblk1[1].sr_wdata_o0_n_2 ,\genblk1[1].sr_wdata_o0_n_3 ,\genblk1[1].sr_wdata_o0_n_4 ,\genblk1[1].sr_wdata_o0_n_5 ,\genblk1[1].sr_wdata_o0_n_6 ,\genblk1[1].sr_wdata_o0_n_7 ,\genblk1[1].sr_wdata_o0_n_8 ,\genblk1[1].sr_wdata_o0_n_9 ,\genblk1[1].sr_wdata_o0_n_10 ,\genblk1[1].sr_wdata_o0_n_11 ,\genblk1[1].sr_wdata_o0_n_12 ,\genblk1[1].sr_wdata_o0_n_13 ,\genblk1[1].sr_wdata_o0_n_14 ,\genblk1[1].sr_wdata_o0_n_15 ,\genblk1[1].sr_wdata_o0_n_16 ,\genblk1[1].sr_wdata_o0_n_17 ,\genblk1[1].sr_wdata_o0_n_18 ,\genblk1[1].sr_wdata_o0_n_19 ,\genblk1[1].sr_wdata_o0_n_20 ,\genblk1[1].sr_wdata_o0_n_21 ,\genblk1[1].sr_wdata_o0_n_22 ,\genblk1[1].sr_wdata_o0_n_23 ,\genblk1[1].sr_wdata_o0_n_24 ,\genblk1[1].sr_wdata_o0_n_25 ,\genblk1[1].sr_wdata_o0_n_26 ,\genblk1[1].sr_wdata_o0_n_27 ,\genblk1[1].sr_wdata_o0_n_28 ,\genblk1[1].sr_wdata_o0_n_29 ,\genblk1[1].sr_wdata_o0_n_30 ,\genblk1[1].sr_wdata_o0_n_31 }),
        .clk(clk),
        .\shift_array_reg[0][31]_0 ({\genblk1[1].sr_wdata_o1_n_0 ,\genblk1[1].sr_wdata_o1_n_1 ,\genblk1[1].sr_wdata_o1_n_2 ,\genblk1[1].sr_wdata_o1_n_3 ,\genblk1[1].sr_wdata_o1_n_4 ,\genblk1[1].sr_wdata_o1_n_5 ,\genblk1[1].sr_wdata_o1_n_6 ,\genblk1[1].sr_wdata_o1_n_7 ,\genblk1[1].sr_wdata_o1_n_8 ,\genblk1[1].sr_wdata_o1_n_9 ,\genblk1[1].sr_wdata_o1_n_10 ,\genblk1[1].sr_wdata_o1_n_11 ,\genblk1[1].sr_wdata_o1_n_12 ,\genblk1[1].sr_wdata_o1_n_13 ,\genblk1[1].sr_wdata_o1_n_14 ,\genblk1[1].sr_wdata_o1_n_15 ,\genblk1[1].sr_wdata_o1_n_16 ,\genblk1[1].sr_wdata_o1_n_17 ,\genblk1[1].sr_wdata_o1_n_18 ,\genblk1[1].sr_wdata_o1_n_19 ,\genblk1[1].sr_wdata_o1_n_20 ,\genblk1[1].sr_wdata_o1_n_21 ,\genblk1[1].sr_wdata_o1_n_22 ,\genblk1[1].sr_wdata_o1_n_23 ,\genblk1[1].sr_wdata_o1_n_24 ,\genblk1[1].sr_wdata_o1_n_25 ,\genblk1[1].sr_wdata_o1_n_26 ,\genblk1[1].sr_wdata_o1_n_27 ,\genblk1[1].sr_wdata_o1_n_28 ,\genblk1[1].sr_wdata_o1_n_29 ,\genblk1[1].sr_wdata_o1_n_30 ,\genblk1[1].sr_wdata_o1_n_31 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_80 \genblk1[1].sr_wdata_o1 
       (.Q({\genblk1[1].sr_wdata_o1_n_0 ,\genblk1[1].sr_wdata_o1_n_1 ,\genblk1[1].sr_wdata_o1_n_2 ,\genblk1[1].sr_wdata_o1_n_3 ,\genblk1[1].sr_wdata_o1_n_4 ,\genblk1[1].sr_wdata_o1_n_5 ,\genblk1[1].sr_wdata_o1_n_6 ,\genblk1[1].sr_wdata_o1_n_7 ,\genblk1[1].sr_wdata_o1_n_8 ,\genblk1[1].sr_wdata_o1_n_9 ,\genblk1[1].sr_wdata_o1_n_10 ,\genblk1[1].sr_wdata_o1_n_11 ,\genblk1[1].sr_wdata_o1_n_12 ,\genblk1[1].sr_wdata_o1_n_13 ,\genblk1[1].sr_wdata_o1_n_14 ,\genblk1[1].sr_wdata_o1_n_15 ,\genblk1[1].sr_wdata_o1_n_16 ,\genblk1[1].sr_wdata_o1_n_17 ,\genblk1[1].sr_wdata_o1_n_18 ,\genblk1[1].sr_wdata_o1_n_19 ,\genblk1[1].sr_wdata_o1_n_20 ,\genblk1[1].sr_wdata_o1_n_21 ,\genblk1[1].sr_wdata_o1_n_22 ,\genblk1[1].sr_wdata_o1_n_23 ,\genblk1[1].sr_wdata_o1_n_24 ,\genblk1[1].sr_wdata_o1_n_25 ,\genblk1[1].sr_wdata_o1_n_26 ,\genblk1[1].sr_wdata_o1_n_27 ,\genblk1[1].sr_wdata_o1_n_28 ,\genblk1[1].sr_wdata_o1_n_29 ,\genblk1[1].sr_wdata_o1_n_30 ,\genblk1[1].sr_wdata_o1_n_31 }),
        .clk(clk),
        .\shift_array_reg[0][31]_0 (\shift_array_reg[0][31] ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10
       (.I0(ntt_core_ram_waddr[4]),
        .I1(ram_reg),
        .I2(ram_reg_0[4]),
        .O(ADDRBWRADDR[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__0
       (.I0(\ntt_core_ram_wdata[1][1]_69 [6]),
        .I1(ram_reg),
        .I2(ram_reg_1[6]),
        .O(\wdata_internal_DP_reg[1][1][15]_0 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__1
       (.I0(\ntt_core_ram_wdata[1][0]_68 [6]),
        .I1(ram_reg),
        .I2(ram_reg_1[6]),
        .O(DIADI[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__2
       (.I0(\ntt_core_ram_wdata[0][1]_67 [6]),
        .I1(ram_reg),
        .I2(ram_reg_1[6]),
        .O(\wdata_internal_DP_reg[0][1][15]_0 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11
       (.I0(ntt_core_ram_waddr[3]),
        .I1(ram_reg),
        .I2(ram_reg_0[3]),
        .O(ADDRBWRADDR[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__0
       (.I0(\ntt_core_ram_wdata[1][1]_69 [5]),
        .I1(ram_reg),
        .I2(ram_reg_1[5]),
        .O(\wdata_internal_DP_reg[1][1][15]_0 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__1
       (.I0(\ntt_core_ram_wdata[1][0]_68 [5]),
        .I1(ram_reg),
        .I2(ram_reg_1[5]),
        .O(DIADI[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__2
       (.I0(\ntt_core_ram_wdata[0][1]_67 [5]),
        .I1(ram_reg),
        .I2(ram_reg_1[5]),
        .O(\wdata_internal_DP_reg[0][1][15]_0 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12
       (.I0(ntt_core_ram_waddr[2]),
        .I1(ram_reg),
        .I2(ram_reg_0[2]),
        .O(ADDRBWRADDR[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__0
       (.I0(\ntt_core_ram_wdata[1][1]_69 [4]),
        .I1(ram_reg),
        .I2(ram_reg_1[4]),
        .O(\wdata_internal_DP_reg[1][1][15]_0 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__1
       (.I0(\ntt_core_ram_wdata[1][0]_68 [4]),
        .I1(ram_reg),
        .I2(ram_reg_1[4]),
        .O(DIADI[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__2
       (.I0(\ntt_core_ram_wdata[0][1]_67 [4]),
        .I1(ram_reg),
        .I2(ram_reg_1[4]),
        .O(\wdata_internal_DP_reg[0][1][15]_0 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_13
       (.I0(ntt_core_ram_waddr[1]),
        .I1(ram_reg),
        .I2(ram_reg_0[1]),
        .O(ADDRBWRADDR[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_13__0
       (.I0(\ntt_core_ram_wdata[1][1]_69 [3]),
        .I1(ram_reg),
        .I2(ram_reg_1[3]),
        .O(\wdata_internal_DP_reg[1][1][15]_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_13__1
       (.I0(\ntt_core_ram_wdata[1][0]_68 [3]),
        .I1(ram_reg),
        .I2(ram_reg_1[3]),
        .O(DIADI[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_13__2
       (.I0(\ntt_core_ram_wdata[0][1]_67 [3]),
        .I1(ram_reg),
        .I2(ram_reg_1[3]),
        .O(\wdata_internal_DP_reg[0][1][15]_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_14
       (.I0(ntt_core_ram_waddr[0]),
        .I1(ram_reg),
        .I2(ram_reg_0[0]),
        .O(ADDRBWRADDR[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_14__0
       (.I0(\ntt_core_ram_wdata[1][1]_69 [2]),
        .I1(ram_reg),
        .I2(ram_reg_1[2]),
        .O(\wdata_internal_DP_reg[1][1][15]_0 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_14__1
       (.I0(\ntt_core_ram_wdata[1][0]_68 [2]),
        .I1(ram_reg),
        .I2(ram_reg_1[2]),
        .O(DIADI[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_14__2
       (.I0(\ntt_core_ram_wdata[0][1]_67 [2]),
        .I1(ram_reg),
        .I2(ram_reg_1[2]),
        .O(\wdata_internal_DP_reg[0][1][15]_0 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_15
       (.I0(\ntt_core_ram_wdata[0][0]_66 [15]),
        .I1(ram_reg),
        .I2(ram_reg_1[15]),
        .O(\wdata_internal_DP_reg[0][0][15]_0 [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_15__0
       (.I0(\ntt_core_ram_wdata[1][1]_69 [1]),
        .I1(ram_reg),
        .I2(ram_reg_1[1]),
        .O(\wdata_internal_DP_reg[1][1][15]_0 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_15__1
       (.I0(\ntt_core_ram_wdata[1][0]_68 [1]),
        .I1(ram_reg),
        .I2(ram_reg_1[1]),
        .O(DIADI[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_15__2
       (.I0(\ntt_core_ram_wdata[0][1]_67 [1]),
        .I1(ram_reg),
        .I2(ram_reg_1[1]),
        .O(\wdata_internal_DP_reg[0][1][15]_0 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_16
       (.I0(\ntt_core_ram_wdata[0][0]_66 [14]),
        .I1(ram_reg),
        .I2(ram_reg_1[14]),
        .O(\wdata_internal_DP_reg[0][0][15]_0 [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_16__0
       (.I0(\ntt_core_ram_wdata[1][1]_69 [0]),
        .I1(ram_reg),
        .I2(ram_reg_1[0]),
        .O(\wdata_internal_DP_reg[1][1][15]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_16__1
       (.I0(\ntt_core_ram_wdata[1][0]_68 [0]),
        .I1(ram_reg),
        .I2(ram_reg_1[0]),
        .O(DIADI[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_16__2
       (.I0(\ntt_core_ram_wdata[0][1]_67 [0]),
        .I1(ram_reg),
        .I2(ram_reg_1[0]),
        .O(\wdata_internal_DP_reg[0][1][15]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_17
       (.I0(\ntt_core_ram_wdata[1][1]_69 [31]),
        .I1(ram_reg),
        .I2(ram_reg_1[31]),
        .O(\wdata_internal_DP_reg[1][1][31]_0 [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_17__0
       (.I0(\ntt_core_ram_wdata[1][0]_68 [31]),
        .I1(ram_reg),
        .I2(ram_reg_1[31]),
        .O(DIBDI[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_17__1
       (.I0(\ntt_core_ram_wdata[0][1]_67 [31]),
        .I1(ram_reg),
        .I2(ram_reg_1[31]),
        .O(\wdata_internal_DP_reg[0][1][31]_0 [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_17__2
       (.I0(\ntt_core_ram_wdata[0][0]_66 [13]),
        .I1(ram_reg),
        .I2(ram_reg_1[13]),
        .O(\wdata_internal_DP_reg[0][0][15]_0 [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_18
       (.I0(\ntt_core_ram_wdata[1][1]_69 [30]),
        .I1(ram_reg),
        .I2(ram_reg_1[30]),
        .O(\wdata_internal_DP_reg[1][1][31]_0 [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_18__0
       (.I0(\ntt_core_ram_wdata[1][0]_68 [30]),
        .I1(ram_reg),
        .I2(ram_reg_1[30]),
        .O(DIBDI[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_18__1
       (.I0(\ntt_core_ram_wdata[0][1]_67 [30]),
        .I1(ram_reg),
        .I2(ram_reg_1[30]),
        .O(\wdata_internal_DP_reg[0][1][31]_0 [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_18__2
       (.I0(\ntt_core_ram_wdata[0][0]_66 [12]),
        .I1(ram_reg),
        .I2(ram_reg_1[12]),
        .O(\wdata_internal_DP_reg[0][0][15]_0 [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_19
       (.I0(\ntt_core_ram_wdata[1][1]_69 [29]),
        .I1(ram_reg),
        .I2(ram_reg_1[29]),
        .O(\wdata_internal_DP_reg[1][1][31]_0 [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_19__0
       (.I0(\ntt_core_ram_wdata[1][0]_68 [29]),
        .I1(ram_reg),
        .I2(ram_reg_1[29]),
        .O(DIBDI[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_19__1
       (.I0(\ntt_core_ram_wdata[0][1]_67 [29]),
        .I1(ram_reg),
        .I2(ram_reg_1[29]),
        .O(\wdata_internal_DP_reg[0][1][31]_0 [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_19__2
       (.I0(\ntt_core_ram_wdata[0][0]_66 [11]),
        .I1(ram_reg),
        .I2(ram_reg_1[11]),
        .O(\wdata_internal_DP_reg[0][0][15]_0 [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_1__0
       (.I0(\ntt_core_ram_wdata[1][1]_69 [15]),
        .I1(ram_reg),
        .I2(ram_reg_1[15]),
        .O(\wdata_internal_DP_reg[1][1][15]_0 [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_1__1
       (.I0(\ntt_core_ram_wdata[1][0]_68 [15]),
        .I1(ram_reg),
        .I2(ram_reg_1[15]),
        .O(DIADI[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_1__2
       (.I0(\ntt_core_ram_wdata[0][1]_67 [15]),
        .I1(ram_reg),
        .I2(ram_reg_1[15]),
        .O(\wdata_internal_DP_reg[0][1][15]_0 [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_20
       (.I0(\ntt_core_ram_wdata[1][1]_69 [28]),
        .I1(ram_reg),
        .I2(ram_reg_1[28]),
        .O(\wdata_internal_DP_reg[1][1][31]_0 [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_20__0
       (.I0(\ntt_core_ram_wdata[1][0]_68 [28]),
        .I1(ram_reg),
        .I2(ram_reg_1[28]),
        .O(DIBDI[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_20__1
       (.I0(\ntt_core_ram_wdata[0][1]_67 [28]),
        .I1(ram_reg),
        .I2(ram_reg_1[28]),
        .O(\wdata_internal_DP_reg[0][1][31]_0 [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_20__2
       (.I0(\ntt_core_ram_wdata[0][0]_66 [10]),
        .I1(ram_reg),
        .I2(ram_reg_1[10]),
        .O(\wdata_internal_DP_reg[0][0][15]_0 [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_21
       (.I0(\ntt_core_ram_wdata[1][1]_69 [27]),
        .I1(ram_reg),
        .I2(ram_reg_1[27]),
        .O(\wdata_internal_DP_reg[1][1][31]_0 [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_21__0
       (.I0(\ntt_core_ram_wdata[1][0]_68 [27]),
        .I1(ram_reg),
        .I2(ram_reg_1[27]),
        .O(DIBDI[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_21__1
       (.I0(\ntt_core_ram_wdata[0][1]_67 [27]),
        .I1(ram_reg),
        .I2(ram_reg_1[27]),
        .O(\wdata_internal_DP_reg[0][1][31]_0 [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_21__2
       (.I0(\ntt_core_ram_wdata[0][0]_66 [9]),
        .I1(ram_reg),
        .I2(ram_reg_1[9]),
        .O(\wdata_internal_DP_reg[0][0][15]_0 [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_22
       (.I0(\ntt_core_ram_wdata[1][1]_69 [26]),
        .I1(ram_reg),
        .I2(ram_reg_1[26]),
        .O(\wdata_internal_DP_reg[1][1][31]_0 [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_22__0
       (.I0(\ntt_core_ram_wdata[1][0]_68 [26]),
        .I1(ram_reg),
        .I2(ram_reg_1[26]),
        .O(DIBDI[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_22__1
       (.I0(\ntt_core_ram_wdata[0][1]_67 [26]),
        .I1(ram_reg),
        .I2(ram_reg_1[26]),
        .O(\wdata_internal_DP_reg[0][1][31]_0 [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_22__2
       (.I0(\ntt_core_ram_wdata[0][0]_66 [8]),
        .I1(ram_reg),
        .I2(ram_reg_1[8]),
        .O(\wdata_internal_DP_reg[0][0][15]_0 [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_23
       (.I0(\ntt_core_ram_wdata[1][1]_69 [25]),
        .I1(ram_reg),
        .I2(ram_reg_1[25]),
        .O(\wdata_internal_DP_reg[1][1][31]_0 [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_23__0
       (.I0(\ntt_core_ram_wdata[1][0]_68 [25]),
        .I1(ram_reg),
        .I2(ram_reg_1[25]),
        .O(DIBDI[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_23__1
       (.I0(\ntt_core_ram_wdata[0][1]_67 [25]),
        .I1(ram_reg),
        .I2(ram_reg_1[25]),
        .O(\wdata_internal_DP_reg[0][1][31]_0 [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_23__2
       (.I0(\ntt_core_ram_wdata[0][0]_66 [7]),
        .I1(ram_reg),
        .I2(ram_reg_1[7]),
        .O(\wdata_internal_DP_reg[0][0][15]_0 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_24
       (.I0(\ntt_core_ram_wdata[1][1]_69 [24]),
        .I1(ram_reg),
        .I2(ram_reg_1[24]),
        .O(\wdata_internal_DP_reg[1][1][31]_0 [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_24__0
       (.I0(\ntt_core_ram_wdata[1][0]_68 [24]),
        .I1(ram_reg),
        .I2(ram_reg_1[24]),
        .O(DIBDI[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_24__1
       (.I0(\ntt_core_ram_wdata[0][1]_67 [24]),
        .I1(ram_reg),
        .I2(ram_reg_1[24]),
        .O(\wdata_internal_DP_reg[0][1][31]_0 [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_24__2
       (.I0(\ntt_core_ram_wdata[0][0]_66 [6]),
        .I1(ram_reg),
        .I2(ram_reg_1[6]),
        .O(\wdata_internal_DP_reg[0][0][15]_0 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_25
       (.I0(\ntt_core_ram_wdata[1][1]_69 [23]),
        .I1(ram_reg),
        .I2(ram_reg_1[23]),
        .O(\wdata_internal_DP_reg[1][1][31]_0 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_25__0
       (.I0(\ntt_core_ram_wdata[1][0]_68 [23]),
        .I1(ram_reg),
        .I2(ram_reg_1[23]),
        .O(DIBDI[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_25__1
       (.I0(\ntt_core_ram_wdata[0][1]_67 [23]),
        .I1(ram_reg),
        .I2(ram_reg_1[23]),
        .O(\wdata_internal_DP_reg[0][1][31]_0 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_25__2
       (.I0(\ntt_core_ram_wdata[0][0]_66 [5]),
        .I1(ram_reg),
        .I2(ram_reg_1[5]),
        .O(\wdata_internal_DP_reg[0][0][15]_0 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_26
       (.I0(\ntt_core_ram_wdata[1][1]_69 [22]),
        .I1(ram_reg),
        .I2(ram_reg_1[22]),
        .O(\wdata_internal_DP_reg[1][1][31]_0 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_26__0
       (.I0(\ntt_core_ram_wdata[1][0]_68 [22]),
        .I1(ram_reg),
        .I2(ram_reg_1[22]),
        .O(DIBDI[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_26__1
       (.I0(\ntt_core_ram_wdata[0][1]_67 [22]),
        .I1(ram_reg),
        .I2(ram_reg_1[22]),
        .O(\wdata_internal_DP_reg[0][1][31]_0 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_26__2
       (.I0(\ntt_core_ram_wdata[0][0]_66 [4]),
        .I1(ram_reg),
        .I2(ram_reg_1[4]),
        .O(\wdata_internal_DP_reg[0][0][15]_0 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_27
       (.I0(\ntt_core_ram_wdata[1][1]_69 [21]),
        .I1(ram_reg),
        .I2(ram_reg_1[21]),
        .O(\wdata_internal_DP_reg[1][1][31]_0 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_27__0
       (.I0(\ntt_core_ram_wdata[1][0]_68 [21]),
        .I1(ram_reg),
        .I2(ram_reg_1[21]),
        .O(DIBDI[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_27__1
       (.I0(\ntt_core_ram_wdata[0][1]_67 [21]),
        .I1(ram_reg),
        .I2(ram_reg_1[21]),
        .O(\wdata_internal_DP_reg[0][1][31]_0 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_27__2
       (.I0(\ntt_core_ram_wdata[0][0]_66 [3]),
        .I1(ram_reg),
        .I2(ram_reg_1[3]),
        .O(\wdata_internal_DP_reg[0][0][15]_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_28
       (.I0(\ntt_core_ram_wdata[1][1]_69 [20]),
        .I1(ram_reg),
        .I2(ram_reg_1[20]),
        .O(\wdata_internal_DP_reg[1][1][31]_0 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_28__0
       (.I0(\ntt_core_ram_wdata[1][0]_68 [20]),
        .I1(ram_reg),
        .I2(ram_reg_1[20]),
        .O(DIBDI[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_28__1
       (.I0(\ntt_core_ram_wdata[0][1]_67 [20]),
        .I1(ram_reg),
        .I2(ram_reg_1[20]),
        .O(\wdata_internal_DP_reg[0][1][31]_0 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_28__2
       (.I0(\ntt_core_ram_wdata[0][0]_66 [2]),
        .I1(ram_reg),
        .I2(ram_reg_1[2]),
        .O(\wdata_internal_DP_reg[0][0][15]_0 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_29
       (.I0(\ntt_core_ram_wdata[1][1]_69 [19]),
        .I1(ram_reg),
        .I2(ram_reg_1[19]),
        .O(\wdata_internal_DP_reg[1][1][31]_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_29__0
       (.I0(\ntt_core_ram_wdata[1][0]_68 [19]),
        .I1(ram_reg),
        .I2(ram_reg_1[19]),
        .O(DIBDI[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_29__1
       (.I0(\ntt_core_ram_wdata[0][1]_67 [19]),
        .I1(ram_reg),
        .I2(ram_reg_1[19]),
        .O(\wdata_internal_DP_reg[0][1][31]_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_29__2
       (.I0(\ntt_core_ram_wdata[0][0]_66 [1]),
        .I1(ram_reg),
        .I2(ram_reg_1[1]),
        .O(\wdata_internal_DP_reg[0][0][15]_0 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__0
       (.I0(\ntt_core_ram_wdata[1][1]_69 [14]),
        .I1(ram_reg),
        .I2(ram_reg_1[14]),
        .O(\wdata_internal_DP_reg[1][1][15]_0 [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__1
       (.I0(\ntt_core_ram_wdata[1][0]_68 [14]),
        .I1(ram_reg),
        .I2(ram_reg_1[14]),
        .O(DIADI[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__2
       (.I0(\ntt_core_ram_wdata[0][1]_67 [14]),
        .I1(ram_reg),
        .I2(ram_reg_1[14]),
        .O(\wdata_internal_DP_reg[0][1][15]_0 [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_30
       (.I0(\ntt_core_ram_wdata[1][1]_69 [18]),
        .I1(ram_reg),
        .I2(ram_reg_1[18]),
        .O(\wdata_internal_DP_reg[1][1][31]_0 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_30__0
       (.I0(\ntt_core_ram_wdata[1][0]_68 [18]),
        .I1(ram_reg),
        .I2(ram_reg_1[18]),
        .O(DIBDI[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_30__1
       (.I0(\ntt_core_ram_wdata[0][1]_67 [18]),
        .I1(ram_reg),
        .I2(ram_reg_1[18]),
        .O(\wdata_internal_DP_reg[0][1][31]_0 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_30__2
       (.I0(\ntt_core_ram_wdata[0][0]_66 [0]),
        .I1(ram_reg),
        .I2(ram_reg_1[0]),
        .O(\wdata_internal_DP_reg[0][0][15]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_31
       (.I0(\ntt_core_ram_wdata[0][0]_66 [31]),
        .I1(ram_reg),
        .I2(ram_reg_1[31]),
        .O(\wdata_internal_DP_reg[0][0][31]_0 [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_31__0
       (.I0(\ntt_core_ram_wdata[1][1]_69 [17]),
        .I1(ram_reg),
        .I2(ram_reg_1[17]),
        .O(\wdata_internal_DP_reg[1][1][31]_0 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_31__1
       (.I0(\ntt_core_ram_wdata[1][0]_68 [17]),
        .I1(ram_reg),
        .I2(ram_reg_1[17]),
        .O(DIBDI[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_31__2
       (.I0(\ntt_core_ram_wdata[0][1]_67 [17]),
        .I1(ram_reg),
        .I2(ram_reg_1[17]),
        .O(\wdata_internal_DP_reg[0][1][31]_0 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_32
       (.I0(\ntt_core_ram_wdata[0][0]_66 [30]),
        .I1(ram_reg),
        .I2(ram_reg_1[30]),
        .O(\wdata_internal_DP_reg[0][0][31]_0 [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_32__0
       (.I0(\ntt_core_ram_wdata[1][1]_69 [16]),
        .I1(ram_reg),
        .I2(ram_reg_1[16]),
        .O(\wdata_internal_DP_reg[1][1][31]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_32__1
       (.I0(\ntt_core_ram_wdata[1][0]_68 [16]),
        .I1(ram_reg),
        .I2(ram_reg_1[16]),
        .O(DIBDI[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_32__2
       (.I0(\ntt_core_ram_wdata[0][1]_67 [16]),
        .I1(ram_reg),
        .I2(ram_reg_1[16]),
        .O(\wdata_internal_DP_reg[0][1][31]_0 [0]));
  LUT4 #(
    .INIT(16'h22E2)) 
    ram_reg_i_33
       (.I0(\genblk2[1].io_ram_wen_local_b1 ),
        .I1(ram_reg),
        .I2(wen),
        .I3(done_DP),
        .O(\genblk2[1].io_ram_wen_local_b1_reg ));
  LUT4 #(
    .INIT(16'h22E2)) 
    ram_reg_i_33__0
       (.I0(\genblk2[1].io_ram_wen_local_b0 ),
        .I1(ram_reg),
        .I2(wen),
        .I3(done_DP),
        .O(WEBWE));
  LUT4 #(
    .INIT(16'h22E2)) 
    ram_reg_i_33__1
       (.I0(\genblk2[0].io_ram_wen_local_b1 ),
        .I1(ram_reg),
        .I2(wen),
        .I3(done_DP),
        .O(\genblk2[0].io_ram_wen_local_b1_reg ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_33__2
       (.I0(\ntt_core_ram_wdata[0][0]_66 [29]),
        .I1(ram_reg),
        .I2(ram_reg_1[29]),
        .O(\wdata_internal_DP_reg[0][0][31]_0 [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_34
       (.I0(\ntt_core_ram_wdata[0][0]_66 [28]),
        .I1(ram_reg),
        .I2(ram_reg_1[28]),
        .O(\wdata_internal_DP_reg[0][0][31]_0 [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_35
       (.I0(\ntt_core_ram_wdata[0][0]_66 [27]),
        .I1(ram_reg),
        .I2(ram_reg_1[27]),
        .O(\wdata_internal_DP_reg[0][0][31]_0 [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_36
       (.I0(\ntt_core_ram_wdata[0][0]_66 [26]),
        .I1(ram_reg),
        .I2(ram_reg_1[26]),
        .O(\wdata_internal_DP_reg[0][0][31]_0 [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_37
       (.I0(\ntt_core_ram_wdata[0][0]_66 [25]),
        .I1(ram_reg),
        .I2(ram_reg_1[25]),
        .O(\wdata_internal_DP_reg[0][0][31]_0 [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_38
       (.I0(\ntt_core_ram_wdata[0][0]_66 [24]),
        .I1(ram_reg),
        .I2(ram_reg_1[24]),
        .O(\wdata_internal_DP_reg[0][0][31]_0 [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_39
       (.I0(\ntt_core_ram_wdata[0][0]_66 [23]),
        .I1(ram_reg),
        .I2(ram_reg_1[23]),
        .O(\wdata_internal_DP_reg[0][0][31]_0 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__0
       (.I0(\ntt_core_ram_wdata[1][1]_69 [13]),
        .I1(ram_reg),
        .I2(ram_reg_1[13]),
        .O(\wdata_internal_DP_reg[1][1][15]_0 [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__1
       (.I0(\ntt_core_ram_wdata[1][0]_68 [13]),
        .I1(ram_reg),
        .I2(ram_reg_1[13]),
        .O(DIADI[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__2
       (.I0(\ntt_core_ram_wdata[0][1]_67 [13]),
        .I1(ram_reg),
        .I2(ram_reg_1[13]),
        .O(\wdata_internal_DP_reg[0][1][15]_0 [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_40
       (.I0(\ntt_core_ram_wdata[0][0]_66 [22]),
        .I1(ram_reg),
        .I2(ram_reg_1[22]),
        .O(\wdata_internal_DP_reg[0][0][31]_0 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_41
       (.I0(\ntt_core_ram_wdata[0][0]_66 [21]),
        .I1(ram_reg),
        .I2(ram_reg_1[21]),
        .O(\wdata_internal_DP_reg[0][0][31]_0 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_42
       (.I0(\ntt_core_ram_wdata[0][0]_66 [20]),
        .I1(ram_reg),
        .I2(ram_reg_1[20]),
        .O(\wdata_internal_DP_reg[0][0][31]_0 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_43
       (.I0(\ntt_core_ram_wdata[0][0]_66 [19]),
        .I1(ram_reg),
        .I2(ram_reg_1[19]),
        .O(\wdata_internal_DP_reg[0][0][31]_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_44
       (.I0(\ntt_core_ram_wdata[0][0]_66 [18]),
        .I1(ram_reg),
        .I2(ram_reg_1[18]),
        .O(\wdata_internal_DP_reg[0][0][31]_0 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_45
       (.I0(\ntt_core_ram_wdata[0][0]_66 [17]),
        .I1(ram_reg),
        .I2(ram_reg_1[17]),
        .O(\wdata_internal_DP_reg[0][0][31]_0 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_46
       (.I0(\ntt_core_ram_wdata[0][0]_66 [16]),
        .I1(ram_reg),
        .I2(ram_reg_1[16]),
        .O(\wdata_internal_DP_reg[0][0][31]_0 [0]));
  LUT4 #(
    .INIT(16'h22E2)) 
    ram_reg_i_47
       (.I0(\genblk2[0].io_ram_wen_local_b0 ),
        .I1(ram_reg),
        .I2(wen),
        .I3(done_DP),
        .O(\genblk2[0].io_ram_wen_local_b0_reg ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__0
       (.I0(\ntt_core_ram_wdata[1][1]_69 [12]),
        .I1(ram_reg),
        .I2(ram_reg_1[12]),
        .O(\wdata_internal_DP_reg[1][1][15]_0 [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__1
       (.I0(\ntt_core_ram_wdata[1][0]_68 [12]),
        .I1(ram_reg),
        .I2(ram_reg_1[12]),
        .O(DIADI[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__2
       (.I0(\ntt_core_ram_wdata[0][1]_67 [12]),
        .I1(ram_reg),
        .I2(ram_reg_1[12]),
        .O(\wdata_internal_DP_reg[0][1][15]_0 [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__0
       (.I0(\ntt_core_ram_wdata[1][1]_69 [11]),
        .I1(ram_reg),
        .I2(ram_reg_1[11]),
        .O(\wdata_internal_DP_reg[1][1][15]_0 [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__1
       (.I0(\ntt_core_ram_wdata[1][0]_68 [11]),
        .I1(ram_reg),
        .I2(ram_reg_1[11]),
        .O(DIADI[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__2
       (.I0(\ntt_core_ram_wdata[0][1]_67 [11]),
        .I1(ram_reg),
        .I2(ram_reg_1[11]),
        .O(\wdata_internal_DP_reg[0][1][15]_0 [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__0
       (.I0(\ntt_core_ram_wdata[1][1]_69 [10]),
        .I1(ram_reg),
        .I2(ram_reg_1[10]),
        .O(\wdata_internal_DP_reg[1][1][15]_0 [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__1
       (.I0(\ntt_core_ram_wdata[1][0]_68 [10]),
        .I1(ram_reg),
        .I2(ram_reg_1[10]),
        .O(DIADI[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__2
       (.I0(\ntt_core_ram_wdata[0][1]_67 [10]),
        .I1(ram_reg),
        .I2(ram_reg_1[10]),
        .O(\wdata_internal_DP_reg[0][1][15]_0 [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__0
       (.I0(\ntt_core_ram_wdata[1][1]_69 [9]),
        .I1(ram_reg),
        .I2(ram_reg_1[9]),
        .O(\wdata_internal_DP_reg[1][1][15]_0 [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__1
       (.I0(\ntt_core_ram_wdata[1][0]_68 [9]),
        .I1(ram_reg),
        .I2(ram_reg_1[9]),
        .O(DIADI[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__2
       (.I0(\ntt_core_ram_wdata[0][1]_67 [9]),
        .I1(ram_reg),
        .I2(ram_reg_1[9]),
        .O(\wdata_internal_DP_reg[0][1][15]_0 [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__0
       (.I0(\ntt_core_ram_wdata[1][1]_69 [8]),
        .I1(ram_reg),
        .I2(ram_reg_1[8]),
        .O(\wdata_internal_DP_reg[1][1][15]_0 [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__1
       (.I0(\ntt_core_ram_wdata[1][0]_68 [8]),
        .I1(ram_reg),
        .I2(ram_reg_1[8]),
        .O(DIADI[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__2
       (.I0(\ntt_core_ram_wdata[0][1]_67 [8]),
        .I1(ram_reg),
        .I2(ram_reg_1[8]),
        .O(\wdata_internal_DP_reg[0][1][15]_0 [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9
       (.I0(ntt_core_ram_waddr[5]),
        .I1(ram_reg),
        .I2(ram_reg_0[5]),
        .O(ADDRBWRADDR[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__0
       (.I0(\ntt_core_ram_wdata[1][1]_69 [7]),
        .I1(ram_reg),
        .I2(ram_reg_1[7]),
        .O(\wdata_internal_DP_reg[1][1][15]_0 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__1
       (.I0(\ntt_core_ram_wdata[1][0]_68 [7]),
        .I1(ram_reg),
        .I2(ram_reg_1[7]),
        .O(DIADI[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__2
       (.I0(\ntt_core_ram_wdata[0][1]_67 [7]),
        .I1(ram_reg),
        .I2(ram_reg_1[7]),
        .O(\wdata_internal_DP_reg[0][1][15]_0 [7]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized8_81 sr_ident_store
       (.D(D),
        .\DELAY_BLOCK[0].shift_array_reg[1][0]_0 (sr_ident_store_n_1),
        .Q(sr_ident_store_n_0),
        .clk(clk),
        .\genblk1[0].op1_addr_reg[0] (\wdata_internal[0][1]_72 ),
        .\genblk1[1].op0_addr_reg[0] (\wdata_internal[1][0]_71 ),
        .\genblk1[1].op1_addr_reg[0] (\wdata_internal[1][1]_70 ),
        .ntt_opcode(ntt_opcode),
        .\op0[0]_74 (\op0[0]_74 ),
        .sub_opcode(sub_opcode),
        .swap_reg(swap_reg_n_0),
        .\wdata_internal_DP_reg[0][0][31] ({\genblk1[0].sr_wdata_e0_n_0 ,\genblk1[0].sr_wdata_e0_n_1 ,\genblk1[0].sr_wdata_e0_n_2 ,\genblk1[0].sr_wdata_e0_n_3 ,\genblk1[0].sr_wdata_e0_n_4 ,\genblk1[0].sr_wdata_e0_n_5 ,\genblk1[0].sr_wdata_e0_n_6 ,\genblk1[0].sr_wdata_e0_n_7 ,\genblk1[0].sr_wdata_e0_n_8 ,\genblk1[0].sr_wdata_e0_n_9 ,\genblk1[0].sr_wdata_e0_n_10 ,\genblk1[0].sr_wdata_e0_n_11 ,\genblk1[0].sr_wdata_e0_n_12 ,\genblk1[0].sr_wdata_e0_n_13 ,\genblk1[0].sr_wdata_e0_n_14 ,\genblk1[0].sr_wdata_e0_n_15 ,\genblk1[0].sr_wdata_e0_n_16 ,\genblk1[0].sr_wdata_e0_n_17 ,\genblk1[0].sr_wdata_e0_n_18 ,\genblk1[0].sr_wdata_e0_n_19 ,\genblk1[0].sr_wdata_e0_n_20 ,\genblk1[0].sr_wdata_e0_n_21 ,\genblk1[0].sr_wdata_e0_n_22 ,\genblk1[0].sr_wdata_e0_n_23 ,\genblk1[0].sr_wdata_e0_n_24 ,\genblk1[0].sr_wdata_e0_n_25 ,\genblk1[0].sr_wdata_e0_n_26 ,\genblk1[0].sr_wdata_e0_n_27 ,\genblk1[0].sr_wdata_e0_n_28 ,\genblk1[0].sr_wdata_e0_n_29 ,\genblk1[0].sr_wdata_e0_n_30 ,\genblk1[0].sr_wdata_e0_n_31 }),
        .\wdata_internal_DP_reg[0][0][31]_0 ({\genblk1[0].sr_wdata_o0_n_0 ,\genblk1[0].sr_wdata_o0_n_1 ,\genblk1[0].sr_wdata_o0_n_2 ,\genblk1[0].sr_wdata_o0_n_3 ,\genblk1[0].sr_wdata_o0_n_4 ,\genblk1[0].sr_wdata_o0_n_5 ,\genblk1[0].sr_wdata_o0_n_6 ,\genblk1[0].sr_wdata_o0_n_7 ,\genblk1[0].sr_wdata_o0_n_8 ,\genblk1[0].sr_wdata_o0_n_9 ,\genblk1[0].sr_wdata_o0_n_10 ,\genblk1[0].sr_wdata_o0_n_11 ,\genblk1[0].sr_wdata_o0_n_12 ,\genblk1[0].sr_wdata_o0_n_13 ,\genblk1[0].sr_wdata_o0_n_14 ,\genblk1[0].sr_wdata_o0_n_15 ,\genblk1[0].sr_wdata_o0_n_16 ,\genblk1[0].sr_wdata_o0_n_17 ,\genblk1[0].sr_wdata_o0_n_18 ,\genblk1[0].sr_wdata_o0_n_19 ,\genblk1[0].sr_wdata_o0_n_20 ,\genblk1[0].sr_wdata_o0_n_21 ,\genblk1[0].sr_wdata_o0_n_22 ,\genblk1[0].sr_wdata_o0_n_23 ,\genblk1[0].sr_wdata_o0_n_24 ,\genblk1[0].sr_wdata_o0_n_25 ,\genblk1[0].sr_wdata_o0_n_26 ,\genblk1[0].sr_wdata_o0_n_27 ,\genblk1[0].sr_wdata_o0_n_28 ,\genblk1[0].sr_wdata_o0_n_29 ,\genblk1[0].sr_wdata_o0_n_30 ,\genblk1[0].sr_wdata_o0_n_31 }),
        .\wdata_internal_DP_reg[0][1][0] (\genblk1[0].op1_addr_reg_n_0_[0] ),
        .\wdata_internal_DP_reg[0][1][0]_0 (\genblk1[0].op1_addr_reg_n_0_[1] ),
        .\wdata_internal_DP_reg[0][1][31] ({\genblk1[1].sr_wdata_e0_n_0 ,\genblk1[1].sr_wdata_e0_n_1 ,\genblk1[1].sr_wdata_e0_n_2 ,\genblk1[1].sr_wdata_e0_n_3 ,\genblk1[1].sr_wdata_e0_n_4 ,\genblk1[1].sr_wdata_e0_n_5 ,\genblk1[1].sr_wdata_e0_n_6 ,\genblk1[1].sr_wdata_e0_n_7 ,\genblk1[1].sr_wdata_e0_n_8 ,\genblk1[1].sr_wdata_e0_n_9 ,\genblk1[1].sr_wdata_e0_n_10 ,\genblk1[1].sr_wdata_e0_n_11 ,\genblk1[1].sr_wdata_e0_n_12 ,\genblk1[1].sr_wdata_e0_n_13 ,\genblk1[1].sr_wdata_e0_n_14 ,\genblk1[1].sr_wdata_e0_n_15 ,\genblk1[1].sr_wdata_e0_n_16 ,\genblk1[1].sr_wdata_e0_n_17 ,\genblk1[1].sr_wdata_e0_n_18 ,\genblk1[1].sr_wdata_e0_n_19 ,\genblk1[1].sr_wdata_e0_n_20 ,\genblk1[1].sr_wdata_e0_n_21 ,\genblk1[1].sr_wdata_e0_n_22 ,\genblk1[1].sr_wdata_e0_n_23 ,\genblk1[1].sr_wdata_e0_n_24 ,\genblk1[1].sr_wdata_e0_n_25 ,\genblk1[1].sr_wdata_e0_n_26 ,\genblk1[1].sr_wdata_e0_n_27 ,\genblk1[1].sr_wdata_e0_n_28 ,\genblk1[1].sr_wdata_e0_n_29 ,\genblk1[1].sr_wdata_e0_n_30 ,\genblk1[1].sr_wdata_e0_n_31 }),
        .\wdata_internal_DP_reg[0][1][31]_0 ({\genblk1[1].sr_wdata_o0_n_0 ,\genblk1[1].sr_wdata_o0_n_1 ,\genblk1[1].sr_wdata_o0_n_2 ,\genblk1[1].sr_wdata_o0_n_3 ,\genblk1[1].sr_wdata_o0_n_4 ,\genblk1[1].sr_wdata_o0_n_5 ,\genblk1[1].sr_wdata_o0_n_6 ,\genblk1[1].sr_wdata_o0_n_7 ,\genblk1[1].sr_wdata_o0_n_8 ,\genblk1[1].sr_wdata_o0_n_9 ,\genblk1[1].sr_wdata_o0_n_10 ,\genblk1[1].sr_wdata_o0_n_11 ,\genblk1[1].sr_wdata_o0_n_12 ,\genblk1[1].sr_wdata_o0_n_13 ,\genblk1[1].sr_wdata_o0_n_14 ,\genblk1[1].sr_wdata_o0_n_15 ,\genblk1[1].sr_wdata_o0_n_16 ,\genblk1[1].sr_wdata_o0_n_17 ,\genblk1[1].sr_wdata_o0_n_18 ,\genblk1[1].sr_wdata_o0_n_19 ,\genblk1[1].sr_wdata_o0_n_20 ,\genblk1[1].sr_wdata_o0_n_21 ,\genblk1[1].sr_wdata_o0_n_22 ,\genblk1[1].sr_wdata_o0_n_23 ,\genblk1[1].sr_wdata_o0_n_24 ,\genblk1[1].sr_wdata_o0_n_25 ,\genblk1[1].sr_wdata_o0_n_26 ,\genblk1[1].sr_wdata_o0_n_27 ,\genblk1[1].sr_wdata_o0_n_28 ,\genblk1[1].sr_wdata_o0_n_29 ,\genblk1[1].sr_wdata_o0_n_30 ,\genblk1[1].sr_wdata_o0_n_31 }),
        .\wdata_internal_DP_reg[0][1][31]_1 ({\genblk1[1].sr_wdata_e1_n_0 ,\genblk1[1].sr_wdata_e1_n_1 ,\genblk1[1].sr_wdata_e1_n_2 ,\genblk1[1].sr_wdata_e1_n_3 ,\genblk1[1].sr_wdata_e1_n_4 ,\genblk1[1].sr_wdata_e1_n_5 ,\genblk1[1].sr_wdata_e1_n_6 ,\genblk1[1].sr_wdata_e1_n_7 ,\genblk1[1].sr_wdata_e1_n_8 ,\genblk1[1].sr_wdata_e1_n_9 ,\genblk1[1].sr_wdata_e1_n_10 ,\genblk1[1].sr_wdata_e1_n_11 ,\genblk1[1].sr_wdata_e1_n_12 ,\genblk1[1].sr_wdata_e1_n_13 ,\genblk1[1].sr_wdata_e1_n_14 ,\genblk1[1].sr_wdata_e1_n_15 ,\genblk1[1].sr_wdata_e1_n_16 ,\genblk1[1].sr_wdata_e1_n_17 ,\genblk1[1].sr_wdata_e1_n_18 ,\genblk1[1].sr_wdata_e1_n_19 ,\genblk1[1].sr_wdata_e1_n_20 ,\genblk1[1].sr_wdata_e1_n_21 ,\genblk1[1].sr_wdata_e1_n_22 ,\genblk1[1].sr_wdata_e1_n_23 ,\genblk1[1].sr_wdata_e1_n_24 ,\genblk1[1].sr_wdata_e1_n_25 ,\genblk1[1].sr_wdata_e1_n_26 ,\genblk1[1].sr_wdata_e1_n_27 ,\genblk1[1].sr_wdata_e1_n_28 ,\genblk1[1].sr_wdata_e1_n_29 ,\genblk1[1].sr_wdata_e1_n_30 ,\genblk1[1].sr_wdata_e1_n_31 }),
        .\wdata_internal_DP_reg[0][1][31]_2 ({\genblk1[1].sr_wdata_o1_n_0 ,\genblk1[1].sr_wdata_o1_n_1 ,\genblk1[1].sr_wdata_o1_n_2 ,\genblk1[1].sr_wdata_o1_n_3 ,\genblk1[1].sr_wdata_o1_n_4 ,\genblk1[1].sr_wdata_o1_n_5 ,\genblk1[1].sr_wdata_o1_n_6 ,\genblk1[1].sr_wdata_o1_n_7 ,\genblk1[1].sr_wdata_o1_n_8 ,\genblk1[1].sr_wdata_o1_n_9 ,\genblk1[1].sr_wdata_o1_n_10 ,\genblk1[1].sr_wdata_o1_n_11 ,\genblk1[1].sr_wdata_o1_n_12 ,\genblk1[1].sr_wdata_o1_n_13 ,\genblk1[1].sr_wdata_o1_n_14 ,\genblk1[1].sr_wdata_o1_n_15 ,\genblk1[1].sr_wdata_o1_n_16 ,\genblk1[1].sr_wdata_o1_n_17 ,\genblk1[1].sr_wdata_o1_n_18 ,\genblk1[1].sr_wdata_o1_n_19 ,\genblk1[1].sr_wdata_o1_n_20 ,\genblk1[1].sr_wdata_o1_n_21 ,\genblk1[1].sr_wdata_o1_n_22 ,\genblk1[1].sr_wdata_o1_n_23 ,\genblk1[1].sr_wdata_o1_n_24 ,\genblk1[1].sr_wdata_o1_n_25 ,\genblk1[1].sr_wdata_o1_n_26 ,\genblk1[1].sr_wdata_o1_n_27 ,\genblk1[1].sr_wdata_o1_n_28 ,\genblk1[1].sr_wdata_o1_n_29 ,\genblk1[1].sr_wdata_o1_n_30 ,\genblk1[1].sr_wdata_o1_n_31 }),
        .\wdata_internal_DP_reg[0][1][31]_3 (\shift_array_reg[0]_65 ),
        .\wdata_internal_DP_reg[0][1][31]_4 (\DELAY_BLOCK[0].shift_array_reg[1]_64 ),
        .\wdata_internal_DP_reg[1][0][0] (\genblk1[1].op0_addr_reg_n_0_[0] ),
        .\wdata_internal_DP_reg[1][0][0]_0 (\genblk1[1].op0_addr_reg_n_0_[1] ),
        .\wdata_internal_DP_reg[1][1][0] (\genblk1[1].op1_addr_reg_n_0_[0] ),
        .\wdata_internal_DP_reg[1][1][0]_0 (\genblk1[1].op1_addr_reg_n_0_[1] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized13_82 sr_waddr
       (.clk(clk),
        .clk_0(sr_waddr_n_0),
        .clk_1(sr_waddr_n_1),
        .clk_2(sr_waddr_n_2),
        .clk_3(sr_waddr_n_3),
        .clk_4(sr_waddr_n_4),
        .clk_5(sr_waddr_n_5),
        .\waddr_internal_DP_reg[0] (\waddr_internal_DP_reg[0]_0 ),
        .\waddr_internal_DP_reg[1] (\waddr_internal_DP_reg[1]_0 ),
        .\waddr_internal_DP_reg[2] (\waddr_internal_DP_reg[2]_0 ),
        .\waddr_internal_DP_reg[3] (\waddr_internal_DP_reg[3]_0 ),
        .\waddr_internal_DP_reg[4] (\waddr_internal_DP_reg[4]_0 ),
        .\waddr_internal_DP_reg[5] (\waddr_internal_DP_reg[5]_0 ));
  FDRE swap_reg
       (.C(clk),
        .CE(1'b1),
        .D(sr_ident_store_n_1),
        .Q(swap_reg_n_0),
        .R(1'b0));
  FDRE valid_delay_DP_reg
       (.C(clk),
        .CE(1'b1),
        .D(sr_ident_store_n_0),
        .Q(wen),
        .R(1'b0));
  FDRE \waddr_internal_DP_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(sr_waddr_n_5),
        .Q(ntt_core_ram_waddr[0]),
        .R(1'b0));
  FDRE \waddr_internal_DP_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(sr_waddr_n_4),
        .Q(ntt_core_ram_waddr[1]),
        .R(1'b0));
  FDRE \waddr_internal_DP_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(sr_waddr_n_3),
        .Q(ntt_core_ram_waddr[2]),
        .R(1'b0));
  FDRE \waddr_internal_DP_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(sr_waddr_n_2),
        .Q(ntt_core_ram_waddr[3]),
        .R(1'b0));
  FDRE \waddr_internal_DP_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(sr_waddr_n_1),
        .Q(ntt_core_ram_waddr[4]),
        .R(1'b0));
  FDRE \waddr_internal_DP_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(sr_waddr_n_0),
        .Q(ntt_core_ram_waddr[5]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_74 [0]),
        .Q(\ntt_core_ram_wdata[0][0]_66 [0]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_74 [10]),
        .Q(\ntt_core_ram_wdata[0][0]_66 [10]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_74 [11]),
        .Q(\ntt_core_ram_wdata[0][0]_66 [11]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_74 [12]),
        .Q(\ntt_core_ram_wdata[0][0]_66 [12]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_74 [13]),
        .Q(\ntt_core_ram_wdata[0][0]_66 [13]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_74 [14]),
        .Q(\ntt_core_ram_wdata[0][0]_66 [14]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_74 [15]),
        .Q(\ntt_core_ram_wdata[0][0]_66 [15]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_74 [16]),
        .Q(\ntt_core_ram_wdata[0][0]_66 [16]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_74 [17]),
        .Q(\ntt_core_ram_wdata[0][0]_66 [17]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_74 [18]),
        .Q(\ntt_core_ram_wdata[0][0]_66 [18]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_74 [19]),
        .Q(\ntt_core_ram_wdata[0][0]_66 [19]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_74 [1]),
        .Q(\ntt_core_ram_wdata[0][0]_66 [1]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_74 [20]),
        .Q(\ntt_core_ram_wdata[0][0]_66 [20]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_74 [21]),
        .Q(\ntt_core_ram_wdata[0][0]_66 [21]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_74 [22]),
        .Q(\ntt_core_ram_wdata[0][0]_66 [22]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_74 [23]),
        .Q(\ntt_core_ram_wdata[0][0]_66 [23]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_74 [24]),
        .Q(\ntt_core_ram_wdata[0][0]_66 [24]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_74 [25]),
        .Q(\ntt_core_ram_wdata[0][0]_66 [25]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_74 [26]),
        .Q(\ntt_core_ram_wdata[0][0]_66 [26]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_74 [27]),
        .Q(\ntt_core_ram_wdata[0][0]_66 [27]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_74 [28]),
        .Q(\ntt_core_ram_wdata[0][0]_66 [28]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_74 [29]),
        .Q(\ntt_core_ram_wdata[0][0]_66 [29]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_74 [2]),
        .Q(\ntt_core_ram_wdata[0][0]_66 [2]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_74 [30]),
        .Q(\ntt_core_ram_wdata[0][0]_66 [30]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_74 [31]),
        .Q(\ntt_core_ram_wdata[0][0]_66 [31]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_74 [3]),
        .Q(\ntt_core_ram_wdata[0][0]_66 [3]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_74 [4]),
        .Q(\ntt_core_ram_wdata[0][0]_66 [4]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_74 [5]),
        .Q(\ntt_core_ram_wdata[0][0]_66 [5]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_74 [6]),
        .Q(\ntt_core_ram_wdata[0][0]_66 [6]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_74 [7]),
        .Q(\ntt_core_ram_wdata[0][0]_66 [7]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_74 [8]),
        .Q(\ntt_core_ram_wdata[0][0]_66 [8]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op0[0]_74 [9]),
        .Q(\ntt_core_ram_wdata[0][0]_66 [9]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[0][1]_72 [0]),
        .Q(\ntt_core_ram_wdata[0][1]_67 [0]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[0][1]_72 [10]),
        .Q(\ntt_core_ram_wdata[0][1]_67 [10]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[0][1]_72 [11]),
        .Q(\ntt_core_ram_wdata[0][1]_67 [11]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[0][1]_72 [12]),
        .Q(\ntt_core_ram_wdata[0][1]_67 [12]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[0][1]_72 [13]),
        .Q(\ntt_core_ram_wdata[0][1]_67 [13]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[0][1]_72 [14]),
        .Q(\ntt_core_ram_wdata[0][1]_67 [14]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[0][1]_72 [15]),
        .Q(\ntt_core_ram_wdata[0][1]_67 [15]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[0][1]_72 [16]),
        .Q(\ntt_core_ram_wdata[0][1]_67 [16]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[0][1]_72 [17]),
        .Q(\ntt_core_ram_wdata[0][1]_67 [17]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[0][1]_72 [18]),
        .Q(\ntt_core_ram_wdata[0][1]_67 [18]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[0][1]_72 [19]),
        .Q(\ntt_core_ram_wdata[0][1]_67 [19]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[0][1]_72 [1]),
        .Q(\ntt_core_ram_wdata[0][1]_67 [1]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[0][1]_72 [20]),
        .Q(\ntt_core_ram_wdata[0][1]_67 [20]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[0][1]_72 [21]),
        .Q(\ntt_core_ram_wdata[0][1]_67 [21]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[0][1]_72 [22]),
        .Q(\ntt_core_ram_wdata[0][1]_67 [22]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[0][1]_72 [23]),
        .Q(\ntt_core_ram_wdata[0][1]_67 [23]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[0][1]_72 [24]),
        .Q(\ntt_core_ram_wdata[0][1]_67 [24]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[0][1]_72 [25]),
        .Q(\ntt_core_ram_wdata[0][1]_67 [25]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[0][1]_72 [26]),
        .Q(\ntt_core_ram_wdata[0][1]_67 [26]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[0][1]_72 [27]),
        .Q(\ntt_core_ram_wdata[0][1]_67 [27]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[0][1]_72 [28]),
        .Q(\ntt_core_ram_wdata[0][1]_67 [28]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[0][1]_72 [29]),
        .Q(\ntt_core_ram_wdata[0][1]_67 [29]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[0][1]_72 [2]),
        .Q(\ntt_core_ram_wdata[0][1]_67 [2]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[0][1]_72 [30]),
        .Q(\ntt_core_ram_wdata[0][1]_67 [30]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[0][1]_72 [31]),
        .Q(\ntt_core_ram_wdata[0][1]_67 [31]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[0][1]_72 [3]),
        .Q(\ntt_core_ram_wdata[0][1]_67 [3]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[0][1]_72 [4]),
        .Q(\ntt_core_ram_wdata[0][1]_67 [4]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[0][1]_72 [5]),
        .Q(\ntt_core_ram_wdata[0][1]_67 [5]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[0][1]_72 [6]),
        .Q(\ntt_core_ram_wdata[0][1]_67 [6]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[0][1]_72 [7]),
        .Q(\ntt_core_ram_wdata[0][1]_67 [7]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[0][1]_72 [8]),
        .Q(\ntt_core_ram_wdata[0][1]_67 [8]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[0][1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[0][1]_72 [9]),
        .Q(\ntt_core_ram_wdata[0][1]_67 [9]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][0]_71 [0]),
        .Q(\ntt_core_ram_wdata[1][0]_68 [0]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][0]_71 [10]),
        .Q(\ntt_core_ram_wdata[1][0]_68 [10]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][0]_71 [11]),
        .Q(\ntt_core_ram_wdata[1][0]_68 [11]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][0]_71 [12]),
        .Q(\ntt_core_ram_wdata[1][0]_68 [12]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][0]_71 [13]),
        .Q(\ntt_core_ram_wdata[1][0]_68 [13]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][0]_71 [14]),
        .Q(\ntt_core_ram_wdata[1][0]_68 [14]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][0]_71 [15]),
        .Q(\ntt_core_ram_wdata[1][0]_68 [15]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][0]_71 [16]),
        .Q(\ntt_core_ram_wdata[1][0]_68 [16]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][0]_71 [17]),
        .Q(\ntt_core_ram_wdata[1][0]_68 [17]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][0]_71 [18]),
        .Q(\ntt_core_ram_wdata[1][0]_68 [18]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][0]_71 [19]),
        .Q(\ntt_core_ram_wdata[1][0]_68 [19]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][0]_71 [1]),
        .Q(\ntt_core_ram_wdata[1][0]_68 [1]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][0]_71 [20]),
        .Q(\ntt_core_ram_wdata[1][0]_68 [20]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][0]_71 [21]),
        .Q(\ntt_core_ram_wdata[1][0]_68 [21]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][0]_71 [22]),
        .Q(\ntt_core_ram_wdata[1][0]_68 [22]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][0]_71 [23]),
        .Q(\ntt_core_ram_wdata[1][0]_68 [23]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][0]_71 [24]),
        .Q(\ntt_core_ram_wdata[1][0]_68 [24]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][0]_71 [25]),
        .Q(\ntt_core_ram_wdata[1][0]_68 [25]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][0]_71 [26]),
        .Q(\ntt_core_ram_wdata[1][0]_68 [26]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][0]_71 [27]),
        .Q(\ntt_core_ram_wdata[1][0]_68 [27]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][0]_71 [28]),
        .Q(\ntt_core_ram_wdata[1][0]_68 [28]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][0]_71 [29]),
        .Q(\ntt_core_ram_wdata[1][0]_68 [29]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][0]_71 [2]),
        .Q(\ntt_core_ram_wdata[1][0]_68 [2]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][0]_71 [30]),
        .Q(\ntt_core_ram_wdata[1][0]_68 [30]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][0]_71 [31]),
        .Q(\ntt_core_ram_wdata[1][0]_68 [31]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][0]_71 [3]),
        .Q(\ntt_core_ram_wdata[1][0]_68 [3]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][0]_71 [4]),
        .Q(\ntt_core_ram_wdata[1][0]_68 [4]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][0]_71 [5]),
        .Q(\ntt_core_ram_wdata[1][0]_68 [5]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][0]_71 [6]),
        .Q(\ntt_core_ram_wdata[1][0]_68 [6]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][0]_71 [7]),
        .Q(\ntt_core_ram_wdata[1][0]_68 [7]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][0]_71 [8]),
        .Q(\ntt_core_ram_wdata[1][0]_68 [8]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][0]_71 [9]),
        .Q(\ntt_core_ram_wdata[1][0]_68 [9]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][1]_70 [0]),
        .Q(\ntt_core_ram_wdata[1][1]_69 [0]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][1]_70 [10]),
        .Q(\ntt_core_ram_wdata[1][1]_69 [10]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][1]_70 [11]),
        .Q(\ntt_core_ram_wdata[1][1]_69 [11]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][1]_70 [12]),
        .Q(\ntt_core_ram_wdata[1][1]_69 [12]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][1]_70 [13]),
        .Q(\ntt_core_ram_wdata[1][1]_69 [13]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][1]_70 [14]),
        .Q(\ntt_core_ram_wdata[1][1]_69 [14]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][1]_70 [15]),
        .Q(\ntt_core_ram_wdata[1][1]_69 [15]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][1]_70 [16]),
        .Q(\ntt_core_ram_wdata[1][1]_69 [16]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][1][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][1]_70 [17]),
        .Q(\ntt_core_ram_wdata[1][1]_69 [17]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][1][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][1]_70 [18]),
        .Q(\ntt_core_ram_wdata[1][1]_69 [18]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][1][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][1]_70 [19]),
        .Q(\ntt_core_ram_wdata[1][1]_69 [19]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][1]_70 [1]),
        .Q(\ntt_core_ram_wdata[1][1]_69 [1]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][1][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][1]_70 [20]),
        .Q(\ntt_core_ram_wdata[1][1]_69 [20]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][1][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][1]_70 [21]),
        .Q(\ntt_core_ram_wdata[1][1]_69 [21]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][1][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][1]_70 [22]),
        .Q(\ntt_core_ram_wdata[1][1]_69 [22]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][1][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][1]_70 [23]),
        .Q(\ntt_core_ram_wdata[1][1]_69 [23]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][1][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][1]_70 [24]),
        .Q(\ntt_core_ram_wdata[1][1]_69 [24]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][1][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][1]_70 [25]),
        .Q(\ntt_core_ram_wdata[1][1]_69 [25]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][1][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][1]_70 [26]),
        .Q(\ntt_core_ram_wdata[1][1]_69 [26]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][1][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][1]_70 [27]),
        .Q(\ntt_core_ram_wdata[1][1]_69 [27]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][1][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][1]_70 [28]),
        .Q(\ntt_core_ram_wdata[1][1]_69 [28]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][1][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][1]_70 [29]),
        .Q(\ntt_core_ram_wdata[1][1]_69 [29]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][1]_70 [2]),
        .Q(\ntt_core_ram_wdata[1][1]_69 [2]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][1][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][1]_70 [30]),
        .Q(\ntt_core_ram_wdata[1][1]_69 [30]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][1][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][1]_70 [31]),
        .Q(\ntt_core_ram_wdata[1][1]_69 [31]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][1]_70 [3]),
        .Q(\ntt_core_ram_wdata[1][1]_69 [3]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][1]_70 [4]),
        .Q(\ntt_core_ram_wdata[1][1]_69 [4]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][1]_70 [5]),
        .Q(\ntt_core_ram_wdata[1][1]_69 [5]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][1]_70 [6]),
        .Q(\ntt_core_ram_wdata[1][1]_69 [6]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][1]_70 [7]),
        .Q(\ntt_core_ram_wdata[1][1]_69 [7]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][1]_70 [8]),
        .Q(\ntt_core_ram_wdata[1][1]_69 [8]),
        .R(1'b0));
  FDRE \wdata_internal_DP_reg[1][1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\wdata_internal[1][1]_70 [9]),
        .Q(\ntt_core_ram_wdata[1][1]_69 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataShuffler_PolyArith
   (valid_PolyArith,
    waddr_polyArith,
    sub_opcode,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ram_reg_24,
    ram_reg_25,
    ram_reg_26,
    ram_reg_27,
    ram_reg_28,
    ram_reg_29,
    ram_reg_30,
    b,
    ram_reg_31,
    ram_reg_32,
    ram_reg_33,
    ram_reg_34,
    ram_reg_35,
    ram_reg_36,
    ram_reg_37,
    ram_reg_38,
    ram_reg_39,
    ram_reg_40,
    ram_reg_41,
    ram_reg_42,
    ram_reg_43,
    ram_reg_44,
    ram_reg_45,
    ram_reg_46,
    ram_reg_47,
    ram_reg_48,
    ram_reg_49,
    ram_reg_50,
    ram_reg_51,
    ram_reg_52,
    ram_reg_53,
    ram_reg_54,
    ram_reg_55,
    ram_reg_56,
    ram_reg_57,
    ram_reg_58,
    ram_reg_59,
    ram_reg_60,
    ram_reg_61,
    ram_reg_62,
    ram_reg_63,
    \bf_c[0] ,
    \bf_c[1] ,
    valid_1DP,
    swap,
    clk,
    Q,
    D,
    \genblk3[1].genblk1[0].p_product_reg[2] ,
    \shift_array_reg[0][31] ,
    \shift_array_reg[0][31]_0 ,
    \shift_array_reg[0][31]_1 ,
    ntt_opcode,
    \addr_1DP_reg[5]_0 ,
    \genblk1[1].bf_c_reg[1][31]_0 ,
    valid_1DP_reg_0);
  output valid_PolyArith;
  output [5:0]waddr_polyArith;
  output sub_opcode;
  output ram_reg;
  output ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  output ram_reg_9;
  output ram_reg_10;
  output ram_reg_11;
  output ram_reg_12;
  output ram_reg_13;
  output ram_reg_14;
  output ram_reg_15;
  output ram_reg_16;
  output ram_reg_17;
  output ram_reg_18;
  output ram_reg_19;
  output ram_reg_20;
  output ram_reg_21;
  output ram_reg_22;
  output ram_reg_23;
  output ram_reg_24;
  output ram_reg_25;
  output ram_reg_26;
  output ram_reg_27;
  output ram_reg_28;
  output ram_reg_29;
  output ram_reg_30;
  output [31:0]b;
  output ram_reg_31;
  output ram_reg_32;
  output ram_reg_33;
  output ram_reg_34;
  output ram_reg_35;
  output ram_reg_36;
  output ram_reg_37;
  output ram_reg_38;
  output ram_reg_39;
  output ram_reg_40;
  output ram_reg_41;
  output ram_reg_42;
  output ram_reg_43;
  output ram_reg_44;
  output ram_reg_45;
  output ram_reg_46;
  output ram_reg_47;
  output ram_reg_48;
  output ram_reg_49;
  output ram_reg_50;
  output ram_reg_51;
  output ram_reg_52;
  output ram_reg_53;
  output ram_reg_54;
  output ram_reg_55;
  output ram_reg_56;
  output ram_reg_57;
  output ram_reg_58;
  output ram_reg_59;
  output ram_reg_60;
  output ram_reg_61;
  output ram_reg_62;
  output [31:0]ram_reg_63;
  output [31:0]\bf_c[0] ;
  output [31:0]\bf_c[1] ;
  output valid_1DP;
  input swap;
  input clk;
  input [1:0]Q;
  input [31:0]D;
  input \genblk3[1].genblk1[0].p_product_reg[2] ;
  input [31:0]\shift_array_reg[0][31] ;
  input [31:0]\shift_array_reg[0][31]_0 ;
  input [31:0]\shift_array_reg[0][31]_1 ;
  input ntt_opcode;
  input [5:0]\addr_1DP_reg[5]_0 ;
  input [31:0]\genblk1[1].bf_c_reg[1][31]_0 ;
  input valid_1DP_reg_0;

  wire [31:0]D;
  wire [31:0]\DELAY_BLOCK[0].shift_array_reg[1]_6 ;
  wire \DELAY_BLOCK[1].shift_array_reg[2]_0 ;
  wire [1:0]Q;
  wire [5:0]addr_1DP;
  wire [5:0]\addr_1DP_reg[5]_0 ;
  wire [31:0]b;
  wire [31:0]\bf_a_polyArith[0]_8 ;
  wire [31:0]\bf_a_polyArith[1]_9 ;
  wire [31:0]\bf_b_polyArith[0]_10 ;
  wire [31:0]\bf_b_polyArith[1]_11 ;
  wire [31:0]\bf_c[0] ;
  wire [31:0]\bf_c[1] ;
  wire clk;
  wire \genblk1[0].sr0_n_64 ;
  wire \genblk1[0].sr0_n_65 ;
  wire \genblk1[0].sr0_n_66 ;
  wire \genblk1[0].sr0_n_67 ;
  wire \genblk1[0].sr0_n_68 ;
  wire \genblk1[0].sr0_n_69 ;
  wire \genblk1[0].sr0_n_70 ;
  wire \genblk1[0].sr0_n_71 ;
  wire \genblk1[0].sr0_n_72 ;
  wire \genblk1[0].sr0_n_73 ;
  wire \genblk1[0].sr0_n_74 ;
  wire \genblk1[0].sr0_n_75 ;
  wire \genblk1[0].sr0_n_76 ;
  wire \genblk1[0].sr0_n_77 ;
  wire \genblk1[0].sr0_n_78 ;
  wire \genblk1[0].sr0_n_79 ;
  wire \genblk1[0].sr0_n_80 ;
  wire \genblk1[0].sr0_n_81 ;
  wire \genblk1[0].sr0_n_82 ;
  wire \genblk1[0].sr0_n_83 ;
  wire \genblk1[0].sr0_n_84 ;
  wire \genblk1[0].sr0_n_85 ;
  wire \genblk1[0].sr0_n_86 ;
  wire \genblk1[0].sr0_n_87 ;
  wire \genblk1[0].sr0_n_88 ;
  wire \genblk1[0].sr0_n_89 ;
  wire \genblk1[0].sr0_n_90 ;
  wire \genblk1[0].sr0_n_91 ;
  wire \genblk1[0].sr0_n_92 ;
  wire \genblk1[0].sr0_n_93 ;
  wire \genblk1[0].sr0_n_94 ;
  wire \genblk1[0].sr0_n_95 ;
  wire \genblk1[0].sr3_n_0 ;
  wire \genblk1[0].sr3_n_1 ;
  wire \genblk1[0].sr3_n_10 ;
  wire \genblk1[0].sr3_n_11 ;
  wire \genblk1[0].sr3_n_12 ;
  wire \genblk1[0].sr3_n_13 ;
  wire \genblk1[0].sr3_n_14 ;
  wire \genblk1[0].sr3_n_15 ;
  wire \genblk1[0].sr3_n_16 ;
  wire \genblk1[0].sr3_n_17 ;
  wire \genblk1[0].sr3_n_18 ;
  wire \genblk1[0].sr3_n_19 ;
  wire \genblk1[0].sr3_n_2 ;
  wire \genblk1[0].sr3_n_20 ;
  wire \genblk1[0].sr3_n_21 ;
  wire \genblk1[0].sr3_n_22 ;
  wire \genblk1[0].sr3_n_23 ;
  wire \genblk1[0].sr3_n_24 ;
  wire \genblk1[0].sr3_n_25 ;
  wire \genblk1[0].sr3_n_26 ;
  wire \genblk1[0].sr3_n_27 ;
  wire \genblk1[0].sr3_n_28 ;
  wire \genblk1[0].sr3_n_29 ;
  wire \genblk1[0].sr3_n_3 ;
  wire \genblk1[0].sr3_n_30 ;
  wire \genblk1[0].sr3_n_31 ;
  wire \genblk1[0].sr3_n_4 ;
  wire \genblk1[0].sr3_n_5 ;
  wire \genblk1[0].sr3_n_6 ;
  wire \genblk1[0].sr3_n_7 ;
  wire \genblk1[0].sr3_n_8 ;
  wire \genblk1[0].sr3_n_9 ;
  wire [31:0]\genblk1[1].bf_c_reg[1][31]_0 ;
  wire \genblk1[1].sr0_n_0 ;
  wire \genblk1[1].sr0_n_1 ;
  wire \genblk1[1].sr0_n_10 ;
  wire \genblk1[1].sr0_n_11 ;
  wire \genblk1[1].sr0_n_12 ;
  wire \genblk1[1].sr0_n_13 ;
  wire \genblk1[1].sr0_n_14 ;
  wire \genblk1[1].sr0_n_15 ;
  wire \genblk1[1].sr0_n_16 ;
  wire \genblk1[1].sr0_n_17 ;
  wire \genblk1[1].sr0_n_18 ;
  wire \genblk1[1].sr0_n_19 ;
  wire \genblk1[1].sr0_n_2 ;
  wire \genblk1[1].sr0_n_20 ;
  wire \genblk1[1].sr0_n_21 ;
  wire \genblk1[1].sr0_n_22 ;
  wire \genblk1[1].sr0_n_23 ;
  wire \genblk1[1].sr0_n_24 ;
  wire \genblk1[1].sr0_n_25 ;
  wire \genblk1[1].sr0_n_26 ;
  wire \genblk1[1].sr0_n_27 ;
  wire \genblk1[1].sr0_n_28 ;
  wire \genblk1[1].sr0_n_29 ;
  wire \genblk1[1].sr0_n_3 ;
  wire \genblk1[1].sr0_n_30 ;
  wire \genblk1[1].sr0_n_31 ;
  wire \genblk1[1].sr0_n_4 ;
  wire \genblk1[1].sr0_n_5 ;
  wire \genblk1[1].sr0_n_6 ;
  wire \genblk1[1].sr0_n_64 ;
  wire \genblk1[1].sr0_n_65 ;
  wire \genblk1[1].sr0_n_66 ;
  wire \genblk1[1].sr0_n_67 ;
  wire \genblk1[1].sr0_n_68 ;
  wire \genblk1[1].sr0_n_69 ;
  wire \genblk1[1].sr0_n_7 ;
  wire \genblk1[1].sr0_n_70 ;
  wire \genblk1[1].sr0_n_71 ;
  wire \genblk1[1].sr0_n_72 ;
  wire \genblk1[1].sr0_n_73 ;
  wire \genblk1[1].sr0_n_74 ;
  wire \genblk1[1].sr0_n_75 ;
  wire \genblk1[1].sr0_n_76 ;
  wire \genblk1[1].sr0_n_77 ;
  wire \genblk1[1].sr0_n_78 ;
  wire \genblk1[1].sr0_n_79 ;
  wire \genblk1[1].sr0_n_8 ;
  wire \genblk1[1].sr0_n_80 ;
  wire \genblk1[1].sr0_n_81 ;
  wire \genblk1[1].sr0_n_82 ;
  wire \genblk1[1].sr0_n_83 ;
  wire \genblk1[1].sr0_n_84 ;
  wire \genblk1[1].sr0_n_85 ;
  wire \genblk1[1].sr0_n_86 ;
  wire \genblk1[1].sr0_n_87 ;
  wire \genblk1[1].sr0_n_88 ;
  wire \genblk1[1].sr0_n_89 ;
  wire \genblk1[1].sr0_n_9 ;
  wire \genblk1[1].sr0_n_90 ;
  wire \genblk1[1].sr0_n_91 ;
  wire \genblk1[1].sr0_n_92 ;
  wire \genblk1[1].sr0_n_93 ;
  wire \genblk1[1].sr0_n_94 ;
  wire \genblk1[1].sr0_n_95 ;
  wire \genblk1[1].sr2_n_0 ;
  wire \genblk1[1].sr2_n_1 ;
  wire \genblk1[1].sr2_n_10 ;
  wire \genblk1[1].sr2_n_11 ;
  wire \genblk1[1].sr2_n_12 ;
  wire \genblk1[1].sr2_n_13 ;
  wire \genblk1[1].sr2_n_14 ;
  wire \genblk1[1].sr2_n_15 ;
  wire \genblk1[1].sr2_n_16 ;
  wire \genblk1[1].sr2_n_17 ;
  wire \genblk1[1].sr2_n_18 ;
  wire \genblk1[1].sr2_n_19 ;
  wire \genblk1[1].sr2_n_2 ;
  wire \genblk1[1].sr2_n_20 ;
  wire \genblk1[1].sr2_n_21 ;
  wire \genblk1[1].sr2_n_22 ;
  wire \genblk1[1].sr2_n_23 ;
  wire \genblk1[1].sr2_n_24 ;
  wire \genblk1[1].sr2_n_25 ;
  wire \genblk1[1].sr2_n_26 ;
  wire \genblk1[1].sr2_n_27 ;
  wire \genblk1[1].sr2_n_28 ;
  wire \genblk1[1].sr2_n_29 ;
  wire \genblk1[1].sr2_n_3 ;
  wire \genblk1[1].sr2_n_30 ;
  wire \genblk1[1].sr2_n_31 ;
  wire \genblk1[1].sr2_n_4 ;
  wire \genblk1[1].sr2_n_5 ;
  wire \genblk1[1].sr2_n_6 ;
  wire \genblk1[1].sr2_n_7 ;
  wire \genblk1[1].sr2_n_8 ;
  wire \genblk1[1].sr2_n_9 ;
  wire \genblk1[1].sr3_n_0 ;
  wire \genblk1[1].sr3_n_1 ;
  wire \genblk1[1].sr3_n_10 ;
  wire \genblk1[1].sr3_n_11 ;
  wire \genblk1[1].sr3_n_12 ;
  wire \genblk1[1].sr3_n_13 ;
  wire \genblk1[1].sr3_n_14 ;
  wire \genblk1[1].sr3_n_15 ;
  wire \genblk1[1].sr3_n_16 ;
  wire \genblk1[1].sr3_n_17 ;
  wire \genblk1[1].sr3_n_18 ;
  wire \genblk1[1].sr3_n_19 ;
  wire \genblk1[1].sr3_n_2 ;
  wire \genblk1[1].sr3_n_20 ;
  wire \genblk1[1].sr3_n_21 ;
  wire \genblk1[1].sr3_n_22 ;
  wire \genblk1[1].sr3_n_23 ;
  wire \genblk1[1].sr3_n_24 ;
  wire \genblk1[1].sr3_n_25 ;
  wire \genblk1[1].sr3_n_26 ;
  wire \genblk1[1].sr3_n_27 ;
  wire \genblk1[1].sr3_n_28 ;
  wire \genblk1[1].sr3_n_29 ;
  wire \genblk1[1].sr3_n_3 ;
  wire \genblk1[1].sr3_n_30 ;
  wire \genblk1[1].sr3_n_31 ;
  wire \genblk1[1].sr3_n_4 ;
  wire \genblk1[1].sr3_n_5 ;
  wire \genblk1[1].sr3_n_6 ;
  wire \genblk1[1].sr3_n_7 ;
  wire \genblk1[1].sr3_n_8 ;
  wire \genblk1[1].sr3_n_9 ;
  wire \genblk3[1].genblk1[0].p_product_reg[2] ;
  wire mult_opcode;
  wire ntt_opcode;
  wire [31:0]\op_a[0]_14 ;
  wire [31:0]\op_a[1]_15 ;
  wire [31:0]\op_b[0]_16 ;
  wire [31:0]\op_b[1]_17 ;
  wire p_0_in;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_24;
  wire ram_reg_25;
  wire ram_reg_26;
  wire ram_reg_27;
  wire ram_reg_28;
  wire ram_reg_29;
  wire ram_reg_3;
  wire ram_reg_30;
  wire ram_reg_31;
  wire ram_reg_32;
  wire ram_reg_33;
  wire ram_reg_34;
  wire ram_reg_35;
  wire ram_reg_36;
  wire ram_reg_37;
  wire ram_reg_38;
  wire ram_reg_39;
  wire ram_reg_4;
  wire ram_reg_40;
  wire ram_reg_41;
  wire ram_reg_42;
  wire ram_reg_43;
  wire ram_reg_44;
  wire ram_reg_45;
  wire ram_reg_46;
  wire ram_reg_47;
  wire ram_reg_48;
  wire ram_reg_49;
  wire ram_reg_5;
  wire ram_reg_50;
  wire ram_reg_51;
  wire ram_reg_52;
  wire ram_reg_53;
  wire ram_reg_54;
  wire ram_reg_55;
  wire ram_reg_56;
  wire ram_reg_57;
  wire ram_reg_58;
  wire ram_reg_59;
  wire ram_reg_6;
  wire ram_reg_60;
  wire ram_reg_61;
  wire ram_reg_62;
  wire [31:0]ram_reg_63;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire [31:0]\shift_array_reg[0][31] ;
  wire [31:0]\shift_array_reg[0][31]_0 ;
  wire [31:0]\shift_array_reg[0][31]_1 ;
  wire [31:0]\shift_array_reg[0]_7 ;
  wire sr_swap_n_1;
  wire sr_swap_n_2;
  wire sub_opcode;
  wire sub_opcode_i_1_n_0;
  wire swap;
  wire valid_1DP;
  wire valid_1DP_reg_0;
  wire valid_2DP;
  wire valid_PolyArith;
  wire [5:0]waddr_polyArith;

  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][0]_srl13_i_1 
       (.I0(D[0]),
        .I1(\bf_a_polyArith[0]_8 [0]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][0]_srl13_i_1__0 
       (.I0(\shift_array_reg[0][31]_0 [0]),
        .I1(\bf_a_polyArith[1]_9 [0]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_31));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][10]_srl13_i_1 
       (.I0(D[10]),
        .I1(\bf_a_polyArith[0]_8 [10]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][10]_srl13_i_1__0 
       (.I0(\shift_array_reg[0][31]_0 [10]),
        .I1(\bf_a_polyArith[1]_9 [10]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_41));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][11]_srl13_i_1 
       (.I0(D[11]),
        .I1(\bf_a_polyArith[0]_8 [11]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_10));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][11]_srl13_i_1__0 
       (.I0(\shift_array_reg[0][31]_0 [11]),
        .I1(\bf_a_polyArith[1]_9 [11]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_42));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][12]_srl13_i_1 
       (.I0(D[12]),
        .I1(\bf_a_polyArith[0]_8 [12]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_11));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][12]_srl13_i_1__0 
       (.I0(\shift_array_reg[0][31]_0 [12]),
        .I1(\bf_a_polyArith[1]_9 [12]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_43));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][13]_srl13_i_1 
       (.I0(D[13]),
        .I1(\bf_a_polyArith[0]_8 [13]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_12));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][13]_srl13_i_1__0 
       (.I0(\shift_array_reg[0][31]_0 [13]),
        .I1(\bf_a_polyArith[1]_9 [13]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_44));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][14]_srl13_i_1 
       (.I0(D[14]),
        .I1(\bf_a_polyArith[0]_8 [14]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_13));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][14]_srl13_i_1__0 
       (.I0(\shift_array_reg[0][31]_0 [14]),
        .I1(\bf_a_polyArith[1]_9 [14]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_45));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][15]_srl13_i_1 
       (.I0(D[15]),
        .I1(\bf_a_polyArith[0]_8 [15]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_14));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][15]_srl13_i_1__0 
       (.I0(\shift_array_reg[0][31]_0 [15]),
        .I1(\bf_a_polyArith[1]_9 [15]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_46));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][16]_srl13_i_1 
       (.I0(D[16]),
        .I1(\bf_a_polyArith[0]_8 [16]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_15));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][16]_srl13_i_1__0 
       (.I0(\shift_array_reg[0][31]_0 [16]),
        .I1(\bf_a_polyArith[1]_9 [16]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_47));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][17]_srl13_i_1 
       (.I0(D[17]),
        .I1(\bf_a_polyArith[0]_8 [17]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_16));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][17]_srl13_i_1__0 
       (.I0(\shift_array_reg[0][31]_0 [17]),
        .I1(\bf_a_polyArith[1]_9 [17]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_48));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][18]_srl13_i_1 
       (.I0(D[18]),
        .I1(\bf_a_polyArith[0]_8 [18]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_17));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][18]_srl13_i_1__0 
       (.I0(\shift_array_reg[0][31]_0 [18]),
        .I1(\bf_a_polyArith[1]_9 [18]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_49));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][19]_srl13_i_1 
       (.I0(D[19]),
        .I1(\bf_a_polyArith[0]_8 [19]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_18));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][19]_srl13_i_1__0 
       (.I0(\shift_array_reg[0][31]_0 [19]),
        .I1(\bf_a_polyArith[1]_9 [19]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_50));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][1]_srl13_i_1 
       (.I0(D[1]),
        .I1(\bf_a_polyArith[0]_8 [1]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][1]_srl13_i_1__0 
       (.I0(\shift_array_reg[0][31]_0 [1]),
        .I1(\bf_a_polyArith[1]_9 [1]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_32));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][20]_srl13_i_1 
       (.I0(D[20]),
        .I1(\bf_a_polyArith[0]_8 [20]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_19));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][20]_srl13_i_1__0 
       (.I0(\shift_array_reg[0][31]_0 [20]),
        .I1(\bf_a_polyArith[1]_9 [20]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_51));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][21]_srl13_i_1 
       (.I0(D[21]),
        .I1(\bf_a_polyArith[0]_8 [21]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_20));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][21]_srl13_i_1__0 
       (.I0(\shift_array_reg[0][31]_0 [21]),
        .I1(\bf_a_polyArith[1]_9 [21]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_52));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][22]_srl13_i_1 
       (.I0(D[22]),
        .I1(\bf_a_polyArith[0]_8 [22]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_21));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][22]_srl13_i_1__0 
       (.I0(\shift_array_reg[0][31]_0 [22]),
        .I1(\bf_a_polyArith[1]_9 [22]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_53));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][23]_srl13_i_1 
       (.I0(D[23]),
        .I1(\bf_a_polyArith[0]_8 [23]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_22));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][23]_srl13_i_1__0 
       (.I0(\shift_array_reg[0][31]_0 [23]),
        .I1(\bf_a_polyArith[1]_9 [23]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_54));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][24]_srl13_i_1 
       (.I0(D[24]),
        .I1(\bf_a_polyArith[0]_8 [24]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_23));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][24]_srl13_i_1__0 
       (.I0(\shift_array_reg[0][31]_0 [24]),
        .I1(\bf_a_polyArith[1]_9 [24]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_55));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][25]_srl13_i_1 
       (.I0(D[25]),
        .I1(\bf_a_polyArith[0]_8 [25]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_24));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][25]_srl13_i_1__0 
       (.I0(\shift_array_reg[0][31]_0 [25]),
        .I1(\bf_a_polyArith[1]_9 [25]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_56));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][26]_srl13_i_1 
       (.I0(D[26]),
        .I1(\bf_a_polyArith[0]_8 [26]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_25));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][26]_srl13_i_1__0 
       (.I0(\shift_array_reg[0][31]_0 [26]),
        .I1(\bf_a_polyArith[1]_9 [26]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_57));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][27]_srl13_i_1 
       (.I0(D[27]),
        .I1(\bf_a_polyArith[0]_8 [27]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_26));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][27]_srl13_i_1__0 
       (.I0(\shift_array_reg[0][31]_0 [27]),
        .I1(\bf_a_polyArith[1]_9 [27]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_58));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][28]_srl13_i_1 
       (.I0(D[28]),
        .I1(\bf_a_polyArith[0]_8 [28]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_27));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][28]_srl13_i_1__0 
       (.I0(\shift_array_reg[0][31]_0 [28]),
        .I1(\bf_a_polyArith[1]_9 [28]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_59));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][29]_srl13_i_1 
       (.I0(D[29]),
        .I1(\bf_a_polyArith[0]_8 [29]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_28));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][29]_srl13_i_1__0 
       (.I0(\shift_array_reg[0][31]_0 [29]),
        .I1(\bf_a_polyArith[1]_9 [29]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_60));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][2]_srl13_i_1 
       (.I0(D[2]),
        .I1(\bf_a_polyArith[0]_8 [2]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][2]_srl13_i_1__0 
       (.I0(\shift_array_reg[0][31]_0 [2]),
        .I1(\bf_a_polyArith[1]_9 [2]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_33));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][30]_srl13_i_1 
       (.I0(D[30]),
        .I1(\bf_a_polyArith[0]_8 [30]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_29));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][30]_srl13_i_1__0 
       (.I0(\shift_array_reg[0][31]_0 [30]),
        .I1(\bf_a_polyArith[1]_9 [30]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_61));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][31]_srl13_i_1 
       (.I0(D[31]),
        .I1(\bf_a_polyArith[0]_8 [31]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_30));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][31]_srl13_i_1__0 
       (.I0(\shift_array_reg[0][31]_0 [31]),
        .I1(\bf_a_polyArith[1]_9 [31]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_62));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][3]_srl13_i_1 
       (.I0(D[3]),
        .I1(\bf_a_polyArith[0]_8 [3]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][3]_srl13_i_1__0 
       (.I0(\shift_array_reg[0][31]_0 [3]),
        .I1(\bf_a_polyArith[1]_9 [3]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_34));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][4]_srl13_i_1 
       (.I0(D[4]),
        .I1(\bf_a_polyArith[0]_8 [4]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][4]_srl13_i_1__0 
       (.I0(\shift_array_reg[0][31]_0 [4]),
        .I1(\bf_a_polyArith[1]_9 [4]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_35));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][5]_srl13_i_1 
       (.I0(D[5]),
        .I1(\bf_a_polyArith[0]_8 [5]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][5]_srl13_i_1__0 
       (.I0(\shift_array_reg[0][31]_0 [5]),
        .I1(\bf_a_polyArith[1]_9 [5]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_36));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][6]_srl13_i_1 
       (.I0(D[6]),
        .I1(\bf_a_polyArith[0]_8 [6]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][6]_srl13_i_1__0 
       (.I0(\shift_array_reg[0][31]_0 [6]),
        .I1(\bf_a_polyArith[1]_9 [6]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_37));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][7]_srl13_i_1 
       (.I0(D[7]),
        .I1(\bf_a_polyArith[0]_8 [7]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][7]_srl13_i_1__0 
       (.I0(\shift_array_reg[0][31]_0 [7]),
        .I1(\bf_a_polyArith[1]_9 [7]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_38));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][8]_srl13_i_1 
       (.I0(D[8]),
        .I1(\bf_a_polyArith[0]_8 [8]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][8]_srl13_i_1__0 
       (.I0(\shift_array_reg[0][31]_0 [8]),
        .I1(\bf_a_polyArith[1]_9 [8]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_39));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][9]_srl13_i_1 
       (.I0(D[9]),
        .I1(\bf_a_polyArith[0]_8 [9]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[11].shift_array_reg[12][9]_srl13_i_1__0 
       (.I0(\shift_array_reg[0][31]_0 [9]),
        .I1(\bf_a_polyArith[1]_9 [9]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(ram_reg_40));
  FDRE \addr_1DP_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\addr_1DP_reg[5]_0 [0]),
        .Q(addr_1DP[0]),
        .R(1'b0));
  FDRE \addr_1DP_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\addr_1DP_reg[5]_0 [1]),
        .Q(addr_1DP[1]),
        .R(1'b0));
  FDRE \addr_1DP_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\addr_1DP_reg[5]_0 [2]),
        .Q(addr_1DP[2]),
        .R(1'b0));
  FDRE \addr_1DP_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\addr_1DP_reg[5]_0 [3]),
        .Q(addr_1DP[3]),
        .R(1'b0));
  FDRE \addr_1DP_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\addr_1DP_reg[5]_0 [4]),
        .Q(addr_1DP[4]),
        .R(1'b0));
  FDRE \addr_1DP_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\addr_1DP_reg[5]_0 [5]),
        .Q(addr_1DP[5]),
        .R(1'b0));
  FDRE \genblk1[0].bf_a_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_14 [0]),
        .Q(\bf_a_polyArith[0]_8 [0]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_14 [10]),
        .Q(\bf_a_polyArith[0]_8 [10]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_14 [11]),
        .Q(\bf_a_polyArith[0]_8 [11]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_14 [12]),
        .Q(\bf_a_polyArith[0]_8 [12]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_14 [13]),
        .Q(\bf_a_polyArith[0]_8 [13]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_14 [14]),
        .Q(\bf_a_polyArith[0]_8 [14]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_14 [15]),
        .Q(\bf_a_polyArith[0]_8 [15]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_14 [16]),
        .Q(\bf_a_polyArith[0]_8 [16]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_14 [17]),
        .Q(\bf_a_polyArith[0]_8 [17]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_14 [18]),
        .Q(\bf_a_polyArith[0]_8 [18]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_14 [19]),
        .Q(\bf_a_polyArith[0]_8 [19]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_14 [1]),
        .Q(\bf_a_polyArith[0]_8 [1]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_14 [20]),
        .Q(\bf_a_polyArith[0]_8 [20]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_14 [21]),
        .Q(\bf_a_polyArith[0]_8 [21]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_14 [22]),
        .Q(\bf_a_polyArith[0]_8 [22]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_14 [23]),
        .Q(\bf_a_polyArith[0]_8 [23]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_14 [24]),
        .Q(\bf_a_polyArith[0]_8 [24]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_14 [25]),
        .Q(\bf_a_polyArith[0]_8 [25]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_14 [26]),
        .Q(\bf_a_polyArith[0]_8 [26]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_14 [27]),
        .Q(\bf_a_polyArith[0]_8 [27]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_14 [28]),
        .Q(\bf_a_polyArith[0]_8 [28]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_14 [29]),
        .Q(\bf_a_polyArith[0]_8 [29]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_14 [2]),
        .Q(\bf_a_polyArith[0]_8 [2]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_14 [30]),
        .Q(\bf_a_polyArith[0]_8 [30]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_14 [31]),
        .Q(\bf_a_polyArith[0]_8 [31]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_14 [3]),
        .Q(\bf_a_polyArith[0]_8 [3]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_14 [4]),
        .Q(\bf_a_polyArith[0]_8 [4]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_14 [5]),
        .Q(\bf_a_polyArith[0]_8 [5]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_14 [6]),
        .Q(\bf_a_polyArith[0]_8 [6]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_14 [7]),
        .Q(\bf_a_polyArith[0]_8 [7]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_14 [8]),
        .Q(\bf_a_polyArith[0]_8 [8]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_a_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[0]_14 [9]),
        .Q(\bf_a_polyArith[0]_8 [9]),
        .R(mult_opcode));
  FDRE \genblk1[0].bf_b_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_16 [0]),
        .Q(\bf_b_polyArith[0]_10 [0]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_16 [10]),
        .Q(\bf_b_polyArith[0]_10 [10]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_16 [11]),
        .Q(\bf_b_polyArith[0]_10 [11]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_16 [12]),
        .Q(\bf_b_polyArith[0]_10 [12]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_16 [13]),
        .Q(\bf_b_polyArith[0]_10 [13]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_16 [14]),
        .Q(\bf_b_polyArith[0]_10 [14]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_16 [15]),
        .Q(\bf_b_polyArith[0]_10 [15]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_16 [16]),
        .Q(\bf_b_polyArith[0]_10 [16]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_16 [17]),
        .Q(\bf_b_polyArith[0]_10 [17]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_16 [18]),
        .Q(\bf_b_polyArith[0]_10 [18]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_16 [19]),
        .Q(\bf_b_polyArith[0]_10 [19]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_16 [1]),
        .Q(\bf_b_polyArith[0]_10 [1]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_16 [20]),
        .Q(\bf_b_polyArith[0]_10 [20]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_16 [21]),
        .Q(\bf_b_polyArith[0]_10 [21]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_16 [22]),
        .Q(\bf_b_polyArith[0]_10 [22]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_16 [23]),
        .Q(\bf_b_polyArith[0]_10 [23]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_16 [24]),
        .Q(\bf_b_polyArith[0]_10 [24]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_16 [25]),
        .Q(\bf_b_polyArith[0]_10 [25]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_16 [26]),
        .Q(\bf_b_polyArith[0]_10 [26]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_16 [27]),
        .Q(\bf_b_polyArith[0]_10 [27]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_16 [28]),
        .Q(\bf_b_polyArith[0]_10 [28]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_16 [29]),
        .Q(\bf_b_polyArith[0]_10 [29]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_16 [2]),
        .Q(\bf_b_polyArith[0]_10 [2]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_16 [30]),
        .Q(\bf_b_polyArith[0]_10 [30]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_16 [31]),
        .Q(\bf_b_polyArith[0]_10 [31]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_16 [3]),
        .Q(\bf_b_polyArith[0]_10 [3]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_16 [4]),
        .Q(\bf_b_polyArith[0]_10 [4]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_16 [5]),
        .Q(\bf_b_polyArith[0]_10 [5]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_16 [6]),
        .Q(\bf_b_polyArith[0]_10 [6]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_16 [7]),
        .Q(\bf_b_polyArith[0]_10 [7]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_16 [8]),
        .Q(\bf_b_polyArith[0]_10 [8]),
        .R(1'b0));
  FDRE \genblk1[0].bf_b_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[0]_16 [9]),
        .Q(\bf_b_polyArith[0]_10 [9]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].sr0_n_95 ),
        .Q(\bf_c[0] [0]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].sr0_n_85 ),
        .Q(\bf_c[0] [10]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].sr0_n_84 ),
        .Q(\bf_c[0] [11]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].sr0_n_83 ),
        .Q(\bf_c[0] [12]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].sr0_n_82 ),
        .Q(\bf_c[0] [13]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].sr0_n_81 ),
        .Q(\bf_c[0] [14]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].sr0_n_80 ),
        .Q(\bf_c[0] [15]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].sr0_n_79 ),
        .Q(\bf_c[0] [16]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].sr0_n_78 ),
        .Q(\bf_c[0] [17]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].sr0_n_77 ),
        .Q(\bf_c[0] [18]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].sr0_n_76 ),
        .Q(\bf_c[0] [19]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].sr0_n_94 ),
        .Q(\bf_c[0] [1]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].sr0_n_75 ),
        .Q(\bf_c[0] [20]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].sr0_n_74 ),
        .Q(\bf_c[0] [21]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].sr0_n_73 ),
        .Q(\bf_c[0] [22]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].sr0_n_72 ),
        .Q(\bf_c[0] [23]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].sr0_n_71 ),
        .Q(\bf_c[0] [24]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].sr0_n_70 ),
        .Q(\bf_c[0] [25]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].sr0_n_69 ),
        .Q(\bf_c[0] [26]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].sr0_n_68 ),
        .Q(\bf_c[0] [27]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].sr0_n_67 ),
        .Q(\bf_c[0] [28]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].sr0_n_66 ),
        .Q(\bf_c[0] [29]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].sr0_n_93 ),
        .Q(\bf_c[0] [2]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].sr0_n_65 ),
        .Q(\bf_c[0] [30]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].sr0_n_64 ),
        .Q(\bf_c[0] [31]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].sr0_n_92 ),
        .Q(\bf_c[0] [3]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].sr0_n_91 ),
        .Q(\bf_c[0] [4]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].sr0_n_90 ),
        .Q(\bf_c[0] [5]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].sr0_n_89 ),
        .Q(\bf_c[0] [6]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].sr0_n_88 ),
        .Q(\bf_c[0] [7]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].sr0_n_87 ),
        .Q(\bf_c[0] [8]),
        .R(1'b0));
  FDRE \genblk1[0].bf_c_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[0].sr0_n_86 ),
        .Q(\bf_c[0] [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg \genblk1[0].sr0 
       (.D(D),
        .\DELAY_BLOCK[1].shift_array_reg[2]_0 (\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .Q(\shift_array_reg[0]_7 ),
        .clk(clk),
        .\genblk1[0].bf_c_reg[0][16] (sr_swap_n_1),
        .\genblk1[0].bf_c_reg[0][31] (\DELAY_BLOCK[0].shift_array_reg[1]_6 ),
        .\genblk1[0].bf_c_reg[0][31]_0 (\genblk1[1].bf_c_reg[1][31]_0 ),
        .mult_opcode(mult_opcode),
        .\shift_array_reg[0][31]_0 (\op_a[0]_14 ),
        .\shift_array_reg[0][31]_1 ({\genblk1[0].sr0_n_64 ,\genblk1[0].sr0_n_65 ,\genblk1[0].sr0_n_66 ,\genblk1[0].sr0_n_67 ,\genblk1[0].sr0_n_68 ,\genblk1[0].sr0_n_69 ,\genblk1[0].sr0_n_70 ,\genblk1[0].sr0_n_71 ,\genblk1[0].sr0_n_72 ,\genblk1[0].sr0_n_73 ,\genblk1[0].sr0_n_74 ,\genblk1[0].sr0_n_75 ,\genblk1[0].sr0_n_76 ,\genblk1[0].sr0_n_77 ,\genblk1[0].sr0_n_78 ,\genblk1[0].sr0_n_79 ,\genblk1[0].sr0_n_80 ,\genblk1[0].sr0_n_81 ,\genblk1[0].sr0_n_82 ,\genblk1[0].sr0_n_83 ,\genblk1[0].sr0_n_84 ,\genblk1[0].sr0_n_85 ,\genblk1[0].sr0_n_86 ,\genblk1[0].sr0_n_87 ,\genblk1[0].sr0_n_88 ,\genblk1[0].sr0_n_89 ,\genblk1[0].sr0_n_90 ,\genblk1[0].sr0_n_91 ,\genblk1[0].sr0_n_92 ,\genblk1[0].sr0_n_93 ,\genblk1[0].sr0_n_94 ,\genblk1[0].sr0_n_95 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_65 \genblk1[0].sr1 
       (.D(\shift_array_reg[0]_7 ),
        .Q({\genblk1[0].sr3_n_0 ,\genblk1[0].sr3_n_1 ,\genblk1[0].sr3_n_2 ,\genblk1[0].sr3_n_3 ,\genblk1[0].sr3_n_4 ,\genblk1[0].sr3_n_5 ,\genblk1[0].sr3_n_6 ,\genblk1[0].sr3_n_7 ,\genblk1[0].sr3_n_8 ,\genblk1[0].sr3_n_9 ,\genblk1[0].sr3_n_10 ,\genblk1[0].sr3_n_11 ,\genblk1[0].sr3_n_12 ,\genblk1[0].sr3_n_13 ,\genblk1[0].sr3_n_14 ,\genblk1[0].sr3_n_15 ,\genblk1[0].sr3_n_16 ,\genblk1[0].sr3_n_17 ,\genblk1[0].sr3_n_18 ,\genblk1[0].sr3_n_19 ,\genblk1[0].sr3_n_20 ,\genblk1[0].sr3_n_21 ,\genblk1[0].sr3_n_22 ,\genblk1[0].sr3_n_23 ,\genblk1[0].sr3_n_24 ,\genblk1[0].sr3_n_25 ,\genblk1[0].sr3_n_26 ,\genblk1[0].sr3_n_27 ,\genblk1[0].sr3_n_28 ,\genblk1[0].sr3_n_29 ,\genblk1[0].sr3_n_30 ,\genblk1[0].sr3_n_31 }),
        .clk(clk),
        .\genblk1[0].bf_b_reg[0][24] (sr_swap_n_1),
        .\shift_array_reg[0][31]_0 (\op_b[0]_16 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_66 \genblk1[0].sr2 
       (.Q(\DELAY_BLOCK[0].shift_array_reg[1]_6 ),
        .clk(clk),
        .\shift_array_reg[0][31]_0 (\shift_array_reg[0][31] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_67 \genblk1[0].sr3 
       (.D(\DELAY_BLOCK[0].shift_array_reg[1]_6 ),
        .Q({\genblk1[0].sr3_n_0 ,\genblk1[0].sr3_n_1 ,\genblk1[0].sr3_n_2 ,\genblk1[0].sr3_n_3 ,\genblk1[0].sr3_n_4 ,\genblk1[0].sr3_n_5 ,\genblk1[0].sr3_n_6 ,\genblk1[0].sr3_n_7 ,\genblk1[0].sr3_n_8 ,\genblk1[0].sr3_n_9 ,\genblk1[0].sr3_n_10 ,\genblk1[0].sr3_n_11 ,\genblk1[0].sr3_n_12 ,\genblk1[0].sr3_n_13 ,\genblk1[0].sr3_n_14 ,\genblk1[0].sr3_n_15 ,\genblk1[0].sr3_n_16 ,\genblk1[0].sr3_n_17 ,\genblk1[0].sr3_n_18 ,\genblk1[0].sr3_n_19 ,\genblk1[0].sr3_n_20 ,\genblk1[0].sr3_n_21 ,\genblk1[0].sr3_n_22 ,\genblk1[0].sr3_n_23 ,\genblk1[0].sr3_n_24 ,\genblk1[0].sr3_n_25 ,\genblk1[0].sr3_n_26 ,\genblk1[0].sr3_n_27 ,\genblk1[0].sr3_n_28 ,\genblk1[0].sr3_n_29 ,\genblk1[0].sr3_n_30 ,\genblk1[0].sr3_n_31 }),
        .clk(clk));
  FDRE \genblk1[1].bf_a_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[1]_15 [0]),
        .Q(\bf_a_polyArith[1]_9 [0]),
        .R(mult_opcode));
  FDRE \genblk1[1].bf_a_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[1]_15 [10]),
        .Q(\bf_a_polyArith[1]_9 [10]),
        .R(mult_opcode));
  FDRE \genblk1[1].bf_a_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[1]_15 [11]),
        .Q(\bf_a_polyArith[1]_9 [11]),
        .R(mult_opcode));
  FDRE \genblk1[1].bf_a_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[1]_15 [12]),
        .Q(\bf_a_polyArith[1]_9 [12]),
        .R(mult_opcode));
  FDRE \genblk1[1].bf_a_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[1]_15 [13]),
        .Q(\bf_a_polyArith[1]_9 [13]),
        .R(mult_opcode));
  FDRE \genblk1[1].bf_a_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[1]_15 [14]),
        .Q(\bf_a_polyArith[1]_9 [14]),
        .R(mult_opcode));
  FDRE \genblk1[1].bf_a_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[1]_15 [15]),
        .Q(\bf_a_polyArith[1]_9 [15]),
        .R(mult_opcode));
  FDRE \genblk1[1].bf_a_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[1]_15 [16]),
        .Q(\bf_a_polyArith[1]_9 [16]),
        .R(mult_opcode));
  FDRE \genblk1[1].bf_a_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[1]_15 [17]),
        .Q(\bf_a_polyArith[1]_9 [17]),
        .R(mult_opcode));
  FDRE \genblk1[1].bf_a_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[1]_15 [18]),
        .Q(\bf_a_polyArith[1]_9 [18]),
        .R(mult_opcode));
  FDRE \genblk1[1].bf_a_reg[1][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[1]_15 [19]),
        .Q(\bf_a_polyArith[1]_9 [19]),
        .R(mult_opcode));
  FDRE \genblk1[1].bf_a_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[1]_15 [1]),
        .Q(\bf_a_polyArith[1]_9 [1]),
        .R(mult_opcode));
  FDRE \genblk1[1].bf_a_reg[1][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[1]_15 [20]),
        .Q(\bf_a_polyArith[1]_9 [20]),
        .R(mult_opcode));
  FDRE \genblk1[1].bf_a_reg[1][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[1]_15 [21]),
        .Q(\bf_a_polyArith[1]_9 [21]),
        .R(mult_opcode));
  FDRE \genblk1[1].bf_a_reg[1][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[1]_15 [22]),
        .Q(\bf_a_polyArith[1]_9 [22]),
        .R(mult_opcode));
  FDRE \genblk1[1].bf_a_reg[1][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[1]_15 [23]),
        .Q(\bf_a_polyArith[1]_9 [23]),
        .R(mult_opcode));
  FDRE \genblk1[1].bf_a_reg[1][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[1]_15 [24]),
        .Q(\bf_a_polyArith[1]_9 [24]),
        .R(mult_opcode));
  FDRE \genblk1[1].bf_a_reg[1][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[1]_15 [25]),
        .Q(\bf_a_polyArith[1]_9 [25]),
        .R(mult_opcode));
  FDRE \genblk1[1].bf_a_reg[1][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[1]_15 [26]),
        .Q(\bf_a_polyArith[1]_9 [26]),
        .R(mult_opcode));
  FDRE \genblk1[1].bf_a_reg[1][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[1]_15 [27]),
        .Q(\bf_a_polyArith[1]_9 [27]),
        .R(mult_opcode));
  FDRE \genblk1[1].bf_a_reg[1][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[1]_15 [28]),
        .Q(\bf_a_polyArith[1]_9 [28]),
        .R(mult_opcode));
  FDRE \genblk1[1].bf_a_reg[1][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[1]_15 [29]),
        .Q(\bf_a_polyArith[1]_9 [29]),
        .R(mult_opcode));
  FDRE \genblk1[1].bf_a_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[1]_15 [2]),
        .Q(\bf_a_polyArith[1]_9 [2]),
        .R(mult_opcode));
  FDRE \genblk1[1].bf_a_reg[1][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[1]_15 [30]),
        .Q(\bf_a_polyArith[1]_9 [30]),
        .R(mult_opcode));
  FDRE \genblk1[1].bf_a_reg[1][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[1]_15 [31]),
        .Q(\bf_a_polyArith[1]_9 [31]),
        .R(mult_opcode));
  FDRE \genblk1[1].bf_a_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[1]_15 [3]),
        .Q(\bf_a_polyArith[1]_9 [3]),
        .R(mult_opcode));
  FDRE \genblk1[1].bf_a_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[1]_15 [4]),
        .Q(\bf_a_polyArith[1]_9 [4]),
        .R(mult_opcode));
  FDRE \genblk1[1].bf_a_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[1]_15 [5]),
        .Q(\bf_a_polyArith[1]_9 [5]),
        .R(mult_opcode));
  FDRE \genblk1[1].bf_a_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[1]_15 [6]),
        .Q(\bf_a_polyArith[1]_9 [6]),
        .R(mult_opcode));
  FDRE \genblk1[1].bf_a_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[1]_15 [7]),
        .Q(\bf_a_polyArith[1]_9 [7]),
        .R(mult_opcode));
  FDRE \genblk1[1].bf_a_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[1]_15 [8]),
        .Q(\bf_a_polyArith[1]_9 [8]),
        .R(mult_opcode));
  FDRE \genblk1[1].bf_a_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_a[1]_15 [9]),
        .Q(\bf_a_polyArith[1]_9 [9]),
        .R(mult_opcode));
  FDRE \genblk1[1].bf_b_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[1]_17 [0]),
        .Q(\bf_b_polyArith[1]_11 [0]),
        .R(1'b0));
  FDRE \genblk1[1].bf_b_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[1]_17 [10]),
        .Q(\bf_b_polyArith[1]_11 [10]),
        .R(1'b0));
  FDRE \genblk1[1].bf_b_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[1]_17 [11]),
        .Q(\bf_b_polyArith[1]_11 [11]),
        .R(1'b0));
  FDRE \genblk1[1].bf_b_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[1]_17 [12]),
        .Q(\bf_b_polyArith[1]_11 [12]),
        .R(1'b0));
  FDRE \genblk1[1].bf_b_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[1]_17 [13]),
        .Q(\bf_b_polyArith[1]_11 [13]),
        .R(1'b0));
  FDRE \genblk1[1].bf_b_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[1]_17 [14]),
        .Q(\bf_b_polyArith[1]_11 [14]),
        .R(1'b0));
  FDRE \genblk1[1].bf_b_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[1]_17 [15]),
        .Q(\bf_b_polyArith[1]_11 [15]),
        .R(1'b0));
  FDRE \genblk1[1].bf_b_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[1]_17 [16]),
        .Q(\bf_b_polyArith[1]_11 [16]),
        .R(1'b0));
  FDRE \genblk1[1].bf_b_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[1]_17 [17]),
        .Q(\bf_b_polyArith[1]_11 [17]),
        .R(1'b0));
  FDRE \genblk1[1].bf_b_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[1]_17 [18]),
        .Q(\bf_b_polyArith[1]_11 [18]),
        .R(1'b0));
  FDRE \genblk1[1].bf_b_reg[1][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[1]_17 [19]),
        .Q(\bf_b_polyArith[1]_11 [19]),
        .R(1'b0));
  FDRE \genblk1[1].bf_b_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[1]_17 [1]),
        .Q(\bf_b_polyArith[1]_11 [1]),
        .R(1'b0));
  FDRE \genblk1[1].bf_b_reg[1][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[1]_17 [20]),
        .Q(\bf_b_polyArith[1]_11 [20]),
        .R(1'b0));
  FDRE \genblk1[1].bf_b_reg[1][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[1]_17 [21]),
        .Q(\bf_b_polyArith[1]_11 [21]),
        .R(1'b0));
  FDRE \genblk1[1].bf_b_reg[1][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[1]_17 [22]),
        .Q(\bf_b_polyArith[1]_11 [22]),
        .R(1'b0));
  FDRE \genblk1[1].bf_b_reg[1][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[1]_17 [23]),
        .Q(\bf_b_polyArith[1]_11 [23]),
        .R(1'b0));
  FDRE \genblk1[1].bf_b_reg[1][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[1]_17 [24]),
        .Q(\bf_b_polyArith[1]_11 [24]),
        .R(1'b0));
  FDRE \genblk1[1].bf_b_reg[1][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[1]_17 [25]),
        .Q(\bf_b_polyArith[1]_11 [25]),
        .R(1'b0));
  FDRE \genblk1[1].bf_b_reg[1][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[1]_17 [26]),
        .Q(\bf_b_polyArith[1]_11 [26]),
        .R(1'b0));
  FDRE \genblk1[1].bf_b_reg[1][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[1]_17 [27]),
        .Q(\bf_b_polyArith[1]_11 [27]),
        .R(1'b0));
  FDRE \genblk1[1].bf_b_reg[1][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[1]_17 [28]),
        .Q(\bf_b_polyArith[1]_11 [28]),
        .R(1'b0));
  FDRE \genblk1[1].bf_b_reg[1][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[1]_17 [29]),
        .Q(\bf_b_polyArith[1]_11 [29]),
        .R(1'b0));
  FDRE \genblk1[1].bf_b_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[1]_17 [2]),
        .Q(\bf_b_polyArith[1]_11 [2]),
        .R(1'b0));
  FDRE \genblk1[1].bf_b_reg[1][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[1]_17 [30]),
        .Q(\bf_b_polyArith[1]_11 [30]),
        .R(1'b0));
  FDRE \genblk1[1].bf_b_reg[1][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[1]_17 [31]),
        .Q(\bf_b_polyArith[1]_11 [31]),
        .R(1'b0));
  FDRE \genblk1[1].bf_b_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[1]_17 [3]),
        .Q(\bf_b_polyArith[1]_11 [3]),
        .R(1'b0));
  FDRE \genblk1[1].bf_b_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[1]_17 [4]),
        .Q(\bf_b_polyArith[1]_11 [4]),
        .R(1'b0));
  FDRE \genblk1[1].bf_b_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[1]_17 [5]),
        .Q(\bf_b_polyArith[1]_11 [5]),
        .R(1'b0));
  FDRE \genblk1[1].bf_b_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[1]_17 [6]),
        .Q(\bf_b_polyArith[1]_11 [6]),
        .R(1'b0));
  FDRE \genblk1[1].bf_b_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[1]_17 [7]),
        .Q(\bf_b_polyArith[1]_11 [7]),
        .R(1'b0));
  FDRE \genblk1[1].bf_b_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[1]_17 [8]),
        .Q(\bf_b_polyArith[1]_11 [8]),
        .R(1'b0));
  FDRE \genblk1[1].bf_b_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_b[1]_17 [9]),
        .Q(\bf_b_polyArith[1]_11 [9]),
        .R(1'b0));
  FDRE \genblk1[1].bf_c_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].sr0_n_95 ),
        .Q(\bf_c[1] [0]),
        .R(1'b0));
  FDRE \genblk1[1].bf_c_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].sr0_n_85 ),
        .Q(\bf_c[1] [10]),
        .R(1'b0));
  FDRE \genblk1[1].bf_c_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].sr0_n_84 ),
        .Q(\bf_c[1] [11]),
        .R(1'b0));
  FDRE \genblk1[1].bf_c_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].sr0_n_83 ),
        .Q(\bf_c[1] [12]),
        .R(1'b0));
  FDRE \genblk1[1].bf_c_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].sr0_n_82 ),
        .Q(\bf_c[1] [13]),
        .R(1'b0));
  FDRE \genblk1[1].bf_c_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].sr0_n_81 ),
        .Q(\bf_c[1] [14]),
        .R(1'b0));
  FDRE \genblk1[1].bf_c_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].sr0_n_80 ),
        .Q(\bf_c[1] [15]),
        .R(1'b0));
  FDRE \genblk1[1].bf_c_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].sr0_n_79 ),
        .Q(\bf_c[1] [16]),
        .R(1'b0));
  FDRE \genblk1[1].bf_c_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].sr0_n_78 ),
        .Q(\bf_c[1] [17]),
        .R(1'b0));
  FDRE \genblk1[1].bf_c_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].sr0_n_77 ),
        .Q(\bf_c[1] [18]),
        .R(1'b0));
  FDRE \genblk1[1].bf_c_reg[1][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].sr0_n_76 ),
        .Q(\bf_c[1] [19]),
        .R(1'b0));
  FDRE \genblk1[1].bf_c_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].sr0_n_94 ),
        .Q(\bf_c[1] [1]),
        .R(1'b0));
  FDRE \genblk1[1].bf_c_reg[1][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].sr0_n_75 ),
        .Q(\bf_c[1] [20]),
        .R(1'b0));
  FDRE \genblk1[1].bf_c_reg[1][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].sr0_n_74 ),
        .Q(\bf_c[1] [21]),
        .R(1'b0));
  FDRE \genblk1[1].bf_c_reg[1][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].sr0_n_73 ),
        .Q(\bf_c[1] [22]),
        .R(1'b0));
  FDRE \genblk1[1].bf_c_reg[1][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].sr0_n_72 ),
        .Q(\bf_c[1] [23]),
        .R(1'b0));
  FDRE \genblk1[1].bf_c_reg[1][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].sr0_n_71 ),
        .Q(\bf_c[1] [24]),
        .R(1'b0));
  FDRE \genblk1[1].bf_c_reg[1][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].sr0_n_70 ),
        .Q(\bf_c[1] [25]),
        .R(1'b0));
  FDRE \genblk1[1].bf_c_reg[1][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].sr0_n_69 ),
        .Q(\bf_c[1] [26]),
        .R(1'b0));
  FDRE \genblk1[1].bf_c_reg[1][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].sr0_n_68 ),
        .Q(\bf_c[1] [27]),
        .R(1'b0));
  FDRE \genblk1[1].bf_c_reg[1][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].sr0_n_67 ),
        .Q(\bf_c[1] [28]),
        .R(1'b0));
  FDRE \genblk1[1].bf_c_reg[1][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].sr0_n_66 ),
        .Q(\bf_c[1] [29]),
        .R(1'b0));
  FDRE \genblk1[1].bf_c_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].sr0_n_93 ),
        .Q(\bf_c[1] [2]),
        .R(1'b0));
  FDRE \genblk1[1].bf_c_reg[1][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].sr0_n_65 ),
        .Q(\bf_c[1] [30]),
        .R(1'b0));
  FDRE \genblk1[1].bf_c_reg[1][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].sr0_n_64 ),
        .Q(\bf_c[1] [31]),
        .R(1'b0));
  FDRE \genblk1[1].bf_c_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].sr0_n_92 ),
        .Q(\bf_c[1] [3]),
        .R(1'b0));
  FDRE \genblk1[1].bf_c_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].sr0_n_91 ),
        .Q(\bf_c[1] [4]),
        .R(1'b0));
  FDRE \genblk1[1].bf_c_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].sr0_n_90 ),
        .Q(\bf_c[1] [5]),
        .R(1'b0));
  FDRE \genblk1[1].bf_c_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].sr0_n_89 ),
        .Q(\bf_c[1] [6]),
        .R(1'b0));
  FDRE \genblk1[1].bf_c_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].sr0_n_88 ),
        .Q(\bf_c[1] [7]),
        .R(1'b0));
  FDRE \genblk1[1].bf_c_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].sr0_n_87 ),
        .Q(\bf_c[1] [8]),
        .R(1'b0));
  FDRE \genblk1[1].bf_c_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk1[1].sr0_n_86 ),
        .Q(\bf_c[1] [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_68 \genblk1[1].sr0 
       (.D(\op_a[1]_15 ),
        .\DELAY_BLOCK[1].shift_array_reg[2]_0 (\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .Q({\genblk1[1].sr0_n_0 ,\genblk1[1].sr0_n_1 ,\genblk1[1].sr0_n_2 ,\genblk1[1].sr0_n_3 ,\genblk1[1].sr0_n_4 ,\genblk1[1].sr0_n_5 ,\genblk1[1].sr0_n_6 ,\genblk1[1].sr0_n_7 ,\genblk1[1].sr0_n_8 ,\genblk1[1].sr0_n_9 ,\genblk1[1].sr0_n_10 ,\genblk1[1].sr0_n_11 ,\genblk1[1].sr0_n_12 ,\genblk1[1].sr0_n_13 ,\genblk1[1].sr0_n_14 ,\genblk1[1].sr0_n_15 ,\genblk1[1].sr0_n_16 ,\genblk1[1].sr0_n_17 ,\genblk1[1].sr0_n_18 ,\genblk1[1].sr0_n_19 ,\genblk1[1].sr0_n_20 ,\genblk1[1].sr0_n_21 ,\genblk1[1].sr0_n_22 ,\genblk1[1].sr0_n_23 ,\genblk1[1].sr0_n_24 ,\genblk1[1].sr0_n_25 ,\genblk1[1].sr0_n_26 ,\genblk1[1].sr0_n_27 ,\genblk1[1].sr0_n_28 ,\genblk1[1].sr0_n_29 ,\genblk1[1].sr0_n_30 ,\genblk1[1].sr0_n_31 }),
        .clk(clk),
        .\genblk1[1].bf_c_reg[1][16] (sr_swap_n_2),
        .\genblk1[1].bf_c_reg[1][31] ({\genblk1[1].sr2_n_0 ,\genblk1[1].sr2_n_1 ,\genblk1[1].sr2_n_2 ,\genblk1[1].sr2_n_3 ,\genblk1[1].sr2_n_4 ,\genblk1[1].sr2_n_5 ,\genblk1[1].sr2_n_6 ,\genblk1[1].sr2_n_7 ,\genblk1[1].sr2_n_8 ,\genblk1[1].sr2_n_9 ,\genblk1[1].sr2_n_10 ,\genblk1[1].sr2_n_11 ,\genblk1[1].sr2_n_12 ,\genblk1[1].sr2_n_13 ,\genblk1[1].sr2_n_14 ,\genblk1[1].sr2_n_15 ,\genblk1[1].sr2_n_16 ,\genblk1[1].sr2_n_17 ,\genblk1[1].sr2_n_18 ,\genblk1[1].sr2_n_19 ,\genblk1[1].sr2_n_20 ,\genblk1[1].sr2_n_21 ,\genblk1[1].sr2_n_22 ,\genblk1[1].sr2_n_23 ,\genblk1[1].sr2_n_24 ,\genblk1[1].sr2_n_25 ,\genblk1[1].sr2_n_26 ,\genblk1[1].sr2_n_27 ,\genblk1[1].sr2_n_28 ,\genblk1[1].sr2_n_29 ,\genblk1[1].sr2_n_30 ,\genblk1[1].sr2_n_31 }),
        .\genblk1[1].bf_c_reg[1][31]_0 (\genblk1[1].bf_c_reg[1][31]_0 ),
        .mult_opcode(mult_opcode),
        .\shift_array_reg[0][31]_0 ({\genblk1[1].sr0_n_64 ,\genblk1[1].sr0_n_65 ,\genblk1[1].sr0_n_66 ,\genblk1[1].sr0_n_67 ,\genblk1[1].sr0_n_68 ,\genblk1[1].sr0_n_69 ,\genblk1[1].sr0_n_70 ,\genblk1[1].sr0_n_71 ,\genblk1[1].sr0_n_72 ,\genblk1[1].sr0_n_73 ,\genblk1[1].sr0_n_74 ,\genblk1[1].sr0_n_75 ,\genblk1[1].sr0_n_76 ,\genblk1[1].sr0_n_77 ,\genblk1[1].sr0_n_78 ,\genblk1[1].sr0_n_79 ,\genblk1[1].sr0_n_80 ,\genblk1[1].sr0_n_81 ,\genblk1[1].sr0_n_82 ,\genblk1[1].sr0_n_83 ,\genblk1[1].sr0_n_84 ,\genblk1[1].sr0_n_85 ,\genblk1[1].sr0_n_86 ,\genblk1[1].sr0_n_87 ,\genblk1[1].sr0_n_88 ,\genblk1[1].sr0_n_89 ,\genblk1[1].sr0_n_90 ,\genblk1[1].sr0_n_91 ,\genblk1[1].sr0_n_92 ,\genblk1[1].sr0_n_93 ,\genblk1[1].sr0_n_94 ,\genblk1[1].sr0_n_95 }),
        .\shift_array_reg[0][31]_1 (\shift_array_reg[0][31]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_69 \genblk1[1].sr1 
       (.D({\genblk1[1].sr0_n_0 ,\genblk1[1].sr0_n_1 ,\genblk1[1].sr0_n_2 ,\genblk1[1].sr0_n_3 ,\genblk1[1].sr0_n_4 ,\genblk1[1].sr0_n_5 ,\genblk1[1].sr0_n_6 ,\genblk1[1].sr0_n_7 ,\genblk1[1].sr0_n_8 ,\genblk1[1].sr0_n_9 ,\genblk1[1].sr0_n_10 ,\genblk1[1].sr0_n_11 ,\genblk1[1].sr0_n_12 ,\genblk1[1].sr0_n_13 ,\genblk1[1].sr0_n_14 ,\genblk1[1].sr0_n_15 ,\genblk1[1].sr0_n_16 ,\genblk1[1].sr0_n_17 ,\genblk1[1].sr0_n_18 ,\genblk1[1].sr0_n_19 ,\genblk1[1].sr0_n_20 ,\genblk1[1].sr0_n_21 ,\genblk1[1].sr0_n_22 ,\genblk1[1].sr0_n_23 ,\genblk1[1].sr0_n_24 ,\genblk1[1].sr0_n_25 ,\genblk1[1].sr0_n_26 ,\genblk1[1].sr0_n_27 ,\genblk1[1].sr0_n_28 ,\genblk1[1].sr0_n_29 ,\genblk1[1].sr0_n_30 ,\genblk1[1].sr0_n_31 }),
        .Q({\genblk1[1].sr3_n_0 ,\genblk1[1].sr3_n_1 ,\genblk1[1].sr3_n_2 ,\genblk1[1].sr3_n_3 ,\genblk1[1].sr3_n_4 ,\genblk1[1].sr3_n_5 ,\genblk1[1].sr3_n_6 ,\genblk1[1].sr3_n_7 ,\genblk1[1].sr3_n_8 ,\genblk1[1].sr3_n_9 ,\genblk1[1].sr3_n_10 ,\genblk1[1].sr3_n_11 ,\genblk1[1].sr3_n_12 ,\genblk1[1].sr3_n_13 ,\genblk1[1].sr3_n_14 ,\genblk1[1].sr3_n_15 ,\genblk1[1].sr3_n_16 ,\genblk1[1].sr3_n_17 ,\genblk1[1].sr3_n_18 ,\genblk1[1].sr3_n_19 ,\genblk1[1].sr3_n_20 ,\genblk1[1].sr3_n_21 ,\genblk1[1].sr3_n_22 ,\genblk1[1].sr3_n_23 ,\genblk1[1].sr3_n_24 ,\genblk1[1].sr3_n_25 ,\genblk1[1].sr3_n_26 ,\genblk1[1].sr3_n_27 ,\genblk1[1].sr3_n_28 ,\genblk1[1].sr3_n_29 ,\genblk1[1].sr3_n_30 ,\genblk1[1].sr3_n_31 }),
        .clk(clk),
        .\genblk1[1].bf_b_reg[1][24] (sr_swap_n_2),
        .\shift_array_reg[0][31]_0 (\op_b[1]_17 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_70 \genblk1[1].sr2 
       (.Q({\genblk1[1].sr2_n_0 ,\genblk1[1].sr2_n_1 ,\genblk1[1].sr2_n_2 ,\genblk1[1].sr2_n_3 ,\genblk1[1].sr2_n_4 ,\genblk1[1].sr2_n_5 ,\genblk1[1].sr2_n_6 ,\genblk1[1].sr2_n_7 ,\genblk1[1].sr2_n_8 ,\genblk1[1].sr2_n_9 ,\genblk1[1].sr2_n_10 ,\genblk1[1].sr2_n_11 ,\genblk1[1].sr2_n_12 ,\genblk1[1].sr2_n_13 ,\genblk1[1].sr2_n_14 ,\genblk1[1].sr2_n_15 ,\genblk1[1].sr2_n_16 ,\genblk1[1].sr2_n_17 ,\genblk1[1].sr2_n_18 ,\genblk1[1].sr2_n_19 ,\genblk1[1].sr2_n_20 ,\genblk1[1].sr2_n_21 ,\genblk1[1].sr2_n_22 ,\genblk1[1].sr2_n_23 ,\genblk1[1].sr2_n_24 ,\genblk1[1].sr2_n_25 ,\genblk1[1].sr2_n_26 ,\genblk1[1].sr2_n_27 ,\genblk1[1].sr2_n_28 ,\genblk1[1].sr2_n_29 ,\genblk1[1].sr2_n_30 ,\genblk1[1].sr2_n_31 }),
        .clk(clk),
        .\shift_array_reg[0][31]_0 (\shift_array_reg[0][31]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_71 \genblk1[1].sr3 
       (.D({\genblk1[1].sr2_n_0 ,\genblk1[1].sr2_n_1 ,\genblk1[1].sr2_n_2 ,\genblk1[1].sr2_n_3 ,\genblk1[1].sr2_n_4 ,\genblk1[1].sr2_n_5 ,\genblk1[1].sr2_n_6 ,\genblk1[1].sr2_n_7 ,\genblk1[1].sr2_n_8 ,\genblk1[1].sr2_n_9 ,\genblk1[1].sr2_n_10 ,\genblk1[1].sr2_n_11 ,\genblk1[1].sr2_n_12 ,\genblk1[1].sr2_n_13 ,\genblk1[1].sr2_n_14 ,\genblk1[1].sr2_n_15 ,\genblk1[1].sr2_n_16 ,\genblk1[1].sr2_n_17 ,\genblk1[1].sr2_n_18 ,\genblk1[1].sr2_n_19 ,\genblk1[1].sr2_n_20 ,\genblk1[1].sr2_n_21 ,\genblk1[1].sr2_n_22 ,\genblk1[1].sr2_n_23 ,\genblk1[1].sr2_n_24 ,\genblk1[1].sr2_n_25 ,\genblk1[1].sr2_n_26 ,\genblk1[1].sr2_n_27 ,\genblk1[1].sr2_n_28 ,\genblk1[1].sr2_n_29 ,\genblk1[1].sr2_n_30 ,\genblk1[1].sr2_n_31 }),
        .Q({\genblk1[1].sr3_n_0 ,\genblk1[1].sr3_n_1 ,\genblk1[1].sr3_n_2 ,\genblk1[1].sr3_n_3 ,\genblk1[1].sr3_n_4 ,\genblk1[1].sr3_n_5 ,\genblk1[1].sr3_n_6 ,\genblk1[1].sr3_n_7 ,\genblk1[1].sr3_n_8 ,\genblk1[1].sr3_n_9 ,\genblk1[1].sr3_n_10 ,\genblk1[1].sr3_n_11 ,\genblk1[1].sr3_n_12 ,\genblk1[1].sr3_n_13 ,\genblk1[1].sr3_n_14 ,\genblk1[1].sr3_n_15 ,\genblk1[1].sr3_n_16 ,\genblk1[1].sr3_n_17 ,\genblk1[1].sr3_n_18 ,\genblk1[1].sr3_n_19 ,\genblk1[1].sr3_n_20 ,\genblk1[1].sr3_n_21 ,\genblk1[1].sr3_n_22 ,\genblk1[1].sr3_n_23 ,\genblk1[1].sr3_n_24 ,\genblk1[1].sr3_n_25 ,\genblk1[1].sr3_n_26 ,\genblk1[1].sr3_n_27 ,\genblk1[1].sr3_n_28 ,\genblk1[1].sr3_n_29 ,\genblk1[1].sr3_n_30 ,\genblk1[1].sr3_n_31 }),
        .clk(clk));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_16__1 
       (.I0(\shift_array_reg[0][31] [23]),
        .I1(\bf_b_polyArith[0]_10 [23]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(b[23]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_16__2 
       (.I0(\shift_array_reg[0][31]_1 [23]),
        .I1(\bf_b_polyArith[1]_11 [23]),
        .I2(ntt_opcode),
        .O(ram_reg_63[23]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_17__1 
       (.I0(\shift_array_reg[0][31] [22]),
        .I1(\bf_b_polyArith[0]_10 [22]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(b[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_17__2 
       (.I0(\shift_array_reg[0][31]_1 [22]),
        .I1(\bf_b_polyArith[1]_11 [22]),
        .I2(ntt_opcode),
        .O(ram_reg_63[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_18__1 
       (.I0(\shift_array_reg[0][31] [21]),
        .I1(\bf_b_polyArith[0]_10 [21]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(b[21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_18__2 
       (.I0(\shift_array_reg[0][31]_1 [21]),
        .I1(\bf_b_polyArith[1]_11 [21]),
        .I2(ntt_opcode),
        .O(ram_reg_63[21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_19__1 
       (.I0(\shift_array_reg[0][31] [20]),
        .I1(\bf_b_polyArith[0]_10 [20]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(b[20]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_19__2 
       (.I0(\shift_array_reg[0][31]_1 [20]),
        .I1(\bf_b_polyArith[1]_11 [20]),
        .I2(ntt_opcode),
        .O(ram_reg_63[20]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_20__1 
       (.I0(\shift_array_reg[0][31] [19]),
        .I1(\bf_b_polyArith[0]_10 [19]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(b[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_20__2 
       (.I0(\shift_array_reg[0][31]_1 [19]),
        .I1(\bf_b_polyArith[1]_11 [19]),
        .I2(ntt_opcode),
        .O(ram_reg_63[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_21__1 
       (.I0(\shift_array_reg[0][31] [18]),
        .I1(\bf_b_polyArith[0]_10 [18]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(b[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_21__2 
       (.I0(\shift_array_reg[0][31]_1 [18]),
        .I1(\bf_b_polyArith[1]_11 [18]),
        .I2(ntt_opcode),
        .O(ram_reg_63[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_22__1 
       (.I0(\shift_array_reg[0][31] [17]),
        .I1(\bf_b_polyArith[0]_10 [17]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(b[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_22__2 
       (.I0(\shift_array_reg[0][31]_1 [17]),
        .I1(\bf_b_polyArith[1]_11 [17]),
        .I2(ntt_opcode),
        .O(ram_reg_63[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_23__1 
       (.I0(\shift_array_reg[0][31] [16]),
        .I1(\bf_b_polyArith[0]_10 [16]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(b[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_23__2 
       (.I0(\shift_array_reg[0][31]_1 [16]),
        .I1(\bf_b_polyArith[1]_11 [16]),
        .I2(ntt_opcode),
        .O(ram_reg_63[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_24__1 
       (.I0(\shift_array_reg[0][31] [15]),
        .I1(\bf_b_polyArith[0]_10 [15]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(b[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_24__2 
       (.I0(\shift_array_reg[0][31]_1 [15]),
        .I1(\bf_b_polyArith[1]_11 [15]),
        .I2(ntt_opcode),
        .O(ram_reg_63[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_25__1 
       (.I0(\shift_array_reg[0][31] [14]),
        .I1(\bf_b_polyArith[0]_10 [14]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(b[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_25__2 
       (.I0(\shift_array_reg[0][31]_1 [14]),
        .I1(\bf_b_polyArith[1]_11 [14]),
        .I2(ntt_opcode),
        .O(ram_reg_63[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_26__1 
       (.I0(\shift_array_reg[0][31] [13]),
        .I1(\bf_b_polyArith[0]_10 [13]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(b[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_26__2 
       (.I0(\shift_array_reg[0][31]_1 [13]),
        .I1(\bf_b_polyArith[1]_11 [13]),
        .I2(ntt_opcode),
        .O(ram_reg_63[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_27__1 
       (.I0(\shift_array_reg[0][31] [12]),
        .I1(\bf_b_polyArith[0]_10 [12]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(b[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_27__2 
       (.I0(\shift_array_reg[0][31]_1 [12]),
        .I1(\bf_b_polyArith[1]_11 [12]),
        .I2(ntt_opcode),
        .O(ram_reg_63[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_28__1 
       (.I0(\shift_array_reg[0][31] [11]),
        .I1(\bf_b_polyArith[0]_10 [11]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(b[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_28__2 
       (.I0(\shift_array_reg[0][31]_1 [11]),
        .I1(\bf_b_polyArith[1]_11 [11]),
        .I2(ntt_opcode),
        .O(ram_reg_63[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_29__1 
       (.I0(\shift_array_reg[0][31] [10]),
        .I1(\bf_b_polyArith[0]_10 [10]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(b[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_29__2 
       (.I0(\shift_array_reg[0][31]_1 [10]),
        .I1(\bf_b_polyArith[1]_11 [10]),
        .I2(ntt_opcode),
        .O(ram_reg_63[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_30__1 
       (.I0(\shift_array_reg[0][31] [9]),
        .I1(\bf_b_polyArith[0]_10 [9]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(b[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_30__2 
       (.I0(\shift_array_reg[0][31]_1 [9]),
        .I1(\bf_b_polyArith[1]_11 [9]),
        .I2(ntt_opcode),
        .O(ram_reg_63[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_31__1 
       (.I0(\shift_array_reg[0][31] [8]),
        .I1(\bf_b_polyArith[0]_10 [8]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(b[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_31__2 
       (.I0(\shift_array_reg[0][31]_1 [8]),
        .I1(\bf_b_polyArith[1]_11 [8]),
        .I2(ntt_opcode),
        .O(ram_reg_63[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_32__1 
       (.I0(\shift_array_reg[0][31] [7]),
        .I1(\bf_b_polyArith[0]_10 [7]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(b[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_32__2 
       (.I0(\shift_array_reg[0][31]_1 [7]),
        .I1(\bf_b_polyArith[1]_11 [7]),
        .I2(ntt_opcode),
        .O(ram_reg_63[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_33__1 
       (.I0(\shift_array_reg[0][31] [6]),
        .I1(\bf_b_polyArith[0]_10 [6]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(b[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_33__2 
       (.I0(\shift_array_reg[0][31]_1 [6]),
        .I1(\bf_b_polyArith[1]_11 [6]),
        .I2(ntt_opcode),
        .O(ram_reg_63[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_34__1 
       (.I0(\shift_array_reg[0][31] [5]),
        .I1(\bf_b_polyArith[0]_10 [5]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(b[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_34__2 
       (.I0(\shift_array_reg[0][31]_1 [5]),
        .I1(\bf_b_polyArith[1]_11 [5]),
        .I2(ntt_opcode),
        .O(ram_reg_63[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_35__1 
       (.I0(\shift_array_reg[0][31] [4]),
        .I1(\bf_b_polyArith[0]_10 [4]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(b[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_35__2 
       (.I0(\shift_array_reg[0][31]_1 [4]),
        .I1(\bf_b_polyArith[1]_11 [4]),
        .I2(ntt_opcode),
        .O(ram_reg_63[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_36__1 
       (.I0(\shift_array_reg[0][31] [3]),
        .I1(\bf_b_polyArith[0]_10 [3]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(b[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_36__2 
       (.I0(\shift_array_reg[0][31]_1 [3]),
        .I1(\bf_b_polyArith[1]_11 [3]),
        .I2(ntt_opcode),
        .O(ram_reg_63[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_37__1 
       (.I0(\shift_array_reg[0][31] [2]),
        .I1(\bf_b_polyArith[0]_10 [2]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(b[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_37__2 
       (.I0(\shift_array_reg[0][31]_1 [2]),
        .I1(\bf_b_polyArith[1]_11 [2]),
        .I2(ntt_opcode),
        .O(ram_reg_63[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_38__1 
       (.I0(\shift_array_reg[0][31] [1]),
        .I1(\bf_b_polyArith[0]_10 [1]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(b[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_38__2 
       (.I0(\shift_array_reg[0][31]_1 [1]),
        .I1(\bf_b_polyArith[1]_11 [1]),
        .I2(ntt_opcode),
        .O(ram_reg_63[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_39__1 
       (.I0(\shift_array_reg[0][31] [0]),
        .I1(\bf_b_polyArith[0]_10 [0]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(b[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_39__2 
       (.I0(\shift_array_reg[0][31]_1 [0]),
        .I1(\bf_b_polyArith[1]_11 [0]),
        .I2(ntt_opcode),
        .O(ram_reg_63[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_1__1 
       (.I0(\shift_array_reg[0][31] [31]),
        .I1(\bf_b_polyArith[0]_10 [31]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(b[31]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_1__2 
       (.I0(\shift_array_reg[0][31]_1 [31]),
        .I1(\bf_b_polyArith[1]_11 [31]),
        .I2(ntt_opcode),
        .O(ram_reg_63[31]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_2__1 
       (.I0(\shift_array_reg[0][31] [30]),
        .I1(\bf_b_polyArith[0]_10 [30]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(b[30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_2__2 
       (.I0(\shift_array_reg[0][31]_1 [30]),
        .I1(\bf_b_polyArith[1]_11 [30]),
        .I2(ntt_opcode),
        .O(ram_reg_63[30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_3__1 
       (.I0(\shift_array_reg[0][31] [29]),
        .I1(\bf_b_polyArith[0]_10 [29]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(b[29]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_3__2 
       (.I0(\shift_array_reg[0][31]_1 [29]),
        .I1(\bf_b_polyArith[1]_11 [29]),
        .I2(ntt_opcode),
        .O(ram_reg_63[29]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_4__1 
       (.I0(\shift_array_reg[0][31] [28]),
        .I1(\bf_b_polyArith[0]_10 [28]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(b[28]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_4__2 
       (.I0(\shift_array_reg[0][31]_1 [28]),
        .I1(\bf_b_polyArith[1]_11 [28]),
        .I2(ntt_opcode),
        .O(ram_reg_63[28]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_5__1 
       (.I0(\shift_array_reg[0][31] [27]),
        .I1(\bf_b_polyArith[0]_10 [27]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(b[27]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_5__2 
       (.I0(\shift_array_reg[0][31]_1 [27]),
        .I1(\bf_b_polyArith[1]_11 [27]),
        .I2(ntt_opcode),
        .O(ram_reg_63[27]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_6__1 
       (.I0(\shift_array_reg[0][31] [26]),
        .I1(\bf_b_polyArith[0]_10 [26]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(b[26]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_6__2 
       (.I0(\shift_array_reg[0][31]_1 [26]),
        .I1(\bf_b_polyArith[1]_11 [26]),
        .I2(ntt_opcode),
        .O(ram_reg_63[26]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_7__1 
       (.I0(\shift_array_reg[0][31] [25]),
        .I1(\bf_b_polyArith[0]_10 [25]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(b[25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_7__2 
       (.I0(\shift_array_reg[0][31]_1 [25]),
        .I1(\bf_b_polyArith[1]_11 [25]),
        .I2(ntt_opcode),
        .O(ram_reg_63[25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_8__1 
       (.I0(\shift_array_reg[0][31] [24]),
        .I1(\bf_b_polyArith[0]_10 [24]),
        .I2(\genblk3[1].genblk1[0].p_product_reg[2] ),
        .O(b[24]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_8__2 
       (.I0(\shift_array_reg[0][31]_1 [24]),
        .I1(\bf_b_polyArith[1]_11 [24]),
        .I2(ntt_opcode),
        .O(ram_reg_63[24]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h2)) 
    mult_opcode_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in));
  FDRE mult_opcode_reg
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(mult_opcode),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized7 sr_addr
       (.\DELAY_BLOCK[19].shift_array_reg[20][5]_0 (sub_opcode),
        .\DELAY_BLOCK[19].shift_array_reg[20][5]_1 (\addr_1DP_reg[5]_0 ),
        .Q(addr_1DP),
        .clk(clk),
        .waddr_polyArith(waddr_polyArith));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_72 sr_swap
       (.\DELAY_BLOCK[1].shift_array_reg[2][0]_rep_0 (sr_swap_n_1),
        .\DELAY_BLOCK[1].shift_array_reg[2][0]_rep__0_0 (sr_swap_n_2),
        .\DELAY_BLOCK[1].shift_array_reg[2]_0 (\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .clk(clk),
        .swap(swap));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized6 sr_valid
       (.clk(clk),
        .sub_opcode(sub_opcode),
        .valid_1DP(valid_1DP),
        .valid_2DP(valid_2DP),
        .valid_PolyArith(valid_PolyArith));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sub_opcode_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(sub_opcode_i_1_n_0));
  FDRE sub_opcode_reg
       (.C(clk),
        .CE(1'b1),
        .D(sub_opcode_i_1_n_0),
        .Q(sub_opcode),
        .R(1'b0));
  FDRE valid_1DP_reg
       (.C(clk),
        .CE(1'b1),
        .D(valid_1DP_reg_0),
        .Q(valid_1DP),
        .R(1'b0));
  FDRE valid_2DP_reg
       (.C(clk),
        .CE(1'b1),
        .D(valid_1DP),
        .Q(valid_2DP),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ISA_control
   (D,
    last_instruction__3,
    \dout_ram_reg[9] ,
    \dout_ram_reg[7] ,
    control_high_word,
    clk,
    nextstate1__6,
    control_low_word,
    command_reg,
    dina_ext_low_word);
  output [30:0]D;
  output last_instruction__3;
  output \dout_ram_reg[9] ;
  output \dout_ram_reg[7] ;
  input [1:0]control_high_word;
  input clk;
  input nextstate1__6;
  input [6:0]control_low_word;
  input [0:0]command_reg;
  input [9:0]dina_ext_low_word;

  wire [30:0]D;
  wire IR_address0;
  wire clk;
  wire [0:0]command_reg;
  wire [1:0]control_high_word;
  wire [6:0]control_low_word;
  wire \cycle_count[0]_i_2_n_0 ;
  wire \cycle_count_reg[0]_i_1_n_0 ;
  wire \cycle_count_reg[0]_i_1_n_1 ;
  wire \cycle_count_reg[0]_i_1_n_2 ;
  wire \cycle_count_reg[0]_i_1_n_3 ;
  wire \cycle_count_reg[0]_i_1_n_4 ;
  wire \cycle_count_reg[0]_i_1_n_5 ;
  wire \cycle_count_reg[0]_i_1_n_6 ;
  wire \cycle_count_reg[0]_i_1_n_7 ;
  wire \cycle_count_reg[12]_i_1_n_0 ;
  wire \cycle_count_reg[12]_i_1_n_1 ;
  wire \cycle_count_reg[12]_i_1_n_2 ;
  wire \cycle_count_reg[12]_i_1_n_3 ;
  wire \cycle_count_reg[12]_i_1_n_4 ;
  wire \cycle_count_reg[12]_i_1_n_5 ;
  wire \cycle_count_reg[12]_i_1_n_6 ;
  wire \cycle_count_reg[12]_i_1_n_7 ;
  wire \cycle_count_reg[16]_i_1_n_0 ;
  wire \cycle_count_reg[16]_i_1_n_1 ;
  wire \cycle_count_reg[16]_i_1_n_2 ;
  wire \cycle_count_reg[16]_i_1_n_3 ;
  wire \cycle_count_reg[16]_i_1_n_4 ;
  wire \cycle_count_reg[16]_i_1_n_5 ;
  wire \cycle_count_reg[16]_i_1_n_6 ;
  wire \cycle_count_reg[16]_i_1_n_7 ;
  wire \cycle_count_reg[20]_i_1_n_0 ;
  wire \cycle_count_reg[20]_i_1_n_1 ;
  wire \cycle_count_reg[20]_i_1_n_2 ;
  wire \cycle_count_reg[20]_i_1_n_3 ;
  wire \cycle_count_reg[20]_i_1_n_4 ;
  wire \cycle_count_reg[20]_i_1_n_5 ;
  wire \cycle_count_reg[20]_i_1_n_6 ;
  wire \cycle_count_reg[20]_i_1_n_7 ;
  wire \cycle_count_reg[24]_i_1_n_0 ;
  wire \cycle_count_reg[24]_i_1_n_1 ;
  wire \cycle_count_reg[24]_i_1_n_2 ;
  wire \cycle_count_reg[24]_i_1_n_3 ;
  wire \cycle_count_reg[24]_i_1_n_4 ;
  wire \cycle_count_reg[24]_i_1_n_5 ;
  wire \cycle_count_reg[24]_i_1_n_6 ;
  wire \cycle_count_reg[24]_i_1_n_7 ;
  wire \cycle_count_reg[28]_i_1_n_3 ;
  wire \cycle_count_reg[28]_i_1_n_6 ;
  wire \cycle_count_reg[28]_i_1_n_7 ;
  wire \cycle_count_reg[4]_i_1_n_0 ;
  wire \cycle_count_reg[4]_i_1_n_1 ;
  wire \cycle_count_reg[4]_i_1_n_2 ;
  wire \cycle_count_reg[4]_i_1_n_3 ;
  wire \cycle_count_reg[4]_i_1_n_4 ;
  wire \cycle_count_reg[4]_i_1_n_5 ;
  wire \cycle_count_reg[4]_i_1_n_6 ;
  wire \cycle_count_reg[4]_i_1_n_7 ;
  wire \cycle_count_reg[8]_i_1_n_0 ;
  wire \cycle_count_reg[8]_i_1_n_1 ;
  wire \cycle_count_reg[8]_i_1_n_2 ;
  wire \cycle_count_reg[8]_i_1_n_3 ;
  wire \cycle_count_reg[8]_i_1_n_4 ;
  wire \cycle_count_reg[8]_i_1_n_5 ;
  wire \cycle_count_reg[8]_i_1_n_6 ;
  wire \cycle_count_reg[8]_i_1_n_7 ;
  wire [9:0]dina_ext_low_word;
  wire \dout_ram_reg[7] ;
  wire \dout_ram_reg[9] ;
  wire inc_IR_address;
  wire last_instruction__3;
  wire [2:0]nextstate;
  wire nextstate1__6;
  wire [4:0]p_0_in__0;
  wire [4:0]raddr;
  wire [2:0]state;
  wire [3:1]\NLW_cycle_count_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_cycle_count_reg[28]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT4 #(
    .INIT(16'hDF55)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(nextstate1__6),
        .I3(state[2]),
        .O(nextstate[0]));
  (* FSM_ENCODED_STATES = "iSTATE:000,iSTATE0:010,iSTATE1:011,iSTATE2:100,iSTATE3:101,iSTATE4:110,iSTATE5:001,iSTATE6:111" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(nextstate[0]),
        .Q(state[0]),
        .R(control_high_word[0]));
  (* FSM_ENCODED_STATES = "iSTATE:000,iSTATE0:010,iSTATE1:011,iSTATE2:100,iSTATE3:101,iSTATE4:110,iSTATE5:001,iSTATE6:111" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(nextstate[1]),
        .Q(state[1]),
        .R(control_high_word[0]));
  (* FSM_ENCODED_STATES = "iSTATE:000,iSTATE0:010,iSTATE1:011,iSTATE2:100,iSTATE3:101,iSTATE4:110,iSTATE5:001,iSTATE6:111" *) 
  FDRE \FSM_sequential_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(nextstate[2]),
        .Q(state[2]),
        .R(control_high_word[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \IR_address[0]_i_1 
       (.I0(raddr[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \IR_address[1]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \IR_address[2]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \IR_address[3]_i_1 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(raddr[2]),
        .I3(raddr[3]),
        .O(p_0_in__0[3]));
  LUT2 #(
    .INIT(4'hB)) 
    \IR_address[4]_i_1 
       (.I0(control_high_word[0]),
        .I1(control_high_word[1]),
        .O(IR_address0));
  LUT3 #(
    .INIT(8'h41)) 
    \IR_address[4]_i_2 
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[1]),
        .O(inc_IR_address));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \IR_address[4]_i_3 
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(p_0_in__0[4]));
  FDRE \IR_address_reg[0] 
       (.C(clk),
        .CE(inc_IR_address),
        .D(p_0_in__0[0]),
        .Q(raddr[0]),
        .R(IR_address0));
  FDRE \IR_address_reg[1] 
       (.C(clk),
        .CE(inc_IR_address),
        .D(p_0_in__0[1]),
        .Q(raddr[1]),
        .R(IR_address0));
  FDRE \IR_address_reg[2] 
       (.C(clk),
        .CE(inc_IR_address),
        .D(p_0_in__0[2]),
        .Q(raddr[2]),
        .R(IR_address0));
  FDRE \IR_address_reg[3] 
       (.C(clk),
        .CE(inc_IR_address),
        .D(p_0_in__0[3]),
        .Q(raddr[3]),
        .R(IR_address0));
  FDRE \IR_address_reg[4] 
       (.C(clk),
        .CE(inc_IR_address),
        .D(p_0_in__0[4]),
        .Q(raddr[4]),
        .R(IR_address0));
  LUT1 #(
    .INIT(2'h1)) 
    \cycle_count[0]_i_2 
       (.I0(D[1]),
        .O(\cycle_count[0]_i_2_n_0 ));
  FDRE \cycle_count_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[0]_i_1_n_7 ),
        .Q(D[1]),
        .R(control_high_word[0]));
  CARRY4 \cycle_count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\cycle_count_reg[0]_i_1_n_0 ,\cycle_count_reg[0]_i_1_n_1 ,\cycle_count_reg[0]_i_1_n_2 ,\cycle_count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\cycle_count_reg[0]_i_1_n_4 ,\cycle_count_reg[0]_i_1_n_5 ,\cycle_count_reg[0]_i_1_n_6 ,\cycle_count_reg[0]_i_1_n_7 }),
        .S({D[4:2],\cycle_count[0]_i_2_n_0 }));
  FDRE \cycle_count_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[8]_i_1_n_5 ),
        .Q(D[11]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[8]_i_1_n_4 ),
        .Q(D[12]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[12]_i_1_n_7 ),
        .Q(D[13]),
        .R(control_high_word[0]));
  CARRY4 \cycle_count_reg[12]_i_1 
       (.CI(\cycle_count_reg[8]_i_1_n_0 ),
        .CO({\cycle_count_reg[12]_i_1_n_0 ,\cycle_count_reg[12]_i_1_n_1 ,\cycle_count_reg[12]_i_1_n_2 ,\cycle_count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cycle_count_reg[12]_i_1_n_4 ,\cycle_count_reg[12]_i_1_n_5 ,\cycle_count_reg[12]_i_1_n_6 ,\cycle_count_reg[12]_i_1_n_7 }),
        .S(D[16:13]));
  FDRE \cycle_count_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[12]_i_1_n_6 ),
        .Q(D[14]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[12]_i_1_n_5 ),
        .Q(D[15]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[12]_i_1_n_4 ),
        .Q(D[16]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[16]_i_1_n_7 ),
        .Q(D[17]),
        .R(control_high_word[0]));
  CARRY4 \cycle_count_reg[16]_i_1 
       (.CI(\cycle_count_reg[12]_i_1_n_0 ),
        .CO({\cycle_count_reg[16]_i_1_n_0 ,\cycle_count_reg[16]_i_1_n_1 ,\cycle_count_reg[16]_i_1_n_2 ,\cycle_count_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cycle_count_reg[16]_i_1_n_4 ,\cycle_count_reg[16]_i_1_n_5 ,\cycle_count_reg[16]_i_1_n_6 ,\cycle_count_reg[16]_i_1_n_7 }),
        .S(D[20:17]));
  FDRE \cycle_count_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[16]_i_1_n_6 ),
        .Q(D[18]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[16]_i_1_n_5 ),
        .Q(D[19]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[16]_i_1_n_4 ),
        .Q(D[20]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[0]_i_1_n_6 ),
        .Q(D[2]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[20]_i_1_n_7 ),
        .Q(D[21]),
        .R(control_high_word[0]));
  CARRY4 \cycle_count_reg[20]_i_1 
       (.CI(\cycle_count_reg[16]_i_1_n_0 ),
        .CO({\cycle_count_reg[20]_i_1_n_0 ,\cycle_count_reg[20]_i_1_n_1 ,\cycle_count_reg[20]_i_1_n_2 ,\cycle_count_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cycle_count_reg[20]_i_1_n_4 ,\cycle_count_reg[20]_i_1_n_5 ,\cycle_count_reg[20]_i_1_n_6 ,\cycle_count_reg[20]_i_1_n_7 }),
        .S(D[24:21]));
  FDRE \cycle_count_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[20]_i_1_n_6 ),
        .Q(D[22]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[20]_i_1_n_5 ),
        .Q(D[23]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[20]_i_1_n_4 ),
        .Q(D[24]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[24]_i_1_n_7 ),
        .Q(D[25]),
        .R(control_high_word[0]));
  CARRY4 \cycle_count_reg[24]_i_1 
       (.CI(\cycle_count_reg[20]_i_1_n_0 ),
        .CO({\cycle_count_reg[24]_i_1_n_0 ,\cycle_count_reg[24]_i_1_n_1 ,\cycle_count_reg[24]_i_1_n_2 ,\cycle_count_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cycle_count_reg[24]_i_1_n_4 ,\cycle_count_reg[24]_i_1_n_5 ,\cycle_count_reg[24]_i_1_n_6 ,\cycle_count_reg[24]_i_1_n_7 }),
        .S(D[28:25]));
  FDRE \cycle_count_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[24]_i_1_n_6 ),
        .Q(D[26]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[24]_i_1_n_5 ),
        .Q(D[27]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[24]_i_1_n_4 ),
        .Q(D[28]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[28]_i_1_n_7 ),
        .Q(D[29]),
        .R(control_high_word[0]));
  CARRY4 \cycle_count_reg[28]_i_1 
       (.CI(\cycle_count_reg[24]_i_1_n_0 ),
        .CO({\NLW_cycle_count_reg[28]_i_1_CO_UNCONNECTED [3:1],\cycle_count_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cycle_count_reg[28]_i_1_O_UNCONNECTED [3:2],\cycle_count_reg[28]_i_1_n_6 ,\cycle_count_reg[28]_i_1_n_7 }),
        .S({1'b0,1'b0,D[30:29]}));
  FDRE \cycle_count_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[28]_i_1_n_6 ),
        .Q(D[30]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[0]_i_1_n_5 ),
        .Q(D[3]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[0]_i_1_n_4 ),
        .Q(D[4]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[4]_i_1_n_7 ),
        .Q(D[5]),
        .R(control_high_word[0]));
  CARRY4 \cycle_count_reg[4]_i_1 
       (.CI(\cycle_count_reg[0]_i_1_n_0 ),
        .CO({\cycle_count_reg[4]_i_1_n_0 ,\cycle_count_reg[4]_i_1_n_1 ,\cycle_count_reg[4]_i_1_n_2 ,\cycle_count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cycle_count_reg[4]_i_1_n_4 ,\cycle_count_reg[4]_i_1_n_5 ,\cycle_count_reg[4]_i_1_n_6 ,\cycle_count_reg[4]_i_1_n_7 }),
        .S(D[8:5]));
  FDRE \cycle_count_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[4]_i_1_n_6 ),
        .Q(D[6]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[4]_i_1_n_5 ),
        .Q(D[7]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[4]_i_1_n_4 ),
        .Q(D[8]),
        .R(control_high_word[0]));
  FDRE \cycle_count_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[8]_i_1_n_7 ),
        .Q(D[9]),
        .R(control_high_word[0]));
  CARRY4 \cycle_count_reg[8]_i_1 
       (.CI(\cycle_count_reg[4]_i_1_n_0 ),
        .CO({\cycle_count_reg[8]_i_1_n_0 ,\cycle_count_reg[8]_i_1_n_1 ,\cycle_count_reg[8]_i_1_n_2 ,\cycle_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cycle_count_reg[8]_i_1_n_4 ,\cycle_count_reg[8]_i_1_n_5 ,\cycle_count_reg[8]_i_1_n_6 ,\cycle_count_reg[8]_i_1_n_7 }),
        .S(D[12:9]));
  FDRE \cycle_count_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\cycle_count_reg[8]_i_1_n_6 ),
        .Q(D[10]),
        .R(control_high_word[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram__parameterized0 ins_ram
       (.D(nextstate[2:1]),
        .Q(state),
        .clk(clk),
        .command_reg(command_reg),
        .control_low_word(control_low_word),
        .dina_ext_low_word(dina_ext_low_word),
        .\dout_ram_reg[7]_0 (\dout_ram_reg[7] ),
        .\dout_ram_reg[7]_1 (raddr),
        .\dout_ram_reg[9]_0 (\dout_ram_reg[9] ),
        .last_instruction__3(last_instruction__3),
        .nextstate1__6(nextstate1__6));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \status[0]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .O(D[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NTTCore
   (nextstate1__6,
    \genblk2[1].io_ram_wen_local_b1_reg ,
    WEBWE,
    \genblk2[0].io_ram_wen_local_b1_reg ,
    \genblk2[0].io_ram_wen_local_b0_reg ,
    ADDRARDADDR,
    ADDRBWRADDR,
    \wdata_internal_DP_reg[1][1][31] ,
    DIBDI,
    \wdata_internal_DP_reg[0][1][31] ,
    \wdata_internal_DP_reg[0][0][31] ,
    \wdata_internal_DP_reg[1][1][15] ,
    DIADI,
    \wdata_internal_DP_reg[0][1][15] ,
    \wdata_internal_DP_reg[0][0][15] ,
    clk,
    \DELAY_BLOCK[17].shift_array_reg[18][0] ,
    dina_ext_low_word,
    ntt_opcode_reg_0,
    Q,
    \m_delay_reg[0] ,
    ntt_opcode_reg_rep_0,
    last_instruction__3,
    \FSM_sequential_state_reg[1] ,
    \genblk2[1].io_ram_wen_local_b1 ,
    \genblk2[1].io_ram_wen_local_b0 ,
    \genblk2[0].io_ram_wen_local_b1 ,
    \genblk2[0].io_ram_wen_local_b0 ,
    grant_ext,
    dma_bram_abs_addr,
    control_low_word,
    ram_reg,
    ram_reg_0,
    \montgomery_factor_DP_reg[31]_0 ,
    D,
    \shift_array_reg[0][31] ,
    \shift_array_reg[0][31]_0 ,
    \shift_array_reg[0][31]_1 );
  output nextstate1__6;
  output [0:0]\genblk2[1].io_ram_wen_local_b1_reg ;
  output [0:0]WEBWE;
  output [0:0]\genblk2[0].io_ram_wen_local_b1_reg ;
  output [0:0]\genblk2[0].io_ram_wen_local_b0_reg ;
  output [6:0]ADDRARDADDR;
  output [6:0]ADDRBWRADDR;
  output [15:0]\wdata_internal_DP_reg[1][1][31] ;
  output [15:0]DIBDI;
  output [15:0]\wdata_internal_DP_reg[0][1][31] ;
  output [15:0]\wdata_internal_DP_reg[0][0][31] ;
  output [15:0]\wdata_internal_DP_reg[1][1][15] ;
  output [15:0]DIADI;
  output [15:0]\wdata_internal_DP_reg[0][1][15] ;
  output [15:0]\wdata_internal_DP_reg[0][0][15] ;
  input clk;
  input \DELAY_BLOCK[17].shift_array_reg[18][0] ;
  input [8:0]dina_ext_low_word;
  input ntt_opcode_reg_0;
  input [11:0]Q;
  input [22:0]\m_delay_reg[0] ;
  input ntt_opcode_reg_rep_0;
  input last_instruction__3;
  input \FSM_sequential_state_reg[1] ;
  input \genblk2[1].io_ram_wen_local_b1 ;
  input \genblk2[1].io_ram_wen_local_b0 ;
  input \genblk2[0].io_ram_wen_local_b1 ;
  input \genblk2[0].io_ram_wen_local_b0 ;
  input grant_ext;
  input [6:0]dma_bram_abs_addr;
  input [6:0]control_low_word;
  input [6:0]ram_reg;
  input [31:0]ram_reg_0;
  input [31:0]\montgomery_factor_DP_reg[31]_0 ;
  input [31:0]D;
  input [31:0]\shift_array_reg[0][31] ;
  input [31:0]\shift_array_reg[0][31]_0 ;
  input [31:0]\shift_array_reg[0][31]_1 ;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [31:0]D;
  wire \DELAY_BLOCK[17].shift_array_reg[18][0] ;
  wire [15:0]DIADI;
  wire [15:0]DIBDI;
  wire \FSM_sequential_state_reg[1] ;
  wire [11:0]Q;
  wire [0:0]WEBWE;
  wire addr_delay_bf_n_0;
  wire addr_delay_bf_n_1;
  wire addr_delay_bf_n_2;
  wire addr_delay_bf_n_3;
  wire addr_delay_bf_n_4;
  wire addr_delay_bf_n_5;
  wire addr_delay_bf_n_6;
  wire addr_delay_bf_n_7;
  wire addr_delay_bf_n_8;
  wire addr_delay_bf_n_9;
  wire addr_gen_nr_n_1;
  wire addr_gen_nr_n_10;
  wire addr_gen_nr_n_11;
  wire addr_gen_nr_n_12;
  wire addr_gen_nr_n_2;
  wire addr_gen_nr_n_3;
  wire addr_gen_nr_n_4;
  wire addr_gen_nr_n_5;
  wire addr_gen_nr_n_6;
  wire addr_gen_nr_n_7;
  wire addr_gen_nr_n_8;
  wire addr_gen_nr_n_9;
  wire addr_gen_polyArith_n_1;
  wire addr_gen_rn_n_10;
  wire addr_gen_rn_n_11;
  wire addr_gen_rn_n_3;
  wire addr_gen_rn_n_4;
  wire addr_gen_rn_n_5;
  wire addr_gen_rn_n_6;
  wire addr_gen_rn_n_7;
  wire addr_gen_rn_n_8;
  wire addr_gen_rn_n_9;
  wire [31:0]\bf_c_polyArith[0]_12 ;
  wire [31:0]\bf_c_polyArith[1]_13 ;
  wire [31:0]\btf_out[0][0]_24 ;
  wire [31:0]\btf_out[0][1]_25 ;
  wire [31:0]\btf_out[1][0]_32 ;
  wire [31:0]\btf_out[1][1]_33 ;
  wire clk;
  wire [6:0]control_low_word;
  wire core_rst;
  wire data_shuffler_PolyArith_n_10;
  wire data_shuffler_PolyArith_n_100;
  wire data_shuffler_PolyArith_n_101;
  wire data_shuffler_PolyArith_n_102;
  wire data_shuffler_PolyArith_n_103;
  wire data_shuffler_PolyArith_n_104;
  wire data_shuffler_PolyArith_n_105;
  wire data_shuffler_PolyArith_n_106;
  wire data_shuffler_PolyArith_n_107;
  wire data_shuffler_PolyArith_n_108;
  wire data_shuffler_PolyArith_n_109;
  wire data_shuffler_PolyArith_n_11;
  wire data_shuffler_PolyArith_n_110;
  wire data_shuffler_PolyArith_n_111;
  wire data_shuffler_PolyArith_n_112;
  wire data_shuffler_PolyArith_n_113;
  wire data_shuffler_PolyArith_n_114;
  wire data_shuffler_PolyArith_n_115;
  wire data_shuffler_PolyArith_n_116;
  wire data_shuffler_PolyArith_n_117;
  wire data_shuffler_PolyArith_n_118;
  wire data_shuffler_PolyArith_n_119;
  wire data_shuffler_PolyArith_n_12;
  wire data_shuffler_PolyArith_n_120;
  wire data_shuffler_PolyArith_n_121;
  wire data_shuffler_PolyArith_n_122;
  wire data_shuffler_PolyArith_n_123;
  wire data_shuffler_PolyArith_n_124;
  wire data_shuffler_PolyArith_n_125;
  wire data_shuffler_PolyArith_n_126;
  wire data_shuffler_PolyArith_n_127;
  wire data_shuffler_PolyArith_n_128;
  wire data_shuffler_PolyArith_n_129;
  wire data_shuffler_PolyArith_n_13;
  wire data_shuffler_PolyArith_n_130;
  wire data_shuffler_PolyArith_n_131;
  wire data_shuffler_PolyArith_n_132;
  wire data_shuffler_PolyArith_n_133;
  wire data_shuffler_PolyArith_n_134;
  wire data_shuffler_PolyArith_n_135;
  wire data_shuffler_PolyArith_n_14;
  wire data_shuffler_PolyArith_n_15;
  wire data_shuffler_PolyArith_n_16;
  wire data_shuffler_PolyArith_n_17;
  wire data_shuffler_PolyArith_n_18;
  wire data_shuffler_PolyArith_n_19;
  wire data_shuffler_PolyArith_n_20;
  wire data_shuffler_PolyArith_n_21;
  wire data_shuffler_PolyArith_n_22;
  wire data_shuffler_PolyArith_n_23;
  wire data_shuffler_PolyArith_n_24;
  wire data_shuffler_PolyArith_n_25;
  wire data_shuffler_PolyArith_n_26;
  wire data_shuffler_PolyArith_n_27;
  wire data_shuffler_PolyArith_n_28;
  wire data_shuffler_PolyArith_n_29;
  wire data_shuffler_PolyArith_n_30;
  wire data_shuffler_PolyArith_n_31;
  wire data_shuffler_PolyArith_n_32;
  wire data_shuffler_PolyArith_n_33;
  wire data_shuffler_PolyArith_n_34;
  wire data_shuffler_PolyArith_n_35;
  wire data_shuffler_PolyArith_n_36;
  wire data_shuffler_PolyArith_n_37;
  wire data_shuffler_PolyArith_n_38;
  wire data_shuffler_PolyArith_n_39;
  wire data_shuffler_PolyArith_n_40;
  wire data_shuffler_PolyArith_n_41;
  wire data_shuffler_PolyArith_n_42;
  wire data_shuffler_PolyArith_n_43;
  wire data_shuffler_PolyArith_n_44;
  wire data_shuffler_PolyArith_n_45;
  wire data_shuffler_PolyArith_n_46;
  wire data_shuffler_PolyArith_n_47;
  wire data_shuffler_PolyArith_n_48;
  wire data_shuffler_PolyArith_n_49;
  wire data_shuffler_PolyArith_n_50;
  wire data_shuffler_PolyArith_n_51;
  wire data_shuffler_PolyArith_n_52;
  wire data_shuffler_PolyArith_n_53;
  wire data_shuffler_PolyArith_n_54;
  wire data_shuffler_PolyArith_n_55;
  wire data_shuffler_PolyArith_n_56;
  wire data_shuffler_PolyArith_n_57;
  wire data_shuffler_PolyArith_n_58;
  wire data_shuffler_PolyArith_n_59;
  wire data_shuffler_PolyArith_n_60;
  wire data_shuffler_PolyArith_n_61;
  wire data_shuffler_PolyArith_n_62;
  wire data_shuffler_PolyArith_n_63;
  wire data_shuffler_PolyArith_n_64;
  wire data_shuffler_PolyArith_n_65;
  wire data_shuffler_PolyArith_n_66;
  wire data_shuffler_PolyArith_n_67;
  wire data_shuffler_PolyArith_n_68;
  wire data_shuffler_PolyArith_n_69;
  wire data_shuffler_PolyArith_n_70;
  wire data_shuffler_PolyArith_n_71;
  wire data_shuffler_PolyArith_n_72;
  wire data_shuffler_PolyArith_n_73;
  wire data_shuffler_PolyArith_n_74;
  wire data_shuffler_PolyArith_n_75;
  wire data_shuffler_PolyArith_n_76;
  wire data_shuffler_PolyArith_n_77;
  wire data_shuffler_PolyArith_n_78;
  wire data_shuffler_PolyArith_n_79;
  wire data_shuffler_PolyArith_n_8;
  wire data_shuffler_PolyArith_n_80;
  wire data_shuffler_PolyArith_n_81;
  wire data_shuffler_PolyArith_n_82;
  wire data_shuffler_PolyArith_n_83;
  wire data_shuffler_PolyArith_n_84;
  wire data_shuffler_PolyArith_n_85;
  wire data_shuffler_PolyArith_n_86;
  wire data_shuffler_PolyArith_n_87;
  wire data_shuffler_PolyArith_n_88;
  wire data_shuffler_PolyArith_n_89;
  wire data_shuffler_PolyArith_n_9;
  wire data_shuffler_PolyArith_n_90;
  wire data_shuffler_PolyArith_n_91;
  wire data_shuffler_PolyArith_n_92;
  wire data_shuffler_PolyArith_n_93;
  wire data_shuffler_PolyArith_n_94;
  wire data_shuffler_PolyArith_n_95;
  wire data_shuffler_PolyArith_n_96;
  wire data_shuffler_PolyArith_n_97;
  wire data_shuffler_PolyArith_n_98;
  wire data_shuffler_PolyArith_n_99;
  wire dif_by_2_DP;
  wire [8:0]dina_ext_low_word;
  wire [6:0]dma_bram_abs_addr;
  wire done_DP;
  wire done_delay1_n_1;
  wire done_internal;
  wire done_polyArith;
  wire forward_internal;
  wire [31:9]\genblk1[0].q_reg ;
  wire \genblk2[0].io_ram_wen_local_b0 ;
  wire [0:0]\genblk2[0].io_ram_wen_local_b0_reg ;
  wire \genblk2[0].io_ram_wen_local_b1 ;
  wire [0:0]\genblk2[0].io_ram_wen_local_b1_reg ;
  wire \genblk2[1].io_ram_wen_local_b0 ;
  wire \genblk2[1].io_ram_wen_local_b1 ;
  wire [0:0]\genblk2[1].io_ram_wen_local_b1_reg ;
  wire [19:0]\genblk8[0].q_reg ;
  wire \genblk8[0].sr_opcode_n_0 ;
  wire \genblk8[0].sr_q_n_13 ;
  wire \genblk8[0].sr_q_n_14 ;
  wire \genblk8[0].sr_q_n_15 ;
  wire \genblk8[0].sr_q_n_16 ;
  wire \genblk8[0].sr_q_n_17 ;
  wire \genblk8[0].sr_q_n_18 ;
  wire \genblk8[0].sr_q_n_19 ;
  wire \genblk8[0].sr_q_n_20 ;
  wire \genblk8[0].sr_q_n_21 ;
  wire \genblk8[0].sr_q_n_22 ;
  wire \genblk8[0].sr_q_n_23 ;
  wire \genblk8[0].sr_q_n_24 ;
  wire \genblk8[0].sr_q_n_25 ;
  wire \genblk8[0].sr_q_n_26 ;
  wire \genblk8[0].sr_q_n_27 ;
  wire \genblk8[0].sr_q_n_28 ;
  wire \genblk8[0].sr_q_n_29 ;
  wire \genblk8[0].sr_q_n_30 ;
  wire \genblk8[0].sr_q_n_31 ;
  wire grant_ext;
  wire last_instruction__3;
  wire [7:7]m;
  wire [22:0]\m_delay_reg[0] ;
  wire [31:0]montgomery_factor_DP;
  wire [31:0]\montgomery_factor_DP_reg[31]_0 ;
  wire nextstate1__6;
  wire [6:6]ntt_core_ram_waddr;
  wire ntt_opcode;
  wire ntt_opcode_reg_0;
  wire ntt_opcode_reg_rep_0;
  wire ntt_opcode_reg_rep_n_0;
  wire \poly_base_b_DP_reg_n_0_[0] ;
  wire [5:0]raddr_polyArith;
  wire [6:0]ram_reg;
  wire [31:0]ram_reg_0;
  wire [8:6]rd_addr;
  wire [6:0]rom_base_addr_reg;
  wire [31:0]\shift_array_reg[0][31] ;
  wire [31:0]\shift_array_reg[0][31]_0 ;
  wire [31:0]\shift_array_reg[0][31]_1 ;
  wire stage_done;
  wire sub_opcode;
  wire swap_polyArith;
  wire tw_gen_n_19;
  wire tw_gen_n_20;
  wire tw_gen_n_21;
  wire tw_gen_n_22;
  wire tw_gen_n_23;
  wire tw_gen_n_24;
  wire tw_gen_n_25;
  wire tw_gen_n_26;
  wire tw_gen_n_27;
  wire tw_gen_n_28;
  wire tw_gen_n_29;
  wire tw_gen_n_30;
  wire tw_gen_n_31;
  wire tw_gen_n_32;
  wire tw_gen_n_33;
  wire tw_gen_n_34;
  wire tw_gen_n_35;
  wire tw_gen_n_36;
  wire tw_gen_n_37;
  wire tw_gen_n_38;
  wire tw_gen_n_39;
  wire tw_gen_n_40;
  wire tw_gen_n_41;
  wire tw_gen_n_42;
  wire tw_gen_n_43;
  wire tw_gen_n_44;
  wire tw_gen_n_45;
  wire tw_gen_n_46;
  wire tw_gen_n_47;
  wire tw_gen_n_48;
  wire tw_gen_n_49;
  wire tw_gen_n_50;
  wire tw_gen_n_51;
  wire tw_gen_n_52;
  wire tw_gen_n_53;
  wire tw_gen_n_54;
  wire tw_gen_n_55;
  wire tw_gen_n_56;
  wire tw_gen_n_57;
  wire tw_gen_n_58;
  wire tw_gen_n_59;
  wire tw_gen_n_60;
  wire tw_gen_n_61;
  wire tw_gen_n_62;
  wire tw_gen_n_63;
  wire tw_gen_n_64;
  wire tw_gen_n_65;
  wire tw_gen_n_66;
  wire tw_gen_n_67;
  wire tw_gen_n_68;
  wire tw_gen_n_69;
  wire tw_gen_n_70;
  wire tw_gen_n_71;
  wire tw_gen_n_72;
  wire tw_gen_n_73;
  wire tw_gen_n_74;
  wire tw_gen_n_75;
  wire tw_gen_n_76;
  wire tw_gen_n_77;
  wire tw_gen_n_78;
  wire tw_gen_n_79;
  wire tw_gen_n_80;
  wire tw_gen_n_81;
  wire tw_gen_n_82;
  wire valid_1DP;
  wire valid_PolyArith;
  wire valid_delay_bf_n_0;
  wire [5:0]waddr_polyArith;
  wire [15:0]\wdata_internal_DP_reg[0][0][15] ;
  wire [15:0]\wdata_internal_DP_reg[0][0][31] ;
  wire [15:0]\wdata_internal_DP_reg[0][1][15] ;
  wire [15:0]\wdata_internal_DP_reg[0][1][31] ;
  wire [15:0]\wdata_internal_DP_reg[1][1][15] ;
  wire [15:0]\wdata_internal_DP_reg[1][1][31] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized14 addr_delay_bf
       (.D({addr_delay_bf_n_0,addr_delay_bf_n_1}),
        .\DELAY_BLOCK[17].shift_array_reg[18][0]_0 (addr_delay_bf_n_4),
        .\DELAY_BLOCK[17].shift_array_reg[18][0]_1 (addr_gen_nr_n_1),
        .\DELAY_BLOCK[17].shift_array_reg[18][1]_0 (addr_delay_bf_n_5),
        .\DELAY_BLOCK[17].shift_array_reg[18][1]_1 (addr_gen_nr_n_8),
        .\DELAY_BLOCK[17].shift_array_reg[18][2]_0 (addr_delay_bf_n_6),
        .\DELAY_BLOCK[17].shift_array_reg[18][2]_1 (addr_gen_nr_n_9),
        .\DELAY_BLOCK[17].shift_array_reg[18][3]_0 (addr_delay_bf_n_7),
        .\DELAY_BLOCK[17].shift_array_reg[18][3]_1 (addr_gen_nr_n_10),
        .\DELAY_BLOCK[17].shift_array_reg[18][4]_0 (addr_delay_bf_n_8),
        .\DELAY_BLOCK[17].shift_array_reg[18][4]_1 (addr_gen_nr_n_11),
        .\DELAY_BLOCK[17].shift_array_reg[18][5]_0 (addr_delay_bf_n_9),
        .\DELAY_BLOCK[17].shift_array_reg[18][5]_1 (addr_gen_nr_n_12),
        .\DELAY_BLOCK[17].shift_array_reg[18][8]_0 (addr_delay_bf_n_2),
        .clk(clk),
        .ntt_opcode(ntt_opcode),
        .ntt_opcode_reg(addr_delay_bf_n_3),
        .rd_addr(rd_addr),
        .waddr_polyArith(waddr_polyArith));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AddrGen addr_gen_nr
       (.\DELAY_BLOCK[17].shift_array_reg[18][8] ({addr_gen_rn_n_3,addr_gen_rn_n_4,addr_gen_rn_n_5,addr_gen_rn_n_6,addr_gen_rn_n_7,addr_gen_rn_n_8,addr_gen_rn_n_9,addr_gen_rn_n_10,addr_gen_rn_n_11}),
        .Q(m),
        .SR(core_rst),
        .clk(clk),
        .done_internal(done_internal),
        .forward_internal(forward_internal),
        .\j_reg[5]_0 (\DELAY_BLOCK[17].shift_array_reg[18][0] ),
        .rd_addr(rd_addr),
        .\shift_array_reg[0][0] (addr_gen_nr_n_1),
        .\shift_array_reg[0][1] (addr_gen_nr_n_8),
        .\shift_array_reg[0][2] (addr_gen_nr_n_9),
        .\shift_array_reg[0][3] (addr_gen_nr_n_10),
        .\shift_array_reg[0][4] (addr_gen_nr_n_11),
        .\shift_array_reg[0][5] ({addr_gen_nr_n_2,addr_gen_nr_n_3,addr_gen_nr_n_4,addr_gen_nr_n_5,addr_gen_nr_n_6,addr_gen_nr_n_7}),
        .\shift_array_reg[0][5]_0 (addr_gen_nr_n_12),
        .stage_done(stage_done));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AddrGen_PolyArith addr_gen_polyArith
       (.ADDRARDADDR(ADDRARDADDR),
        .Q({addr_gen_rn_n_6,addr_gen_rn_n_7,addr_gen_rn_n_8,addr_gen_rn_n_9,addr_gen_rn_n_10,addr_gen_rn_n_11}),
        .addr_out(raddr_polyArith),
        .clk(clk),
        .control_low_word(control_low_word),
        .dma_bram_abs_addr(dma_bram_abs_addr),
        .done_polyArith(done_polyArith),
        .forward_internal(forward_internal),
        .grant_ext(grant_ext),
        .ntt_opcode(ntt_opcode),
        .poly_base_a(ntt_core_ram_waddr),
        .poly_base_b(\poly_base_b_DP_reg_n_0_[0] ),
        .ram_reg({addr_gen_nr_n_2,addr_gen_nr_n_3,addr_gen_nr_n_4,addr_gen_nr_n_5,addr_gen_nr_n_6,addr_gen_nr_n_7}),
        .sub_opcode(sub_opcode),
        .swap(swap_polyArith),
        .valid_1DP(valid_1DP),
        .valid_reg_0(addr_gen_polyArith_n_1),
        .valid_reg_1(\DELAY_BLOCK[17].shift_array_reg[18][0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AddrGen__parameterized0 addr_gen_rn
       (.Q(m),
        .SR(core_rst),
        .clk(clk),
        .\m_reg[1]_0 (\DELAY_BLOCK[17].shift_array_reg[18][0] ),
        .\shift_array_reg[0][8] ({addr_gen_rn_n_3,addr_gen_rn_n_4,addr_gen_rn_n_5,addr_gen_rn_n_6,addr_gen_rn_n_7,addr_gen_rn_n_8,addr_gen_rn_n_9,addr_gen_rn_n_10,addr_gen_rn_n_11}),
        .stage_done(stage_done));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataShuffler data_shuffler
       (.ADDRBWRADDR(ADDRBWRADDR[5:0]),
        .D({addr_delay_bf_n_3,valid_delay_bf_n_0}),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .WEBWE(WEBWE),
        .clk(clk),
        .done_DP(done_DP),
        .\genblk1[0].dest_rom_gap_1DP_reg[1]_0 ({addr_delay_bf_n_0,addr_delay_bf_n_1}),
        .\genblk1[1].op_addr_sel_1DP_reg_0 (addr_delay_bf_n_2),
        .\genblk2[0].io_ram_wen_local_b0 (\genblk2[0].io_ram_wen_local_b0 ),
        .\genblk2[0].io_ram_wen_local_b0_reg (\genblk2[0].io_ram_wen_local_b0_reg ),
        .\genblk2[0].io_ram_wen_local_b1 (\genblk2[0].io_ram_wen_local_b1 ),
        .\genblk2[0].io_ram_wen_local_b1_reg (\genblk2[0].io_ram_wen_local_b1_reg ),
        .\genblk2[1].io_ram_wen_local_b0 (\genblk2[1].io_ram_wen_local_b0 ),
        .\genblk2[1].io_ram_wen_local_b1 (\genblk2[1].io_ram_wen_local_b1 ),
        .\genblk2[1].io_ram_wen_local_b1_reg (\genblk2[1].io_ram_wen_local_b1_reg ),
        .ntt_opcode(ntt_opcode),
        .ram_reg(\DELAY_BLOCK[17].shift_array_reg[18][0] ),
        .ram_reg_0(ram_reg[5:0]),
        .ram_reg_1(ram_reg_0),
        .\shift_array_reg[0][31] (\btf_out[1][1]_33 ),
        .\shift_array_reg[0][31]_0 (\btf_out[1][0]_32 ),
        .\shift_array_reg[0][31]_1 (\btf_out[0][1]_25 ),
        .\shift_array_reg[0][31]_2 (\btf_out[0][0]_24 ),
        .sub_opcode(sub_opcode),
        .\waddr_internal_DP_reg[0]_0 (addr_delay_bf_n_4),
        .\waddr_internal_DP_reg[1]_0 (addr_delay_bf_n_5),
        .\waddr_internal_DP_reg[2]_0 (addr_delay_bf_n_6),
        .\waddr_internal_DP_reg[3]_0 (addr_delay_bf_n_7),
        .\waddr_internal_DP_reg[4]_0 (addr_delay_bf_n_8),
        .\waddr_internal_DP_reg[5]_0 (addr_delay_bf_n_9),
        .\wdata_internal_DP_reg[0][0][15]_0 (\wdata_internal_DP_reg[0][0][15] ),
        .\wdata_internal_DP_reg[0][0][31]_0 (\wdata_internal_DP_reg[0][0][31] ),
        .\wdata_internal_DP_reg[0][1][15]_0 (\wdata_internal_DP_reg[0][1][15] ),
        .\wdata_internal_DP_reg[0][1][31]_0 (\wdata_internal_DP_reg[0][1][31] ),
        .\wdata_internal_DP_reg[1][1][15]_0 (\wdata_internal_DP_reg[1][1][15] ),
        .\wdata_internal_DP_reg[1][1][31]_0 (\wdata_internal_DP_reg[1][1][31] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataShuffler_PolyArith data_shuffler_PolyArith
       (.D(D),
        .Q(Q[1:0]),
        .\addr_1DP_reg[5]_0 (raddr_polyArith),
        .b({data_shuffler_PolyArith_n_40,data_shuffler_PolyArith_n_41,data_shuffler_PolyArith_n_42,data_shuffler_PolyArith_n_43,data_shuffler_PolyArith_n_44,data_shuffler_PolyArith_n_45,data_shuffler_PolyArith_n_46,data_shuffler_PolyArith_n_47,data_shuffler_PolyArith_n_48,data_shuffler_PolyArith_n_49,data_shuffler_PolyArith_n_50,data_shuffler_PolyArith_n_51,data_shuffler_PolyArith_n_52,data_shuffler_PolyArith_n_53,data_shuffler_PolyArith_n_54,data_shuffler_PolyArith_n_55,data_shuffler_PolyArith_n_56,data_shuffler_PolyArith_n_57,data_shuffler_PolyArith_n_58,data_shuffler_PolyArith_n_59,data_shuffler_PolyArith_n_60,data_shuffler_PolyArith_n_61,data_shuffler_PolyArith_n_62,data_shuffler_PolyArith_n_63,data_shuffler_PolyArith_n_64,data_shuffler_PolyArith_n_65,data_shuffler_PolyArith_n_66,data_shuffler_PolyArith_n_67,data_shuffler_PolyArith_n_68,data_shuffler_PolyArith_n_69,data_shuffler_PolyArith_n_70,data_shuffler_PolyArith_n_71}),
        .\bf_c[0] (\bf_c_polyArith[0]_12 ),
        .\bf_c[1] (\bf_c_polyArith[1]_13 ),
        .clk(clk),
        .\genblk1[1].bf_c_reg[1][31]_0 (montgomery_factor_DP),
        .\genblk3[1].genblk1[0].p_product_reg[2] (ntt_opcode_reg_rep_n_0),
        .ntt_opcode(ntt_opcode),
        .ram_reg(data_shuffler_PolyArith_n_8),
        .ram_reg_0(data_shuffler_PolyArith_n_9),
        .ram_reg_1(data_shuffler_PolyArith_n_10),
        .ram_reg_10(data_shuffler_PolyArith_n_19),
        .ram_reg_11(data_shuffler_PolyArith_n_20),
        .ram_reg_12(data_shuffler_PolyArith_n_21),
        .ram_reg_13(data_shuffler_PolyArith_n_22),
        .ram_reg_14(data_shuffler_PolyArith_n_23),
        .ram_reg_15(data_shuffler_PolyArith_n_24),
        .ram_reg_16(data_shuffler_PolyArith_n_25),
        .ram_reg_17(data_shuffler_PolyArith_n_26),
        .ram_reg_18(data_shuffler_PolyArith_n_27),
        .ram_reg_19(data_shuffler_PolyArith_n_28),
        .ram_reg_2(data_shuffler_PolyArith_n_11),
        .ram_reg_20(data_shuffler_PolyArith_n_29),
        .ram_reg_21(data_shuffler_PolyArith_n_30),
        .ram_reg_22(data_shuffler_PolyArith_n_31),
        .ram_reg_23(data_shuffler_PolyArith_n_32),
        .ram_reg_24(data_shuffler_PolyArith_n_33),
        .ram_reg_25(data_shuffler_PolyArith_n_34),
        .ram_reg_26(data_shuffler_PolyArith_n_35),
        .ram_reg_27(data_shuffler_PolyArith_n_36),
        .ram_reg_28(data_shuffler_PolyArith_n_37),
        .ram_reg_29(data_shuffler_PolyArith_n_38),
        .ram_reg_3(data_shuffler_PolyArith_n_12),
        .ram_reg_30(data_shuffler_PolyArith_n_39),
        .ram_reg_31(data_shuffler_PolyArith_n_72),
        .ram_reg_32(data_shuffler_PolyArith_n_73),
        .ram_reg_33(data_shuffler_PolyArith_n_74),
        .ram_reg_34(data_shuffler_PolyArith_n_75),
        .ram_reg_35(data_shuffler_PolyArith_n_76),
        .ram_reg_36(data_shuffler_PolyArith_n_77),
        .ram_reg_37(data_shuffler_PolyArith_n_78),
        .ram_reg_38(data_shuffler_PolyArith_n_79),
        .ram_reg_39(data_shuffler_PolyArith_n_80),
        .ram_reg_4(data_shuffler_PolyArith_n_13),
        .ram_reg_40(data_shuffler_PolyArith_n_81),
        .ram_reg_41(data_shuffler_PolyArith_n_82),
        .ram_reg_42(data_shuffler_PolyArith_n_83),
        .ram_reg_43(data_shuffler_PolyArith_n_84),
        .ram_reg_44(data_shuffler_PolyArith_n_85),
        .ram_reg_45(data_shuffler_PolyArith_n_86),
        .ram_reg_46(data_shuffler_PolyArith_n_87),
        .ram_reg_47(data_shuffler_PolyArith_n_88),
        .ram_reg_48(data_shuffler_PolyArith_n_89),
        .ram_reg_49(data_shuffler_PolyArith_n_90),
        .ram_reg_5(data_shuffler_PolyArith_n_14),
        .ram_reg_50(data_shuffler_PolyArith_n_91),
        .ram_reg_51(data_shuffler_PolyArith_n_92),
        .ram_reg_52(data_shuffler_PolyArith_n_93),
        .ram_reg_53(data_shuffler_PolyArith_n_94),
        .ram_reg_54(data_shuffler_PolyArith_n_95),
        .ram_reg_55(data_shuffler_PolyArith_n_96),
        .ram_reg_56(data_shuffler_PolyArith_n_97),
        .ram_reg_57(data_shuffler_PolyArith_n_98),
        .ram_reg_58(data_shuffler_PolyArith_n_99),
        .ram_reg_59(data_shuffler_PolyArith_n_100),
        .ram_reg_6(data_shuffler_PolyArith_n_15),
        .ram_reg_60(data_shuffler_PolyArith_n_101),
        .ram_reg_61(data_shuffler_PolyArith_n_102),
        .ram_reg_62(data_shuffler_PolyArith_n_103),
        .ram_reg_63({data_shuffler_PolyArith_n_104,data_shuffler_PolyArith_n_105,data_shuffler_PolyArith_n_106,data_shuffler_PolyArith_n_107,data_shuffler_PolyArith_n_108,data_shuffler_PolyArith_n_109,data_shuffler_PolyArith_n_110,data_shuffler_PolyArith_n_111,data_shuffler_PolyArith_n_112,data_shuffler_PolyArith_n_113,data_shuffler_PolyArith_n_114,data_shuffler_PolyArith_n_115,data_shuffler_PolyArith_n_116,data_shuffler_PolyArith_n_117,data_shuffler_PolyArith_n_118,data_shuffler_PolyArith_n_119,data_shuffler_PolyArith_n_120,data_shuffler_PolyArith_n_121,data_shuffler_PolyArith_n_122,data_shuffler_PolyArith_n_123,data_shuffler_PolyArith_n_124,data_shuffler_PolyArith_n_125,data_shuffler_PolyArith_n_126,data_shuffler_PolyArith_n_127,data_shuffler_PolyArith_n_128,data_shuffler_PolyArith_n_129,data_shuffler_PolyArith_n_130,data_shuffler_PolyArith_n_131,data_shuffler_PolyArith_n_132,data_shuffler_PolyArith_n_133,data_shuffler_PolyArith_n_134,data_shuffler_PolyArith_n_135}),
        .ram_reg_7(data_shuffler_PolyArith_n_16),
        .ram_reg_8(data_shuffler_PolyArith_n_17),
        .ram_reg_9(data_shuffler_PolyArith_n_18),
        .\shift_array_reg[0][31] (\shift_array_reg[0][31] ),
        .\shift_array_reg[0][31]_0 (\shift_array_reg[0][31]_0 ),
        .\shift_array_reg[0][31]_1 (\shift_array_reg[0][31]_1 ),
        .sub_opcode(sub_opcode),
        .swap(swap_polyArith),
        .valid_1DP(valid_1DP),
        .valid_1DP_reg_0(addr_gen_polyArith_n_1),
        .valid_PolyArith(valid_PolyArith),
        .waddr_polyArith(waddr_polyArith));
  FDRE done_DP_reg
       (.C(clk),
        .CE(1'b1),
        .D(done_delay1_n_1),
        .Q(done_DP),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized16 done_delay1
       (.\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] ),
        .clk(clk),
        .done_DP(done_DP),
        .done_DP_reg(done_delay1_n_1),
        .done_DP_reg_0(\DELAY_BLOCK[17].shift_array_reg[18][0] ),
        .done_internal(done_internal),
        .done_polyArith(done_polyArith),
        .last_instruction__3(last_instruction__3),
        .nextstate1__6(nextstate1__6),
        .ntt_opcode(ntt_opcode));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_uni \genblk8[0].btf 
       (.\DELAY_BLOCK[12].shift_array_reg[13][0] (data_shuffler_PolyArith_n_8),
        .\DELAY_BLOCK[12].shift_array_reg[13][10] (data_shuffler_PolyArith_n_18),
        .\DELAY_BLOCK[12].shift_array_reg[13][11] (data_shuffler_PolyArith_n_19),
        .\DELAY_BLOCK[12].shift_array_reg[13][12] (data_shuffler_PolyArith_n_20),
        .\DELAY_BLOCK[12].shift_array_reg[13][13] (data_shuffler_PolyArith_n_21),
        .\DELAY_BLOCK[12].shift_array_reg[13][14] (data_shuffler_PolyArith_n_22),
        .\DELAY_BLOCK[12].shift_array_reg[13][15] (data_shuffler_PolyArith_n_23),
        .\DELAY_BLOCK[12].shift_array_reg[13][16] (data_shuffler_PolyArith_n_24),
        .\DELAY_BLOCK[12].shift_array_reg[13][17] (data_shuffler_PolyArith_n_25),
        .\DELAY_BLOCK[12].shift_array_reg[13][18] (data_shuffler_PolyArith_n_26),
        .\DELAY_BLOCK[12].shift_array_reg[13][19] (data_shuffler_PolyArith_n_27),
        .\DELAY_BLOCK[12].shift_array_reg[13][1] (data_shuffler_PolyArith_n_9),
        .\DELAY_BLOCK[12].shift_array_reg[13][20] (data_shuffler_PolyArith_n_28),
        .\DELAY_BLOCK[12].shift_array_reg[13][21] (data_shuffler_PolyArith_n_29),
        .\DELAY_BLOCK[12].shift_array_reg[13][22] (data_shuffler_PolyArith_n_30),
        .\DELAY_BLOCK[12].shift_array_reg[13][23] (data_shuffler_PolyArith_n_31),
        .\DELAY_BLOCK[12].shift_array_reg[13][24] (data_shuffler_PolyArith_n_32),
        .\DELAY_BLOCK[12].shift_array_reg[13][25] (data_shuffler_PolyArith_n_33),
        .\DELAY_BLOCK[12].shift_array_reg[13][26] (data_shuffler_PolyArith_n_34),
        .\DELAY_BLOCK[12].shift_array_reg[13][27] (data_shuffler_PolyArith_n_35),
        .\DELAY_BLOCK[12].shift_array_reg[13][28] (data_shuffler_PolyArith_n_36),
        .\DELAY_BLOCK[12].shift_array_reg[13][29] (data_shuffler_PolyArith_n_37),
        .\DELAY_BLOCK[12].shift_array_reg[13][2] (data_shuffler_PolyArith_n_10),
        .\DELAY_BLOCK[12].shift_array_reg[13][30] (data_shuffler_PolyArith_n_38),
        .\DELAY_BLOCK[12].shift_array_reg[13][31] (data_shuffler_PolyArith_n_39),
        .\DELAY_BLOCK[12].shift_array_reg[13][3] (data_shuffler_PolyArith_n_11),
        .\DELAY_BLOCK[12].shift_array_reg[13][4] (data_shuffler_PolyArith_n_12),
        .\DELAY_BLOCK[12].shift_array_reg[13][5] (data_shuffler_PolyArith_n_13),
        .\DELAY_BLOCK[12].shift_array_reg[13][6] (data_shuffler_PolyArith_n_14),
        .\DELAY_BLOCK[12].shift_array_reg[13][7] (data_shuffler_PolyArith_n_15),
        .\DELAY_BLOCK[12].shift_array_reg[13][8] (data_shuffler_PolyArith_n_16),
        .\DELAY_BLOCK[12].shift_array_reg[13][9] (data_shuffler_PolyArith_n_17),
        .b({data_shuffler_PolyArith_n_40,data_shuffler_PolyArith_n_41,data_shuffler_PolyArith_n_42,data_shuffler_PolyArith_n_43,data_shuffler_PolyArith_n_44,data_shuffler_PolyArith_n_45,data_shuffler_PolyArith_n_46,data_shuffler_PolyArith_n_47,data_shuffler_PolyArith_n_48,data_shuffler_PolyArith_n_49,data_shuffler_PolyArith_n_50,data_shuffler_PolyArith_n_51,data_shuffler_PolyArith_n_52,data_shuffler_PolyArith_n_53,data_shuffler_PolyArith_n_54,data_shuffler_PolyArith_n_55,data_shuffler_PolyArith_n_56,data_shuffler_PolyArith_n_57,data_shuffler_PolyArith_n_58,data_shuffler_PolyArith_n_59,data_shuffler_PolyArith_n_60,data_shuffler_PolyArith_n_61,data_shuffler_PolyArith_n_62,data_shuffler_PolyArith_n_63,data_shuffler_PolyArith_n_64,data_shuffler_PolyArith_n_65,data_shuffler_PolyArith_n_66,data_shuffler_PolyArith_n_67,data_shuffler_PolyArith_n_68,data_shuffler_PolyArith_n_69,data_shuffler_PolyArith_n_70,data_shuffler_PolyArith_n_71}),
        .clk(clk),
        .dif_by_2_DP(dif_by_2_DP),
        .dif_by_2_DP_reg_0(\genblk8[0].sr_opcode_n_0 ),
        .\genblk1[0].q_reg ({\genblk1[0].q_reg [31:20],\genblk1[0].q_reg [15:9]}),
        .\genblk8[0].q_reg ({\genblk8[0].q_reg [19:16],\genblk8[0].q_reg [8:0]}),
        .\m_delay_reg[0] (\m_delay_reg[0] ),
        .w({tw_gen_n_19,tw_gen_n_20,tw_gen_n_21,tw_gen_n_22,tw_gen_n_23,tw_gen_n_24,tw_gen_n_25,tw_gen_n_26,tw_gen_n_27,tw_gen_n_28,tw_gen_n_29,tw_gen_n_30,tw_gen_n_31,tw_gen_n_32,tw_gen_n_33,tw_gen_n_34,tw_gen_n_35,tw_gen_n_36,tw_gen_n_37,tw_gen_n_38,tw_gen_n_39,tw_gen_n_40,tw_gen_n_41,tw_gen_n_42,tw_gen_n_43,tw_gen_n_44,tw_gen_n_45,tw_gen_n_46,tw_gen_n_47,tw_gen_n_48,tw_gen_n_49,tw_gen_n_50}),
        .\y_reg[31] (\btf_out[0][0]_24 ),
        .\y_reg[31]_0 (\btf_out[0][1]_25 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized8 \genblk8[0].sr_opcode 
       (.\DELAY_BLOCK[0].shift_array_reg[1][0]_0 (\genblk8[0].sr_opcode_n_0 ),
        .Q(Q[1:0]),
        .clk(clk),
        .forward_internal(forward_internal));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5 \genblk8[0].sr_q 
       (.clk(clk),
        .dina_ext_low_word(dina_ext_low_word),
        .\genblk8[0].q_reg ({\genblk8[0].q_reg [19:16],\genblk8[0].q_reg [8:0]}),
        .\shift_array_reg[0][10]_0 (\genblk8[0].sr_q_n_14 ),
        .\shift_array_reg[0][11]_0 (\genblk8[0].sr_q_n_15 ),
        .\shift_array_reg[0][12]_0 (\genblk8[0].sr_q_n_16 ),
        .\shift_array_reg[0][13]_0 (\genblk8[0].sr_q_n_17 ),
        .\shift_array_reg[0][14]_0 (\genblk8[0].sr_q_n_18 ),
        .\shift_array_reg[0][15]_0 (\genblk8[0].sr_q_n_19 ),
        .\shift_array_reg[0][20]_0 (\genblk8[0].sr_q_n_20 ),
        .\shift_array_reg[0][21]_0 (\genblk8[0].sr_q_n_21 ),
        .\shift_array_reg[0][22]_0 (\genblk8[0].sr_q_n_22 ),
        .\shift_array_reg[0][23]_0 (\genblk8[0].sr_q_n_23 ),
        .\shift_array_reg[0][24]_0 (\genblk8[0].sr_q_n_24 ),
        .\shift_array_reg[0][25]_0 (\genblk8[0].sr_q_n_25 ),
        .\shift_array_reg[0][26]_0 (\genblk8[0].sr_q_n_26 ),
        .\shift_array_reg[0][27]_0 (\genblk8[0].sr_q_n_27 ),
        .\shift_array_reg[0][28]_0 (\genblk8[0].sr_q_n_28 ),
        .\shift_array_reg[0][29]_0 (\genblk8[0].sr_q_n_29 ),
        .\shift_array_reg[0][30]_0 (\genblk8[0].sr_q_n_30 ),
        .\shift_array_reg[0][31]_0 (\genblk8[0].sr_q_n_31 ),
        .\shift_array_reg[0][31]_1 (\m_delay_reg[0] ),
        .\shift_array_reg[0][9]_0 (\genblk8[0].sr_q_n_13 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_uni_1 \genblk8[1].btf 
       (.\DELAY_BLOCK[12].shift_array_reg[13][0] (data_shuffler_PolyArith_n_72),
        .\DELAY_BLOCK[12].shift_array_reg[13][10] (data_shuffler_PolyArith_n_82),
        .\DELAY_BLOCK[12].shift_array_reg[13][11] (data_shuffler_PolyArith_n_83),
        .\DELAY_BLOCK[12].shift_array_reg[13][12] (data_shuffler_PolyArith_n_84),
        .\DELAY_BLOCK[12].shift_array_reg[13][13] (data_shuffler_PolyArith_n_85),
        .\DELAY_BLOCK[12].shift_array_reg[13][14] (data_shuffler_PolyArith_n_86),
        .\DELAY_BLOCK[12].shift_array_reg[13][15] (data_shuffler_PolyArith_n_87),
        .\DELAY_BLOCK[12].shift_array_reg[13][16] (data_shuffler_PolyArith_n_88),
        .\DELAY_BLOCK[12].shift_array_reg[13][17] (data_shuffler_PolyArith_n_89),
        .\DELAY_BLOCK[12].shift_array_reg[13][18] (data_shuffler_PolyArith_n_90),
        .\DELAY_BLOCK[12].shift_array_reg[13][19] (data_shuffler_PolyArith_n_91),
        .\DELAY_BLOCK[12].shift_array_reg[13][1] (data_shuffler_PolyArith_n_73),
        .\DELAY_BLOCK[12].shift_array_reg[13][20] (data_shuffler_PolyArith_n_92),
        .\DELAY_BLOCK[12].shift_array_reg[13][21] (data_shuffler_PolyArith_n_93),
        .\DELAY_BLOCK[12].shift_array_reg[13][22] (data_shuffler_PolyArith_n_94),
        .\DELAY_BLOCK[12].shift_array_reg[13][23] (data_shuffler_PolyArith_n_95),
        .\DELAY_BLOCK[12].shift_array_reg[13][24] (data_shuffler_PolyArith_n_96),
        .\DELAY_BLOCK[12].shift_array_reg[13][25] (data_shuffler_PolyArith_n_97),
        .\DELAY_BLOCK[12].shift_array_reg[13][26] (data_shuffler_PolyArith_n_98),
        .\DELAY_BLOCK[12].shift_array_reg[13][27] (data_shuffler_PolyArith_n_99),
        .\DELAY_BLOCK[12].shift_array_reg[13][28] (data_shuffler_PolyArith_n_100),
        .\DELAY_BLOCK[12].shift_array_reg[13][29] (data_shuffler_PolyArith_n_101),
        .\DELAY_BLOCK[12].shift_array_reg[13][2] (data_shuffler_PolyArith_n_74),
        .\DELAY_BLOCK[12].shift_array_reg[13][30] (data_shuffler_PolyArith_n_102),
        .\DELAY_BLOCK[12].shift_array_reg[13][31] (data_shuffler_PolyArith_n_103),
        .\DELAY_BLOCK[12].shift_array_reg[13][3] (data_shuffler_PolyArith_n_75),
        .\DELAY_BLOCK[12].shift_array_reg[13][4] (data_shuffler_PolyArith_n_76),
        .\DELAY_BLOCK[12].shift_array_reg[13][5] (data_shuffler_PolyArith_n_77),
        .\DELAY_BLOCK[12].shift_array_reg[13][6] (data_shuffler_PolyArith_n_78),
        .\DELAY_BLOCK[12].shift_array_reg[13][7] (data_shuffler_PolyArith_n_79),
        .\DELAY_BLOCK[12].shift_array_reg[13][8] (data_shuffler_PolyArith_n_80),
        .\DELAY_BLOCK[12].shift_array_reg[13][9] (data_shuffler_PolyArith_n_81),
        .b({data_shuffler_PolyArith_n_104,data_shuffler_PolyArith_n_105,data_shuffler_PolyArith_n_106,data_shuffler_PolyArith_n_107,data_shuffler_PolyArith_n_108,data_shuffler_PolyArith_n_109,data_shuffler_PolyArith_n_110,data_shuffler_PolyArith_n_111,data_shuffler_PolyArith_n_112,data_shuffler_PolyArith_n_113,data_shuffler_PolyArith_n_114,data_shuffler_PolyArith_n_115,data_shuffler_PolyArith_n_116,data_shuffler_PolyArith_n_117,data_shuffler_PolyArith_n_118,data_shuffler_PolyArith_n_119,data_shuffler_PolyArith_n_120,data_shuffler_PolyArith_n_121,data_shuffler_PolyArith_n_122,data_shuffler_PolyArith_n_123,data_shuffler_PolyArith_n_124,data_shuffler_PolyArith_n_125,data_shuffler_PolyArith_n_126,data_shuffler_PolyArith_n_127,data_shuffler_PolyArith_n_128,data_shuffler_PolyArith_n_129,data_shuffler_PolyArith_n_130,data_shuffler_PolyArith_n_131,data_shuffler_PolyArith_n_132,data_shuffler_PolyArith_n_133,data_shuffler_PolyArith_n_134,data_shuffler_PolyArith_n_135}),
        .clk(clk),
        .dif_by_2_DP(dif_by_2_DP),
        .\genblk1[0].q_reg ({\genblk1[0].q_reg [31:20],\genblk1[0].q_reg [15:9]}),
        .\genblk8[0].q_reg ({\genblk8[0].q_reg [19:16],\genblk8[0].q_reg [8:0]}),
        .\m_delay_reg[0] (\m_delay_reg[0] ),
        .w({tw_gen_n_51,tw_gen_n_52,tw_gen_n_53,tw_gen_n_54,tw_gen_n_55,tw_gen_n_56,tw_gen_n_57,tw_gen_n_58,tw_gen_n_59,tw_gen_n_60,tw_gen_n_61,tw_gen_n_62,tw_gen_n_63,tw_gen_n_64,tw_gen_n_65,tw_gen_n_66,tw_gen_n_67,tw_gen_n_68,tw_gen_n_69,tw_gen_n_70,tw_gen_n_71,tw_gen_n_72,tw_gen_n_73,tw_gen_n_74,tw_gen_n_75,tw_gen_n_76,tw_gen_n_77,tw_gen_n_78,tw_gen_n_79,tw_gen_n_80,tw_gen_n_81,tw_gen_n_82}),
        .\y_reg[31] (\btf_out[1][0]_32 ),
        .\y_reg[31]_0 (\btf_out[1][1]_33 ));
  FDRE \montgomery_factor_DP_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [0]),
        .Q(montgomery_factor_DP[0]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [10]),
        .Q(montgomery_factor_DP[10]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [11]),
        .Q(montgomery_factor_DP[11]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [12]),
        .Q(montgomery_factor_DP[12]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [13]),
        .Q(montgomery_factor_DP[13]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [14]),
        .Q(montgomery_factor_DP[14]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [15]),
        .Q(montgomery_factor_DP[15]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [16]),
        .Q(montgomery_factor_DP[16]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [17]),
        .Q(montgomery_factor_DP[17]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [18]),
        .Q(montgomery_factor_DP[18]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [19]),
        .Q(montgomery_factor_DP[19]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [1]),
        .Q(montgomery_factor_DP[1]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [20]),
        .Q(montgomery_factor_DP[20]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [21]),
        .Q(montgomery_factor_DP[21]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [22]),
        .Q(montgomery_factor_DP[22]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [23]),
        .Q(montgomery_factor_DP[23]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [24]),
        .Q(montgomery_factor_DP[24]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [25]),
        .Q(montgomery_factor_DP[25]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [26]),
        .Q(montgomery_factor_DP[26]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [27]),
        .Q(montgomery_factor_DP[27]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [28]),
        .Q(montgomery_factor_DP[28]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [29]),
        .Q(montgomery_factor_DP[29]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [2]),
        .Q(montgomery_factor_DP[2]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [30]),
        .Q(montgomery_factor_DP[30]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [31]),
        .Q(montgomery_factor_DP[31]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [3]),
        .Q(montgomery_factor_DP[3]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [4]),
        .Q(montgomery_factor_DP[4]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [5]),
        .Q(montgomery_factor_DP[5]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [6]),
        .Q(montgomery_factor_DP[6]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [7]),
        .Q(montgomery_factor_DP[7]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [8]),
        .Q(montgomery_factor_DP[8]),
        .R(1'b0));
  FDRE \montgomery_factor_DP_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\montgomery_factor_DP_reg[31]_0 [9]),
        .Q(montgomery_factor_DP[9]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ntt_opcode_reg" *) 
  FDRE ntt_opcode_reg
       (.C(clk),
        .CE(1'b1),
        .D(ntt_opcode_reg_0),
        .Q(ntt_opcode),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ntt_opcode_reg" *) 
  FDRE ntt_opcode_reg_rep
       (.C(clk),
        .CE(1'b1),
        .D(ntt_opcode_reg_rep_0),
        .Q(ntt_opcode_reg_rep_n_0),
        .R(1'b0));
  FDRE \poly_base_a_DP_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(ntt_core_ram_waddr),
        .R(1'b0));
  FDRE \poly_base_b_DP_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(\poly_base_b_DP_reg_n_0_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8
       (.I0(ntt_core_ram_waddr),
        .I1(\DELAY_BLOCK[17].shift_array_reg[18][0] ),
        .I2(ram_reg[6]),
        .O(ADDRBWRADDR[6]));
  FDRE \rom_base_addr_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(rom_base_addr_reg[0]),
        .R(1'b0));
  FDRE \rom_base_addr_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(rom_base_addr_reg[1]),
        .R(1'b0));
  FDRE \rom_base_addr_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(rom_base_addr_reg[2]),
        .R(1'b0));
  FDRE \rom_base_addr_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(rom_base_addr_reg[3]),
        .R(1'b0));
  FDRE \rom_base_addr_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(rom_base_addr_reg[4]),
        .R(1'b0));
  FDRE \rom_base_addr_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(rom_base_addr_reg[5]),
        .R(1'b0));
  FDRE \rom_base_addr_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(rom_base_addr_reg[6]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0_2 sr_forward
       (.Q(Q[2]),
        .clk(clk),
        .forward_internal(forward_internal));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen tw_gen
       (.\DELAY_BLOCK[0].shift_array_reg[1][10] (\genblk8[0].sr_q_n_14 ),
        .\DELAY_BLOCK[0].shift_array_reg[1][11] (\genblk8[0].sr_q_n_15 ),
        .\DELAY_BLOCK[0].shift_array_reg[1][12] (\genblk8[0].sr_q_n_16 ),
        .\DELAY_BLOCK[0].shift_array_reg[1][13] (\genblk8[0].sr_q_n_17 ),
        .\DELAY_BLOCK[0].shift_array_reg[1][14] (\genblk8[0].sr_q_n_18 ),
        .\DELAY_BLOCK[0].shift_array_reg[1][15] (\genblk8[0].sr_q_n_19 ),
        .\DELAY_BLOCK[0].shift_array_reg[1][20] (\genblk8[0].sr_q_n_20 ),
        .\DELAY_BLOCK[0].shift_array_reg[1][21] (\genblk8[0].sr_q_n_21 ),
        .\DELAY_BLOCK[0].shift_array_reg[1][22] (\genblk8[0].sr_q_n_22 ),
        .\DELAY_BLOCK[0].shift_array_reg[1][23] (\genblk8[0].sr_q_n_23 ),
        .\DELAY_BLOCK[0].shift_array_reg[1][24] (\genblk8[0].sr_q_n_24 ),
        .\DELAY_BLOCK[0].shift_array_reg[1][25] (\genblk8[0].sr_q_n_25 ),
        .\DELAY_BLOCK[0].shift_array_reg[1][26] (\genblk8[0].sr_q_n_26 ),
        .\DELAY_BLOCK[0].shift_array_reg[1][27] (\genblk8[0].sr_q_n_27 ),
        .\DELAY_BLOCK[0].shift_array_reg[1][28] (\genblk8[0].sr_q_n_28 ),
        .\DELAY_BLOCK[0].shift_array_reg[1][29] (\genblk8[0].sr_q_n_29 ),
        .\DELAY_BLOCK[0].shift_array_reg[1][30] (\genblk8[0].sr_q_n_30 ),
        .\DELAY_BLOCK[0].shift_array_reg[1][31] (\genblk8[0].sr_q_n_31 ),
        .\DELAY_BLOCK[0].shift_array_reg[1][9] (\genblk8[0].sr_q_n_13 ),
        .Q(rom_base_addr_reg),
        .\bf_c[0] (\bf_c_polyArith[0]_12 ),
        .\bf_c[1] (\bf_c_polyArith[1]_13 ),
        .clk(clk),
        .forward_internal(forward_internal),
        .\genblk1[0].q_reg ({\genblk1[0].q_reg [31:20],\genblk1[0].q_reg [15:9]}),
        .\genblk3[0].genblk1[1].p_product_reg[1] (ntt_opcode_reg_rep_n_0),
        .\genblk8[0].q_reg ({\genblk8[0].q_reg [19:16],\genblk8[0].q_reg [8:0]}),
        .\m_delay_reg[0] (\m_delay_reg[0] ),
        .ntt_opcode(ntt_opcode),
        .\tmp_i_reg[0] (\DELAY_BLOCK[17].shift_array_reg[18][0] ),
        .\tw_out_internal_DP_reg[31] ({tw_gen_n_51,tw_gen_n_52,tw_gen_n_53,tw_gen_n_54,tw_gen_n_55,tw_gen_n_56,tw_gen_n_57,tw_gen_n_58,tw_gen_n_59,tw_gen_n_60,tw_gen_n_61,tw_gen_n_62,tw_gen_n_63,tw_gen_n_64,tw_gen_n_65,tw_gen_n_66,tw_gen_n_67,tw_gen_n_68,tw_gen_n_69,tw_gen_n_70,tw_gen_n_71,tw_gen_n_72,tw_gen_n_73,tw_gen_n_74,tw_gen_n_75,tw_gen_n_76,tw_gen_n_77,tw_gen_n_78,tw_gen_n_79,tw_gen_n_80,tw_gen_n_81,tw_gen_n_82}),
        .w({tw_gen_n_19,tw_gen_n_20,tw_gen_n_21,tw_gen_n_22,tw_gen_n_23,tw_gen_n_24,tw_gen_n_25,tw_gen_n_26,tw_gen_n_27,tw_gen_n_28,tw_gen_n_29,tw_gen_n_30,tw_gen_n_31,tw_gen_n_32,tw_gen_n_33,tw_gen_n_34,tw_gen_n_35,tw_gen_n_36,tw_gen_n_37,tw_gen_n_38,tw_gen_n_39,tw_gen_n_40,tw_gen_n_41,tw_gen_n_42,tw_gen_n_43,tw_gen_n_44,tw_gen_n_45,tw_gen_n_46,tw_gen_n_47,tw_gen_n_48,tw_gen_n_49,tw_gen_n_50}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized15 valid_delay_bf
       (.D(valid_delay_bf_n_0),
        .\DELAY_BLOCK[17].shift_array_reg[18][0]_0 (\DELAY_BLOCK[17].shift_array_reg[18][0] ),
        .clk(clk),
        .ntt_opcode(ntt_opcode),
        .valid_PolyArith(valid_PolyArith));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_OpenNTT
   (nextstate1__6,
    dma_bram_doutb,
    clk,
    \DELAY_BLOCK[17].shift_array_reg[18][0] ,
    dina_ext_low_word,
    wea_ext_core,
    grant_ext,
    dma_bram_en,
    dma_bram_byte_wea,
    Q,
    last_instruction__3,
    \FSM_sequential_state_reg[1] ,
    dma_bram_abs_addr,
    control_low_word,
    dma_bram_dina,
    \m_delay_reg[0] ,
    \montgomery_factor_DP_reg[31] );
  output nextstate1__6;
  output [31:0]dma_bram_doutb;
  input clk;
  input \DELAY_BLOCK[17].shift_array_reg[18][0] ;
  input [31:0]dina_ext_low_word;
  input wea_ext_core;
  input grant_ext;
  input dma_bram_en;
  input [7:0]dma_bram_byte_wea;
  input [11:0]Q;
  input last_instruction__3;
  input \FSM_sequential_state_reg[1] ;
  input [8:0]dma_bram_abs_addr;
  input [8:0]control_low_word;
  input [31:0]dma_bram_dina;
  input [22:0]\m_delay_reg[0] ;
  input [31:0]\montgomery_factor_DP_reg[31] ;

  wire \DELAY_BLOCK[0].shift_array_reg[1] ;
  wire \DELAY_BLOCK[17].shift_array_reg[18][0] ;
  wire \DELAY_BLOCK[1].shift_array_reg[2] ;
  wire \FSM_sequential_state_reg[1] ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]control_low_word;
  wire [6:0]core_rwaddr;
  wire [31:0]core_wdata;
  wire [31:0]dina_ext_low_word;
  wire [8:0]dma_bram_abs_addr;
  wire [7:0]dma_bram_byte_wea;
  wire [31:0]dma_bram_dina;
  wire [31:0]dma_bram_doutb;
  wire dma_bram_en;
  wire \genblk2[0].io_ram_rdata_DP[0][0]_i_1_n_0 ;
  wire \genblk2[0].io_ram_rdata_DP[0][10]_i_1_n_0 ;
  wire \genblk2[0].io_ram_rdata_DP[0][11]_i_1_n_0 ;
  wire \genblk2[0].io_ram_rdata_DP[0][12]_i_1_n_0 ;
  wire \genblk2[0].io_ram_rdata_DP[0][13]_i_1_n_0 ;
  wire \genblk2[0].io_ram_rdata_DP[0][14]_i_1_n_0 ;
  wire \genblk2[0].io_ram_rdata_DP[0][15]_i_1_n_0 ;
  wire \genblk2[0].io_ram_rdata_DP[0][16]_i_1_n_0 ;
  wire \genblk2[0].io_ram_rdata_DP[0][17]_i_1_n_0 ;
  wire \genblk2[0].io_ram_rdata_DP[0][18]_i_1_n_0 ;
  wire \genblk2[0].io_ram_rdata_DP[0][19]_i_1_n_0 ;
  wire \genblk2[0].io_ram_rdata_DP[0][1]_i_1_n_0 ;
  wire \genblk2[0].io_ram_rdata_DP[0][20]_i_1_n_0 ;
  wire \genblk2[0].io_ram_rdata_DP[0][21]_i_1_n_0 ;
  wire \genblk2[0].io_ram_rdata_DP[0][22]_i_1_n_0 ;
  wire \genblk2[0].io_ram_rdata_DP[0][23]_i_1_n_0 ;
  wire \genblk2[0].io_ram_rdata_DP[0][24]_i_1_n_0 ;
  wire \genblk2[0].io_ram_rdata_DP[0][25]_i_1_n_0 ;
  wire \genblk2[0].io_ram_rdata_DP[0][26]_i_1_n_0 ;
  wire \genblk2[0].io_ram_rdata_DP[0][27]_i_1_n_0 ;
  wire \genblk2[0].io_ram_rdata_DP[0][28]_i_1_n_0 ;
  wire \genblk2[0].io_ram_rdata_DP[0][29]_i_1_n_0 ;
  wire \genblk2[0].io_ram_rdata_DP[0][2]_i_1_n_0 ;
  wire \genblk2[0].io_ram_rdata_DP[0][30]_i_1_n_0 ;
  wire \genblk2[0].io_ram_rdata_DP[0][31]_i_1_n_0 ;
  wire \genblk2[0].io_ram_rdata_DP[0][3]_i_1_n_0 ;
  wire \genblk2[0].io_ram_rdata_DP[0][4]_i_1_n_0 ;
  wire \genblk2[0].io_ram_rdata_DP[0][5]_i_1_n_0 ;
  wire \genblk2[0].io_ram_rdata_DP[0][6]_i_1_n_0 ;
  wire \genblk2[0].io_ram_rdata_DP[0][7]_i_1_n_0 ;
  wire \genblk2[0].io_ram_rdata_DP[0][8]_i_1_n_0 ;
  wire \genblk2[0].io_ram_rdata_DP[0][9]_i_1_n_0 ;
  wire [31:0]\genblk2[0].io_ram_rdata_DP_reg[0] ;
  wire [6:0]\genblk2[0].io_ram_waddr_low_DP ;
  wire [31:0]\genblk2[0].io_ram_wdata_DP ;
  wire \genblk2[0].io_ram_wen_local_b0 ;
  wire \genblk2[0].io_ram_wen_local_b0_i_1_n_0 ;
  wire \genblk2[0].io_ram_wen_local_b1 ;
  wire \genblk2[0].io_ram_wen_local_b1_i_1_n_0 ;
  wire [31:0]\genblk2[1].io_ram_rdata_DP_reg[1] ;
  wire \genblk2[1].io_ram_wen_local_b0 ;
  wire \genblk2[1].io_ram_wen_local_b0_i_1_n_0 ;
  wire \genblk2[1].io_ram_wen_local_b0_i_2_n_0 ;
  wire \genblk2[1].io_ram_wen_local_b0_i_3_n_0 ;
  wire \genblk2[1].io_ram_wen_local_b1 ;
  wire \genblk2[1].io_ram_wen_local_b1_i_1_n_0 ;
  wire grant_ext;
  wire \io_ram_rdata_out[0]_i_1_n_0 ;
  wire \io_ram_rdata_out[10]_i_1_n_0 ;
  wire \io_ram_rdata_out[11]_i_1_n_0 ;
  wire \io_ram_rdata_out[12]_i_1_n_0 ;
  wire \io_ram_rdata_out[13]_i_1_n_0 ;
  wire \io_ram_rdata_out[14]_i_1_n_0 ;
  wire \io_ram_rdata_out[15]_i_1_n_0 ;
  wire \io_ram_rdata_out[16]_i_1_n_0 ;
  wire \io_ram_rdata_out[17]_i_1_n_0 ;
  wire \io_ram_rdata_out[18]_i_1_n_0 ;
  wire \io_ram_rdata_out[19]_i_1_n_0 ;
  wire \io_ram_rdata_out[1]_i_1_n_0 ;
  wire \io_ram_rdata_out[20]_i_1_n_0 ;
  wire \io_ram_rdata_out[21]_i_1_n_0 ;
  wire \io_ram_rdata_out[22]_i_1_n_0 ;
  wire \io_ram_rdata_out[23]_i_1_n_0 ;
  wire \io_ram_rdata_out[24]_i_1_n_0 ;
  wire \io_ram_rdata_out[25]_i_1_n_0 ;
  wire \io_ram_rdata_out[26]_i_1_n_0 ;
  wire \io_ram_rdata_out[27]_i_1_n_0 ;
  wire \io_ram_rdata_out[28]_i_1_n_0 ;
  wire \io_ram_rdata_out[29]_i_1_n_0 ;
  wire \io_ram_rdata_out[2]_i_1_n_0 ;
  wire \io_ram_rdata_out[30]_i_1_n_0 ;
  wire \io_ram_rdata_out[31]_i_1_n_0 ;
  wire \io_ram_rdata_out[3]_i_1_n_0 ;
  wire \io_ram_rdata_out[4]_i_1_n_0 ;
  wire \io_ram_rdata_out[5]_i_1_n_0 ;
  wire \io_ram_rdata_out[6]_i_1_n_0 ;
  wire \io_ram_rdata_out[7]_i_1_n_0 ;
  wire \io_ram_rdata_out[8]_i_1_n_0 ;
  wire \io_ram_rdata_out[9]_i_1_n_0 ;
  wire last_instruction__3;
  wire [22:0]\m_delay_reg[0] ;
  wire [31:0]\montgomery_factor_DP_reg[31] ;
  wire nextstate1__6;
  wire ntt_core_n_1;
  wire ntt_core_n_10;
  wire ntt_core_n_100;
  wire ntt_core_n_101;
  wire ntt_core_n_102;
  wire ntt_core_n_103;
  wire ntt_core_n_104;
  wire ntt_core_n_105;
  wire ntt_core_n_106;
  wire ntt_core_n_107;
  wire ntt_core_n_108;
  wire ntt_core_n_109;
  wire ntt_core_n_11;
  wire ntt_core_n_110;
  wire ntt_core_n_111;
  wire ntt_core_n_112;
  wire ntt_core_n_113;
  wire ntt_core_n_114;
  wire ntt_core_n_115;
  wire ntt_core_n_116;
  wire ntt_core_n_117;
  wire ntt_core_n_118;
  wire ntt_core_n_119;
  wire ntt_core_n_12;
  wire ntt_core_n_120;
  wire ntt_core_n_121;
  wire ntt_core_n_122;
  wire ntt_core_n_123;
  wire ntt_core_n_124;
  wire ntt_core_n_125;
  wire ntt_core_n_126;
  wire ntt_core_n_127;
  wire ntt_core_n_128;
  wire ntt_core_n_129;
  wire ntt_core_n_13;
  wire ntt_core_n_130;
  wire ntt_core_n_131;
  wire ntt_core_n_132;
  wire ntt_core_n_133;
  wire ntt_core_n_134;
  wire ntt_core_n_135;
  wire ntt_core_n_136;
  wire ntt_core_n_137;
  wire ntt_core_n_138;
  wire ntt_core_n_139;
  wire ntt_core_n_14;
  wire ntt_core_n_140;
  wire ntt_core_n_141;
  wire ntt_core_n_142;
  wire ntt_core_n_143;
  wire ntt_core_n_144;
  wire ntt_core_n_145;
  wire ntt_core_n_146;
  wire ntt_core_n_15;
  wire ntt_core_n_16;
  wire ntt_core_n_17;
  wire ntt_core_n_18;
  wire ntt_core_n_19;
  wire ntt_core_n_2;
  wire ntt_core_n_20;
  wire ntt_core_n_21;
  wire ntt_core_n_22;
  wire ntt_core_n_23;
  wire ntt_core_n_24;
  wire ntt_core_n_25;
  wire ntt_core_n_26;
  wire ntt_core_n_27;
  wire ntt_core_n_28;
  wire ntt_core_n_29;
  wire ntt_core_n_3;
  wire ntt_core_n_30;
  wire ntt_core_n_31;
  wire ntt_core_n_32;
  wire ntt_core_n_33;
  wire ntt_core_n_34;
  wire ntt_core_n_35;
  wire ntt_core_n_36;
  wire ntt_core_n_37;
  wire ntt_core_n_38;
  wire ntt_core_n_39;
  wire ntt_core_n_4;
  wire ntt_core_n_40;
  wire ntt_core_n_41;
  wire ntt_core_n_42;
  wire ntt_core_n_43;
  wire ntt_core_n_44;
  wire ntt_core_n_45;
  wire ntt_core_n_46;
  wire ntt_core_n_47;
  wire ntt_core_n_48;
  wire ntt_core_n_49;
  wire ntt_core_n_5;
  wire ntt_core_n_50;
  wire ntt_core_n_51;
  wire ntt_core_n_52;
  wire ntt_core_n_53;
  wire ntt_core_n_54;
  wire ntt_core_n_55;
  wire ntt_core_n_56;
  wire ntt_core_n_57;
  wire ntt_core_n_58;
  wire ntt_core_n_59;
  wire ntt_core_n_6;
  wire ntt_core_n_60;
  wire ntt_core_n_61;
  wire ntt_core_n_62;
  wire ntt_core_n_63;
  wire ntt_core_n_64;
  wire ntt_core_n_65;
  wire ntt_core_n_66;
  wire ntt_core_n_67;
  wire ntt_core_n_68;
  wire ntt_core_n_69;
  wire ntt_core_n_7;
  wire ntt_core_n_70;
  wire ntt_core_n_71;
  wire ntt_core_n_72;
  wire ntt_core_n_73;
  wire ntt_core_n_74;
  wire ntt_core_n_75;
  wire ntt_core_n_76;
  wire ntt_core_n_77;
  wire ntt_core_n_78;
  wire ntt_core_n_79;
  wire ntt_core_n_8;
  wire ntt_core_n_80;
  wire ntt_core_n_81;
  wire ntt_core_n_82;
  wire ntt_core_n_83;
  wire ntt_core_n_84;
  wire ntt_core_n_85;
  wire ntt_core_n_86;
  wire ntt_core_n_87;
  wire ntt_core_n_88;
  wire ntt_core_n_89;
  wire ntt_core_n_9;
  wire ntt_core_n_90;
  wire ntt_core_n_91;
  wire ntt_core_n_92;
  wire ntt_core_n_93;
  wire ntt_core_n_94;
  wire ntt_core_n_95;
  wire ntt_core_n_96;
  wire ntt_core_n_97;
  wire ntt_core_n_98;
  wire ntt_core_n_99;
  wire ntt_opcode_i_1_n_0;
  wire ntt_opcode_rep_i_1_n_0;
  wire [31:0]p_0_in;
  wire [31:0]\ram_rdata[0][0]_78 ;
  wire [31:0]\ram_rdata[0][1]_79 ;
  wire [31:0]\ram_rdata[1][0]_80 ;
  wire [31:0]\ram_rdata[1][1]_81 ;
  wire wea_ext_core;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0 \genblk2[0].bank_sel_shift 
       (.\DELAY_BLOCK[0].shift_array_reg[1] (\DELAY_BLOCK[0].shift_array_reg[1] ),
        .clk(clk),
        .control_low_word(control_low_word[7]),
        .dma_bram_abs_addr(dma_bram_abs_addr[7]),
        .grant_ext(grant_ext));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[0].io_ram_rdata_DP[0][0]_i_1 
       (.I0(\ram_rdata[0][1]_79 [0]),
        .I1(\ram_rdata[0][0]_78 [0]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(\genblk2[0].io_ram_rdata_DP[0][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[0].io_ram_rdata_DP[0][10]_i_1 
       (.I0(\ram_rdata[0][1]_79 [10]),
        .I1(\ram_rdata[0][0]_78 [10]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(\genblk2[0].io_ram_rdata_DP[0][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[0].io_ram_rdata_DP[0][11]_i_1 
       (.I0(\ram_rdata[0][1]_79 [11]),
        .I1(\ram_rdata[0][0]_78 [11]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(\genblk2[0].io_ram_rdata_DP[0][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[0].io_ram_rdata_DP[0][12]_i_1 
       (.I0(\ram_rdata[0][1]_79 [12]),
        .I1(\ram_rdata[0][0]_78 [12]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(\genblk2[0].io_ram_rdata_DP[0][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[0].io_ram_rdata_DP[0][13]_i_1 
       (.I0(\ram_rdata[0][1]_79 [13]),
        .I1(\ram_rdata[0][0]_78 [13]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(\genblk2[0].io_ram_rdata_DP[0][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[0].io_ram_rdata_DP[0][14]_i_1 
       (.I0(\ram_rdata[0][1]_79 [14]),
        .I1(\ram_rdata[0][0]_78 [14]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(\genblk2[0].io_ram_rdata_DP[0][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[0].io_ram_rdata_DP[0][15]_i_1 
       (.I0(\ram_rdata[0][1]_79 [15]),
        .I1(\ram_rdata[0][0]_78 [15]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(\genblk2[0].io_ram_rdata_DP[0][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[0].io_ram_rdata_DP[0][16]_i_1 
       (.I0(\ram_rdata[0][1]_79 [16]),
        .I1(\ram_rdata[0][0]_78 [16]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(\genblk2[0].io_ram_rdata_DP[0][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[0].io_ram_rdata_DP[0][17]_i_1 
       (.I0(\ram_rdata[0][1]_79 [17]),
        .I1(\ram_rdata[0][0]_78 [17]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(\genblk2[0].io_ram_rdata_DP[0][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[0].io_ram_rdata_DP[0][18]_i_1 
       (.I0(\ram_rdata[0][1]_79 [18]),
        .I1(\ram_rdata[0][0]_78 [18]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(\genblk2[0].io_ram_rdata_DP[0][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[0].io_ram_rdata_DP[0][19]_i_1 
       (.I0(\ram_rdata[0][1]_79 [19]),
        .I1(\ram_rdata[0][0]_78 [19]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(\genblk2[0].io_ram_rdata_DP[0][19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[0].io_ram_rdata_DP[0][1]_i_1 
       (.I0(\ram_rdata[0][1]_79 [1]),
        .I1(\ram_rdata[0][0]_78 [1]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(\genblk2[0].io_ram_rdata_DP[0][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[0].io_ram_rdata_DP[0][20]_i_1 
       (.I0(\ram_rdata[0][1]_79 [20]),
        .I1(\ram_rdata[0][0]_78 [20]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(\genblk2[0].io_ram_rdata_DP[0][20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[0].io_ram_rdata_DP[0][21]_i_1 
       (.I0(\ram_rdata[0][1]_79 [21]),
        .I1(\ram_rdata[0][0]_78 [21]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(\genblk2[0].io_ram_rdata_DP[0][21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[0].io_ram_rdata_DP[0][22]_i_1 
       (.I0(\ram_rdata[0][1]_79 [22]),
        .I1(\ram_rdata[0][0]_78 [22]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(\genblk2[0].io_ram_rdata_DP[0][22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[0].io_ram_rdata_DP[0][23]_i_1 
       (.I0(\ram_rdata[0][1]_79 [23]),
        .I1(\ram_rdata[0][0]_78 [23]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(\genblk2[0].io_ram_rdata_DP[0][23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[0].io_ram_rdata_DP[0][24]_i_1 
       (.I0(\ram_rdata[0][1]_79 [24]),
        .I1(\ram_rdata[0][0]_78 [24]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(\genblk2[0].io_ram_rdata_DP[0][24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[0].io_ram_rdata_DP[0][25]_i_1 
       (.I0(\ram_rdata[0][1]_79 [25]),
        .I1(\ram_rdata[0][0]_78 [25]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(\genblk2[0].io_ram_rdata_DP[0][25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[0].io_ram_rdata_DP[0][26]_i_1 
       (.I0(\ram_rdata[0][1]_79 [26]),
        .I1(\ram_rdata[0][0]_78 [26]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(\genblk2[0].io_ram_rdata_DP[0][26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[0].io_ram_rdata_DP[0][27]_i_1 
       (.I0(\ram_rdata[0][1]_79 [27]),
        .I1(\ram_rdata[0][0]_78 [27]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(\genblk2[0].io_ram_rdata_DP[0][27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[0].io_ram_rdata_DP[0][28]_i_1 
       (.I0(\ram_rdata[0][1]_79 [28]),
        .I1(\ram_rdata[0][0]_78 [28]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(\genblk2[0].io_ram_rdata_DP[0][28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[0].io_ram_rdata_DP[0][29]_i_1 
       (.I0(\ram_rdata[0][1]_79 [29]),
        .I1(\ram_rdata[0][0]_78 [29]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(\genblk2[0].io_ram_rdata_DP[0][29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[0].io_ram_rdata_DP[0][2]_i_1 
       (.I0(\ram_rdata[0][1]_79 [2]),
        .I1(\ram_rdata[0][0]_78 [2]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(\genblk2[0].io_ram_rdata_DP[0][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[0].io_ram_rdata_DP[0][30]_i_1 
       (.I0(\ram_rdata[0][1]_79 [30]),
        .I1(\ram_rdata[0][0]_78 [30]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(\genblk2[0].io_ram_rdata_DP[0][30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[0].io_ram_rdata_DP[0][31]_i_1 
       (.I0(\ram_rdata[0][1]_79 [31]),
        .I1(\ram_rdata[0][0]_78 [31]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(\genblk2[0].io_ram_rdata_DP[0][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[0].io_ram_rdata_DP[0][3]_i_1 
       (.I0(\ram_rdata[0][1]_79 [3]),
        .I1(\ram_rdata[0][0]_78 [3]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(\genblk2[0].io_ram_rdata_DP[0][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[0].io_ram_rdata_DP[0][4]_i_1 
       (.I0(\ram_rdata[0][1]_79 [4]),
        .I1(\ram_rdata[0][0]_78 [4]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(\genblk2[0].io_ram_rdata_DP[0][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[0].io_ram_rdata_DP[0][5]_i_1 
       (.I0(\ram_rdata[0][1]_79 [5]),
        .I1(\ram_rdata[0][0]_78 [5]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(\genblk2[0].io_ram_rdata_DP[0][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[0].io_ram_rdata_DP[0][6]_i_1 
       (.I0(\ram_rdata[0][1]_79 [6]),
        .I1(\ram_rdata[0][0]_78 [6]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(\genblk2[0].io_ram_rdata_DP[0][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[0].io_ram_rdata_DP[0][7]_i_1 
       (.I0(\ram_rdata[0][1]_79 [7]),
        .I1(\ram_rdata[0][0]_78 [7]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(\genblk2[0].io_ram_rdata_DP[0][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[0].io_ram_rdata_DP[0][8]_i_1 
       (.I0(\ram_rdata[0][1]_79 [8]),
        .I1(\ram_rdata[0][0]_78 [8]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(\genblk2[0].io_ram_rdata_DP[0][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[0].io_ram_rdata_DP[0][9]_i_1 
       (.I0(\ram_rdata[0][1]_79 [9]),
        .I1(\ram_rdata[0][0]_78 [9]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(\genblk2[0].io_ram_rdata_DP[0][9]_i_1_n_0 ));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP[0][0]_i_1_n_0 ),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [0]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP[0][10]_i_1_n_0 ),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [10]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP[0][11]_i_1_n_0 ),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [11]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP[0][12]_i_1_n_0 ),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [12]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP[0][13]_i_1_n_0 ),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [13]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP[0][14]_i_1_n_0 ),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [14]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP[0][15]_i_1_n_0 ),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [15]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP[0][16]_i_1_n_0 ),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [16]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP[0][17]_i_1_n_0 ),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [17]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP[0][18]_i_1_n_0 ),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [18]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP[0][19]_i_1_n_0 ),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [19]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP[0][1]_i_1_n_0 ),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [1]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP[0][20]_i_1_n_0 ),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [20]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP[0][21]_i_1_n_0 ),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [21]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP[0][22]_i_1_n_0 ),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [22]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP[0][23]_i_1_n_0 ),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [23]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP[0][24]_i_1_n_0 ),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [24]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP[0][25]_i_1_n_0 ),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [25]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP[0][26]_i_1_n_0 ),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [26]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP[0][27]_i_1_n_0 ),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [27]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP[0][28]_i_1_n_0 ),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [28]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP[0][29]_i_1_n_0 ),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [29]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP[0][2]_i_1_n_0 ),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [2]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP[0][30]_i_1_n_0 ),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [30]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP[0][31]_i_1_n_0 ),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [31]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP[0][3]_i_1_n_0 ),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [3]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP[0][4]_i_1_n_0 ),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [4]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP[0][5]_i_1_n_0 ),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [5]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP[0][6]_i_1_n_0 ),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [6]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP[0][7]_i_1_n_0 ),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [7]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP[0][8]_i_1_n_0 ),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [8]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_rdata_DP_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_rdata_DP[0][9]_i_1_n_0 ),
        .Q(\genblk2[0].io_ram_rdata_DP_reg[0] [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_waddr_low_DP[0]_i_1 
       (.I0(control_low_word[0]),
        .I1(grant_ext),
        .I2(dma_bram_abs_addr[0]),
        .O(core_rwaddr[0]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_waddr_low_DP[1]_i_1 
       (.I0(control_low_word[1]),
        .I1(grant_ext),
        .I2(dma_bram_abs_addr[1]),
        .O(core_rwaddr[1]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_waddr_low_DP[2]_i_1 
       (.I0(control_low_word[2]),
        .I1(grant_ext),
        .I2(dma_bram_abs_addr[2]),
        .O(core_rwaddr[2]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_waddr_low_DP[3]_i_1 
       (.I0(control_low_word[3]),
        .I1(grant_ext),
        .I2(dma_bram_abs_addr[3]),
        .O(core_rwaddr[3]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_waddr_low_DP[4]_i_1 
       (.I0(control_low_word[4]),
        .I1(grant_ext),
        .I2(dma_bram_abs_addr[4]),
        .O(core_rwaddr[4]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_waddr_low_DP[5]_i_1 
       (.I0(control_low_word[5]),
        .I1(grant_ext),
        .I2(dma_bram_abs_addr[5]),
        .O(core_rwaddr[5]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_waddr_low_DP[6]_i_1 
       (.I0(control_low_word[6]),
        .I1(grant_ext),
        .I2(dma_bram_abs_addr[6]),
        .O(core_rwaddr[6]));
  FDRE \genblk2[0].io_ram_waddr_low_DP_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(core_rwaddr[0]),
        .Q(\genblk2[0].io_ram_waddr_low_DP [0]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_waddr_low_DP_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(core_rwaddr[1]),
        .Q(\genblk2[0].io_ram_waddr_low_DP [1]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_waddr_low_DP_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(core_rwaddr[2]),
        .Q(\genblk2[0].io_ram_waddr_low_DP [2]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_waddr_low_DP_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(core_rwaddr[3]),
        .Q(\genblk2[0].io_ram_waddr_low_DP [3]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_waddr_low_DP_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(core_rwaddr[4]),
        .Q(\genblk2[0].io_ram_waddr_low_DP [4]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_waddr_low_DP_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(core_rwaddr[5]),
        .Q(\genblk2[0].io_ram_waddr_low_DP [5]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_waddr_low_DP_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(core_rwaddr[6]),
        .Q(\genblk2[0].io_ram_waddr_low_DP [6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[0]_i_1 
       (.I0(dina_ext_low_word[0]),
        .I1(grant_ext),
        .I2(dma_bram_dina[0]),
        .O(core_wdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[10]_i_1 
       (.I0(dina_ext_low_word[10]),
        .I1(grant_ext),
        .I2(dma_bram_dina[10]),
        .O(core_wdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[11]_i_1 
       (.I0(dina_ext_low_word[11]),
        .I1(grant_ext),
        .I2(dma_bram_dina[11]),
        .O(core_wdata[11]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[12]_i_1 
       (.I0(dina_ext_low_word[12]),
        .I1(grant_ext),
        .I2(dma_bram_dina[12]),
        .O(core_wdata[12]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[13]_i_1 
       (.I0(dina_ext_low_word[13]),
        .I1(grant_ext),
        .I2(dma_bram_dina[13]),
        .O(core_wdata[13]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[14]_i_1 
       (.I0(dina_ext_low_word[14]),
        .I1(grant_ext),
        .I2(dma_bram_dina[14]),
        .O(core_wdata[14]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[15]_i_1 
       (.I0(dina_ext_low_word[15]),
        .I1(grant_ext),
        .I2(dma_bram_dina[15]),
        .O(core_wdata[15]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[16]_i_1 
       (.I0(dina_ext_low_word[16]),
        .I1(grant_ext),
        .I2(dma_bram_dina[16]),
        .O(core_wdata[16]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[17]_i_1 
       (.I0(dina_ext_low_word[17]),
        .I1(grant_ext),
        .I2(dma_bram_dina[17]),
        .O(core_wdata[17]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[18]_i_1 
       (.I0(dina_ext_low_word[18]),
        .I1(grant_ext),
        .I2(dma_bram_dina[18]),
        .O(core_wdata[18]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[19]_i_1 
       (.I0(dina_ext_low_word[19]),
        .I1(grant_ext),
        .I2(dma_bram_dina[19]),
        .O(core_wdata[19]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[1]_i_1 
       (.I0(dina_ext_low_word[1]),
        .I1(grant_ext),
        .I2(dma_bram_dina[1]),
        .O(core_wdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[20]_i_1 
       (.I0(dina_ext_low_word[20]),
        .I1(grant_ext),
        .I2(dma_bram_dina[20]),
        .O(core_wdata[20]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[21]_i_1 
       (.I0(dina_ext_low_word[21]),
        .I1(grant_ext),
        .I2(dma_bram_dina[21]),
        .O(core_wdata[21]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[22]_i_1 
       (.I0(dina_ext_low_word[22]),
        .I1(grant_ext),
        .I2(dma_bram_dina[22]),
        .O(core_wdata[22]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[23]_i_1 
       (.I0(dina_ext_low_word[23]),
        .I1(grant_ext),
        .I2(dma_bram_dina[23]),
        .O(core_wdata[23]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[24]_i_1 
       (.I0(dina_ext_low_word[24]),
        .I1(grant_ext),
        .I2(dma_bram_dina[24]),
        .O(core_wdata[24]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[25]_i_1 
       (.I0(dina_ext_low_word[25]),
        .I1(grant_ext),
        .I2(dma_bram_dina[25]),
        .O(core_wdata[25]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[26]_i_1 
       (.I0(dina_ext_low_word[26]),
        .I1(grant_ext),
        .I2(dma_bram_dina[26]),
        .O(core_wdata[26]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[27]_i_1 
       (.I0(dina_ext_low_word[27]),
        .I1(grant_ext),
        .I2(dma_bram_dina[27]),
        .O(core_wdata[27]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[28]_i_1 
       (.I0(dina_ext_low_word[28]),
        .I1(grant_ext),
        .I2(dma_bram_dina[28]),
        .O(core_wdata[28]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[29]_i_1 
       (.I0(dina_ext_low_word[29]),
        .I1(grant_ext),
        .I2(dma_bram_dina[29]),
        .O(core_wdata[29]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[2]_i_1 
       (.I0(dina_ext_low_word[2]),
        .I1(grant_ext),
        .I2(dma_bram_dina[2]),
        .O(core_wdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[30]_i_1 
       (.I0(dina_ext_low_word[30]),
        .I1(grant_ext),
        .I2(dma_bram_dina[30]),
        .O(core_wdata[30]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[31]_i_1 
       (.I0(dina_ext_low_word[31]),
        .I1(grant_ext),
        .I2(dma_bram_dina[31]),
        .O(core_wdata[31]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[3]_i_1 
       (.I0(dina_ext_low_word[3]),
        .I1(grant_ext),
        .I2(dma_bram_dina[3]),
        .O(core_wdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[4]_i_1 
       (.I0(dina_ext_low_word[4]),
        .I1(grant_ext),
        .I2(dma_bram_dina[4]),
        .O(core_wdata[4]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[5]_i_1 
       (.I0(dina_ext_low_word[5]),
        .I1(grant_ext),
        .I2(dma_bram_dina[5]),
        .O(core_wdata[5]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[6]_i_1 
       (.I0(dina_ext_low_word[6]),
        .I1(grant_ext),
        .I2(dma_bram_dina[6]),
        .O(core_wdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[7]_i_1 
       (.I0(dina_ext_low_word[7]),
        .I1(grant_ext),
        .I2(dma_bram_dina[7]),
        .O(core_wdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[8]_i_1 
       (.I0(dina_ext_low_word[8]),
        .I1(grant_ext),
        .I2(dma_bram_dina[8]),
        .O(core_wdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \genblk2[0].io_ram_wdata_DP[9]_i_1 
       (.I0(dina_ext_low_word[9]),
        .I1(grant_ext),
        .I2(dma_bram_dina[9]),
        .O(core_wdata[9]));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[0]),
        .Q(\genblk2[0].io_ram_wdata_DP [0]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[10]),
        .Q(\genblk2[0].io_ram_wdata_DP [10]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[11]),
        .Q(\genblk2[0].io_ram_wdata_DP [11]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[12]),
        .Q(\genblk2[0].io_ram_wdata_DP [12]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[13]),
        .Q(\genblk2[0].io_ram_wdata_DP [13]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[14]),
        .Q(\genblk2[0].io_ram_wdata_DP [14]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[15]),
        .Q(\genblk2[0].io_ram_wdata_DP [15]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[16]),
        .Q(\genblk2[0].io_ram_wdata_DP [16]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[17]),
        .Q(\genblk2[0].io_ram_wdata_DP [17]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[18]),
        .Q(\genblk2[0].io_ram_wdata_DP [18]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[19]),
        .Q(\genblk2[0].io_ram_wdata_DP [19]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[1]),
        .Q(\genblk2[0].io_ram_wdata_DP [1]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[20]),
        .Q(\genblk2[0].io_ram_wdata_DP [20]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[21]),
        .Q(\genblk2[0].io_ram_wdata_DP [21]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[22]),
        .Q(\genblk2[0].io_ram_wdata_DP [22]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[23]),
        .Q(\genblk2[0].io_ram_wdata_DP [23]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[24]),
        .Q(\genblk2[0].io_ram_wdata_DP [24]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[25]),
        .Q(\genblk2[0].io_ram_wdata_DP [25]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[26]),
        .Q(\genblk2[0].io_ram_wdata_DP [26]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[27]),
        .Q(\genblk2[0].io_ram_wdata_DP [27]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[28]),
        .Q(\genblk2[0].io_ram_wdata_DP [28]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[29]),
        .Q(\genblk2[0].io_ram_wdata_DP [29]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[2]),
        .Q(\genblk2[0].io_ram_wdata_DP [2]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[30]),
        .Q(\genblk2[0].io_ram_wdata_DP [30]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[31]),
        .Q(\genblk2[0].io_ram_wdata_DP [31]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[3]),
        .Q(\genblk2[0].io_ram_wdata_DP [3]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[4]),
        .Q(\genblk2[0].io_ram_wdata_DP [4]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[5]),
        .Q(\genblk2[0].io_ram_wdata_DP [5]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[6]),
        .Q(\genblk2[0].io_ram_wdata_DP [6]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[7]),
        .Q(\genblk2[0].io_ram_wdata_DP [7]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[8]),
        .Q(\genblk2[0].io_ram_wdata_DP [8]),
        .R(1'b0));
  FDRE \genblk2[0].io_ram_wdata_DP_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(core_wdata[9]),
        .Q(\genblk2[0].io_ram_wdata_DP [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \genblk2[0].io_ram_wen_local_b0_i_1 
       (.I0(dma_bram_abs_addr[7]),
        .I1(control_low_word[7]),
        .I2(dma_bram_abs_addr[8]),
        .I3(grant_ext),
        .I4(control_low_word[8]),
        .O(\genblk2[0].io_ram_wen_local_b0_i_1_n_0 ));
  FDRE \genblk2[0].io_ram_wen_local_b0_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_wen_local_b0_i_1_n_0 ),
        .Q(\genblk2[0].io_ram_wen_local_b0 ),
        .R(\genblk2[1].io_ram_wen_local_b0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \genblk2[0].io_ram_wen_local_b1_i_1 
       (.I0(dma_bram_abs_addr[7]),
        .I1(control_low_word[7]),
        .I2(dma_bram_abs_addr[8]),
        .I3(grant_ext),
        .I4(control_low_word[8]),
        .O(\genblk2[0].io_ram_wen_local_b1_i_1_n_0 ));
  FDRE \genblk2[0].io_ram_wen_local_b1_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[0].io_ram_wen_local_b1_i_1_n_0 ),
        .Q(\genblk2[0].io_ram_wen_local_b1 ),
        .R(\genblk2[1].io_ram_wen_local_b0_i_1_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PolyRAM \genblk2[0].poly_mem 
       (.ADDRARDADDR({ntt_core_n_5,ntt_core_n_6,ntt_core_n_7,ntt_core_n_8,ntt_core_n_9,ntt_core_n_10,ntt_core_n_11}),
        .ADDRBWRADDR({ntt_core_n_12,ntt_core_n_13,ntt_core_n_14,ntt_core_n_15,ntt_core_n_16,ntt_core_n_17,ntt_core_n_18}),
        .DIADI({ntt_core_n_131,ntt_core_n_132,ntt_core_n_133,ntt_core_n_134,ntt_core_n_135,ntt_core_n_136,ntt_core_n_137,ntt_core_n_138,ntt_core_n_139,ntt_core_n_140,ntt_core_n_141,ntt_core_n_142,ntt_core_n_143,ntt_core_n_144,ntt_core_n_145,ntt_core_n_146}),
        .DIBDI({ntt_core_n_67,ntt_core_n_68,ntt_core_n_69,ntt_core_n_70,ntt_core_n_71,ntt_core_n_72,ntt_core_n_73,ntt_core_n_74,ntt_core_n_75,ntt_core_n_76,ntt_core_n_77,ntt_core_n_78,ntt_core_n_79,ntt_core_n_80,ntt_core_n_81,ntt_core_n_82}),
        .WEBWE(ntt_core_n_4),
        .clk(clk),
        .ram_reg({ntt_core_n_115,ntt_core_n_116,ntt_core_n_117,ntt_core_n_118,ntt_core_n_119,ntt_core_n_120,ntt_core_n_121,ntt_core_n_122,ntt_core_n_123,ntt_core_n_124,ntt_core_n_125,ntt_core_n_126,ntt_core_n_127,ntt_core_n_128,ntt_core_n_129,ntt_core_n_130}),
        .ram_reg_0({ntt_core_n_51,ntt_core_n_52,ntt_core_n_53,ntt_core_n_54,ntt_core_n_55,ntt_core_n_56,ntt_core_n_57,ntt_core_n_58,ntt_core_n_59,ntt_core_n_60,ntt_core_n_61,ntt_core_n_62,ntt_core_n_63,ntt_core_n_64,ntt_core_n_65,ntt_core_n_66}),
        .ram_reg_1(ntt_core_n_3),
        .\rdata[0][0] (\ram_rdata[0][0]_78 ),
        .\rdata[0][1] (\ram_rdata[0][1]_79 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[1].io_ram_rdata_DP[1][0]_i_1 
       (.I0(\ram_rdata[1][1]_81 [0]),
        .I1(\ram_rdata[1][0]_80 [0]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[1].io_ram_rdata_DP[1][10]_i_1 
       (.I0(\ram_rdata[1][1]_81 [10]),
        .I1(\ram_rdata[1][0]_80 [10]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[1].io_ram_rdata_DP[1][11]_i_1 
       (.I0(\ram_rdata[1][1]_81 [11]),
        .I1(\ram_rdata[1][0]_80 [11]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[1].io_ram_rdata_DP[1][12]_i_1 
       (.I0(\ram_rdata[1][1]_81 [12]),
        .I1(\ram_rdata[1][0]_80 [12]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(p_0_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[1].io_ram_rdata_DP[1][13]_i_1 
       (.I0(\ram_rdata[1][1]_81 [13]),
        .I1(\ram_rdata[1][0]_80 [13]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(p_0_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[1].io_ram_rdata_DP[1][14]_i_1 
       (.I0(\ram_rdata[1][1]_81 [14]),
        .I1(\ram_rdata[1][0]_80 [14]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(p_0_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[1].io_ram_rdata_DP[1][15]_i_1 
       (.I0(\ram_rdata[1][1]_81 [15]),
        .I1(\ram_rdata[1][0]_80 [15]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(p_0_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[1].io_ram_rdata_DP[1][16]_i_1 
       (.I0(\ram_rdata[1][1]_81 [16]),
        .I1(\ram_rdata[1][0]_80 [16]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(p_0_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[1].io_ram_rdata_DP[1][17]_i_1 
       (.I0(\ram_rdata[1][1]_81 [17]),
        .I1(\ram_rdata[1][0]_80 [17]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(p_0_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[1].io_ram_rdata_DP[1][18]_i_1 
       (.I0(\ram_rdata[1][1]_81 [18]),
        .I1(\ram_rdata[1][0]_80 [18]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(p_0_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[1].io_ram_rdata_DP[1][19]_i_1 
       (.I0(\ram_rdata[1][1]_81 [19]),
        .I1(\ram_rdata[1][0]_80 [19]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(p_0_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[1].io_ram_rdata_DP[1][1]_i_1 
       (.I0(\ram_rdata[1][1]_81 [1]),
        .I1(\ram_rdata[1][0]_80 [1]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[1].io_ram_rdata_DP[1][20]_i_1 
       (.I0(\ram_rdata[1][1]_81 [20]),
        .I1(\ram_rdata[1][0]_80 [20]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(p_0_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[1].io_ram_rdata_DP[1][21]_i_1 
       (.I0(\ram_rdata[1][1]_81 [21]),
        .I1(\ram_rdata[1][0]_80 [21]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(p_0_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[1].io_ram_rdata_DP[1][22]_i_1 
       (.I0(\ram_rdata[1][1]_81 [22]),
        .I1(\ram_rdata[1][0]_80 [22]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(p_0_in[22]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[1].io_ram_rdata_DP[1][23]_i_1 
       (.I0(\ram_rdata[1][1]_81 [23]),
        .I1(\ram_rdata[1][0]_80 [23]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(p_0_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[1].io_ram_rdata_DP[1][24]_i_1 
       (.I0(\ram_rdata[1][1]_81 [24]),
        .I1(\ram_rdata[1][0]_80 [24]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(p_0_in[24]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[1].io_ram_rdata_DP[1][25]_i_1 
       (.I0(\ram_rdata[1][1]_81 [25]),
        .I1(\ram_rdata[1][0]_80 [25]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(p_0_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[1].io_ram_rdata_DP[1][26]_i_1 
       (.I0(\ram_rdata[1][1]_81 [26]),
        .I1(\ram_rdata[1][0]_80 [26]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(p_0_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[1].io_ram_rdata_DP[1][27]_i_1 
       (.I0(\ram_rdata[1][1]_81 [27]),
        .I1(\ram_rdata[1][0]_80 [27]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(p_0_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[1].io_ram_rdata_DP[1][28]_i_1 
       (.I0(\ram_rdata[1][1]_81 [28]),
        .I1(\ram_rdata[1][0]_80 [28]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(p_0_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[1].io_ram_rdata_DP[1][29]_i_1 
       (.I0(\ram_rdata[1][1]_81 [29]),
        .I1(\ram_rdata[1][0]_80 [29]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(p_0_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[1].io_ram_rdata_DP[1][2]_i_1 
       (.I0(\ram_rdata[1][1]_81 [2]),
        .I1(\ram_rdata[1][0]_80 [2]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[1].io_ram_rdata_DP[1][30]_i_1 
       (.I0(\ram_rdata[1][1]_81 [30]),
        .I1(\ram_rdata[1][0]_80 [30]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(p_0_in[30]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[1].io_ram_rdata_DP[1][31]_i_1 
       (.I0(\ram_rdata[1][1]_81 [31]),
        .I1(\ram_rdata[1][0]_80 [31]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(p_0_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[1].io_ram_rdata_DP[1][3]_i_1 
       (.I0(\ram_rdata[1][1]_81 [3]),
        .I1(\ram_rdata[1][0]_80 [3]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[1].io_ram_rdata_DP[1][4]_i_1 
       (.I0(\ram_rdata[1][1]_81 [4]),
        .I1(\ram_rdata[1][0]_80 [4]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[1].io_ram_rdata_DP[1][5]_i_1 
       (.I0(\ram_rdata[1][1]_81 [5]),
        .I1(\ram_rdata[1][0]_80 [5]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[1].io_ram_rdata_DP[1][6]_i_1 
       (.I0(\ram_rdata[1][1]_81 [6]),
        .I1(\ram_rdata[1][0]_80 [6]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[1].io_ram_rdata_DP[1][7]_i_1 
       (.I0(\ram_rdata[1][1]_81 [7]),
        .I1(\ram_rdata[1][0]_80 [7]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[1].io_ram_rdata_DP[1][8]_i_1 
       (.I0(\ram_rdata[1][1]_81 [8]),
        .I1(\ram_rdata[1][0]_80 [8]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk2[1].io_ram_rdata_DP[1][9]_i_1 
       (.I0(\ram_rdata[1][1]_81 [9]),
        .I1(\ram_rdata[1][0]_80 [9]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .O(p_0_in[9]));
  FDRE \genblk2[1].io_ram_rdata_DP_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\genblk2[1].io_ram_rdata_DP_reg[1] [0]),
        .R(1'b0));
  FDRE \genblk2[1].io_ram_rdata_DP_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(\genblk2[1].io_ram_rdata_DP_reg[1] [10]),
        .R(1'b0));
  FDRE \genblk2[1].io_ram_rdata_DP_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(\genblk2[1].io_ram_rdata_DP_reg[1] [11]),
        .R(1'b0));
  FDRE \genblk2[1].io_ram_rdata_DP_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(\genblk2[1].io_ram_rdata_DP_reg[1] [12]),
        .R(1'b0));
  FDRE \genblk2[1].io_ram_rdata_DP_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(\genblk2[1].io_ram_rdata_DP_reg[1] [13]),
        .R(1'b0));
  FDRE \genblk2[1].io_ram_rdata_DP_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(\genblk2[1].io_ram_rdata_DP_reg[1] [14]),
        .R(1'b0));
  FDRE \genblk2[1].io_ram_rdata_DP_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(\genblk2[1].io_ram_rdata_DP_reg[1] [15]),
        .R(1'b0));
  FDRE \genblk2[1].io_ram_rdata_DP_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[16]),
        .Q(\genblk2[1].io_ram_rdata_DP_reg[1] [16]),
        .R(1'b0));
  FDRE \genblk2[1].io_ram_rdata_DP_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[17]),
        .Q(\genblk2[1].io_ram_rdata_DP_reg[1] [17]),
        .R(1'b0));
  FDRE \genblk2[1].io_ram_rdata_DP_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[18]),
        .Q(\genblk2[1].io_ram_rdata_DP_reg[1] [18]),
        .R(1'b0));
  FDRE \genblk2[1].io_ram_rdata_DP_reg[1][19] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[19]),
        .Q(\genblk2[1].io_ram_rdata_DP_reg[1] [19]),
        .R(1'b0));
  FDRE \genblk2[1].io_ram_rdata_DP_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\genblk2[1].io_ram_rdata_DP_reg[1] [1]),
        .R(1'b0));
  FDRE \genblk2[1].io_ram_rdata_DP_reg[1][20] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[20]),
        .Q(\genblk2[1].io_ram_rdata_DP_reg[1] [20]),
        .R(1'b0));
  FDRE \genblk2[1].io_ram_rdata_DP_reg[1][21] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[21]),
        .Q(\genblk2[1].io_ram_rdata_DP_reg[1] [21]),
        .R(1'b0));
  FDRE \genblk2[1].io_ram_rdata_DP_reg[1][22] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[22]),
        .Q(\genblk2[1].io_ram_rdata_DP_reg[1] [22]),
        .R(1'b0));
  FDRE \genblk2[1].io_ram_rdata_DP_reg[1][23] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[23]),
        .Q(\genblk2[1].io_ram_rdata_DP_reg[1] [23]),
        .R(1'b0));
  FDRE \genblk2[1].io_ram_rdata_DP_reg[1][24] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[24]),
        .Q(\genblk2[1].io_ram_rdata_DP_reg[1] [24]),
        .R(1'b0));
  FDRE \genblk2[1].io_ram_rdata_DP_reg[1][25] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[25]),
        .Q(\genblk2[1].io_ram_rdata_DP_reg[1] [25]),
        .R(1'b0));
  FDRE \genblk2[1].io_ram_rdata_DP_reg[1][26] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[26]),
        .Q(\genblk2[1].io_ram_rdata_DP_reg[1] [26]),
        .R(1'b0));
  FDRE \genblk2[1].io_ram_rdata_DP_reg[1][27] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[27]),
        .Q(\genblk2[1].io_ram_rdata_DP_reg[1] [27]),
        .R(1'b0));
  FDRE \genblk2[1].io_ram_rdata_DP_reg[1][28] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[28]),
        .Q(\genblk2[1].io_ram_rdata_DP_reg[1] [28]),
        .R(1'b0));
  FDRE \genblk2[1].io_ram_rdata_DP_reg[1][29] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[29]),
        .Q(\genblk2[1].io_ram_rdata_DP_reg[1] [29]),
        .R(1'b0));
  FDRE \genblk2[1].io_ram_rdata_DP_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\genblk2[1].io_ram_rdata_DP_reg[1] [2]),
        .R(1'b0));
  FDRE \genblk2[1].io_ram_rdata_DP_reg[1][30] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[30]),
        .Q(\genblk2[1].io_ram_rdata_DP_reg[1] [30]),
        .R(1'b0));
  FDRE \genblk2[1].io_ram_rdata_DP_reg[1][31] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[31]),
        .Q(\genblk2[1].io_ram_rdata_DP_reg[1] [31]),
        .R(1'b0));
  FDRE \genblk2[1].io_ram_rdata_DP_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\genblk2[1].io_ram_rdata_DP_reg[1] [3]),
        .R(1'b0));
  FDRE \genblk2[1].io_ram_rdata_DP_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(\genblk2[1].io_ram_rdata_DP_reg[1] [4]),
        .R(1'b0));
  FDRE \genblk2[1].io_ram_rdata_DP_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(\genblk2[1].io_ram_rdata_DP_reg[1] [5]),
        .R(1'b0));
  FDRE \genblk2[1].io_ram_rdata_DP_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(\genblk2[1].io_ram_rdata_DP_reg[1] [6]),
        .R(1'b0));
  FDRE \genblk2[1].io_ram_rdata_DP_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(\genblk2[1].io_ram_rdata_DP_reg[1] [7]),
        .R(1'b0));
  FDRE \genblk2[1].io_ram_rdata_DP_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(\genblk2[1].io_ram_rdata_DP_reg[1] [8]),
        .R(1'b0));
  FDRE \genblk2[1].io_ram_rdata_DP_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(\genblk2[1].io_ram_rdata_DP_reg[1] [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4777777777777777)) 
    \genblk2[1].io_ram_wen_local_b0_i_1 
       (.I0(wea_ext_core),
        .I1(grant_ext),
        .I2(dma_bram_en),
        .I3(dma_bram_byte_wea[1]),
        .I4(dma_bram_byte_wea[0]),
        .I5(\genblk2[1].io_ram_wen_local_b0_i_3_n_0 ),
        .O(\genblk2[1].io_ram_wen_local_b0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \genblk2[1].io_ram_wen_local_b0_i_2 
       (.I0(dma_bram_abs_addr[8]),
        .I1(control_low_word[8]),
        .I2(dma_bram_abs_addr[7]),
        .I3(grant_ext),
        .I4(control_low_word[7]),
        .O(\genblk2[1].io_ram_wen_local_b0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \genblk2[1].io_ram_wen_local_b0_i_3 
       (.I0(dma_bram_byte_wea[2]),
        .I1(dma_bram_byte_wea[3]),
        .I2(dma_bram_byte_wea[4]),
        .I3(dma_bram_byte_wea[5]),
        .I4(dma_bram_byte_wea[7]),
        .I5(dma_bram_byte_wea[6]),
        .O(\genblk2[1].io_ram_wen_local_b0_i_3_n_0 ));
  FDRE \genblk2[1].io_ram_wen_local_b0_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[1].io_ram_wen_local_b0_i_2_n_0 ),
        .Q(\genblk2[1].io_ram_wen_local_b0 ),
        .R(\genblk2[1].io_ram_wen_local_b0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \genblk2[1].io_ram_wen_local_b1_i_1 
       (.I0(dma_bram_abs_addr[7]),
        .I1(control_low_word[7]),
        .I2(dma_bram_abs_addr[8]),
        .I3(grant_ext),
        .I4(control_low_word[8]),
        .O(\genblk2[1].io_ram_wen_local_b1_i_1_n_0 ));
  FDRE \genblk2[1].io_ram_wen_local_b1_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk2[1].io_ram_wen_local_b1_i_1_n_0 ),
        .Q(\genblk2[1].io_ram_wen_local_b1 ),
        .R(\genblk2[1].io_ram_wen_local_b0_i_1_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PolyRAM_0 \genblk2[1].poly_mem 
       (.ADDRARDADDR({ntt_core_n_5,ntt_core_n_6,ntt_core_n_7,ntt_core_n_8,ntt_core_n_9,ntt_core_n_10,ntt_core_n_11}),
        .ADDRBWRADDR({ntt_core_n_12,ntt_core_n_13,ntt_core_n_14,ntt_core_n_15,ntt_core_n_16,ntt_core_n_17,ntt_core_n_18}),
        .DIADI({ntt_core_n_99,ntt_core_n_100,ntt_core_n_101,ntt_core_n_102,ntt_core_n_103,ntt_core_n_104,ntt_core_n_105,ntt_core_n_106,ntt_core_n_107,ntt_core_n_108,ntt_core_n_109,ntt_core_n_110,ntt_core_n_111,ntt_core_n_112,ntt_core_n_113,ntt_core_n_114}),
        .DIBDI({ntt_core_n_35,ntt_core_n_36,ntt_core_n_37,ntt_core_n_38,ntt_core_n_39,ntt_core_n_40,ntt_core_n_41,ntt_core_n_42,ntt_core_n_43,ntt_core_n_44,ntt_core_n_45,ntt_core_n_46,ntt_core_n_47,ntt_core_n_48,ntt_core_n_49,ntt_core_n_50}),
        .WEBWE(ntt_core_n_2),
        .clk(clk),
        .ram_reg({ntt_core_n_83,ntt_core_n_84,ntt_core_n_85,ntt_core_n_86,ntt_core_n_87,ntt_core_n_88,ntt_core_n_89,ntt_core_n_90,ntt_core_n_91,ntt_core_n_92,ntt_core_n_93,ntt_core_n_94,ntt_core_n_95,ntt_core_n_96,ntt_core_n_97,ntt_core_n_98}),
        .ram_reg_0({ntt_core_n_19,ntt_core_n_20,ntt_core_n_21,ntt_core_n_22,ntt_core_n_23,ntt_core_n_24,ntt_core_n_25,ntt_core_n_26,ntt_core_n_27,ntt_core_n_28,ntt_core_n_29,ntt_core_n_30,ntt_core_n_31,ntt_core_n_32,ntt_core_n_33,ntt_core_n_34}),
        .ram_reg_1(ntt_core_n_1),
        .\rdata[1][0] (\ram_rdata[1][0]_80 ),
        .\rdata[1][1] (\ram_rdata[1][1]_81 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \io_ram_rdata_out[0]_i_1 
       (.I0(\genblk2[1].io_ram_rdata_DP_reg[1] [0]),
        .I1(\genblk2[0].io_ram_rdata_DP_reg[0] [0]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2] ),
        .O(\io_ram_rdata_out[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \io_ram_rdata_out[10]_i_1 
       (.I0(\genblk2[1].io_ram_rdata_DP_reg[1] [10]),
        .I1(\genblk2[0].io_ram_rdata_DP_reg[0] [10]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2] ),
        .O(\io_ram_rdata_out[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \io_ram_rdata_out[11]_i_1 
       (.I0(\genblk2[1].io_ram_rdata_DP_reg[1] [11]),
        .I1(\genblk2[0].io_ram_rdata_DP_reg[0] [11]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2] ),
        .O(\io_ram_rdata_out[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \io_ram_rdata_out[12]_i_1 
       (.I0(\genblk2[1].io_ram_rdata_DP_reg[1] [12]),
        .I1(\genblk2[0].io_ram_rdata_DP_reg[0] [12]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2] ),
        .O(\io_ram_rdata_out[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \io_ram_rdata_out[13]_i_1 
       (.I0(\genblk2[1].io_ram_rdata_DP_reg[1] [13]),
        .I1(\genblk2[0].io_ram_rdata_DP_reg[0] [13]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2] ),
        .O(\io_ram_rdata_out[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \io_ram_rdata_out[14]_i_1 
       (.I0(\genblk2[1].io_ram_rdata_DP_reg[1] [14]),
        .I1(\genblk2[0].io_ram_rdata_DP_reg[0] [14]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2] ),
        .O(\io_ram_rdata_out[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \io_ram_rdata_out[15]_i_1 
       (.I0(\genblk2[1].io_ram_rdata_DP_reg[1] [15]),
        .I1(\genblk2[0].io_ram_rdata_DP_reg[0] [15]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2] ),
        .O(\io_ram_rdata_out[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \io_ram_rdata_out[16]_i_1 
       (.I0(\genblk2[1].io_ram_rdata_DP_reg[1] [16]),
        .I1(\genblk2[0].io_ram_rdata_DP_reg[0] [16]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2] ),
        .O(\io_ram_rdata_out[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \io_ram_rdata_out[17]_i_1 
       (.I0(\genblk2[1].io_ram_rdata_DP_reg[1] [17]),
        .I1(\genblk2[0].io_ram_rdata_DP_reg[0] [17]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2] ),
        .O(\io_ram_rdata_out[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \io_ram_rdata_out[18]_i_1 
       (.I0(\genblk2[1].io_ram_rdata_DP_reg[1] [18]),
        .I1(\genblk2[0].io_ram_rdata_DP_reg[0] [18]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2] ),
        .O(\io_ram_rdata_out[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \io_ram_rdata_out[19]_i_1 
       (.I0(\genblk2[1].io_ram_rdata_DP_reg[1] [19]),
        .I1(\genblk2[0].io_ram_rdata_DP_reg[0] [19]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2] ),
        .O(\io_ram_rdata_out[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \io_ram_rdata_out[1]_i_1 
       (.I0(\genblk2[1].io_ram_rdata_DP_reg[1] [1]),
        .I1(\genblk2[0].io_ram_rdata_DP_reg[0] [1]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2] ),
        .O(\io_ram_rdata_out[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \io_ram_rdata_out[20]_i_1 
       (.I0(\genblk2[1].io_ram_rdata_DP_reg[1] [20]),
        .I1(\genblk2[0].io_ram_rdata_DP_reg[0] [20]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2] ),
        .O(\io_ram_rdata_out[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \io_ram_rdata_out[21]_i_1 
       (.I0(\genblk2[1].io_ram_rdata_DP_reg[1] [21]),
        .I1(\genblk2[0].io_ram_rdata_DP_reg[0] [21]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2] ),
        .O(\io_ram_rdata_out[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \io_ram_rdata_out[22]_i_1 
       (.I0(\genblk2[1].io_ram_rdata_DP_reg[1] [22]),
        .I1(\genblk2[0].io_ram_rdata_DP_reg[0] [22]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2] ),
        .O(\io_ram_rdata_out[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \io_ram_rdata_out[23]_i_1 
       (.I0(\genblk2[1].io_ram_rdata_DP_reg[1] [23]),
        .I1(\genblk2[0].io_ram_rdata_DP_reg[0] [23]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2] ),
        .O(\io_ram_rdata_out[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \io_ram_rdata_out[24]_i_1 
       (.I0(\genblk2[1].io_ram_rdata_DP_reg[1] [24]),
        .I1(\genblk2[0].io_ram_rdata_DP_reg[0] [24]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2] ),
        .O(\io_ram_rdata_out[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \io_ram_rdata_out[25]_i_1 
       (.I0(\genblk2[1].io_ram_rdata_DP_reg[1] [25]),
        .I1(\genblk2[0].io_ram_rdata_DP_reg[0] [25]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2] ),
        .O(\io_ram_rdata_out[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \io_ram_rdata_out[26]_i_1 
       (.I0(\genblk2[1].io_ram_rdata_DP_reg[1] [26]),
        .I1(\genblk2[0].io_ram_rdata_DP_reg[0] [26]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2] ),
        .O(\io_ram_rdata_out[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \io_ram_rdata_out[27]_i_1 
       (.I0(\genblk2[1].io_ram_rdata_DP_reg[1] [27]),
        .I1(\genblk2[0].io_ram_rdata_DP_reg[0] [27]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2] ),
        .O(\io_ram_rdata_out[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \io_ram_rdata_out[28]_i_1 
       (.I0(\genblk2[1].io_ram_rdata_DP_reg[1] [28]),
        .I1(\genblk2[0].io_ram_rdata_DP_reg[0] [28]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2] ),
        .O(\io_ram_rdata_out[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \io_ram_rdata_out[29]_i_1 
       (.I0(\genblk2[1].io_ram_rdata_DP_reg[1] [29]),
        .I1(\genblk2[0].io_ram_rdata_DP_reg[0] [29]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2] ),
        .O(\io_ram_rdata_out[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \io_ram_rdata_out[2]_i_1 
       (.I0(\genblk2[1].io_ram_rdata_DP_reg[1] [2]),
        .I1(\genblk2[0].io_ram_rdata_DP_reg[0] [2]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2] ),
        .O(\io_ram_rdata_out[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \io_ram_rdata_out[30]_i_1 
       (.I0(\genblk2[1].io_ram_rdata_DP_reg[1] [30]),
        .I1(\genblk2[0].io_ram_rdata_DP_reg[0] [30]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2] ),
        .O(\io_ram_rdata_out[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \io_ram_rdata_out[31]_i_1 
       (.I0(\genblk2[1].io_ram_rdata_DP_reg[1] [31]),
        .I1(\genblk2[0].io_ram_rdata_DP_reg[0] [31]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2] ),
        .O(\io_ram_rdata_out[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \io_ram_rdata_out[3]_i_1 
       (.I0(\genblk2[1].io_ram_rdata_DP_reg[1] [3]),
        .I1(\genblk2[0].io_ram_rdata_DP_reg[0] [3]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2] ),
        .O(\io_ram_rdata_out[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \io_ram_rdata_out[4]_i_1 
       (.I0(\genblk2[1].io_ram_rdata_DP_reg[1] [4]),
        .I1(\genblk2[0].io_ram_rdata_DP_reg[0] [4]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2] ),
        .O(\io_ram_rdata_out[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \io_ram_rdata_out[5]_i_1 
       (.I0(\genblk2[1].io_ram_rdata_DP_reg[1] [5]),
        .I1(\genblk2[0].io_ram_rdata_DP_reg[0] [5]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2] ),
        .O(\io_ram_rdata_out[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \io_ram_rdata_out[6]_i_1 
       (.I0(\genblk2[1].io_ram_rdata_DP_reg[1] [6]),
        .I1(\genblk2[0].io_ram_rdata_DP_reg[0] [6]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2] ),
        .O(\io_ram_rdata_out[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \io_ram_rdata_out[7]_i_1 
       (.I0(\genblk2[1].io_ram_rdata_DP_reg[1] [7]),
        .I1(\genblk2[0].io_ram_rdata_DP_reg[0] [7]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2] ),
        .O(\io_ram_rdata_out[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \io_ram_rdata_out[8]_i_1 
       (.I0(\genblk2[1].io_ram_rdata_DP_reg[1] [8]),
        .I1(\genblk2[0].io_ram_rdata_DP_reg[0] [8]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2] ),
        .O(\io_ram_rdata_out[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \io_ram_rdata_out[9]_i_1 
       (.I0(\genblk2[1].io_ram_rdata_DP_reg[1] [9]),
        .I1(\genblk2[0].io_ram_rdata_DP_reg[0] [9]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2] ),
        .O(\io_ram_rdata_out[9]_i_1_n_0 ));
  FDRE \io_ram_rdata_out_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_ram_rdata_out[0]_i_1_n_0 ),
        .Q(dma_bram_doutb[0]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_ram_rdata_out[10]_i_1_n_0 ),
        .Q(dma_bram_doutb[10]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_ram_rdata_out[11]_i_1_n_0 ),
        .Q(dma_bram_doutb[11]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_ram_rdata_out[12]_i_1_n_0 ),
        .Q(dma_bram_doutb[12]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_ram_rdata_out[13]_i_1_n_0 ),
        .Q(dma_bram_doutb[13]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_ram_rdata_out[14]_i_1_n_0 ),
        .Q(dma_bram_doutb[14]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_ram_rdata_out[15]_i_1_n_0 ),
        .Q(dma_bram_doutb[15]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_ram_rdata_out[16]_i_1_n_0 ),
        .Q(dma_bram_doutb[16]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_ram_rdata_out[17]_i_1_n_0 ),
        .Q(dma_bram_doutb[17]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_ram_rdata_out[18]_i_1_n_0 ),
        .Q(dma_bram_doutb[18]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_ram_rdata_out[19]_i_1_n_0 ),
        .Q(dma_bram_doutb[19]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_ram_rdata_out[1]_i_1_n_0 ),
        .Q(dma_bram_doutb[1]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_ram_rdata_out[20]_i_1_n_0 ),
        .Q(dma_bram_doutb[20]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_ram_rdata_out[21]_i_1_n_0 ),
        .Q(dma_bram_doutb[21]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_ram_rdata_out[22]_i_1_n_0 ),
        .Q(dma_bram_doutb[22]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_ram_rdata_out[23]_i_1_n_0 ),
        .Q(dma_bram_doutb[23]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_ram_rdata_out[24]_i_1_n_0 ),
        .Q(dma_bram_doutb[24]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_ram_rdata_out[25]_i_1_n_0 ),
        .Q(dma_bram_doutb[25]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_ram_rdata_out[26]_i_1_n_0 ),
        .Q(dma_bram_doutb[26]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_ram_rdata_out[27]_i_1_n_0 ),
        .Q(dma_bram_doutb[27]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_ram_rdata_out[28]_i_1_n_0 ),
        .Q(dma_bram_doutb[28]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_ram_rdata_out[29]_i_1_n_0 ),
        .Q(dma_bram_doutb[29]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_ram_rdata_out[2]_i_1_n_0 ),
        .Q(dma_bram_doutb[2]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_ram_rdata_out[30]_i_1_n_0 ),
        .Q(dma_bram_doutb[30]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_ram_rdata_out[31]_i_1_n_0 ),
        .Q(dma_bram_doutb[31]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_ram_rdata_out[3]_i_1_n_0 ),
        .Q(dma_bram_doutb[3]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_ram_rdata_out[4]_i_1_n_0 ),
        .Q(dma_bram_doutb[4]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_ram_rdata_out[5]_i_1_n_0 ),
        .Q(dma_bram_doutb[5]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_ram_rdata_out[6]_i_1_n_0 ),
        .Q(dma_bram_doutb[6]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_ram_rdata_out[7]_i_1_n_0 ),
        .Q(dma_bram_doutb[7]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_ram_rdata_out[8]_i_1_n_0 ),
        .Q(dma_bram_doutb[8]),
        .R(1'b0));
  FDRE \io_ram_rdata_out_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\io_ram_rdata_out[9]_i_1_n_0 ),
        .Q(dma_bram_doutb[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NTTCore ntt_core
       (.ADDRARDADDR({ntt_core_n_5,ntt_core_n_6,ntt_core_n_7,ntt_core_n_8,ntt_core_n_9,ntt_core_n_10,ntt_core_n_11}),
        .ADDRBWRADDR({ntt_core_n_12,ntt_core_n_13,ntt_core_n_14,ntt_core_n_15,ntt_core_n_16,ntt_core_n_17,ntt_core_n_18}),
        .D(\ram_rdata[0][0]_78 ),
        .\DELAY_BLOCK[17].shift_array_reg[18][0] (\DELAY_BLOCK[17].shift_array_reg[18][0] ),
        .DIADI({ntt_core_n_99,ntt_core_n_100,ntt_core_n_101,ntt_core_n_102,ntt_core_n_103,ntt_core_n_104,ntt_core_n_105,ntt_core_n_106,ntt_core_n_107,ntt_core_n_108,ntt_core_n_109,ntt_core_n_110,ntt_core_n_111,ntt_core_n_112,ntt_core_n_113,ntt_core_n_114}),
        .DIBDI({ntt_core_n_35,ntt_core_n_36,ntt_core_n_37,ntt_core_n_38,ntt_core_n_39,ntt_core_n_40,ntt_core_n_41,ntt_core_n_42,ntt_core_n_43,ntt_core_n_44,ntt_core_n_45,ntt_core_n_46,ntt_core_n_47,ntt_core_n_48,ntt_core_n_49,ntt_core_n_50}),
        .\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] ),
        .Q(Q),
        .WEBWE(ntt_core_n_2),
        .clk(clk),
        .control_low_word(control_low_word[6:0]),
        .dina_ext_low_word(dina_ext_low_word[8:0]),
        .dma_bram_abs_addr(dma_bram_abs_addr[6:0]),
        .\genblk2[0].io_ram_wen_local_b0 (\genblk2[0].io_ram_wen_local_b0 ),
        .\genblk2[0].io_ram_wen_local_b0_reg (ntt_core_n_4),
        .\genblk2[0].io_ram_wen_local_b1 (\genblk2[0].io_ram_wen_local_b1 ),
        .\genblk2[0].io_ram_wen_local_b1_reg (ntt_core_n_3),
        .\genblk2[1].io_ram_wen_local_b0 (\genblk2[1].io_ram_wen_local_b0 ),
        .\genblk2[1].io_ram_wen_local_b1 (\genblk2[1].io_ram_wen_local_b1 ),
        .\genblk2[1].io_ram_wen_local_b1_reg (ntt_core_n_1),
        .grant_ext(grant_ext),
        .last_instruction__3(last_instruction__3),
        .\m_delay_reg[0] (\m_delay_reg[0] ),
        .\montgomery_factor_DP_reg[31]_0 (\montgomery_factor_DP_reg[31] ),
        .nextstate1__6(nextstate1__6),
        .ntt_opcode_reg_0(ntt_opcode_i_1_n_0),
        .ntt_opcode_reg_rep_0(ntt_opcode_rep_i_1_n_0),
        .ram_reg(\genblk2[0].io_ram_waddr_low_DP ),
        .ram_reg_0(\genblk2[0].io_ram_wdata_DP ),
        .\shift_array_reg[0][31] (\ram_rdata[0][1]_79 ),
        .\shift_array_reg[0][31]_0 (\ram_rdata[1][0]_80 ),
        .\shift_array_reg[0][31]_1 (\ram_rdata[1][1]_81 ),
        .\wdata_internal_DP_reg[0][0][15] ({ntt_core_n_131,ntt_core_n_132,ntt_core_n_133,ntt_core_n_134,ntt_core_n_135,ntt_core_n_136,ntt_core_n_137,ntt_core_n_138,ntt_core_n_139,ntt_core_n_140,ntt_core_n_141,ntt_core_n_142,ntt_core_n_143,ntt_core_n_144,ntt_core_n_145,ntt_core_n_146}),
        .\wdata_internal_DP_reg[0][0][31] ({ntt_core_n_67,ntt_core_n_68,ntt_core_n_69,ntt_core_n_70,ntt_core_n_71,ntt_core_n_72,ntt_core_n_73,ntt_core_n_74,ntt_core_n_75,ntt_core_n_76,ntt_core_n_77,ntt_core_n_78,ntt_core_n_79,ntt_core_n_80,ntt_core_n_81,ntt_core_n_82}),
        .\wdata_internal_DP_reg[0][1][15] ({ntt_core_n_115,ntt_core_n_116,ntt_core_n_117,ntt_core_n_118,ntt_core_n_119,ntt_core_n_120,ntt_core_n_121,ntt_core_n_122,ntt_core_n_123,ntt_core_n_124,ntt_core_n_125,ntt_core_n_126,ntt_core_n_127,ntt_core_n_128,ntt_core_n_129,ntt_core_n_130}),
        .\wdata_internal_DP_reg[0][1][31] ({ntt_core_n_51,ntt_core_n_52,ntt_core_n_53,ntt_core_n_54,ntt_core_n_55,ntt_core_n_56,ntt_core_n_57,ntt_core_n_58,ntt_core_n_59,ntt_core_n_60,ntt_core_n_61,ntt_core_n_62,ntt_core_n_63,ntt_core_n_64,ntt_core_n_65,ntt_core_n_66}),
        .\wdata_internal_DP_reg[1][1][15] ({ntt_core_n_83,ntt_core_n_84,ntt_core_n_85,ntt_core_n_86,ntt_core_n_87,ntt_core_n_88,ntt_core_n_89,ntt_core_n_90,ntt_core_n_91,ntt_core_n_92,ntt_core_n_93,ntt_core_n_94,ntt_core_n_95,ntt_core_n_96,ntt_core_n_97,ntt_core_n_98}),
        .\wdata_internal_DP_reg[1][1][31] ({ntt_core_n_19,ntt_core_n_20,ntt_core_n_21,ntt_core_n_22,ntt_core_n_23,ntt_core_n_24,ntt_core_n_25,ntt_core_n_26,ntt_core_n_27,ntt_core_n_28,ntt_core_n_29,ntt_core_n_30,ntt_core_n_31,ntt_core_n_32,ntt_core_n_33,ntt_core_n_34}));
  LUT2 #(
    .INIT(4'h1)) 
    ntt_opcode_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(ntt_opcode_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ntt_opcode_rep_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(ntt_opcode_rep_i_1_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1 raddr_high_shift
       (.\DELAY_BLOCK[1].shift_array_reg[2] (\DELAY_BLOCK[1].shift_array_reg[2] ),
        .clk(clk),
        .control_low_word(control_low_word[8]),
        .dma_bram_abs_addr(dma_bram_abs_addr[8]),
        .grant_ext(grant_ext));
endmodule

(* CHECK_LICENSE_TYPE = "OpenNTT_BD_ComputeCoreWrapper_0_0,ComputeCoreWrapper,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "ComputeCoreWrapper,Vivado 2022.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (clk,
    control_low_word,
    control_high_word,
    dina_ext_low_word,
    dina_ext_high_word,
    dina2_ext_word,
    dina3_ext_low_word,
    dina3_ext_high_word,
    dout_ext_low_word,
    dout_ext_high_word,
    status,
    dma_bram_byte_wea,
    dma_bram_abs_addr,
    dma_bram_dina,
    dma_bram_doutb,
    dma_bram_en);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN OpenNTT_BD_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input clk;
  input [31:0]control_low_word;
  input [31:0]control_high_word;
  input [31:0]dina_ext_low_word;
  input [31:0]dina_ext_high_word;
  input [31:0]dina2_ext_word;
  input [31:0]dina3_ext_low_word;
  input [31:0]dina3_ext_high_word;
  output [31:0]dout_ext_low_word;
  output [31:0]dout_ext_high_word;
  output [31:0]status;
  input [7:0]dma_bram_byte_wea;
  input [19:0]dma_bram_abs_addr;
  input [63:0]dma_bram_dina;
  output [63:0]dma_bram_doutb;
  input dma_bram_en;

  wire \<const0> ;
  wire clk;
  wire [31:0]control_high_word;
  wire [31:0]control_low_word;
  wire [31:0]dina2_ext_word;
  wire [31:0]dina3_ext_low_word;
  wire [31:0]dina_ext_low_word;
  wire [19:0]dma_bram_abs_addr;
  wire [7:0]dma_bram_byte_wea;
  wire [63:0]dma_bram_dina;
  wire [31:0]\^dma_bram_doutb ;
  wire dma_bram_en;
  wire [31:0]dout_ext_low_word;
  wire [31:0]\^status ;

  assign dma_bram_doutb[63] = \<const0> ;
  assign dma_bram_doutb[62] = \<const0> ;
  assign dma_bram_doutb[61] = \<const0> ;
  assign dma_bram_doutb[60] = \<const0> ;
  assign dma_bram_doutb[59] = \<const0> ;
  assign dma_bram_doutb[58] = \<const0> ;
  assign dma_bram_doutb[57] = \<const0> ;
  assign dma_bram_doutb[56] = \<const0> ;
  assign dma_bram_doutb[55] = \<const0> ;
  assign dma_bram_doutb[54] = \<const0> ;
  assign dma_bram_doutb[53] = \<const0> ;
  assign dma_bram_doutb[52] = \<const0> ;
  assign dma_bram_doutb[51] = \<const0> ;
  assign dma_bram_doutb[50] = \<const0> ;
  assign dma_bram_doutb[49] = \<const0> ;
  assign dma_bram_doutb[48] = \<const0> ;
  assign dma_bram_doutb[47] = \<const0> ;
  assign dma_bram_doutb[46] = \<const0> ;
  assign dma_bram_doutb[45] = \<const0> ;
  assign dma_bram_doutb[44] = \<const0> ;
  assign dma_bram_doutb[43] = \<const0> ;
  assign dma_bram_doutb[42] = \<const0> ;
  assign dma_bram_doutb[41] = \<const0> ;
  assign dma_bram_doutb[40] = \<const0> ;
  assign dma_bram_doutb[39] = \<const0> ;
  assign dma_bram_doutb[38] = \<const0> ;
  assign dma_bram_doutb[37] = \<const0> ;
  assign dma_bram_doutb[36] = \<const0> ;
  assign dma_bram_doutb[35] = \<const0> ;
  assign dma_bram_doutb[34] = \<const0> ;
  assign dma_bram_doutb[33] = \<const0> ;
  assign dma_bram_doutb[32] = \<const0> ;
  assign dma_bram_doutb[31:0] = \^dma_bram_doutb [31:0];
  assign dout_ext_high_word[31] = \<const0> ;
  assign dout_ext_high_word[30] = \<const0> ;
  assign dout_ext_high_word[29] = \<const0> ;
  assign dout_ext_high_word[28] = \<const0> ;
  assign dout_ext_high_word[27] = \<const0> ;
  assign dout_ext_high_word[26] = \<const0> ;
  assign dout_ext_high_word[25] = \<const0> ;
  assign dout_ext_high_word[24] = \<const0> ;
  assign dout_ext_high_word[23] = \<const0> ;
  assign dout_ext_high_word[22] = \<const0> ;
  assign dout_ext_high_word[21] = \<const0> ;
  assign dout_ext_high_word[20] = \<const0> ;
  assign dout_ext_high_word[19] = \<const0> ;
  assign dout_ext_high_word[18] = \<const0> ;
  assign dout_ext_high_word[17] = \<const0> ;
  assign dout_ext_high_word[16] = \<const0> ;
  assign dout_ext_high_word[15] = \<const0> ;
  assign dout_ext_high_word[14] = \<const0> ;
  assign dout_ext_high_word[13] = \<const0> ;
  assign dout_ext_high_word[12] = \<const0> ;
  assign dout_ext_high_word[11] = \<const0> ;
  assign dout_ext_high_word[10] = \<const0> ;
  assign dout_ext_high_word[9] = \<const0> ;
  assign dout_ext_high_word[8] = \<const0> ;
  assign dout_ext_high_word[7] = \<const0> ;
  assign dout_ext_high_word[6] = \<const0> ;
  assign dout_ext_high_word[5] = \<const0> ;
  assign dout_ext_high_word[4] = \<const0> ;
  assign dout_ext_high_word[3] = \<const0> ;
  assign dout_ext_high_word[2] = \<const0> ;
  assign dout_ext_high_word[1] = \<const0> ;
  assign dout_ext_high_word[0] = \<const0> ;
  assign status[31:2] = \^status [31:2];
  assign status[1] = \<const0> ;
  assign status[0] = \^status [0];
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ComputeCoreWrapper inst
       (.clk(clk),
        .control_high_word(control_high_word[1:0]),
        .control_low_word({control_low_word[22:20],control_low_word[8:0]}),
        .dina2_ext_word({dina2_ext_word[30],dina2_ext_word[28],dina2_ext_word[9:0]}),
        .dina3_ext_low_word(dina3_ext_low_word),
        .dina_ext_low_word(dina_ext_low_word),
        .dma_bram_abs_addr(dma_bram_abs_addr[11:3]),
        .dma_bram_byte_wea(dma_bram_byte_wea),
        .dma_bram_dina(dma_bram_dina[31:0]),
        .dma_bram_doutb(\^dma_bram_doutb ),
        .dma_bram_en(dma_bram_en),
        .dout_ext_low_word(dout_ext_low_word),
        .status({\^status [31:2],\^status [0]}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PolyRAM
   (\rdata[0][0] ,
    \rdata[0][1] ,
    clk,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI,
    WEBWE,
    ram_reg,
    ram_reg_0,
    ram_reg_1);
  output [31:0]\rdata[0][0] ;
  output [31:0]\rdata[0][1] ;
  input clk;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [15:0]DIBDI;
  input [0:0]WEBWE;
  input [15:0]ram_reg;
  input [15:0]ram_reg_0;
  input [0:0]ram_reg_1;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [15:0]DIBDI;
  wire [0:0]WEBWE;
  wire clk;
  wire [15:0]ram_reg;
  wire [15:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [31:0]\rdata[0][0] ;
  wire [31:0]\rdata[0][1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_85 ram_bank0
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .WEBWE(WEBWE),
        .clk(clk),
        .\rdata[0][0] (\rdata[0][0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_86 ram_bank1
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .clk(clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .\rdata[0][1] (\rdata[0][1] ));
endmodule

(* ORIG_REF_NAME = "PolyRAM" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PolyRAM_0
   (\rdata[1][0] ,
    \rdata[1][1] ,
    clk,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI,
    WEBWE,
    ram_reg,
    ram_reg_0,
    ram_reg_1);
  output [31:0]\rdata[1][0] ;
  output [31:0]\rdata[1][1] ;
  input clk;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [15:0]DIBDI;
  input [0:0]WEBWE;
  input [15:0]ram_reg;
  input [15:0]ram_reg_0;
  input [0:0]ram_reg_1;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [15:0]DIBDI;
  wire [0:0]WEBWE;
  wire clk;
  wire [15:0]ram_reg;
  wire [15:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [31:0]\rdata[1][0] ;
  wire [31:0]\rdata[1][1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram ram_bank0
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .WEBWE(WEBWE),
        .clk(clk),
        .\rdata[1][0] (\rdata[1][0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_84 ram_bank1
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .clk(clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .\rdata[1][1] (\rdata[1][1] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen
   (\genblk1[0].q_reg ,
    w,
    \tw_out_internal_DP_reg[31] ,
    clk,
    \DELAY_BLOCK[0].shift_array_reg[1][20] ,
    \DELAY_BLOCK[0].shift_array_reg[1][21] ,
    \DELAY_BLOCK[0].shift_array_reg[1][22] ,
    \DELAY_BLOCK[0].shift_array_reg[1][23] ,
    \DELAY_BLOCK[0].shift_array_reg[1][24] ,
    \DELAY_BLOCK[0].shift_array_reg[1][25] ,
    \DELAY_BLOCK[0].shift_array_reg[1][26] ,
    \DELAY_BLOCK[0].shift_array_reg[1][27] ,
    \DELAY_BLOCK[0].shift_array_reg[1][28] ,
    \DELAY_BLOCK[0].shift_array_reg[1][29] ,
    \DELAY_BLOCK[0].shift_array_reg[1][30] ,
    \DELAY_BLOCK[0].shift_array_reg[1][31] ,
    \DELAY_BLOCK[0].shift_array_reg[1][9] ,
    \DELAY_BLOCK[0].shift_array_reg[1][10] ,
    \DELAY_BLOCK[0].shift_array_reg[1][11] ,
    \DELAY_BLOCK[0].shift_array_reg[1][12] ,
    \DELAY_BLOCK[0].shift_array_reg[1][13] ,
    \DELAY_BLOCK[0].shift_array_reg[1][14] ,
    \DELAY_BLOCK[0].shift_array_reg[1][15] ,
    \genblk8[0].q_reg ,
    \tmp_i_reg[0] ,
    ntt_opcode,
    \bf_c[0] ,
    \genblk3[0].genblk1[1].p_product_reg[1] ,
    \bf_c[1] ,
    \m_delay_reg[0] ,
    forward_internal,
    Q);
  output [18:0]\genblk1[0].q_reg ;
  output [31:0]w;
  output [31:0]\tw_out_internal_DP_reg[31] ;
  input clk;
  input \DELAY_BLOCK[0].shift_array_reg[1][20] ;
  input \DELAY_BLOCK[0].shift_array_reg[1][21] ;
  input \DELAY_BLOCK[0].shift_array_reg[1][22] ;
  input \DELAY_BLOCK[0].shift_array_reg[1][23] ;
  input \DELAY_BLOCK[0].shift_array_reg[1][24] ;
  input \DELAY_BLOCK[0].shift_array_reg[1][25] ;
  input \DELAY_BLOCK[0].shift_array_reg[1][26] ;
  input \DELAY_BLOCK[0].shift_array_reg[1][27] ;
  input \DELAY_BLOCK[0].shift_array_reg[1][28] ;
  input \DELAY_BLOCK[0].shift_array_reg[1][29] ;
  input \DELAY_BLOCK[0].shift_array_reg[1][30] ;
  input \DELAY_BLOCK[0].shift_array_reg[1][31] ;
  input \DELAY_BLOCK[0].shift_array_reg[1][9] ;
  input \DELAY_BLOCK[0].shift_array_reg[1][10] ;
  input \DELAY_BLOCK[0].shift_array_reg[1][11] ;
  input \DELAY_BLOCK[0].shift_array_reg[1][12] ;
  input \DELAY_BLOCK[0].shift_array_reg[1][13] ;
  input \DELAY_BLOCK[0].shift_array_reg[1][14] ;
  input \DELAY_BLOCK[0].shift_array_reg[1][15] ;
  input [12:0]\genblk8[0].q_reg ;
  input \tmp_i_reg[0] ;
  input ntt_opcode;
  input [31:0]\bf_c[0] ;
  input \genblk3[0].genblk1[1].p_product_reg[1] ;
  input [31:0]\bf_c[1] ;
  input [22:0]\m_delay_reg[0] ;
  input forward_internal;
  input [6:0]Q;

  wire \DELAY_BLOCK[0].shift_array_reg[1][10] ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][11] ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][12] ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][13] ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][14] ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][15] ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][20] ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][21] ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][22] ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][23] ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][24] ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][25] ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][26] ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][27] ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][28] ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][29] ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][30] ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][31] ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][9] ;
  wire [6:0]Q;
  wire [31:0]\bf_c[0] ;
  wire [31:0]\bf_c[1] ;
  wire clk;
  wire dit_nr_n_100;
  wire dit_nr_n_101;
  wire dit_nr_n_102;
  wire dit_nr_n_103;
  wire dit_nr_n_104;
  wire dit_nr_n_105;
  wire dit_nr_n_106;
  wire dit_nr_n_107;
  wire dit_nr_n_108;
  wire dit_nr_n_109;
  wire dit_nr_n_110;
  wire dit_nr_n_111;
  wire dit_nr_n_112;
  wire dit_nr_n_113;
  wire dit_nr_n_114;
  wire dit_nr_n_115;
  wire dit_nr_n_116;
  wire dit_nr_n_117;
  wire dit_nr_n_118;
  wire dit_nr_n_119;
  wire dit_nr_n_120;
  wire dit_nr_n_121;
  wire dit_nr_n_122;
  wire dit_nr_n_123;
  wire dit_nr_n_124;
  wire dit_nr_n_125;
  wire dit_nr_n_126;
  wire dit_nr_n_127;
  wire dit_nr_n_128;
  wire dit_nr_n_129;
  wire dit_nr_n_130;
  wire dit_nr_n_131;
  wire dit_nr_n_132;
  wire dit_nr_n_133;
  wire dit_nr_n_134;
  wire dit_nr_n_135;
  wire dit_nr_n_136;
  wire dit_nr_n_137;
  wire dit_nr_n_138;
  wire dit_nr_n_139;
  wire dit_nr_n_140;
  wire dit_nr_n_141;
  wire dit_nr_n_142;
  wire dit_nr_n_143;
  wire dit_nr_n_144;
  wire dit_nr_n_145;
  wire dit_nr_n_146;
  wire dit_nr_n_147;
  wire dit_nr_n_148;
  wire dit_nr_n_149;
  wire dit_nr_n_150;
  wire dit_nr_n_151;
  wire dit_nr_n_152;
  wire dit_nr_n_153;
  wire dit_nr_n_154;
  wire dit_nr_n_155;
  wire dit_nr_n_156;
  wire dit_nr_n_157;
  wire dit_nr_n_158;
  wire dit_nr_n_159;
  wire dit_nr_n_160;
  wire dit_nr_n_161;
  wire dit_nr_n_162;
  wire dit_nr_n_163;
  wire dit_nr_n_164;
  wire dit_nr_n_165;
  wire dit_nr_n_166;
  wire dit_nr_n_167;
  wire dit_nr_n_168;
  wire dit_nr_n_169;
  wire dit_nr_n_170;
  wire dit_nr_n_171;
  wire dit_nr_n_172;
  wire dit_nr_n_173;
  wire dit_nr_n_174;
  wire dit_nr_n_175;
  wire dit_nr_n_176;
  wire dit_nr_n_177;
  wire dit_nr_n_178;
  wire dit_nr_n_179;
  wire dit_nr_n_180;
  wire dit_nr_n_181;
  wire dit_nr_n_182;
  wire dit_nr_n_183;
  wire dit_nr_n_184;
  wire dit_nr_n_185;
  wire dit_nr_n_186;
  wire dit_nr_n_187;
  wire dit_nr_n_188;
  wire dit_nr_n_189;
  wire dit_nr_n_190;
  wire dit_nr_n_191;
  wire dit_nr_n_192;
  wire dit_nr_n_65;
  wire dit_nr_n_66;
  wire dit_nr_n_67;
  wire dit_nr_n_68;
  wire dit_nr_n_69;
  wire dit_nr_n_70;
  wire dit_nr_n_71;
  wire dit_nr_n_72;
  wire dit_nr_n_73;
  wire dit_nr_n_74;
  wire dit_nr_n_75;
  wire dit_nr_n_76;
  wire dit_nr_n_77;
  wire dit_nr_n_78;
  wire dit_nr_n_79;
  wire dit_nr_n_80;
  wire dit_nr_n_81;
  wire dit_nr_n_82;
  wire dit_nr_n_83;
  wire dit_nr_n_84;
  wire dit_nr_n_85;
  wire dit_nr_n_86;
  wire dit_nr_n_87;
  wire dit_nr_n_88;
  wire dit_nr_n_89;
  wire dit_nr_n_90;
  wire dit_nr_n_91;
  wire dit_nr_n_92;
  wire dit_nr_n_93;
  wire dit_nr_n_94;
  wire dit_nr_n_95;
  wire dit_nr_n_96;
  wire dit_nr_n_97;
  wire dit_nr_n_98;
  wire dit_nr_n_99;
  wire dit_rn_n_7;
  wire forward_internal;
  wire forward_reg;
  wire forward_reg_reg_rep__0_n_0;
  wire forward_reg_reg_rep_n_0;
  wire [63:0]\genblk1[0].imul ;
  wire \genblk1[0].intmul_i_n_0 ;
  wire \genblk1[0].intmul_i_n_1 ;
  wire \genblk1[0].intmul_i_n_10 ;
  wire \genblk1[0].intmul_i_n_11 ;
  wire \genblk1[0].intmul_i_n_12 ;
  wire \genblk1[0].intmul_i_n_13 ;
  wire \genblk1[0].intmul_i_n_14 ;
  wire \genblk1[0].intmul_i_n_2 ;
  wire \genblk1[0].intmul_i_n_3 ;
  wire \genblk1[0].intmul_i_n_4 ;
  wire \genblk1[0].intmul_i_n_5 ;
  wire \genblk1[0].intmul_i_n_50 ;
  wire \genblk1[0].intmul_i_n_51 ;
  wire \genblk1[0].intmul_i_n_52 ;
  wire \genblk1[0].intmul_i_n_53 ;
  wire \genblk1[0].intmul_i_n_54 ;
  wire \genblk1[0].intmul_i_n_55 ;
  wire \genblk1[0].intmul_i_n_56 ;
  wire \genblk1[0].intmul_i_n_57 ;
  wire \genblk1[0].intmul_i_n_58 ;
  wire \genblk1[0].intmul_i_n_59 ;
  wire \genblk1[0].intmul_i_n_6 ;
  wire \genblk1[0].intmul_i_n_60 ;
  wire \genblk1[0].intmul_i_n_61 ;
  wire \genblk1[0].intmul_i_n_62 ;
  wire \genblk1[0].intmul_i_n_63 ;
  wire \genblk1[0].intmul_i_n_64 ;
  wire \genblk1[0].intmul_i_n_7 ;
  wire \genblk1[0].intmul_i_n_8 ;
  wire \genblk1[0].intmul_i_n_9 ;
  wire [18:0]\genblk1[0].q_reg ;
  wire [63:0]\genblk1[1].imul ;
  wire \genblk1[1].intmul_i_n_0 ;
  wire \genblk1[1].intmul_i_n_1 ;
  wire \genblk1[1].intmul_i_n_10 ;
  wire \genblk1[1].intmul_i_n_11 ;
  wire \genblk1[1].intmul_i_n_12 ;
  wire \genblk1[1].intmul_i_n_13 ;
  wire \genblk1[1].intmul_i_n_14 ;
  wire \genblk1[1].intmul_i_n_2 ;
  wire \genblk1[1].intmul_i_n_3 ;
  wire \genblk1[1].intmul_i_n_4 ;
  wire \genblk1[1].intmul_i_n_5 ;
  wire \genblk1[1].intmul_i_n_50 ;
  wire \genblk1[1].intmul_i_n_51 ;
  wire \genblk1[1].intmul_i_n_52 ;
  wire \genblk1[1].intmul_i_n_53 ;
  wire \genblk1[1].intmul_i_n_54 ;
  wire \genblk1[1].intmul_i_n_55 ;
  wire \genblk1[1].intmul_i_n_56 ;
  wire \genblk1[1].intmul_i_n_57 ;
  wire \genblk1[1].intmul_i_n_58 ;
  wire \genblk1[1].intmul_i_n_59 ;
  wire \genblk1[1].intmul_i_n_6 ;
  wire \genblk1[1].intmul_i_n_60 ;
  wire \genblk1[1].intmul_i_n_61 ;
  wire \genblk1[1].intmul_i_n_62 ;
  wire \genblk1[1].intmul_i_n_63 ;
  wire \genblk1[1].intmul_i_n_64 ;
  wire \genblk1[1].intmul_i_n_7 ;
  wire \genblk1[1].intmul_i_n_8 ;
  wire \genblk1[1].intmul_i_n_9 ;
  wire [0:0]\genblk1[1].tw_gen_pe/tw_rom_addr_reg ;
  wire \genblk3[0].genblk1[1].p_product_reg[1] ;
  wire [12:0]\genblk8[0].q_reg ;
  wire [22:0]\m_delay_reg[0] ;
  wire [31:0]\modmult_a_inv[0]_63 ;
  wire [31:0]\modmult_a_inv[1]_62 ;
  wire [31:0]\modmult_b_inv[0]_43 ;
  wire [31:0]\modmult_b_inv[1]_45 ;
  wire [31:0]\modmult_c[0]_52 ;
  wire [31:0]\modmult_c[1]_59 ;
  wire [8:8]\mr/genblk1[0].wsu/T2 ;
  wire [8:8]\mr/genblk1[0].wsu/T2_0 ;
  wire ntt_opcode;
  wire [0:0]p_0_in__1;
  wire [6:0]rom_base_addr_reg;
  wire \tmp_i_reg[0] ;
  wire [31:0]\tw_out_internal_DP_reg[31] ;
  wire [31:0]\tw_out_tmp[0]_42 ;
  wire [31:0]\tw_out_tmp[1]_44 ;
  wire [31:0]w;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_NR dit_nr
       (.A({dit_nr_n_65,dit_nr_n_66,dit_nr_n_67,dit_nr_n_68,dit_nr_n_69,dit_nr_n_70,dit_nr_n_71,dit_nr_n_72,dit_nr_n_73,dit_nr_n_74,dit_nr_n_75,dit_nr_n_76,dit_nr_n_77,dit_nr_n_78,dit_nr_n_79,dit_nr_n_80,dit_nr_n_81,dit_nr_n_82,dit_nr_n_83,dit_nr_n_84,dit_nr_n_85,dit_nr_n_86,dit_nr_n_87,dit_nr_n_88,dit_nr_n_89,dit_nr_n_90,dit_nr_n_91,dit_nr_n_92,dit_nr_n_93,dit_nr_n_94,dit_nr_n_95,dit_nr_n_96}),
        .B({dit_nr_n_129,dit_nr_n_130,dit_nr_n_131,dit_nr_n_132,dit_nr_n_133,dit_nr_n_134,dit_nr_n_135,dit_nr_n_136,dit_nr_n_137,dit_nr_n_138,dit_nr_n_139,dit_nr_n_140,dit_nr_n_141,dit_nr_n_142,dit_nr_n_143,dit_nr_n_144,dit_nr_n_145,dit_nr_n_146,dit_nr_n_147,dit_nr_n_148,dit_nr_n_149,dit_nr_n_150,dit_nr_n_151,dit_nr_n_152,dit_nr_n_153,dit_nr_n_154,dit_nr_n_155,dit_nr_n_156,dit_nr_n_157,dit_nr_n_158,dit_nr_n_159,dit_nr_n_160}),
        .D(p_0_in__1),
        .Q(\genblk1[1].tw_gen_pe/tw_rom_addr_reg ),
        .\bf_c[0] (\bf_c[0] ),
        .\bf_c[1] (\bf_c[1] ),
        .clk(clk),
        .forward_reg(forward_reg),
        .forward_reg_reg_rep({dit_nr_n_97,dit_nr_n_98,dit_nr_n_99,dit_nr_n_100,dit_nr_n_101,dit_nr_n_102,dit_nr_n_103,dit_nr_n_104,dit_nr_n_105,dit_nr_n_106,dit_nr_n_107,dit_nr_n_108,dit_nr_n_109,dit_nr_n_110,dit_nr_n_111,dit_nr_n_112,dit_nr_n_113,dit_nr_n_114,dit_nr_n_115,dit_nr_n_116,dit_nr_n_117,dit_nr_n_118,dit_nr_n_119,dit_nr_n_120,dit_nr_n_121,dit_nr_n_122,dit_nr_n_123,dit_nr_n_124,dit_nr_n_125,dit_nr_n_126,dit_nr_n_127,dit_nr_n_128}),
        .\genblk3[0].genblk1[1].p_product_reg[1] (\tw_out_tmp[0]_42 ),
        .\genblk3[0].genblk1[1].p_product_reg[1]_0 (\genblk3[0].genblk1[1].p_product_reg[1] ),
        .\genblk3[0].genblk1[1].p_product_reg[1]_1 (\tw_out_tmp[1]_44 ),
        .\genblk3[0].genblk1[1].p_product_reg[1]_2 (forward_reg_reg_rep__0_n_0),
        .\genblk3[0].genblk1[1].p_product_reg[1]_3 (forward_reg_reg_rep_n_0),
        .\genblk3[0].genblk1[1].p_product_reg[1]_4 (\modmult_b_inv[0]_43 ),
        .\genblk3[0].genblk1[1].p_product_reg[1]_5 (\modmult_b_inv[1]_45 ),
        .\genblk3[1].genblk1[0].p_product_reg[2] (\modmult_a_inv[1]_62 ),
        .\genblk3[1].genblk1[0].p_product_reg[2]_0 (\modmult_a_inv[0]_63 ),
        .ntt_opcode(ntt_opcode),
        .\omega_c_reg[31] ({dit_nr_n_161,dit_nr_n_162,dit_nr_n_163,dit_nr_n_164,dit_nr_n_165,dit_nr_n_166,dit_nr_n_167,dit_nr_n_168,dit_nr_n_169,dit_nr_n_170,dit_nr_n_171,dit_nr_n_172,dit_nr_n_173,dit_nr_n_174,dit_nr_n_175,dit_nr_n_176,dit_nr_n_177,dit_nr_n_178,dit_nr_n_179,dit_nr_n_180,dit_nr_n_181,dit_nr_n_182,dit_nr_n_183,dit_nr_n_184,dit_nr_n_185,dit_nr_n_186,dit_nr_n_187,dit_nr_n_188,dit_nr_n_189,dit_nr_n_190,dit_nr_n_191,dit_nr_n_192}),
        .rom_base_addr_reg(rom_base_addr_reg),
        .\s_i_reg[0] (dit_rn_n_7),
        .\tw_out_internal_DP_reg[31] (\tw_out_internal_DP_reg[31] ),
        .\tw_out_internal_DP_reg[31]_0 (\modmult_c[1]_59 ),
        .\tw_out_internal_DP_reg[31]_1 (\modmult_c[0]_52 ),
        .w(w));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_RN dit_rn
       (.D(p_0_in__1),
        .Q(Q),
        .clk(clk),
        .\command_reg_reg[7] (dit_rn_n_7),
        .dout_rom_reg(\modmult_a_inv[1]_62 ),
        .dout_rom_reg_0(\modmult_a_inv[0]_63 ),
        .ntt_opcode(ntt_opcode),
        .\omega_c_reg[31] (\modmult_b_inv[0]_43 ),
        .\omega_c_reg[31]_0 (\modmult_b_inv[1]_45 ),
        .rom_base_addr_reg(rom_base_addr_reg),
        .\tmp_i_reg[0] (\tmp_i_reg[0] ),
        .\tw_out_internal_DP_reg[31] (\tw_out_tmp[1]_44 ),
        .\tw_out_internal_DP_reg[31]_0 (\tw_out_tmp[0]_42 ),
        .\tw_out_internal_DP_reg[31]_1 (\modmult_c[1]_59 ),
        .\tw_out_internal_DP_reg[31]_2 (\modmult_c[0]_52 ),
        .\tw_rom_addr_reg[0] (\genblk1[1].tw_gen_pe/tw_rom_addr_reg ));
  (* ORIG_CELL_NAME = "forward_reg_reg" *) 
  FDRE forward_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(forward_internal),
        .Q(forward_reg),
        .R(1'b0));
  (* ORIG_CELL_NAME = "forward_reg_reg" *) 
  FDRE forward_reg_reg_rep
       (.C(clk),
        .CE(1'b1),
        .D(forward_internal),
        .Q(forward_reg_reg_rep_n_0),
        .R(1'b0));
  (* ORIG_CELL_NAME = "forward_reg_reg" *) 
  FDRE forward_reg_reg_rep__0
       (.C(clk),
        .CE(1'b1),
        .D(forward_internal),
        .Q(forward_reg_reg_rep__0_n_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_intmul \genblk1[0].intmul_i 
       (.A({dit_nr_n_97,dit_nr_n_98,dit_nr_n_99,dit_nr_n_100,dit_nr_n_101,dit_nr_n_102,dit_nr_n_103,dit_nr_n_104,dit_nr_n_105,dit_nr_n_106,dit_nr_n_107,dit_nr_n_108,dit_nr_n_109,dit_nr_n_110,dit_nr_n_111,dit_nr_n_112,dit_nr_n_113,dit_nr_n_114,dit_nr_n_115,dit_nr_n_116,dit_nr_n_117,dit_nr_n_118,dit_nr_n_119,dit_nr_n_120,dit_nr_n_121,dit_nr_n_122,dit_nr_n_123,dit_nr_n_124,dit_nr_n_125,dit_nr_n_126,dit_nr_n_127,dit_nr_n_128}),
        .B({\mr/genblk1[0].wsu/T2 ,\genblk1[0].intmul_i_n_50 ,\genblk1[0].intmul_i_n_51 ,\genblk1[0].intmul_i_n_52 ,\genblk1[0].intmul_i_n_53 ,\genblk1[0].intmul_i_n_54 ,\genblk1[0].intmul_i_n_55 ,\genblk1[0].intmul_i_n_56 }),
        .C({\genblk1[0].imul [63:31],\genblk1[0].imul [0]}),
        .\D_reg[8]_0 (\genblk1[0].intmul_i_n_14 ),
        .P({\genblk1[0].intmul_i_n_57 ,\genblk1[0].intmul_i_n_58 ,\genblk1[0].intmul_i_n_59 ,\genblk1[0].intmul_i_n_60 ,\genblk1[0].intmul_i_n_61 ,\genblk1[0].intmul_i_n_62 ,\genblk1[0].intmul_i_n_63 ,\genblk1[0].intmul_i_n_64 }),
        .clk(clk),
        .\genblk3[0].genblk1[1].p_product_reg[1]_0 ({dit_nr_n_129,dit_nr_n_130,dit_nr_n_131,dit_nr_n_132,dit_nr_n_133,dit_nr_n_134,dit_nr_n_135,dit_nr_n_136,dit_nr_n_137,dit_nr_n_138,dit_nr_n_139,dit_nr_n_140,dit_nr_n_141,dit_nr_n_142,dit_nr_n_143,dit_nr_n_144,dit_nr_n_145,dit_nr_n_146,dit_nr_n_147,dit_nr_n_148,dit_nr_n_149,dit_nr_n_150,dit_nr_n_151,dit_nr_n_152,dit_nr_n_153,dit_nr_n_154,dit_nr_n_155,dit_nr_n_156,dit_nr_n_157,dit_nr_n_158,dit_nr_n_159,dit_nr_n_160}),
        .\low_add_reg[17]_0 (\genblk1[0].intmul_i_n_13 ),
        .\low_add_reg[18]_0 (\genblk1[0].intmul_i_n_12 ),
        .\low_add_reg[19]_0 (\genblk1[0].intmul_i_n_11 ),
        .\low_add_reg[20]_0 (\genblk1[0].intmul_i_n_10 ),
        .\low_add_reg[21]_0 (\genblk1[0].intmul_i_n_9 ),
        .\low_add_reg[22]_0 (\genblk1[0].intmul_i_n_8 ),
        .\low_add_reg[23]_0 (\genblk1[0].intmul_i_n_7 ),
        .\low_add_reg[24]_0 (\genblk1[0].intmul_i_n_6 ),
        .\low_add_reg[25]_0 (\genblk1[0].intmul_i_n_5 ),
        .\low_add_reg[26]_0 (\genblk1[0].intmul_i_n_4 ),
        .\low_add_reg[27]_0 (\genblk1[0].intmul_i_n_3 ),
        .\low_add_reg[28]_0 (\genblk1[0].intmul_i_n_2 ),
        .\low_add_reg[29]_0 (\genblk1[0].intmul_i_n_1 ),
        .\low_add_reg[30]_0 (\genblk1[0].intmul_i_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modred \genblk1[0].modred_i 
       (.B({\mr/genblk1[0].wsu/T2 ,\genblk1[0].intmul_i_n_50 ,\genblk1[0].intmul_i_n_51 ,\genblk1[0].intmul_i_n_52 ,\genblk1[0].intmul_i_n_53 ,\genblk1[0].intmul_i_n_54 ,\genblk1[0].intmul_i_n_55 ,\genblk1[0].intmul_i_n_56 ,\genblk1[0].imul [0]}),
        .D(\genblk1[0].imul [63:31]),
        .P({\genblk1[0].intmul_i_n_57 ,\genblk1[0].intmul_i_n_58 ,\genblk1[0].intmul_i_n_59 ,\genblk1[0].intmul_i_n_60 ,\genblk1[0].intmul_i_n_61 ,\genblk1[0].intmul_i_n_62 ,\genblk1[0].intmul_i_n_63 ,\genblk1[0].intmul_i_n_64 }),
        .Q(\modmult_c[0]_52 ),
        .\T2H_reg_reg[1][10] (\genblk1[0].intmul_i_n_11 ),
        .\T2H_reg_reg[1][11] (\genblk1[0].intmul_i_n_10 ),
        .\T2H_reg_reg[1][12] (\genblk1[0].intmul_i_n_9 ),
        .\T2H_reg_reg[1][13] (\genblk1[0].intmul_i_n_8 ),
        .\T2H_reg_reg[1][14] (\genblk1[0].intmul_i_n_7 ),
        .\T2H_reg_reg[1][15] (\genblk1[0].intmul_i_n_6 ),
        .\T2H_reg_reg[1][16] (\genblk1[0].intmul_i_n_5 ),
        .\T2H_reg_reg[1][17] (\genblk1[0].intmul_i_n_4 ),
        .\T2H_reg_reg[1][18] (\genblk1[0].intmul_i_n_3 ),
        .\T2H_reg_reg[1][19] (\genblk1[0].intmul_i_n_2 ),
        .\T2H_reg_reg[1][20] (\genblk1[0].intmul_i_n_1 ),
        .\T2H_reg_reg[1][21] (\genblk1[0].intmul_i_n_0 ),
        .\T2H_reg_reg[1][8] (\genblk1[0].intmul_i_n_13 ),
        .\T2H_reg_reg[1][9] (\genblk1[0].intmul_i_n_12 ),
        .clk(clk),
        .\genblk1[0].q_reg (\genblk1[0].q_reg ),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .\m_delay_reg[0] (\genblk1[0].intmul_i_n_14 ),
        .\m_delay_reg[0]_0 (\m_delay_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_3 \genblk1[0].sr_q 
       (.\DELAY_BLOCK[0].shift_array_reg[1][10]_0 (\DELAY_BLOCK[0].shift_array_reg[1][10] ),
        .\DELAY_BLOCK[0].shift_array_reg[1][11]_0 (\DELAY_BLOCK[0].shift_array_reg[1][11] ),
        .\DELAY_BLOCK[0].shift_array_reg[1][12]_0 (\DELAY_BLOCK[0].shift_array_reg[1][12] ),
        .\DELAY_BLOCK[0].shift_array_reg[1][13]_0 (\DELAY_BLOCK[0].shift_array_reg[1][13] ),
        .\DELAY_BLOCK[0].shift_array_reg[1][14]_0 (\DELAY_BLOCK[0].shift_array_reg[1][14] ),
        .\DELAY_BLOCK[0].shift_array_reg[1][15]_0 (\DELAY_BLOCK[0].shift_array_reg[1][15] ),
        .\DELAY_BLOCK[0].shift_array_reg[1][20]_0 (\DELAY_BLOCK[0].shift_array_reg[1][20] ),
        .\DELAY_BLOCK[0].shift_array_reg[1][21]_0 (\DELAY_BLOCK[0].shift_array_reg[1][21] ),
        .\DELAY_BLOCK[0].shift_array_reg[1][22]_0 (\DELAY_BLOCK[0].shift_array_reg[1][22] ),
        .\DELAY_BLOCK[0].shift_array_reg[1][23]_0 (\DELAY_BLOCK[0].shift_array_reg[1][23] ),
        .\DELAY_BLOCK[0].shift_array_reg[1][24]_0 (\DELAY_BLOCK[0].shift_array_reg[1][24] ),
        .\DELAY_BLOCK[0].shift_array_reg[1][25]_0 (\DELAY_BLOCK[0].shift_array_reg[1][25] ),
        .\DELAY_BLOCK[0].shift_array_reg[1][26]_0 (\DELAY_BLOCK[0].shift_array_reg[1][26] ),
        .\DELAY_BLOCK[0].shift_array_reg[1][27]_0 (\DELAY_BLOCK[0].shift_array_reg[1][27] ),
        .\DELAY_BLOCK[0].shift_array_reg[1][28]_0 (\DELAY_BLOCK[0].shift_array_reg[1][28] ),
        .\DELAY_BLOCK[0].shift_array_reg[1][29]_0 (\DELAY_BLOCK[0].shift_array_reg[1][29] ),
        .\DELAY_BLOCK[0].shift_array_reg[1][30]_0 (\DELAY_BLOCK[0].shift_array_reg[1][30] ),
        .\DELAY_BLOCK[0].shift_array_reg[1][31]_0 (\DELAY_BLOCK[0].shift_array_reg[1][31] ),
        .\DELAY_BLOCK[0].shift_array_reg[1][9]_0 (\DELAY_BLOCK[0].shift_array_reg[1][9] ),
        .clk(clk),
        .\genblk1[0].q_reg (\genblk1[0].q_reg ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_intmul_4 \genblk1[1].intmul_i 
       (.A({dit_nr_n_65,dit_nr_n_66,dit_nr_n_67,dit_nr_n_68,dit_nr_n_69,dit_nr_n_70,dit_nr_n_71,dit_nr_n_72,dit_nr_n_73,dit_nr_n_74,dit_nr_n_75,dit_nr_n_76,dit_nr_n_77,dit_nr_n_78,dit_nr_n_79,dit_nr_n_80,dit_nr_n_81,dit_nr_n_82,dit_nr_n_83,dit_nr_n_84,dit_nr_n_85,dit_nr_n_86,dit_nr_n_87,dit_nr_n_88,dit_nr_n_89,dit_nr_n_90,dit_nr_n_91,dit_nr_n_92,dit_nr_n_93,dit_nr_n_94,dit_nr_n_95,dit_nr_n_96}),
        .B({\mr/genblk1[0].wsu/T2_0 ,\genblk1[1].intmul_i_n_50 ,\genblk1[1].intmul_i_n_51 ,\genblk1[1].intmul_i_n_52 ,\genblk1[1].intmul_i_n_53 ,\genblk1[1].intmul_i_n_54 ,\genblk1[1].intmul_i_n_55 ,\genblk1[1].intmul_i_n_56 }),
        .C({\genblk1[1].imul [63:31],\genblk1[1].imul [0]}),
        .\D_reg[8]_0 (\genblk1[1].intmul_i_n_14 ),
        .P({\genblk1[1].intmul_i_n_57 ,\genblk1[1].intmul_i_n_58 ,\genblk1[1].intmul_i_n_59 ,\genblk1[1].intmul_i_n_60 ,\genblk1[1].intmul_i_n_61 ,\genblk1[1].intmul_i_n_62 ,\genblk1[1].intmul_i_n_63 ,\genblk1[1].intmul_i_n_64 }),
        .clk(clk),
        .\genblk3[0].genblk1[1].p_product_reg[1]_0 ({dit_nr_n_161,dit_nr_n_162,dit_nr_n_163,dit_nr_n_164,dit_nr_n_165,dit_nr_n_166,dit_nr_n_167,dit_nr_n_168,dit_nr_n_169,dit_nr_n_170,dit_nr_n_171,dit_nr_n_172,dit_nr_n_173,dit_nr_n_174,dit_nr_n_175,dit_nr_n_176,dit_nr_n_177,dit_nr_n_178,dit_nr_n_179,dit_nr_n_180,dit_nr_n_181,dit_nr_n_182,dit_nr_n_183,dit_nr_n_184,dit_nr_n_185,dit_nr_n_186,dit_nr_n_187,dit_nr_n_188,dit_nr_n_189,dit_nr_n_190,dit_nr_n_191,dit_nr_n_192}),
        .\low_add_reg[17]_0 (\genblk1[1].intmul_i_n_13 ),
        .\low_add_reg[18]_0 (\genblk1[1].intmul_i_n_12 ),
        .\low_add_reg[19]_0 (\genblk1[1].intmul_i_n_11 ),
        .\low_add_reg[20]_0 (\genblk1[1].intmul_i_n_10 ),
        .\low_add_reg[21]_0 (\genblk1[1].intmul_i_n_9 ),
        .\low_add_reg[22]_0 (\genblk1[1].intmul_i_n_8 ),
        .\low_add_reg[23]_0 (\genblk1[1].intmul_i_n_7 ),
        .\low_add_reg[24]_0 (\genblk1[1].intmul_i_n_6 ),
        .\low_add_reg[25]_0 (\genblk1[1].intmul_i_n_5 ),
        .\low_add_reg[26]_0 (\genblk1[1].intmul_i_n_4 ),
        .\low_add_reg[27]_0 (\genblk1[1].intmul_i_n_3 ),
        .\low_add_reg[28]_0 (\genblk1[1].intmul_i_n_2 ),
        .\low_add_reg[29]_0 (\genblk1[1].intmul_i_n_1 ),
        .\low_add_reg[30]_0 (\genblk1[1].intmul_i_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modred_5 \genblk1[1].modred_i 
       (.B({\mr/genblk1[0].wsu/T2_0 ,\genblk1[1].intmul_i_n_50 ,\genblk1[1].intmul_i_n_51 ,\genblk1[1].intmul_i_n_52 ,\genblk1[1].intmul_i_n_53 ,\genblk1[1].intmul_i_n_54 ,\genblk1[1].intmul_i_n_55 ,\genblk1[1].intmul_i_n_56 ,\genblk1[1].imul [0]}),
        .D(\genblk1[1].imul [63:31]),
        .P({\genblk1[1].intmul_i_n_57 ,\genblk1[1].intmul_i_n_58 ,\genblk1[1].intmul_i_n_59 ,\genblk1[1].intmul_i_n_60 ,\genblk1[1].intmul_i_n_61 ,\genblk1[1].intmul_i_n_62 ,\genblk1[1].intmul_i_n_63 ,\genblk1[1].intmul_i_n_64 }),
        .Q(\modmult_c[1]_59 ),
        .\T2H_reg_reg[1][10] (\genblk1[1].intmul_i_n_11 ),
        .\T2H_reg_reg[1][11] (\genblk1[1].intmul_i_n_10 ),
        .\T2H_reg_reg[1][12] (\genblk1[1].intmul_i_n_9 ),
        .\T2H_reg_reg[1][13] (\genblk1[1].intmul_i_n_8 ),
        .\T2H_reg_reg[1][14] (\genblk1[1].intmul_i_n_7 ),
        .\T2H_reg_reg[1][15] (\genblk1[1].intmul_i_n_6 ),
        .\T2H_reg_reg[1][16] (\genblk1[1].intmul_i_n_5 ),
        .\T2H_reg_reg[1][17] (\genblk1[1].intmul_i_n_4 ),
        .\T2H_reg_reg[1][18] (\genblk1[1].intmul_i_n_3 ),
        .\T2H_reg_reg[1][19] (\genblk1[1].intmul_i_n_2 ),
        .\T2H_reg_reg[1][20] (\genblk1[1].intmul_i_n_1 ),
        .\T2H_reg_reg[1][21] (\genblk1[1].intmul_i_n_0 ),
        .\T2H_reg_reg[1][8] (\genblk1[1].intmul_i_n_13 ),
        .\T2H_reg_reg[1][9] (\genblk1[1].intmul_i_n_12 ),
        .clk(clk),
        .\genblk1[0].q_reg (\genblk1[0].q_reg ),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .\m_delay_reg[0] (\genblk1[1].intmul_i_n_14 ),
        .\m_delay_reg[0]_0 (\m_delay_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_NR
   (Q,
    w,
    \tw_out_internal_DP_reg[31] ,
    A,
    forward_reg_reg_rep,
    B,
    \omega_c_reg[31] ,
    clk,
    \genblk3[0].genblk1[1].p_product_reg[1] ,
    forward_reg,
    \bf_c[0] ,
    ntt_opcode,
    \genblk3[0].genblk1[1].p_product_reg[1]_0 ,
    \genblk3[0].genblk1[1].p_product_reg[1]_1 ,
    \bf_c[1] ,
    \s_i_reg[0] ,
    rom_base_addr_reg,
    D,
    \genblk3[1].genblk1[0].p_product_reg[2] ,
    \genblk3[0].genblk1[1].p_product_reg[1]_2 ,
    \tw_out_internal_DP_reg[31]_0 ,
    \genblk3[1].genblk1[0].p_product_reg[2]_0 ,
    \genblk3[0].genblk1[1].p_product_reg[1]_3 ,
    \tw_out_internal_DP_reg[31]_1 ,
    \genblk3[0].genblk1[1].p_product_reg[1]_4 ,
    \genblk3[0].genblk1[1].p_product_reg[1]_5 );
  output [0:0]Q;
  output [31:0]w;
  output [31:0]\tw_out_internal_DP_reg[31] ;
  output [31:0]A;
  output [31:0]forward_reg_reg_rep;
  output [31:0]B;
  output [31:0]\omega_c_reg[31] ;
  input clk;
  input [31:0]\genblk3[0].genblk1[1].p_product_reg[1] ;
  input forward_reg;
  input [31:0]\bf_c[0] ;
  input ntt_opcode;
  input \genblk3[0].genblk1[1].p_product_reg[1]_0 ;
  input [31:0]\genblk3[0].genblk1[1].p_product_reg[1]_1 ;
  input [31:0]\bf_c[1] ;
  input \s_i_reg[0] ;
  input [6:0]rom_base_addr_reg;
  input [0:0]D;
  input [31:0]\genblk3[1].genblk1[0].p_product_reg[2] ;
  input \genblk3[0].genblk1[1].p_product_reg[1]_2 ;
  input [31:0]\tw_out_internal_DP_reg[31]_0 ;
  input [31:0]\genblk3[1].genblk1[0].p_product_reg[2]_0 ;
  input \genblk3[0].genblk1[1].p_product_reg[1]_3 ;
  input [31:0]\tw_out_internal_DP_reg[31]_1 ;
  input [31:0]\genblk3[0].genblk1[1].p_product_reg[1]_4 ;
  input [31:0]\genblk3[0].genblk1[1].p_product_reg[1]_5 ;

  wire [31:0]A;
  wire [31:0]B;
  wire [0:0]D;
  wire [0:0]Q;
  wire [31:0]\bf_c[0] ;
  wire [31:0]\bf_c[1] ;
  wire clk;
  wire forward_reg;
  wire [31:0]forward_reg_reg_rep;
  wire \genblk1[0].tw_gen_pe_n_32 ;
  wire \genblk1[0].tw_gen_pe_n_34 ;
  wire [31:0]\genblk3[0].genblk1[1].p_product_reg[1] ;
  wire \genblk3[0].genblk1[1].p_product_reg[1]_0 ;
  wire [31:0]\genblk3[0].genblk1[1].p_product_reg[1]_1 ;
  wire \genblk3[0].genblk1[1].p_product_reg[1]_2 ;
  wire \genblk3[0].genblk1[1].p_product_reg[1]_3 ;
  wire [31:0]\genblk3[0].genblk1[1].p_product_reg[1]_4 ;
  wire [31:0]\genblk3[0].genblk1[1].p_product_reg[1]_5 ;
  wire [31:0]\genblk3[1].genblk1[0].p_product_reg[2] ;
  wire [31:0]\genblk3[1].genblk1[0].p_product_reg[2]_0 ;
  wire ntt_opcode;
  wire [31:0]\omega_c_reg[31] ;
  wire [6:0]rom_base_addr_reg;
  wire \s_i_reg[0] ;
  wire [6:0]tmp_i;
  wire tw_out_internal_DN1;
  wire [31:0]\tw_out_internal_DP_reg[31] ;
  wire [31:0]\tw_out_internal_DP_reg[31]_0 ;
  wire [31:0]\tw_out_internal_DP_reg[31]_1 ;
  wire update_mult_adv;
  wire [31:0]w;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_NR_peModule \genblk1[0].tw_gen_pe 
       (.B(B),
        .Q(tmp_i),
        .\bf_c[0] (\bf_c[0] ),
        .clk(clk),
        .forward_reg(forward_reg),
        .forward_reg_reg_rep(forward_reg_reg_rep),
        .\genblk3[0].genblk1[1].p_product_reg[1] (\genblk3[0].genblk1[1].p_product_reg[1] ),
        .\genblk3[0].genblk1[1].p_product_reg[1]_0 (\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .\genblk3[0].genblk1[1].p_product_reg[1]_1 (\genblk3[0].genblk1[1].p_product_reg[1]_3 ),
        .\genblk3[0].genblk1[1].p_product_reg[1]_2 (\genblk3[0].genblk1[1].p_product_reg[1]_4 ),
        .\genblk3[1].genblk1[0].p_product_reg[2] (\genblk3[1].genblk1[0].p_product_reg[2]_0 ),
        .\i_i_reg[1]_0 (\genblk1[0].tw_gen_pe_n_32 ),
        .\i_i_reg[5]_0 (\genblk1[0].tw_gen_pe_n_34 ),
        .ntt_opcode(ntt_opcode),
        .rom_base_addr_reg(rom_base_addr_reg),
        .\tmp_i_reg[0]_0 (\s_i_reg[0] ),
        .tw_out_internal_DN1(tw_out_internal_DN1),
        .\tw_out_internal_DP_reg[31]_0 (\tw_out_internal_DP_reg[31]_1 ),
        .update_mult_adv(update_mult_adv),
        .w(w));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_NR_peModule__parameterized0 \genblk1[1].tw_gen_pe 
       (.A(A),
        .D(D),
        .Q(Q),
        .\bf_c[1] (\bf_c[1] ),
        .clk(clk),
        .forward_reg(forward_reg),
        .\genblk3[0].genblk1[1].p_product_reg[1] (\genblk3[0].genblk1[1].p_product_reg[1]_1 ),
        .\genblk3[0].genblk1[1].p_product_reg[1]_0 (\genblk3[0].genblk1[1].p_product_reg[1]_2 ),
        .\genblk3[0].genblk1[1].p_product_reg[1]_1 (\genblk3[0].genblk1[1].p_product_reg[1]_5 ),
        .\genblk3[1].genblk1[0].p_product_reg[2] (\genblk3[1].genblk1[0].p_product_reg[2] ),
        .ntt_opcode(ntt_opcode),
        .\omega_c_reg[31]_0 (\omega_c_reg[31] ),
        .rom_base_addr_reg(rom_base_addr_reg[6:1]),
        .\s_i_reg[0]_0 (\s_i_reg[0] ),
        .\shift_array_reg[0][0] (\genblk1[0].tw_gen_pe_n_34 ),
        .\tmp_i_reg[6]_0 (tmp_i),
        .tw_out_internal_DN1(tw_out_internal_DN1),
        .\tw_out_internal_DP_reg[31]_0 (\tw_out_internal_DP_reg[31] ),
        .\tw_out_internal_DP_reg[31]_1 (\tw_out_internal_DP_reg[31]_0 ),
        .\tw_rom_addr_reg[0]_0 (\genblk1[0].tw_gen_pe_n_32 ),
        .update_mult_adv(update_mult_adv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_NR_peModule
   (w,
    \i_i_reg[1]_0 ,
    update_mult_adv,
    \i_i_reg[5]_0 ,
    forward_reg_reg_rep,
    tw_out_internal_DN1,
    B,
    clk,
    \genblk3[0].genblk1[1].p_product_reg[1] ,
    forward_reg,
    \bf_c[0] ,
    ntt_opcode,
    \genblk3[0].genblk1[1].p_product_reg[1]_0 ,
    \tmp_i_reg[0]_0 ,
    Q,
    rom_base_addr_reg,
    \genblk3[1].genblk1[0].p_product_reg[2] ,
    \genblk3[0].genblk1[1].p_product_reg[1]_1 ,
    \tw_out_internal_DP_reg[31]_0 ,
    \genblk3[0].genblk1[1].p_product_reg[1]_2 );
  output [31:0]w;
  output \i_i_reg[1]_0 ;
  output update_mult_adv;
  output \i_i_reg[5]_0 ;
  output [31:0]forward_reg_reg_rep;
  output tw_out_internal_DN1;
  output [31:0]B;
  input clk;
  input [31:0]\genblk3[0].genblk1[1].p_product_reg[1] ;
  input forward_reg;
  input [31:0]\bf_c[0] ;
  input ntt_opcode;
  input \genblk3[0].genblk1[1].p_product_reg[1]_0 ;
  input \tmp_i_reg[0]_0 ;
  input [6:0]Q;
  input [6:0]rom_base_addr_reg;
  input [31:0]\genblk3[1].genblk1[0].p_product_reg[2] ;
  input \genblk3[0].genblk1[1].p_product_reg[1]_1 ;
  input [31:0]\tw_out_internal_DP_reg[31]_0 ;
  input [31:0]\genblk3[0].genblk1[1].p_product_reg[1]_2 ;

  wire [31:0]B;
  wire [6:0]Q;
  wire [31:0]\bf_c[0] ;
  wire clk;
  wire forward_reg;
  wire [31:0]forward_reg_reg_rep;
  wire [5:1]\genblk1[1].tw_gen_pe/i_i_reg ;
  wire [0:0]\genblk1[1].tw_gen_pe/i_i_reg__0 ;
  wire [31:0]\genblk3[0].genblk1[1].p_product_reg[1] ;
  wire \genblk3[0].genblk1[1].p_product_reg[1]_0 ;
  wire \genblk3[0].genblk1[1].p_product_reg[1]_1 ;
  wire [31:0]\genblk3[0].genblk1[1].p_product_reg[1]_2 ;
  wire [31:0]\genblk3[1].genblk1[0].p_product_reg[2] ;
  wire \i_i_reg[1]_0 ;
  wire \i_i_reg[5]_0 ;
  wire is_omega_c_addr_delay_n_0;
  wire [31:0]\modmult_a_forw[0]_61 ;
  wire [31:0]\modmult_b_forw[0]_37 ;
  wire ntt_opcode;
  wire [5:0]p_0_in;
  wire [2:0]p_0_in_0;
  wire [6:0]p_0_in__0;
  wire [6:0]rom_base_addr_reg;
  wire [2:0]s_i;
  wire s_i0;
  wire [31:0]\shift_array_reg[0]_34 ;
  wire [6:0]tmp_i;
  wire \tmp_i_reg[0]_0 ;
  wire [31:0]\tw_out_0[0]_36 ;
  wire tw_out_internal_DN1;
  wire [31:0]\tw_out_internal_DP_reg[31]_0 ;
  wire \tw_rom_addr[4]_i_2_n_0 ;
  wire \tw_rom_addr[6]_i_1__0_n_0 ;
  wire \tw_rom_addr[6]_i_3__0_n_0 ;
  wire \tw_rom_addr[6]_i_4_n_0 ;
  wire \tw_rom_addr[6]_i_5_n_0 ;
  wire [6:0]tw_rom_addr_reg;
  wire update_mult;
  wire update_mult_adv;
  wire update_mult_delay_n_3;
  wire [31:0]w;

  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_1 
       (.I0(\modmult_b_forw[0]_37 [16]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_2 [16]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_1 ),
        .O(B[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_10 
       (.I0(\modmult_b_forw[0]_37 [7]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_2 [7]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_1 ),
        .O(B[7]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_10__1 
       (.I0(\tw_out_0[0]_36 [7]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [7]),
        .I2(forward_reg),
        .I3(\bf_c[0] [7]),
        .I4(ntt_opcode),
        .O(w[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_11 
       (.I0(\modmult_b_forw[0]_37 [6]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_2 [6]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_1 ),
        .O(B[6]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_11__1 
       (.I0(\tw_out_0[0]_36 [6]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [6]),
        .I2(forward_reg),
        .I3(\bf_c[0] [6]),
        .I4(ntt_opcode),
        .O(w[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_12 
       (.I0(\modmult_b_forw[0]_37 [5]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_2 [5]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_1 ),
        .O(B[5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_12__1 
       (.I0(\tw_out_0[0]_36 [5]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [5]),
        .I2(forward_reg),
        .I3(\bf_c[0] [5]),
        .I4(ntt_opcode),
        .O(w[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_13 
       (.I0(\modmult_b_forw[0]_37 [4]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_2 [4]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_1 ),
        .O(B[4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_13__1 
       (.I0(\tw_out_0[0]_36 [4]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [4]),
        .I2(forward_reg),
        .I3(\bf_c[0] [4]),
        .I4(ntt_opcode),
        .O(w[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_14 
       (.I0(\modmult_b_forw[0]_37 [3]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_2 [3]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_1 ),
        .O(B[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_14__1 
       (.I0(\tw_out_0[0]_36 [3]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [3]),
        .I2(forward_reg),
        .I3(\bf_c[0] [3]),
        .I4(ntt_opcode),
        .O(w[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_15 
       (.I0(\modmult_b_forw[0]_37 [2]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_2 [2]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_1 ),
        .O(B[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_15__1 
       (.I0(\tw_out_0[0]_36 [2]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [2]),
        .I2(forward_reg),
        .I3(\bf_c[0] [2]),
        .I4(ntt_opcode),
        .O(w[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_16 
       (.I0(\modmult_b_forw[0]_37 [1]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_2 [1]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_1 ),
        .O(B[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_16__1 
       (.I0(\tw_out_0[0]_36 [1]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [1]),
        .I2(forward_reg),
        .I3(\bf_c[0] [1]),
        .I4(ntt_opcode),
        .O(w[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_17 
       (.I0(\modmult_b_forw[0]_37 [0]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_2 [0]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_1 ),
        .O(B[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_17__1 
       (.I0(\tw_out_0[0]_36 [0]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [0]),
        .I2(forward_reg),
        .I3(\bf_c[0] [0]),
        .I4(ntt_opcode),
        .O(w[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_1__1 
       (.I0(\tw_out_0[0]_36 [16]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [16]),
        .I2(forward_reg),
        .I3(\bf_c[0] [16]),
        .I4(ntt_opcode),
        .O(w[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_2 
       (.I0(\modmult_b_forw[0]_37 [15]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_2 [15]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_1 ),
        .O(B[15]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_2__1 
       (.I0(\tw_out_0[0]_36 [15]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [15]),
        .I2(forward_reg),
        .I3(\bf_c[0] [15]),
        .I4(ntt_opcode),
        .O(w[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_3 
       (.I0(\modmult_b_forw[0]_37 [14]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_2 [14]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_1 ),
        .O(B[14]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_3__1 
       (.I0(\tw_out_0[0]_36 [14]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [14]),
        .I2(forward_reg),
        .I3(\bf_c[0] [14]),
        .I4(ntt_opcode),
        .O(w[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_4 
       (.I0(\modmult_b_forw[0]_37 [13]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_2 [13]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_1 ),
        .O(B[13]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_4__1 
       (.I0(\tw_out_0[0]_36 [13]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [13]),
        .I2(forward_reg),
        .I3(\bf_c[0] [13]),
        .I4(ntt_opcode),
        .O(w[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_5 
       (.I0(\modmult_b_forw[0]_37 [12]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_2 [12]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_1 ),
        .O(B[12]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_5__1 
       (.I0(\tw_out_0[0]_36 [12]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [12]),
        .I2(forward_reg),
        .I3(\bf_c[0] [12]),
        .I4(ntt_opcode),
        .O(w[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_6 
       (.I0(\modmult_b_forw[0]_37 [11]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_2 [11]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_1 ),
        .O(B[11]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_6__1 
       (.I0(\tw_out_0[0]_36 [11]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [11]),
        .I2(forward_reg),
        .I3(\bf_c[0] [11]),
        .I4(ntt_opcode),
        .O(w[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_7 
       (.I0(\modmult_b_forw[0]_37 [10]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_2 [10]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_1 ),
        .O(B[10]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_7__1 
       (.I0(\tw_out_0[0]_36 [10]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [10]),
        .I2(forward_reg),
        .I3(\bf_c[0] [10]),
        .I4(ntt_opcode),
        .O(w[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_8 
       (.I0(\modmult_b_forw[0]_37 [9]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_2 [9]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_1 ),
        .O(B[9]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_8__1 
       (.I0(\tw_out_0[0]_36 [9]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [9]),
        .I2(forward_reg),
        .I3(\bf_c[0] [9]),
        .I4(ntt_opcode),
        .O(w[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_9 
       (.I0(\modmult_b_forw[0]_37 [8]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_2 [8]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_1 ),
        .O(B[8]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_9__1 
       (.I0(\tw_out_0[0]_36 [8]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [8]),
        .I2(forward_reg),
        .I3(\bf_c[0] [8]),
        .I4(ntt_opcode),
        .O(w[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_1 
       (.I0(\modmult_b_forw[0]_37 [31]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_2 [31]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_1 ),
        .O(B[31]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_10 
       (.I0(\modmult_b_forw[0]_37 [22]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_2 [22]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_1 ),
        .O(B[22]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_10__1 
       (.I0(\tw_out_0[0]_36 [22]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [22]),
        .I2(forward_reg),
        .I3(\bf_c[0] [22]),
        .I4(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(w[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_11 
       (.I0(\modmult_b_forw[0]_37 [21]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_2 [21]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_1 ),
        .O(B[21]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_11__1 
       (.I0(\tw_out_0[0]_36 [21]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [21]),
        .I2(forward_reg),
        .I3(\bf_c[0] [21]),
        .I4(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(w[21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_12 
       (.I0(\modmult_b_forw[0]_37 [20]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_2 [20]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_1 ),
        .O(B[20]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_12__1 
       (.I0(\tw_out_0[0]_36 [20]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [20]),
        .I2(forward_reg),
        .I3(\bf_c[0] [20]),
        .I4(ntt_opcode),
        .O(w[20]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_13 
       (.I0(\modmult_b_forw[0]_37 [19]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_2 [19]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_1 ),
        .O(B[19]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_13__1 
       (.I0(\tw_out_0[0]_36 [19]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [19]),
        .I2(forward_reg),
        .I3(\bf_c[0] [19]),
        .I4(ntt_opcode),
        .O(w[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_14 
       (.I0(\modmult_b_forw[0]_37 [18]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_2 [18]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_1 ),
        .O(B[18]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_14__1 
       (.I0(\tw_out_0[0]_36 [18]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [18]),
        .I2(forward_reg),
        .I3(\bf_c[0] [18]),
        .I4(ntt_opcode),
        .O(w[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_15 
       (.I0(\modmult_b_forw[0]_37 [17]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_2 [17]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_1 ),
        .O(B[17]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_15__1 
       (.I0(\tw_out_0[0]_36 [17]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [17]),
        .I2(forward_reg),
        .I3(\bf_c[0] [17]),
        .I4(ntt_opcode),
        .O(w[17]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_1__1 
       (.I0(\tw_out_0[0]_36 [31]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [31]),
        .I2(forward_reg),
        .I3(\bf_c[0] [31]),
        .I4(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(w[31]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_2 
       (.I0(\modmult_b_forw[0]_37 [30]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_2 [30]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_1 ),
        .O(B[30]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_2__1 
       (.I0(\tw_out_0[0]_36 [30]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [30]),
        .I2(forward_reg),
        .I3(\bf_c[0] [30]),
        .I4(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(w[30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_3 
       (.I0(\modmult_b_forw[0]_37 [29]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_2 [29]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_1 ),
        .O(B[29]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_3__1 
       (.I0(\tw_out_0[0]_36 [29]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [29]),
        .I2(forward_reg),
        .I3(\bf_c[0] [29]),
        .I4(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(w[29]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_4 
       (.I0(\modmult_b_forw[0]_37 [28]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_2 [28]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_1 ),
        .O(B[28]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_4__1 
       (.I0(\tw_out_0[0]_36 [28]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [28]),
        .I2(forward_reg),
        .I3(\bf_c[0] [28]),
        .I4(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(w[28]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_5 
       (.I0(\modmult_b_forw[0]_37 [27]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_2 [27]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_1 ),
        .O(B[27]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_5__1 
       (.I0(\tw_out_0[0]_36 [27]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [27]),
        .I2(forward_reg),
        .I3(\bf_c[0] [27]),
        .I4(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(w[27]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_6 
       (.I0(\modmult_b_forw[0]_37 [26]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_2 [26]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_1 ),
        .O(B[26]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_6__1 
       (.I0(\tw_out_0[0]_36 [26]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [26]),
        .I2(forward_reg),
        .I3(\bf_c[0] [26]),
        .I4(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(w[26]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_7 
       (.I0(\modmult_b_forw[0]_37 [25]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_2 [25]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_1 ),
        .O(B[25]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_7__1 
       (.I0(\tw_out_0[0]_36 [25]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [25]),
        .I2(forward_reg),
        .I3(\bf_c[0] [25]),
        .I4(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(w[25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_8 
       (.I0(\modmult_b_forw[0]_37 [24]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_2 [24]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_1 ),
        .O(B[24]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_8__1 
       (.I0(\tw_out_0[0]_36 [24]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [24]),
        .I2(forward_reg),
        .I3(\bf_c[0] [24]),
        .I4(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(w[24]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_9 
       (.I0(\modmult_b_forw[0]_37 [23]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_2 [23]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_1 ),
        .O(B[23]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_9__1 
       (.I0(\tw_out_0[0]_36 [23]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [23]),
        .I2(forward_reg),
        .I3(\bf_c[0] [23]),
        .I4(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(w[23]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized13_24 i_del0
       (.\DELAY_BLOCK[0].shift_array_reg[1][5]_0 (tw_out_internal_DN1),
        .Q(\genblk1[1].tw_gen_pe/i_i_reg ),
        .clk(clk));
  LUT1 #(
    .INIT(2'h1)) 
    \i_i[0]_i_1 
       (.I0(\genblk1[1].tw_gen_pe/i_i_reg__0 ),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_i[1]_i_1 
       (.I0(\genblk1[1].tw_gen_pe/i_i_reg__0 ),
        .I1(\genblk1[1].tw_gen_pe/i_i_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_i[2]_i_1 
       (.I0(\genblk1[1].tw_gen_pe/i_i_reg [2]),
        .I1(\genblk1[1].tw_gen_pe/i_i_reg__0 ),
        .I2(\genblk1[1].tw_gen_pe/i_i_reg [1]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_i[3]_i_1 
       (.I0(\genblk1[1].tw_gen_pe/i_i_reg [3]),
        .I1(\genblk1[1].tw_gen_pe/i_i_reg [1]),
        .I2(\genblk1[1].tw_gen_pe/i_i_reg__0 ),
        .I3(\genblk1[1].tw_gen_pe/i_i_reg [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_i[4]_i_1 
       (.I0(\genblk1[1].tw_gen_pe/i_i_reg [4]),
        .I1(\genblk1[1].tw_gen_pe/i_i_reg [1]),
        .I2(\genblk1[1].tw_gen_pe/i_i_reg__0 ),
        .I3(\genblk1[1].tw_gen_pe/i_i_reg [3]),
        .I4(\genblk1[1].tw_gen_pe/i_i_reg [2]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_i[5]_i_1 
       (.I0(\genblk1[1].tw_gen_pe/i_i_reg [2]),
        .I1(\genblk1[1].tw_gen_pe/i_i_reg [3]),
        .I2(\genblk1[1].tw_gen_pe/i_i_reg__0 ),
        .I3(\genblk1[1].tw_gen_pe/i_i_reg [1]),
        .I4(\genblk1[1].tw_gen_pe/i_i_reg [4]),
        .I5(\genblk1[1].tw_gen_pe/i_i_reg [5]),
        .O(p_0_in[5]));
  FDRE \i_i_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\genblk1[1].tw_gen_pe/i_i_reg__0 ),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \i_i_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\genblk1[1].tw_gen_pe/i_i_reg [1]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \i_i_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\genblk1[1].tw_gen_pe/i_i_reg [2]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \i_i_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\genblk1[1].tw_gen_pe/i_i_reg [3]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \i_i_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(\genblk1[1].tw_gen_pe/i_i_reg [4]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \i_i_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(\genblk1[1].tw_gen_pe/i_i_reg [5]),
        .R(\tmp_i_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0_25 is_omega_c_addr_delay
       (.E(is_omega_c_addr_delay_n_0),
        .Q(s_i),
        .clk(clk),
        .\shift_array_reg[0][0]_0 (\i_i_reg[5]_0 ));
  FDSE \omega_c_reg[0] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(\shift_array_reg[0]_34 [0]),
        .Q(\modmult_b_forw[0]_37 [0]),
        .S(\tmp_i_reg[0]_0 ));
  FDRE \omega_c_reg[10] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(\shift_array_reg[0]_34 [10]),
        .Q(\modmult_b_forw[0]_37 [10]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \omega_c_reg[11] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(\shift_array_reg[0]_34 [11]),
        .Q(\modmult_b_forw[0]_37 [11]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \omega_c_reg[12] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(\shift_array_reg[0]_34 [12]),
        .Q(\modmult_b_forw[0]_37 [12]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \omega_c_reg[13] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(\shift_array_reg[0]_34 [13]),
        .Q(\modmult_b_forw[0]_37 [13]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \omega_c_reg[14] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(\shift_array_reg[0]_34 [14]),
        .Q(\modmult_b_forw[0]_37 [14]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \omega_c_reg[15] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(\shift_array_reg[0]_34 [15]),
        .Q(\modmult_b_forw[0]_37 [15]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \omega_c_reg[16] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(\shift_array_reg[0]_34 [16]),
        .Q(\modmult_b_forw[0]_37 [16]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \omega_c_reg[17] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(\shift_array_reg[0]_34 [17]),
        .Q(\modmult_b_forw[0]_37 [17]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \omega_c_reg[18] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(\shift_array_reg[0]_34 [18]),
        .Q(\modmult_b_forw[0]_37 [18]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \omega_c_reg[19] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(\shift_array_reg[0]_34 [19]),
        .Q(\modmult_b_forw[0]_37 [19]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \omega_c_reg[1] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(\shift_array_reg[0]_34 [1]),
        .Q(\modmult_b_forw[0]_37 [1]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \omega_c_reg[20] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(\shift_array_reg[0]_34 [20]),
        .Q(\modmult_b_forw[0]_37 [20]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \omega_c_reg[21] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(\shift_array_reg[0]_34 [21]),
        .Q(\modmult_b_forw[0]_37 [21]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \omega_c_reg[22] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(\shift_array_reg[0]_34 [22]),
        .Q(\modmult_b_forw[0]_37 [22]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \omega_c_reg[23] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(\shift_array_reg[0]_34 [23]),
        .Q(\modmult_b_forw[0]_37 [23]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \omega_c_reg[24] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(\shift_array_reg[0]_34 [24]),
        .Q(\modmult_b_forw[0]_37 [24]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \omega_c_reg[25] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(\shift_array_reg[0]_34 [25]),
        .Q(\modmult_b_forw[0]_37 [25]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \omega_c_reg[26] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(\shift_array_reg[0]_34 [26]),
        .Q(\modmult_b_forw[0]_37 [26]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \omega_c_reg[27] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(\shift_array_reg[0]_34 [27]),
        .Q(\modmult_b_forw[0]_37 [27]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \omega_c_reg[28] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(\shift_array_reg[0]_34 [28]),
        .Q(\modmult_b_forw[0]_37 [28]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \omega_c_reg[29] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(\shift_array_reg[0]_34 [29]),
        .Q(\modmult_b_forw[0]_37 [29]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \omega_c_reg[2] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(\shift_array_reg[0]_34 [2]),
        .Q(\modmult_b_forw[0]_37 [2]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \omega_c_reg[30] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(\shift_array_reg[0]_34 [30]),
        .Q(\modmult_b_forw[0]_37 [30]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \omega_c_reg[31] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(\shift_array_reg[0]_34 [31]),
        .Q(\modmult_b_forw[0]_37 [31]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \omega_c_reg[3] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(\shift_array_reg[0]_34 [3]),
        .Q(\modmult_b_forw[0]_37 [3]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \omega_c_reg[4] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(\shift_array_reg[0]_34 [4]),
        .Q(\modmult_b_forw[0]_37 [4]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \omega_c_reg[5] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(\shift_array_reg[0]_34 [5]),
        .Q(\modmult_b_forw[0]_37 [5]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \omega_c_reg[6] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(\shift_array_reg[0]_34 [6]),
        .Q(\modmult_b_forw[0]_37 [6]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \omega_c_reg[7] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(\shift_array_reg[0]_34 [7]),
        .Q(\modmult_b_forw[0]_37 [7]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \omega_c_reg[8] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(\shift_array_reg[0]_34 [8]),
        .Q(\modmult_b_forw[0]_37 [8]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \omega_c_reg[9] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(\shift_array_reg[0]_34 [9]),
        .Q(\modmult_b_forw[0]_37 [9]),
        .R(\tmp_i_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s_i[0]_i_1 
       (.I0(s_i[0]),
        .O(p_0_in_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \s_i[1]_i_1 
       (.I0(s_i[0]),
        .I1(s_i[1]),
        .O(p_0_in_0[1]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \s_i[2]_i_1__0 
       (.I0(\i_i_reg[5]_0 ),
        .I1(s_i[2]),
        .I2(s_i[0]),
        .I3(s_i[1]),
        .O(s_i0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \s_i[2]_i_2 
       (.I0(s_i[2]),
        .I1(s_i[1]),
        .I2(s_i[0]),
        .O(p_0_in_0[2]));
  FDRE \s_i_reg[0] 
       (.C(clk),
        .CE(s_i0),
        .D(p_0_in_0[0]),
        .Q(s_i[0]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \s_i_reg[1] 
       (.C(clk),
        .CE(s_i0),
        .D(p_0_in_0[1]),
        .Q(s_i[1]),
        .R(\tmp_i_reg[0]_0 ));
  FDRE \s_i_reg[2] 
       (.C(clk),
        .CE(s_i0),
        .D(p_0_in_0[2]),
        .Q(s_i[2]),
        .R(\tmp_i_reg[0]_0 ));
  FDSE \tmp_i_reg[0] 
       (.C(clk),
        .CE(s_i0),
        .D(tmp_i[1]),
        .Q(tmp_i[0]),
        .S(\tmp_i_reg[0]_0 ));
  FDSE \tmp_i_reg[1] 
       (.C(clk),
        .CE(s_i0),
        .D(tmp_i[2]),
        .Q(tmp_i[1]),
        .S(\tmp_i_reg[0]_0 ));
  FDSE \tmp_i_reg[2] 
       (.C(clk),
        .CE(s_i0),
        .D(tmp_i[3]),
        .Q(tmp_i[2]),
        .S(\tmp_i_reg[0]_0 ));
  FDSE \tmp_i_reg[3] 
       (.C(clk),
        .CE(s_i0),
        .D(tmp_i[4]),
        .Q(tmp_i[3]),
        .S(\tmp_i_reg[0]_0 ));
  FDSE \tmp_i_reg[4] 
       (.C(clk),
        .CE(s_i0),
        .D(tmp_i[5]),
        .Q(tmp_i[4]),
        .S(\tmp_i_reg[0]_0 ));
  FDSE \tmp_i_reg[5] 
       (.C(clk),
        .CE(s_i0),
        .D(tmp_i[6]),
        .Q(tmp_i[5]),
        .S(\tmp_i_reg[0]_0 ));
  FDSE \tmp_i_reg[6] 
       (.C(clk),
        .CE(s_i0),
        .D(1'b0),
        .Q(tmp_i[6]),
        .S(\tmp_i_reg[0]_0 ));
  FDRE \tw_out_internal_DP_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_61 [0]),
        .Q(\tw_out_0[0]_36 [0]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_61 [10]),
        .Q(\tw_out_0[0]_36 [10]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_61 [11]),
        .Q(\tw_out_0[0]_36 [11]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_61 [12]),
        .Q(\tw_out_0[0]_36 [12]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_61 [13]),
        .Q(\tw_out_0[0]_36 [13]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_61 [14]),
        .Q(\tw_out_0[0]_36 [14]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_61 [15]),
        .Q(\tw_out_0[0]_36 [15]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_61 [16]),
        .Q(\tw_out_0[0]_36 [16]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_61 [17]),
        .Q(\tw_out_0[0]_36 [17]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_61 [18]),
        .Q(\tw_out_0[0]_36 [18]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_61 [19]),
        .Q(\tw_out_0[0]_36 [19]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_61 [1]),
        .Q(\tw_out_0[0]_36 [1]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_61 [20]),
        .Q(\tw_out_0[0]_36 [20]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_61 [21]),
        .Q(\tw_out_0[0]_36 [21]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_61 [22]),
        .Q(\tw_out_0[0]_36 [22]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_61 [23]),
        .Q(\tw_out_0[0]_36 [23]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_61 [24]),
        .Q(\tw_out_0[0]_36 [24]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_61 [25]),
        .Q(\tw_out_0[0]_36 [25]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_61 [26]),
        .Q(\tw_out_0[0]_36 [26]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_61 [27]),
        .Q(\tw_out_0[0]_36 [27]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_61 [28]),
        .Q(\tw_out_0[0]_36 [28]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_61 [29]),
        .Q(\tw_out_0[0]_36 [29]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_61 [2]),
        .Q(\tw_out_0[0]_36 [2]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_61 [30]),
        .Q(\tw_out_0[0]_36 [30]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_61 [31]),
        .Q(\tw_out_0[0]_36 [31]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_61 [3]),
        .Q(\tw_out_0[0]_36 [3]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_61 [4]),
        .Q(\tw_out_0[0]_36 [4]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_61 [5]),
        .Q(\tw_out_0[0]_36 [5]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_61 [6]),
        .Q(\tw_out_0[0]_36 [6]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_61 [7]),
        .Q(\tw_out_0[0]_36 [7]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_61 [8]),
        .Q(\tw_out_0[0]_36 [8]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[0]_61 [9]),
        .Q(\tw_out_0[0]_36 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom tw_rom
       (.D(\shift_array_reg[0]_34 ),
        .Q(tw_rom_addr_reg),
        .clk(clk),
        .dout_rom_reg_0(\modmult_a_forw[0]_61 ),
        .forward_reg_reg_rep(forward_reg_reg_rep),
        .\genblk3[0].genblk1[1].p_product_reg[1] (\genblk3[0].genblk1[1].p_product_reg[1]_1 ),
        .\genblk3[1].genblk1[0].p_product_reg[2] (\genblk3[1].genblk1[0].p_product_reg[2] ),
        .\tw_out_internal_DP_reg[31] (tw_out_internal_DN1),
        .\tw_out_internal_DP_reg[31]_0 (\tw_out_internal_DP_reg[31]_0 ),
        .\tw_out_internal_DP_reg[31]_1 (\tw_out_0[0]_36 ),
        .update_mult(update_mult));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hC5)) 
    \tw_rom_addr[0]_i_1__2 
       (.I0(tw_rom_addr_reg[0]),
        .I1(rom_base_addr_reg[0]),
        .I2(\tmp_i_reg[0]_0 ),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \tw_rom_addr[1]_i_1 
       (.I0(rom_base_addr_reg[1]),
        .I1(\tmp_i_reg[0]_0 ),
        .I2(tw_rom_addr_reg[0]),
        .I3(tw_rom_addr_reg[1]),
        .O(p_0_in__0[1]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \tw_rom_addr[2]_i_1 
       (.I0(rom_base_addr_reg[2]),
        .I1(\tmp_i_reg[0]_0 ),
        .I2(tw_rom_addr_reg[2]),
        .I3(tw_rom_addr_reg[1]),
        .I4(tw_rom_addr_reg[0]),
        .O(p_0_in__0[2]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \tw_rom_addr[3]_i_1 
       (.I0(rom_base_addr_reg[3]),
        .I1(\tmp_i_reg[0]_0 ),
        .I2(tw_rom_addr_reg[3]),
        .I3(tw_rom_addr_reg[0]),
        .I4(tw_rom_addr_reg[1]),
        .I5(tw_rom_addr_reg[2]),
        .O(p_0_in__0[3]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \tw_rom_addr[4]_i_1 
       (.I0(rom_base_addr_reg[4]),
        .I1(\tmp_i_reg[0]_0 ),
        .I2(tw_rom_addr_reg[4]),
        .I3(\tw_rom_addr[4]_i_2_n_0 ),
        .O(p_0_in__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \tw_rom_addr[4]_i_2 
       (.I0(tw_rom_addr_reg[3]),
        .I1(tw_rom_addr_reg[0]),
        .I2(tw_rom_addr_reg[1]),
        .I3(tw_rom_addr_reg[2]),
        .O(\tw_rom_addr[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \tw_rom_addr[5]_i_1 
       (.I0(rom_base_addr_reg[5]),
        .I1(\tmp_i_reg[0]_0 ),
        .I2(tw_rom_addr_reg[5]),
        .I3(\tw_rom_addr[6]_i_4_n_0 ),
        .O(p_0_in__0[5]));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEEE)) 
    \tw_rom_addr[6]_i_1__0 
       (.I0(\tmp_i_reg[0]_0 ),
        .I1(\tw_rom_addr[6]_i_3__0_n_0 ),
        .I2(\i_i_reg[5]_0 ),
        .I3(s_i[0]),
        .I4(s_i[1]),
        .I5(s_i[2]),
        .O(\tw_rom_addr[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \tw_rom_addr[6]_i_2 
       (.I0(rom_base_addr_reg[6]),
        .I1(\tmp_i_reg[0]_0 ),
        .I2(tw_rom_addr_reg[6]),
        .I3(\tw_rom_addr[6]_i_4_n_0 ),
        .I4(tw_rom_addr_reg[5]),
        .O(p_0_in__0[6]));
  LUT6 #(
    .INIT(64'h000000AA00000032)) 
    \tw_rom_addr[6]_i_3 
       (.I0(update_mult_adv),
        .I1(\genblk1[1].tw_gen_pe/i_i_reg [1]),
        .I2(\genblk1[1].tw_gen_pe/i_i_reg__0 ),
        .I3(\genblk1[1].tw_gen_pe/i_i_reg [4]),
        .I4(\genblk1[1].tw_gen_pe/i_i_reg [5]),
        .I5(\tw_rom_addr[6]_i_5_n_0 ),
        .O(\i_i_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00000004000F0005)) 
    \tw_rom_addr[6]_i_3__0 
       (.I0(\genblk1[1].tw_gen_pe/i_i_reg [1]),
        .I1(\genblk1[1].tw_gen_pe/i_i_reg__0 ),
        .I2(\genblk1[1].tw_gen_pe/i_i_reg [4]),
        .I3(\genblk1[1].tw_gen_pe/i_i_reg [5]),
        .I4(\tw_rom_addr[6]_i_5_n_0 ),
        .I5(update_mult_delay_n_3),
        .O(\tw_rom_addr[6]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \tw_rom_addr[6]_i_4 
       (.I0(tw_rom_addr_reg[4]),
        .I1(tw_rom_addr_reg[2]),
        .I2(tw_rom_addr_reg[1]),
        .I3(tw_rom_addr_reg[0]),
        .I4(tw_rom_addr_reg[3]),
        .O(\tw_rom_addr[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tw_rom_addr[6]_i_5 
       (.I0(\genblk1[1].tw_gen_pe/i_i_reg [2]),
        .I1(\genblk1[1].tw_gen_pe/i_i_reg [3]),
        .O(\tw_rom_addr[6]_i_5_n_0 ));
  FDRE \tw_rom_addr_reg[0] 
       (.C(clk),
        .CE(\tw_rom_addr[6]_i_1__0_n_0 ),
        .D(p_0_in__0[0]),
        .Q(tw_rom_addr_reg[0]),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[1] 
       (.C(clk),
        .CE(\tw_rom_addr[6]_i_1__0_n_0 ),
        .D(p_0_in__0[1]),
        .Q(tw_rom_addr_reg[1]),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[2] 
       (.C(clk),
        .CE(\tw_rom_addr[6]_i_1__0_n_0 ),
        .D(p_0_in__0[2]),
        .Q(tw_rom_addr_reg[2]),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[3] 
       (.C(clk),
        .CE(\tw_rom_addr[6]_i_1__0_n_0 ),
        .D(p_0_in__0[3]),
        .Q(tw_rom_addr_reg[3]),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[4] 
       (.C(clk),
        .CE(\tw_rom_addr[6]_i_1__0_n_0 ),
        .D(p_0_in__0[4]),
        .Q(tw_rom_addr_reg[4]),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[5] 
       (.C(clk),
        .CE(\tw_rom_addr[6]_i_1__0_n_0 ),
        .D(p_0_in__0[5]),
        .Q(tw_rom_addr_reg[5]),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[6] 
       (.C(clk),
        .CE(\tw_rom_addr[6]_i_1__0_n_0 ),
        .D(p_0_in__0[6]),
        .Q(tw_rom_addr_reg[6]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_26 update_mult_delay
       (.\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ({\genblk1[1].tw_gen_pe/i_i_reg ,\genblk1[1].tw_gen_pe/i_i_reg__0 }),
        .Q(Q),
        .clk(clk),
        .\i_i_reg[5] (\i_i_reg[5]_0 ),
        .\tmp_i_reg[2] (update_mult_delay_n_3),
        .\tw_rom_addr[6]_i_3__0 (tmp_i),
        .update_mult(update_mult),
        .update_mult_adv(update_mult_adv));
endmodule

(* ORIG_REF_NAME = "TwiddleGen_rout_DIT_NR_peModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_NR_peModule__parameterized0
   (Q,
    \tw_out_internal_DP_reg[31]_0 ,
    A,
    \omega_c_reg[31]_0 ,
    \tmp_i_reg[6]_0 ,
    update_mult_adv,
    clk,
    \genblk3[0].genblk1[1].p_product_reg[1] ,
    forward_reg,
    \bf_c[1] ,
    ntt_opcode,
    \s_i_reg[0]_0 ,
    \tw_rom_addr_reg[0]_0 ,
    \shift_array_reg[0][0] ,
    rom_base_addr_reg,
    \genblk3[1].genblk1[0].p_product_reg[2] ,
    \genblk3[0].genblk1[1].p_product_reg[1]_0 ,
    tw_out_internal_DN1,
    \tw_out_internal_DP_reg[31]_1 ,
    \genblk3[0].genblk1[1].p_product_reg[1]_1 ,
    D);
  output [0:0]Q;
  output [31:0]\tw_out_internal_DP_reg[31]_0 ;
  output [31:0]A;
  output [31:0]\omega_c_reg[31]_0 ;
  output [6:0]\tmp_i_reg[6]_0 ;
  input update_mult_adv;
  input clk;
  input [31:0]\genblk3[0].genblk1[1].p_product_reg[1] ;
  input forward_reg;
  input [31:0]\bf_c[1] ;
  input ntt_opcode;
  input \s_i_reg[0]_0 ;
  input \tw_rom_addr_reg[0]_0 ;
  input \shift_array_reg[0][0] ;
  input [5:0]rom_base_addr_reg;
  input [31:0]\genblk3[1].genblk1[0].p_product_reg[2] ;
  input \genblk3[0].genblk1[1].p_product_reg[1]_0 ;
  input tw_out_internal_DN1;
  input [31:0]\tw_out_internal_DP_reg[31]_1 ;
  input [31:0]\genblk3[0].genblk1[1].p_product_reg[1]_1 ;
  input [0:0]D;

  wire [31:0]A;
  wire [0:0]D;
  wire [0:0]Q;
  wire [31:0]\bf_c[1] ;
  wire clk;
  wire [31:0]dout_rom_reg;
  wire forward_reg;
  wire [31:0]\genblk3[0].genblk1[1].p_product_reg[1] ;
  wire \genblk3[0].genblk1[1].p_product_reg[1]_0 ;
  wire [31:0]\genblk3[0].genblk1[1].p_product_reg[1]_1 ;
  wire [31:0]\genblk3[1].genblk1[0].p_product_reg[2] ;
  wire is_omega_c_addr_delay_n_0;
  wire [31:0]\modmult_a_forw[1]_60 ;
  wire [31:0]\modmult_b_forw[1]_39 ;
  wire ntt_opcode;
  wire [31:0]\omega_c_reg[31]_0 ;
  wire [6:1]p_0_in__1;
  wire [5:0]rom_base_addr_reg;
  wire [2:0]s_i;
  wire s_i0;
  wire \s_i[0]_i_1__0_n_0 ;
  wire \s_i[1]_i_1__0_n_0 ;
  wire \s_i[2]_i_2__0_n_0 ;
  wire \s_i_reg[0]_0 ;
  wire \shift_array_reg[0][0] ;
  wire [6:0]\tmp_i_reg[6]_0 ;
  wire [31:0]\tw_out_0[1]_38 ;
  wire tw_out_internal_DN1;
  wire [31:0]\tw_out_internal_DP_reg[31]_0 ;
  wire [31:0]\tw_out_internal_DP_reg[31]_1 ;
  wire \tw_rom_addr[4]_i_2__0_n_0 ;
  wire \tw_rom_addr[6]_i_1_n_0 ;
  wire \tw_rom_addr[6]_i_4__0_n_0 ;
  wire [6:1]tw_rom_addr_reg;
  wire \tw_rom_addr_reg[0]_0 ;
  wire update_mult_adv;
  wire update_mult_delay_n_0;

  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_10__0 
       (.I0(\modmult_b_forw[1]_39 [7]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_1 [7]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(\omega_c_reg[31]_0 [7]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_10__2 
       (.I0(\tw_out_0[1]_38 [7]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [7]),
        .I2(forward_reg),
        .I3(\bf_c[1] [7]),
        .I4(ntt_opcode),
        .O(\tw_out_internal_DP_reg[31]_0 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_11__0 
       (.I0(\modmult_b_forw[1]_39 [6]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_1 [6]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(\omega_c_reg[31]_0 [6]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_11__2 
       (.I0(\tw_out_0[1]_38 [6]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [6]),
        .I2(forward_reg),
        .I3(\bf_c[1] [6]),
        .I4(ntt_opcode),
        .O(\tw_out_internal_DP_reg[31]_0 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_12__0 
       (.I0(\modmult_b_forw[1]_39 [5]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_1 [5]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(\omega_c_reg[31]_0 [5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_12__2 
       (.I0(\tw_out_0[1]_38 [5]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [5]),
        .I2(forward_reg),
        .I3(\bf_c[1] [5]),
        .I4(ntt_opcode),
        .O(\tw_out_internal_DP_reg[31]_0 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_13__0 
       (.I0(\modmult_b_forw[1]_39 [4]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_1 [4]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(\omega_c_reg[31]_0 [4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_13__2 
       (.I0(\tw_out_0[1]_38 [4]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [4]),
        .I2(forward_reg),
        .I3(\bf_c[1] [4]),
        .I4(ntt_opcode),
        .O(\tw_out_internal_DP_reg[31]_0 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_14__0 
       (.I0(\modmult_b_forw[1]_39 [3]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_1 [3]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(\omega_c_reg[31]_0 [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_14__2 
       (.I0(\tw_out_0[1]_38 [3]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [3]),
        .I2(forward_reg),
        .I3(\bf_c[1] [3]),
        .I4(ntt_opcode),
        .O(\tw_out_internal_DP_reg[31]_0 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_15__0 
       (.I0(\modmult_b_forw[1]_39 [2]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_1 [2]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(\omega_c_reg[31]_0 [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_15__2 
       (.I0(\tw_out_0[1]_38 [2]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [2]),
        .I2(forward_reg),
        .I3(\bf_c[1] [2]),
        .I4(ntt_opcode),
        .O(\tw_out_internal_DP_reg[31]_0 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_16__0 
       (.I0(\modmult_b_forw[1]_39 [1]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_1 [1]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(\omega_c_reg[31]_0 [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_16__2 
       (.I0(\tw_out_0[1]_38 [1]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [1]),
        .I2(forward_reg),
        .I3(\bf_c[1] [1]),
        .I4(ntt_opcode),
        .O(\tw_out_internal_DP_reg[31]_0 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_17__0 
       (.I0(\modmult_b_forw[1]_39 [0]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_1 [0]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(\omega_c_reg[31]_0 [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_17__2 
       (.I0(\tw_out_0[1]_38 [0]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [0]),
        .I2(forward_reg),
        .I3(\bf_c[1] [0]),
        .I4(ntt_opcode),
        .O(\tw_out_internal_DP_reg[31]_0 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_1__0 
       (.I0(\modmult_b_forw[1]_39 [16]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_1 [16]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(\omega_c_reg[31]_0 [16]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_1__2 
       (.I0(\tw_out_0[1]_38 [16]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [16]),
        .I2(forward_reg),
        .I3(\bf_c[1] [16]),
        .I4(ntt_opcode),
        .O(\tw_out_internal_DP_reg[31]_0 [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_2__0 
       (.I0(\modmult_b_forw[1]_39 [15]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_1 [15]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(\omega_c_reg[31]_0 [15]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_2__2 
       (.I0(\tw_out_0[1]_38 [15]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [15]),
        .I2(forward_reg),
        .I3(\bf_c[1] [15]),
        .I4(ntt_opcode),
        .O(\tw_out_internal_DP_reg[31]_0 [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_3__0 
       (.I0(\modmult_b_forw[1]_39 [14]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_1 [14]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(\omega_c_reg[31]_0 [14]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_3__2 
       (.I0(\tw_out_0[1]_38 [14]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [14]),
        .I2(forward_reg),
        .I3(\bf_c[1] [14]),
        .I4(ntt_opcode),
        .O(\tw_out_internal_DP_reg[31]_0 [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_4__0 
       (.I0(\modmult_b_forw[1]_39 [13]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_1 [13]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(\omega_c_reg[31]_0 [13]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_4__2 
       (.I0(\tw_out_0[1]_38 [13]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [13]),
        .I2(forward_reg),
        .I3(\bf_c[1] [13]),
        .I4(ntt_opcode),
        .O(\tw_out_internal_DP_reg[31]_0 [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_5__0 
       (.I0(\modmult_b_forw[1]_39 [12]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_1 [12]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(\omega_c_reg[31]_0 [12]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_5__2 
       (.I0(\tw_out_0[1]_38 [12]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [12]),
        .I2(forward_reg),
        .I3(\bf_c[1] [12]),
        .I4(ntt_opcode),
        .O(\tw_out_internal_DP_reg[31]_0 [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_6__0 
       (.I0(\modmult_b_forw[1]_39 [11]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_1 [11]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(\omega_c_reg[31]_0 [11]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_6__2 
       (.I0(\tw_out_0[1]_38 [11]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [11]),
        .I2(forward_reg),
        .I3(\bf_c[1] [11]),
        .I4(ntt_opcode),
        .O(\tw_out_internal_DP_reg[31]_0 [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_7__0 
       (.I0(\modmult_b_forw[1]_39 [10]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_1 [10]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(\omega_c_reg[31]_0 [10]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_7__2 
       (.I0(\tw_out_0[1]_38 [10]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [10]),
        .I2(forward_reg),
        .I3(\bf_c[1] [10]),
        .I4(ntt_opcode),
        .O(\tw_out_internal_DP_reg[31]_0 [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_8__0 
       (.I0(\modmult_b_forw[1]_39 [9]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_1 [9]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(\omega_c_reg[31]_0 [9]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_8__2 
       (.I0(\tw_out_0[1]_38 [9]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [9]),
        .I2(forward_reg),
        .I3(\bf_c[1] [9]),
        .I4(ntt_opcode),
        .O(\tw_out_internal_DP_reg[31]_0 [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_9__0 
       (.I0(\modmult_b_forw[1]_39 [8]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_1 [8]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(\omega_c_reg[31]_0 [8]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[0].p_product_reg[0]_i_9__2 
       (.I0(\tw_out_0[1]_38 [8]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [8]),
        .I2(forward_reg),
        .I3(\bf_c[1] [8]),
        .I4(ntt_opcode),
        .O(\tw_out_internal_DP_reg[31]_0 [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_10__0 
       (.I0(\modmult_b_forw[1]_39 [22]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_1 [22]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(\omega_c_reg[31]_0 [22]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_10__2 
       (.I0(\tw_out_0[1]_38 [22]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [22]),
        .I2(forward_reg),
        .I3(\bf_c[1] [22]),
        .I4(ntt_opcode),
        .O(\tw_out_internal_DP_reg[31]_0 [22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_11__0 
       (.I0(\modmult_b_forw[1]_39 [21]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_1 [21]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(\omega_c_reg[31]_0 [21]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_11__2 
       (.I0(\tw_out_0[1]_38 [21]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [21]),
        .I2(forward_reg),
        .I3(\bf_c[1] [21]),
        .I4(ntt_opcode),
        .O(\tw_out_internal_DP_reg[31]_0 [21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_12__0 
       (.I0(\modmult_b_forw[1]_39 [20]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_1 [20]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(\omega_c_reg[31]_0 [20]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_12__2 
       (.I0(\tw_out_0[1]_38 [20]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [20]),
        .I2(forward_reg),
        .I3(\bf_c[1] [20]),
        .I4(ntt_opcode),
        .O(\tw_out_internal_DP_reg[31]_0 [20]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_13__0 
       (.I0(\modmult_b_forw[1]_39 [19]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_1 [19]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(\omega_c_reg[31]_0 [19]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_13__2 
       (.I0(\tw_out_0[1]_38 [19]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [19]),
        .I2(forward_reg),
        .I3(\bf_c[1] [19]),
        .I4(ntt_opcode),
        .O(\tw_out_internal_DP_reg[31]_0 [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_14__0 
       (.I0(\modmult_b_forw[1]_39 [18]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_1 [18]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(\omega_c_reg[31]_0 [18]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_14__2 
       (.I0(\tw_out_0[1]_38 [18]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [18]),
        .I2(forward_reg),
        .I3(\bf_c[1] [18]),
        .I4(ntt_opcode),
        .O(\tw_out_internal_DP_reg[31]_0 [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_15__0 
       (.I0(\modmult_b_forw[1]_39 [17]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_1 [17]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(\omega_c_reg[31]_0 [17]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_15__2 
       (.I0(\tw_out_0[1]_38 [17]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [17]),
        .I2(forward_reg),
        .I3(\bf_c[1] [17]),
        .I4(ntt_opcode),
        .O(\tw_out_internal_DP_reg[31]_0 [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_1__0 
       (.I0(\modmult_b_forw[1]_39 [31]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_1 [31]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(\omega_c_reg[31]_0 [31]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_1__2 
       (.I0(\tw_out_0[1]_38 [31]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [31]),
        .I2(forward_reg),
        .I3(\bf_c[1] [31]),
        .I4(ntt_opcode),
        .O(\tw_out_internal_DP_reg[31]_0 [31]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_2__0 
       (.I0(\modmult_b_forw[1]_39 [30]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_1 [30]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(\omega_c_reg[31]_0 [30]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_2__2 
       (.I0(\tw_out_0[1]_38 [30]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [30]),
        .I2(forward_reg),
        .I3(\bf_c[1] [30]),
        .I4(ntt_opcode),
        .O(\tw_out_internal_DP_reg[31]_0 [30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_3__0 
       (.I0(\modmult_b_forw[1]_39 [29]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_1 [29]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(\omega_c_reg[31]_0 [29]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_3__2 
       (.I0(\tw_out_0[1]_38 [29]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [29]),
        .I2(forward_reg),
        .I3(\bf_c[1] [29]),
        .I4(ntt_opcode),
        .O(\tw_out_internal_DP_reg[31]_0 [29]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_4__0 
       (.I0(\modmult_b_forw[1]_39 [28]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_1 [28]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(\omega_c_reg[31]_0 [28]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_4__2 
       (.I0(\tw_out_0[1]_38 [28]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [28]),
        .I2(forward_reg),
        .I3(\bf_c[1] [28]),
        .I4(ntt_opcode),
        .O(\tw_out_internal_DP_reg[31]_0 [28]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_5__0 
       (.I0(\modmult_b_forw[1]_39 [27]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_1 [27]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(\omega_c_reg[31]_0 [27]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_5__2 
       (.I0(\tw_out_0[1]_38 [27]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [27]),
        .I2(forward_reg),
        .I3(\bf_c[1] [27]),
        .I4(ntt_opcode),
        .O(\tw_out_internal_DP_reg[31]_0 [27]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_6__0 
       (.I0(\modmult_b_forw[1]_39 [26]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_1 [26]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(\omega_c_reg[31]_0 [26]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_6__2 
       (.I0(\tw_out_0[1]_38 [26]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [26]),
        .I2(forward_reg),
        .I3(\bf_c[1] [26]),
        .I4(ntt_opcode),
        .O(\tw_out_internal_DP_reg[31]_0 [26]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_7__0 
       (.I0(\modmult_b_forw[1]_39 [25]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_1 [25]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(\omega_c_reg[31]_0 [25]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_7__2 
       (.I0(\tw_out_0[1]_38 [25]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [25]),
        .I2(forward_reg),
        .I3(\bf_c[1] [25]),
        .I4(ntt_opcode),
        .O(\tw_out_internal_DP_reg[31]_0 [25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_8__0 
       (.I0(\modmult_b_forw[1]_39 [24]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_1 [24]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(\omega_c_reg[31]_0 [24]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_8__2 
       (.I0(\tw_out_0[1]_38 [24]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [24]),
        .I2(forward_reg),
        .I3(\bf_c[1] [24]),
        .I4(ntt_opcode),
        .O(\tw_out_internal_DP_reg[31]_0 [24]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_9__0 
       (.I0(\modmult_b_forw[1]_39 [23]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1]_1 [23]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .O(\omega_c_reg[31]_0 [23]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_9__2 
       (.I0(\tw_out_0[1]_38 [23]),
        .I1(\genblk3[0].genblk1[1].p_product_reg[1] [23]),
        .I2(forward_reg),
        .I3(\bf_c[1] [23]),
        .I4(ntt_opcode),
        .O(\tw_out_internal_DP_reg[31]_0 [23]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0_22 is_omega_c_addr_delay
       (.E(is_omega_c_addr_delay_n_0),
        .Q(s_i),
        .clk(clk),
        .\shift_array_reg[0][0]_0 (\shift_array_reg[0][0] ));
  FDSE \omega_c_reg[0] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(dout_rom_reg[0]),
        .Q(\modmult_b_forw[1]_39 [0]),
        .S(\s_i_reg[0]_0 ));
  FDRE \omega_c_reg[10] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(dout_rom_reg[10]),
        .Q(\modmult_b_forw[1]_39 [10]),
        .R(\s_i_reg[0]_0 ));
  FDRE \omega_c_reg[11] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(dout_rom_reg[11]),
        .Q(\modmult_b_forw[1]_39 [11]),
        .R(\s_i_reg[0]_0 ));
  FDRE \omega_c_reg[12] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(dout_rom_reg[12]),
        .Q(\modmult_b_forw[1]_39 [12]),
        .R(\s_i_reg[0]_0 ));
  FDRE \omega_c_reg[13] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(dout_rom_reg[13]),
        .Q(\modmult_b_forw[1]_39 [13]),
        .R(\s_i_reg[0]_0 ));
  FDRE \omega_c_reg[14] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(dout_rom_reg[14]),
        .Q(\modmult_b_forw[1]_39 [14]),
        .R(\s_i_reg[0]_0 ));
  FDRE \omega_c_reg[15] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(dout_rom_reg[15]),
        .Q(\modmult_b_forw[1]_39 [15]),
        .R(\s_i_reg[0]_0 ));
  FDRE \omega_c_reg[16] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(dout_rom_reg[16]),
        .Q(\modmult_b_forw[1]_39 [16]),
        .R(\s_i_reg[0]_0 ));
  FDRE \omega_c_reg[17] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(dout_rom_reg[17]),
        .Q(\modmult_b_forw[1]_39 [17]),
        .R(\s_i_reg[0]_0 ));
  FDRE \omega_c_reg[18] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(dout_rom_reg[18]),
        .Q(\modmult_b_forw[1]_39 [18]),
        .R(\s_i_reg[0]_0 ));
  FDRE \omega_c_reg[19] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(dout_rom_reg[19]),
        .Q(\modmult_b_forw[1]_39 [19]),
        .R(\s_i_reg[0]_0 ));
  FDRE \omega_c_reg[1] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(dout_rom_reg[1]),
        .Q(\modmult_b_forw[1]_39 [1]),
        .R(\s_i_reg[0]_0 ));
  FDRE \omega_c_reg[20] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(dout_rom_reg[20]),
        .Q(\modmult_b_forw[1]_39 [20]),
        .R(\s_i_reg[0]_0 ));
  FDRE \omega_c_reg[21] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(dout_rom_reg[21]),
        .Q(\modmult_b_forw[1]_39 [21]),
        .R(\s_i_reg[0]_0 ));
  FDRE \omega_c_reg[22] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(dout_rom_reg[22]),
        .Q(\modmult_b_forw[1]_39 [22]),
        .R(\s_i_reg[0]_0 ));
  FDRE \omega_c_reg[23] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(dout_rom_reg[23]),
        .Q(\modmult_b_forw[1]_39 [23]),
        .R(\s_i_reg[0]_0 ));
  FDRE \omega_c_reg[24] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(dout_rom_reg[24]),
        .Q(\modmult_b_forw[1]_39 [24]),
        .R(\s_i_reg[0]_0 ));
  FDRE \omega_c_reg[25] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(dout_rom_reg[25]),
        .Q(\modmult_b_forw[1]_39 [25]),
        .R(\s_i_reg[0]_0 ));
  FDRE \omega_c_reg[26] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(dout_rom_reg[26]),
        .Q(\modmult_b_forw[1]_39 [26]),
        .R(\s_i_reg[0]_0 ));
  FDRE \omega_c_reg[27] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(dout_rom_reg[27]),
        .Q(\modmult_b_forw[1]_39 [27]),
        .R(\s_i_reg[0]_0 ));
  FDRE \omega_c_reg[28] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(dout_rom_reg[28]),
        .Q(\modmult_b_forw[1]_39 [28]),
        .R(\s_i_reg[0]_0 ));
  FDRE \omega_c_reg[29] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(dout_rom_reg[29]),
        .Q(\modmult_b_forw[1]_39 [29]),
        .R(\s_i_reg[0]_0 ));
  FDRE \omega_c_reg[2] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(dout_rom_reg[2]),
        .Q(\modmult_b_forw[1]_39 [2]),
        .R(\s_i_reg[0]_0 ));
  FDRE \omega_c_reg[30] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(dout_rom_reg[30]),
        .Q(\modmult_b_forw[1]_39 [30]),
        .R(\s_i_reg[0]_0 ));
  FDRE \omega_c_reg[31] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(dout_rom_reg[31]),
        .Q(\modmult_b_forw[1]_39 [31]),
        .R(\s_i_reg[0]_0 ));
  FDRE \omega_c_reg[3] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(dout_rom_reg[3]),
        .Q(\modmult_b_forw[1]_39 [3]),
        .R(\s_i_reg[0]_0 ));
  FDRE \omega_c_reg[4] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(dout_rom_reg[4]),
        .Q(\modmult_b_forw[1]_39 [4]),
        .R(\s_i_reg[0]_0 ));
  FDRE \omega_c_reg[5] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(dout_rom_reg[5]),
        .Q(\modmult_b_forw[1]_39 [5]),
        .R(\s_i_reg[0]_0 ));
  FDRE \omega_c_reg[6] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(dout_rom_reg[6]),
        .Q(\modmult_b_forw[1]_39 [6]),
        .R(\s_i_reg[0]_0 ));
  FDRE \omega_c_reg[7] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(dout_rom_reg[7]),
        .Q(\modmult_b_forw[1]_39 [7]),
        .R(\s_i_reg[0]_0 ));
  FDRE \omega_c_reg[8] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(dout_rom_reg[8]),
        .Q(\modmult_b_forw[1]_39 [8]),
        .R(\s_i_reg[0]_0 ));
  FDRE \omega_c_reg[9] 
       (.C(clk),
        .CE(is_omega_c_addr_delay_n_0),
        .D(dout_rom_reg[9]),
        .Q(\modmult_b_forw[1]_39 [9]),
        .R(\s_i_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s_i[0]_i_1__0 
       (.I0(s_i[0]),
        .O(\s_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \s_i[1]_i_1__0 
       (.I0(s_i[0]),
        .I1(s_i[1]),
        .O(\s_i[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \s_i[2]_i_1 
       (.I0(\shift_array_reg[0][0] ),
        .I1(s_i[2]),
        .I2(s_i[0]),
        .I3(s_i[1]),
        .O(s_i0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \s_i[2]_i_2__0 
       (.I0(s_i[2]),
        .I1(s_i[1]),
        .I2(s_i[0]),
        .O(\s_i[2]_i_2__0_n_0 ));
  FDRE \s_i_reg[0] 
       (.C(clk),
        .CE(s_i0),
        .D(\s_i[0]_i_1__0_n_0 ),
        .Q(s_i[0]),
        .R(\s_i_reg[0]_0 ));
  FDRE \s_i_reg[1] 
       (.C(clk),
        .CE(s_i0),
        .D(\s_i[1]_i_1__0_n_0 ),
        .Q(s_i[1]),
        .R(\s_i_reg[0]_0 ));
  FDRE \s_i_reg[2] 
       (.C(clk),
        .CE(s_i0),
        .D(\s_i[2]_i_2__0_n_0 ),
        .Q(s_i[2]),
        .R(\s_i_reg[0]_0 ));
  FDSE \tmp_i_reg[0] 
       (.C(clk),
        .CE(s_i0),
        .D(\tmp_i_reg[6]_0 [1]),
        .Q(\tmp_i_reg[6]_0 [0]),
        .S(\s_i_reg[0]_0 ));
  FDSE \tmp_i_reg[1] 
       (.C(clk),
        .CE(s_i0),
        .D(\tmp_i_reg[6]_0 [2]),
        .Q(\tmp_i_reg[6]_0 [1]),
        .S(\s_i_reg[0]_0 ));
  FDSE \tmp_i_reg[2] 
       (.C(clk),
        .CE(s_i0),
        .D(\tmp_i_reg[6]_0 [3]),
        .Q(\tmp_i_reg[6]_0 [2]),
        .S(\s_i_reg[0]_0 ));
  FDSE \tmp_i_reg[3] 
       (.C(clk),
        .CE(s_i0),
        .D(\tmp_i_reg[6]_0 [4]),
        .Q(\tmp_i_reg[6]_0 [3]),
        .S(\s_i_reg[0]_0 ));
  FDSE \tmp_i_reg[4] 
       (.C(clk),
        .CE(s_i0),
        .D(\tmp_i_reg[6]_0 [5]),
        .Q(\tmp_i_reg[6]_0 [4]),
        .S(\s_i_reg[0]_0 ));
  FDSE \tmp_i_reg[5] 
       (.C(clk),
        .CE(s_i0),
        .D(\tmp_i_reg[6]_0 [6]),
        .Q(\tmp_i_reg[6]_0 [5]),
        .S(\s_i_reg[0]_0 ));
  FDSE \tmp_i_reg[6] 
       (.C(clk),
        .CE(s_i0),
        .D(1'b0),
        .Q(\tmp_i_reg[6]_0 [6]),
        .S(\s_i_reg[0]_0 ));
  FDRE \tw_out_internal_DP_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[1]_60 [0]),
        .Q(\tw_out_0[1]_38 [0]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[1]_60 [10]),
        .Q(\tw_out_0[1]_38 [10]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[1]_60 [11]),
        .Q(\tw_out_0[1]_38 [11]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[1]_60 [12]),
        .Q(\tw_out_0[1]_38 [12]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[1]_60 [13]),
        .Q(\tw_out_0[1]_38 [13]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[1]_60 [14]),
        .Q(\tw_out_0[1]_38 [14]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[1]_60 [15]),
        .Q(\tw_out_0[1]_38 [15]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[1]_60 [16]),
        .Q(\tw_out_0[1]_38 [16]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[1]_60 [17]),
        .Q(\tw_out_0[1]_38 [17]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[1]_60 [18]),
        .Q(\tw_out_0[1]_38 [18]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[1]_60 [19]),
        .Q(\tw_out_0[1]_38 [19]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[1]_60 [1]),
        .Q(\tw_out_0[1]_38 [1]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[1]_60 [20]),
        .Q(\tw_out_0[1]_38 [20]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[1]_60 [21]),
        .Q(\tw_out_0[1]_38 [21]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[1]_60 [22]),
        .Q(\tw_out_0[1]_38 [22]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[1]_60 [23]),
        .Q(\tw_out_0[1]_38 [23]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[1]_60 [24]),
        .Q(\tw_out_0[1]_38 [24]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[1]_60 [25]),
        .Q(\tw_out_0[1]_38 [25]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[1]_60 [26]),
        .Q(\tw_out_0[1]_38 [26]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[1]_60 [27]),
        .Q(\tw_out_0[1]_38 [27]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[1]_60 [28]),
        .Q(\tw_out_0[1]_38 [28]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[1]_60 [29]),
        .Q(\tw_out_0[1]_38 [29]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[1]_60 [2]),
        .Q(\tw_out_0[1]_38 [2]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[1]_60 [30]),
        .Q(\tw_out_0[1]_38 [30]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[1]_60 [31]),
        .Q(\tw_out_0[1]_38 [31]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[1]_60 [3]),
        .Q(\tw_out_0[1]_38 [3]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[1]_60 [4]),
        .Q(\tw_out_0[1]_38 [4]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[1]_60 [5]),
        .Q(\tw_out_0[1]_38 [5]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[1]_60 [6]),
        .Q(\tw_out_0[1]_38 [6]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[1]_60 [7]),
        .Q(\tw_out_0[1]_38 [7]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[1]_60 [8]),
        .Q(\tw_out_0[1]_38 [8]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\modmult_a_forw[1]_60 [9]),
        .Q(\tw_out_0[1]_38 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized0 tw_rom
       (.A(A),
        .D(dout_rom_reg),
        .Q({tw_rom_addr_reg,Q}),
        .clk(clk),
        .dout_rom_reg_0(\modmult_a_forw[1]_60 ),
        .\genblk3[0].genblk1[1].p_product_reg[1] (\genblk3[0].genblk1[1].p_product_reg[1]_0 ),
        .\genblk3[1].genblk1[0].p_product_reg[2] (\genblk3[1].genblk1[0].p_product_reg[2] ),
        .tw_out_internal_DN1(tw_out_internal_DN1),
        .\tw_out_internal_DP_reg[0] (update_mult_delay_n_0),
        .\tw_out_internal_DP_reg[31] (\tw_out_internal_DP_reg[31]_1 ),
        .\tw_out_internal_DP_reg[31]_0 (\tw_out_0[1]_38 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \tw_rom_addr[1]_i_1__0 
       (.I0(rom_base_addr_reg[0]),
        .I1(\s_i_reg[0]_0 ),
        .I2(Q),
        .I3(tw_rom_addr_reg[1]),
        .O(p_0_in__1[1]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \tw_rom_addr[2]_i_1__0 
       (.I0(rom_base_addr_reg[1]),
        .I1(\s_i_reg[0]_0 ),
        .I2(tw_rom_addr_reg[2]),
        .I3(tw_rom_addr_reg[1]),
        .I4(Q),
        .O(p_0_in__1[2]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \tw_rom_addr[3]_i_1__0 
       (.I0(rom_base_addr_reg[2]),
        .I1(\s_i_reg[0]_0 ),
        .I2(tw_rom_addr_reg[3]),
        .I3(Q),
        .I4(tw_rom_addr_reg[1]),
        .I5(tw_rom_addr_reg[2]),
        .O(p_0_in__1[3]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \tw_rom_addr[4]_i_1__0 
       (.I0(rom_base_addr_reg[3]),
        .I1(\s_i_reg[0]_0 ),
        .I2(tw_rom_addr_reg[4]),
        .I3(\tw_rom_addr[4]_i_2__0_n_0 ),
        .O(p_0_in__1[4]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \tw_rom_addr[4]_i_2__0 
       (.I0(tw_rom_addr_reg[3]),
        .I1(Q),
        .I2(tw_rom_addr_reg[1]),
        .I3(tw_rom_addr_reg[2]),
        .O(\tw_rom_addr[4]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \tw_rom_addr[5]_i_1__0 
       (.I0(rom_base_addr_reg[4]),
        .I1(\s_i_reg[0]_0 ),
        .I2(tw_rom_addr_reg[5]),
        .I3(\tw_rom_addr[6]_i_4__0_n_0 ),
        .O(p_0_in__1[5]));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEEE)) 
    \tw_rom_addr[6]_i_1 
       (.I0(\s_i_reg[0]_0 ),
        .I1(\tw_rom_addr_reg[0]_0 ),
        .I2(\shift_array_reg[0][0] ),
        .I3(s_i[0]),
        .I4(s_i[1]),
        .I5(s_i[2]),
        .O(\tw_rom_addr[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \tw_rom_addr[6]_i_2__0 
       (.I0(rom_base_addr_reg[5]),
        .I1(\s_i_reg[0]_0 ),
        .I2(tw_rom_addr_reg[6]),
        .I3(\tw_rom_addr[6]_i_4__0_n_0 ),
        .I4(tw_rom_addr_reg[5]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \tw_rom_addr[6]_i_4__0 
       (.I0(tw_rom_addr_reg[4]),
        .I1(tw_rom_addr_reg[2]),
        .I2(tw_rom_addr_reg[1]),
        .I3(Q),
        .I4(tw_rom_addr_reg[3]),
        .O(\tw_rom_addr[6]_i_4__0_n_0 ));
  FDRE \tw_rom_addr_reg[0] 
       (.C(clk),
        .CE(\tw_rom_addr[6]_i_1_n_0 ),
        .D(D),
        .Q(Q),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[1] 
       (.C(clk),
        .CE(\tw_rom_addr[6]_i_1_n_0 ),
        .D(p_0_in__1[1]),
        .Q(tw_rom_addr_reg[1]),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[2] 
       (.C(clk),
        .CE(\tw_rom_addr[6]_i_1_n_0 ),
        .D(p_0_in__1[2]),
        .Q(tw_rom_addr_reg[2]),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[3] 
       (.C(clk),
        .CE(\tw_rom_addr[6]_i_1_n_0 ),
        .D(p_0_in__1[3]),
        .Q(tw_rom_addr_reg[3]),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[4] 
       (.C(clk),
        .CE(\tw_rom_addr[6]_i_1_n_0 ),
        .D(p_0_in__1[4]),
        .Q(tw_rom_addr_reg[4]),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[5] 
       (.C(clk),
        .CE(\tw_rom_addr[6]_i_1_n_0 ),
        .D(p_0_in__1[5]),
        .Q(tw_rom_addr_reg[5]),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[6] 
       (.C(clk),
        .CE(\tw_rom_addr[6]_i_1_n_0 ),
        .D(p_0_in__1[6]),
        .Q(tw_rom_addr_reg[6]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_23 update_mult_delay
       (.\DELAY_BLOCK[1].shift_array_reg[2][0]_0 (update_mult_delay_n_0),
        .clk(clk),
        .update_mult_adv(update_mult_adv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_RN
   (rom_base_addr_reg,
    \command_reg_reg[7] ,
    D,
    dout_rom_reg,
    \tw_out_internal_DP_reg[31] ,
    dout_rom_reg_0,
    \tw_out_internal_DP_reg[31]_0 ,
    \omega_c_reg[31] ,
    \omega_c_reg[31]_0 ,
    clk,
    Q,
    \tmp_i_reg[0] ,
    ntt_opcode,
    \tw_rom_addr_reg[0] ,
    \tw_out_internal_DP_reg[31]_1 ,
    \tw_out_internal_DP_reg[31]_2 );
  output [6:0]rom_base_addr_reg;
  output \command_reg_reg[7] ;
  output [0:0]D;
  output [31:0]dout_rom_reg;
  output [31:0]\tw_out_internal_DP_reg[31] ;
  output [31:0]dout_rom_reg_0;
  output [31:0]\tw_out_internal_DP_reg[31]_0 ;
  output [31:0]\omega_c_reg[31] ;
  output [31:0]\omega_c_reg[31]_0 ;
  input clk;
  input [6:0]Q;
  input \tmp_i_reg[0] ;
  input ntt_opcode;
  input [0:0]\tw_rom_addr_reg[0] ;
  input [31:0]\tw_out_internal_DP_reg[31]_1 ;
  input [31:0]\tw_out_internal_DP_reg[31]_2 ;

  wire [0:0]D;
  wire [6:0]Q;
  wire clk;
  wire \command_reg_reg[7] ;
  wire [31:0]dout_rom_reg;
  wire [31:0]dout_rom_reg_0;
  wire \genblk1[0].tw_gen_pe_n_1 ;
  wire \genblk1[0].tw_gen_pe_n_18 ;
  wire [5:1]i_i_reg;
  wire [0:0]i_i_reg__0;
  wire ntt_opcode;
  wire [31:0]\omega_c_reg[31] ;
  wire [31:0]\omega_c_reg[31]_0 ;
  wire [0:0]p_0_in__4;
  wire [6:0]rom_base_addr_reg;
  wire stage_done_initial;
  wire \tmp_i_reg[0] ;
  wire tw_out_internal_DN1;
  wire [31:0]\tw_out_internal_DP_reg[31] ;
  wire [31:0]\tw_out_internal_DP_reg[31]_0 ;
  wire [31:0]\tw_out_internal_DP_reg[31]_1 ;
  wire [31:0]\tw_out_internal_DP_reg[31]_2 ;
  wire [0:0]tw_rom_addr_reg;
  wire [0:0]\tw_rom_addr_reg[0] ;
  wire update_mult_adv;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_RN_peModule \genblk1[0].tw_gen_pe 
       (.D(p_0_in__4),
        .E(\genblk1[0].tw_gen_pe_n_1 ),
        .Q(Q),
        .SR(\command_reg_reg[7] ),
        .clk(clk),
        .dout_rom_reg(dout_rom_reg_0),
        .\i_i_reg[5]_0 ({i_i_reg,i_i_reg__0}),
        .\i_i_reg[5]_1 (\genblk1[0].tw_gen_pe_n_18 ),
        .ntt_opcode(ntt_opcode),
        .\omega_c_reg[31]_0 (\omega_c_reg[31] ),
        .rom_base_addr_reg(rom_base_addr_reg[6:1]),
        .\rom_base_addr_reg_reg[0]_0 (rom_base_addr_reg[0]),
        .\rom_base_addr_reg_reg[0]_1 (D),
        .stage_done_initial(stage_done_initial),
        .\tmp_i_reg[0]_0 (\tmp_i_reg[0] ),
        .tw_out_internal_DN1(tw_out_internal_DN1),
        .\tw_out_internal_DP_reg[31]_0 (\tw_out_internal_DP_reg[31]_0 ),
        .\tw_out_internal_DP_reg[31]_1 (\tw_out_internal_DP_reg[31]_2 ),
        .\tw_rom_addr_reg[0]_0 (tw_rom_addr_reg),
        .\tw_rom_addr_reg[0]_1 (\tw_rom_addr_reg[0] ),
        .update_mult_adv(update_mult_adv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_RN_peModule__parameterized0 \genblk1[1].tw_gen_pe 
       (.D(p_0_in__4),
        .\DELAY_BLOCK[1].shift_array_reg[2][0] ({i_i_reg,i_i_reg__0}),
        .E(\genblk1[0].tw_gen_pe_n_1 ),
        .Q(tw_rom_addr_reg),
        .SR(\command_reg_reg[7] ),
        .clk(clk),
        .dout_rom_reg_0(dout_rom_reg),
        .\omega_c_reg[31]_0 (\omega_c_reg[31]_0 ),
        .rom_base_addr_reg(rom_base_addr_reg[6:1]),
        .stage_done_initial(stage_done_initial),
        .tw_out_internal_DN1(tw_out_internal_DN1),
        .\tw_out_internal_DP_reg[31]_0 (\tw_out_internal_DP_reg[31] ),
        .\tw_out_internal_DP_reg[31]_1 (\tw_out_internal_DP_reg[31]_1 ),
        .\tw_rom_addr_reg[6]_0 (\genblk1[0].tw_gen_pe_n_18 ),
        .update_mult_adv(update_mult_adv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_RN_peModule
   (stage_done_initial,
    E,
    \rom_base_addr_reg_reg[0]_0 ,
    rom_base_addr_reg,
    \i_i_reg[5]_0 ,
    SR,
    D,
    \rom_base_addr_reg_reg[0]_1 ,
    \i_i_reg[5]_1 ,
    dout_rom_reg,
    tw_out_internal_DN1,
    \tw_out_internal_DP_reg[31]_0 ,
    \omega_c_reg[31]_0 ,
    clk,
    Q,
    \tmp_i_reg[0]_0 ,
    ntt_opcode,
    \tw_rom_addr_reg[0]_0 ,
    \tw_rom_addr_reg[0]_1 ,
    update_mult_adv,
    \tw_out_internal_DP_reg[31]_1 );
  output stage_done_initial;
  output [0:0]E;
  output \rom_base_addr_reg_reg[0]_0 ;
  output [5:0]rom_base_addr_reg;
  output [5:0]\i_i_reg[5]_0 ;
  output [0:0]SR;
  output [0:0]D;
  output [0:0]\rom_base_addr_reg_reg[0]_1 ;
  output [0:0]\i_i_reg[5]_1 ;
  output [31:0]dout_rom_reg;
  output tw_out_internal_DN1;
  output [31:0]\tw_out_internal_DP_reg[31]_0 ;
  output [31:0]\omega_c_reg[31]_0 ;
  input clk;
  input [6:0]Q;
  input \tmp_i_reg[0]_0 ;
  input ntt_opcode;
  input [0:0]\tw_rom_addr_reg[0]_0 ;
  input [0:0]\tw_rom_addr_reg[0]_1 ;
  input update_mult_adv;
  input [31:0]\tw_out_internal_DP_reg[31]_1 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]SR;
  wire clk;
  wire [31:0]dout_rom_reg;
  wire \i_i[2]_i_1__0_n_0 ;
  wire \i_i[4]_i_1__0_n_0 ;
  wire \i_i[5]_i_1__0_n_0 ;
  wire [5:0]\i_i_reg[5]_0 ;
  wire [0:0]\i_i_reg[5]_1 ;
  wire ntt_opcode;
  wire [31:0]\omega_c_reg[31]_0 ;
  wire [2:0]p_0_in;
  wire [3:0]p_0_in__2;
  wire [6:0]p_0_in__3;
  wire [5:0]rom_base_addr_reg;
  wire \rom_base_addr_reg_reg[0]_0 ;
  wire [0:0]\rom_base_addr_reg_reg[0]_1 ;
  wire [2:0]s_i;
  wire s_i0;
  wire [31:0]\shift_array_reg[0]_40 ;
  wire stage_done_initial;
  wire [6:0]tmp_i;
  wire \tmp_i_reg[0]_0 ;
  wire tw_out_internal_DN1;
  wire [31:0]\tw_out_internal_DP_reg[31]_0 ;
  wire [31:0]\tw_out_internal_DP_reg[31]_1 ;
  wire \tw_rom_addr[4]_i_2__1_n_0 ;
  wire \tw_rom_addr[6]_i_1__2_n_0 ;
  wire \tw_rom_addr[6]_i_3__1_n_0 ;
  wire \tw_rom_addr[6]_i_4__1_n_0 ;
  wire \tw_rom_addr[6]_i_5__0_n_0 ;
  wire [6:0]tw_rom_addr_reg;
  wire [0:0]\tw_rom_addr_reg[0]_0 ;
  wire [0:0]\tw_rom_addr_reg[0]_1 ;
  wire update_mult;
  wire update_mult_adv;
  wire update_mult_adv_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized13 i_del0
       (.\DELAY_BLOCK[0].shift_array_reg[1][5]_0 (tw_out_internal_DN1),
        .Q(\i_i_reg[5]_0 [5:1]),
        .clk(clk));
  LUT1 #(
    .INIT(2'h1)) 
    \i_i[0]_i_1__0 
       (.I0(\i_i_reg[5]_0 [0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_i[1]_i_1__0 
       (.I0(\i_i_reg[5]_0 [0]),
        .I1(\i_i_reg[5]_0 [1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_i[2]_i_1__0 
       (.I0(\i_i_reg[5]_0 [2]),
        .I1(\i_i_reg[5]_0 [1]),
        .I2(\i_i_reg[5]_0 [0]),
        .O(\i_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_i[3]_i_1__0 
       (.I0(\i_i_reg[5]_0 [3]),
        .I1(\i_i_reg[5]_0 [1]),
        .I2(\i_i_reg[5]_0 [0]),
        .I3(\i_i_reg[5]_0 [2]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_i[4]_i_1__0 
       (.I0(\i_i_reg[5]_0 [4]),
        .I1(\i_i_reg[5]_0 [2]),
        .I2(\i_i_reg[5]_0 [3]),
        .I3(\i_i_reg[5]_0 [0]),
        .I4(\i_i_reg[5]_0 [1]),
        .O(\i_i[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_i[5]_i_1__0 
       (.I0(\i_i_reg[5]_0 [5]),
        .I1(\i_i_reg[5]_0 [4]),
        .I2(\i_i_reg[5]_0 [1]),
        .I3(\i_i_reg[5]_0 [0]),
        .I4(\i_i_reg[5]_0 [3]),
        .I5(\i_i_reg[5]_0 [2]),
        .O(\i_i[5]_i_1__0_n_0 ));
  FDRE \i_i_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__2[0]),
        .Q(\i_i_reg[5]_0 [0]),
        .R(SR));
  FDRE \i_i_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__2[1]),
        .Q(\i_i_reg[5]_0 [1]),
        .R(SR));
  FDRE \i_i_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\i_i[2]_i_1__0_n_0 ),
        .Q(\i_i_reg[5]_0 [2]),
        .R(SR));
  FDRE \i_i_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__2[3]),
        .Q(\i_i_reg[5]_0 [3]),
        .R(SR));
  FDRE \i_i_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\i_i[4]_i_1__0_n_0 ),
        .Q(\i_i_reg[5]_0 [4]),
        .R(SR));
  FDRE \i_i_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\i_i[5]_i_1__0_n_0 ),
        .Q(\i_i_reg[5]_0 [5]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0_20 is_omega_c_addr_delay
       (.E(E),
        .clk(clk),
        .\shift_array_reg[0][0]_0 (stage_done_initial));
  LUT2 #(
    .INIT(4'h7)) 
    \omega_c[31]_i_1 
       (.I0(\tmp_i_reg[0]_0 ),
        .I1(ntt_opcode),
        .O(SR));
  FDSE \omega_c_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_40 [0]),
        .Q(\omega_c_reg[31]_0 [0]),
        .S(SR));
  FDRE \omega_c_reg[10] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_40 [10]),
        .Q(\omega_c_reg[31]_0 [10]),
        .R(SR));
  FDRE \omega_c_reg[11] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_40 [11]),
        .Q(\omega_c_reg[31]_0 [11]),
        .R(SR));
  FDRE \omega_c_reg[12] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_40 [12]),
        .Q(\omega_c_reg[31]_0 [12]),
        .R(SR));
  FDRE \omega_c_reg[13] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_40 [13]),
        .Q(\omega_c_reg[31]_0 [13]),
        .R(SR));
  FDRE \omega_c_reg[14] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_40 [14]),
        .Q(\omega_c_reg[31]_0 [14]),
        .R(SR));
  FDRE \omega_c_reg[15] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_40 [15]),
        .Q(\omega_c_reg[31]_0 [15]),
        .R(SR));
  FDRE \omega_c_reg[16] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_40 [16]),
        .Q(\omega_c_reg[31]_0 [16]),
        .R(SR));
  FDRE \omega_c_reg[17] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_40 [17]),
        .Q(\omega_c_reg[31]_0 [17]),
        .R(SR));
  FDRE \omega_c_reg[18] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_40 [18]),
        .Q(\omega_c_reg[31]_0 [18]),
        .R(SR));
  FDRE \omega_c_reg[19] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_40 [19]),
        .Q(\omega_c_reg[31]_0 [19]),
        .R(SR));
  FDRE \omega_c_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_40 [1]),
        .Q(\omega_c_reg[31]_0 [1]),
        .R(SR));
  FDRE \omega_c_reg[20] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_40 [20]),
        .Q(\omega_c_reg[31]_0 [20]),
        .R(SR));
  FDRE \omega_c_reg[21] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_40 [21]),
        .Q(\omega_c_reg[31]_0 [21]),
        .R(SR));
  FDRE \omega_c_reg[22] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_40 [22]),
        .Q(\omega_c_reg[31]_0 [22]),
        .R(SR));
  FDRE \omega_c_reg[23] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_40 [23]),
        .Q(\omega_c_reg[31]_0 [23]),
        .R(SR));
  FDRE \omega_c_reg[24] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_40 [24]),
        .Q(\omega_c_reg[31]_0 [24]),
        .R(SR));
  FDRE \omega_c_reg[25] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_40 [25]),
        .Q(\omega_c_reg[31]_0 [25]),
        .R(SR));
  FDRE \omega_c_reg[26] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_40 [26]),
        .Q(\omega_c_reg[31]_0 [26]),
        .R(SR));
  FDRE \omega_c_reg[27] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_40 [27]),
        .Q(\omega_c_reg[31]_0 [27]),
        .R(SR));
  FDRE \omega_c_reg[28] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_40 [28]),
        .Q(\omega_c_reg[31]_0 [28]),
        .R(SR));
  FDRE \omega_c_reg[29] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_40 [29]),
        .Q(\omega_c_reg[31]_0 [29]),
        .R(SR));
  FDRE \omega_c_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_40 [2]),
        .Q(\omega_c_reg[31]_0 [2]),
        .R(SR));
  FDRE \omega_c_reg[30] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_40 [30]),
        .Q(\omega_c_reg[31]_0 [30]),
        .R(SR));
  FDRE \omega_c_reg[31] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_40 [31]),
        .Q(\omega_c_reg[31]_0 [31]),
        .R(SR));
  FDRE \omega_c_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_40 [3]),
        .Q(\omega_c_reg[31]_0 [3]),
        .R(SR));
  FDRE \omega_c_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_40 [4]),
        .Q(\omega_c_reg[31]_0 [4]),
        .R(SR));
  FDRE \omega_c_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_40 [5]),
        .Q(\omega_c_reg[31]_0 [5]),
        .R(SR));
  FDRE \omega_c_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_40 [6]),
        .Q(\omega_c_reg[31]_0 [6]),
        .R(SR));
  FDRE \omega_c_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_40 [7]),
        .Q(\omega_c_reg[31]_0 [7]),
        .R(SR));
  FDRE \omega_c_reg[8] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_40 [8]),
        .Q(\omega_c_reg[31]_0 [8]),
        .R(SR));
  FDRE \omega_c_reg[9] 
       (.C(clk),
        .CE(E),
        .D(\shift_array_reg[0]_40 [9]),
        .Q(\omega_c_reg[31]_0 [9]),
        .R(SR));
  FDRE \rom_base_addr_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\rom_base_addr_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \rom_base_addr_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(rom_base_addr_reg[0]),
        .R(1'b0));
  FDRE \rom_base_addr_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(rom_base_addr_reg[1]),
        .R(1'b0));
  FDRE \rom_base_addr_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(rom_base_addr_reg[2]),
        .R(1'b0));
  FDRE \rom_base_addr_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(rom_base_addr_reg[3]),
        .R(1'b0));
  FDRE \rom_base_addr_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(rom_base_addr_reg[4]),
        .R(1'b0));
  FDRE \rom_base_addr_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(rom_base_addr_reg[5]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \s_i[0]_i_1__1 
       (.I0(s_i[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \s_i[1]_i_1__1 
       (.I0(s_i[0]),
        .I1(s_i[1]),
        .O(p_0_in[1]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \s_i[2]_i_1__1 
       (.I0(stage_done_initial),
        .I1(s_i[0]),
        .I2(s_i[1]),
        .I3(s_i[2]),
        .O(s_i0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \s_i[2]_i_2__1 
       (.I0(s_i[2]),
        .I1(s_i[1]),
        .I2(s_i[0]),
        .O(p_0_in[2]));
  FDRE \s_i_reg[0] 
       (.C(clk),
        .CE(s_i0),
        .D(p_0_in[0]),
        .Q(s_i[0]),
        .R(SR));
  FDRE \s_i_reg[1] 
       (.C(clk),
        .CE(s_i0),
        .D(p_0_in[1]),
        .Q(s_i[1]),
        .R(SR));
  FDRE \s_i_reg[2] 
       (.C(clk),
        .CE(s_i0),
        .D(p_0_in[2]),
        .Q(s_i[2]),
        .R(SR));
  FDRE \tmp_i_reg[0] 
       (.C(clk),
        .CE(s_i0),
        .D(tmp_i[1]),
        .Q(tmp_i[0]),
        .R(SR));
  FDRE \tmp_i_reg[1] 
       (.C(clk),
        .CE(s_i0),
        .D(tmp_i[2]),
        .Q(tmp_i[1]),
        .R(SR));
  FDRE \tmp_i_reg[2] 
       (.C(clk),
        .CE(s_i0),
        .D(tmp_i[3]),
        .Q(tmp_i[2]),
        .R(SR));
  FDRE \tmp_i_reg[3] 
       (.C(clk),
        .CE(s_i0),
        .D(tmp_i[4]),
        .Q(tmp_i[3]),
        .R(SR));
  FDRE \tmp_i_reg[4] 
       (.C(clk),
        .CE(s_i0),
        .D(tmp_i[5]),
        .Q(tmp_i[4]),
        .R(SR));
  FDRE \tmp_i_reg[5] 
       (.C(clk),
        .CE(s_i0),
        .D(tmp_i[6]),
        .Q(tmp_i[5]),
        .R(SR));
  FDSE \tmp_i_reg[6] 
       (.C(clk),
        .CE(s_i0),
        .D(1'b0),
        .Q(tmp_i[6]),
        .S(SR));
  FDRE \tw_out_internal_DP_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg[0]),
        .Q(\tw_out_internal_DP_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg[10]),
        .Q(\tw_out_internal_DP_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg[11]),
        .Q(\tw_out_internal_DP_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg[12]),
        .Q(\tw_out_internal_DP_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg[13]),
        .Q(\tw_out_internal_DP_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg[14]),
        .Q(\tw_out_internal_DP_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg[15]),
        .Q(\tw_out_internal_DP_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg[16]),
        .Q(\tw_out_internal_DP_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg[17]),
        .Q(\tw_out_internal_DP_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg[18]),
        .Q(\tw_out_internal_DP_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg[19]),
        .Q(\tw_out_internal_DP_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg[1]),
        .Q(\tw_out_internal_DP_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg[20]),
        .Q(\tw_out_internal_DP_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg[21]),
        .Q(\tw_out_internal_DP_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg[22]),
        .Q(\tw_out_internal_DP_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg[23]),
        .Q(\tw_out_internal_DP_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg[24]),
        .Q(\tw_out_internal_DP_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg[25]),
        .Q(\tw_out_internal_DP_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg[26]),
        .Q(\tw_out_internal_DP_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg[27]),
        .Q(\tw_out_internal_DP_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg[28]),
        .Q(\tw_out_internal_DP_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg[29]),
        .Q(\tw_out_internal_DP_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg[2]),
        .Q(\tw_out_internal_DP_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg[30]),
        .Q(\tw_out_internal_DP_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg[31]),
        .Q(\tw_out_internal_DP_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg[3]),
        .Q(\tw_out_internal_DP_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg[4]),
        .Q(\tw_out_internal_DP_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg[5]),
        .Q(\tw_out_internal_DP_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg[6]),
        .Q(\tw_out_internal_DP_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg[7]),
        .Q(\tw_out_internal_DP_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg[8]),
        .Q(\tw_out_internal_DP_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg[9]),
        .Q(\tw_out_internal_DP_reg[31]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized1 tw_rom
       (.D(\shift_array_reg[0]_40 ),
        .Q(tw_rom_addr_reg),
        .clk(clk),
        .dout_rom_reg_0(dout_rom_reg),
        .\tw_out_internal_DP_reg[31] (tw_out_internal_DN1),
        .\tw_out_internal_DP_reg[31]_0 (\tw_out_internal_DP_reg[31]_1 ),
        .\tw_out_internal_DP_reg[31]_1 (\tw_out_internal_DP_reg[31]_0 ),
        .update_mult(update_mult));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \tw_rom_addr[0]_i_1 
       (.I0(\rom_base_addr_reg_reg[0]_0 ),
        .I1(\tw_rom_addr_reg[0]_0 ),
        .I2(SR),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \tw_rom_addr[0]_i_1__0 
       (.I0(\rom_base_addr_reg_reg[0]_0 ),
        .I1(tw_rom_addr_reg[0]),
        .I2(SR),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \tw_rom_addr[0]_i_1__1 
       (.I0(\rom_base_addr_reg_reg[0]_0 ),
        .I1(\tw_rom_addr_reg[0]_1 ),
        .I2(SR),
        .O(\rom_base_addr_reg_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \tw_rom_addr[1]_i_1__1 
       (.I0(rom_base_addr_reg[0]),
        .I1(SR),
        .I2(tw_rom_addr_reg[0]),
        .I3(tw_rom_addr_reg[1]),
        .O(p_0_in__3[1]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \tw_rom_addr[2]_i_1__1 
       (.I0(rom_base_addr_reg[1]),
        .I1(SR),
        .I2(tw_rom_addr_reg[2]),
        .I3(tw_rom_addr_reg[1]),
        .I4(tw_rom_addr_reg[0]),
        .O(p_0_in__3[2]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \tw_rom_addr[3]_i_1__1 
       (.I0(rom_base_addr_reg[2]),
        .I1(SR),
        .I2(tw_rom_addr_reg[3]),
        .I3(tw_rom_addr_reg[0]),
        .I4(tw_rom_addr_reg[1]),
        .I5(tw_rom_addr_reg[2]),
        .O(p_0_in__3[3]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \tw_rom_addr[4]_i_1__1 
       (.I0(rom_base_addr_reg[3]),
        .I1(SR),
        .I2(tw_rom_addr_reg[4]),
        .I3(\tw_rom_addr[4]_i_2__1_n_0 ),
        .O(p_0_in__3[4]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \tw_rom_addr[4]_i_2__1 
       (.I0(tw_rom_addr_reg[3]),
        .I1(tw_rom_addr_reg[0]),
        .I2(tw_rom_addr_reg[1]),
        .I3(tw_rom_addr_reg[2]),
        .O(\tw_rom_addr[4]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \tw_rom_addr[5]_i_1__1 
       (.I0(rom_base_addr_reg[4]),
        .I1(SR),
        .I2(tw_rom_addr_reg[5]),
        .I3(\tw_rom_addr[6]_i_5__0_n_0 ),
        .O(p_0_in__3[5]));
  LUT5 #(
    .INIT(32'hFFFEEEEE)) 
    \tw_rom_addr[6]_i_1__1 
       (.I0(stage_done_initial),
        .I1(SR),
        .I2(\tw_rom_addr[6]_i_3__1_n_0 ),
        .I3(update_mult_adv),
        .I4(\tw_rom_addr[6]_i_4__1_n_0 ),
        .O(\i_i_reg[5]_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    \tw_rom_addr[6]_i_1__2 
       (.I0(\tw_rom_addr[6]_i_3__1_n_0 ),
        .I1(update_mult_adv_0),
        .I2(\tw_rom_addr[6]_i_4__1_n_0 ),
        .I3(stage_done_initial),
        .I4(SR),
        .O(\tw_rom_addr[6]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \tw_rom_addr[6]_i_2__1 
       (.I0(rom_base_addr_reg[5]),
        .I1(SR),
        .I2(tw_rom_addr_reg[6]),
        .I3(\tw_rom_addr[6]_i_5__0_n_0 ),
        .I4(tw_rom_addr_reg[5]),
        .O(p_0_in__3[6]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \tw_rom_addr[6]_i_3__1 
       (.I0(\i_i_reg[5]_0 [1]),
        .I1(\i_i_reg[5]_0 [0]),
        .I2(\i_i_reg[5]_0 [4]),
        .I3(\i_i_reg[5]_0 [5]),
        .I4(\i_i_reg[5]_0 [2]),
        .I5(\i_i_reg[5]_0 [3]),
        .O(\tw_rom_addr[6]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h0000007F)) 
    \tw_rom_addr[6]_i_4__1 
       (.I0(\i_i_reg[5]_0 [1]),
        .I1(\i_i_reg[5]_0 [2]),
        .I2(\i_i_reg[5]_0 [3]),
        .I3(\i_i_reg[5]_0 [5]),
        .I4(\i_i_reg[5]_0 [4]),
        .O(\tw_rom_addr[6]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \tw_rom_addr[6]_i_5__0 
       (.I0(tw_rom_addr_reg[4]),
        .I1(tw_rom_addr_reg[2]),
        .I2(tw_rom_addr_reg[1]),
        .I3(tw_rom_addr_reg[0]),
        .I4(tw_rom_addr_reg[3]),
        .O(\tw_rom_addr[6]_i_5__0_n_0 ));
  FDRE \tw_rom_addr_reg[0] 
       (.C(clk),
        .CE(\tw_rom_addr[6]_i_1__2_n_0 ),
        .D(p_0_in__3[0]),
        .Q(tw_rom_addr_reg[0]),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[1] 
       (.C(clk),
        .CE(\tw_rom_addr[6]_i_1__2_n_0 ),
        .D(p_0_in__3[1]),
        .Q(tw_rom_addr_reg[1]),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[2] 
       (.C(clk),
        .CE(\tw_rom_addr[6]_i_1__2_n_0 ),
        .D(p_0_in__3[2]),
        .Q(tw_rom_addr_reg[2]),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[3] 
       (.C(clk),
        .CE(\tw_rom_addr[6]_i_1__2_n_0 ),
        .D(p_0_in__3[3]),
        .Q(tw_rom_addr_reg[3]),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[4] 
       (.C(clk),
        .CE(\tw_rom_addr[6]_i_1__2_n_0 ),
        .D(p_0_in__3[4]),
        .Q(tw_rom_addr_reg[4]),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[5] 
       (.C(clk),
        .CE(\tw_rom_addr[6]_i_1__2_n_0 ),
        .D(p_0_in__3[5]),
        .Q(tw_rom_addr_reg[5]),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[6] 
       (.C(clk),
        .CE(\tw_rom_addr[6]_i_1__2_n_0 ),
        .D(p_0_in__3[6]),
        .Q(tw_rom_addr_reg[6]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_21 update_mult_delay
       (.Q(tmp_i),
        .clk(clk),
        .\i_i_reg[5] (stage_done_initial),
        .\shift_array_reg[0][0] (\i_i_reg[5]_0 ),
        .update_mult(update_mult),
        .update_mult_adv_0(update_mult_adv_0));
endmodule

(* ORIG_REF_NAME = "TwiddleGen_rout_DIT_RN_peModule" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TwiddleGen_rout_DIT_RN_peModule__parameterized0
   (update_mult_adv,
    Q,
    dout_rom_reg_0,
    \tw_out_internal_DP_reg[31]_0 ,
    \omega_c_reg[31]_0 ,
    clk,
    stage_done_initial,
    \DELAY_BLOCK[1].shift_array_reg[2][0] ,
    D,
    rom_base_addr_reg,
    SR,
    tw_out_internal_DN1,
    \tw_out_internal_DP_reg[31]_1 ,
    E,
    \tw_rom_addr_reg[6]_0 );
  output update_mult_adv;
  output [0:0]Q;
  output [31:0]dout_rom_reg_0;
  output [31:0]\tw_out_internal_DP_reg[31]_0 ;
  output [31:0]\omega_c_reg[31]_0 ;
  input clk;
  input stage_done_initial;
  input [5:0]\DELAY_BLOCK[1].shift_array_reg[2][0] ;
  input [0:0]D;
  input [5:0]rom_base_addr_reg;
  input [0:0]SR;
  input tw_out_internal_DN1;
  input [31:0]\tw_out_internal_DP_reg[31]_1 ;
  input [0:0]E;
  input [0:0]\tw_rom_addr_reg[6]_0 ;

  wire [0:0]D;
  wire [5:0]\DELAY_BLOCK[1].shift_array_reg[2][0] ;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire clk;
  wire [31:0]dout_rom_reg;
  wire [31:0]dout_rom_reg_0;
  wire [31:0]\omega_c_reg[31]_0 ;
  wire [6:1]p_0_in__4;
  wire [5:0]rom_base_addr_reg;
  wire [2:0]s_i;
  wire s_i0;
  wire \s_i[0]_i_1__2_n_0 ;
  wire \s_i[1]_i_1__2_n_0 ;
  wire \s_i[2]_i_2__2_n_0 ;
  wire stage_done_initial;
  wire [6:0]tmp_i;
  wire tw_out_internal_DN1;
  wire [31:0]\tw_out_internal_DP_reg[31]_0 ;
  wire [31:0]\tw_out_internal_DP_reg[31]_1 ;
  wire \tw_rom_addr[4]_i_2__2_n_0 ;
  wire \tw_rom_addr[6]_i_3__2_n_0 ;
  wire [6:1]tw_rom_addr_reg;
  wire [0:0]\tw_rom_addr_reg[6]_0 ;
  wire update_mult_adv;
  wire update_mult_delay_n_1;

  FDSE \omega_c_reg[0] 
       (.C(clk),
        .CE(E),
        .D(dout_rom_reg[0]),
        .Q(\omega_c_reg[31]_0 [0]),
        .S(SR));
  FDRE \omega_c_reg[10] 
       (.C(clk),
        .CE(E),
        .D(dout_rom_reg[10]),
        .Q(\omega_c_reg[31]_0 [10]),
        .R(SR));
  FDRE \omega_c_reg[11] 
       (.C(clk),
        .CE(E),
        .D(dout_rom_reg[11]),
        .Q(\omega_c_reg[31]_0 [11]),
        .R(SR));
  FDRE \omega_c_reg[12] 
       (.C(clk),
        .CE(E),
        .D(dout_rom_reg[12]),
        .Q(\omega_c_reg[31]_0 [12]),
        .R(SR));
  FDRE \omega_c_reg[13] 
       (.C(clk),
        .CE(E),
        .D(dout_rom_reg[13]),
        .Q(\omega_c_reg[31]_0 [13]),
        .R(SR));
  FDRE \omega_c_reg[14] 
       (.C(clk),
        .CE(E),
        .D(dout_rom_reg[14]),
        .Q(\omega_c_reg[31]_0 [14]),
        .R(SR));
  FDRE \omega_c_reg[15] 
       (.C(clk),
        .CE(E),
        .D(dout_rom_reg[15]),
        .Q(\omega_c_reg[31]_0 [15]),
        .R(SR));
  FDRE \omega_c_reg[16] 
       (.C(clk),
        .CE(E),
        .D(dout_rom_reg[16]),
        .Q(\omega_c_reg[31]_0 [16]),
        .R(SR));
  FDRE \omega_c_reg[17] 
       (.C(clk),
        .CE(E),
        .D(dout_rom_reg[17]),
        .Q(\omega_c_reg[31]_0 [17]),
        .R(SR));
  FDRE \omega_c_reg[18] 
       (.C(clk),
        .CE(E),
        .D(dout_rom_reg[18]),
        .Q(\omega_c_reg[31]_0 [18]),
        .R(SR));
  FDRE \omega_c_reg[19] 
       (.C(clk),
        .CE(E),
        .D(dout_rom_reg[19]),
        .Q(\omega_c_reg[31]_0 [19]),
        .R(SR));
  FDRE \omega_c_reg[1] 
       (.C(clk),
        .CE(E),
        .D(dout_rom_reg[1]),
        .Q(\omega_c_reg[31]_0 [1]),
        .R(SR));
  FDRE \omega_c_reg[20] 
       (.C(clk),
        .CE(E),
        .D(dout_rom_reg[20]),
        .Q(\omega_c_reg[31]_0 [20]),
        .R(SR));
  FDRE \omega_c_reg[21] 
       (.C(clk),
        .CE(E),
        .D(dout_rom_reg[21]),
        .Q(\omega_c_reg[31]_0 [21]),
        .R(SR));
  FDRE \omega_c_reg[22] 
       (.C(clk),
        .CE(E),
        .D(dout_rom_reg[22]),
        .Q(\omega_c_reg[31]_0 [22]),
        .R(SR));
  FDRE \omega_c_reg[23] 
       (.C(clk),
        .CE(E),
        .D(dout_rom_reg[23]),
        .Q(\omega_c_reg[31]_0 [23]),
        .R(SR));
  FDRE \omega_c_reg[24] 
       (.C(clk),
        .CE(E),
        .D(dout_rom_reg[24]),
        .Q(\omega_c_reg[31]_0 [24]),
        .R(SR));
  FDRE \omega_c_reg[25] 
       (.C(clk),
        .CE(E),
        .D(dout_rom_reg[25]),
        .Q(\omega_c_reg[31]_0 [25]),
        .R(SR));
  FDRE \omega_c_reg[26] 
       (.C(clk),
        .CE(E),
        .D(dout_rom_reg[26]),
        .Q(\omega_c_reg[31]_0 [26]),
        .R(SR));
  FDRE \omega_c_reg[27] 
       (.C(clk),
        .CE(E),
        .D(dout_rom_reg[27]),
        .Q(\omega_c_reg[31]_0 [27]),
        .R(SR));
  FDRE \omega_c_reg[28] 
       (.C(clk),
        .CE(E),
        .D(dout_rom_reg[28]),
        .Q(\omega_c_reg[31]_0 [28]),
        .R(SR));
  FDRE \omega_c_reg[29] 
       (.C(clk),
        .CE(E),
        .D(dout_rom_reg[29]),
        .Q(\omega_c_reg[31]_0 [29]),
        .R(SR));
  FDRE \omega_c_reg[2] 
       (.C(clk),
        .CE(E),
        .D(dout_rom_reg[2]),
        .Q(\omega_c_reg[31]_0 [2]),
        .R(SR));
  FDRE \omega_c_reg[30] 
       (.C(clk),
        .CE(E),
        .D(dout_rom_reg[30]),
        .Q(\omega_c_reg[31]_0 [30]),
        .R(SR));
  FDRE \omega_c_reg[31] 
       (.C(clk),
        .CE(E),
        .D(dout_rom_reg[31]),
        .Q(\omega_c_reg[31]_0 [31]),
        .R(SR));
  FDRE \omega_c_reg[3] 
       (.C(clk),
        .CE(E),
        .D(dout_rom_reg[3]),
        .Q(\omega_c_reg[31]_0 [3]),
        .R(SR));
  FDRE \omega_c_reg[4] 
       (.C(clk),
        .CE(E),
        .D(dout_rom_reg[4]),
        .Q(\omega_c_reg[31]_0 [4]),
        .R(SR));
  FDRE \omega_c_reg[5] 
       (.C(clk),
        .CE(E),
        .D(dout_rom_reg[5]),
        .Q(\omega_c_reg[31]_0 [5]),
        .R(SR));
  FDRE \omega_c_reg[6] 
       (.C(clk),
        .CE(E),
        .D(dout_rom_reg[6]),
        .Q(\omega_c_reg[31]_0 [6]),
        .R(SR));
  FDRE \omega_c_reg[7] 
       (.C(clk),
        .CE(E),
        .D(dout_rom_reg[7]),
        .Q(\omega_c_reg[31]_0 [7]),
        .R(SR));
  FDRE \omega_c_reg[8] 
       (.C(clk),
        .CE(E),
        .D(dout_rom_reg[8]),
        .Q(\omega_c_reg[31]_0 [8]),
        .R(SR));
  FDRE \omega_c_reg[9] 
       (.C(clk),
        .CE(E),
        .D(dout_rom_reg[9]),
        .Q(\omega_c_reg[31]_0 [9]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \s_i[0]_i_1__2 
       (.I0(s_i[0]),
        .O(\s_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \s_i[1]_i_1__2 
       (.I0(s_i[0]),
        .I1(s_i[1]),
        .O(\s_i[1]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \s_i[2]_i_1__2 
       (.I0(stage_done_initial),
        .I1(s_i[0]),
        .I2(s_i[1]),
        .I3(s_i[2]),
        .O(s_i0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \s_i[2]_i_2__2 
       (.I0(s_i[2]),
        .I1(s_i[1]),
        .I2(s_i[0]),
        .O(\s_i[2]_i_2__2_n_0 ));
  FDRE \s_i_reg[0] 
       (.C(clk),
        .CE(s_i0),
        .D(\s_i[0]_i_1__2_n_0 ),
        .Q(s_i[0]),
        .R(SR));
  FDRE \s_i_reg[1] 
       (.C(clk),
        .CE(s_i0),
        .D(\s_i[1]_i_1__2_n_0 ),
        .Q(s_i[1]),
        .R(SR));
  FDRE \s_i_reg[2] 
       (.C(clk),
        .CE(s_i0),
        .D(\s_i[2]_i_2__2_n_0 ),
        .Q(s_i[2]),
        .R(SR));
  FDRE \tmp_i_reg[0] 
       (.C(clk),
        .CE(s_i0),
        .D(tmp_i[1]),
        .Q(tmp_i[0]),
        .R(SR));
  FDRE \tmp_i_reg[1] 
       (.C(clk),
        .CE(s_i0),
        .D(tmp_i[2]),
        .Q(tmp_i[1]),
        .R(SR));
  FDRE \tmp_i_reg[2] 
       (.C(clk),
        .CE(s_i0),
        .D(tmp_i[3]),
        .Q(tmp_i[2]),
        .R(SR));
  FDRE \tmp_i_reg[3] 
       (.C(clk),
        .CE(s_i0),
        .D(tmp_i[4]),
        .Q(tmp_i[3]),
        .R(SR));
  FDRE \tmp_i_reg[4] 
       (.C(clk),
        .CE(s_i0),
        .D(tmp_i[5]),
        .Q(tmp_i[4]),
        .R(SR));
  FDRE \tmp_i_reg[5] 
       (.C(clk),
        .CE(s_i0),
        .D(tmp_i[6]),
        .Q(tmp_i[5]),
        .R(SR));
  FDSE \tmp_i_reg[6] 
       (.C(clk),
        .CE(s_i0),
        .D(1'b0),
        .Q(tmp_i[6]),
        .S(SR));
  FDRE \tw_out_internal_DP_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg_0[0]),
        .Q(\tw_out_internal_DP_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg_0[10]),
        .Q(\tw_out_internal_DP_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg_0[11]),
        .Q(\tw_out_internal_DP_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg_0[12]),
        .Q(\tw_out_internal_DP_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg_0[13]),
        .Q(\tw_out_internal_DP_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg_0[14]),
        .Q(\tw_out_internal_DP_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg_0[15]),
        .Q(\tw_out_internal_DP_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg_0[16]),
        .Q(\tw_out_internal_DP_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg_0[17]),
        .Q(\tw_out_internal_DP_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg_0[18]),
        .Q(\tw_out_internal_DP_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg_0[19]),
        .Q(\tw_out_internal_DP_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg_0[1]),
        .Q(\tw_out_internal_DP_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg_0[20]),
        .Q(\tw_out_internal_DP_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg_0[21]),
        .Q(\tw_out_internal_DP_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg_0[22]),
        .Q(\tw_out_internal_DP_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg_0[23]),
        .Q(\tw_out_internal_DP_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg_0[24]),
        .Q(\tw_out_internal_DP_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg_0[25]),
        .Q(\tw_out_internal_DP_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg_0[26]),
        .Q(\tw_out_internal_DP_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg_0[27]),
        .Q(\tw_out_internal_DP_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg_0[28]),
        .Q(\tw_out_internal_DP_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg_0[29]),
        .Q(\tw_out_internal_DP_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg_0[2]),
        .Q(\tw_out_internal_DP_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg_0[30]),
        .Q(\tw_out_internal_DP_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg_0[31]),
        .Q(\tw_out_internal_DP_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg_0[3]),
        .Q(\tw_out_internal_DP_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg_0[4]),
        .Q(\tw_out_internal_DP_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg_0[5]),
        .Q(\tw_out_internal_DP_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg_0[6]),
        .Q(\tw_out_internal_DP_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg_0[7]),
        .Q(\tw_out_internal_DP_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg_0[8]),
        .Q(\tw_out_internal_DP_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \tw_out_internal_DP_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_rom_reg_0[9]),
        .Q(\tw_out_internal_DP_reg[31]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized2 tw_rom
       (.D(dout_rom_reg),
        .Q({tw_rom_addr_reg,Q}),
        .clk(clk),
        .dout_rom_reg_0(dout_rom_reg_0),
        .tw_out_internal_DN1(tw_out_internal_DN1),
        .\tw_out_internal_DP_reg[0] (update_mult_delay_n_1),
        .\tw_out_internal_DP_reg[31] (\tw_out_internal_DP_reg[31]_1 ),
        .\tw_out_internal_DP_reg[31]_0 (\tw_out_internal_DP_reg[31]_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \tw_rom_addr[1]_i_1__2 
       (.I0(rom_base_addr_reg[0]),
        .I1(SR),
        .I2(Q),
        .I3(tw_rom_addr_reg[1]),
        .O(p_0_in__4[1]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \tw_rom_addr[2]_i_1__2 
       (.I0(rom_base_addr_reg[1]),
        .I1(SR),
        .I2(tw_rom_addr_reg[2]),
        .I3(tw_rom_addr_reg[1]),
        .I4(Q),
        .O(p_0_in__4[2]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \tw_rom_addr[3]_i_1__2 
       (.I0(rom_base_addr_reg[2]),
        .I1(SR),
        .I2(tw_rom_addr_reg[3]),
        .I3(Q),
        .I4(tw_rom_addr_reg[1]),
        .I5(tw_rom_addr_reg[2]),
        .O(p_0_in__4[3]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \tw_rom_addr[4]_i_1__2 
       (.I0(rom_base_addr_reg[3]),
        .I1(SR),
        .I2(tw_rom_addr_reg[4]),
        .I3(\tw_rom_addr[4]_i_2__2_n_0 ),
        .O(p_0_in__4[4]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \tw_rom_addr[4]_i_2__2 
       (.I0(tw_rom_addr_reg[3]),
        .I1(Q),
        .I2(tw_rom_addr_reg[1]),
        .I3(tw_rom_addr_reg[2]),
        .O(\tw_rom_addr[4]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \tw_rom_addr[5]_i_1__2 
       (.I0(rom_base_addr_reg[4]),
        .I1(SR),
        .I2(tw_rom_addr_reg[5]),
        .I3(\tw_rom_addr[6]_i_3__2_n_0 ),
        .O(p_0_in__4[5]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \tw_rom_addr[6]_i_2__2 
       (.I0(rom_base_addr_reg[5]),
        .I1(SR),
        .I2(tw_rom_addr_reg[6]),
        .I3(\tw_rom_addr[6]_i_3__2_n_0 ),
        .I4(tw_rom_addr_reg[5]),
        .O(p_0_in__4[6]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \tw_rom_addr[6]_i_3__2 
       (.I0(tw_rom_addr_reg[4]),
        .I1(tw_rom_addr_reg[2]),
        .I2(tw_rom_addr_reg[1]),
        .I3(Q),
        .I4(tw_rom_addr_reg[3]),
        .O(\tw_rom_addr[6]_i_3__2_n_0 ));
  FDRE \tw_rom_addr_reg[0] 
       (.C(clk),
        .CE(\tw_rom_addr_reg[6]_0 ),
        .D(D),
        .Q(Q),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[1] 
       (.C(clk),
        .CE(\tw_rom_addr_reg[6]_0 ),
        .D(p_0_in__4[1]),
        .Q(tw_rom_addr_reg[1]),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[2] 
       (.C(clk),
        .CE(\tw_rom_addr_reg[6]_0 ),
        .D(p_0_in__4[2]),
        .Q(tw_rom_addr_reg[2]),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[3] 
       (.C(clk),
        .CE(\tw_rom_addr_reg[6]_0 ),
        .D(p_0_in__4[3]),
        .Q(tw_rom_addr_reg[3]),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[4] 
       (.C(clk),
        .CE(\tw_rom_addr_reg[6]_0 ),
        .D(p_0_in__4[4]),
        .Q(tw_rom_addr_reg[4]),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[5] 
       (.C(clk),
        .CE(\tw_rom_addr_reg[6]_0 ),
        .D(p_0_in__4[5]),
        .Q(tw_rom_addr_reg[5]),
        .R(1'b0));
  FDRE \tw_rom_addr_reg[6] 
       (.C(clk),
        .CE(\tw_rom_addr_reg[6]_0 ),
        .D(p_0_in__4[6]),
        .Q(tw_rom_addr_reg[6]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_19 update_mult_delay
       (.\DELAY_BLOCK[1].shift_array_reg[2][0]_0 (update_mult_delay_n_1),
        .\DELAY_BLOCK[1].shift_array_reg[2][0]_1 (\DELAY_BLOCK[1].shift_array_reg[2][0] ),
        .Q(tmp_i),
        .clk(clk),
        .stage_done_initial(stage_done_initial),
        .update_mult_adv(update_mult_adv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_addsub
   (D,
    Q,
    \msub_res_reg_reg[31] ,
    \msub_res_reg_reg[31]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][3] ,
    \DELAY_BLOCK[12].shift_array_reg[13][7] ,
    \DELAY_BLOCK[12].shift_array_reg[13][11] ,
    \DELAY_BLOCK[12].shift_array_reg[13][15] ,
    \DELAY_BLOCK[12].shift_array_reg[13][19] ,
    \DELAY_BLOCK[12].shift_array_reg[13][23] ,
    \DELAY_BLOCK[12].shift_array_reg[13][27] ,
    \DELAY_BLOCK[12].shift_array_reg[13][31] ,
    DI,
    S,
    \msub_reg_reg[7] ,
    \msub_reg_reg[7]_0 ,
    \msub_reg_reg[11] ,
    \msub_reg_reg[11]_0 ,
    \msub_reg_reg[15] ,
    \msub_reg_reg[15]_0 ,
    \msub_reg_reg[19] ,
    \msub_reg_reg[19]_0 ,
    \msub_reg_reg[23] ,
    \msub_reg_reg[23]_0 ,
    \msub_reg_reg[27] ,
    \msub_reg_reg[27]_0 ,
    \msub_reg_reg[31] ,
    \msub_reg_reg[31]_0 ,
    \genblk1[0].q_reg ,
    \genblk8[0].q_reg ,
    \y_reg[3] ,
    \y_reg[11] ,
    \y_reg[15] ,
    \y_reg[19] ,
    \y_reg[23] ,
    \y_reg[27] ,
    \y_reg[31] ,
    \y_reg[3]_0 ,
    \y_reg[11]_0 ,
    \y_reg[15]_0 ,
    \y_reg[19]_0 ,
    \y_reg[23]_0 ,
    \y_reg[27]_0 ,
    \y_reg[31]_0 ,
    \madd_reg_reg[32] ,
    clk,
    \madd_reg_reg[31] );
  output [31:0]D;
  output [31:0]Q;
  output [31:0]\msub_res_reg_reg[31] ;
  output [31:0]\msub_res_reg_reg[31]_0 ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][3] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][7] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][11] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][15] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][19] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][23] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][27] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][31] ;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]\msub_reg_reg[7] ;
  input [3:0]\msub_reg_reg[7]_0 ;
  input [3:0]\msub_reg_reg[11] ;
  input [3:0]\msub_reg_reg[11]_0 ;
  input [3:0]\msub_reg_reg[15] ;
  input [3:0]\msub_reg_reg[15]_0 ;
  input [3:0]\msub_reg_reg[19] ;
  input [3:0]\msub_reg_reg[19]_0 ;
  input [3:0]\msub_reg_reg[23] ;
  input [3:0]\msub_reg_reg[23]_0 ;
  input [3:0]\msub_reg_reg[27] ;
  input [3:0]\msub_reg_reg[27]_0 ;
  input [3:0]\msub_reg_reg[31] ;
  input [3:0]\msub_reg_reg[31]_0 ;
  input [18:0]\genblk1[0].q_reg ;
  input [3:0]\genblk8[0].q_reg ;
  input [0:0]\y_reg[3] ;
  input [3:0]\y_reg[11] ;
  input [3:0]\y_reg[15] ;
  input [3:0]\y_reg[19] ;
  input [3:0]\y_reg[23] ;
  input [3:0]\y_reg[27] ;
  input [2:0]\y_reg[31] ;
  input [0:0]\y_reg[3]_0 ;
  input [3:0]\y_reg[11]_0 ;
  input [3:0]\y_reg[15]_0 ;
  input [3:0]\y_reg[19]_0 ;
  input [3:0]\y_reg[23]_0 ;
  input [3:0]\y_reg[27]_0 ;
  input [2:0]\y_reg[31]_0 ;
  input [32:0]\madd_reg_reg[32] ;
  input clk;
  input [31:0]\madd_reg_reg[31] ;

  wire [31:0]D;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][11] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][15] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][19] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][23] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][27] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][31] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][3] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][7] ;
  wire [3:0]DI;
  wire [31:0]Q;
  wire [3:0]S;
  wire clk;
  wire [18:0]\genblk1[0].q_reg ;
  wire [3:0]\genblk8[0].q_reg ;
  wire [31:0]\madd_reg_reg[31] ;
  wire [32:0]\madd_reg_reg[32] ;
  wire [3:0]\msub_reg_reg[11] ;
  wire [3:0]\msub_reg_reg[11]_0 ;
  wire [3:0]\msub_reg_reg[15] ;
  wire [3:0]\msub_reg_reg[15]_0 ;
  wire [3:0]\msub_reg_reg[19] ;
  wire [3:0]\msub_reg_reg[19]_0 ;
  wire [3:0]\msub_reg_reg[23] ;
  wire [3:0]\msub_reg_reg[23]_0 ;
  wire [3:0]\msub_reg_reg[27] ;
  wire [3:0]\msub_reg_reg[27]_0 ;
  wire [3:0]\msub_reg_reg[31] ;
  wire [3:0]\msub_reg_reg[31]_0 ;
  wire [3:0]\msub_reg_reg[7] ;
  wire [3:0]\msub_reg_reg[7]_0 ;
  wire [31:0]\msub_res_reg_reg[31] ;
  wire [31:0]\msub_res_reg_reg[31]_0 ;
  wire [3:0]\y_reg[11] ;
  wire [3:0]\y_reg[11]_0 ;
  wire [3:0]\y_reg[15] ;
  wire [3:0]\y_reg[15]_0 ;
  wire [3:0]\y_reg[19] ;
  wire [3:0]\y_reg[19]_0 ;
  wire [3:0]\y_reg[23] ;
  wire [3:0]\y_reg[23]_0 ;
  wire [3:0]\y_reg[27] ;
  wire [3:0]\y_reg[27]_0 ;
  wire [2:0]\y_reg[31] ;
  wire [2:0]\y_reg[31]_0 ;
  wire [0:0]\y_reg[3] ;
  wire [0:0]\y_reg[3]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modadd modadd_i
       (.D(D),
        .\DELAY_BLOCK[12].shift_array_reg[13][11] (\DELAY_BLOCK[12].shift_array_reg[13][11] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][15] (\DELAY_BLOCK[12].shift_array_reg[13][15] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][19] (\DELAY_BLOCK[12].shift_array_reg[13][19] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][23] (\DELAY_BLOCK[12].shift_array_reg[13][23] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][27] (\DELAY_BLOCK[12].shift_array_reg[13][27] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][31] (\DELAY_BLOCK[12].shift_array_reg[13][31] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][3] (\DELAY_BLOCK[12].shift_array_reg[13][3] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][7] (\DELAY_BLOCK[12].shift_array_reg[13][7] ),
        .DI(DI),
        .Q(Q),
        .clk(clk),
        .\genblk1[0].q_reg (\genblk1[0].q_reg ),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .\madd_reg_reg[11]_0 (\msub_reg_reg[11] ),
        .\madd_reg_reg[15]_0 (\msub_reg_reg[15] ),
        .\madd_reg_reg[19]_0 (\msub_reg_reg[19] ),
        .\madd_reg_reg[23]_0 (\msub_reg_reg[23] ),
        .\madd_reg_reg[27]_0 (\msub_reg_reg[27] ),
        .\madd_reg_reg[31]_0 (\madd_reg_reg[31] ),
        .\madd_reg_reg[31]_1 (\msub_reg_reg[31] ),
        .\madd_reg_reg[32]_0 (\madd_reg_reg[32] ),
        .\madd_reg_reg[7]_0 (\msub_reg_reg[7] ),
        .\y_reg[11] (\y_reg[11] ),
        .\y_reg[15] (\y_reg[15] ),
        .\y_reg[19] (\y_reg[19] ),
        .\y_reg[23] (\y_reg[23] ),
        .\y_reg[27] (\y_reg[27] ),
        .\y_reg[31] (\y_reg[31] ),
        .\y_reg[3] (\y_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modsub modsub_i
       (.DI(DI),
        .S(S),
        .clk(clk),
        .\genblk1[0].q_reg (\genblk1[0].q_reg ),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .\msub_reg_reg[11]_0 (\msub_reg_reg[11] ),
        .\msub_reg_reg[11]_1 (\msub_reg_reg[11]_0 ),
        .\msub_reg_reg[15]_0 (\msub_reg_reg[15] ),
        .\msub_reg_reg[15]_1 (\msub_reg_reg[15]_0 ),
        .\msub_reg_reg[19]_0 (\msub_reg_reg[19] ),
        .\msub_reg_reg[19]_1 (\msub_reg_reg[19]_0 ),
        .\msub_reg_reg[23]_0 (\msub_reg_reg[23] ),
        .\msub_reg_reg[23]_1 (\msub_reg_reg[23]_0 ),
        .\msub_reg_reg[27]_0 (\msub_reg_reg[27] ),
        .\msub_reg_reg[27]_1 (\msub_reg_reg[27]_0 ),
        .\msub_reg_reg[31]_0 (\msub_reg_reg[31] ),
        .\msub_reg_reg[31]_1 (\msub_reg_reg[31]_0 ),
        .\msub_reg_reg[7]_0 (\msub_reg_reg[7] ),
        .\msub_reg_reg[7]_1 (\msub_reg_reg[7]_0 ),
        .\msub_res_reg_reg[31]_0 (\msub_res_reg_reg[31] ),
        .\msub_res_reg_reg[31]_1 (\msub_res_reg_reg[31]_0 ),
        .\y_reg[11] (\y_reg[11]_0 ),
        .\y_reg[15] (\y_reg[15]_0 ),
        .\y_reg[19] (\y_reg[19]_0 ),
        .\y_reg[23] (\y_reg[23]_0 ),
        .\y_reg[27] (\y_reg[27]_0 ),
        .\y_reg[31] (\y_reg[31]_0 ),
        .\y_reg[3] (\y_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "btf_addsub" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_addsub_43
   (D,
    Q,
    \msub_res_reg_reg[31] ,
    \msub_res_reg_reg[31]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][3] ,
    \DELAY_BLOCK[12].shift_array_reg[13][7] ,
    \DELAY_BLOCK[12].shift_array_reg[13][11] ,
    \DELAY_BLOCK[12].shift_array_reg[13][15] ,
    \DELAY_BLOCK[12].shift_array_reg[13][19] ,
    \DELAY_BLOCK[12].shift_array_reg[13][23] ,
    \DELAY_BLOCK[12].shift_array_reg[13][27] ,
    \DELAY_BLOCK[12].shift_array_reg[13][31] ,
    DI,
    S,
    \msub_reg_reg[7] ,
    \msub_reg_reg[7]_0 ,
    \msub_reg_reg[11] ,
    \msub_reg_reg[11]_0 ,
    \msub_reg_reg[15] ,
    \msub_reg_reg[15]_0 ,
    \msub_reg_reg[19] ,
    \msub_reg_reg[19]_0 ,
    \msub_reg_reg[23] ,
    \msub_reg_reg[23]_0 ,
    \msub_reg_reg[27] ,
    \msub_reg_reg[27]_0 ,
    \msub_reg_reg[31] ,
    \msub_reg_reg[31]_0 ,
    \genblk1[0].q_reg ,
    \genblk8[0].q_reg ,
    \y_reg[3] ,
    \y_reg[11] ,
    \y_reg[15] ,
    \y_reg[19] ,
    \y_reg[23] ,
    \y_reg[27] ,
    \y_reg[31] ,
    \y_reg[3]_0 ,
    \y_reg[11]_0 ,
    \y_reg[15]_0 ,
    \y_reg[19]_0 ,
    \y_reg[23]_0 ,
    \y_reg[27]_0 ,
    \y_reg[31]_0 ,
    \madd_reg_reg[32] ,
    clk,
    \madd_reg_reg[31] );
  output [31:0]D;
  output [31:0]Q;
  output [31:0]\msub_res_reg_reg[31] ;
  output [31:0]\msub_res_reg_reg[31]_0 ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][3] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][7] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][11] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][15] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][19] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][23] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][27] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][31] ;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]\msub_reg_reg[7] ;
  input [3:0]\msub_reg_reg[7]_0 ;
  input [3:0]\msub_reg_reg[11] ;
  input [3:0]\msub_reg_reg[11]_0 ;
  input [3:0]\msub_reg_reg[15] ;
  input [3:0]\msub_reg_reg[15]_0 ;
  input [3:0]\msub_reg_reg[19] ;
  input [3:0]\msub_reg_reg[19]_0 ;
  input [3:0]\msub_reg_reg[23] ;
  input [3:0]\msub_reg_reg[23]_0 ;
  input [3:0]\msub_reg_reg[27] ;
  input [3:0]\msub_reg_reg[27]_0 ;
  input [3:0]\msub_reg_reg[31] ;
  input [3:0]\msub_reg_reg[31]_0 ;
  input [18:0]\genblk1[0].q_reg ;
  input [3:0]\genblk8[0].q_reg ;
  input [0:0]\y_reg[3] ;
  input [3:0]\y_reg[11] ;
  input [3:0]\y_reg[15] ;
  input [3:0]\y_reg[19] ;
  input [3:0]\y_reg[23] ;
  input [3:0]\y_reg[27] ;
  input [2:0]\y_reg[31] ;
  input [0:0]\y_reg[3]_0 ;
  input [3:0]\y_reg[11]_0 ;
  input [3:0]\y_reg[15]_0 ;
  input [3:0]\y_reg[19]_0 ;
  input [3:0]\y_reg[23]_0 ;
  input [3:0]\y_reg[27]_0 ;
  input [2:0]\y_reg[31]_0 ;
  input [32:0]\madd_reg_reg[32] ;
  input clk;
  input [31:0]\madd_reg_reg[31] ;

  wire [31:0]D;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][11] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][15] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][19] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][23] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][27] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][31] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][3] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][7] ;
  wire [3:0]DI;
  wire [31:0]Q;
  wire [3:0]S;
  wire clk;
  wire [18:0]\genblk1[0].q_reg ;
  wire [3:0]\genblk8[0].q_reg ;
  wire [31:0]\madd_reg_reg[31] ;
  wire [32:0]\madd_reg_reg[32] ;
  wire [3:0]\msub_reg_reg[11] ;
  wire [3:0]\msub_reg_reg[11]_0 ;
  wire [3:0]\msub_reg_reg[15] ;
  wire [3:0]\msub_reg_reg[15]_0 ;
  wire [3:0]\msub_reg_reg[19] ;
  wire [3:0]\msub_reg_reg[19]_0 ;
  wire [3:0]\msub_reg_reg[23] ;
  wire [3:0]\msub_reg_reg[23]_0 ;
  wire [3:0]\msub_reg_reg[27] ;
  wire [3:0]\msub_reg_reg[27]_0 ;
  wire [3:0]\msub_reg_reg[31] ;
  wire [3:0]\msub_reg_reg[31]_0 ;
  wire [3:0]\msub_reg_reg[7] ;
  wire [3:0]\msub_reg_reg[7]_0 ;
  wire [31:0]\msub_res_reg_reg[31] ;
  wire [31:0]\msub_res_reg_reg[31]_0 ;
  wire [3:0]\y_reg[11] ;
  wire [3:0]\y_reg[11]_0 ;
  wire [3:0]\y_reg[15] ;
  wire [3:0]\y_reg[15]_0 ;
  wire [3:0]\y_reg[19] ;
  wire [3:0]\y_reg[19]_0 ;
  wire [3:0]\y_reg[23] ;
  wire [3:0]\y_reg[23]_0 ;
  wire [3:0]\y_reg[27] ;
  wire [3:0]\y_reg[27]_0 ;
  wire [2:0]\y_reg[31] ;
  wire [2:0]\y_reg[31]_0 ;
  wire [0:0]\y_reg[3] ;
  wire [0:0]\y_reg[3]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modadd_63 modadd_i
       (.D(D),
        .\DELAY_BLOCK[12].shift_array_reg[13][11] (\DELAY_BLOCK[12].shift_array_reg[13][11] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][15] (\DELAY_BLOCK[12].shift_array_reg[13][15] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][19] (\DELAY_BLOCK[12].shift_array_reg[13][19] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][23] (\DELAY_BLOCK[12].shift_array_reg[13][23] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][27] (\DELAY_BLOCK[12].shift_array_reg[13][27] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][31] (\DELAY_BLOCK[12].shift_array_reg[13][31] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][3] (\DELAY_BLOCK[12].shift_array_reg[13][3] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][7] (\DELAY_BLOCK[12].shift_array_reg[13][7] ),
        .DI(DI),
        .Q(Q),
        .clk(clk),
        .\genblk1[0].q_reg (\genblk1[0].q_reg ),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .\madd_reg_reg[11]_0 (\msub_reg_reg[11] ),
        .\madd_reg_reg[15]_0 (\msub_reg_reg[15] ),
        .\madd_reg_reg[19]_0 (\msub_reg_reg[19] ),
        .\madd_reg_reg[23]_0 (\msub_reg_reg[23] ),
        .\madd_reg_reg[27]_0 (\msub_reg_reg[27] ),
        .\madd_reg_reg[31]_0 (\madd_reg_reg[31] ),
        .\madd_reg_reg[31]_1 (\msub_reg_reg[31] ),
        .\madd_reg_reg[32]_0 (\madd_reg_reg[32] ),
        .\madd_reg_reg[7]_0 (\msub_reg_reg[7] ),
        .\y_reg[11] (\y_reg[11] ),
        .\y_reg[15] (\y_reg[15] ),
        .\y_reg[19] (\y_reg[19] ),
        .\y_reg[23] (\y_reg[23] ),
        .\y_reg[27] (\y_reg[27] ),
        .\y_reg[31] (\y_reg[31] ),
        .\y_reg[3] (\y_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modsub_64 modsub_i
       (.DI(DI),
        .S(S),
        .clk(clk),
        .\genblk1[0].q_reg (\genblk1[0].q_reg ),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .\msub_reg_reg[11]_0 (\msub_reg_reg[11] ),
        .\msub_reg_reg[11]_1 (\msub_reg_reg[11]_0 ),
        .\msub_reg_reg[15]_0 (\msub_reg_reg[15] ),
        .\msub_reg_reg[15]_1 (\msub_reg_reg[15]_0 ),
        .\msub_reg_reg[19]_0 (\msub_reg_reg[19] ),
        .\msub_reg_reg[19]_1 (\msub_reg_reg[19]_0 ),
        .\msub_reg_reg[23]_0 (\msub_reg_reg[23] ),
        .\msub_reg_reg[23]_1 (\msub_reg_reg[23]_0 ),
        .\msub_reg_reg[27]_0 (\msub_reg_reg[27] ),
        .\msub_reg_reg[27]_1 (\msub_reg_reg[27]_0 ),
        .\msub_reg_reg[31]_0 (\msub_reg_reg[31] ),
        .\msub_reg_reg[31]_1 (\msub_reg_reg[31]_0 ),
        .\msub_reg_reg[7]_0 (\msub_reg_reg[7] ),
        .\msub_reg_reg[7]_1 (\msub_reg_reg[7]_0 ),
        .\msub_res_reg_reg[31]_0 (\msub_res_reg_reg[31] ),
        .\msub_res_reg_reg[31]_1 (\msub_res_reg_reg[31]_0 ),
        .\y_reg[11] (\y_reg[11]_0 ),
        .\y_reg[15] (\y_reg[15]_0 ),
        .\y_reg[19] (\y_reg[19]_0 ),
        .\y_reg[23] (\y_reg[23]_0 ),
        .\y_reg[27] (\y_reg[27]_0 ),
        .\y_reg[31] (\y_reg[31]_0 ),
        .\y_reg[3] (\y_reg[3]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_modmul
   (\DELAY_BLOCK[12].shift_array_reg[13][31] ,
    \DELAY_BLOCK[12].shift_array_reg[13][27] ,
    \DELAY_BLOCK[12].shift_array_reg[13][23] ,
    \DELAY_BLOCK[12].shift_array_reg[13][19] ,
    \DELAY_BLOCK[12].shift_array_reg[13][15] ,
    \DELAY_BLOCK[12].shift_array_reg[13][11] ,
    \DELAY_BLOCK[12].shift_array_reg[13][7] ,
    DI,
    S,
    Q,
    \B_reg[7] ,
    \B_reg[11] ,
    \B_reg[15] ,
    \B_reg[19] ,
    \B_reg[23] ,
    \B_reg[27] ,
    \B_reg[31] ,
    \DELAY_BLOCK[12].shift_array_reg[13][31]_0 ,
    clk,
    \DELAY_BLOCK[12].shift_array_reg[13][31]_1 ,
    \DELAY_BLOCK[12].shift_array_reg[13][30] ,
    \DELAY_BLOCK[12].shift_array_reg[13][29] ,
    \DELAY_BLOCK[12].shift_array_reg[13][28] ,
    \DELAY_BLOCK[12].shift_array_reg[13][27]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][26] ,
    \DELAY_BLOCK[12].shift_array_reg[13][25] ,
    \DELAY_BLOCK[12].shift_array_reg[13][24] ,
    \DELAY_BLOCK[12].shift_array_reg[13][23]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][22] ,
    \DELAY_BLOCK[12].shift_array_reg[13][21] ,
    \DELAY_BLOCK[12].shift_array_reg[13][20] ,
    \DELAY_BLOCK[12].shift_array_reg[13][19]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][18] ,
    \DELAY_BLOCK[12].shift_array_reg[13][17] ,
    \DELAY_BLOCK[12].shift_array_reg[13][16] ,
    \DELAY_BLOCK[12].shift_array_reg[13][15]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][14] ,
    \DELAY_BLOCK[12].shift_array_reg[13][13] ,
    \DELAY_BLOCK[12].shift_array_reg[13][12] ,
    \DELAY_BLOCK[12].shift_array_reg[13][11]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][10] ,
    \DELAY_BLOCK[12].shift_array_reg[13][9] ,
    \DELAY_BLOCK[12].shift_array_reg[13][8] ,
    \DELAY_BLOCK[12].shift_array_reg[13][7]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][6] ,
    \DELAY_BLOCK[12].shift_array_reg[13][5] ,
    \DELAY_BLOCK[12].shift_array_reg[13][4] ,
    \DELAY_BLOCK[12].shift_array_reg[13][3] ,
    \DELAY_BLOCK[12].shift_array_reg[13][2] ,
    \DELAY_BLOCK[12].shift_array_reg[13][1] ,
    \DELAY_BLOCK[12].shift_array_reg[13][0] ,
    \m_delay_reg[0] ,
    w,
    b,
    \genblk1[0].q_reg ,
    \genblk8[0].q_reg ,
    \madd_reg_reg[3] ,
    \madd_reg_reg[7] ,
    \madd_reg_reg[11] ,
    \madd_reg_reg[15] ,
    \madd_reg_reg[19] ,
    \madd_reg_reg[23] ,
    \madd_reg_reg[27] ,
    \madd_reg_reg[31] );
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][31] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][27] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][23] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][19] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][15] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][11] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][7] ;
  output [3:0]DI;
  output [3:0]S;
  output [31:0]Q;
  output [3:0]\B_reg[7] ;
  output [3:0]\B_reg[11] ;
  output [3:0]\B_reg[15] ;
  output [3:0]\B_reg[19] ;
  output [3:0]\B_reg[23] ;
  output [3:0]\B_reg[27] ;
  output [3:0]\B_reg[31] ;
  output [32:0]\DELAY_BLOCK[12].shift_array_reg[13][31]_0 ;
  input clk;
  input \DELAY_BLOCK[12].shift_array_reg[13][31]_1 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][30] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][29] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][28] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][27]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][26] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][25] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][24] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][23]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][22] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][21] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][20] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][19]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][18] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][17] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][16] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][15]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][14] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][13] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][12] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][11]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][10] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][9] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][8] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][7]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][6] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][5] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][4] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][3] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][2] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][1] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][0] ;
  input [22:0]\m_delay_reg[0] ;
  input [31:0]w;
  input [31:0]b;
  input [18:0]\genblk1[0].q_reg ;
  input [12:0]\genblk8[0].q_reg ;
  input [3:0]\madd_reg_reg[3] ;
  input [3:0]\madd_reg_reg[7] ;
  input [3:0]\madd_reg_reg[11] ;
  input [3:0]\madd_reg_reg[15] ;
  input [3:0]\madd_reg_reg[19] ;
  input [3:0]\madd_reg_reg[23] ;
  input [3:0]\madd_reg_reg[27] ;
  input [3:0]\madd_reg_reg[31] ;

  wire [3:0]\B_reg[11] ;
  wire [3:0]\B_reg[15] ;
  wire [3:0]\B_reg[19] ;
  wire [3:0]\B_reg[23] ;
  wire [3:0]\B_reg[27] ;
  wire [3:0]\B_reg[31] ;
  wire [3:0]\B_reg[7] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][0] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][10] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][11] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][11]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][12] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][13] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][14] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][15] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][15]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][16] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][17] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][18] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][19] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][19]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][1] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][20] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][21] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][22] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][23] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][23]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][24] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][25] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][26] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][27] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][27]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][28] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][29] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][2] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][30] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][31] ;
  wire [32:0]\DELAY_BLOCK[12].shift_array_reg[13][31]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][31]_1 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][3] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][4] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][5] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][6] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][7] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][7]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][8] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][9] ;
  wire [3:0]DI;
  wire [31:0]Q;
  wire [3:0]S;
  wire [54:22]T2H;
  wire [31:0]b;
  wire clk;
  wire [18:0]\genblk1[0].q_reg ;
  wire [12:0]\genblk8[0].q_reg ;
  wire intmul_i_n_0;
  wire intmul_i_n_1;
  wire intmul_i_n_10;
  wire intmul_i_n_11;
  wire intmul_i_n_12;
  wire intmul_i_n_13;
  wire intmul_i_n_14;
  wire intmul_i_n_15;
  wire intmul_i_n_16;
  wire intmul_i_n_17;
  wire intmul_i_n_18;
  wire intmul_i_n_19;
  wire intmul_i_n_2;
  wire intmul_i_n_20;
  wire intmul_i_n_21;
  wire intmul_i_n_22;
  wire intmul_i_n_24;
  wire intmul_i_n_25;
  wire intmul_i_n_26;
  wire intmul_i_n_27;
  wire intmul_i_n_28;
  wire intmul_i_n_29;
  wire intmul_i_n_3;
  wire intmul_i_n_30;
  wire intmul_i_n_31;
  wire intmul_i_n_4;
  wire intmul_i_n_5;
  wire intmul_i_n_6;
  wire intmul_i_n_7;
  wire intmul_i_n_8;
  wire intmul_i_n_9;
  wire [22:0]\m_delay_reg[0] ;
  wire [3:0]\madd_reg_reg[11] ;
  wire [3:0]\madd_reg_reg[15] ;
  wire [3:0]\madd_reg_reg[19] ;
  wire [3:0]\madd_reg_reg[23] ;
  wire [3:0]\madd_reg_reg[27] ;
  wire [3:0]\madd_reg_reg[31] ;
  wire [3:0]\madd_reg_reg[3] ;
  wire [3:0]\madd_reg_reg[7] ;
  wire [8:8]\mr/genblk1[0].wsu/T2 ;
  wire [31:0]w;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized10 a_sr_i
       (.\DELAY_BLOCK[12].shift_array_reg[13][0]_0 (\DELAY_BLOCK[12].shift_array_reg[13][0] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][10]_0 (\DELAY_BLOCK[12].shift_array_reg[13][10] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][11]_0 (\DELAY_BLOCK[12].shift_array_reg[13][11] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][11]_1 (\DELAY_BLOCK[12].shift_array_reg[13][11]_0 ),
        .\DELAY_BLOCK[12].shift_array_reg[13][12]_0 (\DELAY_BLOCK[12].shift_array_reg[13][12] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][13]_0 (\DELAY_BLOCK[12].shift_array_reg[13][13] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][14]_0 (\DELAY_BLOCK[12].shift_array_reg[13][14] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][15]_0 (\DELAY_BLOCK[12].shift_array_reg[13][15] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][15]_1 (\DELAY_BLOCK[12].shift_array_reg[13][15]_0 ),
        .\DELAY_BLOCK[12].shift_array_reg[13][16]_0 (\DELAY_BLOCK[12].shift_array_reg[13][16] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][17]_0 (\DELAY_BLOCK[12].shift_array_reg[13][17] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][18]_0 (\DELAY_BLOCK[12].shift_array_reg[13][18] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][19]_0 (\DELAY_BLOCK[12].shift_array_reg[13][19] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][19]_1 (\DELAY_BLOCK[12].shift_array_reg[13][19]_0 ),
        .\DELAY_BLOCK[12].shift_array_reg[13][1]_0 (\DELAY_BLOCK[12].shift_array_reg[13][1] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][20]_0 (\DELAY_BLOCK[12].shift_array_reg[13][20] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][21]_0 (\DELAY_BLOCK[12].shift_array_reg[13][21] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][22]_0 (\DELAY_BLOCK[12].shift_array_reg[13][22] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][23]_0 (\DELAY_BLOCK[12].shift_array_reg[13][23] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][23]_1 (\DELAY_BLOCK[12].shift_array_reg[13][23]_0 ),
        .\DELAY_BLOCK[12].shift_array_reg[13][24]_0 (\DELAY_BLOCK[12].shift_array_reg[13][24] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][25]_0 (\DELAY_BLOCK[12].shift_array_reg[13][25] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][26]_0 (\DELAY_BLOCK[12].shift_array_reg[13][26] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][27]_0 (\DELAY_BLOCK[12].shift_array_reg[13][27] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][27]_1 (\DELAY_BLOCK[12].shift_array_reg[13][27]_0 ),
        .\DELAY_BLOCK[12].shift_array_reg[13][28]_0 (\DELAY_BLOCK[12].shift_array_reg[13][28] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][29]_0 (\DELAY_BLOCK[12].shift_array_reg[13][29] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][2]_0 (\DELAY_BLOCK[12].shift_array_reg[13][2] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][30]_0 (\DELAY_BLOCK[12].shift_array_reg[13][30] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][31]_0 (\DELAY_BLOCK[12].shift_array_reg[13][31] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][31]_1 (\DELAY_BLOCK[12].shift_array_reg[13][31]_0 ),
        .\DELAY_BLOCK[12].shift_array_reg[13][31]_2 (\DELAY_BLOCK[12].shift_array_reg[13][31]_1 ),
        .\DELAY_BLOCK[12].shift_array_reg[13][3]_0 (\DELAY_BLOCK[12].shift_array_reg[13][3] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][4]_0 (\DELAY_BLOCK[12].shift_array_reg[13][4] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][5]_0 (\DELAY_BLOCK[12].shift_array_reg[13][5] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][6]_0 (\DELAY_BLOCK[12].shift_array_reg[13][6] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][7]_0 (\DELAY_BLOCK[12].shift_array_reg[13][7] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][7]_1 (\DELAY_BLOCK[12].shift_array_reg[13][7]_0 ),
        .\DELAY_BLOCK[12].shift_array_reg[13][8]_0 (\DELAY_BLOCK[12].shift_array_reg[13][8] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][9]_0 (\DELAY_BLOCK[12].shift_array_reg[13][9] ),
        .DI(DI),
        .clk(clk),
        .\madd_reg_reg[11] (\madd_reg_reg[11] ),
        .\madd_reg_reg[15] (\madd_reg_reg[15] ),
        .\madd_reg_reg[19] (\madd_reg_reg[19] ),
        .\madd_reg_reg[23] (\madd_reg_reg[23] ),
        .\madd_reg_reg[27] (\madd_reg_reg[27] ),
        .\madd_reg_reg[31] (\madd_reg_reg[31] ),
        .\madd_reg_reg[3] (\madd_reg_reg[3] ),
        .\madd_reg_reg[7] (\madd_reg_reg[7] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_intmul_28 intmul_i
       (.B({\mr/genblk1[0].wsu/T2 ,intmul_i_n_24,intmul_i_n_25,intmul_i_n_26,intmul_i_n_27,intmul_i_n_28,intmul_i_n_29,intmul_i_n_30,intmul_i_n_31}),
        .\D_reg[8]_0 (intmul_i_n_22),
        .P({intmul_i_n_14,intmul_i_n_15,intmul_i_n_16,intmul_i_n_17,intmul_i_n_18,intmul_i_n_19,intmul_i_n_20,intmul_i_n_21}),
        .Q(T2H),
        .b(b),
        .clk(clk),
        .\low_add_reg[17]_0 (intmul_i_n_13),
        .\low_add_reg[18]_0 (intmul_i_n_12),
        .\low_add_reg[19]_0 (intmul_i_n_11),
        .\low_add_reg[20]_0 (intmul_i_n_10),
        .\low_add_reg[21]_0 (intmul_i_n_9),
        .\low_add_reg[22]_0 (intmul_i_n_8),
        .\low_add_reg[23]_0 (intmul_i_n_7),
        .\low_add_reg[24]_0 (intmul_i_n_6),
        .\low_add_reg[25]_0 (intmul_i_n_5),
        .\low_add_reg[26]_0 (intmul_i_n_4),
        .\low_add_reg[27]_0 (intmul_i_n_3),
        .\low_add_reg[28]_0 (intmul_i_n_2),
        .\low_add_reg[29]_0 (intmul_i_n_1),
        .\low_add_reg[30]_0 (intmul_i_n_0),
        .w(w));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modred_29 modred_i
       (.B({\mr/genblk1[0].wsu/T2 ,intmul_i_n_24,intmul_i_n_25,intmul_i_n_26,intmul_i_n_27,intmul_i_n_28,intmul_i_n_29,intmul_i_n_30,intmul_i_n_31}),
        .\B_reg[11] (\B_reg[11] ),
        .\B_reg[15] (\B_reg[15] ),
        .\B_reg[19] (\B_reg[19] ),
        .\B_reg[23] (\B_reg[23] ),
        .\B_reg[27] (\B_reg[27] ),
        .\B_reg[31] (\B_reg[31] ),
        .\B_reg[7] (\B_reg[7] ),
        .D(T2H),
        .DI(DI),
        .P({intmul_i_n_14,intmul_i_n_15,intmul_i_n_16,intmul_i_n_17,intmul_i_n_18,intmul_i_n_19,intmul_i_n_20,intmul_i_n_21}),
        .Q(Q),
        .S(S),
        .\T2H_reg_reg[1][10] (intmul_i_n_11),
        .\T2H_reg_reg[1][11] (intmul_i_n_10),
        .\T2H_reg_reg[1][12] (intmul_i_n_9),
        .\T2H_reg_reg[1][13] (intmul_i_n_8),
        .\T2H_reg_reg[1][14] (intmul_i_n_7),
        .\T2H_reg_reg[1][15] (intmul_i_n_6),
        .\T2H_reg_reg[1][16] (intmul_i_n_5),
        .\T2H_reg_reg[1][17] (intmul_i_n_4),
        .\T2H_reg_reg[1][18] (intmul_i_n_3),
        .\T2H_reg_reg[1][19] (intmul_i_n_2),
        .\T2H_reg_reg[1][20] (intmul_i_n_1),
        .\T2H_reg_reg[1][21] (intmul_i_n_0),
        .\T2H_reg_reg[1][8] (intmul_i_n_13),
        .\T2H_reg_reg[1][9] (intmul_i_n_12),
        .clk(clk),
        .\genblk1[0].q_reg (\genblk1[0].q_reg ),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .\m_delay_reg[0] (intmul_i_n_22),
        .\m_delay_reg[0]_0 (\m_delay_reg[0] ),
        .\msub_reg_reg[11] (\DELAY_BLOCK[12].shift_array_reg[13][11] ),
        .\msub_reg_reg[15] (\DELAY_BLOCK[12].shift_array_reg[13][15] ),
        .\msub_reg_reg[19] (\DELAY_BLOCK[12].shift_array_reg[13][19] ),
        .\msub_reg_reg[23] (\DELAY_BLOCK[12].shift_array_reg[13][23] ),
        .\msub_reg_reg[27] (\DELAY_BLOCK[12].shift_array_reg[13][27] ),
        .\msub_reg_reg[31] (\DELAY_BLOCK[12].shift_array_reg[13][31] ),
        .\msub_reg_reg[7] (\DELAY_BLOCK[12].shift_array_reg[13][7] ));
endmodule

(* ORIG_REF_NAME = "btf_modmul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_modmul_44
   (\DELAY_BLOCK[12].shift_array_reg[13][31] ,
    \DELAY_BLOCK[12].shift_array_reg[13][27] ,
    \DELAY_BLOCK[12].shift_array_reg[13][23] ,
    \DELAY_BLOCK[12].shift_array_reg[13][19] ,
    \DELAY_BLOCK[12].shift_array_reg[13][15] ,
    \DELAY_BLOCK[12].shift_array_reg[13][11] ,
    \DELAY_BLOCK[12].shift_array_reg[13][7] ,
    DI,
    S,
    Q,
    \B_reg[7] ,
    \B_reg[11] ,
    \B_reg[15] ,
    \B_reg[19] ,
    \B_reg[23] ,
    \B_reg[27] ,
    \B_reg[31] ,
    \DELAY_BLOCK[12].shift_array_reg[13][31]_0 ,
    clk,
    \DELAY_BLOCK[12].shift_array_reg[13][31]_1 ,
    \DELAY_BLOCK[12].shift_array_reg[13][30] ,
    \DELAY_BLOCK[12].shift_array_reg[13][29] ,
    \DELAY_BLOCK[12].shift_array_reg[13][28] ,
    \DELAY_BLOCK[12].shift_array_reg[13][27]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][26] ,
    \DELAY_BLOCK[12].shift_array_reg[13][25] ,
    \DELAY_BLOCK[12].shift_array_reg[13][24] ,
    \DELAY_BLOCK[12].shift_array_reg[13][23]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][22] ,
    \DELAY_BLOCK[12].shift_array_reg[13][21] ,
    \DELAY_BLOCK[12].shift_array_reg[13][20] ,
    \DELAY_BLOCK[12].shift_array_reg[13][19]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][18] ,
    \DELAY_BLOCK[12].shift_array_reg[13][17] ,
    \DELAY_BLOCK[12].shift_array_reg[13][16] ,
    \DELAY_BLOCK[12].shift_array_reg[13][15]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][14] ,
    \DELAY_BLOCK[12].shift_array_reg[13][13] ,
    \DELAY_BLOCK[12].shift_array_reg[13][12] ,
    \DELAY_BLOCK[12].shift_array_reg[13][11]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][10] ,
    \DELAY_BLOCK[12].shift_array_reg[13][9] ,
    \DELAY_BLOCK[12].shift_array_reg[13][8] ,
    \DELAY_BLOCK[12].shift_array_reg[13][7]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][6] ,
    \DELAY_BLOCK[12].shift_array_reg[13][5] ,
    \DELAY_BLOCK[12].shift_array_reg[13][4] ,
    \DELAY_BLOCK[12].shift_array_reg[13][3] ,
    \DELAY_BLOCK[12].shift_array_reg[13][2] ,
    \DELAY_BLOCK[12].shift_array_reg[13][1] ,
    \DELAY_BLOCK[12].shift_array_reg[13][0] ,
    \m_delay_reg[0] ,
    w,
    b,
    \genblk1[0].q_reg ,
    \genblk8[0].q_reg ,
    \madd_reg_reg[3] ,
    \madd_reg_reg[7] ,
    \madd_reg_reg[11] ,
    \madd_reg_reg[15] ,
    \madd_reg_reg[19] ,
    \madd_reg_reg[23] ,
    \madd_reg_reg[27] ,
    \madd_reg_reg[31] );
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][31] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][27] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][23] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][19] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][15] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][11] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][7] ;
  output [3:0]DI;
  output [3:0]S;
  output [31:0]Q;
  output [3:0]\B_reg[7] ;
  output [3:0]\B_reg[11] ;
  output [3:0]\B_reg[15] ;
  output [3:0]\B_reg[19] ;
  output [3:0]\B_reg[23] ;
  output [3:0]\B_reg[27] ;
  output [3:0]\B_reg[31] ;
  output [32:0]\DELAY_BLOCK[12].shift_array_reg[13][31]_0 ;
  input clk;
  input \DELAY_BLOCK[12].shift_array_reg[13][31]_1 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][30] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][29] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][28] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][27]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][26] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][25] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][24] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][23]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][22] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][21] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][20] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][19]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][18] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][17] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][16] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][15]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][14] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][13] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][12] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][11]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][10] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][9] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][8] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][7]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][6] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][5] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][4] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][3] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][2] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][1] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][0] ;
  input [22:0]\m_delay_reg[0] ;
  input [31:0]w;
  input [31:0]b;
  input [18:0]\genblk1[0].q_reg ;
  input [12:0]\genblk8[0].q_reg ;
  input [3:0]\madd_reg_reg[3] ;
  input [3:0]\madd_reg_reg[7] ;
  input [3:0]\madd_reg_reg[11] ;
  input [3:0]\madd_reg_reg[15] ;
  input [3:0]\madd_reg_reg[19] ;
  input [3:0]\madd_reg_reg[23] ;
  input [3:0]\madd_reg_reg[27] ;
  input [3:0]\madd_reg_reg[31] ;

  wire [3:0]\B_reg[11] ;
  wire [3:0]\B_reg[15] ;
  wire [3:0]\B_reg[19] ;
  wire [3:0]\B_reg[23] ;
  wire [3:0]\B_reg[27] ;
  wire [3:0]\B_reg[31] ;
  wire [3:0]\B_reg[7] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][0] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][10] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][11] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][11]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][12] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][13] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][14] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][15] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][15]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][16] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][17] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][18] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][19] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][19]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][1] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][20] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][21] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][22] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][23] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][23]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][24] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][25] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][26] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][27] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][27]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][28] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][29] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][2] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][30] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][31] ;
  wire [32:0]\DELAY_BLOCK[12].shift_array_reg[13][31]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][31]_1 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][3] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][4] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][5] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][6] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][7] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][7]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][8] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][9] ;
  wire [3:0]DI;
  wire [31:0]Q;
  wire [3:0]S;
  wire [54:22]T2H;
  wire [31:0]b;
  wire clk;
  wire [18:0]\genblk1[0].q_reg ;
  wire [12:0]\genblk8[0].q_reg ;
  wire intmul_i_n_0;
  wire intmul_i_n_1;
  wire intmul_i_n_10;
  wire intmul_i_n_11;
  wire intmul_i_n_12;
  wire intmul_i_n_13;
  wire intmul_i_n_14;
  wire intmul_i_n_15;
  wire intmul_i_n_16;
  wire intmul_i_n_17;
  wire intmul_i_n_18;
  wire intmul_i_n_19;
  wire intmul_i_n_2;
  wire intmul_i_n_20;
  wire intmul_i_n_21;
  wire intmul_i_n_22;
  wire intmul_i_n_24;
  wire intmul_i_n_25;
  wire intmul_i_n_26;
  wire intmul_i_n_27;
  wire intmul_i_n_28;
  wire intmul_i_n_29;
  wire intmul_i_n_3;
  wire intmul_i_n_30;
  wire intmul_i_n_31;
  wire intmul_i_n_4;
  wire intmul_i_n_5;
  wire intmul_i_n_6;
  wire intmul_i_n_7;
  wire intmul_i_n_8;
  wire intmul_i_n_9;
  wire [22:0]\m_delay_reg[0] ;
  wire [3:0]\madd_reg_reg[11] ;
  wire [3:0]\madd_reg_reg[15] ;
  wire [3:0]\madd_reg_reg[19] ;
  wire [3:0]\madd_reg_reg[23] ;
  wire [3:0]\madd_reg_reg[27] ;
  wire [3:0]\madd_reg_reg[31] ;
  wire [3:0]\madd_reg_reg[3] ;
  wire [3:0]\madd_reg_reg[7] ;
  wire [8:8]\mr/genblk1[0].wsu/T2 ;
  wire [31:0]w;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized10_47 a_sr_i
       (.\DELAY_BLOCK[12].shift_array_reg[13][0]_0 (\DELAY_BLOCK[12].shift_array_reg[13][0] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][10]_0 (\DELAY_BLOCK[12].shift_array_reg[13][10] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][11]_0 (\DELAY_BLOCK[12].shift_array_reg[13][11] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][11]_1 (\DELAY_BLOCK[12].shift_array_reg[13][11]_0 ),
        .\DELAY_BLOCK[12].shift_array_reg[13][12]_0 (\DELAY_BLOCK[12].shift_array_reg[13][12] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][13]_0 (\DELAY_BLOCK[12].shift_array_reg[13][13] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][14]_0 (\DELAY_BLOCK[12].shift_array_reg[13][14] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][15]_0 (\DELAY_BLOCK[12].shift_array_reg[13][15] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][15]_1 (\DELAY_BLOCK[12].shift_array_reg[13][15]_0 ),
        .\DELAY_BLOCK[12].shift_array_reg[13][16]_0 (\DELAY_BLOCK[12].shift_array_reg[13][16] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][17]_0 (\DELAY_BLOCK[12].shift_array_reg[13][17] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][18]_0 (\DELAY_BLOCK[12].shift_array_reg[13][18] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][19]_0 (\DELAY_BLOCK[12].shift_array_reg[13][19] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][19]_1 (\DELAY_BLOCK[12].shift_array_reg[13][19]_0 ),
        .\DELAY_BLOCK[12].shift_array_reg[13][1]_0 (\DELAY_BLOCK[12].shift_array_reg[13][1] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][20]_0 (\DELAY_BLOCK[12].shift_array_reg[13][20] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][21]_0 (\DELAY_BLOCK[12].shift_array_reg[13][21] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][22]_0 (\DELAY_BLOCK[12].shift_array_reg[13][22] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][23]_0 (\DELAY_BLOCK[12].shift_array_reg[13][23] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][23]_1 (\DELAY_BLOCK[12].shift_array_reg[13][23]_0 ),
        .\DELAY_BLOCK[12].shift_array_reg[13][24]_0 (\DELAY_BLOCK[12].shift_array_reg[13][24] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][25]_0 (\DELAY_BLOCK[12].shift_array_reg[13][25] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][26]_0 (\DELAY_BLOCK[12].shift_array_reg[13][26] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][27]_0 (\DELAY_BLOCK[12].shift_array_reg[13][27] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][27]_1 (\DELAY_BLOCK[12].shift_array_reg[13][27]_0 ),
        .\DELAY_BLOCK[12].shift_array_reg[13][28]_0 (\DELAY_BLOCK[12].shift_array_reg[13][28] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][29]_0 (\DELAY_BLOCK[12].shift_array_reg[13][29] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][2]_0 (\DELAY_BLOCK[12].shift_array_reg[13][2] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][30]_0 (\DELAY_BLOCK[12].shift_array_reg[13][30] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][31]_0 (\DELAY_BLOCK[12].shift_array_reg[13][31] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][31]_1 (\DELAY_BLOCK[12].shift_array_reg[13][31]_0 ),
        .\DELAY_BLOCK[12].shift_array_reg[13][31]_2 (\DELAY_BLOCK[12].shift_array_reg[13][31]_1 ),
        .\DELAY_BLOCK[12].shift_array_reg[13][3]_0 (\DELAY_BLOCK[12].shift_array_reg[13][3] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][4]_0 (\DELAY_BLOCK[12].shift_array_reg[13][4] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][5]_0 (\DELAY_BLOCK[12].shift_array_reg[13][5] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][6]_0 (\DELAY_BLOCK[12].shift_array_reg[13][6] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][7]_0 (\DELAY_BLOCK[12].shift_array_reg[13][7] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][7]_1 (\DELAY_BLOCK[12].shift_array_reg[13][7]_0 ),
        .\DELAY_BLOCK[12].shift_array_reg[13][8]_0 (\DELAY_BLOCK[12].shift_array_reg[13][8] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][9]_0 (\DELAY_BLOCK[12].shift_array_reg[13][9] ),
        .DI(DI),
        .clk(clk),
        .\madd_reg_reg[11] (\madd_reg_reg[11] ),
        .\madd_reg_reg[15] (\madd_reg_reg[15] ),
        .\madd_reg_reg[19] (\madd_reg_reg[19] ),
        .\madd_reg_reg[23] (\madd_reg_reg[23] ),
        .\madd_reg_reg[27] (\madd_reg_reg[27] ),
        .\madd_reg_reg[31] (\madd_reg_reg[31] ),
        .\madd_reg_reg[3] (\madd_reg_reg[3] ),
        .\madd_reg_reg[7] (\madd_reg_reg[7] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_intmul_48 intmul_i
       (.B({\mr/genblk1[0].wsu/T2 ,intmul_i_n_24,intmul_i_n_25,intmul_i_n_26,intmul_i_n_27,intmul_i_n_28,intmul_i_n_29,intmul_i_n_30,intmul_i_n_31}),
        .\D_reg[8]_0 (intmul_i_n_22),
        .P({intmul_i_n_14,intmul_i_n_15,intmul_i_n_16,intmul_i_n_17,intmul_i_n_18,intmul_i_n_19,intmul_i_n_20,intmul_i_n_21}),
        .Q(T2H),
        .b(b),
        .clk(clk),
        .\low_add_reg[17]_0 (intmul_i_n_13),
        .\low_add_reg[18]_0 (intmul_i_n_12),
        .\low_add_reg[19]_0 (intmul_i_n_11),
        .\low_add_reg[20]_0 (intmul_i_n_10),
        .\low_add_reg[21]_0 (intmul_i_n_9),
        .\low_add_reg[22]_0 (intmul_i_n_8),
        .\low_add_reg[23]_0 (intmul_i_n_7),
        .\low_add_reg[24]_0 (intmul_i_n_6),
        .\low_add_reg[25]_0 (intmul_i_n_5),
        .\low_add_reg[26]_0 (intmul_i_n_4),
        .\low_add_reg[27]_0 (intmul_i_n_3),
        .\low_add_reg[28]_0 (intmul_i_n_2),
        .\low_add_reg[29]_0 (intmul_i_n_1),
        .\low_add_reg[30]_0 (intmul_i_n_0),
        .w(w));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modred_49 modred_i
       (.B({\mr/genblk1[0].wsu/T2 ,intmul_i_n_24,intmul_i_n_25,intmul_i_n_26,intmul_i_n_27,intmul_i_n_28,intmul_i_n_29,intmul_i_n_30,intmul_i_n_31}),
        .\B_reg[11] (\B_reg[11] ),
        .\B_reg[15] (\B_reg[15] ),
        .\B_reg[19] (\B_reg[19] ),
        .\B_reg[23] (\B_reg[23] ),
        .\B_reg[27] (\B_reg[27] ),
        .\B_reg[31] (\B_reg[31] ),
        .\B_reg[7] (\B_reg[7] ),
        .D(T2H),
        .DI(DI),
        .P({intmul_i_n_14,intmul_i_n_15,intmul_i_n_16,intmul_i_n_17,intmul_i_n_18,intmul_i_n_19,intmul_i_n_20,intmul_i_n_21}),
        .Q(Q),
        .S(S),
        .\T2H_reg_reg[1][10] (intmul_i_n_11),
        .\T2H_reg_reg[1][11] (intmul_i_n_10),
        .\T2H_reg_reg[1][12] (intmul_i_n_9),
        .\T2H_reg_reg[1][13] (intmul_i_n_8),
        .\T2H_reg_reg[1][14] (intmul_i_n_7),
        .\T2H_reg_reg[1][15] (intmul_i_n_6),
        .\T2H_reg_reg[1][16] (intmul_i_n_5),
        .\T2H_reg_reg[1][17] (intmul_i_n_4),
        .\T2H_reg_reg[1][18] (intmul_i_n_3),
        .\T2H_reg_reg[1][19] (intmul_i_n_2),
        .\T2H_reg_reg[1][20] (intmul_i_n_1),
        .\T2H_reg_reg[1][21] (intmul_i_n_0),
        .\T2H_reg_reg[1][8] (intmul_i_n_13),
        .\T2H_reg_reg[1][9] (intmul_i_n_12),
        .clk(clk),
        .\genblk1[0].q_reg (\genblk1[0].q_reg ),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .\m_delay_reg[0] (intmul_i_n_22),
        .\m_delay_reg[0]_0 (\m_delay_reg[0] ),
        .\msub_reg_reg[11] (\DELAY_BLOCK[12].shift_array_reg[13][11] ),
        .\msub_reg_reg[15] (\DELAY_BLOCK[12].shift_array_reg[13][15] ),
        .\msub_reg_reg[19] (\DELAY_BLOCK[12].shift_array_reg[13][19] ),
        .\msub_reg_reg[23] (\DELAY_BLOCK[12].shift_array_reg[13][23] ),
        .\msub_reg_reg[27] (\DELAY_BLOCK[12].shift_array_reg[13][27] ),
        .\msub_reg_reg[31] (\DELAY_BLOCK[12].shift_array_reg[13][31] ),
        .\msub_reg_reg[7] (\DELAY_BLOCK[12].shift_array_reg[13][7] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_uni
   (dif_by_2_DP,
    \y_reg[31] ,
    \y_reg[31]_0 ,
    clk,
    \DELAY_BLOCK[12].shift_array_reg[13][31] ,
    \DELAY_BLOCK[12].shift_array_reg[13][30] ,
    \DELAY_BLOCK[12].shift_array_reg[13][29] ,
    \DELAY_BLOCK[12].shift_array_reg[13][28] ,
    \DELAY_BLOCK[12].shift_array_reg[13][27] ,
    \DELAY_BLOCK[12].shift_array_reg[13][26] ,
    \DELAY_BLOCK[12].shift_array_reg[13][25] ,
    \DELAY_BLOCK[12].shift_array_reg[13][24] ,
    \DELAY_BLOCK[12].shift_array_reg[13][23] ,
    \DELAY_BLOCK[12].shift_array_reg[13][22] ,
    \DELAY_BLOCK[12].shift_array_reg[13][21] ,
    \DELAY_BLOCK[12].shift_array_reg[13][20] ,
    \DELAY_BLOCK[12].shift_array_reg[13][19] ,
    \DELAY_BLOCK[12].shift_array_reg[13][18] ,
    \DELAY_BLOCK[12].shift_array_reg[13][17] ,
    \DELAY_BLOCK[12].shift_array_reg[13][16] ,
    \DELAY_BLOCK[12].shift_array_reg[13][15] ,
    \DELAY_BLOCK[12].shift_array_reg[13][14] ,
    \DELAY_BLOCK[12].shift_array_reg[13][13] ,
    \DELAY_BLOCK[12].shift_array_reg[13][12] ,
    \DELAY_BLOCK[12].shift_array_reg[13][11] ,
    \DELAY_BLOCK[12].shift_array_reg[13][10] ,
    \DELAY_BLOCK[12].shift_array_reg[13][9] ,
    \DELAY_BLOCK[12].shift_array_reg[13][8] ,
    \DELAY_BLOCK[12].shift_array_reg[13][7] ,
    \DELAY_BLOCK[12].shift_array_reg[13][6] ,
    \DELAY_BLOCK[12].shift_array_reg[13][5] ,
    \DELAY_BLOCK[12].shift_array_reg[13][4] ,
    \DELAY_BLOCK[12].shift_array_reg[13][3] ,
    \DELAY_BLOCK[12].shift_array_reg[13][2] ,
    \DELAY_BLOCK[12].shift_array_reg[13][1] ,
    \DELAY_BLOCK[12].shift_array_reg[13][0] ,
    dif_by_2_DP_reg_0,
    \genblk1[0].q_reg ,
    \genblk8[0].q_reg ,
    \m_delay_reg[0] ,
    w,
    b);
  output dif_by_2_DP;
  output [31:0]\y_reg[31] ;
  output [31:0]\y_reg[31]_0 ;
  input clk;
  input \DELAY_BLOCK[12].shift_array_reg[13][31] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][30] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][29] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][28] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][27] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][26] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][25] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][24] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][23] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][22] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][21] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][20] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][19] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][18] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][17] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][16] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][15] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][14] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][13] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][12] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][11] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][10] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][9] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][8] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][7] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][6] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][5] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][4] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][3] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][2] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][1] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][0] ;
  input dif_by_2_DP_reg_0;
  input [18:0]\genblk1[0].q_reg ;
  input [12:0]\genblk8[0].q_reg ;
  input [22:0]\m_delay_reg[0] ;
  input [31:0]w;
  input [31:0]b;

  wire \DELAY_BLOCK[12].shift_array_reg[13][0] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][10] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][11] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][12] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][13] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][14] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][15] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][16] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][17] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][18] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][19] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][1] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][20] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][21] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][22] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][23] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][24] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][25] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][26] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][27] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][28] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][29] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][2] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][30] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][31] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][3] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][4] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][5] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][6] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][7] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][8] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][9] ;
  wire [31:0]b;
  wire btf_addsub_i_n_0;
  wire btf_addsub_i_n_1;
  wire btf_addsub_i_n_10;
  wire btf_addsub_i_n_100;
  wire btf_addsub_i_n_101;
  wire btf_addsub_i_n_102;
  wire btf_addsub_i_n_103;
  wire btf_addsub_i_n_104;
  wire btf_addsub_i_n_105;
  wire btf_addsub_i_n_106;
  wire btf_addsub_i_n_107;
  wire btf_addsub_i_n_108;
  wire btf_addsub_i_n_109;
  wire btf_addsub_i_n_11;
  wire btf_addsub_i_n_110;
  wire btf_addsub_i_n_111;
  wire btf_addsub_i_n_112;
  wire btf_addsub_i_n_113;
  wire btf_addsub_i_n_114;
  wire btf_addsub_i_n_115;
  wire btf_addsub_i_n_116;
  wire btf_addsub_i_n_117;
  wire btf_addsub_i_n_118;
  wire btf_addsub_i_n_119;
  wire btf_addsub_i_n_12;
  wire btf_addsub_i_n_120;
  wire btf_addsub_i_n_121;
  wire btf_addsub_i_n_122;
  wire btf_addsub_i_n_123;
  wire btf_addsub_i_n_124;
  wire btf_addsub_i_n_125;
  wire btf_addsub_i_n_126;
  wire btf_addsub_i_n_127;
  wire btf_addsub_i_n_128;
  wire btf_addsub_i_n_129;
  wire btf_addsub_i_n_13;
  wire btf_addsub_i_n_130;
  wire btf_addsub_i_n_131;
  wire btf_addsub_i_n_132;
  wire btf_addsub_i_n_133;
  wire btf_addsub_i_n_134;
  wire btf_addsub_i_n_135;
  wire btf_addsub_i_n_136;
  wire btf_addsub_i_n_137;
  wire btf_addsub_i_n_138;
  wire btf_addsub_i_n_139;
  wire btf_addsub_i_n_14;
  wire btf_addsub_i_n_140;
  wire btf_addsub_i_n_141;
  wire btf_addsub_i_n_142;
  wire btf_addsub_i_n_143;
  wire btf_addsub_i_n_144;
  wire btf_addsub_i_n_145;
  wire btf_addsub_i_n_146;
  wire btf_addsub_i_n_147;
  wire btf_addsub_i_n_148;
  wire btf_addsub_i_n_149;
  wire btf_addsub_i_n_15;
  wire btf_addsub_i_n_150;
  wire btf_addsub_i_n_151;
  wire btf_addsub_i_n_152;
  wire btf_addsub_i_n_153;
  wire btf_addsub_i_n_154;
  wire btf_addsub_i_n_155;
  wire btf_addsub_i_n_156;
  wire btf_addsub_i_n_157;
  wire btf_addsub_i_n_158;
  wire btf_addsub_i_n_159;
  wire btf_addsub_i_n_16;
  wire btf_addsub_i_n_17;
  wire btf_addsub_i_n_18;
  wire btf_addsub_i_n_19;
  wire btf_addsub_i_n_2;
  wire btf_addsub_i_n_20;
  wire btf_addsub_i_n_21;
  wire btf_addsub_i_n_22;
  wire btf_addsub_i_n_23;
  wire btf_addsub_i_n_24;
  wire btf_addsub_i_n_25;
  wire btf_addsub_i_n_26;
  wire btf_addsub_i_n_27;
  wire btf_addsub_i_n_28;
  wire btf_addsub_i_n_29;
  wire btf_addsub_i_n_3;
  wire btf_addsub_i_n_30;
  wire btf_addsub_i_n_31;
  wire btf_addsub_i_n_32;
  wire btf_addsub_i_n_33;
  wire btf_addsub_i_n_34;
  wire btf_addsub_i_n_35;
  wire btf_addsub_i_n_36;
  wire btf_addsub_i_n_37;
  wire btf_addsub_i_n_38;
  wire btf_addsub_i_n_39;
  wire btf_addsub_i_n_4;
  wire btf_addsub_i_n_40;
  wire btf_addsub_i_n_41;
  wire btf_addsub_i_n_42;
  wire btf_addsub_i_n_43;
  wire btf_addsub_i_n_44;
  wire btf_addsub_i_n_45;
  wire btf_addsub_i_n_46;
  wire btf_addsub_i_n_47;
  wire btf_addsub_i_n_48;
  wire btf_addsub_i_n_49;
  wire btf_addsub_i_n_5;
  wire btf_addsub_i_n_50;
  wire btf_addsub_i_n_51;
  wire btf_addsub_i_n_52;
  wire btf_addsub_i_n_53;
  wire btf_addsub_i_n_54;
  wire btf_addsub_i_n_55;
  wire btf_addsub_i_n_56;
  wire btf_addsub_i_n_57;
  wire btf_addsub_i_n_58;
  wire btf_addsub_i_n_59;
  wire btf_addsub_i_n_6;
  wire btf_addsub_i_n_60;
  wire btf_addsub_i_n_61;
  wire btf_addsub_i_n_62;
  wire btf_addsub_i_n_63;
  wire btf_addsub_i_n_64;
  wire btf_addsub_i_n_65;
  wire btf_addsub_i_n_66;
  wire btf_addsub_i_n_67;
  wire btf_addsub_i_n_68;
  wire btf_addsub_i_n_69;
  wire btf_addsub_i_n_7;
  wire btf_addsub_i_n_70;
  wire btf_addsub_i_n_71;
  wire btf_addsub_i_n_72;
  wire btf_addsub_i_n_73;
  wire btf_addsub_i_n_74;
  wire btf_addsub_i_n_75;
  wire btf_addsub_i_n_76;
  wire btf_addsub_i_n_77;
  wire btf_addsub_i_n_78;
  wire btf_addsub_i_n_79;
  wire btf_addsub_i_n_8;
  wire btf_addsub_i_n_80;
  wire btf_addsub_i_n_81;
  wire btf_addsub_i_n_82;
  wire btf_addsub_i_n_83;
  wire btf_addsub_i_n_84;
  wire btf_addsub_i_n_85;
  wire btf_addsub_i_n_86;
  wire btf_addsub_i_n_87;
  wire btf_addsub_i_n_88;
  wire btf_addsub_i_n_89;
  wire btf_addsub_i_n_9;
  wire btf_addsub_i_n_90;
  wire btf_addsub_i_n_91;
  wire btf_addsub_i_n_92;
  wire btf_addsub_i_n_93;
  wire btf_addsub_i_n_94;
  wire btf_addsub_i_n_95;
  wire btf_addsub_i_n_96;
  wire btf_addsub_i_n_97;
  wire btf_addsub_i_n_98;
  wire btf_addsub_i_n_99;
  wire btf_modmul_i_n_0;
  wire btf_modmul_i_n_1;
  wire btf_modmul_i_n_10;
  wire btf_modmul_i_n_11;
  wire btf_modmul_i_n_12;
  wire btf_modmul_i_n_13;
  wire btf_modmul_i_n_14;
  wire btf_modmul_i_n_15;
  wire btf_modmul_i_n_16;
  wire btf_modmul_i_n_17;
  wire btf_modmul_i_n_18;
  wire btf_modmul_i_n_19;
  wire btf_modmul_i_n_2;
  wire btf_modmul_i_n_20;
  wire btf_modmul_i_n_21;
  wire btf_modmul_i_n_22;
  wire btf_modmul_i_n_23;
  wire btf_modmul_i_n_24;
  wire btf_modmul_i_n_25;
  wire btf_modmul_i_n_26;
  wire btf_modmul_i_n_27;
  wire btf_modmul_i_n_28;
  wire btf_modmul_i_n_29;
  wire btf_modmul_i_n_3;
  wire btf_modmul_i_n_30;
  wire btf_modmul_i_n_31;
  wire btf_modmul_i_n_32;
  wire btf_modmul_i_n_33;
  wire btf_modmul_i_n_34;
  wire btf_modmul_i_n_35;
  wire btf_modmul_i_n_36;
  wire btf_modmul_i_n_37;
  wire btf_modmul_i_n_38;
  wire btf_modmul_i_n_39;
  wire btf_modmul_i_n_4;
  wire btf_modmul_i_n_40;
  wire btf_modmul_i_n_41;
  wire btf_modmul_i_n_42;
  wire btf_modmul_i_n_43;
  wire btf_modmul_i_n_44;
  wire btf_modmul_i_n_45;
  wire btf_modmul_i_n_46;
  wire btf_modmul_i_n_47;
  wire btf_modmul_i_n_48;
  wire btf_modmul_i_n_49;
  wire btf_modmul_i_n_5;
  wire btf_modmul_i_n_50;
  wire btf_modmul_i_n_51;
  wire btf_modmul_i_n_52;
  wire btf_modmul_i_n_53;
  wire btf_modmul_i_n_54;
  wire btf_modmul_i_n_55;
  wire btf_modmul_i_n_56;
  wire btf_modmul_i_n_57;
  wire btf_modmul_i_n_58;
  wire btf_modmul_i_n_59;
  wire btf_modmul_i_n_6;
  wire btf_modmul_i_n_60;
  wire btf_modmul_i_n_61;
  wire btf_modmul_i_n_62;
  wire btf_modmul_i_n_63;
  wire btf_modmul_i_n_64;
  wire btf_modmul_i_n_65;
  wire btf_modmul_i_n_66;
  wire btf_modmul_i_n_67;
  wire btf_modmul_i_n_68;
  wire btf_modmul_i_n_69;
  wire btf_modmul_i_n_7;
  wire btf_modmul_i_n_70;
  wire btf_modmul_i_n_71;
  wire btf_modmul_i_n_72;
  wire btf_modmul_i_n_73;
  wire btf_modmul_i_n_74;
  wire btf_modmul_i_n_75;
  wire btf_modmul_i_n_76;
  wire btf_modmul_i_n_77;
  wire btf_modmul_i_n_78;
  wire btf_modmul_i_n_79;
  wire btf_modmul_i_n_8;
  wire btf_modmul_i_n_80;
  wire btf_modmul_i_n_81;
  wire btf_modmul_i_n_82;
  wire btf_modmul_i_n_83;
  wire btf_modmul_i_n_84;
  wire btf_modmul_i_n_85;
  wire btf_modmul_i_n_86;
  wire btf_modmul_i_n_87;
  wire btf_modmul_i_n_88;
  wire btf_modmul_i_n_89;
  wire btf_modmul_i_n_9;
  wire btf_modmul_i_n_90;
  wire btf_modmul_i_n_91;
  wire btf_modmul_i_n_92;
  wire btf_modmul_i_n_93;
  wire btf_modmul_i_n_94;
  wire btf_modmul_i_n_95;
  wire clk;
  wire dif_by_2_DP;
  wire dif_by_2_DP_reg_0;
  wire [31:0]e_bf_1DP;
  wire e_divby2_i_n_0;
  wire e_divby2_i_n_1;
  wire e_divby2_i_n_10;
  wire e_divby2_i_n_11;
  wire e_divby2_i_n_12;
  wire e_divby2_i_n_13;
  wire e_divby2_i_n_14;
  wire e_divby2_i_n_15;
  wire e_divby2_i_n_16;
  wire e_divby2_i_n_17;
  wire e_divby2_i_n_18;
  wire e_divby2_i_n_19;
  wire e_divby2_i_n_2;
  wire e_divby2_i_n_20;
  wire e_divby2_i_n_21;
  wire e_divby2_i_n_22;
  wire e_divby2_i_n_23;
  wire e_divby2_i_n_3;
  wire e_divby2_i_n_4;
  wire e_divby2_i_n_5;
  wire e_divby2_i_n_6;
  wire e_divby2_i_n_7;
  wire e_divby2_i_n_8;
  wire e_divby2_i_n_9;
  wire [18:0]\genblk1[0].q_reg ;
  wire [12:0]\genblk8[0].q_reg ;
  wire [22:0]\m_delay_reg[0] ;
  wire [32:0]madd;
  wire [31:0]o_bf_1DP;
  wire o_divby2_i_n_0;
  wire o_divby2_i_n_1;
  wire o_divby2_i_n_10;
  wire o_divby2_i_n_11;
  wire o_divby2_i_n_12;
  wire o_divby2_i_n_13;
  wire o_divby2_i_n_14;
  wire o_divby2_i_n_15;
  wire o_divby2_i_n_16;
  wire o_divby2_i_n_17;
  wire o_divby2_i_n_18;
  wire o_divby2_i_n_19;
  wire o_divby2_i_n_2;
  wire o_divby2_i_n_20;
  wire o_divby2_i_n_21;
  wire o_divby2_i_n_22;
  wire o_divby2_i_n_23;
  wire o_divby2_i_n_3;
  wire o_divby2_i_n_4;
  wire o_divby2_i_n_5;
  wire o_divby2_i_n_6;
  wire o_divby2_i_n_7;
  wire o_divby2_i_n_8;
  wire o_divby2_i_n_9;
  wire [31:0]w;
  wire [31:0]\y_reg[31] ;
  wire [31:0]\y_reg[31]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_addsub_43 btf_addsub_i
       (.D({btf_addsub_i_n_0,btf_addsub_i_n_1,btf_addsub_i_n_2,btf_addsub_i_n_3,btf_addsub_i_n_4,btf_addsub_i_n_5,btf_addsub_i_n_6,btf_addsub_i_n_7,btf_addsub_i_n_8,btf_addsub_i_n_9,btf_addsub_i_n_10,btf_addsub_i_n_11,btf_addsub_i_n_12,btf_addsub_i_n_13,btf_addsub_i_n_14,btf_addsub_i_n_15,btf_addsub_i_n_16,btf_addsub_i_n_17,btf_addsub_i_n_18,btf_addsub_i_n_19,btf_addsub_i_n_20,btf_addsub_i_n_21,btf_addsub_i_n_22,btf_addsub_i_n_23,btf_addsub_i_n_24,btf_addsub_i_n_25,btf_addsub_i_n_26,btf_addsub_i_n_27,btf_addsub_i_n_28,btf_addsub_i_n_29,btf_addsub_i_n_30,btf_addsub_i_n_31}),
        .\DELAY_BLOCK[12].shift_array_reg[13][11] ({btf_addsub_i_n_136,btf_addsub_i_n_137,btf_addsub_i_n_138,btf_addsub_i_n_139}),
        .\DELAY_BLOCK[12].shift_array_reg[13][15] ({btf_addsub_i_n_140,btf_addsub_i_n_141,btf_addsub_i_n_142,btf_addsub_i_n_143}),
        .\DELAY_BLOCK[12].shift_array_reg[13][19] ({btf_addsub_i_n_144,btf_addsub_i_n_145,btf_addsub_i_n_146,btf_addsub_i_n_147}),
        .\DELAY_BLOCK[12].shift_array_reg[13][23] ({btf_addsub_i_n_148,btf_addsub_i_n_149,btf_addsub_i_n_150,btf_addsub_i_n_151}),
        .\DELAY_BLOCK[12].shift_array_reg[13][27] ({btf_addsub_i_n_152,btf_addsub_i_n_153,btf_addsub_i_n_154,btf_addsub_i_n_155}),
        .\DELAY_BLOCK[12].shift_array_reg[13][31] ({btf_addsub_i_n_156,btf_addsub_i_n_157,btf_addsub_i_n_158,btf_addsub_i_n_159}),
        .\DELAY_BLOCK[12].shift_array_reg[13][3] ({btf_addsub_i_n_128,btf_addsub_i_n_129,btf_addsub_i_n_130,btf_addsub_i_n_131}),
        .\DELAY_BLOCK[12].shift_array_reg[13][7] ({btf_addsub_i_n_132,btf_addsub_i_n_133,btf_addsub_i_n_134,btf_addsub_i_n_135}),
        .DI({btf_modmul_i_n_28,btf_modmul_i_n_29,btf_modmul_i_n_30,btf_modmul_i_n_31}),
        .Q({btf_addsub_i_n_32,btf_addsub_i_n_33,btf_addsub_i_n_34,btf_addsub_i_n_35,btf_addsub_i_n_36,btf_addsub_i_n_37,btf_addsub_i_n_38,btf_addsub_i_n_39,btf_addsub_i_n_40,btf_addsub_i_n_41,btf_addsub_i_n_42,btf_addsub_i_n_43,btf_addsub_i_n_44,btf_addsub_i_n_45,btf_addsub_i_n_46,btf_addsub_i_n_47,btf_addsub_i_n_48,btf_addsub_i_n_49,btf_addsub_i_n_50,btf_addsub_i_n_51,btf_addsub_i_n_52,btf_addsub_i_n_53,btf_addsub_i_n_54,btf_addsub_i_n_55,btf_addsub_i_n_56,btf_addsub_i_n_57,btf_addsub_i_n_58,btf_addsub_i_n_59,btf_addsub_i_n_60,btf_addsub_i_n_61,btf_addsub_i_n_62,btf_addsub_i_n_63}),
        .S({btf_modmul_i_n_32,btf_modmul_i_n_33,btf_modmul_i_n_34,btf_modmul_i_n_35}),
        .clk(clk),
        .\genblk1[0].q_reg (\genblk1[0].q_reg ),
        .\genblk8[0].q_reg (\genblk8[0].q_reg [12:9]),
        .\madd_reg_reg[31] ({btf_modmul_i_n_36,btf_modmul_i_n_37,btf_modmul_i_n_38,btf_modmul_i_n_39,btf_modmul_i_n_40,btf_modmul_i_n_41,btf_modmul_i_n_42,btf_modmul_i_n_43,btf_modmul_i_n_44,btf_modmul_i_n_45,btf_modmul_i_n_46,btf_modmul_i_n_47,btf_modmul_i_n_48,btf_modmul_i_n_49,btf_modmul_i_n_50,btf_modmul_i_n_51,btf_modmul_i_n_52,btf_modmul_i_n_53,btf_modmul_i_n_54,btf_modmul_i_n_55,btf_modmul_i_n_56,btf_modmul_i_n_57,btf_modmul_i_n_58,btf_modmul_i_n_59,btf_modmul_i_n_60,btf_modmul_i_n_61,btf_modmul_i_n_62,btf_modmul_i_n_63,btf_modmul_i_n_64,btf_modmul_i_n_65,btf_modmul_i_n_66,btf_modmul_i_n_67}),
        .\madd_reg_reg[32] (madd),
        .\msub_reg_reg[11] ({btf_modmul_i_n_20,btf_modmul_i_n_21,btf_modmul_i_n_22,btf_modmul_i_n_23}),
        .\msub_reg_reg[11]_0 ({btf_modmul_i_n_72,btf_modmul_i_n_73,btf_modmul_i_n_74,btf_modmul_i_n_75}),
        .\msub_reg_reg[15] ({btf_modmul_i_n_16,btf_modmul_i_n_17,btf_modmul_i_n_18,btf_modmul_i_n_19}),
        .\msub_reg_reg[15]_0 ({btf_modmul_i_n_76,btf_modmul_i_n_77,btf_modmul_i_n_78,btf_modmul_i_n_79}),
        .\msub_reg_reg[19] ({btf_modmul_i_n_12,btf_modmul_i_n_13,btf_modmul_i_n_14,btf_modmul_i_n_15}),
        .\msub_reg_reg[19]_0 ({btf_modmul_i_n_80,btf_modmul_i_n_81,btf_modmul_i_n_82,btf_modmul_i_n_83}),
        .\msub_reg_reg[23] ({btf_modmul_i_n_8,btf_modmul_i_n_9,btf_modmul_i_n_10,btf_modmul_i_n_11}),
        .\msub_reg_reg[23]_0 ({btf_modmul_i_n_84,btf_modmul_i_n_85,btf_modmul_i_n_86,btf_modmul_i_n_87}),
        .\msub_reg_reg[27] ({btf_modmul_i_n_4,btf_modmul_i_n_5,btf_modmul_i_n_6,btf_modmul_i_n_7}),
        .\msub_reg_reg[27]_0 ({btf_modmul_i_n_88,btf_modmul_i_n_89,btf_modmul_i_n_90,btf_modmul_i_n_91}),
        .\msub_reg_reg[31] ({btf_modmul_i_n_0,btf_modmul_i_n_1,btf_modmul_i_n_2,btf_modmul_i_n_3}),
        .\msub_reg_reg[31]_0 ({btf_modmul_i_n_92,btf_modmul_i_n_93,btf_modmul_i_n_94,btf_modmul_i_n_95}),
        .\msub_reg_reg[7] ({btf_modmul_i_n_24,btf_modmul_i_n_25,btf_modmul_i_n_26,btf_modmul_i_n_27}),
        .\msub_reg_reg[7]_0 ({btf_modmul_i_n_68,btf_modmul_i_n_69,btf_modmul_i_n_70,btf_modmul_i_n_71}),
        .\msub_res_reg_reg[31] ({btf_addsub_i_n_64,btf_addsub_i_n_65,btf_addsub_i_n_66,btf_addsub_i_n_67,btf_addsub_i_n_68,btf_addsub_i_n_69,btf_addsub_i_n_70,btf_addsub_i_n_71,btf_addsub_i_n_72,btf_addsub_i_n_73,btf_addsub_i_n_74,btf_addsub_i_n_75,btf_addsub_i_n_76,btf_addsub_i_n_77,btf_addsub_i_n_78,btf_addsub_i_n_79,btf_addsub_i_n_80,btf_addsub_i_n_81,btf_addsub_i_n_82,btf_addsub_i_n_83,btf_addsub_i_n_84,btf_addsub_i_n_85,btf_addsub_i_n_86,btf_addsub_i_n_87,btf_addsub_i_n_88,btf_addsub_i_n_89,btf_addsub_i_n_90,btf_addsub_i_n_91,btf_addsub_i_n_92,btf_addsub_i_n_93,btf_addsub_i_n_94,btf_addsub_i_n_95}),
        .\msub_res_reg_reg[31]_0 ({btf_addsub_i_n_96,btf_addsub_i_n_97,btf_addsub_i_n_98,btf_addsub_i_n_99,btf_addsub_i_n_100,btf_addsub_i_n_101,btf_addsub_i_n_102,btf_addsub_i_n_103,btf_addsub_i_n_104,btf_addsub_i_n_105,btf_addsub_i_n_106,btf_addsub_i_n_107,btf_addsub_i_n_108,btf_addsub_i_n_109,btf_addsub_i_n_110,btf_addsub_i_n_111,btf_addsub_i_n_112,btf_addsub_i_n_113,btf_addsub_i_n_114,btf_addsub_i_n_115,btf_addsub_i_n_116,btf_addsub_i_n_117,btf_addsub_i_n_118,btf_addsub_i_n_119,btf_addsub_i_n_120,btf_addsub_i_n_121,btf_addsub_i_n_122,btf_addsub_i_n_123,btf_addsub_i_n_124,btf_addsub_i_n_125,btf_addsub_i_n_126,btf_addsub_i_n_127}),
        .\y_reg[11] ({e_divby2_i_n_1,e_divby2_i_n_2,e_divby2_i_n_3,e_divby2_i_n_4}),
        .\y_reg[11]_0 ({o_divby2_i_n_1,o_divby2_i_n_2,o_divby2_i_n_3,o_divby2_i_n_4}),
        .\y_reg[15] ({e_divby2_i_n_5,e_divby2_i_n_6,e_divby2_i_n_7,e_divby2_i_n_8}),
        .\y_reg[15]_0 ({o_divby2_i_n_5,o_divby2_i_n_6,o_divby2_i_n_7,o_divby2_i_n_8}),
        .\y_reg[19] ({e_divby2_i_n_9,e_divby2_i_n_10,e_divby2_i_n_11,e_divby2_i_n_12}),
        .\y_reg[19]_0 ({o_divby2_i_n_9,o_divby2_i_n_10,o_divby2_i_n_11,o_divby2_i_n_12}),
        .\y_reg[23] ({e_divby2_i_n_13,e_divby2_i_n_14,e_divby2_i_n_15,e_divby2_i_n_16}),
        .\y_reg[23]_0 ({o_divby2_i_n_13,o_divby2_i_n_14,o_divby2_i_n_15,o_divby2_i_n_16}),
        .\y_reg[27] ({e_divby2_i_n_17,e_divby2_i_n_18,e_divby2_i_n_19,e_divby2_i_n_20}),
        .\y_reg[27]_0 ({o_divby2_i_n_17,o_divby2_i_n_18,o_divby2_i_n_19,o_divby2_i_n_20}),
        .\y_reg[31] ({e_divby2_i_n_21,e_divby2_i_n_22,e_divby2_i_n_23}),
        .\y_reg[31]_0 ({o_divby2_i_n_21,o_divby2_i_n_22,o_divby2_i_n_23}),
        .\y_reg[3] (e_divby2_i_n_0),
        .\y_reg[3]_0 (o_divby2_i_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_modmul_44 btf_modmul_i
       (.\B_reg[11] ({btf_modmul_i_n_72,btf_modmul_i_n_73,btf_modmul_i_n_74,btf_modmul_i_n_75}),
        .\B_reg[15] ({btf_modmul_i_n_76,btf_modmul_i_n_77,btf_modmul_i_n_78,btf_modmul_i_n_79}),
        .\B_reg[19] ({btf_modmul_i_n_80,btf_modmul_i_n_81,btf_modmul_i_n_82,btf_modmul_i_n_83}),
        .\B_reg[23] ({btf_modmul_i_n_84,btf_modmul_i_n_85,btf_modmul_i_n_86,btf_modmul_i_n_87}),
        .\B_reg[27] ({btf_modmul_i_n_88,btf_modmul_i_n_89,btf_modmul_i_n_90,btf_modmul_i_n_91}),
        .\B_reg[31] ({btf_modmul_i_n_92,btf_modmul_i_n_93,btf_modmul_i_n_94,btf_modmul_i_n_95}),
        .\B_reg[7] ({btf_modmul_i_n_68,btf_modmul_i_n_69,btf_modmul_i_n_70,btf_modmul_i_n_71}),
        .\DELAY_BLOCK[12].shift_array_reg[13][0] (\DELAY_BLOCK[12].shift_array_reg[13][0] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][10] (\DELAY_BLOCK[12].shift_array_reg[13][10] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][11] ({btf_modmul_i_n_20,btf_modmul_i_n_21,btf_modmul_i_n_22,btf_modmul_i_n_23}),
        .\DELAY_BLOCK[12].shift_array_reg[13][11]_0 (\DELAY_BLOCK[12].shift_array_reg[13][11] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][12] (\DELAY_BLOCK[12].shift_array_reg[13][12] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][13] (\DELAY_BLOCK[12].shift_array_reg[13][13] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][14] (\DELAY_BLOCK[12].shift_array_reg[13][14] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][15] ({btf_modmul_i_n_16,btf_modmul_i_n_17,btf_modmul_i_n_18,btf_modmul_i_n_19}),
        .\DELAY_BLOCK[12].shift_array_reg[13][15]_0 (\DELAY_BLOCK[12].shift_array_reg[13][15] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][16] (\DELAY_BLOCK[12].shift_array_reg[13][16] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][17] (\DELAY_BLOCK[12].shift_array_reg[13][17] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][18] (\DELAY_BLOCK[12].shift_array_reg[13][18] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][19] ({btf_modmul_i_n_12,btf_modmul_i_n_13,btf_modmul_i_n_14,btf_modmul_i_n_15}),
        .\DELAY_BLOCK[12].shift_array_reg[13][19]_0 (\DELAY_BLOCK[12].shift_array_reg[13][19] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][1] (\DELAY_BLOCK[12].shift_array_reg[13][1] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][20] (\DELAY_BLOCK[12].shift_array_reg[13][20] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][21] (\DELAY_BLOCK[12].shift_array_reg[13][21] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][22] (\DELAY_BLOCK[12].shift_array_reg[13][22] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][23] ({btf_modmul_i_n_8,btf_modmul_i_n_9,btf_modmul_i_n_10,btf_modmul_i_n_11}),
        .\DELAY_BLOCK[12].shift_array_reg[13][23]_0 (\DELAY_BLOCK[12].shift_array_reg[13][23] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][24] (\DELAY_BLOCK[12].shift_array_reg[13][24] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][25] (\DELAY_BLOCK[12].shift_array_reg[13][25] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][26] (\DELAY_BLOCK[12].shift_array_reg[13][26] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][27] ({btf_modmul_i_n_4,btf_modmul_i_n_5,btf_modmul_i_n_6,btf_modmul_i_n_7}),
        .\DELAY_BLOCK[12].shift_array_reg[13][27]_0 (\DELAY_BLOCK[12].shift_array_reg[13][27] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][28] (\DELAY_BLOCK[12].shift_array_reg[13][28] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][29] (\DELAY_BLOCK[12].shift_array_reg[13][29] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][2] (\DELAY_BLOCK[12].shift_array_reg[13][2] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][30] (\DELAY_BLOCK[12].shift_array_reg[13][30] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][31] ({btf_modmul_i_n_0,btf_modmul_i_n_1,btf_modmul_i_n_2,btf_modmul_i_n_3}),
        .\DELAY_BLOCK[12].shift_array_reg[13][31]_0 (madd),
        .\DELAY_BLOCK[12].shift_array_reg[13][31]_1 (\DELAY_BLOCK[12].shift_array_reg[13][31] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][3] (\DELAY_BLOCK[12].shift_array_reg[13][3] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][4] (\DELAY_BLOCK[12].shift_array_reg[13][4] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][5] (\DELAY_BLOCK[12].shift_array_reg[13][5] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][6] (\DELAY_BLOCK[12].shift_array_reg[13][6] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][7] ({btf_modmul_i_n_24,btf_modmul_i_n_25,btf_modmul_i_n_26,btf_modmul_i_n_27}),
        .\DELAY_BLOCK[12].shift_array_reg[13][7]_0 (\DELAY_BLOCK[12].shift_array_reg[13][7] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][8] (\DELAY_BLOCK[12].shift_array_reg[13][8] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][9] (\DELAY_BLOCK[12].shift_array_reg[13][9] ),
        .DI({btf_modmul_i_n_28,btf_modmul_i_n_29,btf_modmul_i_n_30,btf_modmul_i_n_31}),
        .Q({btf_modmul_i_n_36,btf_modmul_i_n_37,btf_modmul_i_n_38,btf_modmul_i_n_39,btf_modmul_i_n_40,btf_modmul_i_n_41,btf_modmul_i_n_42,btf_modmul_i_n_43,btf_modmul_i_n_44,btf_modmul_i_n_45,btf_modmul_i_n_46,btf_modmul_i_n_47,btf_modmul_i_n_48,btf_modmul_i_n_49,btf_modmul_i_n_50,btf_modmul_i_n_51,btf_modmul_i_n_52,btf_modmul_i_n_53,btf_modmul_i_n_54,btf_modmul_i_n_55,btf_modmul_i_n_56,btf_modmul_i_n_57,btf_modmul_i_n_58,btf_modmul_i_n_59,btf_modmul_i_n_60,btf_modmul_i_n_61,btf_modmul_i_n_62,btf_modmul_i_n_63,btf_modmul_i_n_64,btf_modmul_i_n_65,btf_modmul_i_n_66,btf_modmul_i_n_67}),
        .S({btf_modmul_i_n_32,btf_modmul_i_n_33,btf_modmul_i_n_34,btf_modmul_i_n_35}),
        .b(b),
        .clk(clk),
        .\genblk1[0].q_reg (\genblk1[0].q_reg ),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .\m_delay_reg[0] (\m_delay_reg[0] ),
        .\madd_reg_reg[11] ({btf_addsub_i_n_136,btf_addsub_i_n_137,btf_addsub_i_n_138,btf_addsub_i_n_139}),
        .\madd_reg_reg[15] ({btf_addsub_i_n_140,btf_addsub_i_n_141,btf_addsub_i_n_142,btf_addsub_i_n_143}),
        .\madd_reg_reg[19] ({btf_addsub_i_n_144,btf_addsub_i_n_145,btf_addsub_i_n_146,btf_addsub_i_n_147}),
        .\madd_reg_reg[23] ({btf_addsub_i_n_148,btf_addsub_i_n_149,btf_addsub_i_n_150,btf_addsub_i_n_151}),
        .\madd_reg_reg[27] ({btf_addsub_i_n_152,btf_addsub_i_n_153,btf_addsub_i_n_154,btf_addsub_i_n_155}),
        .\madd_reg_reg[31] ({btf_addsub_i_n_156,btf_addsub_i_n_157,btf_addsub_i_n_158,btf_addsub_i_n_159}),
        .\madd_reg_reg[3] ({btf_addsub_i_n_128,btf_addsub_i_n_129,btf_addsub_i_n_130,btf_addsub_i_n_131}),
        .\madd_reg_reg[7] ({btf_addsub_i_n_132,btf_addsub_i_n_133,btf_addsub_i_n_134,btf_addsub_i_n_135}),
        .w(w));
  FDRE dif_by_2_DP_reg
       (.C(clk),
        .CE(1'b1),
        .D(dif_by_2_DP_reg_0),
        .Q(dif_by_2_DP),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_63),
        .Q(e_bf_1DP[0]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_53),
        .Q(e_bf_1DP[10]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_52),
        .Q(e_bf_1DP[11]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_51),
        .Q(e_bf_1DP[12]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_50),
        .Q(e_bf_1DP[13]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_49),
        .Q(e_bf_1DP[14]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_48),
        .Q(e_bf_1DP[15]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_47),
        .Q(e_bf_1DP[16]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_46),
        .Q(e_bf_1DP[17]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_45),
        .Q(e_bf_1DP[18]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_44),
        .Q(e_bf_1DP[19]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_62),
        .Q(e_bf_1DP[1]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_43),
        .Q(e_bf_1DP[20]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_42),
        .Q(e_bf_1DP[21]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_41),
        .Q(e_bf_1DP[22]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_40),
        .Q(e_bf_1DP[23]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_39),
        .Q(e_bf_1DP[24]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_38),
        .Q(e_bf_1DP[25]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_37),
        .Q(e_bf_1DP[26]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_36),
        .Q(e_bf_1DP[27]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_35),
        .Q(e_bf_1DP[28]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_34),
        .Q(e_bf_1DP[29]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_61),
        .Q(e_bf_1DP[2]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_33),
        .Q(e_bf_1DP[30]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_32),
        .Q(e_bf_1DP[31]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_60),
        .Q(e_bf_1DP[3]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_59),
        .Q(e_bf_1DP[4]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_58),
        .Q(e_bf_1DP[5]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_57),
        .Q(e_bf_1DP[6]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_56),
        .Q(e_bf_1DP[7]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_55),
        .Q(e_bf_1DP[8]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_54),
        .Q(e_bf_1DP[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divby2_45 e_divby2_i
       (.D({btf_addsub_i_n_0,btf_addsub_i_n_1,btf_addsub_i_n_2,btf_addsub_i_n_3,btf_addsub_i_n_4,btf_addsub_i_n_5,btf_addsub_i_n_6,btf_addsub_i_n_7,btf_addsub_i_n_8,btf_addsub_i_n_9,btf_addsub_i_n_10,btf_addsub_i_n_11,btf_addsub_i_n_12,btf_addsub_i_n_13,btf_addsub_i_n_14,btf_addsub_i_n_15,btf_addsub_i_n_16,btf_addsub_i_n_17,btf_addsub_i_n_18,btf_addsub_i_n_19,btf_addsub_i_n_20,btf_addsub_i_n_21,btf_addsub_i_n_22,btf_addsub_i_n_23,btf_addsub_i_n_24,btf_addsub_i_n_25,btf_addsub_i_n_26,btf_addsub_i_n_27,btf_addsub_i_n_28,btf_addsub_i_n_29,btf_addsub_i_n_30,btf_addsub_i_n_31}),
        .Q(e_bf_1DP),
        .clk(clk),
        .\genblk1[0].q_reg (\genblk1[0].q_reg ),
        .\genblk8[0].q_reg (\genblk8[0].q_reg [12:9]),
        .\madd_res_reg_reg[12] ({e_divby2_i_n_1,e_divby2_i_n_2,e_divby2_i_n_3,e_divby2_i_n_4}),
        .\madd_res_reg_reg[16] ({e_divby2_i_n_5,e_divby2_i_n_6,e_divby2_i_n_7,e_divby2_i_n_8}),
        .\madd_res_reg_reg[1] (e_divby2_i_n_0),
        .\madd_res_reg_reg[20] ({e_divby2_i_n_9,e_divby2_i_n_10,e_divby2_i_n_11,e_divby2_i_n_12}),
        .\madd_res_reg_reg[24] ({e_divby2_i_n_13,e_divby2_i_n_14,e_divby2_i_n_15,e_divby2_i_n_16}),
        .\madd_res_reg_reg[28] ({e_divby2_i_n_17,e_divby2_i_n_18,e_divby2_i_n_19,e_divby2_i_n_20}),
        .\madd_res_reg_reg[31] ({e_divby2_i_n_21,e_divby2_i_n_22,e_divby2_i_n_23}),
        .\shift_array_reg[0][31] (dif_by_2_DP),
        .\y_reg[31]_0 (\y_reg[31] ),
        .\y_reg[31]_1 ({btf_addsub_i_n_32,btf_addsub_i_n_33,btf_addsub_i_n_34,btf_addsub_i_n_35,btf_addsub_i_n_36,btf_addsub_i_n_37,btf_addsub_i_n_38,btf_addsub_i_n_39,btf_addsub_i_n_40,btf_addsub_i_n_41,btf_addsub_i_n_42,btf_addsub_i_n_43,btf_addsub_i_n_44,btf_addsub_i_n_45,btf_addsub_i_n_46,btf_addsub_i_n_47,btf_addsub_i_n_48,btf_addsub_i_n_49,btf_addsub_i_n_50,btf_addsub_i_n_51,btf_addsub_i_n_52,btf_addsub_i_n_53,btf_addsub_i_n_54,btf_addsub_i_n_62,btf_addsub_i_n_63}));
  FDRE \o_bf_1DP_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_127),
        .Q(o_bf_1DP[0]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_117),
        .Q(o_bf_1DP[10]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_116),
        .Q(o_bf_1DP[11]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_115),
        .Q(o_bf_1DP[12]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_114),
        .Q(o_bf_1DP[13]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_113),
        .Q(o_bf_1DP[14]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_112),
        .Q(o_bf_1DP[15]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_111),
        .Q(o_bf_1DP[16]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_110),
        .Q(o_bf_1DP[17]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_109),
        .Q(o_bf_1DP[18]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_108),
        .Q(o_bf_1DP[19]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_126),
        .Q(o_bf_1DP[1]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_107),
        .Q(o_bf_1DP[20]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_106),
        .Q(o_bf_1DP[21]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_105),
        .Q(o_bf_1DP[22]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_104),
        .Q(o_bf_1DP[23]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_103),
        .Q(o_bf_1DP[24]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_102),
        .Q(o_bf_1DP[25]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_101),
        .Q(o_bf_1DP[26]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_100),
        .Q(o_bf_1DP[27]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_99),
        .Q(o_bf_1DP[28]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_98),
        .Q(o_bf_1DP[29]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_125),
        .Q(o_bf_1DP[2]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_97),
        .Q(o_bf_1DP[30]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_96),
        .Q(o_bf_1DP[31]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_124),
        .Q(o_bf_1DP[3]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_123),
        .Q(o_bf_1DP[4]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_122),
        .Q(o_bf_1DP[5]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_121),
        .Q(o_bf_1DP[6]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_120),
        .Q(o_bf_1DP[7]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_119),
        .Q(o_bf_1DP[8]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_118),
        .Q(o_bf_1DP[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divby2_46 o_divby2_i
       (.D({btf_addsub_i_n_64,btf_addsub_i_n_65,btf_addsub_i_n_66,btf_addsub_i_n_67,btf_addsub_i_n_68,btf_addsub_i_n_69,btf_addsub_i_n_70,btf_addsub_i_n_71,btf_addsub_i_n_72,btf_addsub_i_n_73,btf_addsub_i_n_74,btf_addsub_i_n_75,btf_addsub_i_n_76,btf_addsub_i_n_77,btf_addsub_i_n_78,btf_addsub_i_n_79,btf_addsub_i_n_80,btf_addsub_i_n_81,btf_addsub_i_n_82,btf_addsub_i_n_83,btf_addsub_i_n_84,btf_addsub_i_n_85,btf_addsub_i_n_86,btf_addsub_i_n_87,btf_addsub_i_n_88,btf_addsub_i_n_89,btf_addsub_i_n_90,btf_addsub_i_n_91,btf_addsub_i_n_92,btf_addsub_i_n_93,btf_addsub_i_n_94,btf_addsub_i_n_95}),
        .Q(o_bf_1DP),
        .clk(clk),
        .\genblk1[0].q_reg (\genblk1[0].q_reg ),
        .\genblk8[0].q_reg (\genblk8[0].q_reg [12:9]),
        .\msub_res_reg_reg[12] ({o_divby2_i_n_1,o_divby2_i_n_2,o_divby2_i_n_3,o_divby2_i_n_4}),
        .\msub_res_reg_reg[16] ({o_divby2_i_n_5,o_divby2_i_n_6,o_divby2_i_n_7,o_divby2_i_n_8}),
        .\msub_res_reg_reg[1] (o_divby2_i_n_0),
        .\msub_res_reg_reg[20] ({o_divby2_i_n_9,o_divby2_i_n_10,o_divby2_i_n_11,o_divby2_i_n_12}),
        .\msub_res_reg_reg[24] ({o_divby2_i_n_13,o_divby2_i_n_14,o_divby2_i_n_15,o_divby2_i_n_16}),
        .\msub_res_reg_reg[28] ({o_divby2_i_n_17,o_divby2_i_n_18,o_divby2_i_n_19,o_divby2_i_n_20}),
        .\msub_res_reg_reg[31] ({o_divby2_i_n_21,o_divby2_i_n_22,o_divby2_i_n_23}),
        .\shift_array_reg[0][31] (dif_by_2_DP),
        .\y_reg[31]_0 (\y_reg[31]_0 ),
        .\y_reg[31]_1 ({btf_addsub_i_n_96,btf_addsub_i_n_97,btf_addsub_i_n_98,btf_addsub_i_n_99,btf_addsub_i_n_100,btf_addsub_i_n_101,btf_addsub_i_n_102,btf_addsub_i_n_103,btf_addsub_i_n_104,btf_addsub_i_n_105,btf_addsub_i_n_106,btf_addsub_i_n_107,btf_addsub_i_n_108,btf_addsub_i_n_109,btf_addsub_i_n_110,btf_addsub_i_n_111,btf_addsub_i_n_112,btf_addsub_i_n_113,btf_addsub_i_n_114,btf_addsub_i_n_115,btf_addsub_i_n_116,btf_addsub_i_n_117,btf_addsub_i_n_118,btf_addsub_i_n_126,btf_addsub_i_n_127}));
endmodule

(* ORIG_REF_NAME = "btf_uni" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_uni_1
   (\y_reg[31] ,
    \y_reg[31]_0 ,
    clk,
    \DELAY_BLOCK[12].shift_array_reg[13][31] ,
    \DELAY_BLOCK[12].shift_array_reg[13][30] ,
    \DELAY_BLOCK[12].shift_array_reg[13][29] ,
    \DELAY_BLOCK[12].shift_array_reg[13][28] ,
    \DELAY_BLOCK[12].shift_array_reg[13][27] ,
    \DELAY_BLOCK[12].shift_array_reg[13][26] ,
    \DELAY_BLOCK[12].shift_array_reg[13][25] ,
    \DELAY_BLOCK[12].shift_array_reg[13][24] ,
    \DELAY_BLOCK[12].shift_array_reg[13][23] ,
    \DELAY_BLOCK[12].shift_array_reg[13][22] ,
    \DELAY_BLOCK[12].shift_array_reg[13][21] ,
    \DELAY_BLOCK[12].shift_array_reg[13][20] ,
    \DELAY_BLOCK[12].shift_array_reg[13][19] ,
    \DELAY_BLOCK[12].shift_array_reg[13][18] ,
    \DELAY_BLOCK[12].shift_array_reg[13][17] ,
    \DELAY_BLOCK[12].shift_array_reg[13][16] ,
    \DELAY_BLOCK[12].shift_array_reg[13][15] ,
    \DELAY_BLOCK[12].shift_array_reg[13][14] ,
    \DELAY_BLOCK[12].shift_array_reg[13][13] ,
    \DELAY_BLOCK[12].shift_array_reg[13][12] ,
    \DELAY_BLOCK[12].shift_array_reg[13][11] ,
    \DELAY_BLOCK[12].shift_array_reg[13][10] ,
    \DELAY_BLOCK[12].shift_array_reg[13][9] ,
    \DELAY_BLOCK[12].shift_array_reg[13][8] ,
    \DELAY_BLOCK[12].shift_array_reg[13][7] ,
    \DELAY_BLOCK[12].shift_array_reg[13][6] ,
    \DELAY_BLOCK[12].shift_array_reg[13][5] ,
    \DELAY_BLOCK[12].shift_array_reg[13][4] ,
    \DELAY_BLOCK[12].shift_array_reg[13][3] ,
    \DELAY_BLOCK[12].shift_array_reg[13][2] ,
    \DELAY_BLOCK[12].shift_array_reg[13][1] ,
    \DELAY_BLOCK[12].shift_array_reg[13][0] ,
    \genblk1[0].q_reg ,
    \genblk8[0].q_reg ,
    \m_delay_reg[0] ,
    w,
    b,
    dif_by_2_DP);
  output [31:0]\y_reg[31] ;
  output [31:0]\y_reg[31]_0 ;
  input clk;
  input \DELAY_BLOCK[12].shift_array_reg[13][31] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][30] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][29] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][28] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][27] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][26] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][25] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][24] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][23] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][22] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][21] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][20] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][19] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][18] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][17] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][16] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][15] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][14] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][13] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][12] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][11] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][10] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][9] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][8] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][7] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][6] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][5] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][4] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][3] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][2] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][1] ;
  input \DELAY_BLOCK[12].shift_array_reg[13][0] ;
  input [18:0]\genblk1[0].q_reg ;
  input [12:0]\genblk8[0].q_reg ;
  input [22:0]\m_delay_reg[0] ;
  input [31:0]w;
  input [31:0]b;
  input dif_by_2_DP;

  wire \DELAY_BLOCK[12].shift_array_reg[13][0] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][10] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][11] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][12] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][13] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][14] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][15] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][16] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][17] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][18] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][19] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][1] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][20] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][21] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][22] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][23] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][24] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][25] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][26] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][27] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][28] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][29] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][2] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][30] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][31] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][3] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][4] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][5] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][6] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][7] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][8] ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][9] ;
  wire [31:0]b;
  wire btf_addsub_i_n_0;
  wire btf_addsub_i_n_1;
  wire btf_addsub_i_n_10;
  wire btf_addsub_i_n_100;
  wire btf_addsub_i_n_101;
  wire btf_addsub_i_n_102;
  wire btf_addsub_i_n_103;
  wire btf_addsub_i_n_104;
  wire btf_addsub_i_n_105;
  wire btf_addsub_i_n_106;
  wire btf_addsub_i_n_107;
  wire btf_addsub_i_n_108;
  wire btf_addsub_i_n_109;
  wire btf_addsub_i_n_11;
  wire btf_addsub_i_n_110;
  wire btf_addsub_i_n_111;
  wire btf_addsub_i_n_112;
  wire btf_addsub_i_n_113;
  wire btf_addsub_i_n_114;
  wire btf_addsub_i_n_115;
  wire btf_addsub_i_n_116;
  wire btf_addsub_i_n_117;
  wire btf_addsub_i_n_118;
  wire btf_addsub_i_n_119;
  wire btf_addsub_i_n_12;
  wire btf_addsub_i_n_120;
  wire btf_addsub_i_n_121;
  wire btf_addsub_i_n_122;
  wire btf_addsub_i_n_123;
  wire btf_addsub_i_n_124;
  wire btf_addsub_i_n_125;
  wire btf_addsub_i_n_126;
  wire btf_addsub_i_n_127;
  wire btf_addsub_i_n_128;
  wire btf_addsub_i_n_129;
  wire btf_addsub_i_n_13;
  wire btf_addsub_i_n_130;
  wire btf_addsub_i_n_131;
  wire btf_addsub_i_n_132;
  wire btf_addsub_i_n_133;
  wire btf_addsub_i_n_134;
  wire btf_addsub_i_n_135;
  wire btf_addsub_i_n_136;
  wire btf_addsub_i_n_137;
  wire btf_addsub_i_n_138;
  wire btf_addsub_i_n_139;
  wire btf_addsub_i_n_14;
  wire btf_addsub_i_n_140;
  wire btf_addsub_i_n_141;
  wire btf_addsub_i_n_142;
  wire btf_addsub_i_n_143;
  wire btf_addsub_i_n_144;
  wire btf_addsub_i_n_145;
  wire btf_addsub_i_n_146;
  wire btf_addsub_i_n_147;
  wire btf_addsub_i_n_148;
  wire btf_addsub_i_n_149;
  wire btf_addsub_i_n_15;
  wire btf_addsub_i_n_150;
  wire btf_addsub_i_n_151;
  wire btf_addsub_i_n_152;
  wire btf_addsub_i_n_153;
  wire btf_addsub_i_n_154;
  wire btf_addsub_i_n_155;
  wire btf_addsub_i_n_156;
  wire btf_addsub_i_n_157;
  wire btf_addsub_i_n_158;
  wire btf_addsub_i_n_159;
  wire btf_addsub_i_n_16;
  wire btf_addsub_i_n_17;
  wire btf_addsub_i_n_18;
  wire btf_addsub_i_n_19;
  wire btf_addsub_i_n_2;
  wire btf_addsub_i_n_20;
  wire btf_addsub_i_n_21;
  wire btf_addsub_i_n_22;
  wire btf_addsub_i_n_23;
  wire btf_addsub_i_n_24;
  wire btf_addsub_i_n_25;
  wire btf_addsub_i_n_26;
  wire btf_addsub_i_n_27;
  wire btf_addsub_i_n_28;
  wire btf_addsub_i_n_29;
  wire btf_addsub_i_n_3;
  wire btf_addsub_i_n_30;
  wire btf_addsub_i_n_31;
  wire btf_addsub_i_n_32;
  wire btf_addsub_i_n_33;
  wire btf_addsub_i_n_34;
  wire btf_addsub_i_n_35;
  wire btf_addsub_i_n_36;
  wire btf_addsub_i_n_37;
  wire btf_addsub_i_n_38;
  wire btf_addsub_i_n_39;
  wire btf_addsub_i_n_4;
  wire btf_addsub_i_n_40;
  wire btf_addsub_i_n_41;
  wire btf_addsub_i_n_42;
  wire btf_addsub_i_n_43;
  wire btf_addsub_i_n_44;
  wire btf_addsub_i_n_45;
  wire btf_addsub_i_n_46;
  wire btf_addsub_i_n_47;
  wire btf_addsub_i_n_48;
  wire btf_addsub_i_n_49;
  wire btf_addsub_i_n_5;
  wire btf_addsub_i_n_50;
  wire btf_addsub_i_n_51;
  wire btf_addsub_i_n_52;
  wire btf_addsub_i_n_53;
  wire btf_addsub_i_n_54;
  wire btf_addsub_i_n_55;
  wire btf_addsub_i_n_56;
  wire btf_addsub_i_n_57;
  wire btf_addsub_i_n_58;
  wire btf_addsub_i_n_59;
  wire btf_addsub_i_n_6;
  wire btf_addsub_i_n_60;
  wire btf_addsub_i_n_61;
  wire btf_addsub_i_n_62;
  wire btf_addsub_i_n_63;
  wire btf_addsub_i_n_64;
  wire btf_addsub_i_n_65;
  wire btf_addsub_i_n_66;
  wire btf_addsub_i_n_67;
  wire btf_addsub_i_n_68;
  wire btf_addsub_i_n_69;
  wire btf_addsub_i_n_7;
  wire btf_addsub_i_n_70;
  wire btf_addsub_i_n_71;
  wire btf_addsub_i_n_72;
  wire btf_addsub_i_n_73;
  wire btf_addsub_i_n_74;
  wire btf_addsub_i_n_75;
  wire btf_addsub_i_n_76;
  wire btf_addsub_i_n_77;
  wire btf_addsub_i_n_78;
  wire btf_addsub_i_n_79;
  wire btf_addsub_i_n_8;
  wire btf_addsub_i_n_80;
  wire btf_addsub_i_n_81;
  wire btf_addsub_i_n_82;
  wire btf_addsub_i_n_83;
  wire btf_addsub_i_n_84;
  wire btf_addsub_i_n_85;
  wire btf_addsub_i_n_86;
  wire btf_addsub_i_n_87;
  wire btf_addsub_i_n_88;
  wire btf_addsub_i_n_89;
  wire btf_addsub_i_n_9;
  wire btf_addsub_i_n_90;
  wire btf_addsub_i_n_91;
  wire btf_addsub_i_n_92;
  wire btf_addsub_i_n_93;
  wire btf_addsub_i_n_94;
  wire btf_addsub_i_n_95;
  wire btf_addsub_i_n_96;
  wire btf_addsub_i_n_97;
  wire btf_addsub_i_n_98;
  wire btf_addsub_i_n_99;
  wire btf_modmul_i_n_0;
  wire btf_modmul_i_n_1;
  wire btf_modmul_i_n_10;
  wire btf_modmul_i_n_11;
  wire btf_modmul_i_n_12;
  wire btf_modmul_i_n_13;
  wire btf_modmul_i_n_14;
  wire btf_modmul_i_n_15;
  wire btf_modmul_i_n_16;
  wire btf_modmul_i_n_17;
  wire btf_modmul_i_n_18;
  wire btf_modmul_i_n_19;
  wire btf_modmul_i_n_2;
  wire btf_modmul_i_n_20;
  wire btf_modmul_i_n_21;
  wire btf_modmul_i_n_22;
  wire btf_modmul_i_n_23;
  wire btf_modmul_i_n_24;
  wire btf_modmul_i_n_25;
  wire btf_modmul_i_n_26;
  wire btf_modmul_i_n_27;
  wire btf_modmul_i_n_28;
  wire btf_modmul_i_n_29;
  wire btf_modmul_i_n_3;
  wire btf_modmul_i_n_30;
  wire btf_modmul_i_n_31;
  wire btf_modmul_i_n_32;
  wire btf_modmul_i_n_33;
  wire btf_modmul_i_n_34;
  wire btf_modmul_i_n_35;
  wire btf_modmul_i_n_36;
  wire btf_modmul_i_n_37;
  wire btf_modmul_i_n_38;
  wire btf_modmul_i_n_39;
  wire btf_modmul_i_n_4;
  wire btf_modmul_i_n_40;
  wire btf_modmul_i_n_41;
  wire btf_modmul_i_n_42;
  wire btf_modmul_i_n_43;
  wire btf_modmul_i_n_44;
  wire btf_modmul_i_n_45;
  wire btf_modmul_i_n_46;
  wire btf_modmul_i_n_47;
  wire btf_modmul_i_n_48;
  wire btf_modmul_i_n_49;
  wire btf_modmul_i_n_5;
  wire btf_modmul_i_n_50;
  wire btf_modmul_i_n_51;
  wire btf_modmul_i_n_52;
  wire btf_modmul_i_n_53;
  wire btf_modmul_i_n_54;
  wire btf_modmul_i_n_55;
  wire btf_modmul_i_n_56;
  wire btf_modmul_i_n_57;
  wire btf_modmul_i_n_58;
  wire btf_modmul_i_n_59;
  wire btf_modmul_i_n_6;
  wire btf_modmul_i_n_60;
  wire btf_modmul_i_n_61;
  wire btf_modmul_i_n_62;
  wire btf_modmul_i_n_63;
  wire btf_modmul_i_n_64;
  wire btf_modmul_i_n_65;
  wire btf_modmul_i_n_66;
  wire btf_modmul_i_n_67;
  wire btf_modmul_i_n_68;
  wire btf_modmul_i_n_69;
  wire btf_modmul_i_n_7;
  wire btf_modmul_i_n_70;
  wire btf_modmul_i_n_71;
  wire btf_modmul_i_n_72;
  wire btf_modmul_i_n_73;
  wire btf_modmul_i_n_74;
  wire btf_modmul_i_n_75;
  wire btf_modmul_i_n_76;
  wire btf_modmul_i_n_77;
  wire btf_modmul_i_n_78;
  wire btf_modmul_i_n_79;
  wire btf_modmul_i_n_8;
  wire btf_modmul_i_n_80;
  wire btf_modmul_i_n_81;
  wire btf_modmul_i_n_82;
  wire btf_modmul_i_n_83;
  wire btf_modmul_i_n_84;
  wire btf_modmul_i_n_85;
  wire btf_modmul_i_n_86;
  wire btf_modmul_i_n_87;
  wire btf_modmul_i_n_88;
  wire btf_modmul_i_n_89;
  wire btf_modmul_i_n_9;
  wire btf_modmul_i_n_90;
  wire btf_modmul_i_n_91;
  wire btf_modmul_i_n_92;
  wire btf_modmul_i_n_93;
  wire btf_modmul_i_n_94;
  wire btf_modmul_i_n_95;
  wire clk;
  wire dif_by_2_DP;
  wire [31:0]e_bf_1DP;
  wire e_divby2_i_n_0;
  wire e_divby2_i_n_1;
  wire e_divby2_i_n_10;
  wire e_divby2_i_n_11;
  wire e_divby2_i_n_12;
  wire e_divby2_i_n_13;
  wire e_divby2_i_n_14;
  wire e_divby2_i_n_15;
  wire e_divby2_i_n_16;
  wire e_divby2_i_n_17;
  wire e_divby2_i_n_18;
  wire e_divby2_i_n_19;
  wire e_divby2_i_n_2;
  wire e_divby2_i_n_20;
  wire e_divby2_i_n_21;
  wire e_divby2_i_n_22;
  wire e_divby2_i_n_23;
  wire e_divby2_i_n_3;
  wire e_divby2_i_n_4;
  wire e_divby2_i_n_5;
  wire e_divby2_i_n_6;
  wire e_divby2_i_n_7;
  wire e_divby2_i_n_8;
  wire e_divby2_i_n_9;
  wire [18:0]\genblk1[0].q_reg ;
  wire [12:0]\genblk8[0].q_reg ;
  wire [22:0]\m_delay_reg[0] ;
  wire [32:0]madd;
  wire [31:0]o_bf_1DP;
  wire o_divby2_i_n_0;
  wire o_divby2_i_n_1;
  wire o_divby2_i_n_10;
  wire o_divby2_i_n_11;
  wire o_divby2_i_n_12;
  wire o_divby2_i_n_13;
  wire o_divby2_i_n_14;
  wire o_divby2_i_n_15;
  wire o_divby2_i_n_16;
  wire o_divby2_i_n_17;
  wire o_divby2_i_n_18;
  wire o_divby2_i_n_19;
  wire o_divby2_i_n_2;
  wire o_divby2_i_n_20;
  wire o_divby2_i_n_21;
  wire o_divby2_i_n_22;
  wire o_divby2_i_n_23;
  wire o_divby2_i_n_3;
  wire o_divby2_i_n_4;
  wire o_divby2_i_n_5;
  wire o_divby2_i_n_6;
  wire o_divby2_i_n_7;
  wire o_divby2_i_n_8;
  wire o_divby2_i_n_9;
  wire [31:0]w;
  wire [31:0]\y_reg[31] ;
  wire [31:0]\y_reg[31]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_addsub btf_addsub_i
       (.D({btf_addsub_i_n_0,btf_addsub_i_n_1,btf_addsub_i_n_2,btf_addsub_i_n_3,btf_addsub_i_n_4,btf_addsub_i_n_5,btf_addsub_i_n_6,btf_addsub_i_n_7,btf_addsub_i_n_8,btf_addsub_i_n_9,btf_addsub_i_n_10,btf_addsub_i_n_11,btf_addsub_i_n_12,btf_addsub_i_n_13,btf_addsub_i_n_14,btf_addsub_i_n_15,btf_addsub_i_n_16,btf_addsub_i_n_17,btf_addsub_i_n_18,btf_addsub_i_n_19,btf_addsub_i_n_20,btf_addsub_i_n_21,btf_addsub_i_n_22,btf_addsub_i_n_23,btf_addsub_i_n_24,btf_addsub_i_n_25,btf_addsub_i_n_26,btf_addsub_i_n_27,btf_addsub_i_n_28,btf_addsub_i_n_29,btf_addsub_i_n_30,btf_addsub_i_n_31}),
        .\DELAY_BLOCK[12].shift_array_reg[13][11] ({btf_addsub_i_n_136,btf_addsub_i_n_137,btf_addsub_i_n_138,btf_addsub_i_n_139}),
        .\DELAY_BLOCK[12].shift_array_reg[13][15] ({btf_addsub_i_n_140,btf_addsub_i_n_141,btf_addsub_i_n_142,btf_addsub_i_n_143}),
        .\DELAY_BLOCK[12].shift_array_reg[13][19] ({btf_addsub_i_n_144,btf_addsub_i_n_145,btf_addsub_i_n_146,btf_addsub_i_n_147}),
        .\DELAY_BLOCK[12].shift_array_reg[13][23] ({btf_addsub_i_n_148,btf_addsub_i_n_149,btf_addsub_i_n_150,btf_addsub_i_n_151}),
        .\DELAY_BLOCK[12].shift_array_reg[13][27] ({btf_addsub_i_n_152,btf_addsub_i_n_153,btf_addsub_i_n_154,btf_addsub_i_n_155}),
        .\DELAY_BLOCK[12].shift_array_reg[13][31] ({btf_addsub_i_n_156,btf_addsub_i_n_157,btf_addsub_i_n_158,btf_addsub_i_n_159}),
        .\DELAY_BLOCK[12].shift_array_reg[13][3] ({btf_addsub_i_n_128,btf_addsub_i_n_129,btf_addsub_i_n_130,btf_addsub_i_n_131}),
        .\DELAY_BLOCK[12].shift_array_reg[13][7] ({btf_addsub_i_n_132,btf_addsub_i_n_133,btf_addsub_i_n_134,btf_addsub_i_n_135}),
        .DI({btf_modmul_i_n_28,btf_modmul_i_n_29,btf_modmul_i_n_30,btf_modmul_i_n_31}),
        .Q({btf_addsub_i_n_32,btf_addsub_i_n_33,btf_addsub_i_n_34,btf_addsub_i_n_35,btf_addsub_i_n_36,btf_addsub_i_n_37,btf_addsub_i_n_38,btf_addsub_i_n_39,btf_addsub_i_n_40,btf_addsub_i_n_41,btf_addsub_i_n_42,btf_addsub_i_n_43,btf_addsub_i_n_44,btf_addsub_i_n_45,btf_addsub_i_n_46,btf_addsub_i_n_47,btf_addsub_i_n_48,btf_addsub_i_n_49,btf_addsub_i_n_50,btf_addsub_i_n_51,btf_addsub_i_n_52,btf_addsub_i_n_53,btf_addsub_i_n_54,btf_addsub_i_n_55,btf_addsub_i_n_56,btf_addsub_i_n_57,btf_addsub_i_n_58,btf_addsub_i_n_59,btf_addsub_i_n_60,btf_addsub_i_n_61,btf_addsub_i_n_62,btf_addsub_i_n_63}),
        .S({btf_modmul_i_n_32,btf_modmul_i_n_33,btf_modmul_i_n_34,btf_modmul_i_n_35}),
        .clk(clk),
        .\genblk1[0].q_reg (\genblk1[0].q_reg ),
        .\genblk8[0].q_reg (\genblk8[0].q_reg [12:9]),
        .\madd_reg_reg[31] ({btf_modmul_i_n_36,btf_modmul_i_n_37,btf_modmul_i_n_38,btf_modmul_i_n_39,btf_modmul_i_n_40,btf_modmul_i_n_41,btf_modmul_i_n_42,btf_modmul_i_n_43,btf_modmul_i_n_44,btf_modmul_i_n_45,btf_modmul_i_n_46,btf_modmul_i_n_47,btf_modmul_i_n_48,btf_modmul_i_n_49,btf_modmul_i_n_50,btf_modmul_i_n_51,btf_modmul_i_n_52,btf_modmul_i_n_53,btf_modmul_i_n_54,btf_modmul_i_n_55,btf_modmul_i_n_56,btf_modmul_i_n_57,btf_modmul_i_n_58,btf_modmul_i_n_59,btf_modmul_i_n_60,btf_modmul_i_n_61,btf_modmul_i_n_62,btf_modmul_i_n_63,btf_modmul_i_n_64,btf_modmul_i_n_65,btf_modmul_i_n_66,btf_modmul_i_n_67}),
        .\madd_reg_reg[32] (madd),
        .\msub_reg_reg[11] ({btf_modmul_i_n_20,btf_modmul_i_n_21,btf_modmul_i_n_22,btf_modmul_i_n_23}),
        .\msub_reg_reg[11]_0 ({btf_modmul_i_n_72,btf_modmul_i_n_73,btf_modmul_i_n_74,btf_modmul_i_n_75}),
        .\msub_reg_reg[15] ({btf_modmul_i_n_16,btf_modmul_i_n_17,btf_modmul_i_n_18,btf_modmul_i_n_19}),
        .\msub_reg_reg[15]_0 ({btf_modmul_i_n_76,btf_modmul_i_n_77,btf_modmul_i_n_78,btf_modmul_i_n_79}),
        .\msub_reg_reg[19] ({btf_modmul_i_n_12,btf_modmul_i_n_13,btf_modmul_i_n_14,btf_modmul_i_n_15}),
        .\msub_reg_reg[19]_0 ({btf_modmul_i_n_80,btf_modmul_i_n_81,btf_modmul_i_n_82,btf_modmul_i_n_83}),
        .\msub_reg_reg[23] ({btf_modmul_i_n_8,btf_modmul_i_n_9,btf_modmul_i_n_10,btf_modmul_i_n_11}),
        .\msub_reg_reg[23]_0 ({btf_modmul_i_n_84,btf_modmul_i_n_85,btf_modmul_i_n_86,btf_modmul_i_n_87}),
        .\msub_reg_reg[27] ({btf_modmul_i_n_4,btf_modmul_i_n_5,btf_modmul_i_n_6,btf_modmul_i_n_7}),
        .\msub_reg_reg[27]_0 ({btf_modmul_i_n_88,btf_modmul_i_n_89,btf_modmul_i_n_90,btf_modmul_i_n_91}),
        .\msub_reg_reg[31] ({btf_modmul_i_n_0,btf_modmul_i_n_1,btf_modmul_i_n_2,btf_modmul_i_n_3}),
        .\msub_reg_reg[31]_0 ({btf_modmul_i_n_92,btf_modmul_i_n_93,btf_modmul_i_n_94,btf_modmul_i_n_95}),
        .\msub_reg_reg[7] ({btf_modmul_i_n_24,btf_modmul_i_n_25,btf_modmul_i_n_26,btf_modmul_i_n_27}),
        .\msub_reg_reg[7]_0 ({btf_modmul_i_n_68,btf_modmul_i_n_69,btf_modmul_i_n_70,btf_modmul_i_n_71}),
        .\msub_res_reg_reg[31] ({btf_addsub_i_n_64,btf_addsub_i_n_65,btf_addsub_i_n_66,btf_addsub_i_n_67,btf_addsub_i_n_68,btf_addsub_i_n_69,btf_addsub_i_n_70,btf_addsub_i_n_71,btf_addsub_i_n_72,btf_addsub_i_n_73,btf_addsub_i_n_74,btf_addsub_i_n_75,btf_addsub_i_n_76,btf_addsub_i_n_77,btf_addsub_i_n_78,btf_addsub_i_n_79,btf_addsub_i_n_80,btf_addsub_i_n_81,btf_addsub_i_n_82,btf_addsub_i_n_83,btf_addsub_i_n_84,btf_addsub_i_n_85,btf_addsub_i_n_86,btf_addsub_i_n_87,btf_addsub_i_n_88,btf_addsub_i_n_89,btf_addsub_i_n_90,btf_addsub_i_n_91,btf_addsub_i_n_92,btf_addsub_i_n_93,btf_addsub_i_n_94,btf_addsub_i_n_95}),
        .\msub_res_reg_reg[31]_0 ({btf_addsub_i_n_96,btf_addsub_i_n_97,btf_addsub_i_n_98,btf_addsub_i_n_99,btf_addsub_i_n_100,btf_addsub_i_n_101,btf_addsub_i_n_102,btf_addsub_i_n_103,btf_addsub_i_n_104,btf_addsub_i_n_105,btf_addsub_i_n_106,btf_addsub_i_n_107,btf_addsub_i_n_108,btf_addsub_i_n_109,btf_addsub_i_n_110,btf_addsub_i_n_111,btf_addsub_i_n_112,btf_addsub_i_n_113,btf_addsub_i_n_114,btf_addsub_i_n_115,btf_addsub_i_n_116,btf_addsub_i_n_117,btf_addsub_i_n_118,btf_addsub_i_n_119,btf_addsub_i_n_120,btf_addsub_i_n_121,btf_addsub_i_n_122,btf_addsub_i_n_123,btf_addsub_i_n_124,btf_addsub_i_n_125,btf_addsub_i_n_126,btf_addsub_i_n_127}),
        .\y_reg[11] ({e_divby2_i_n_1,e_divby2_i_n_2,e_divby2_i_n_3,e_divby2_i_n_4}),
        .\y_reg[11]_0 ({o_divby2_i_n_1,o_divby2_i_n_2,o_divby2_i_n_3,o_divby2_i_n_4}),
        .\y_reg[15] ({e_divby2_i_n_5,e_divby2_i_n_6,e_divby2_i_n_7,e_divby2_i_n_8}),
        .\y_reg[15]_0 ({o_divby2_i_n_5,o_divby2_i_n_6,o_divby2_i_n_7,o_divby2_i_n_8}),
        .\y_reg[19] ({e_divby2_i_n_9,e_divby2_i_n_10,e_divby2_i_n_11,e_divby2_i_n_12}),
        .\y_reg[19]_0 ({o_divby2_i_n_9,o_divby2_i_n_10,o_divby2_i_n_11,o_divby2_i_n_12}),
        .\y_reg[23] ({e_divby2_i_n_13,e_divby2_i_n_14,e_divby2_i_n_15,e_divby2_i_n_16}),
        .\y_reg[23]_0 ({o_divby2_i_n_13,o_divby2_i_n_14,o_divby2_i_n_15,o_divby2_i_n_16}),
        .\y_reg[27] ({e_divby2_i_n_17,e_divby2_i_n_18,e_divby2_i_n_19,e_divby2_i_n_20}),
        .\y_reg[27]_0 ({o_divby2_i_n_17,o_divby2_i_n_18,o_divby2_i_n_19,o_divby2_i_n_20}),
        .\y_reg[31] ({e_divby2_i_n_21,e_divby2_i_n_22,e_divby2_i_n_23}),
        .\y_reg[31]_0 ({o_divby2_i_n_21,o_divby2_i_n_22,o_divby2_i_n_23}),
        .\y_reg[3] (e_divby2_i_n_0),
        .\y_reg[3]_0 (o_divby2_i_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_btf_modmul btf_modmul_i
       (.\B_reg[11] ({btf_modmul_i_n_72,btf_modmul_i_n_73,btf_modmul_i_n_74,btf_modmul_i_n_75}),
        .\B_reg[15] ({btf_modmul_i_n_76,btf_modmul_i_n_77,btf_modmul_i_n_78,btf_modmul_i_n_79}),
        .\B_reg[19] ({btf_modmul_i_n_80,btf_modmul_i_n_81,btf_modmul_i_n_82,btf_modmul_i_n_83}),
        .\B_reg[23] ({btf_modmul_i_n_84,btf_modmul_i_n_85,btf_modmul_i_n_86,btf_modmul_i_n_87}),
        .\B_reg[27] ({btf_modmul_i_n_88,btf_modmul_i_n_89,btf_modmul_i_n_90,btf_modmul_i_n_91}),
        .\B_reg[31] ({btf_modmul_i_n_92,btf_modmul_i_n_93,btf_modmul_i_n_94,btf_modmul_i_n_95}),
        .\B_reg[7] ({btf_modmul_i_n_68,btf_modmul_i_n_69,btf_modmul_i_n_70,btf_modmul_i_n_71}),
        .\DELAY_BLOCK[12].shift_array_reg[13][0] (\DELAY_BLOCK[12].shift_array_reg[13][0] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][10] (\DELAY_BLOCK[12].shift_array_reg[13][10] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][11] ({btf_modmul_i_n_20,btf_modmul_i_n_21,btf_modmul_i_n_22,btf_modmul_i_n_23}),
        .\DELAY_BLOCK[12].shift_array_reg[13][11]_0 (\DELAY_BLOCK[12].shift_array_reg[13][11] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][12] (\DELAY_BLOCK[12].shift_array_reg[13][12] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][13] (\DELAY_BLOCK[12].shift_array_reg[13][13] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][14] (\DELAY_BLOCK[12].shift_array_reg[13][14] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][15] ({btf_modmul_i_n_16,btf_modmul_i_n_17,btf_modmul_i_n_18,btf_modmul_i_n_19}),
        .\DELAY_BLOCK[12].shift_array_reg[13][15]_0 (\DELAY_BLOCK[12].shift_array_reg[13][15] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][16] (\DELAY_BLOCK[12].shift_array_reg[13][16] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][17] (\DELAY_BLOCK[12].shift_array_reg[13][17] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][18] (\DELAY_BLOCK[12].shift_array_reg[13][18] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][19] ({btf_modmul_i_n_12,btf_modmul_i_n_13,btf_modmul_i_n_14,btf_modmul_i_n_15}),
        .\DELAY_BLOCK[12].shift_array_reg[13][19]_0 (\DELAY_BLOCK[12].shift_array_reg[13][19] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][1] (\DELAY_BLOCK[12].shift_array_reg[13][1] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][20] (\DELAY_BLOCK[12].shift_array_reg[13][20] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][21] (\DELAY_BLOCK[12].shift_array_reg[13][21] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][22] (\DELAY_BLOCK[12].shift_array_reg[13][22] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][23] ({btf_modmul_i_n_8,btf_modmul_i_n_9,btf_modmul_i_n_10,btf_modmul_i_n_11}),
        .\DELAY_BLOCK[12].shift_array_reg[13][23]_0 (\DELAY_BLOCK[12].shift_array_reg[13][23] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][24] (\DELAY_BLOCK[12].shift_array_reg[13][24] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][25] (\DELAY_BLOCK[12].shift_array_reg[13][25] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][26] (\DELAY_BLOCK[12].shift_array_reg[13][26] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][27] ({btf_modmul_i_n_4,btf_modmul_i_n_5,btf_modmul_i_n_6,btf_modmul_i_n_7}),
        .\DELAY_BLOCK[12].shift_array_reg[13][27]_0 (\DELAY_BLOCK[12].shift_array_reg[13][27] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][28] (\DELAY_BLOCK[12].shift_array_reg[13][28] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][29] (\DELAY_BLOCK[12].shift_array_reg[13][29] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][2] (\DELAY_BLOCK[12].shift_array_reg[13][2] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][30] (\DELAY_BLOCK[12].shift_array_reg[13][30] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][31] ({btf_modmul_i_n_0,btf_modmul_i_n_1,btf_modmul_i_n_2,btf_modmul_i_n_3}),
        .\DELAY_BLOCK[12].shift_array_reg[13][31]_0 (madd),
        .\DELAY_BLOCK[12].shift_array_reg[13][31]_1 (\DELAY_BLOCK[12].shift_array_reg[13][31] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][3] (\DELAY_BLOCK[12].shift_array_reg[13][3] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][4] (\DELAY_BLOCK[12].shift_array_reg[13][4] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][5] (\DELAY_BLOCK[12].shift_array_reg[13][5] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][6] (\DELAY_BLOCK[12].shift_array_reg[13][6] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][7] ({btf_modmul_i_n_24,btf_modmul_i_n_25,btf_modmul_i_n_26,btf_modmul_i_n_27}),
        .\DELAY_BLOCK[12].shift_array_reg[13][7]_0 (\DELAY_BLOCK[12].shift_array_reg[13][7] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][8] (\DELAY_BLOCK[12].shift_array_reg[13][8] ),
        .\DELAY_BLOCK[12].shift_array_reg[13][9] (\DELAY_BLOCK[12].shift_array_reg[13][9] ),
        .DI({btf_modmul_i_n_28,btf_modmul_i_n_29,btf_modmul_i_n_30,btf_modmul_i_n_31}),
        .Q({btf_modmul_i_n_36,btf_modmul_i_n_37,btf_modmul_i_n_38,btf_modmul_i_n_39,btf_modmul_i_n_40,btf_modmul_i_n_41,btf_modmul_i_n_42,btf_modmul_i_n_43,btf_modmul_i_n_44,btf_modmul_i_n_45,btf_modmul_i_n_46,btf_modmul_i_n_47,btf_modmul_i_n_48,btf_modmul_i_n_49,btf_modmul_i_n_50,btf_modmul_i_n_51,btf_modmul_i_n_52,btf_modmul_i_n_53,btf_modmul_i_n_54,btf_modmul_i_n_55,btf_modmul_i_n_56,btf_modmul_i_n_57,btf_modmul_i_n_58,btf_modmul_i_n_59,btf_modmul_i_n_60,btf_modmul_i_n_61,btf_modmul_i_n_62,btf_modmul_i_n_63,btf_modmul_i_n_64,btf_modmul_i_n_65,btf_modmul_i_n_66,btf_modmul_i_n_67}),
        .S({btf_modmul_i_n_32,btf_modmul_i_n_33,btf_modmul_i_n_34,btf_modmul_i_n_35}),
        .b(b),
        .clk(clk),
        .\genblk1[0].q_reg (\genblk1[0].q_reg ),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .\m_delay_reg[0] (\m_delay_reg[0] ),
        .\madd_reg_reg[11] ({btf_addsub_i_n_136,btf_addsub_i_n_137,btf_addsub_i_n_138,btf_addsub_i_n_139}),
        .\madd_reg_reg[15] ({btf_addsub_i_n_140,btf_addsub_i_n_141,btf_addsub_i_n_142,btf_addsub_i_n_143}),
        .\madd_reg_reg[19] ({btf_addsub_i_n_144,btf_addsub_i_n_145,btf_addsub_i_n_146,btf_addsub_i_n_147}),
        .\madd_reg_reg[23] ({btf_addsub_i_n_148,btf_addsub_i_n_149,btf_addsub_i_n_150,btf_addsub_i_n_151}),
        .\madd_reg_reg[27] ({btf_addsub_i_n_152,btf_addsub_i_n_153,btf_addsub_i_n_154,btf_addsub_i_n_155}),
        .\madd_reg_reg[31] ({btf_addsub_i_n_156,btf_addsub_i_n_157,btf_addsub_i_n_158,btf_addsub_i_n_159}),
        .\madd_reg_reg[3] ({btf_addsub_i_n_128,btf_addsub_i_n_129,btf_addsub_i_n_130,btf_addsub_i_n_131}),
        .\madd_reg_reg[7] ({btf_addsub_i_n_132,btf_addsub_i_n_133,btf_addsub_i_n_134,btf_addsub_i_n_135}),
        .w(w));
  FDRE \e_bf_1DP_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_63),
        .Q(e_bf_1DP[0]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_53),
        .Q(e_bf_1DP[10]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_52),
        .Q(e_bf_1DP[11]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_51),
        .Q(e_bf_1DP[12]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_50),
        .Q(e_bf_1DP[13]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_49),
        .Q(e_bf_1DP[14]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_48),
        .Q(e_bf_1DP[15]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_47),
        .Q(e_bf_1DP[16]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_46),
        .Q(e_bf_1DP[17]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_45),
        .Q(e_bf_1DP[18]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_44),
        .Q(e_bf_1DP[19]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_62),
        .Q(e_bf_1DP[1]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_43),
        .Q(e_bf_1DP[20]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_42),
        .Q(e_bf_1DP[21]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_41),
        .Q(e_bf_1DP[22]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_40),
        .Q(e_bf_1DP[23]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_39),
        .Q(e_bf_1DP[24]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_38),
        .Q(e_bf_1DP[25]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_37),
        .Q(e_bf_1DP[26]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_36),
        .Q(e_bf_1DP[27]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_35),
        .Q(e_bf_1DP[28]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_34),
        .Q(e_bf_1DP[29]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_61),
        .Q(e_bf_1DP[2]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_33),
        .Q(e_bf_1DP[30]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_32),
        .Q(e_bf_1DP[31]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_60),
        .Q(e_bf_1DP[3]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_59),
        .Q(e_bf_1DP[4]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_58),
        .Q(e_bf_1DP[5]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_57),
        .Q(e_bf_1DP[6]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_56),
        .Q(e_bf_1DP[7]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_55),
        .Q(e_bf_1DP[8]),
        .R(1'b0));
  FDRE \e_bf_1DP_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_54),
        .Q(e_bf_1DP[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divby2 e_divby2_i
       (.D({btf_addsub_i_n_0,btf_addsub_i_n_1,btf_addsub_i_n_2,btf_addsub_i_n_3,btf_addsub_i_n_4,btf_addsub_i_n_5,btf_addsub_i_n_6,btf_addsub_i_n_7,btf_addsub_i_n_8,btf_addsub_i_n_9,btf_addsub_i_n_10,btf_addsub_i_n_11,btf_addsub_i_n_12,btf_addsub_i_n_13,btf_addsub_i_n_14,btf_addsub_i_n_15,btf_addsub_i_n_16,btf_addsub_i_n_17,btf_addsub_i_n_18,btf_addsub_i_n_19,btf_addsub_i_n_20,btf_addsub_i_n_21,btf_addsub_i_n_22,btf_addsub_i_n_23,btf_addsub_i_n_24,btf_addsub_i_n_25,btf_addsub_i_n_26,btf_addsub_i_n_27,btf_addsub_i_n_28,btf_addsub_i_n_29,btf_addsub_i_n_30,btf_addsub_i_n_31}),
        .Q(e_bf_1DP),
        .clk(clk),
        .dif_by_2_DP(dif_by_2_DP),
        .\genblk1[0].q_reg (\genblk1[0].q_reg ),
        .\genblk8[0].q_reg (\genblk8[0].q_reg [12:9]),
        .\madd_res_reg_reg[12] ({e_divby2_i_n_1,e_divby2_i_n_2,e_divby2_i_n_3,e_divby2_i_n_4}),
        .\madd_res_reg_reg[16] ({e_divby2_i_n_5,e_divby2_i_n_6,e_divby2_i_n_7,e_divby2_i_n_8}),
        .\madd_res_reg_reg[1] (e_divby2_i_n_0),
        .\madd_res_reg_reg[20] ({e_divby2_i_n_9,e_divby2_i_n_10,e_divby2_i_n_11,e_divby2_i_n_12}),
        .\madd_res_reg_reg[24] ({e_divby2_i_n_13,e_divby2_i_n_14,e_divby2_i_n_15,e_divby2_i_n_16}),
        .\madd_res_reg_reg[28] ({e_divby2_i_n_17,e_divby2_i_n_18,e_divby2_i_n_19,e_divby2_i_n_20}),
        .\madd_res_reg_reg[31] ({e_divby2_i_n_21,e_divby2_i_n_22,e_divby2_i_n_23}),
        .\y_reg[31]_0 (\y_reg[31] ),
        .\y_reg[31]_1 ({btf_addsub_i_n_32,btf_addsub_i_n_33,btf_addsub_i_n_34,btf_addsub_i_n_35,btf_addsub_i_n_36,btf_addsub_i_n_37,btf_addsub_i_n_38,btf_addsub_i_n_39,btf_addsub_i_n_40,btf_addsub_i_n_41,btf_addsub_i_n_42,btf_addsub_i_n_43,btf_addsub_i_n_44,btf_addsub_i_n_45,btf_addsub_i_n_46,btf_addsub_i_n_47,btf_addsub_i_n_48,btf_addsub_i_n_49,btf_addsub_i_n_50,btf_addsub_i_n_51,btf_addsub_i_n_52,btf_addsub_i_n_53,btf_addsub_i_n_54,btf_addsub_i_n_62,btf_addsub_i_n_63}));
  FDRE \o_bf_1DP_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_127),
        .Q(o_bf_1DP[0]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_117),
        .Q(o_bf_1DP[10]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_116),
        .Q(o_bf_1DP[11]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_115),
        .Q(o_bf_1DP[12]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_114),
        .Q(o_bf_1DP[13]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_113),
        .Q(o_bf_1DP[14]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_112),
        .Q(o_bf_1DP[15]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_111),
        .Q(o_bf_1DP[16]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_110),
        .Q(o_bf_1DP[17]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_109),
        .Q(o_bf_1DP[18]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_108),
        .Q(o_bf_1DP[19]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_126),
        .Q(o_bf_1DP[1]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_107),
        .Q(o_bf_1DP[20]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_106),
        .Q(o_bf_1DP[21]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_105),
        .Q(o_bf_1DP[22]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_104),
        .Q(o_bf_1DP[23]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_103),
        .Q(o_bf_1DP[24]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_102),
        .Q(o_bf_1DP[25]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_101),
        .Q(o_bf_1DP[26]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_100),
        .Q(o_bf_1DP[27]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_99),
        .Q(o_bf_1DP[28]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_98),
        .Q(o_bf_1DP[29]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_125),
        .Q(o_bf_1DP[2]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_97),
        .Q(o_bf_1DP[30]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_96),
        .Q(o_bf_1DP[31]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_124),
        .Q(o_bf_1DP[3]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_123),
        .Q(o_bf_1DP[4]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_122),
        .Q(o_bf_1DP[5]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_121),
        .Q(o_bf_1DP[6]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_120),
        .Q(o_bf_1DP[7]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_119),
        .Q(o_bf_1DP[8]),
        .R(1'b0));
  FDRE \o_bf_1DP_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(btf_addsub_i_n_118),
        .Q(o_bf_1DP[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divby2_27 o_divby2_i
       (.D({btf_addsub_i_n_64,btf_addsub_i_n_65,btf_addsub_i_n_66,btf_addsub_i_n_67,btf_addsub_i_n_68,btf_addsub_i_n_69,btf_addsub_i_n_70,btf_addsub_i_n_71,btf_addsub_i_n_72,btf_addsub_i_n_73,btf_addsub_i_n_74,btf_addsub_i_n_75,btf_addsub_i_n_76,btf_addsub_i_n_77,btf_addsub_i_n_78,btf_addsub_i_n_79,btf_addsub_i_n_80,btf_addsub_i_n_81,btf_addsub_i_n_82,btf_addsub_i_n_83,btf_addsub_i_n_84,btf_addsub_i_n_85,btf_addsub_i_n_86,btf_addsub_i_n_87,btf_addsub_i_n_88,btf_addsub_i_n_89,btf_addsub_i_n_90,btf_addsub_i_n_91,btf_addsub_i_n_92,btf_addsub_i_n_93,btf_addsub_i_n_94,btf_addsub_i_n_95}),
        .Q(o_bf_1DP),
        .clk(clk),
        .dif_by_2_DP(dif_by_2_DP),
        .\genblk1[0].q_reg (\genblk1[0].q_reg ),
        .\genblk8[0].q_reg (\genblk8[0].q_reg [12:9]),
        .\msub_res_reg_reg[12] ({o_divby2_i_n_1,o_divby2_i_n_2,o_divby2_i_n_3,o_divby2_i_n_4}),
        .\msub_res_reg_reg[16] ({o_divby2_i_n_5,o_divby2_i_n_6,o_divby2_i_n_7,o_divby2_i_n_8}),
        .\msub_res_reg_reg[1] (o_divby2_i_n_0),
        .\msub_res_reg_reg[20] ({o_divby2_i_n_9,o_divby2_i_n_10,o_divby2_i_n_11,o_divby2_i_n_12}),
        .\msub_res_reg_reg[24] ({o_divby2_i_n_13,o_divby2_i_n_14,o_divby2_i_n_15,o_divby2_i_n_16}),
        .\msub_res_reg_reg[28] ({o_divby2_i_n_17,o_divby2_i_n_18,o_divby2_i_n_19,o_divby2_i_n_20}),
        .\msub_res_reg_reg[31] ({o_divby2_i_n_21,o_divby2_i_n_22,o_divby2_i_n_23}),
        .\y_reg[31]_0 (\y_reg[31]_0 ),
        .\y_reg[31]_1 ({btf_addsub_i_n_96,btf_addsub_i_n_97,btf_addsub_i_n_98,btf_addsub_i_n_99,btf_addsub_i_n_100,btf_addsub_i_n_101,btf_addsub_i_n_102,btf_addsub_i_n_103,btf_addsub_i_n_104,btf_addsub_i_n_105,btf_addsub_i_n_106,btf_addsub_i_n_107,btf_addsub_i_n_108,btf_addsub_i_n_109,btf_addsub_i_n_110,btf_addsub_i_n_111,btf_addsub_i_n_112,btf_addsub_i_n_113,btf_addsub_i_n_114,btf_addsub_i_n_115,btf_addsub_i_n_116,btf_addsub_i_n_117,btf_addsub_i_n_118,btf_addsub_i_n_126,btf_addsub_i_n_127}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_3to2
   (D,
    \genblk3[1].genblk1[1].p_product_reg[3] ,
    P,
    \high_reg[0][17] ,
    \high_reg[1][9] ,
    \high_reg[1][25] );
  output [24:0]D;
  output [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  input [24:0]P;
  input [17:0]\high_reg[0][17] ;
  input [8:0]\high_reg[1][9] ;
  input [15:0]\high_reg[1][25] ;

  wire [24:0]D;
  wire [24:0]P;
  wire [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  wire [17:0]\high_reg[0][17] ;
  wire [15:0]\high_reg[1][25] ;
  wire [8:0]\high_reg[1][9] ;

  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][0]_i_1 
       (.I0(P[0]),
        .I1(\high_reg[0][17] [0]),
        .I2(P[1]),
        .I3(\high_reg[0][17] [1]),
        .I4(\high_reg[1][9] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][10]_i_1 
       (.I0(\high_reg[1][25] [0]),
        .I1(P[10]),
        .I2(\high_reg[0][17] [10]),
        .I3(P[11]),
        .I4(\high_reg[0][17] [11]),
        .I5(\high_reg[1][25] [1]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][11]_i_1 
       (.I0(\high_reg[1][25] [1]),
        .I1(P[11]),
        .I2(\high_reg[0][17] [11]),
        .I3(P[12]),
        .I4(\high_reg[0][17] [12]),
        .I5(\high_reg[1][25] [2]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][12]_i_1 
       (.I0(\high_reg[1][25] [2]),
        .I1(P[12]),
        .I2(\high_reg[0][17] [12]),
        .I3(P[13]),
        .I4(\high_reg[0][17] [13]),
        .I5(\high_reg[1][25] [3]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][13]_i_1 
       (.I0(\high_reg[1][25] [3]),
        .I1(P[13]),
        .I2(\high_reg[0][17] [13]),
        .I3(P[14]),
        .I4(\high_reg[0][17] [14]),
        .I5(\high_reg[1][25] [4]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][14]_i_1 
       (.I0(\high_reg[1][25] [4]),
        .I1(P[14]),
        .I2(\high_reg[0][17] [14]),
        .I3(P[15]),
        .I4(\high_reg[0][17] [15]),
        .I5(\high_reg[1][25] [5]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][15]_i_1 
       (.I0(\high_reg[1][25] [5]),
        .I1(P[15]),
        .I2(\high_reg[0][17] [15]),
        .I3(P[16]),
        .I4(\high_reg[0][17] [16]),
        .I5(\high_reg[1][25] [6]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][16]_i_1 
       (.I0(\high_reg[1][25] [6]),
        .I1(P[16]),
        .I2(\high_reg[0][17] [16]),
        .I3(P[17]),
        .I4(\high_reg[0][17] [17]),
        .I5(\high_reg[1][25] [7]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \high[0][17]_i_1 
       (.I0(\high_reg[1][25] [7]),
        .I1(P[17]),
        .I2(\high_reg[0][17] [17]),
        .I3(P[18]),
        .I4(\high_reg[1][25] [8]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][18]_i_1 
       (.I0(\high_reg[1][25] [8]),
        .I1(P[18]),
        .I2(P[19]),
        .I3(\high_reg[1][25] [9]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][19]_i_1 
       (.I0(\high_reg[1][25] [9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(\high_reg[1][25] [10]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][1]_i_1 
       (.I0(P[1]),
        .I1(\high_reg[0][17] [1]),
        .I2(P[2]),
        .I3(\high_reg[0][17] [2]),
        .I4(\high_reg[1][9] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][20]_i_1 
       (.I0(\high_reg[1][25] [10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(\high_reg[1][25] [11]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][21]_i_1 
       (.I0(\high_reg[1][25] [11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(\high_reg[1][25] [12]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][22]_i_1 
       (.I0(\high_reg[1][25] [12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(\high_reg[1][25] [13]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][23]_i_1 
       (.I0(\high_reg[1][25] [13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(\high_reg[1][25] [14]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \high[0][24]_i_1 
       (.I0(\high_reg[1][25] [14]),
        .I1(P[24]),
        .I2(\high_reg[1][25] [15]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][2]_i_1 
       (.I0(P[2]),
        .I1(\high_reg[0][17] [2]),
        .I2(P[3]),
        .I3(\high_reg[0][17] [3]),
        .I4(\high_reg[1][9] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][3]_i_1 
       (.I0(P[3]),
        .I1(\high_reg[0][17] [3]),
        .I2(P[4]),
        .I3(\high_reg[0][17] [4]),
        .I4(\high_reg[1][9] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][4]_i_1 
       (.I0(P[4]),
        .I1(\high_reg[0][17] [4]),
        .I2(P[5]),
        .I3(\high_reg[0][17] [5]),
        .I4(\high_reg[1][9] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][5]_i_1 
       (.I0(P[5]),
        .I1(\high_reg[0][17] [5]),
        .I2(P[6]),
        .I3(\high_reg[0][17] [6]),
        .I4(\high_reg[1][9] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][6]_i_1 
       (.I0(P[6]),
        .I1(\high_reg[0][17] [6]),
        .I2(P[7]),
        .I3(\high_reg[0][17] [7]),
        .I4(\high_reg[1][9] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][7]_i_1 
       (.I0(P[7]),
        .I1(\high_reg[0][17] [7]),
        .I2(P[8]),
        .I3(\high_reg[0][17] [8]),
        .I4(\high_reg[1][9] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][8]_i_1 
       (.I0(P[8]),
        .I1(\high_reg[0][17] [8]),
        .I2(P[9]),
        .I3(\high_reg[0][17] [9]),
        .I4(\high_reg[1][9] [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][9]_i_1 
       (.I0(P[9]),
        .I1(\high_reg[0][17] [9]),
        .I2(P[10]),
        .I3(\high_reg[0][17] [10]),
        .I4(\high_reg[1][25] [0]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'h96000000)) 
    \high[1][10]_i_1 
       (.I0(P[10]),
        .I1(\high_reg[0][17] [10]),
        .I2(\high_reg[1][25] [0]),
        .I3(P[9]),
        .I4(\high_reg[0][17] [9]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [9]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][11]_i_1 
       (.I0(P[11]),
        .I1(\high_reg[0][17] [11]),
        .I2(\high_reg[1][25] [1]),
        .I3(\high_reg[1][25] [0]),
        .I4(P[10]),
        .I5(\high_reg[0][17] [10]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [10]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][12]_i_1 
       (.I0(P[12]),
        .I1(\high_reg[0][17] [12]),
        .I2(\high_reg[1][25] [2]),
        .I3(\high_reg[1][25] [1]),
        .I4(P[11]),
        .I5(\high_reg[0][17] [11]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [11]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][13]_i_1 
       (.I0(P[13]),
        .I1(\high_reg[0][17] [13]),
        .I2(\high_reg[1][25] [3]),
        .I3(\high_reg[1][25] [2]),
        .I4(P[12]),
        .I5(\high_reg[0][17] [12]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [12]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][14]_i_1 
       (.I0(P[14]),
        .I1(\high_reg[0][17] [14]),
        .I2(\high_reg[1][25] [4]),
        .I3(\high_reg[1][25] [3]),
        .I4(P[13]),
        .I5(\high_reg[0][17] [13]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [13]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][15]_i_1 
       (.I0(P[15]),
        .I1(\high_reg[0][17] [15]),
        .I2(\high_reg[1][25] [5]),
        .I3(\high_reg[1][25] [4]),
        .I4(P[14]),
        .I5(\high_reg[0][17] [14]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [14]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][16]_i_1 
       (.I0(P[16]),
        .I1(\high_reg[0][17] [16]),
        .I2(\high_reg[1][25] [6]),
        .I3(\high_reg[1][25] [5]),
        .I4(P[15]),
        .I5(\high_reg[0][17] [15]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [15]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][17]_i_1 
       (.I0(P[17]),
        .I1(\high_reg[0][17] [17]),
        .I2(\high_reg[1][25] [7]),
        .I3(\high_reg[1][25] [6]),
        .I4(P[16]),
        .I5(\high_reg[0][17] [16]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [16]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT5 #(
    .INIT(32'h66606000)) 
    \high[1][18]_i_1 
       (.I0(P[18]),
        .I1(\high_reg[1][25] [8]),
        .I2(\high_reg[1][25] [7]),
        .I3(P[17]),
        .I4(\high_reg[0][17] [17]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [17]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][19]_i_1 
       (.I0(P[19]),
        .I1(\high_reg[1][25] [9]),
        .I2(\high_reg[1][25] [8]),
        .I3(P[18]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [18]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][1]_i_1 
       (.I0(\high_reg[0][17] [1]),
        .I1(P[1]),
        .I2(\high_reg[1][9] [0]),
        .I3(P[0]),
        .I4(\high_reg[0][17] [0]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][20]_i_1 
       (.I0(P[20]),
        .I1(\high_reg[1][25] [10]),
        .I2(\high_reg[1][25] [9]),
        .I3(P[19]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [19]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][21]_i_1 
       (.I0(P[21]),
        .I1(\high_reg[1][25] [11]),
        .I2(\high_reg[1][25] [10]),
        .I3(P[20]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [20]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][22]_i_1 
       (.I0(P[22]),
        .I1(\high_reg[1][25] [12]),
        .I2(\high_reg[1][25] [11]),
        .I3(P[21]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [21]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][23]_i_1 
       (.I0(P[23]),
        .I1(\high_reg[1][25] [13]),
        .I2(\high_reg[1][25] [12]),
        .I3(P[22]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [22]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][24]_i_1 
       (.I0(P[24]),
        .I1(\high_reg[1][25] [14]),
        .I2(\high_reg[1][25] [13]),
        .I3(P[23]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [23]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \high[1][25]_i_1 
       (.I0(\high_reg[1][25] [15]),
        .I1(\high_reg[1][25] [14]),
        .I2(P[24]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [24]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][2]_i_1 
       (.I0(\high_reg[0][17] [2]),
        .I1(P[2]),
        .I2(\high_reg[1][9] [1]),
        .I3(P[1]),
        .I4(\high_reg[0][17] [1]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][3]_i_1 
       (.I0(\high_reg[0][17] [3]),
        .I1(P[3]),
        .I2(\high_reg[1][9] [2]),
        .I3(P[2]),
        .I4(\high_reg[0][17] [2]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][4]_i_1 
       (.I0(\high_reg[0][17] [4]),
        .I1(P[4]),
        .I2(\high_reg[1][9] [3]),
        .I3(P[3]),
        .I4(\high_reg[0][17] [3]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][5]_i_1 
       (.I0(\high_reg[0][17] [5]),
        .I1(P[5]),
        .I2(\high_reg[1][9] [4]),
        .I3(P[4]),
        .I4(\high_reg[0][17] [4]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [4]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][6]_i_1 
       (.I0(\high_reg[0][17] [6]),
        .I1(P[6]),
        .I2(\high_reg[1][9] [5]),
        .I3(P[5]),
        .I4(\high_reg[0][17] [5]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [5]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][7]_i_1 
       (.I0(\high_reg[0][17] [7]),
        .I1(P[7]),
        .I2(\high_reg[1][9] [6]),
        .I3(P[6]),
        .I4(\high_reg[0][17] [6]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [6]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][8]_i_1 
       (.I0(\high_reg[0][17] [8]),
        .I1(P[8]),
        .I2(\high_reg[1][9] [7]),
        .I3(P[7]),
        .I4(\high_reg[0][17] [7]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [7]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][9]_i_1 
       (.I0(\high_reg[0][17] [9]),
        .I1(P[9]),
        .I2(\high_reg[1][9] [8]),
        .I3(P[8]),
        .I4(\high_reg[0][17] [8]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [8]));
endmodule

(* ORIG_REF_NAME = "csa_3to2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_3to2_18
   (D,
    \genblk3[1].genblk1[1].p_product_reg[3] ,
    P,
    \high_reg[0][17] ,
    \high_reg[1][9] ,
    \high_reg[1][25] );
  output [24:0]D;
  output [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  input [24:0]P;
  input [17:0]\high_reg[0][17] ;
  input [8:0]\high_reg[1][9] ;
  input [15:0]\high_reg[1][25] ;

  wire [24:0]D;
  wire [24:0]P;
  wire [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  wire [17:0]\high_reg[0][17] ;
  wire [15:0]\high_reg[1][25] ;
  wire [8:0]\high_reg[1][9] ;

  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][0]_i_1 
       (.I0(P[0]),
        .I1(\high_reg[0][17] [0]),
        .I2(P[1]),
        .I3(\high_reg[0][17] [1]),
        .I4(\high_reg[1][9] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][10]_i_1 
       (.I0(\high_reg[1][25] [0]),
        .I1(P[10]),
        .I2(\high_reg[0][17] [10]),
        .I3(P[11]),
        .I4(\high_reg[0][17] [11]),
        .I5(\high_reg[1][25] [1]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][11]_i_1 
       (.I0(\high_reg[1][25] [1]),
        .I1(P[11]),
        .I2(\high_reg[0][17] [11]),
        .I3(P[12]),
        .I4(\high_reg[0][17] [12]),
        .I5(\high_reg[1][25] [2]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][12]_i_1 
       (.I0(\high_reg[1][25] [2]),
        .I1(P[12]),
        .I2(\high_reg[0][17] [12]),
        .I3(P[13]),
        .I4(\high_reg[0][17] [13]),
        .I5(\high_reg[1][25] [3]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][13]_i_1 
       (.I0(\high_reg[1][25] [3]),
        .I1(P[13]),
        .I2(\high_reg[0][17] [13]),
        .I3(P[14]),
        .I4(\high_reg[0][17] [14]),
        .I5(\high_reg[1][25] [4]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][14]_i_1 
       (.I0(\high_reg[1][25] [4]),
        .I1(P[14]),
        .I2(\high_reg[0][17] [14]),
        .I3(P[15]),
        .I4(\high_reg[0][17] [15]),
        .I5(\high_reg[1][25] [5]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][15]_i_1 
       (.I0(\high_reg[1][25] [5]),
        .I1(P[15]),
        .I2(\high_reg[0][17] [15]),
        .I3(P[16]),
        .I4(\high_reg[0][17] [16]),
        .I5(\high_reg[1][25] [6]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][16]_i_1 
       (.I0(\high_reg[1][25] [6]),
        .I1(P[16]),
        .I2(\high_reg[0][17] [16]),
        .I3(P[17]),
        .I4(\high_reg[0][17] [17]),
        .I5(\high_reg[1][25] [7]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \high[0][17]_i_1 
       (.I0(\high_reg[1][25] [7]),
        .I1(P[17]),
        .I2(\high_reg[0][17] [17]),
        .I3(P[18]),
        .I4(\high_reg[1][25] [8]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][18]_i_1 
       (.I0(\high_reg[1][25] [8]),
        .I1(P[18]),
        .I2(P[19]),
        .I3(\high_reg[1][25] [9]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][19]_i_1 
       (.I0(\high_reg[1][25] [9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(\high_reg[1][25] [10]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][1]_i_1 
       (.I0(P[1]),
        .I1(\high_reg[0][17] [1]),
        .I2(P[2]),
        .I3(\high_reg[0][17] [2]),
        .I4(\high_reg[1][9] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][20]_i_1 
       (.I0(\high_reg[1][25] [10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(\high_reg[1][25] [11]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][21]_i_1 
       (.I0(\high_reg[1][25] [11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(\high_reg[1][25] [12]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][22]_i_1 
       (.I0(\high_reg[1][25] [12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(\high_reg[1][25] [13]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][23]_i_1 
       (.I0(\high_reg[1][25] [13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(\high_reg[1][25] [14]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \high[0][24]_i_1 
       (.I0(\high_reg[1][25] [14]),
        .I1(P[24]),
        .I2(\high_reg[1][25] [15]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][2]_i_1 
       (.I0(P[2]),
        .I1(\high_reg[0][17] [2]),
        .I2(P[3]),
        .I3(\high_reg[0][17] [3]),
        .I4(\high_reg[1][9] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][3]_i_1 
       (.I0(P[3]),
        .I1(\high_reg[0][17] [3]),
        .I2(P[4]),
        .I3(\high_reg[0][17] [4]),
        .I4(\high_reg[1][9] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][4]_i_1 
       (.I0(P[4]),
        .I1(\high_reg[0][17] [4]),
        .I2(P[5]),
        .I3(\high_reg[0][17] [5]),
        .I4(\high_reg[1][9] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][5]_i_1 
       (.I0(P[5]),
        .I1(\high_reg[0][17] [5]),
        .I2(P[6]),
        .I3(\high_reg[0][17] [6]),
        .I4(\high_reg[1][9] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][6]_i_1 
       (.I0(P[6]),
        .I1(\high_reg[0][17] [6]),
        .I2(P[7]),
        .I3(\high_reg[0][17] [7]),
        .I4(\high_reg[1][9] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][7]_i_1 
       (.I0(P[7]),
        .I1(\high_reg[0][17] [7]),
        .I2(P[8]),
        .I3(\high_reg[0][17] [8]),
        .I4(\high_reg[1][9] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][8]_i_1 
       (.I0(P[8]),
        .I1(\high_reg[0][17] [8]),
        .I2(P[9]),
        .I3(\high_reg[0][17] [9]),
        .I4(\high_reg[1][9] [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][9]_i_1 
       (.I0(P[9]),
        .I1(\high_reg[0][17] [9]),
        .I2(P[10]),
        .I3(\high_reg[0][17] [10]),
        .I4(\high_reg[1][25] [0]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'h96000000)) 
    \high[1][10]_i_1 
       (.I0(P[10]),
        .I1(\high_reg[0][17] [10]),
        .I2(\high_reg[1][25] [0]),
        .I3(P[9]),
        .I4(\high_reg[0][17] [9]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [9]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][11]_i_1 
       (.I0(P[11]),
        .I1(\high_reg[0][17] [11]),
        .I2(\high_reg[1][25] [1]),
        .I3(\high_reg[1][25] [0]),
        .I4(P[10]),
        .I5(\high_reg[0][17] [10]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [10]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][12]_i_1 
       (.I0(P[12]),
        .I1(\high_reg[0][17] [12]),
        .I2(\high_reg[1][25] [2]),
        .I3(\high_reg[1][25] [1]),
        .I4(P[11]),
        .I5(\high_reg[0][17] [11]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [11]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][13]_i_1 
       (.I0(P[13]),
        .I1(\high_reg[0][17] [13]),
        .I2(\high_reg[1][25] [3]),
        .I3(\high_reg[1][25] [2]),
        .I4(P[12]),
        .I5(\high_reg[0][17] [12]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [12]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][14]_i_1 
       (.I0(P[14]),
        .I1(\high_reg[0][17] [14]),
        .I2(\high_reg[1][25] [4]),
        .I3(\high_reg[1][25] [3]),
        .I4(P[13]),
        .I5(\high_reg[0][17] [13]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [13]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][15]_i_1 
       (.I0(P[15]),
        .I1(\high_reg[0][17] [15]),
        .I2(\high_reg[1][25] [5]),
        .I3(\high_reg[1][25] [4]),
        .I4(P[14]),
        .I5(\high_reg[0][17] [14]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [14]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][16]_i_1 
       (.I0(P[16]),
        .I1(\high_reg[0][17] [16]),
        .I2(\high_reg[1][25] [6]),
        .I3(\high_reg[1][25] [5]),
        .I4(P[15]),
        .I5(\high_reg[0][17] [15]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [15]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][17]_i_1 
       (.I0(P[17]),
        .I1(\high_reg[0][17] [17]),
        .I2(\high_reg[1][25] [7]),
        .I3(\high_reg[1][25] [6]),
        .I4(P[16]),
        .I5(\high_reg[0][17] [16]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [16]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'h66606000)) 
    \high[1][18]_i_1 
       (.I0(P[18]),
        .I1(\high_reg[1][25] [8]),
        .I2(\high_reg[1][25] [7]),
        .I3(P[17]),
        .I4(\high_reg[0][17] [17]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [17]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][19]_i_1 
       (.I0(P[19]),
        .I1(\high_reg[1][25] [9]),
        .I2(\high_reg[1][25] [8]),
        .I3(P[18]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [18]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][1]_i_1 
       (.I0(\high_reg[0][17] [1]),
        .I1(P[1]),
        .I2(\high_reg[1][9] [0]),
        .I3(P[0]),
        .I4(\high_reg[0][17] [0]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][20]_i_1 
       (.I0(P[20]),
        .I1(\high_reg[1][25] [10]),
        .I2(\high_reg[1][25] [9]),
        .I3(P[19]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [19]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][21]_i_1 
       (.I0(P[21]),
        .I1(\high_reg[1][25] [11]),
        .I2(\high_reg[1][25] [10]),
        .I3(P[20]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [20]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][22]_i_1 
       (.I0(P[22]),
        .I1(\high_reg[1][25] [12]),
        .I2(\high_reg[1][25] [11]),
        .I3(P[21]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [21]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][23]_i_1 
       (.I0(P[23]),
        .I1(\high_reg[1][25] [13]),
        .I2(\high_reg[1][25] [12]),
        .I3(P[22]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [22]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][24]_i_1 
       (.I0(P[24]),
        .I1(\high_reg[1][25] [14]),
        .I2(\high_reg[1][25] [13]),
        .I3(P[23]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [23]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \high[1][25]_i_1 
       (.I0(\high_reg[1][25] [15]),
        .I1(\high_reg[1][25] [14]),
        .I2(P[24]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [24]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][2]_i_1 
       (.I0(\high_reg[0][17] [2]),
        .I1(P[2]),
        .I2(\high_reg[1][9] [1]),
        .I3(P[1]),
        .I4(\high_reg[0][17] [1]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][3]_i_1 
       (.I0(\high_reg[0][17] [3]),
        .I1(P[3]),
        .I2(\high_reg[1][9] [2]),
        .I3(P[2]),
        .I4(\high_reg[0][17] [2]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][4]_i_1 
       (.I0(\high_reg[0][17] [4]),
        .I1(P[4]),
        .I2(\high_reg[1][9] [3]),
        .I3(P[3]),
        .I4(\high_reg[0][17] [3]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][5]_i_1 
       (.I0(\high_reg[0][17] [5]),
        .I1(P[5]),
        .I2(\high_reg[1][9] [4]),
        .I3(P[4]),
        .I4(\high_reg[0][17] [4]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [4]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][6]_i_1 
       (.I0(\high_reg[0][17] [6]),
        .I1(P[6]),
        .I2(\high_reg[1][9] [5]),
        .I3(P[5]),
        .I4(\high_reg[0][17] [5]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [5]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][7]_i_1 
       (.I0(\high_reg[0][17] [7]),
        .I1(P[7]),
        .I2(\high_reg[1][9] [6]),
        .I3(P[6]),
        .I4(\high_reg[0][17] [6]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [6]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][8]_i_1 
       (.I0(\high_reg[0][17] [8]),
        .I1(P[8]),
        .I2(\high_reg[1][9] [7]),
        .I3(P[7]),
        .I4(\high_reg[0][17] [7]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [7]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][9]_i_1 
       (.I0(\high_reg[0][17] [9]),
        .I1(P[9]),
        .I2(\high_reg[1][9] [8]),
        .I3(P[8]),
        .I4(\high_reg[0][17] [8]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [8]));
endmodule

(* ORIG_REF_NAME = "csa_3to2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_3to2_42
   (D,
    \genblk3[1].genblk1[1].p_product_reg[3] ,
    P,
    \high_reg[0][17] ,
    \high_reg[1][9] ,
    \high_reg[1][25] );
  output [24:0]D;
  output [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  input [24:0]P;
  input [17:0]\high_reg[0][17] ;
  input [8:0]\high_reg[1][9] ;
  input [15:0]\high_reg[1][25] ;

  wire [24:0]D;
  wire [24:0]P;
  wire [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  wire [17:0]\high_reg[0][17] ;
  wire [15:0]\high_reg[1][25] ;
  wire [8:0]\high_reg[1][9] ;

  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][0]_i_1__0 
       (.I0(P[0]),
        .I1(\high_reg[0][17] [0]),
        .I2(P[1]),
        .I3(\high_reg[0][17] [1]),
        .I4(\high_reg[1][9] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][10]_i_1__0 
       (.I0(\high_reg[1][25] [0]),
        .I1(P[10]),
        .I2(\high_reg[0][17] [10]),
        .I3(P[11]),
        .I4(\high_reg[0][17] [11]),
        .I5(\high_reg[1][25] [1]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][11]_i_1__0 
       (.I0(\high_reg[1][25] [1]),
        .I1(P[11]),
        .I2(\high_reg[0][17] [11]),
        .I3(P[12]),
        .I4(\high_reg[0][17] [12]),
        .I5(\high_reg[1][25] [2]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][12]_i_1__0 
       (.I0(\high_reg[1][25] [2]),
        .I1(P[12]),
        .I2(\high_reg[0][17] [12]),
        .I3(P[13]),
        .I4(\high_reg[0][17] [13]),
        .I5(\high_reg[1][25] [3]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][13]_i_1__0 
       (.I0(\high_reg[1][25] [3]),
        .I1(P[13]),
        .I2(\high_reg[0][17] [13]),
        .I3(P[14]),
        .I4(\high_reg[0][17] [14]),
        .I5(\high_reg[1][25] [4]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][14]_i_1__0 
       (.I0(\high_reg[1][25] [4]),
        .I1(P[14]),
        .I2(\high_reg[0][17] [14]),
        .I3(P[15]),
        .I4(\high_reg[0][17] [15]),
        .I5(\high_reg[1][25] [5]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][15]_i_1__0 
       (.I0(\high_reg[1][25] [5]),
        .I1(P[15]),
        .I2(\high_reg[0][17] [15]),
        .I3(P[16]),
        .I4(\high_reg[0][17] [16]),
        .I5(\high_reg[1][25] [6]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][16]_i_1__0 
       (.I0(\high_reg[1][25] [6]),
        .I1(P[16]),
        .I2(\high_reg[0][17] [16]),
        .I3(P[17]),
        .I4(\high_reg[0][17] [17]),
        .I5(\high_reg[1][25] [7]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \high[0][17]_i_1__0 
       (.I0(\high_reg[1][25] [7]),
        .I1(P[17]),
        .I2(\high_reg[0][17] [17]),
        .I3(P[18]),
        .I4(\high_reg[1][25] [8]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][18]_i_1__0 
       (.I0(\high_reg[1][25] [8]),
        .I1(P[18]),
        .I2(P[19]),
        .I3(\high_reg[1][25] [9]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][19]_i_1__0 
       (.I0(\high_reg[1][25] [9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(\high_reg[1][25] [10]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][1]_i_1__0 
       (.I0(P[1]),
        .I1(\high_reg[0][17] [1]),
        .I2(P[2]),
        .I3(\high_reg[0][17] [2]),
        .I4(\high_reg[1][9] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][20]_i_1__0 
       (.I0(\high_reg[1][25] [10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(\high_reg[1][25] [11]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][21]_i_1__0 
       (.I0(\high_reg[1][25] [11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(\high_reg[1][25] [12]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][22]_i_1__0 
       (.I0(\high_reg[1][25] [12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(\high_reg[1][25] [13]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][23]_i_1__0 
       (.I0(\high_reg[1][25] [13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(\high_reg[1][25] [14]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \high[0][24]_i_1__0 
       (.I0(\high_reg[1][25] [14]),
        .I1(P[24]),
        .I2(\high_reg[1][25] [15]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][2]_i_1__0 
       (.I0(P[2]),
        .I1(\high_reg[0][17] [2]),
        .I2(P[3]),
        .I3(\high_reg[0][17] [3]),
        .I4(\high_reg[1][9] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][3]_i_1__0 
       (.I0(P[3]),
        .I1(\high_reg[0][17] [3]),
        .I2(P[4]),
        .I3(\high_reg[0][17] [4]),
        .I4(\high_reg[1][9] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][4]_i_1__0 
       (.I0(P[4]),
        .I1(\high_reg[0][17] [4]),
        .I2(P[5]),
        .I3(\high_reg[0][17] [5]),
        .I4(\high_reg[1][9] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][5]_i_1__0 
       (.I0(P[5]),
        .I1(\high_reg[0][17] [5]),
        .I2(P[6]),
        .I3(\high_reg[0][17] [6]),
        .I4(\high_reg[1][9] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][6]_i_1__0 
       (.I0(P[6]),
        .I1(\high_reg[0][17] [6]),
        .I2(P[7]),
        .I3(\high_reg[0][17] [7]),
        .I4(\high_reg[1][9] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][7]_i_1__0 
       (.I0(P[7]),
        .I1(\high_reg[0][17] [7]),
        .I2(P[8]),
        .I3(\high_reg[0][17] [8]),
        .I4(\high_reg[1][9] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][8]_i_1__0 
       (.I0(P[8]),
        .I1(\high_reg[0][17] [8]),
        .I2(P[9]),
        .I3(\high_reg[0][17] [9]),
        .I4(\high_reg[1][9] [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][9]_i_1__0 
       (.I0(P[9]),
        .I1(\high_reg[0][17] [9]),
        .I2(P[10]),
        .I3(\high_reg[0][17] [10]),
        .I4(\high_reg[1][25] [0]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h96000000)) 
    \high[1][10]_i_1__0 
       (.I0(P[10]),
        .I1(\high_reg[0][17] [10]),
        .I2(\high_reg[1][25] [0]),
        .I3(P[9]),
        .I4(\high_reg[0][17] [9]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [9]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][11]_i_1__0 
       (.I0(P[11]),
        .I1(\high_reg[0][17] [11]),
        .I2(\high_reg[1][25] [1]),
        .I3(\high_reg[1][25] [0]),
        .I4(P[10]),
        .I5(\high_reg[0][17] [10]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [10]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][12]_i_1__0 
       (.I0(P[12]),
        .I1(\high_reg[0][17] [12]),
        .I2(\high_reg[1][25] [2]),
        .I3(\high_reg[1][25] [1]),
        .I4(P[11]),
        .I5(\high_reg[0][17] [11]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [11]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][13]_i_1__0 
       (.I0(P[13]),
        .I1(\high_reg[0][17] [13]),
        .I2(\high_reg[1][25] [3]),
        .I3(\high_reg[1][25] [2]),
        .I4(P[12]),
        .I5(\high_reg[0][17] [12]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [12]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][14]_i_1__0 
       (.I0(P[14]),
        .I1(\high_reg[0][17] [14]),
        .I2(\high_reg[1][25] [4]),
        .I3(\high_reg[1][25] [3]),
        .I4(P[13]),
        .I5(\high_reg[0][17] [13]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [13]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][15]_i_1__0 
       (.I0(P[15]),
        .I1(\high_reg[0][17] [15]),
        .I2(\high_reg[1][25] [5]),
        .I3(\high_reg[1][25] [4]),
        .I4(P[14]),
        .I5(\high_reg[0][17] [14]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [14]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][16]_i_1__0 
       (.I0(P[16]),
        .I1(\high_reg[0][17] [16]),
        .I2(\high_reg[1][25] [6]),
        .I3(\high_reg[1][25] [5]),
        .I4(P[15]),
        .I5(\high_reg[0][17] [15]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [15]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][17]_i_1__0 
       (.I0(P[17]),
        .I1(\high_reg[0][17] [17]),
        .I2(\high_reg[1][25] [7]),
        .I3(\high_reg[1][25] [6]),
        .I4(P[16]),
        .I5(\high_reg[0][17] [16]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [16]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h66606000)) 
    \high[1][18]_i_1__0 
       (.I0(P[18]),
        .I1(\high_reg[1][25] [8]),
        .I2(\high_reg[1][25] [7]),
        .I3(P[17]),
        .I4(\high_reg[0][17] [17]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [17]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][19]_i_1__0 
       (.I0(P[19]),
        .I1(\high_reg[1][25] [9]),
        .I2(\high_reg[1][25] [8]),
        .I3(P[18]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [18]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][1]_i_1__0 
       (.I0(\high_reg[0][17] [1]),
        .I1(P[1]),
        .I2(\high_reg[1][9] [0]),
        .I3(P[0]),
        .I4(\high_reg[0][17] [0]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][20]_i_1__0 
       (.I0(P[20]),
        .I1(\high_reg[1][25] [10]),
        .I2(\high_reg[1][25] [9]),
        .I3(P[19]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [19]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][21]_i_1__0 
       (.I0(P[21]),
        .I1(\high_reg[1][25] [11]),
        .I2(\high_reg[1][25] [10]),
        .I3(P[20]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [20]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][22]_i_1__0 
       (.I0(P[22]),
        .I1(\high_reg[1][25] [12]),
        .I2(\high_reg[1][25] [11]),
        .I3(P[21]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [21]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][23]_i_1__0 
       (.I0(P[23]),
        .I1(\high_reg[1][25] [13]),
        .I2(\high_reg[1][25] [12]),
        .I3(P[22]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [22]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][24]_i_1__0 
       (.I0(P[24]),
        .I1(\high_reg[1][25] [14]),
        .I2(\high_reg[1][25] [13]),
        .I3(P[23]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [23]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \high[1][25]_i_1__0 
       (.I0(\high_reg[1][25] [15]),
        .I1(\high_reg[1][25] [14]),
        .I2(P[24]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [24]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][2]_i_1__0 
       (.I0(\high_reg[0][17] [2]),
        .I1(P[2]),
        .I2(\high_reg[1][9] [1]),
        .I3(P[1]),
        .I4(\high_reg[0][17] [1]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][3]_i_1__0 
       (.I0(\high_reg[0][17] [3]),
        .I1(P[3]),
        .I2(\high_reg[1][9] [2]),
        .I3(P[2]),
        .I4(\high_reg[0][17] [2]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][4]_i_1__0 
       (.I0(\high_reg[0][17] [4]),
        .I1(P[4]),
        .I2(\high_reg[1][9] [3]),
        .I3(P[3]),
        .I4(\high_reg[0][17] [3]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][5]_i_1__0 
       (.I0(\high_reg[0][17] [5]),
        .I1(P[5]),
        .I2(\high_reg[1][9] [4]),
        .I3(P[4]),
        .I4(\high_reg[0][17] [4]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [4]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][6]_i_1__0 
       (.I0(\high_reg[0][17] [6]),
        .I1(P[6]),
        .I2(\high_reg[1][9] [5]),
        .I3(P[5]),
        .I4(\high_reg[0][17] [5]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [5]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][7]_i_1__0 
       (.I0(\high_reg[0][17] [7]),
        .I1(P[7]),
        .I2(\high_reg[1][9] [6]),
        .I3(P[6]),
        .I4(\high_reg[0][17] [6]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [6]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][8]_i_1__0 
       (.I0(\high_reg[0][17] [8]),
        .I1(P[8]),
        .I2(\high_reg[1][9] [7]),
        .I3(P[7]),
        .I4(\high_reg[0][17] [7]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [7]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][9]_i_1__0 
       (.I0(\high_reg[0][17] [9]),
        .I1(P[9]),
        .I2(\high_reg[1][9] [8]),
        .I3(P[8]),
        .I4(\high_reg[0][17] [8]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [8]));
endmodule

(* ORIG_REF_NAME = "csa_3to2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_3to2_62
   (D,
    \genblk3[1].genblk1[1].p_product_reg[3] ,
    P,
    \high_reg[0][17] ,
    \high_reg[1][9] ,
    \high_reg[1][25] );
  output [24:0]D;
  output [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  input [24:0]P;
  input [17:0]\high_reg[0][17] ;
  input [8:0]\high_reg[1][9] ;
  input [15:0]\high_reg[1][25] ;

  wire [24:0]D;
  wire [24:0]P;
  wire [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  wire [17:0]\high_reg[0][17] ;
  wire [15:0]\high_reg[1][25] ;
  wire [8:0]\high_reg[1][9] ;

  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][0]_i_1 
       (.I0(P[0]),
        .I1(\high_reg[0][17] [0]),
        .I2(P[1]),
        .I3(\high_reg[0][17] [1]),
        .I4(\high_reg[1][9] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][10]_i_1 
       (.I0(\high_reg[1][25] [0]),
        .I1(P[10]),
        .I2(\high_reg[0][17] [10]),
        .I3(P[11]),
        .I4(\high_reg[0][17] [11]),
        .I5(\high_reg[1][25] [1]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][11]_i_1 
       (.I0(\high_reg[1][25] [1]),
        .I1(P[11]),
        .I2(\high_reg[0][17] [11]),
        .I3(P[12]),
        .I4(\high_reg[0][17] [12]),
        .I5(\high_reg[1][25] [2]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][12]_i_1 
       (.I0(\high_reg[1][25] [2]),
        .I1(P[12]),
        .I2(\high_reg[0][17] [12]),
        .I3(P[13]),
        .I4(\high_reg[0][17] [13]),
        .I5(\high_reg[1][25] [3]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][13]_i_1 
       (.I0(\high_reg[1][25] [3]),
        .I1(P[13]),
        .I2(\high_reg[0][17] [13]),
        .I3(P[14]),
        .I4(\high_reg[0][17] [14]),
        .I5(\high_reg[1][25] [4]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][14]_i_1 
       (.I0(\high_reg[1][25] [4]),
        .I1(P[14]),
        .I2(\high_reg[0][17] [14]),
        .I3(P[15]),
        .I4(\high_reg[0][17] [15]),
        .I5(\high_reg[1][25] [5]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][15]_i_1 
       (.I0(\high_reg[1][25] [5]),
        .I1(P[15]),
        .I2(\high_reg[0][17] [15]),
        .I3(P[16]),
        .I4(\high_reg[0][17] [16]),
        .I5(\high_reg[1][25] [6]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \high[0][16]_i_1 
       (.I0(\high_reg[1][25] [6]),
        .I1(P[16]),
        .I2(\high_reg[0][17] [16]),
        .I3(P[17]),
        .I4(\high_reg[0][17] [17]),
        .I5(\high_reg[1][25] [7]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \high[0][17]_i_1 
       (.I0(\high_reg[1][25] [7]),
        .I1(P[17]),
        .I2(\high_reg[0][17] [17]),
        .I3(P[18]),
        .I4(\high_reg[1][25] [8]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][18]_i_1 
       (.I0(\high_reg[1][25] [8]),
        .I1(P[18]),
        .I2(P[19]),
        .I3(\high_reg[1][25] [9]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][19]_i_1 
       (.I0(\high_reg[1][25] [9]),
        .I1(P[19]),
        .I2(P[20]),
        .I3(\high_reg[1][25] [10]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][1]_i_1 
       (.I0(P[1]),
        .I1(\high_reg[0][17] [1]),
        .I2(P[2]),
        .I3(\high_reg[0][17] [2]),
        .I4(\high_reg[1][9] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][20]_i_1 
       (.I0(\high_reg[1][25] [10]),
        .I1(P[20]),
        .I2(P[21]),
        .I3(\high_reg[1][25] [11]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][21]_i_1 
       (.I0(\high_reg[1][25] [11]),
        .I1(P[21]),
        .I2(P[22]),
        .I3(\high_reg[1][25] [12]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][22]_i_1 
       (.I0(\high_reg[1][25] [12]),
        .I1(P[22]),
        .I2(P[23]),
        .I3(\high_reg[1][25] [13]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \high[0][23]_i_1 
       (.I0(\high_reg[1][25] [13]),
        .I1(P[23]),
        .I2(P[24]),
        .I3(\high_reg[1][25] [14]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \high[0][24]_i_1 
       (.I0(\high_reg[1][25] [14]),
        .I1(P[24]),
        .I2(\high_reg[1][25] [15]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][2]_i_1 
       (.I0(P[2]),
        .I1(\high_reg[0][17] [2]),
        .I2(P[3]),
        .I3(\high_reg[0][17] [3]),
        .I4(\high_reg[1][9] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][3]_i_1 
       (.I0(P[3]),
        .I1(\high_reg[0][17] [3]),
        .I2(P[4]),
        .I3(\high_reg[0][17] [4]),
        .I4(\high_reg[1][9] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][4]_i_1 
       (.I0(P[4]),
        .I1(\high_reg[0][17] [4]),
        .I2(P[5]),
        .I3(\high_reg[0][17] [5]),
        .I4(\high_reg[1][9] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][5]_i_1 
       (.I0(P[5]),
        .I1(\high_reg[0][17] [5]),
        .I2(P[6]),
        .I3(\high_reg[0][17] [6]),
        .I4(\high_reg[1][9] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][6]_i_1 
       (.I0(P[6]),
        .I1(\high_reg[0][17] [6]),
        .I2(P[7]),
        .I3(\high_reg[0][17] [7]),
        .I4(\high_reg[1][9] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][7]_i_1 
       (.I0(P[7]),
        .I1(\high_reg[0][17] [7]),
        .I2(P[8]),
        .I3(\high_reg[0][17] [8]),
        .I4(\high_reg[1][9] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][8]_i_1 
       (.I0(P[8]),
        .I1(\high_reg[0][17] [8]),
        .I2(P[9]),
        .I3(\high_reg[0][17] [9]),
        .I4(\high_reg[1][9] [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    \high[0][9]_i_1 
       (.I0(P[9]),
        .I1(\high_reg[0][17] [9]),
        .I2(P[10]),
        .I3(\high_reg[0][17] [10]),
        .I4(\high_reg[1][25] [0]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h96000000)) 
    \high[1][10]_i_1 
       (.I0(P[10]),
        .I1(\high_reg[0][17] [10]),
        .I2(\high_reg[1][25] [0]),
        .I3(P[9]),
        .I4(\high_reg[0][17] [9]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [9]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][11]_i_1 
       (.I0(P[11]),
        .I1(\high_reg[0][17] [11]),
        .I2(\high_reg[1][25] [1]),
        .I3(\high_reg[1][25] [0]),
        .I4(P[10]),
        .I5(\high_reg[0][17] [10]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [10]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][12]_i_1 
       (.I0(P[12]),
        .I1(\high_reg[0][17] [12]),
        .I2(\high_reg[1][25] [2]),
        .I3(\high_reg[1][25] [1]),
        .I4(P[11]),
        .I5(\high_reg[0][17] [11]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [11]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][13]_i_1 
       (.I0(P[13]),
        .I1(\high_reg[0][17] [13]),
        .I2(\high_reg[1][25] [3]),
        .I3(\high_reg[1][25] [2]),
        .I4(P[12]),
        .I5(\high_reg[0][17] [12]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [12]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][14]_i_1 
       (.I0(P[14]),
        .I1(\high_reg[0][17] [14]),
        .I2(\high_reg[1][25] [4]),
        .I3(\high_reg[1][25] [3]),
        .I4(P[13]),
        .I5(\high_reg[0][17] [13]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [13]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][15]_i_1 
       (.I0(P[15]),
        .I1(\high_reg[0][17] [15]),
        .I2(\high_reg[1][25] [5]),
        .I3(\high_reg[1][25] [4]),
        .I4(P[14]),
        .I5(\high_reg[0][17] [14]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [14]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][16]_i_1 
       (.I0(P[16]),
        .I1(\high_reg[0][17] [16]),
        .I2(\high_reg[1][25] [6]),
        .I3(\high_reg[1][25] [5]),
        .I4(P[15]),
        .I5(\high_reg[0][17] [15]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [15]));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \high[1][17]_i_1 
       (.I0(P[17]),
        .I1(\high_reg[0][17] [17]),
        .I2(\high_reg[1][25] [7]),
        .I3(\high_reg[1][25] [6]),
        .I4(P[16]),
        .I5(\high_reg[0][17] [16]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [16]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h66606000)) 
    \high[1][18]_i_1 
       (.I0(P[18]),
        .I1(\high_reg[1][25] [8]),
        .I2(\high_reg[1][25] [7]),
        .I3(P[17]),
        .I4(\high_reg[0][17] [17]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [17]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][19]_i_1 
       (.I0(P[19]),
        .I1(\high_reg[1][25] [9]),
        .I2(\high_reg[1][25] [8]),
        .I3(P[18]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [18]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][1]_i_1 
       (.I0(\high_reg[0][17] [1]),
        .I1(P[1]),
        .I2(\high_reg[1][9] [0]),
        .I3(P[0]),
        .I4(\high_reg[0][17] [0]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][20]_i_1 
       (.I0(P[20]),
        .I1(\high_reg[1][25] [10]),
        .I2(\high_reg[1][25] [9]),
        .I3(P[19]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [19]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][21]_i_1 
       (.I0(P[21]),
        .I1(\high_reg[1][25] [11]),
        .I2(\high_reg[1][25] [10]),
        .I3(P[20]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [20]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][22]_i_1 
       (.I0(P[22]),
        .I1(\high_reg[1][25] [12]),
        .I2(\high_reg[1][25] [11]),
        .I3(P[21]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [21]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][23]_i_1 
       (.I0(P[23]),
        .I1(\high_reg[1][25] [13]),
        .I2(\high_reg[1][25] [12]),
        .I3(P[22]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [22]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \high[1][24]_i_1 
       (.I0(P[24]),
        .I1(\high_reg[1][25] [14]),
        .I2(\high_reg[1][25] [13]),
        .I3(P[23]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [23]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \high[1][25]_i_1 
       (.I0(\high_reg[1][25] [15]),
        .I1(\high_reg[1][25] [14]),
        .I2(P[24]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [24]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][2]_i_1 
       (.I0(\high_reg[0][17] [2]),
        .I1(P[2]),
        .I2(\high_reg[1][9] [1]),
        .I3(P[1]),
        .I4(\high_reg[0][17] [1]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][3]_i_1 
       (.I0(\high_reg[0][17] [3]),
        .I1(P[3]),
        .I2(\high_reg[1][9] [2]),
        .I3(P[2]),
        .I4(\high_reg[0][17] [2]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][4]_i_1 
       (.I0(\high_reg[0][17] [4]),
        .I1(P[4]),
        .I2(\high_reg[1][9] [3]),
        .I3(P[3]),
        .I4(\high_reg[0][17] [3]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][5]_i_1 
       (.I0(\high_reg[0][17] [5]),
        .I1(P[5]),
        .I2(\high_reg[1][9] [4]),
        .I3(P[4]),
        .I4(\high_reg[0][17] [4]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [4]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][6]_i_1 
       (.I0(\high_reg[0][17] [6]),
        .I1(P[6]),
        .I2(\high_reg[1][9] [5]),
        .I3(P[5]),
        .I4(\high_reg[0][17] [5]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [5]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][7]_i_1 
       (.I0(\high_reg[0][17] [7]),
        .I1(P[7]),
        .I2(\high_reg[1][9] [6]),
        .I3(P[6]),
        .I4(\high_reg[0][17] [6]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [6]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][8]_i_1 
       (.I0(\high_reg[0][17] [8]),
        .I1(P[8]),
        .I2(\high_reg[1][9] [7]),
        .I3(P[7]),
        .I4(\high_reg[0][17] [7]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [7]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][9]_i_1 
       (.I0(\high_reg[0][17] [9]),
        .I1(P[9]),
        .I2(\high_reg[1][9] [8]),
        .I3(P[8]),
        .I4(\high_reg[0][17] [8]),
        .O(\genblk3[1].genblk1[1].p_product_reg[3] [8]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2
   (D,
    \genblk3[1].genblk1[1].p_product_reg[3] ,
    P,
    \high_reg[0][17] ,
    \high_reg[1][9] ,
    \high_reg[1][25] );
  output [24:0]D;
  output [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  input [24:0]P;
  input [17:0]\high_reg[0][17] ;
  input [8:0]\high_reg[1][9] ;
  input [15:0]\high_reg[1][25] ;

  wire [24:0]D;
  wire [24:0]P;
  wire [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  wire [17:0]\high_reg[0][17] ;
  wire [15:0]\high_reg[1][25] ;
  wire [8:0]\high_reg[1][9] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2__parameterized0 csatu
       (.D(D),
        .P(P),
        .\genblk3[1].genblk1[1].p_product_reg[3] (\genblk3[1].genblk1[1].p_product_reg[3] ),
        .\high_reg[0][17] (\high_reg[0][17] ),
        .\high_reg[1][25] (\high_reg[1][25] ),
        .\high_reg[1][9] (\high_reg[1][9] ));
endmodule

(* ORIG_REF_NAME = "csa_tree_3to2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2_16
   (D,
    \genblk3[1].genblk1[1].p_product_reg[3] ,
    P,
    \high_reg[0][17] ,
    \high_reg[1][9] ,
    \high_reg[1][25] );
  output [24:0]D;
  output [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  input [24:0]P;
  input [17:0]\high_reg[0][17] ;
  input [8:0]\high_reg[1][9] ;
  input [15:0]\high_reg[1][25] ;

  wire [24:0]D;
  wire [24:0]P;
  wire [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  wire [17:0]\high_reg[0][17] ;
  wire [15:0]\high_reg[1][25] ;
  wire [8:0]\high_reg[1][9] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2__parameterized0_17 csatu
       (.D(D),
        .P(P),
        .\genblk3[1].genblk1[1].p_product_reg[3] (\genblk3[1].genblk1[1].p_product_reg[3] ),
        .\high_reg[0][17] (\high_reg[0][17] ),
        .\high_reg[1][25] (\high_reg[1][25] ),
        .\high_reg[1][9] (\high_reg[1][9] ));
endmodule

(* ORIG_REF_NAME = "csa_tree_3to2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2_40
   (D,
    \genblk3[1].genblk1[1].p_product_reg[3] ,
    P,
    \high_reg[0][17] ,
    \high_reg[1][9] ,
    \high_reg[1][25] );
  output [24:0]D;
  output [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  input [24:0]P;
  input [17:0]\high_reg[0][17] ;
  input [8:0]\high_reg[1][9] ;
  input [15:0]\high_reg[1][25] ;

  wire [24:0]D;
  wire [24:0]P;
  wire [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  wire [17:0]\high_reg[0][17] ;
  wire [15:0]\high_reg[1][25] ;
  wire [8:0]\high_reg[1][9] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2__parameterized0_41 csatu
       (.D(D),
        .P(P),
        .\genblk3[1].genblk1[1].p_product_reg[3] (\genblk3[1].genblk1[1].p_product_reg[3] ),
        .\high_reg[0][17] (\high_reg[0][17] ),
        .\high_reg[1][25] (\high_reg[1][25] ),
        .\high_reg[1][9] (\high_reg[1][9] ));
endmodule

(* ORIG_REF_NAME = "csa_tree_3to2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2_60
   (D,
    \genblk3[1].genblk1[1].p_product_reg[3] ,
    P,
    \high_reg[0][17] ,
    \high_reg[1][9] ,
    \high_reg[1][25] );
  output [24:0]D;
  output [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  input [24:0]P;
  input [17:0]\high_reg[0][17] ;
  input [8:0]\high_reg[1][9] ;
  input [15:0]\high_reg[1][25] ;

  wire [24:0]D;
  wire [24:0]P;
  wire [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  wire [17:0]\high_reg[0][17] ;
  wire [15:0]\high_reg[1][25] ;
  wire [8:0]\high_reg[1][9] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2__parameterized0_61 csatu
       (.D(D),
        .P(P),
        .\genblk3[1].genblk1[1].p_product_reg[3] (\genblk3[1].genblk1[1].p_product_reg[3] ),
        .\high_reg[0][17] (\high_reg[0][17] ),
        .\high_reg[1][25] (\high_reg[1][25] ),
        .\high_reg[1][9] (\high_reg[1][9] ));
endmodule

(* ORIG_REF_NAME = "csa_tree_3to2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2__parameterized0
   (D,
    \genblk3[1].genblk1[1].p_product_reg[3] ,
    P,
    \high_reg[0][17] ,
    \high_reg[1][9] ,
    \high_reg[1][25] );
  output [24:0]D;
  output [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  input [24:0]P;
  input [17:0]\high_reg[0][17] ;
  input [8:0]\high_reg[1][9] ;
  input [15:0]\high_reg[1][25] ;

  wire [24:0]D;
  wire [24:0]P;
  wire [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  wire [17:0]\high_reg[0][17] ;
  wire [15:0]\high_reg[1][25] ;
  wire [8:0]\high_reg[1][9] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_3to2 \LAYER_LOOP[0].csau 
       (.D(D),
        .P(P),
        .\genblk3[1].genblk1[1].p_product_reg[3] (\genblk3[1].genblk1[1].p_product_reg[3] ),
        .\high_reg[0][17] (\high_reg[0][17] ),
        .\high_reg[1][25] (\high_reg[1][25] ),
        .\high_reg[1][9] (\high_reg[1][9] ));
endmodule

(* ORIG_REF_NAME = "csa_tree_3to2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2__parameterized0_17
   (D,
    \genblk3[1].genblk1[1].p_product_reg[3] ,
    P,
    \high_reg[0][17] ,
    \high_reg[1][9] ,
    \high_reg[1][25] );
  output [24:0]D;
  output [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  input [24:0]P;
  input [17:0]\high_reg[0][17] ;
  input [8:0]\high_reg[1][9] ;
  input [15:0]\high_reg[1][25] ;

  wire [24:0]D;
  wire [24:0]P;
  wire [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  wire [17:0]\high_reg[0][17] ;
  wire [15:0]\high_reg[1][25] ;
  wire [8:0]\high_reg[1][9] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_3to2_18 \LAYER_LOOP[0].csau 
       (.D(D),
        .P(P),
        .\genblk3[1].genblk1[1].p_product_reg[3] (\genblk3[1].genblk1[1].p_product_reg[3] ),
        .\high_reg[0][17] (\high_reg[0][17] ),
        .\high_reg[1][25] (\high_reg[1][25] ),
        .\high_reg[1][9] (\high_reg[1][9] ));
endmodule

(* ORIG_REF_NAME = "csa_tree_3to2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2__parameterized0_41
   (D,
    \genblk3[1].genblk1[1].p_product_reg[3] ,
    P,
    \high_reg[0][17] ,
    \high_reg[1][9] ,
    \high_reg[1][25] );
  output [24:0]D;
  output [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  input [24:0]P;
  input [17:0]\high_reg[0][17] ;
  input [8:0]\high_reg[1][9] ;
  input [15:0]\high_reg[1][25] ;

  wire [24:0]D;
  wire [24:0]P;
  wire [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  wire [17:0]\high_reg[0][17] ;
  wire [15:0]\high_reg[1][25] ;
  wire [8:0]\high_reg[1][9] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_3to2_42 \LAYER_LOOP[0].csau 
       (.D(D),
        .P(P),
        .\genblk3[1].genblk1[1].p_product_reg[3] (\genblk3[1].genblk1[1].p_product_reg[3] ),
        .\high_reg[0][17] (\high_reg[0][17] ),
        .\high_reg[1][25] (\high_reg[1][25] ),
        .\high_reg[1][9] (\high_reg[1][9] ));
endmodule

(* ORIG_REF_NAME = "csa_tree_3to2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2__parameterized0_61
   (D,
    \genblk3[1].genblk1[1].p_product_reg[3] ,
    P,
    \high_reg[0][17] ,
    \high_reg[1][9] ,
    \high_reg[1][25] );
  output [24:0]D;
  output [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  input [24:0]P;
  input [17:0]\high_reg[0][17] ;
  input [8:0]\high_reg[1][9] ;
  input [15:0]\high_reg[1][25] ;

  wire [24:0]D;
  wire [24:0]P;
  wire [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  wire [17:0]\high_reg[0][17] ;
  wire [15:0]\high_reg[1][25] ;
  wire [8:0]\high_reg[1][9] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_3to2_62 \LAYER_LOOP[0].csau 
       (.D(D),
        .P(P),
        .\genblk3[1].genblk1[1].p_product_reg[3] (\genblk3[1].genblk1[1].p_product_reg[3] ),
        .\high_reg[0][17] (\high_reg[0][17] ),
        .\high_reg[1][25] (\high_reg[1][25] ),
        .\high_reg[1][9] (\high_reg[1][9] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_6to3
   (D,
    \genblk3[1].genblk1[1].p_product_reg[3] ,
    P,
    \high_reg[0][17] ,
    \high_reg[1][9] ,
    \high_reg[1][25] );
  output [24:0]D;
  output [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  input [24:0]P;
  input [17:0]\high_reg[0][17] ;
  input [8:0]\high_reg[1][9] ;
  input [15:0]\high_reg[1][25] ;

  wire [24:0]D;
  wire [24:0]P;
  wire [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  wire [17:0]\high_reg[0][17] ;
  wire [15:0]\high_reg[1][25] ;
  wire [8:0]\high_reg[1][9] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2 csatu
       (.D(D),
        .P(P),
        .\genblk3[1].genblk1[1].p_product_reg[3] (\genblk3[1].genblk1[1].p_product_reg[3] ),
        .\high_reg[0][17] (\high_reg[0][17] ),
        .\high_reg[1][25] (\high_reg[1][25] ),
        .\high_reg[1][9] (\high_reg[1][9] ));
endmodule

(* ORIG_REF_NAME = "csa_tree_6to3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_6to3_15
   (D,
    \genblk3[1].genblk1[1].p_product_reg[3] ,
    P,
    \high_reg[0][17] ,
    \high_reg[1][9] ,
    \high_reg[1][25] );
  output [24:0]D;
  output [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  input [24:0]P;
  input [17:0]\high_reg[0][17] ;
  input [8:0]\high_reg[1][9] ;
  input [15:0]\high_reg[1][25] ;

  wire [24:0]D;
  wire [24:0]P;
  wire [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  wire [17:0]\high_reg[0][17] ;
  wire [15:0]\high_reg[1][25] ;
  wire [8:0]\high_reg[1][9] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2_16 csatu
       (.D(D),
        .P(P),
        .\genblk3[1].genblk1[1].p_product_reg[3] (\genblk3[1].genblk1[1].p_product_reg[3] ),
        .\high_reg[0][17] (\high_reg[0][17] ),
        .\high_reg[1][25] (\high_reg[1][25] ),
        .\high_reg[1][9] (\high_reg[1][9] ));
endmodule

(* ORIG_REF_NAME = "csa_tree_6to3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_6to3_39
   (D,
    \genblk3[1].genblk1[1].p_product_reg[3] ,
    P,
    \high_reg[0][17] ,
    \high_reg[1][9] ,
    \high_reg[1][25] );
  output [24:0]D;
  output [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  input [24:0]P;
  input [17:0]\high_reg[0][17] ;
  input [8:0]\high_reg[1][9] ;
  input [15:0]\high_reg[1][25] ;

  wire [24:0]D;
  wire [24:0]P;
  wire [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  wire [17:0]\high_reg[0][17] ;
  wire [15:0]\high_reg[1][25] ;
  wire [8:0]\high_reg[1][9] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2_40 csatu
       (.D(D),
        .P(P),
        .\genblk3[1].genblk1[1].p_product_reg[3] (\genblk3[1].genblk1[1].p_product_reg[3] ),
        .\high_reg[0][17] (\high_reg[0][17] ),
        .\high_reg[1][25] (\high_reg[1][25] ),
        .\high_reg[1][9] (\high_reg[1][9] ));
endmodule

(* ORIG_REF_NAME = "csa_tree_6to3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_6to3_59
   (D,
    \genblk3[1].genblk1[1].p_product_reg[3] ,
    P,
    \high_reg[0][17] ,
    \high_reg[1][9] ,
    \high_reg[1][25] );
  output [24:0]D;
  output [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  input [24:0]P;
  input [17:0]\high_reg[0][17] ;
  input [8:0]\high_reg[1][9] ;
  input [15:0]\high_reg[1][25] ;

  wire [24:0]D;
  wire [24:0]P;
  wire [24:0]\genblk3[1].genblk1[1].p_product_reg[3] ;
  wire [17:0]\high_reg[0][17] ;
  wire [15:0]\high_reg[1][25] ;
  wire [8:0]\high_reg[1][9] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_3to2_60 csatu
       (.D(D),
        .P(P),
        .\genblk3[1].genblk1[1].p_product_reg[3] (\genblk3[1].genblk1[1].p_product_reg[3] ),
        .\high_reg[0][17] (\high_reg[0][17] ),
        .\high_reg[1][25] (\high_reg[1][25] ),
        .\high_reg[1][9] (\high_reg[1][9] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divby2
   (\madd_res_reg_reg[1] ,
    \madd_res_reg_reg[12] ,
    \madd_res_reg_reg[16] ,
    \madd_res_reg_reg[20] ,
    \madd_res_reg_reg[24] ,
    \madd_res_reg_reg[28] ,
    \madd_res_reg_reg[31] ,
    \y_reg[31]_0 ,
    D,
    clk,
    \y_reg[31]_1 ,
    \genblk1[0].q_reg ,
    \genblk8[0].q_reg ,
    Q,
    dif_by_2_DP);
  output [0:0]\madd_res_reg_reg[1] ;
  output [3:0]\madd_res_reg_reg[12] ;
  output [3:0]\madd_res_reg_reg[16] ;
  output [3:0]\madd_res_reg_reg[20] ;
  output [3:0]\madd_res_reg_reg[24] ;
  output [3:0]\madd_res_reg_reg[28] ;
  output [2:0]\madd_res_reg_reg[31] ;
  output [31:0]\y_reg[31]_0 ;
  input [31:0]D;
  input clk;
  input [24:0]\y_reg[31]_1 ;
  input [18:0]\genblk1[0].q_reg ;
  input [3:0]\genblk8[0].q_reg ;
  input [31:0]Q;
  input dif_by_2_DP;

  wire [31:0]D;
  wire [31:0]Q;
  wire clk;
  wire dif_by_2_DP;
  wire [31:0]e_div;
  wire [18:0]\genblk1[0].q_reg ;
  wire [3:0]\genblk8[0].q_reg ;
  wire [3:0]\madd_res_reg_reg[12] ;
  wire [3:0]\madd_res_reg_reg[16] ;
  wire [0:0]\madd_res_reg_reg[1] ;
  wire [3:0]\madd_res_reg_reg[20] ;
  wire [3:0]\madd_res_reg_reg[24] ;
  wire [3:0]\madd_res_reg_reg[28] ;
  wire [2:0]\madd_res_reg_reg[31] ;
  wire [31:0]\y_reg[31]_0 ;
  wire [24:0]\y_reg[31]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][0]_i_1__1 
       (.I0(e_div[0]),
        .I1(Q[0]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][10]_i_1__1 
       (.I0(e_div[10]),
        .I1(Q[10]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][11]_i_1__1 
       (.I0(e_div[11]),
        .I1(Q[11]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][12]_i_1__1 
       (.I0(e_div[12]),
        .I1(Q[12]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][13]_i_1__1 
       (.I0(e_div[13]),
        .I1(Q[13]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][14]_i_1__1 
       (.I0(e_div[14]),
        .I1(Q[14]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][15]_i_1__1 
       (.I0(e_div[15]),
        .I1(Q[15]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][16]_i_1__1 
       (.I0(e_div[16]),
        .I1(Q[16]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][17]_i_1__1 
       (.I0(e_div[17]),
        .I1(Q[17]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][18]_i_1__1 
       (.I0(e_div[18]),
        .I1(Q[18]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][19]_i_1__1 
       (.I0(e_div[19]),
        .I1(Q[19]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][1]_i_1__1 
       (.I0(e_div[1]),
        .I1(Q[1]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][20]_i_1__1 
       (.I0(e_div[20]),
        .I1(Q[20]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][21]_i_1__1 
       (.I0(e_div[21]),
        .I1(Q[21]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][22]_i_1__1 
       (.I0(e_div[22]),
        .I1(Q[22]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][23]_i_1__1 
       (.I0(e_div[23]),
        .I1(Q[23]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][24]_i_1__1 
       (.I0(e_div[24]),
        .I1(Q[24]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][25]_i_1__1 
       (.I0(e_div[25]),
        .I1(Q[25]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][26]_i_1__1 
       (.I0(e_div[26]),
        .I1(Q[26]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][27]_i_1__1 
       (.I0(e_div[27]),
        .I1(Q[27]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][28]_i_1__1 
       (.I0(e_div[28]),
        .I1(Q[28]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][29]_i_1__1 
       (.I0(e_div[29]),
        .I1(Q[29]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][2]_i_1__1 
       (.I0(e_div[2]),
        .I1(Q[2]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][30]_i_1__1 
       (.I0(e_div[30]),
        .I1(Q[30]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][31]_i_1__1 
       (.I0(e_div[31]),
        .I1(Q[31]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][3]_i_1__1 
       (.I0(e_div[3]),
        .I1(Q[3]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][4]_i_1__1 
       (.I0(e_div[4]),
        .I1(Q[4]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][5]_i_1__1 
       (.I0(e_div[5]),
        .I1(Q[5]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][6]_i_1__1 
       (.I0(e_div[6]),
        .I1(Q[6]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][7]_i_1__1 
       (.I0(e_div[7]),
        .I1(Q[7]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][8]_i_1__1 
       (.I0(e_div[8]),
        .I1(Q[8]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][9]_i_1__1 
       (.I0(e_div[9]),
        .I1(Q[9]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [9]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[11]_i_2__0 
       (.I0(\y_reg[31]_1 [5]),
        .I1(\genblk1[0].q_reg [3]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[12] [3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[11]_i_3__0 
       (.I0(\y_reg[31]_1 [4]),
        .I1(\genblk1[0].q_reg [2]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[12] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[11]_i_4__0 
       (.I0(\y_reg[31]_1 [3]),
        .I1(\genblk1[0].q_reg [1]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[12] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[11]_i_5__0 
       (.I0(\y_reg[31]_1 [2]),
        .I1(\genblk1[0].q_reg [0]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[12] [0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[15]_i_2__0 
       (.I0(\y_reg[31]_1 [9]),
        .I1(\genblk8[0].q_reg [0]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[16] [3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[15]_i_3__0 
       (.I0(\y_reg[31]_1 [8]),
        .I1(\genblk1[0].q_reg [6]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[16] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[15]_i_4__0 
       (.I0(\y_reg[31]_1 [7]),
        .I1(\genblk1[0].q_reg [5]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[16] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[15]_i_5__0 
       (.I0(\y_reg[31]_1 [6]),
        .I1(\genblk1[0].q_reg [4]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[16] [0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[19]_i_2__0 
       (.I0(\y_reg[31]_1 [13]),
        .I1(\genblk1[0].q_reg [7]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[20] [3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[19]_i_3__0 
       (.I0(\y_reg[31]_1 [12]),
        .I1(\genblk8[0].q_reg [3]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[20] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[19]_i_4__0 
       (.I0(\y_reg[31]_1 [11]),
        .I1(\genblk8[0].q_reg [2]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[20] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[19]_i_5__0 
       (.I0(\y_reg[31]_1 [10]),
        .I1(\genblk8[0].q_reg [1]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[20] [0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[23]_i_2__0 
       (.I0(\y_reg[31]_1 [17]),
        .I1(\genblk1[0].q_reg [11]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[24] [3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[23]_i_3__0 
       (.I0(\y_reg[31]_1 [16]),
        .I1(\genblk1[0].q_reg [10]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[24] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[23]_i_4__0 
       (.I0(\y_reg[31]_1 [15]),
        .I1(\genblk1[0].q_reg [9]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[24] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[23]_i_5__0 
       (.I0(\y_reg[31]_1 [14]),
        .I1(\genblk1[0].q_reg [8]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[24] [0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[27]_i_2__0 
       (.I0(\y_reg[31]_1 [21]),
        .I1(\genblk1[0].q_reg [15]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[28] [3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[27]_i_3__0 
       (.I0(\y_reg[31]_1 [20]),
        .I1(\genblk1[0].q_reg [14]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[28] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[27]_i_4__0 
       (.I0(\y_reg[31]_1 [19]),
        .I1(\genblk1[0].q_reg [13]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[28] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[27]_i_5__0 
       (.I0(\y_reg[31]_1 [18]),
        .I1(\genblk1[0].q_reg [12]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[28] [0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[31]_i_2__0 
       (.I0(\y_reg[31]_1 [24]),
        .I1(\genblk1[0].q_reg [18]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[31] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[31]_i_3__0 
       (.I0(\y_reg[31]_1 [23]),
        .I1(\genblk1[0].q_reg [17]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[31] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[31]_i_4__0 
       (.I0(\y_reg[31]_1 [22]),
        .I1(\genblk1[0].q_reg [16]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[31] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \y[3]_i_2__0 
       (.I0(\y_reg[31]_1 [1]),
        .I1(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[1] ));
  FDRE \y_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(e_div[0]),
        .R(1'b0));
  FDRE \y_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(e_div[10]),
        .R(1'b0));
  FDRE \y_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(e_div[11]),
        .R(1'b0));
  FDRE \y_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(e_div[12]),
        .R(1'b0));
  FDRE \y_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(e_div[13]),
        .R(1'b0));
  FDRE \y_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(e_div[14]),
        .R(1'b0));
  FDRE \y_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(e_div[15]),
        .R(1'b0));
  FDRE \y_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(e_div[16]),
        .R(1'b0));
  FDRE \y_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(e_div[17]),
        .R(1'b0));
  FDRE \y_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(e_div[18]),
        .R(1'b0));
  FDRE \y_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(e_div[19]),
        .R(1'b0));
  FDRE \y_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(e_div[1]),
        .R(1'b0));
  FDRE \y_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(e_div[20]),
        .R(1'b0));
  FDRE \y_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(e_div[21]),
        .R(1'b0));
  FDRE \y_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(e_div[22]),
        .R(1'b0));
  FDRE \y_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(e_div[23]),
        .R(1'b0));
  FDRE \y_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(e_div[24]),
        .R(1'b0));
  FDRE \y_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(e_div[25]),
        .R(1'b0));
  FDRE \y_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(e_div[26]),
        .R(1'b0));
  FDRE \y_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(e_div[27]),
        .R(1'b0));
  FDRE \y_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(e_div[28]),
        .R(1'b0));
  FDRE \y_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(e_div[29]),
        .R(1'b0));
  FDRE \y_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(e_div[2]),
        .R(1'b0));
  FDRE \y_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(e_div[30]),
        .R(1'b0));
  FDRE \y_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(e_div[31]),
        .R(1'b0));
  FDRE \y_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(e_div[3]),
        .R(1'b0));
  FDRE \y_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(e_div[4]),
        .R(1'b0));
  FDRE \y_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(e_div[5]),
        .R(1'b0));
  FDRE \y_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(e_div[6]),
        .R(1'b0));
  FDRE \y_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(e_div[7]),
        .R(1'b0));
  FDRE \y_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(e_div[8]),
        .R(1'b0));
  FDRE \y_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(e_div[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "divby2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divby2_27
   (\msub_res_reg_reg[1] ,
    \msub_res_reg_reg[12] ,
    \msub_res_reg_reg[16] ,
    \msub_res_reg_reg[20] ,
    \msub_res_reg_reg[24] ,
    \msub_res_reg_reg[28] ,
    \msub_res_reg_reg[31] ,
    \y_reg[31]_0 ,
    D,
    clk,
    \y_reg[31]_1 ,
    \genblk1[0].q_reg ,
    \genblk8[0].q_reg ,
    Q,
    dif_by_2_DP);
  output [0:0]\msub_res_reg_reg[1] ;
  output [3:0]\msub_res_reg_reg[12] ;
  output [3:0]\msub_res_reg_reg[16] ;
  output [3:0]\msub_res_reg_reg[20] ;
  output [3:0]\msub_res_reg_reg[24] ;
  output [3:0]\msub_res_reg_reg[28] ;
  output [2:0]\msub_res_reg_reg[31] ;
  output [31:0]\y_reg[31]_0 ;
  input [31:0]D;
  input clk;
  input [24:0]\y_reg[31]_1 ;
  input [18:0]\genblk1[0].q_reg ;
  input [3:0]\genblk8[0].q_reg ;
  input [31:0]Q;
  input dif_by_2_DP;

  wire [31:0]D;
  wire [31:0]Q;
  wire clk;
  wire dif_by_2_DP;
  wire [18:0]\genblk1[0].q_reg ;
  wire [3:0]\genblk8[0].q_reg ;
  wire [3:0]\msub_res_reg_reg[12] ;
  wire [3:0]\msub_res_reg_reg[16] ;
  wire [0:0]\msub_res_reg_reg[1] ;
  wire [3:0]\msub_res_reg_reg[20] ;
  wire [3:0]\msub_res_reg_reg[24] ;
  wire [3:0]\msub_res_reg_reg[28] ;
  wire [2:0]\msub_res_reg_reg[31] ;
  wire [31:0]o_div;
  wire [31:0]\y_reg[31]_0 ;
  wire [24:0]\y_reg[31]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][0]_i_1__2 
       (.I0(o_div[0]),
        .I1(Q[0]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][10]_i_1__2 
       (.I0(o_div[10]),
        .I1(Q[10]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][11]_i_1__2 
       (.I0(o_div[11]),
        .I1(Q[11]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][12]_i_1__2 
       (.I0(o_div[12]),
        .I1(Q[12]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][13]_i_1__2 
       (.I0(o_div[13]),
        .I1(Q[13]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][14]_i_1__2 
       (.I0(o_div[14]),
        .I1(Q[14]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][15]_i_1__2 
       (.I0(o_div[15]),
        .I1(Q[15]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][16]_i_1__2 
       (.I0(o_div[16]),
        .I1(Q[16]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][17]_i_1__2 
       (.I0(o_div[17]),
        .I1(Q[17]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][18]_i_1__2 
       (.I0(o_div[18]),
        .I1(Q[18]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][19]_i_1__2 
       (.I0(o_div[19]),
        .I1(Q[19]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][1]_i_1__2 
       (.I0(o_div[1]),
        .I1(Q[1]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][20]_i_1__2 
       (.I0(o_div[20]),
        .I1(Q[20]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][21]_i_1__2 
       (.I0(o_div[21]),
        .I1(Q[21]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][22]_i_1__2 
       (.I0(o_div[22]),
        .I1(Q[22]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][23]_i_1__2 
       (.I0(o_div[23]),
        .I1(Q[23]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][24]_i_1__2 
       (.I0(o_div[24]),
        .I1(Q[24]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][25]_i_1__2 
       (.I0(o_div[25]),
        .I1(Q[25]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][26]_i_1__2 
       (.I0(o_div[26]),
        .I1(Q[26]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][27]_i_1__2 
       (.I0(o_div[27]),
        .I1(Q[27]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][28]_i_1__2 
       (.I0(o_div[28]),
        .I1(Q[28]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][29]_i_1__2 
       (.I0(o_div[29]),
        .I1(Q[29]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][2]_i_1__2 
       (.I0(o_div[2]),
        .I1(Q[2]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][30]_i_1__2 
       (.I0(o_div[30]),
        .I1(Q[30]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][31]_i_1__2 
       (.I0(o_div[31]),
        .I1(Q[31]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][3]_i_1__2 
       (.I0(o_div[3]),
        .I1(Q[3]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][4]_i_1__2 
       (.I0(o_div[4]),
        .I1(Q[4]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][5]_i_1__2 
       (.I0(o_div[5]),
        .I1(Q[5]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][6]_i_1__2 
       (.I0(o_div[6]),
        .I1(Q[6]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][7]_i_1__2 
       (.I0(o_div[7]),
        .I1(Q[7]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][8]_i_1__2 
       (.I0(o_div[8]),
        .I1(Q[8]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][9]_i_1__2 
       (.I0(o_div[9]),
        .I1(Q[9]),
        .I2(dif_by_2_DP),
        .O(\y_reg[31]_0 [9]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[11]_i_2__0 
       (.I0(\y_reg[31]_1 [5]),
        .I1(\genblk1[0].q_reg [3]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[12] [3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[11]_i_3__0 
       (.I0(\y_reg[31]_1 [4]),
        .I1(\genblk1[0].q_reg [2]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[12] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[11]_i_4__0 
       (.I0(\y_reg[31]_1 [3]),
        .I1(\genblk1[0].q_reg [1]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[12] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[11]_i_5__0 
       (.I0(\y_reg[31]_1 [2]),
        .I1(\genblk1[0].q_reg [0]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[12] [0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[15]_i_2__0 
       (.I0(\y_reg[31]_1 [9]),
        .I1(\genblk8[0].q_reg [0]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[16] [3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[15]_i_3__0 
       (.I0(\y_reg[31]_1 [8]),
        .I1(\genblk1[0].q_reg [6]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[16] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[15]_i_4__0 
       (.I0(\y_reg[31]_1 [7]),
        .I1(\genblk1[0].q_reg [5]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[16] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[15]_i_5__0 
       (.I0(\y_reg[31]_1 [6]),
        .I1(\genblk1[0].q_reg [4]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[16] [0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[19]_i_2__0 
       (.I0(\y_reg[31]_1 [13]),
        .I1(\genblk1[0].q_reg [7]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[20] [3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[19]_i_3__0 
       (.I0(\y_reg[31]_1 [12]),
        .I1(\genblk8[0].q_reg [3]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[20] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[19]_i_4__0 
       (.I0(\y_reg[31]_1 [11]),
        .I1(\genblk8[0].q_reg [2]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[20] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[19]_i_5__0 
       (.I0(\y_reg[31]_1 [10]),
        .I1(\genblk8[0].q_reg [1]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[20] [0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[23]_i_2__0 
       (.I0(\y_reg[31]_1 [17]),
        .I1(\genblk1[0].q_reg [11]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[24] [3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[23]_i_3__0 
       (.I0(\y_reg[31]_1 [16]),
        .I1(\genblk1[0].q_reg [10]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[24] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[23]_i_4__0 
       (.I0(\y_reg[31]_1 [15]),
        .I1(\genblk1[0].q_reg [9]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[24] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[23]_i_5__0 
       (.I0(\y_reg[31]_1 [14]),
        .I1(\genblk1[0].q_reg [8]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[24] [0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[27]_i_2__0 
       (.I0(\y_reg[31]_1 [21]),
        .I1(\genblk1[0].q_reg [15]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[28] [3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[27]_i_3__0 
       (.I0(\y_reg[31]_1 [20]),
        .I1(\genblk1[0].q_reg [14]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[28] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[27]_i_4__0 
       (.I0(\y_reg[31]_1 [19]),
        .I1(\genblk1[0].q_reg [13]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[28] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[27]_i_5__0 
       (.I0(\y_reg[31]_1 [18]),
        .I1(\genblk1[0].q_reg [12]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[28] [0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[31]_i_2__0 
       (.I0(\y_reg[31]_1 [24]),
        .I1(\genblk1[0].q_reg [18]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[31] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[31]_i_3__0 
       (.I0(\y_reg[31]_1 [23]),
        .I1(\genblk1[0].q_reg [17]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[31] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[31]_i_4__0 
       (.I0(\y_reg[31]_1 [22]),
        .I1(\genblk1[0].q_reg [16]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[31] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \y[3]_i_2__0 
       (.I0(\y_reg[31]_1 [1]),
        .I1(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[1] ));
  FDRE \y_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(o_div[0]),
        .R(1'b0));
  FDRE \y_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(o_div[10]),
        .R(1'b0));
  FDRE \y_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(o_div[11]),
        .R(1'b0));
  FDRE \y_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(o_div[12]),
        .R(1'b0));
  FDRE \y_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(o_div[13]),
        .R(1'b0));
  FDRE \y_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(o_div[14]),
        .R(1'b0));
  FDRE \y_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(o_div[15]),
        .R(1'b0));
  FDRE \y_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(o_div[16]),
        .R(1'b0));
  FDRE \y_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(o_div[17]),
        .R(1'b0));
  FDRE \y_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(o_div[18]),
        .R(1'b0));
  FDRE \y_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(o_div[19]),
        .R(1'b0));
  FDRE \y_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(o_div[1]),
        .R(1'b0));
  FDRE \y_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(o_div[20]),
        .R(1'b0));
  FDRE \y_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(o_div[21]),
        .R(1'b0));
  FDRE \y_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(o_div[22]),
        .R(1'b0));
  FDRE \y_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(o_div[23]),
        .R(1'b0));
  FDRE \y_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(o_div[24]),
        .R(1'b0));
  FDRE \y_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(o_div[25]),
        .R(1'b0));
  FDRE \y_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(o_div[26]),
        .R(1'b0));
  FDRE \y_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(o_div[27]),
        .R(1'b0));
  FDRE \y_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(o_div[28]),
        .R(1'b0));
  FDRE \y_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(o_div[29]),
        .R(1'b0));
  FDRE \y_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(o_div[2]),
        .R(1'b0));
  FDRE \y_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(o_div[30]),
        .R(1'b0));
  FDRE \y_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(o_div[31]),
        .R(1'b0));
  FDRE \y_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(o_div[3]),
        .R(1'b0));
  FDRE \y_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(o_div[4]),
        .R(1'b0));
  FDRE \y_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(o_div[5]),
        .R(1'b0));
  FDRE \y_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(o_div[6]),
        .R(1'b0));
  FDRE \y_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(o_div[7]),
        .R(1'b0));
  FDRE \y_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(o_div[8]),
        .R(1'b0));
  FDRE \y_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(o_div[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "divby2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divby2_45
   (\madd_res_reg_reg[1] ,
    \madd_res_reg_reg[12] ,
    \madd_res_reg_reg[16] ,
    \madd_res_reg_reg[20] ,
    \madd_res_reg_reg[24] ,
    \madd_res_reg_reg[28] ,
    \madd_res_reg_reg[31] ,
    \y_reg[31]_0 ,
    D,
    clk,
    \y_reg[31]_1 ,
    \genblk1[0].q_reg ,
    \genblk8[0].q_reg ,
    Q,
    \shift_array_reg[0][31] );
  output [0:0]\madd_res_reg_reg[1] ;
  output [3:0]\madd_res_reg_reg[12] ;
  output [3:0]\madd_res_reg_reg[16] ;
  output [3:0]\madd_res_reg_reg[20] ;
  output [3:0]\madd_res_reg_reg[24] ;
  output [3:0]\madd_res_reg_reg[28] ;
  output [2:0]\madd_res_reg_reg[31] ;
  output [31:0]\y_reg[31]_0 ;
  input [31:0]D;
  input clk;
  input [24:0]\y_reg[31]_1 ;
  input [18:0]\genblk1[0].q_reg ;
  input [3:0]\genblk8[0].q_reg ;
  input [31:0]Q;
  input \shift_array_reg[0][31] ;

  wire [31:0]D;
  wire [31:0]Q;
  wire clk;
  wire [31:0]e_div;
  wire [18:0]\genblk1[0].q_reg ;
  wire [3:0]\genblk8[0].q_reg ;
  wire [3:0]\madd_res_reg_reg[12] ;
  wire [3:0]\madd_res_reg_reg[16] ;
  wire [0:0]\madd_res_reg_reg[1] ;
  wire [3:0]\madd_res_reg_reg[20] ;
  wire [3:0]\madd_res_reg_reg[24] ;
  wire [3:0]\madd_res_reg_reg[28] ;
  wire [2:0]\madd_res_reg_reg[31] ;
  wire \shift_array_reg[0][31] ;
  wire [31:0]\y_reg[31]_0 ;
  wire [24:0]\y_reg[31]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][0]_i_1 
       (.I0(e_div[0]),
        .I1(Q[0]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][10]_i_1 
       (.I0(e_div[10]),
        .I1(Q[10]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][11]_i_1 
       (.I0(e_div[11]),
        .I1(Q[11]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][12]_i_1 
       (.I0(e_div[12]),
        .I1(Q[12]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][13]_i_1 
       (.I0(e_div[13]),
        .I1(Q[13]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][14]_i_1 
       (.I0(e_div[14]),
        .I1(Q[14]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][15]_i_1 
       (.I0(e_div[15]),
        .I1(Q[15]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][16]_i_1 
       (.I0(e_div[16]),
        .I1(Q[16]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][17]_i_1 
       (.I0(e_div[17]),
        .I1(Q[17]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][18]_i_1 
       (.I0(e_div[18]),
        .I1(Q[18]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][19]_i_1 
       (.I0(e_div[19]),
        .I1(Q[19]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][1]_i_1 
       (.I0(e_div[1]),
        .I1(Q[1]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][20]_i_1 
       (.I0(e_div[20]),
        .I1(Q[20]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][21]_i_1 
       (.I0(e_div[21]),
        .I1(Q[21]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][22]_i_1 
       (.I0(e_div[22]),
        .I1(Q[22]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][23]_i_1 
       (.I0(e_div[23]),
        .I1(Q[23]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][24]_i_1 
       (.I0(e_div[24]),
        .I1(Q[24]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][25]_i_1 
       (.I0(e_div[25]),
        .I1(Q[25]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][26]_i_1 
       (.I0(e_div[26]),
        .I1(Q[26]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][27]_i_1 
       (.I0(e_div[27]),
        .I1(Q[27]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][28]_i_1 
       (.I0(e_div[28]),
        .I1(Q[28]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][29]_i_1 
       (.I0(e_div[29]),
        .I1(Q[29]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][2]_i_1 
       (.I0(e_div[2]),
        .I1(Q[2]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][30]_i_1 
       (.I0(e_div[30]),
        .I1(Q[30]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][31]_i_1 
       (.I0(e_div[31]),
        .I1(Q[31]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][3]_i_1 
       (.I0(e_div[3]),
        .I1(Q[3]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][4]_i_1 
       (.I0(e_div[4]),
        .I1(Q[4]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][5]_i_1 
       (.I0(e_div[5]),
        .I1(Q[5]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][6]_i_1 
       (.I0(e_div[6]),
        .I1(Q[6]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][7]_i_1 
       (.I0(e_div[7]),
        .I1(Q[7]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][8]_i_1 
       (.I0(e_div[8]),
        .I1(Q[8]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][9]_i_1 
       (.I0(e_div[9]),
        .I1(Q[9]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [9]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[11]_i_2 
       (.I0(\y_reg[31]_1 [5]),
        .I1(\genblk1[0].q_reg [3]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[12] [3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[11]_i_3 
       (.I0(\y_reg[31]_1 [4]),
        .I1(\genblk1[0].q_reg [2]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[12] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[11]_i_4 
       (.I0(\y_reg[31]_1 [3]),
        .I1(\genblk1[0].q_reg [1]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[12] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[11]_i_5 
       (.I0(\y_reg[31]_1 [2]),
        .I1(\genblk1[0].q_reg [0]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[12] [0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[15]_i_2 
       (.I0(\y_reg[31]_1 [9]),
        .I1(\genblk8[0].q_reg [0]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[16] [3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[15]_i_3 
       (.I0(\y_reg[31]_1 [8]),
        .I1(\genblk1[0].q_reg [6]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[16] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[15]_i_4 
       (.I0(\y_reg[31]_1 [7]),
        .I1(\genblk1[0].q_reg [5]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[16] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[15]_i_5 
       (.I0(\y_reg[31]_1 [6]),
        .I1(\genblk1[0].q_reg [4]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[16] [0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[19]_i_2 
       (.I0(\y_reg[31]_1 [13]),
        .I1(\genblk1[0].q_reg [7]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[20] [3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[19]_i_3 
       (.I0(\y_reg[31]_1 [12]),
        .I1(\genblk8[0].q_reg [3]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[20] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[19]_i_4 
       (.I0(\y_reg[31]_1 [11]),
        .I1(\genblk8[0].q_reg [2]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[20] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[19]_i_5 
       (.I0(\y_reg[31]_1 [10]),
        .I1(\genblk8[0].q_reg [1]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[20] [0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[23]_i_2 
       (.I0(\y_reg[31]_1 [17]),
        .I1(\genblk1[0].q_reg [11]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[24] [3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[23]_i_3 
       (.I0(\y_reg[31]_1 [16]),
        .I1(\genblk1[0].q_reg [10]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[24] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[23]_i_4 
       (.I0(\y_reg[31]_1 [15]),
        .I1(\genblk1[0].q_reg [9]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[24] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[23]_i_5 
       (.I0(\y_reg[31]_1 [14]),
        .I1(\genblk1[0].q_reg [8]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[24] [0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[27]_i_2 
       (.I0(\y_reg[31]_1 [21]),
        .I1(\genblk1[0].q_reg [15]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[28] [3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[27]_i_3 
       (.I0(\y_reg[31]_1 [20]),
        .I1(\genblk1[0].q_reg [14]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[28] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[27]_i_4 
       (.I0(\y_reg[31]_1 [19]),
        .I1(\genblk1[0].q_reg [13]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[28] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[27]_i_5 
       (.I0(\y_reg[31]_1 [18]),
        .I1(\genblk1[0].q_reg [12]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[28] [0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[31]_i_2 
       (.I0(\y_reg[31]_1 [24]),
        .I1(\genblk1[0].q_reg [18]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[31] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[31]_i_3 
       (.I0(\y_reg[31]_1 [23]),
        .I1(\genblk1[0].q_reg [17]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[31] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[31]_i_4 
       (.I0(\y_reg[31]_1 [22]),
        .I1(\genblk1[0].q_reg [16]),
        .I2(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[31] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \y[3]_i_2 
       (.I0(\y_reg[31]_1 [1]),
        .I1(\y_reg[31]_1 [0]),
        .O(\madd_res_reg_reg[1] ));
  FDRE \y_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(e_div[0]),
        .R(1'b0));
  FDRE \y_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(e_div[10]),
        .R(1'b0));
  FDRE \y_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(e_div[11]),
        .R(1'b0));
  FDRE \y_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(e_div[12]),
        .R(1'b0));
  FDRE \y_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(e_div[13]),
        .R(1'b0));
  FDRE \y_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(e_div[14]),
        .R(1'b0));
  FDRE \y_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(e_div[15]),
        .R(1'b0));
  FDRE \y_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(e_div[16]),
        .R(1'b0));
  FDRE \y_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(e_div[17]),
        .R(1'b0));
  FDRE \y_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(e_div[18]),
        .R(1'b0));
  FDRE \y_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(e_div[19]),
        .R(1'b0));
  FDRE \y_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(e_div[1]),
        .R(1'b0));
  FDRE \y_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(e_div[20]),
        .R(1'b0));
  FDRE \y_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(e_div[21]),
        .R(1'b0));
  FDRE \y_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(e_div[22]),
        .R(1'b0));
  FDRE \y_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(e_div[23]),
        .R(1'b0));
  FDRE \y_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(e_div[24]),
        .R(1'b0));
  FDRE \y_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(e_div[25]),
        .R(1'b0));
  FDRE \y_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(e_div[26]),
        .R(1'b0));
  FDRE \y_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(e_div[27]),
        .R(1'b0));
  FDRE \y_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(e_div[28]),
        .R(1'b0));
  FDRE \y_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(e_div[29]),
        .R(1'b0));
  FDRE \y_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(e_div[2]),
        .R(1'b0));
  FDRE \y_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(e_div[30]),
        .R(1'b0));
  FDRE \y_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(e_div[31]),
        .R(1'b0));
  FDRE \y_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(e_div[3]),
        .R(1'b0));
  FDRE \y_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(e_div[4]),
        .R(1'b0));
  FDRE \y_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(e_div[5]),
        .R(1'b0));
  FDRE \y_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(e_div[6]),
        .R(1'b0));
  FDRE \y_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(e_div[7]),
        .R(1'b0));
  FDRE \y_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(e_div[8]),
        .R(1'b0));
  FDRE \y_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(e_div[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "divby2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_divby2_46
   (\msub_res_reg_reg[1] ,
    \msub_res_reg_reg[12] ,
    \msub_res_reg_reg[16] ,
    \msub_res_reg_reg[20] ,
    \msub_res_reg_reg[24] ,
    \msub_res_reg_reg[28] ,
    \msub_res_reg_reg[31] ,
    \y_reg[31]_0 ,
    D,
    clk,
    \y_reg[31]_1 ,
    \genblk1[0].q_reg ,
    \genblk8[0].q_reg ,
    Q,
    \shift_array_reg[0][31] );
  output [0:0]\msub_res_reg_reg[1] ;
  output [3:0]\msub_res_reg_reg[12] ;
  output [3:0]\msub_res_reg_reg[16] ;
  output [3:0]\msub_res_reg_reg[20] ;
  output [3:0]\msub_res_reg_reg[24] ;
  output [3:0]\msub_res_reg_reg[28] ;
  output [2:0]\msub_res_reg_reg[31] ;
  output [31:0]\y_reg[31]_0 ;
  input [31:0]D;
  input clk;
  input [24:0]\y_reg[31]_1 ;
  input [18:0]\genblk1[0].q_reg ;
  input [3:0]\genblk8[0].q_reg ;
  input [31:0]Q;
  input \shift_array_reg[0][31] ;

  wire [31:0]D;
  wire [31:0]Q;
  wire clk;
  wire [18:0]\genblk1[0].q_reg ;
  wire [3:0]\genblk8[0].q_reg ;
  wire [3:0]\msub_res_reg_reg[12] ;
  wire [3:0]\msub_res_reg_reg[16] ;
  wire [0:0]\msub_res_reg_reg[1] ;
  wire [3:0]\msub_res_reg_reg[20] ;
  wire [3:0]\msub_res_reg_reg[24] ;
  wire [3:0]\msub_res_reg_reg[28] ;
  wire [2:0]\msub_res_reg_reg[31] ;
  wire [31:0]o_div;
  wire \shift_array_reg[0][31] ;
  wire [31:0]\y_reg[31]_0 ;
  wire [24:0]\y_reg[31]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][0]_i_1__0 
       (.I0(o_div[0]),
        .I1(Q[0]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][10]_i_1__0 
       (.I0(o_div[10]),
        .I1(Q[10]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][11]_i_1__0 
       (.I0(o_div[11]),
        .I1(Q[11]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][12]_i_1__0 
       (.I0(o_div[12]),
        .I1(Q[12]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][13]_i_1__0 
       (.I0(o_div[13]),
        .I1(Q[13]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][14]_i_1__0 
       (.I0(o_div[14]),
        .I1(Q[14]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][15]_i_1__0 
       (.I0(o_div[15]),
        .I1(Q[15]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][16]_i_1__0 
       (.I0(o_div[16]),
        .I1(Q[16]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][17]_i_1__0 
       (.I0(o_div[17]),
        .I1(Q[17]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][18]_i_1__0 
       (.I0(o_div[18]),
        .I1(Q[18]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][19]_i_1__0 
       (.I0(o_div[19]),
        .I1(Q[19]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][1]_i_1__0 
       (.I0(o_div[1]),
        .I1(Q[1]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][20]_i_1__0 
       (.I0(o_div[20]),
        .I1(Q[20]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][21]_i_1__0 
       (.I0(o_div[21]),
        .I1(Q[21]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][22]_i_1__0 
       (.I0(o_div[22]),
        .I1(Q[22]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][23]_i_1__0 
       (.I0(o_div[23]),
        .I1(Q[23]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][24]_i_1__0 
       (.I0(o_div[24]),
        .I1(Q[24]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][25]_i_1__0 
       (.I0(o_div[25]),
        .I1(Q[25]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][26]_i_1__0 
       (.I0(o_div[26]),
        .I1(Q[26]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][27]_i_1__0 
       (.I0(o_div[27]),
        .I1(Q[27]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][28]_i_1__0 
       (.I0(o_div[28]),
        .I1(Q[28]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][29]_i_1__0 
       (.I0(o_div[29]),
        .I1(Q[29]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][2]_i_1__0 
       (.I0(o_div[2]),
        .I1(Q[2]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][30]_i_1__0 
       (.I0(o_div[30]),
        .I1(Q[30]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][31]_i_1__0 
       (.I0(o_div[31]),
        .I1(Q[31]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][3]_i_1__0 
       (.I0(o_div[3]),
        .I1(Q[3]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][4]_i_1__0 
       (.I0(o_div[4]),
        .I1(Q[4]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][5]_i_1__0 
       (.I0(o_div[5]),
        .I1(Q[5]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][6]_i_1__0 
       (.I0(o_div[6]),
        .I1(Q[6]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][7]_i_1__0 
       (.I0(o_div[7]),
        .I1(Q[7]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][8]_i_1__0 
       (.I0(o_div[8]),
        .I1(Q[8]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][9]_i_1__0 
       (.I0(o_div[9]),
        .I1(Q[9]),
        .I2(\shift_array_reg[0][31] ),
        .O(\y_reg[31]_0 [9]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[11]_i_2 
       (.I0(\y_reg[31]_1 [5]),
        .I1(\genblk1[0].q_reg [3]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[12] [3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[11]_i_3 
       (.I0(\y_reg[31]_1 [4]),
        .I1(\genblk1[0].q_reg [2]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[12] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[11]_i_4 
       (.I0(\y_reg[31]_1 [3]),
        .I1(\genblk1[0].q_reg [1]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[12] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[11]_i_5 
       (.I0(\y_reg[31]_1 [2]),
        .I1(\genblk1[0].q_reg [0]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[12] [0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[15]_i_2 
       (.I0(\y_reg[31]_1 [9]),
        .I1(\genblk8[0].q_reg [0]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[16] [3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[15]_i_3 
       (.I0(\y_reg[31]_1 [8]),
        .I1(\genblk1[0].q_reg [6]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[16] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[15]_i_4 
       (.I0(\y_reg[31]_1 [7]),
        .I1(\genblk1[0].q_reg [5]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[16] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[15]_i_5 
       (.I0(\y_reg[31]_1 [6]),
        .I1(\genblk1[0].q_reg [4]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[16] [0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[19]_i_2 
       (.I0(\y_reg[31]_1 [13]),
        .I1(\genblk1[0].q_reg [7]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[20] [3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[19]_i_3 
       (.I0(\y_reg[31]_1 [12]),
        .I1(\genblk8[0].q_reg [3]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[20] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[19]_i_4 
       (.I0(\y_reg[31]_1 [11]),
        .I1(\genblk8[0].q_reg [2]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[20] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[19]_i_5 
       (.I0(\y_reg[31]_1 [10]),
        .I1(\genblk8[0].q_reg [1]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[20] [0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[23]_i_2 
       (.I0(\y_reg[31]_1 [17]),
        .I1(\genblk1[0].q_reg [11]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[24] [3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[23]_i_3 
       (.I0(\y_reg[31]_1 [16]),
        .I1(\genblk1[0].q_reg [10]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[24] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[23]_i_4 
       (.I0(\y_reg[31]_1 [15]),
        .I1(\genblk1[0].q_reg [9]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[24] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[23]_i_5 
       (.I0(\y_reg[31]_1 [14]),
        .I1(\genblk1[0].q_reg [8]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[24] [0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[27]_i_2 
       (.I0(\y_reg[31]_1 [21]),
        .I1(\genblk1[0].q_reg [15]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[28] [3]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[27]_i_3 
       (.I0(\y_reg[31]_1 [20]),
        .I1(\genblk1[0].q_reg [14]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[28] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[27]_i_4 
       (.I0(\y_reg[31]_1 [19]),
        .I1(\genblk1[0].q_reg [13]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[28] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[27]_i_5 
       (.I0(\y_reg[31]_1 [18]),
        .I1(\genblk1[0].q_reg [12]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[28] [0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[31]_i_2 
       (.I0(\y_reg[31]_1 [24]),
        .I1(\genblk1[0].q_reg [18]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[31] [2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[31]_i_3 
       (.I0(\y_reg[31]_1 [23]),
        .I1(\genblk1[0].q_reg [17]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[31] [1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \y[31]_i_4 
       (.I0(\y_reg[31]_1 [22]),
        .I1(\genblk1[0].q_reg [16]),
        .I2(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[31] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \y[3]_i_2 
       (.I0(\y_reg[31]_1 [1]),
        .I1(\y_reg[31]_1 [0]),
        .O(\msub_res_reg_reg[1] ));
  FDRE \y_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(o_div[0]),
        .R(1'b0));
  FDRE \y_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(o_div[10]),
        .R(1'b0));
  FDRE \y_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(o_div[11]),
        .R(1'b0));
  FDRE \y_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(o_div[12]),
        .R(1'b0));
  FDRE \y_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(o_div[13]),
        .R(1'b0));
  FDRE \y_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(o_div[14]),
        .R(1'b0));
  FDRE \y_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(o_div[15]),
        .R(1'b0));
  FDRE \y_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(o_div[16]),
        .R(1'b0));
  FDRE \y_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(o_div[17]),
        .R(1'b0));
  FDRE \y_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(o_div[18]),
        .R(1'b0));
  FDRE \y_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(o_div[19]),
        .R(1'b0));
  FDRE \y_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(o_div[1]),
        .R(1'b0));
  FDRE \y_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(o_div[20]),
        .R(1'b0));
  FDRE \y_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(o_div[21]),
        .R(1'b0));
  FDRE \y_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(o_div[22]),
        .R(1'b0));
  FDRE \y_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(o_div[23]),
        .R(1'b0));
  FDRE \y_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(o_div[24]),
        .R(1'b0));
  FDRE \y_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(o_div[25]),
        .R(1'b0));
  FDRE \y_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(o_div[26]),
        .R(1'b0));
  FDRE \y_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(o_div[27]),
        .R(1'b0));
  FDRE \y_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(o_div[28]),
        .R(1'b0));
  FDRE \y_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(o_div[29]),
        .R(1'b0));
  FDRE \y_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(o_div[2]),
        .R(1'b0));
  FDRE \y_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(o_div[30]),
        .R(1'b0));
  FDRE \y_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(o_div[31]),
        .R(1'b0));
  FDRE \y_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(o_div[3]),
        .R(1'b0));
  FDRE \y_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(o_div[4]),
        .R(1'b0));
  FDRE \y_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(o_div[5]),
        .R(1'b0));
  FDRE \y_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(o_div[6]),
        .R(1'b0));
  FDRE \y_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(o_div[7]),
        .R(1'b0));
  FDRE \y_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(o_div[8]),
        .R(1'b0));
  FDRE \y_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(o_div[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0
   (\m_delay_reg[0]_0 ,
    \To_reg[8] ,
    \To_reg[8]_0 ,
    \m_delay_reg[0]_1 ,
    clk,
    B,
    \m_delay_reg[0]_2 ,
    Q);
  output [32:0]\m_delay_reg[0]_0 ;
  output \To_reg[8] ;
  output [7:0]\To_reg[8]_0 ;
  input \m_delay_reg[0]_1 ;
  input clk;
  input [8:0]B;
  input [22:0]\m_delay_reg[0]_2 ;
  input [8:0]Q;

  wire [8:0]B;
  wire [8:0]Q;
  wire \To_reg[8] ;
  wire [7:0]\To_reg[8]_0 ;
  wire clk;
  wire [32:0]\m_delay_reg[0]_0 ;
  wire \m_delay_reg[0]_1 ;
  wire [22:0]\m_delay_reg[0]_2 ;
  wire \m_delay_reg[0]_i_10__12_n_0 ;
  wire \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:33]\NLW_m_delay_reg[0]_P_UNCONNECTED ;
  wire [47:0]\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \m_delay_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\m_delay_reg[0]_2 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(\m_delay_reg[0]_1 ),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_m_delay_reg[0]_P_UNCONNECTED [47:33],\m_delay_reg[0]_0 }),
        .PATTERNBDETECT(\NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \m_delay_reg[0]_i_10__12 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\m_delay_reg[0]_i_10__12_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \m_delay_reg[0]_i_1__12 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\m_delay_reg[0]_i_10__12_n_0 ),
        .I3(Q[7]),
        .O(\To_reg[8] ));
  LUT4 #(
    .INIT(16'h5565)) 
    \m_delay_reg[0]_i_2__12 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\m_delay_reg[0]_i_10__12_n_0 ),
        .I3(Q[7]),
        .O(\To_reg[8]_0 [7]));
  LUT3 #(
    .INIT(8'h4B)) 
    \m_delay_reg[0]_i_3__12 
       (.I0(Q[6]),
        .I1(\m_delay_reg[0]_i_10__12_n_0 ),
        .I2(Q[7]),
        .O(\To_reg[8]_0 [6]));
  LUT2 #(
    .INIT(4'h9)) 
    \m_delay_reg[0]_i_4__12 
       (.I0(\m_delay_reg[0]_i_10__12_n_0 ),
        .I1(Q[6]),
        .O(\To_reg[8]_0 [5]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \m_delay_reg[0]_i_5__12 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\To_reg[8]_0 [4]));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \m_delay_reg[0]_i_6__12 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\To_reg[8]_0 [3]));
  LUT4 #(
    .INIT(16'h01FE)) 
    \m_delay_reg[0]_i_7__12 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\To_reg[8]_0 [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    \m_delay_reg[0]_i_8__12 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\To_reg[8]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \m_delay_reg[0]_i_9__12 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\To_reg[8]_0 [0]));
endmodule

(* ORIG_REF_NAME = "int_mult_add_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0_14
   (\m_delay_reg[0]_0 ,
    \To_reg[8] ,
    \To_reg[8]_0 ,
    \m_delay_reg[0]_1 ,
    clk,
    B,
    \m_delay_reg[0]_2 ,
    Q);
  output [32:0]\m_delay_reg[0]_0 ;
  output \To_reg[8] ;
  output [7:0]\To_reg[8]_0 ;
  input \m_delay_reg[0]_1 ;
  input clk;
  input [8:0]B;
  input [22:0]\m_delay_reg[0]_2 ;
  input [8:0]Q;

  wire [8:0]B;
  wire [8:0]Q;
  wire \To_reg[8] ;
  wire [7:0]\To_reg[8]_0 ;
  wire clk;
  wire [32:0]\m_delay_reg[0]_0 ;
  wire \m_delay_reg[0]_1 ;
  wire [22:0]\m_delay_reg[0]_2 ;
  wire \m_delay_reg[0]_i_10__8_n_0 ;
  wire \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:33]\NLW_m_delay_reg[0]_P_UNCONNECTED ;
  wire [47:0]\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \m_delay_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\m_delay_reg[0]_2 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(\m_delay_reg[0]_1 ),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_m_delay_reg[0]_P_UNCONNECTED [47:33],\m_delay_reg[0]_0 }),
        .PATTERNBDETECT(\NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \m_delay_reg[0]_i_10__8 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\m_delay_reg[0]_i_10__8_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \m_delay_reg[0]_i_1__8 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\m_delay_reg[0]_i_10__8_n_0 ),
        .I3(Q[7]),
        .O(\To_reg[8] ));
  LUT4 #(
    .INIT(16'h5565)) 
    \m_delay_reg[0]_i_2__8 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\m_delay_reg[0]_i_10__8_n_0 ),
        .I3(Q[7]),
        .O(\To_reg[8]_0 [7]));
  LUT3 #(
    .INIT(8'h4B)) 
    \m_delay_reg[0]_i_3__8 
       (.I0(Q[6]),
        .I1(\m_delay_reg[0]_i_10__8_n_0 ),
        .I2(Q[7]),
        .O(\To_reg[8]_0 [6]));
  LUT2 #(
    .INIT(4'h9)) 
    \m_delay_reg[0]_i_4__8 
       (.I0(\m_delay_reg[0]_i_10__8_n_0 ),
        .I1(Q[6]),
        .O(\To_reg[8]_0 [5]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \m_delay_reg[0]_i_5__8 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\To_reg[8]_0 [4]));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \m_delay_reg[0]_i_6__8 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\To_reg[8]_0 [3]));
  LUT4 #(
    .INIT(16'h01FE)) 
    \m_delay_reg[0]_i_7__8 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\To_reg[8]_0 [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    \m_delay_reg[0]_i_8__8 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\To_reg[8]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \m_delay_reg[0]_i_9__8 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\To_reg[8]_0 [0]));
endmodule

(* ORIG_REF_NAME = "int_mult_add_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0_38
   (\m_delay_reg[0]_0 ,
    \To_reg[8] ,
    \To_reg[8]_0 ,
    \m_delay_reg[0]_1 ,
    clk,
    B,
    \m_delay_reg[0]_2 ,
    Q);
  output [32:0]\m_delay_reg[0]_0 ;
  output \To_reg[8] ;
  output [7:0]\To_reg[8]_0 ;
  input \m_delay_reg[0]_1 ;
  input clk;
  input [8:0]B;
  input [22:0]\m_delay_reg[0]_2 ;
  input [8:0]Q;

  wire [8:0]B;
  wire [8:0]Q;
  wire \To_reg[8] ;
  wire [7:0]\To_reg[8]_0 ;
  wire clk;
  wire [32:0]\m_delay_reg[0]_0 ;
  wire \m_delay_reg[0]_1 ;
  wire [22:0]\m_delay_reg[0]_2 ;
  wire \m_delay_reg[0]_i_10__4_n_0 ;
  wire \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:33]\NLW_m_delay_reg[0]_P_UNCONNECTED ;
  wire [47:0]\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \m_delay_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\m_delay_reg[0]_2 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(\m_delay_reg[0]_1 ),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_m_delay_reg[0]_P_UNCONNECTED [47:33],\m_delay_reg[0]_0 }),
        .PATTERNBDETECT(\NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \m_delay_reg[0]_i_10__4 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\m_delay_reg[0]_i_10__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \m_delay_reg[0]_i_1__4 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\m_delay_reg[0]_i_10__4_n_0 ),
        .I3(Q[7]),
        .O(\To_reg[8] ));
  LUT4 #(
    .INIT(16'h5565)) 
    \m_delay_reg[0]_i_2__4 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\m_delay_reg[0]_i_10__4_n_0 ),
        .I3(Q[7]),
        .O(\To_reg[8]_0 [7]));
  LUT3 #(
    .INIT(8'h4B)) 
    \m_delay_reg[0]_i_3__4 
       (.I0(Q[6]),
        .I1(\m_delay_reg[0]_i_10__4_n_0 ),
        .I2(Q[7]),
        .O(\To_reg[8]_0 [6]));
  LUT2 #(
    .INIT(4'h9)) 
    \m_delay_reg[0]_i_4__4 
       (.I0(\m_delay_reg[0]_i_10__4_n_0 ),
        .I1(Q[6]),
        .O(\To_reg[8]_0 [5]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \m_delay_reg[0]_i_5__4 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\To_reg[8]_0 [4]));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \m_delay_reg[0]_i_6__4 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\To_reg[8]_0 [3]));
  LUT4 #(
    .INIT(16'h01FE)) 
    \m_delay_reg[0]_i_7__4 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\To_reg[8]_0 [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    \m_delay_reg[0]_i_8__4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\To_reg[8]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \m_delay_reg[0]_i_9__4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\To_reg[8]_0 [0]));
endmodule

(* ORIG_REF_NAME = "int_mult_add_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0_58
   (\m_delay_reg[0]_0 ,
    \To_reg[8] ,
    \To_reg[8]_0 ,
    \m_delay_reg[0]_1 ,
    clk,
    B,
    \m_delay_reg[0]_2 ,
    Q);
  output [32:0]\m_delay_reg[0]_0 ;
  output \To_reg[8] ;
  output [7:0]\To_reg[8]_0 ;
  input \m_delay_reg[0]_1 ;
  input clk;
  input [8:0]B;
  input [22:0]\m_delay_reg[0]_2 ;
  input [8:0]Q;

  wire [8:0]B;
  wire [8:0]Q;
  wire \To_reg[8] ;
  wire [7:0]\To_reg[8]_0 ;
  wire clk;
  wire [32:0]\m_delay_reg[0]_0 ;
  wire \m_delay_reg[0]_1 ;
  wire [22:0]\m_delay_reg[0]_2 ;
  wire \m_delay_reg[0]_i_10__0_n_0 ;
  wire \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:33]\NLW_m_delay_reg[0]_P_UNCONNECTED ;
  wire [47:0]\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \m_delay_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\m_delay_reg[0]_2 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(\m_delay_reg[0]_1 ),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_m_delay_reg[0]_P_UNCONNECTED [47:33],\m_delay_reg[0]_0 }),
        .PATTERNBDETECT(\NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \m_delay_reg[0]_i_10__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\m_delay_reg[0]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \m_delay_reg[0]_i_1__0 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\m_delay_reg[0]_i_10__0_n_0 ),
        .I3(Q[7]),
        .O(\To_reg[8] ));
  LUT4 #(
    .INIT(16'h5565)) 
    \m_delay_reg[0]_i_2__0 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\m_delay_reg[0]_i_10__0_n_0 ),
        .I3(Q[7]),
        .O(\To_reg[8]_0 [7]));
  LUT3 #(
    .INIT(8'h4B)) 
    \m_delay_reg[0]_i_3__0 
       (.I0(Q[6]),
        .I1(\m_delay_reg[0]_i_10__0_n_0 ),
        .I2(Q[7]),
        .O(\To_reg[8]_0 [6]));
  LUT2 #(
    .INIT(4'h9)) 
    \m_delay_reg[0]_i_4__0 
       (.I0(\m_delay_reg[0]_i_10__0_n_0 ),
        .I1(Q[6]),
        .O(\To_reg[8]_0 [5]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \m_delay_reg[0]_i_5__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\To_reg[8]_0 [4]));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \m_delay_reg[0]_i_6__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\To_reg[8]_0 [3]));
  LUT4 #(
    .INIT(16'h01FE)) 
    \m_delay_reg[0]_i_7__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\To_reg[8]_0 [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    \m_delay_reg[0]_i_8__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\To_reg[8]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \m_delay_reg[0]_i_9__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\To_reg[8]_0 [0]));
endmodule

(* ORIG_REF_NAME = "int_mult_add_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized0
   (P,
    \m_delay_reg[0]_0 ,
    B,
    \m_delay_reg[0]_1 ,
    clk,
    \m_delay_reg[0]_2 ,
    \m_delay_reg[0]_3 ,
    Q);
  output [39:0]P;
  output \m_delay_reg[0]_0 ;
  output [7:0]B;
  input \m_delay_reg[0]_1 ;
  input clk;
  input [8:0]\m_delay_reg[0]_2 ;
  input [22:0]\m_delay_reg[0]_3 ;
  input [46:0]Q;

  wire [7:0]B;
  wire [39:0]P;
  wire [46:0]Q;
  wire clk;
  wire [8:8]\loop_o[1]_57 ;
  wire \m_delay_reg[0]_0 ;
  wire \m_delay_reg[0]_1 ;
  wire [8:0]\m_delay_reg[0]_2 ;
  wire [22:0]\m_delay_reg[0]_3 ;
  wire \m_delay_reg[0]_i_10__13_n_0 ;
  wire \m_delay_reg_n_100_[0] ;
  wire \m_delay_reg_n_101_[0] ;
  wire \m_delay_reg_n_102_[0] ;
  wire \m_delay_reg_n_103_[0] ;
  wire \m_delay_reg_n_104_[0] ;
  wire \m_delay_reg_n_98_[0] ;
  wire \m_delay_reg_n_99_[0] ;
  wire \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \m_delay_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\m_delay_reg[0]_3 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\m_delay_reg[0]_2 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,Q}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(\m_delay_reg[0]_1 ),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({P[39:1],\loop_o[1]_57 ,\m_delay_reg_n_98_[0] ,\m_delay_reg_n_99_[0] ,\m_delay_reg_n_100_[0] ,\m_delay_reg_n_101_[0] ,\m_delay_reg_n_102_[0] ,\m_delay_reg_n_103_[0] ,\m_delay_reg_n_104_[0] ,P[0]}),
        .PATTERNBDETECT(\NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \m_delay_reg[0]_i_10__13 
       (.I0(\m_delay_reg_n_101_[0] ),
        .I1(\m_delay_reg_n_103_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_104_[0] ),
        .I4(\m_delay_reg_n_102_[0] ),
        .I5(\m_delay_reg_n_100_[0] ),
        .O(\m_delay_reg[0]_i_10__13_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \m_delay_reg[0]_i_1__13 
       (.I0(\loop_o[1]_57 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .I2(\m_delay_reg[0]_i_10__13_n_0 ),
        .I3(\m_delay_reg_n_98_[0] ),
        .O(\m_delay_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h5565)) 
    \m_delay_reg[0]_i_2__13 
       (.I0(\loop_o[1]_57 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .I2(\m_delay_reg[0]_i_10__13_n_0 ),
        .I3(\m_delay_reg_n_98_[0] ),
        .O(B[7]));
  LUT3 #(
    .INIT(8'h4B)) 
    \m_delay_reg[0]_i_3__13 
       (.I0(\m_delay_reg_n_99_[0] ),
        .I1(\m_delay_reg[0]_i_10__13_n_0 ),
        .I2(\m_delay_reg_n_98_[0] ),
        .O(B[6]));
  LUT2 #(
    .INIT(4'h9)) 
    \m_delay_reg[0]_i_4__13 
       (.I0(\m_delay_reg[0]_i_10__13_n_0 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .O(B[5]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \m_delay_reg[0]_i_5__13 
       (.I0(\m_delay_reg_n_101_[0] ),
        .I1(\m_delay_reg_n_103_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_104_[0] ),
        .I4(\m_delay_reg_n_102_[0] ),
        .I5(\m_delay_reg_n_100_[0] ),
        .O(B[4]));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \m_delay_reg[0]_i_6__13 
       (.I0(\m_delay_reg_n_102_[0] ),
        .I1(\m_delay_reg_n_104_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_103_[0] ),
        .I4(\m_delay_reg_n_101_[0] ),
        .O(B[3]));
  LUT4 #(
    .INIT(16'h01FE)) 
    \m_delay_reg[0]_i_7__13 
       (.I0(\m_delay_reg_n_103_[0] ),
        .I1(P[0]),
        .I2(\m_delay_reg_n_104_[0] ),
        .I3(\m_delay_reg_n_102_[0] ),
        .O(B[2]));
  LUT3 #(
    .INIT(8'h1E)) 
    \m_delay_reg[0]_i_8__13 
       (.I0(\m_delay_reg_n_104_[0] ),
        .I1(P[0]),
        .I2(\m_delay_reg_n_103_[0] ),
        .O(B[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \m_delay_reg[0]_i_9__13 
       (.I0(P[0]),
        .I1(\m_delay_reg_n_104_[0] ),
        .O(B[0]));
endmodule

(* ORIG_REF_NAME = "int_mult_add_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized0_13
   (P,
    \m_delay_reg[0]_0 ,
    B,
    \m_delay_reg[0]_1 ,
    clk,
    \m_delay_reg[0]_2 ,
    \m_delay_reg[0]_3 ,
    Q);
  output [39:0]P;
  output \m_delay_reg[0]_0 ;
  output [7:0]B;
  input \m_delay_reg[0]_1 ;
  input clk;
  input [8:0]\m_delay_reg[0]_2 ;
  input [22:0]\m_delay_reg[0]_3 ;
  input [46:0]Q;

  wire [7:0]B;
  wire [39:0]P;
  wire [46:0]Q;
  wire clk;
  wire [8:8]\loop_o[1]_50 ;
  wire \m_delay_reg[0]_0 ;
  wire \m_delay_reg[0]_1 ;
  wire [8:0]\m_delay_reg[0]_2 ;
  wire [22:0]\m_delay_reg[0]_3 ;
  wire \m_delay_reg[0]_i_10__9_n_0 ;
  wire \m_delay_reg_n_100_[0] ;
  wire \m_delay_reg_n_101_[0] ;
  wire \m_delay_reg_n_102_[0] ;
  wire \m_delay_reg_n_103_[0] ;
  wire \m_delay_reg_n_104_[0] ;
  wire \m_delay_reg_n_98_[0] ;
  wire \m_delay_reg_n_99_[0] ;
  wire \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \m_delay_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\m_delay_reg[0]_3 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\m_delay_reg[0]_2 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,Q}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(\m_delay_reg[0]_1 ),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({P[39:1],\loop_o[1]_50 ,\m_delay_reg_n_98_[0] ,\m_delay_reg_n_99_[0] ,\m_delay_reg_n_100_[0] ,\m_delay_reg_n_101_[0] ,\m_delay_reg_n_102_[0] ,\m_delay_reg_n_103_[0] ,\m_delay_reg_n_104_[0] ,P[0]}),
        .PATTERNBDETECT(\NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \m_delay_reg[0]_i_10__9 
       (.I0(\m_delay_reg_n_101_[0] ),
        .I1(\m_delay_reg_n_103_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_104_[0] ),
        .I4(\m_delay_reg_n_102_[0] ),
        .I5(\m_delay_reg_n_100_[0] ),
        .O(\m_delay_reg[0]_i_10__9_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \m_delay_reg[0]_i_1__9 
       (.I0(\loop_o[1]_50 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .I2(\m_delay_reg[0]_i_10__9_n_0 ),
        .I3(\m_delay_reg_n_98_[0] ),
        .O(\m_delay_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h5565)) 
    \m_delay_reg[0]_i_2__9 
       (.I0(\loop_o[1]_50 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .I2(\m_delay_reg[0]_i_10__9_n_0 ),
        .I3(\m_delay_reg_n_98_[0] ),
        .O(B[7]));
  LUT3 #(
    .INIT(8'h4B)) 
    \m_delay_reg[0]_i_3__9 
       (.I0(\m_delay_reg_n_99_[0] ),
        .I1(\m_delay_reg[0]_i_10__9_n_0 ),
        .I2(\m_delay_reg_n_98_[0] ),
        .O(B[6]));
  LUT2 #(
    .INIT(4'h9)) 
    \m_delay_reg[0]_i_4__9 
       (.I0(\m_delay_reg[0]_i_10__9_n_0 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .O(B[5]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \m_delay_reg[0]_i_5__9 
       (.I0(\m_delay_reg_n_101_[0] ),
        .I1(\m_delay_reg_n_103_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_104_[0] ),
        .I4(\m_delay_reg_n_102_[0] ),
        .I5(\m_delay_reg_n_100_[0] ),
        .O(B[4]));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \m_delay_reg[0]_i_6__9 
       (.I0(\m_delay_reg_n_102_[0] ),
        .I1(\m_delay_reg_n_104_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_103_[0] ),
        .I4(\m_delay_reg_n_101_[0] ),
        .O(B[3]));
  LUT4 #(
    .INIT(16'h01FE)) 
    \m_delay_reg[0]_i_7__9 
       (.I0(\m_delay_reg_n_103_[0] ),
        .I1(P[0]),
        .I2(\m_delay_reg_n_104_[0] ),
        .I3(\m_delay_reg_n_102_[0] ),
        .O(B[2]));
  LUT3 #(
    .INIT(8'h1E)) 
    \m_delay_reg[0]_i_8__9 
       (.I0(\m_delay_reg_n_104_[0] ),
        .I1(P[0]),
        .I2(\m_delay_reg_n_103_[0] ),
        .O(B[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \m_delay_reg[0]_i_9__9 
       (.I0(P[0]),
        .I1(\m_delay_reg_n_104_[0] ),
        .O(B[0]));
endmodule

(* ORIG_REF_NAME = "int_mult_add_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized0_37
   (P,
    \m_delay_reg[0]_0 ,
    B,
    \m_delay_reg[0]_1 ,
    clk,
    \m_delay_reg[0]_2 ,
    \m_delay_reg[0]_3 ,
    Q);
  output [39:0]P;
  output \m_delay_reg[0]_0 ;
  output [7:0]B;
  input \m_delay_reg[0]_1 ;
  input clk;
  input [8:0]\m_delay_reg[0]_2 ;
  input [22:0]\m_delay_reg[0]_3 ;
  input [46:0]Q;

  wire [7:0]B;
  wire [39:0]P;
  wire [46:0]Q;
  wire clk;
  wire [8:8]\loop_o[1]_28 ;
  wire \m_delay_reg[0]_0 ;
  wire \m_delay_reg[0]_1 ;
  wire [8:0]\m_delay_reg[0]_2 ;
  wire [22:0]\m_delay_reg[0]_3 ;
  wire \m_delay_reg[0]_i_10__5_n_0 ;
  wire \m_delay_reg_n_100_[0] ;
  wire \m_delay_reg_n_101_[0] ;
  wire \m_delay_reg_n_102_[0] ;
  wire \m_delay_reg_n_103_[0] ;
  wire \m_delay_reg_n_104_[0] ;
  wire \m_delay_reg_n_98_[0] ;
  wire \m_delay_reg_n_99_[0] ;
  wire \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \m_delay_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\m_delay_reg[0]_3 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\m_delay_reg[0]_2 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,Q}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(\m_delay_reg[0]_1 ),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({P[39:1],\loop_o[1]_28 ,\m_delay_reg_n_98_[0] ,\m_delay_reg_n_99_[0] ,\m_delay_reg_n_100_[0] ,\m_delay_reg_n_101_[0] ,\m_delay_reg_n_102_[0] ,\m_delay_reg_n_103_[0] ,\m_delay_reg_n_104_[0] ,P[0]}),
        .PATTERNBDETECT(\NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \m_delay_reg[0]_i_10__5 
       (.I0(\m_delay_reg_n_101_[0] ),
        .I1(\m_delay_reg_n_103_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_104_[0] ),
        .I4(\m_delay_reg_n_102_[0] ),
        .I5(\m_delay_reg_n_100_[0] ),
        .O(\m_delay_reg[0]_i_10__5_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \m_delay_reg[0]_i_1__5 
       (.I0(\loop_o[1]_28 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .I2(\m_delay_reg[0]_i_10__5_n_0 ),
        .I3(\m_delay_reg_n_98_[0] ),
        .O(\m_delay_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h5565)) 
    \m_delay_reg[0]_i_2__5 
       (.I0(\loop_o[1]_28 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .I2(\m_delay_reg[0]_i_10__5_n_0 ),
        .I3(\m_delay_reg_n_98_[0] ),
        .O(B[7]));
  LUT3 #(
    .INIT(8'h4B)) 
    \m_delay_reg[0]_i_3__5 
       (.I0(\m_delay_reg_n_99_[0] ),
        .I1(\m_delay_reg[0]_i_10__5_n_0 ),
        .I2(\m_delay_reg_n_98_[0] ),
        .O(B[6]));
  LUT2 #(
    .INIT(4'h9)) 
    \m_delay_reg[0]_i_4__5 
       (.I0(\m_delay_reg[0]_i_10__5_n_0 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .O(B[5]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \m_delay_reg[0]_i_5__5 
       (.I0(\m_delay_reg_n_101_[0] ),
        .I1(\m_delay_reg_n_103_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_104_[0] ),
        .I4(\m_delay_reg_n_102_[0] ),
        .I5(\m_delay_reg_n_100_[0] ),
        .O(B[4]));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \m_delay_reg[0]_i_6__5 
       (.I0(\m_delay_reg_n_102_[0] ),
        .I1(\m_delay_reg_n_104_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_103_[0] ),
        .I4(\m_delay_reg_n_101_[0] ),
        .O(B[3]));
  LUT4 #(
    .INIT(16'h01FE)) 
    \m_delay_reg[0]_i_7__5 
       (.I0(\m_delay_reg_n_103_[0] ),
        .I1(P[0]),
        .I2(\m_delay_reg_n_104_[0] ),
        .I3(\m_delay_reg_n_102_[0] ),
        .O(B[2]));
  LUT3 #(
    .INIT(8'h1E)) 
    \m_delay_reg[0]_i_8__5 
       (.I0(\m_delay_reg_n_104_[0] ),
        .I1(P[0]),
        .I2(\m_delay_reg_n_103_[0] ),
        .O(B[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \m_delay_reg[0]_i_9__5 
       (.I0(P[0]),
        .I1(\m_delay_reg_n_104_[0] ),
        .O(B[0]));
endmodule

(* ORIG_REF_NAME = "int_mult_add_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized0_57
   (P,
    \m_delay_reg[0]_0 ,
    B,
    \m_delay_reg[0]_1 ,
    clk,
    \m_delay_reg[0]_2 ,
    \m_delay_reg[0]_3 ,
    Q);
  output [39:0]P;
  output \m_delay_reg[0]_0 ;
  output [7:0]B;
  input \m_delay_reg[0]_1 ;
  input clk;
  input [8:0]\m_delay_reg[0]_2 ;
  input [22:0]\m_delay_reg[0]_3 ;
  input [46:0]Q;

  wire [7:0]B;
  wire [39:0]P;
  wire [46:0]Q;
  wire clk;
  wire [8:8]\loop_o[1]_20 ;
  wire \m_delay_reg[0]_0 ;
  wire \m_delay_reg[0]_1 ;
  wire [8:0]\m_delay_reg[0]_2 ;
  wire [22:0]\m_delay_reg[0]_3 ;
  wire \m_delay_reg[0]_i_10__1_n_0 ;
  wire \m_delay_reg_n_100_[0] ;
  wire \m_delay_reg_n_101_[0] ;
  wire \m_delay_reg_n_102_[0] ;
  wire \m_delay_reg_n_103_[0] ;
  wire \m_delay_reg_n_104_[0] ;
  wire \m_delay_reg_n_98_[0] ;
  wire \m_delay_reg_n_99_[0] ;
  wire \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \m_delay_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\m_delay_reg[0]_3 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\m_delay_reg[0]_2 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,Q}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(\m_delay_reg[0]_1 ),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({P[39:1],\loop_o[1]_20 ,\m_delay_reg_n_98_[0] ,\m_delay_reg_n_99_[0] ,\m_delay_reg_n_100_[0] ,\m_delay_reg_n_101_[0] ,\m_delay_reg_n_102_[0] ,\m_delay_reg_n_103_[0] ,\m_delay_reg_n_104_[0] ,P[0]}),
        .PATTERNBDETECT(\NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \m_delay_reg[0]_i_10__1 
       (.I0(\m_delay_reg_n_101_[0] ),
        .I1(\m_delay_reg_n_103_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_104_[0] ),
        .I4(\m_delay_reg_n_102_[0] ),
        .I5(\m_delay_reg_n_100_[0] ),
        .O(\m_delay_reg[0]_i_10__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \m_delay_reg[0]_i_1__1 
       (.I0(\loop_o[1]_20 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .I2(\m_delay_reg[0]_i_10__1_n_0 ),
        .I3(\m_delay_reg_n_98_[0] ),
        .O(\m_delay_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h5565)) 
    \m_delay_reg[0]_i_2__1 
       (.I0(\loop_o[1]_20 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .I2(\m_delay_reg[0]_i_10__1_n_0 ),
        .I3(\m_delay_reg_n_98_[0] ),
        .O(B[7]));
  LUT3 #(
    .INIT(8'h4B)) 
    \m_delay_reg[0]_i_3__1 
       (.I0(\m_delay_reg_n_99_[0] ),
        .I1(\m_delay_reg[0]_i_10__1_n_0 ),
        .I2(\m_delay_reg_n_98_[0] ),
        .O(B[6]));
  LUT2 #(
    .INIT(4'h9)) 
    \m_delay_reg[0]_i_4__1 
       (.I0(\m_delay_reg[0]_i_10__1_n_0 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .O(B[5]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \m_delay_reg[0]_i_5__1 
       (.I0(\m_delay_reg_n_101_[0] ),
        .I1(\m_delay_reg_n_103_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_104_[0] ),
        .I4(\m_delay_reg_n_102_[0] ),
        .I5(\m_delay_reg_n_100_[0] ),
        .O(B[4]));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \m_delay_reg[0]_i_6__1 
       (.I0(\m_delay_reg_n_102_[0] ),
        .I1(\m_delay_reg_n_104_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_103_[0] ),
        .I4(\m_delay_reg_n_101_[0] ),
        .O(B[3]));
  LUT4 #(
    .INIT(16'h01FE)) 
    \m_delay_reg[0]_i_7__1 
       (.I0(\m_delay_reg_n_103_[0] ),
        .I1(P[0]),
        .I2(\m_delay_reg_n_104_[0] ),
        .I3(\m_delay_reg_n_102_[0] ),
        .O(B[2]));
  LUT3 #(
    .INIT(8'h1E)) 
    \m_delay_reg[0]_i_8__1 
       (.I0(\m_delay_reg_n_104_[0] ),
        .I1(P[0]),
        .I2(\m_delay_reg_n_103_[0] ),
        .O(B[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \m_delay_reg[0]_i_9__1 
       (.I0(P[0]),
        .I1(\m_delay_reg_n_104_[0] ),
        .O(B[0]));
endmodule

(* ORIG_REF_NAME = "int_mult_add_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized1
   (P,
    \m_delay_reg[0]_0 ,
    \m_delay_reg[0]_1 ,
    \m_delay_reg[0]_2 ,
    clk,
    B,
    \m_delay_reg[0]_3 ,
    \m_delay_reg[0]_4 );
  output [31:0]P;
  output \m_delay_reg[0]_0 ;
  output [7:0]\m_delay_reg[0]_1 ;
  input \m_delay_reg[0]_2 ;
  input clk;
  input [8:0]B;
  input [22:0]\m_delay_reg[0]_3 ;
  input [38:0]\m_delay_reg[0]_4 ;

  wire [8:0]B;
  wire [31:0]P;
  wire clk;
  wire [8:8]\loop_o[2]_58 ;
  wire \m_delay_reg[0]_0 ;
  wire [7:0]\m_delay_reg[0]_1 ;
  wire \m_delay_reg[0]_2 ;
  wire [22:0]\m_delay_reg[0]_3 ;
  wire [38:0]\m_delay_reg[0]_4 ;
  wire \m_delay_reg[0]_i_10__14_n_0 ;
  wire \m_delay_reg_n_100_[0] ;
  wire \m_delay_reg_n_101_[0] ;
  wire \m_delay_reg_n_102_[0] ;
  wire \m_delay_reg_n_103_[0] ;
  wire \m_delay_reg_n_104_[0] ;
  wire \m_delay_reg_n_98_[0] ;
  wire \m_delay_reg_n_99_[0] ;
  wire \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:40]\NLW_m_delay_reg[0]_P_UNCONNECTED ;
  wire [47:0]\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \m_delay_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\m_delay_reg[0]_3 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\m_delay_reg[0]_4 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(\m_delay_reg[0]_2 ),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_m_delay_reg[0]_P_UNCONNECTED [47:40],P[31:1],\loop_o[2]_58 ,\m_delay_reg_n_98_[0] ,\m_delay_reg_n_99_[0] ,\m_delay_reg_n_100_[0] ,\m_delay_reg_n_101_[0] ,\m_delay_reg_n_102_[0] ,\m_delay_reg_n_103_[0] ,\m_delay_reg_n_104_[0] ,P[0]}),
        .PATTERNBDETECT(\NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \m_delay_reg[0]_i_10__14 
       (.I0(\m_delay_reg_n_101_[0] ),
        .I1(\m_delay_reg_n_103_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_104_[0] ),
        .I4(\m_delay_reg_n_102_[0] ),
        .I5(\m_delay_reg_n_100_[0] ),
        .O(\m_delay_reg[0]_i_10__14_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \m_delay_reg[0]_i_1__14 
       (.I0(\loop_o[2]_58 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .I2(\m_delay_reg[0]_i_10__14_n_0 ),
        .I3(\m_delay_reg_n_98_[0] ),
        .O(\m_delay_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h5565)) 
    \m_delay_reg[0]_i_2__14 
       (.I0(\loop_o[2]_58 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .I2(\m_delay_reg[0]_i_10__14_n_0 ),
        .I3(\m_delay_reg_n_98_[0] ),
        .O(\m_delay_reg[0]_1 [7]));
  LUT3 #(
    .INIT(8'h4B)) 
    \m_delay_reg[0]_i_3__14 
       (.I0(\m_delay_reg_n_99_[0] ),
        .I1(\m_delay_reg[0]_i_10__14_n_0 ),
        .I2(\m_delay_reg_n_98_[0] ),
        .O(\m_delay_reg[0]_1 [6]));
  LUT2 #(
    .INIT(4'h9)) 
    \m_delay_reg[0]_i_4__14 
       (.I0(\m_delay_reg[0]_i_10__14_n_0 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .O(\m_delay_reg[0]_1 [5]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \m_delay_reg[0]_i_5__14 
       (.I0(\m_delay_reg_n_101_[0] ),
        .I1(\m_delay_reg_n_103_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_104_[0] ),
        .I4(\m_delay_reg_n_102_[0] ),
        .I5(\m_delay_reg_n_100_[0] ),
        .O(\m_delay_reg[0]_1 [4]));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \m_delay_reg[0]_i_6__14 
       (.I0(\m_delay_reg_n_102_[0] ),
        .I1(\m_delay_reg_n_104_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_103_[0] ),
        .I4(\m_delay_reg_n_101_[0] ),
        .O(\m_delay_reg[0]_1 [3]));
  LUT4 #(
    .INIT(16'h01FE)) 
    \m_delay_reg[0]_i_7__14 
       (.I0(\m_delay_reg_n_103_[0] ),
        .I1(P[0]),
        .I2(\m_delay_reg_n_104_[0] ),
        .I3(\m_delay_reg_n_102_[0] ),
        .O(\m_delay_reg[0]_1 [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    \m_delay_reg[0]_i_8__14 
       (.I0(\m_delay_reg_n_104_[0] ),
        .I1(P[0]),
        .I2(\m_delay_reg_n_103_[0] ),
        .O(\m_delay_reg[0]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \m_delay_reg[0]_i_9__14 
       (.I0(P[0]),
        .I1(\m_delay_reg_n_104_[0] ),
        .O(\m_delay_reg[0]_1 [0]));
endmodule

(* ORIG_REF_NAME = "int_mult_add_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized1_12
   (P,
    \m_delay_reg[0]_0 ,
    \m_delay_reg[0]_1 ,
    \m_delay_reg[0]_2 ,
    clk,
    B,
    \m_delay_reg[0]_3 ,
    \m_delay_reg[0]_4 );
  output [31:0]P;
  output \m_delay_reg[0]_0 ;
  output [7:0]\m_delay_reg[0]_1 ;
  input \m_delay_reg[0]_2 ;
  input clk;
  input [8:0]B;
  input [22:0]\m_delay_reg[0]_3 ;
  input [38:0]\m_delay_reg[0]_4 ;

  wire [8:0]B;
  wire [31:0]P;
  wire clk;
  wire [8:8]\loop_o[2]_51 ;
  wire \m_delay_reg[0]_0 ;
  wire [7:0]\m_delay_reg[0]_1 ;
  wire \m_delay_reg[0]_2 ;
  wire [22:0]\m_delay_reg[0]_3 ;
  wire [38:0]\m_delay_reg[0]_4 ;
  wire \m_delay_reg[0]_i_10__10_n_0 ;
  wire \m_delay_reg_n_100_[0] ;
  wire \m_delay_reg_n_101_[0] ;
  wire \m_delay_reg_n_102_[0] ;
  wire \m_delay_reg_n_103_[0] ;
  wire \m_delay_reg_n_104_[0] ;
  wire \m_delay_reg_n_98_[0] ;
  wire \m_delay_reg_n_99_[0] ;
  wire \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:40]\NLW_m_delay_reg[0]_P_UNCONNECTED ;
  wire [47:0]\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \m_delay_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\m_delay_reg[0]_3 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\m_delay_reg[0]_4 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(\m_delay_reg[0]_2 ),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_m_delay_reg[0]_P_UNCONNECTED [47:40],P[31:1],\loop_o[2]_51 ,\m_delay_reg_n_98_[0] ,\m_delay_reg_n_99_[0] ,\m_delay_reg_n_100_[0] ,\m_delay_reg_n_101_[0] ,\m_delay_reg_n_102_[0] ,\m_delay_reg_n_103_[0] ,\m_delay_reg_n_104_[0] ,P[0]}),
        .PATTERNBDETECT(\NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \m_delay_reg[0]_i_10__10 
       (.I0(\m_delay_reg_n_101_[0] ),
        .I1(\m_delay_reg_n_103_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_104_[0] ),
        .I4(\m_delay_reg_n_102_[0] ),
        .I5(\m_delay_reg_n_100_[0] ),
        .O(\m_delay_reg[0]_i_10__10_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \m_delay_reg[0]_i_1__10 
       (.I0(\loop_o[2]_51 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .I2(\m_delay_reg[0]_i_10__10_n_0 ),
        .I3(\m_delay_reg_n_98_[0] ),
        .O(\m_delay_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h5565)) 
    \m_delay_reg[0]_i_2__10 
       (.I0(\loop_o[2]_51 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .I2(\m_delay_reg[0]_i_10__10_n_0 ),
        .I3(\m_delay_reg_n_98_[0] ),
        .O(\m_delay_reg[0]_1 [7]));
  LUT3 #(
    .INIT(8'h4B)) 
    \m_delay_reg[0]_i_3__10 
       (.I0(\m_delay_reg_n_99_[0] ),
        .I1(\m_delay_reg[0]_i_10__10_n_0 ),
        .I2(\m_delay_reg_n_98_[0] ),
        .O(\m_delay_reg[0]_1 [6]));
  LUT2 #(
    .INIT(4'h9)) 
    \m_delay_reg[0]_i_4__10 
       (.I0(\m_delay_reg[0]_i_10__10_n_0 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .O(\m_delay_reg[0]_1 [5]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \m_delay_reg[0]_i_5__10 
       (.I0(\m_delay_reg_n_101_[0] ),
        .I1(\m_delay_reg_n_103_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_104_[0] ),
        .I4(\m_delay_reg_n_102_[0] ),
        .I5(\m_delay_reg_n_100_[0] ),
        .O(\m_delay_reg[0]_1 [4]));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \m_delay_reg[0]_i_6__10 
       (.I0(\m_delay_reg_n_102_[0] ),
        .I1(\m_delay_reg_n_104_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_103_[0] ),
        .I4(\m_delay_reg_n_101_[0] ),
        .O(\m_delay_reg[0]_1 [3]));
  LUT4 #(
    .INIT(16'h01FE)) 
    \m_delay_reg[0]_i_7__10 
       (.I0(\m_delay_reg_n_103_[0] ),
        .I1(P[0]),
        .I2(\m_delay_reg_n_104_[0] ),
        .I3(\m_delay_reg_n_102_[0] ),
        .O(\m_delay_reg[0]_1 [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    \m_delay_reg[0]_i_8__10 
       (.I0(\m_delay_reg_n_104_[0] ),
        .I1(P[0]),
        .I2(\m_delay_reg_n_103_[0] ),
        .O(\m_delay_reg[0]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \m_delay_reg[0]_i_9__10 
       (.I0(P[0]),
        .I1(\m_delay_reg_n_104_[0] ),
        .O(\m_delay_reg[0]_1 [0]));
endmodule

(* ORIG_REF_NAME = "int_mult_add_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized1_36
   (P,
    \m_delay_reg[0]_0 ,
    \m_delay_reg[0]_1 ,
    \m_delay_reg[0]_2 ,
    clk,
    B,
    \m_delay_reg[0]_3 ,
    \m_delay_reg[0]_4 );
  output [31:0]P;
  output \m_delay_reg[0]_0 ;
  output [7:0]\m_delay_reg[0]_1 ;
  input \m_delay_reg[0]_2 ;
  input clk;
  input [8:0]B;
  input [22:0]\m_delay_reg[0]_3 ;
  input [38:0]\m_delay_reg[0]_4 ;

  wire [8:0]B;
  wire [31:0]P;
  wire clk;
  wire [8:8]\loop_o[2]_29 ;
  wire \m_delay_reg[0]_0 ;
  wire [7:0]\m_delay_reg[0]_1 ;
  wire \m_delay_reg[0]_2 ;
  wire [22:0]\m_delay_reg[0]_3 ;
  wire [38:0]\m_delay_reg[0]_4 ;
  wire \m_delay_reg[0]_i_10__6_n_0 ;
  wire \m_delay_reg_n_100_[0] ;
  wire \m_delay_reg_n_101_[0] ;
  wire \m_delay_reg_n_102_[0] ;
  wire \m_delay_reg_n_103_[0] ;
  wire \m_delay_reg_n_104_[0] ;
  wire \m_delay_reg_n_98_[0] ;
  wire \m_delay_reg_n_99_[0] ;
  wire \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:40]\NLW_m_delay_reg[0]_P_UNCONNECTED ;
  wire [47:0]\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \m_delay_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\m_delay_reg[0]_3 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\m_delay_reg[0]_4 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(\m_delay_reg[0]_2 ),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_m_delay_reg[0]_P_UNCONNECTED [47:40],P[31:1],\loop_o[2]_29 ,\m_delay_reg_n_98_[0] ,\m_delay_reg_n_99_[0] ,\m_delay_reg_n_100_[0] ,\m_delay_reg_n_101_[0] ,\m_delay_reg_n_102_[0] ,\m_delay_reg_n_103_[0] ,\m_delay_reg_n_104_[0] ,P[0]}),
        .PATTERNBDETECT(\NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \m_delay_reg[0]_i_10__6 
       (.I0(\m_delay_reg_n_101_[0] ),
        .I1(\m_delay_reg_n_103_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_104_[0] ),
        .I4(\m_delay_reg_n_102_[0] ),
        .I5(\m_delay_reg_n_100_[0] ),
        .O(\m_delay_reg[0]_i_10__6_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \m_delay_reg[0]_i_1__6 
       (.I0(\loop_o[2]_29 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .I2(\m_delay_reg[0]_i_10__6_n_0 ),
        .I3(\m_delay_reg_n_98_[0] ),
        .O(\m_delay_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h5565)) 
    \m_delay_reg[0]_i_2__6 
       (.I0(\loop_o[2]_29 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .I2(\m_delay_reg[0]_i_10__6_n_0 ),
        .I3(\m_delay_reg_n_98_[0] ),
        .O(\m_delay_reg[0]_1 [7]));
  LUT3 #(
    .INIT(8'h4B)) 
    \m_delay_reg[0]_i_3__6 
       (.I0(\m_delay_reg_n_99_[0] ),
        .I1(\m_delay_reg[0]_i_10__6_n_0 ),
        .I2(\m_delay_reg_n_98_[0] ),
        .O(\m_delay_reg[0]_1 [6]));
  LUT2 #(
    .INIT(4'h9)) 
    \m_delay_reg[0]_i_4__6 
       (.I0(\m_delay_reg[0]_i_10__6_n_0 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .O(\m_delay_reg[0]_1 [5]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \m_delay_reg[0]_i_5__6 
       (.I0(\m_delay_reg_n_101_[0] ),
        .I1(\m_delay_reg_n_103_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_104_[0] ),
        .I4(\m_delay_reg_n_102_[0] ),
        .I5(\m_delay_reg_n_100_[0] ),
        .O(\m_delay_reg[0]_1 [4]));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \m_delay_reg[0]_i_6__6 
       (.I0(\m_delay_reg_n_102_[0] ),
        .I1(\m_delay_reg_n_104_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_103_[0] ),
        .I4(\m_delay_reg_n_101_[0] ),
        .O(\m_delay_reg[0]_1 [3]));
  LUT4 #(
    .INIT(16'h01FE)) 
    \m_delay_reg[0]_i_7__6 
       (.I0(\m_delay_reg_n_103_[0] ),
        .I1(P[0]),
        .I2(\m_delay_reg_n_104_[0] ),
        .I3(\m_delay_reg_n_102_[0] ),
        .O(\m_delay_reg[0]_1 [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    \m_delay_reg[0]_i_8__6 
       (.I0(\m_delay_reg_n_104_[0] ),
        .I1(P[0]),
        .I2(\m_delay_reg_n_103_[0] ),
        .O(\m_delay_reg[0]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \m_delay_reg[0]_i_9__6 
       (.I0(P[0]),
        .I1(\m_delay_reg_n_104_[0] ),
        .O(\m_delay_reg[0]_1 [0]));
endmodule

(* ORIG_REF_NAME = "int_mult_add_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized1_56
   (P,
    \m_delay_reg[0]_0 ,
    \m_delay_reg[0]_1 ,
    \m_delay_reg[0]_2 ,
    clk,
    B,
    \m_delay_reg[0]_3 ,
    \m_delay_reg[0]_4 );
  output [31:0]P;
  output \m_delay_reg[0]_0 ;
  output [7:0]\m_delay_reg[0]_1 ;
  input \m_delay_reg[0]_2 ;
  input clk;
  input [8:0]B;
  input [22:0]\m_delay_reg[0]_3 ;
  input [38:0]\m_delay_reg[0]_4 ;

  wire [8:0]B;
  wire [31:0]P;
  wire clk;
  wire [8:8]\loop_o[2]_21 ;
  wire \m_delay_reg[0]_0 ;
  wire [7:0]\m_delay_reg[0]_1 ;
  wire \m_delay_reg[0]_2 ;
  wire [22:0]\m_delay_reg[0]_3 ;
  wire [38:0]\m_delay_reg[0]_4 ;
  wire \m_delay_reg[0]_i_10__2_n_0 ;
  wire \m_delay_reg_n_100_[0] ;
  wire \m_delay_reg_n_101_[0] ;
  wire \m_delay_reg_n_102_[0] ;
  wire \m_delay_reg_n_103_[0] ;
  wire \m_delay_reg_n_104_[0] ;
  wire \m_delay_reg_n_98_[0] ;
  wire \m_delay_reg_n_99_[0] ;
  wire \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:40]\NLW_m_delay_reg[0]_P_UNCONNECTED ;
  wire [47:0]\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \m_delay_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\m_delay_reg[0]_3 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\m_delay_reg[0]_4 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(\m_delay_reg[0]_2 ),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_m_delay_reg[0]_P_UNCONNECTED [47:40],P[31:1],\loop_o[2]_21 ,\m_delay_reg_n_98_[0] ,\m_delay_reg_n_99_[0] ,\m_delay_reg_n_100_[0] ,\m_delay_reg_n_101_[0] ,\m_delay_reg_n_102_[0] ,\m_delay_reg_n_103_[0] ,\m_delay_reg_n_104_[0] ,P[0]}),
        .PATTERNBDETECT(\NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \m_delay_reg[0]_i_10__2 
       (.I0(\m_delay_reg_n_101_[0] ),
        .I1(\m_delay_reg_n_103_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_104_[0] ),
        .I4(\m_delay_reg_n_102_[0] ),
        .I5(\m_delay_reg_n_100_[0] ),
        .O(\m_delay_reg[0]_i_10__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \m_delay_reg[0]_i_1__2 
       (.I0(\loop_o[2]_21 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .I2(\m_delay_reg[0]_i_10__2_n_0 ),
        .I3(\m_delay_reg_n_98_[0] ),
        .O(\m_delay_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h5565)) 
    \m_delay_reg[0]_i_2__2 
       (.I0(\loop_o[2]_21 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .I2(\m_delay_reg[0]_i_10__2_n_0 ),
        .I3(\m_delay_reg_n_98_[0] ),
        .O(\m_delay_reg[0]_1 [7]));
  LUT3 #(
    .INIT(8'h4B)) 
    \m_delay_reg[0]_i_3__2 
       (.I0(\m_delay_reg_n_99_[0] ),
        .I1(\m_delay_reg[0]_i_10__2_n_0 ),
        .I2(\m_delay_reg_n_98_[0] ),
        .O(\m_delay_reg[0]_1 [6]));
  LUT2 #(
    .INIT(4'h9)) 
    \m_delay_reg[0]_i_4__2 
       (.I0(\m_delay_reg[0]_i_10__2_n_0 ),
        .I1(\m_delay_reg_n_99_[0] ),
        .O(\m_delay_reg[0]_1 [5]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \m_delay_reg[0]_i_5__2 
       (.I0(\m_delay_reg_n_101_[0] ),
        .I1(\m_delay_reg_n_103_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_104_[0] ),
        .I4(\m_delay_reg_n_102_[0] ),
        .I5(\m_delay_reg_n_100_[0] ),
        .O(\m_delay_reg[0]_1 [4]));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \m_delay_reg[0]_i_6__2 
       (.I0(\m_delay_reg_n_102_[0] ),
        .I1(\m_delay_reg_n_104_[0] ),
        .I2(P[0]),
        .I3(\m_delay_reg_n_103_[0] ),
        .I4(\m_delay_reg_n_101_[0] ),
        .O(\m_delay_reg[0]_1 [3]));
  LUT4 #(
    .INIT(16'h01FE)) 
    \m_delay_reg[0]_i_7__2 
       (.I0(\m_delay_reg_n_103_[0] ),
        .I1(P[0]),
        .I2(\m_delay_reg_n_104_[0] ),
        .I3(\m_delay_reg_n_102_[0] ),
        .O(\m_delay_reg[0]_1 [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    \m_delay_reg[0]_i_8__2 
       (.I0(\m_delay_reg_n_104_[0] ),
        .I1(P[0]),
        .I2(\m_delay_reg_n_103_[0] ),
        .O(\m_delay_reg[0]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \m_delay_reg[0]_i_9__2 
       (.I0(P[0]),
        .I1(\m_delay_reg_n_104_[0] ),
        .O(\m_delay_reg[0]_1 [0]));
endmodule

(* ORIG_REF_NAME = "int_mult_add_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized2
   (P,
    S,
    \m_delay_reg[0]_0 ,
    \m_delay_reg[0]_1 ,
    \m_delay_reg[0]_2 ,
    \m_delay_reg[0]_3 ,
    \m_delay_reg[0]_4 ,
    \m_delay_reg[0]_5 ,
    \m_delay_reg[0]_6 ,
    \m_delay_reg[0]_7 ,
    \m_delay_reg[0]_8 ,
    clk,
    B,
    \m_delay_reg[0]_9 ,
    \m_delay_reg[0]_10 ,
    \genblk8[0].q_reg ,
    \genblk1[0].q_reg );
  output [31:0]P;
  output [3:0]S;
  output [3:0]\m_delay_reg[0]_0 ;
  output [3:0]\m_delay_reg[0]_1 ;
  output [3:0]\m_delay_reg[0]_2 ;
  output [3:0]\m_delay_reg[0]_3 ;
  output [3:0]\m_delay_reg[0]_4 ;
  output [3:0]\m_delay_reg[0]_5 ;
  output [3:0]\m_delay_reg[0]_6 ;
  output [0:0]\m_delay_reg[0]_7 ;
  input \m_delay_reg[0]_8 ;
  input clk;
  input [8:0]B;
  input [22:0]\m_delay_reg[0]_9 ;
  input [30:0]\m_delay_reg[0]_10 ;
  input [12:0]\genblk8[0].q_reg ;
  input [18:0]\genblk1[0].q_reg ;

  wire [8:0]B;
  wire [31:0]P;
  wire [3:0]S;
  wire clk;
  wire [18:0]\genblk1[0].q_reg ;
  wire [12:0]\genblk8[0].q_reg ;
  wire [3:0]\m_delay_reg[0]_0 ;
  wire [3:0]\m_delay_reg[0]_1 ;
  wire [30:0]\m_delay_reg[0]_10 ;
  wire [3:0]\m_delay_reg[0]_2 ;
  wire [3:0]\m_delay_reg[0]_3 ;
  wire [3:0]\m_delay_reg[0]_4 ;
  wire [3:0]\m_delay_reg[0]_5 ;
  wire [3:0]\m_delay_reg[0]_6 ;
  wire [0:0]\m_delay_reg[0]_7 ;
  wire \m_delay_reg[0]_8 ;
  wire [22:0]\m_delay_reg[0]_9 ;
  wire \m_delay_reg_n_73_[0] ;
  wire \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:33]\NLW_m_delay_reg[0]_P_UNCONNECTED ;
  wire [47:0]\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__0_i_1__1
       (.I0(P[7]),
        .I1(\genblk8[0].q_reg [7]),
        .O(\m_delay_reg[0]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__0_i_2__1
       (.I0(P[6]),
        .I1(\genblk8[0].q_reg [6]),
        .O(\m_delay_reg[0]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__0_i_3__1
       (.I0(P[5]),
        .I1(\genblk8[0].q_reg [5]),
        .O(\m_delay_reg[0]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__0_i_4__1
       (.I0(P[4]),
        .I1(\genblk8[0].q_reg [4]),
        .O(\m_delay_reg[0]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__1_i_1__1
       (.I0(P[11]),
        .I1(\genblk1[0].q_reg [2]),
        .O(\m_delay_reg[0]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__1_i_2__1
       (.I0(P[10]),
        .I1(\genblk1[0].q_reg [1]),
        .O(\m_delay_reg[0]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__1_i_3__1
       (.I0(P[9]),
        .I1(\genblk1[0].q_reg [0]),
        .O(\m_delay_reg[0]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__1_i_4__1
       (.I0(P[8]),
        .I1(\genblk8[0].q_reg [8]),
        .O(\m_delay_reg[0]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__2_i_1__1
       (.I0(P[15]),
        .I1(\genblk1[0].q_reg [6]),
        .O(\m_delay_reg[0]_2 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__2_i_2__1
       (.I0(P[14]),
        .I1(\genblk1[0].q_reg [5]),
        .O(\m_delay_reg[0]_2 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__2_i_3__1
       (.I0(P[13]),
        .I1(\genblk1[0].q_reg [4]),
        .O(\m_delay_reg[0]_2 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__2_i_4__1
       (.I0(P[12]),
        .I1(\genblk1[0].q_reg [3]),
        .O(\m_delay_reg[0]_2 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__3_i_1__1
       (.I0(P[19]),
        .I1(\genblk8[0].q_reg [12]),
        .O(\m_delay_reg[0]_3 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__3_i_2__1
       (.I0(P[18]),
        .I1(\genblk8[0].q_reg [11]),
        .O(\m_delay_reg[0]_3 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__3_i_3__1
       (.I0(P[17]),
        .I1(\genblk8[0].q_reg [10]),
        .O(\m_delay_reg[0]_3 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__3_i_4__1
       (.I0(P[16]),
        .I1(\genblk8[0].q_reg [9]),
        .O(\m_delay_reg[0]_3 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__4_i_1__1
       (.I0(P[23]),
        .I1(\genblk1[0].q_reg [10]),
        .O(\m_delay_reg[0]_4 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__4_i_2__1
       (.I0(P[22]),
        .I1(\genblk1[0].q_reg [9]),
        .O(\m_delay_reg[0]_4 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__4_i_3__1
       (.I0(P[21]),
        .I1(\genblk1[0].q_reg [8]),
        .O(\m_delay_reg[0]_4 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__4_i_4__1
       (.I0(P[20]),
        .I1(\genblk1[0].q_reg [7]),
        .O(\m_delay_reg[0]_4 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__5_i_1__1
       (.I0(P[27]),
        .I1(\genblk1[0].q_reg [14]),
        .O(\m_delay_reg[0]_5 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__5_i_2__1
       (.I0(P[26]),
        .I1(\genblk1[0].q_reg [13]),
        .O(\m_delay_reg[0]_5 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__5_i_3__1
       (.I0(P[25]),
        .I1(\genblk1[0].q_reg [12]),
        .O(\m_delay_reg[0]_5 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__5_i_4__1
       (.I0(P[24]),
        .I1(\genblk1[0].q_reg [11]),
        .O(\m_delay_reg[0]_5 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__6_i_1__1
       (.I0(P[31]),
        .I1(\genblk1[0].q_reg [18]),
        .O(\m_delay_reg[0]_6 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__6_i_2__1
       (.I0(P[30]),
        .I1(\genblk1[0].q_reg [17]),
        .O(\m_delay_reg[0]_6 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__6_i_3__1
       (.I0(P[29]),
        .I1(\genblk1[0].q_reg [16]),
        .O(\m_delay_reg[0]_6 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__6_i_4__1
       (.I0(P[28]),
        .I1(\genblk1[0].q_reg [15]),
        .O(\m_delay_reg[0]_6 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    B_q_carry__7_i_1__2
       (.I0(\m_delay_reg_n_73_[0] ),
        .O(\m_delay_reg[0]_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry_i_1__1
       (.I0(P[3]),
        .I1(\genblk8[0].q_reg [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry_i_2__1
       (.I0(P[2]),
        .I1(\genblk8[0].q_reg [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry_i_3__1
       (.I0(P[1]),
        .I1(\genblk8[0].q_reg [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry_i_4__1
       (.I0(P[0]),
        .I1(\genblk8[0].q_reg [0]),
        .O(S[0]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \m_delay_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\m_delay_reg[0]_9 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\m_delay_reg[0]_10 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(\m_delay_reg[0]_8 ),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_m_delay_reg[0]_P_UNCONNECTED [47:33],\m_delay_reg_n_73_[0] ,P}),
        .PATTERNBDETECT(\NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "int_mult_add_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized2_11
   (P,
    S,
    \m_delay_reg[0]_0 ,
    \m_delay_reg[0]_1 ,
    \m_delay_reg[0]_2 ,
    \m_delay_reg[0]_3 ,
    \m_delay_reg[0]_4 ,
    \m_delay_reg[0]_5 ,
    \m_delay_reg[0]_6 ,
    \m_delay_reg[0]_7 ,
    \m_delay_reg[0]_8 ,
    clk,
    B,
    \m_delay_reg[0]_9 ,
    \m_delay_reg[0]_10 ,
    \genblk8[0].q_reg ,
    \genblk1[0].q_reg );
  output [31:0]P;
  output [3:0]S;
  output [3:0]\m_delay_reg[0]_0 ;
  output [3:0]\m_delay_reg[0]_1 ;
  output [3:0]\m_delay_reg[0]_2 ;
  output [3:0]\m_delay_reg[0]_3 ;
  output [3:0]\m_delay_reg[0]_4 ;
  output [3:0]\m_delay_reg[0]_5 ;
  output [3:0]\m_delay_reg[0]_6 ;
  output [0:0]\m_delay_reg[0]_7 ;
  input \m_delay_reg[0]_8 ;
  input clk;
  input [8:0]B;
  input [22:0]\m_delay_reg[0]_9 ;
  input [30:0]\m_delay_reg[0]_10 ;
  input [12:0]\genblk8[0].q_reg ;
  input [18:0]\genblk1[0].q_reg ;

  wire [8:0]B;
  wire [31:0]P;
  wire [3:0]S;
  wire clk;
  wire [18:0]\genblk1[0].q_reg ;
  wire [12:0]\genblk8[0].q_reg ;
  wire [3:0]\m_delay_reg[0]_0 ;
  wire [3:0]\m_delay_reg[0]_1 ;
  wire [30:0]\m_delay_reg[0]_10 ;
  wire [3:0]\m_delay_reg[0]_2 ;
  wire [3:0]\m_delay_reg[0]_3 ;
  wire [3:0]\m_delay_reg[0]_4 ;
  wire [3:0]\m_delay_reg[0]_5 ;
  wire [3:0]\m_delay_reg[0]_6 ;
  wire [0:0]\m_delay_reg[0]_7 ;
  wire \m_delay_reg[0]_8 ;
  wire [22:0]\m_delay_reg[0]_9 ;
  wire \m_delay_reg_n_73_[0] ;
  wire \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:33]\NLW_m_delay_reg[0]_P_UNCONNECTED ;
  wire [47:0]\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__0_i_1__2
       (.I0(P[7]),
        .I1(\genblk8[0].q_reg [7]),
        .O(\m_delay_reg[0]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__0_i_2__2
       (.I0(P[6]),
        .I1(\genblk8[0].q_reg [6]),
        .O(\m_delay_reg[0]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__0_i_3__2
       (.I0(P[5]),
        .I1(\genblk8[0].q_reg [5]),
        .O(\m_delay_reg[0]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__0_i_4__2
       (.I0(P[4]),
        .I1(\genblk8[0].q_reg [4]),
        .O(\m_delay_reg[0]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__1_i_1__2
       (.I0(P[11]),
        .I1(\genblk1[0].q_reg [2]),
        .O(\m_delay_reg[0]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__1_i_2__2
       (.I0(P[10]),
        .I1(\genblk1[0].q_reg [1]),
        .O(\m_delay_reg[0]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__1_i_3__2
       (.I0(P[9]),
        .I1(\genblk1[0].q_reg [0]),
        .O(\m_delay_reg[0]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__1_i_4__2
       (.I0(P[8]),
        .I1(\genblk8[0].q_reg [8]),
        .O(\m_delay_reg[0]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__2_i_1__2
       (.I0(P[15]),
        .I1(\genblk1[0].q_reg [6]),
        .O(\m_delay_reg[0]_2 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__2_i_2__2
       (.I0(P[14]),
        .I1(\genblk1[0].q_reg [5]),
        .O(\m_delay_reg[0]_2 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__2_i_3__2
       (.I0(P[13]),
        .I1(\genblk1[0].q_reg [4]),
        .O(\m_delay_reg[0]_2 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__2_i_4__2
       (.I0(P[12]),
        .I1(\genblk1[0].q_reg [3]),
        .O(\m_delay_reg[0]_2 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__3_i_1__2
       (.I0(P[19]),
        .I1(\genblk8[0].q_reg [12]),
        .O(\m_delay_reg[0]_3 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__3_i_2__2
       (.I0(P[18]),
        .I1(\genblk8[0].q_reg [11]),
        .O(\m_delay_reg[0]_3 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__3_i_3__2
       (.I0(P[17]),
        .I1(\genblk8[0].q_reg [10]),
        .O(\m_delay_reg[0]_3 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__3_i_4__2
       (.I0(P[16]),
        .I1(\genblk8[0].q_reg [9]),
        .O(\m_delay_reg[0]_3 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__4_i_1__2
       (.I0(P[23]),
        .I1(\genblk1[0].q_reg [10]),
        .O(\m_delay_reg[0]_4 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__4_i_2__2
       (.I0(P[22]),
        .I1(\genblk1[0].q_reg [9]),
        .O(\m_delay_reg[0]_4 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__4_i_3__2
       (.I0(P[21]),
        .I1(\genblk1[0].q_reg [8]),
        .O(\m_delay_reg[0]_4 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__4_i_4__2
       (.I0(P[20]),
        .I1(\genblk1[0].q_reg [7]),
        .O(\m_delay_reg[0]_4 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__5_i_1__2
       (.I0(P[27]),
        .I1(\genblk1[0].q_reg [14]),
        .O(\m_delay_reg[0]_5 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__5_i_2__2
       (.I0(P[26]),
        .I1(\genblk1[0].q_reg [13]),
        .O(\m_delay_reg[0]_5 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__5_i_3__2
       (.I0(P[25]),
        .I1(\genblk1[0].q_reg [12]),
        .O(\m_delay_reg[0]_5 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__5_i_4__2
       (.I0(P[24]),
        .I1(\genblk1[0].q_reg [11]),
        .O(\m_delay_reg[0]_5 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__6_i_1__2
       (.I0(P[31]),
        .I1(\genblk1[0].q_reg [18]),
        .O(\m_delay_reg[0]_6 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__6_i_2__2
       (.I0(P[30]),
        .I1(\genblk1[0].q_reg [17]),
        .O(\m_delay_reg[0]_6 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__6_i_3__2
       (.I0(P[29]),
        .I1(\genblk1[0].q_reg [16]),
        .O(\m_delay_reg[0]_6 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__6_i_4__2
       (.I0(P[28]),
        .I1(\genblk1[0].q_reg [15]),
        .O(\m_delay_reg[0]_6 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    B_q_carry__7_i_1__1
       (.I0(\m_delay_reg_n_73_[0] ),
        .O(\m_delay_reg[0]_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry_i_1__2
       (.I0(P[3]),
        .I1(\genblk8[0].q_reg [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry_i_2__2
       (.I0(P[2]),
        .I1(\genblk8[0].q_reg [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry_i_3__2
       (.I0(P[1]),
        .I1(\genblk8[0].q_reg [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry_i_4__2
       (.I0(P[0]),
        .I1(\genblk8[0].q_reg [0]),
        .O(S[0]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \m_delay_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\m_delay_reg[0]_9 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\m_delay_reg[0]_10 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(\m_delay_reg[0]_8 ),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_m_delay_reg[0]_P_UNCONNECTED [47:33],\m_delay_reg_n_73_[0] ,P}),
        .PATTERNBDETECT(\NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "int_mult_add_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized2_35
   (P,
    S,
    \m_delay_reg[0]_0 ,
    \m_delay_reg[0]_1 ,
    \m_delay_reg[0]_2 ,
    \m_delay_reg[0]_3 ,
    \m_delay_reg[0]_4 ,
    \m_delay_reg[0]_5 ,
    \m_delay_reg[0]_6 ,
    \m_delay_reg[0]_7 ,
    \m_delay_reg[0]_8 ,
    clk,
    B,
    \m_delay_reg[0]_9 ,
    \m_delay_reg[0]_10 ,
    \genblk1[0].q_reg ,
    \genblk8[0].q_reg );
  output [31:0]P;
  output [3:0]S;
  output [3:0]\m_delay_reg[0]_0 ;
  output [3:0]\m_delay_reg[0]_1 ;
  output [3:0]\m_delay_reg[0]_2 ;
  output [3:0]\m_delay_reg[0]_3 ;
  output [3:0]\m_delay_reg[0]_4 ;
  output [3:0]\m_delay_reg[0]_5 ;
  output [3:0]\m_delay_reg[0]_6 ;
  output [0:0]\m_delay_reg[0]_7 ;
  input \m_delay_reg[0]_8 ;
  input clk;
  input [8:0]B;
  input [22:0]\m_delay_reg[0]_9 ;
  input [30:0]\m_delay_reg[0]_10 ;
  input [18:0]\genblk1[0].q_reg ;
  input [12:0]\genblk8[0].q_reg ;

  wire [8:0]B;
  wire [31:0]P;
  wire [3:0]S;
  wire clk;
  wire [18:0]\genblk1[0].q_reg ;
  wire [12:0]\genblk8[0].q_reg ;
  wire [3:0]\m_delay_reg[0]_0 ;
  wire [3:0]\m_delay_reg[0]_1 ;
  wire [30:0]\m_delay_reg[0]_10 ;
  wire [3:0]\m_delay_reg[0]_2 ;
  wire [3:0]\m_delay_reg[0]_3 ;
  wire [3:0]\m_delay_reg[0]_4 ;
  wire [3:0]\m_delay_reg[0]_5 ;
  wire [3:0]\m_delay_reg[0]_6 ;
  wire [0:0]\m_delay_reg[0]_7 ;
  wire \m_delay_reg[0]_8 ;
  wire [22:0]\m_delay_reg[0]_9 ;
  wire \m_delay_reg_n_73_[0] ;
  wire \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:33]\NLW_m_delay_reg[0]_P_UNCONNECTED ;
  wire [47:0]\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__0_i_1
       (.I0(P[7]),
        .I1(\genblk8[0].q_reg [7]),
        .O(\m_delay_reg[0]_6 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__0_i_2
       (.I0(P[6]),
        .I1(\genblk8[0].q_reg [6]),
        .O(\m_delay_reg[0]_6 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__0_i_3
       (.I0(P[5]),
        .I1(\genblk8[0].q_reg [5]),
        .O(\m_delay_reg[0]_6 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__0_i_4
       (.I0(P[4]),
        .I1(\genblk8[0].q_reg [4]),
        .O(\m_delay_reg[0]_6 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__1_i_1
       (.I0(P[11]),
        .I1(\genblk1[0].q_reg [2]),
        .O(\m_delay_reg[0]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__1_i_2
       (.I0(P[10]),
        .I1(\genblk1[0].q_reg [1]),
        .O(\m_delay_reg[0]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__1_i_3
       (.I0(P[9]),
        .I1(\genblk1[0].q_reg [0]),
        .O(\m_delay_reg[0]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__1_i_4
       (.I0(P[8]),
        .I1(\genblk8[0].q_reg [8]),
        .O(\m_delay_reg[0]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__2_i_1
       (.I0(P[15]),
        .I1(\genblk1[0].q_reg [6]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__2_i_2
       (.I0(P[14]),
        .I1(\genblk1[0].q_reg [5]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__2_i_3
       (.I0(P[13]),
        .I1(\genblk1[0].q_reg [4]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__2_i_4
       (.I0(P[12]),
        .I1(\genblk1[0].q_reg [3]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__3_i_1
       (.I0(P[19]),
        .I1(\genblk8[0].q_reg [12]),
        .O(\m_delay_reg[0]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__3_i_2
       (.I0(P[18]),
        .I1(\genblk8[0].q_reg [11]),
        .O(\m_delay_reg[0]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__3_i_3
       (.I0(P[17]),
        .I1(\genblk8[0].q_reg [10]),
        .O(\m_delay_reg[0]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__3_i_4
       (.I0(P[16]),
        .I1(\genblk8[0].q_reg [9]),
        .O(\m_delay_reg[0]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__4_i_1
       (.I0(P[23]),
        .I1(\genblk1[0].q_reg [10]),
        .O(\m_delay_reg[0]_4 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__4_i_2
       (.I0(P[22]),
        .I1(\genblk1[0].q_reg [9]),
        .O(\m_delay_reg[0]_4 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__4_i_3
       (.I0(P[21]),
        .I1(\genblk1[0].q_reg [8]),
        .O(\m_delay_reg[0]_4 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__4_i_4
       (.I0(P[20]),
        .I1(\genblk1[0].q_reg [7]),
        .O(\m_delay_reg[0]_4 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__5_i_1
       (.I0(P[27]),
        .I1(\genblk1[0].q_reg [14]),
        .O(\m_delay_reg[0]_3 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__5_i_2
       (.I0(P[26]),
        .I1(\genblk1[0].q_reg [13]),
        .O(\m_delay_reg[0]_3 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__5_i_3
       (.I0(P[25]),
        .I1(\genblk1[0].q_reg [12]),
        .O(\m_delay_reg[0]_3 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__5_i_4
       (.I0(P[24]),
        .I1(\genblk1[0].q_reg [11]),
        .O(\m_delay_reg[0]_3 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__6_i_1
       (.I0(P[31]),
        .I1(\genblk1[0].q_reg [18]),
        .O(\m_delay_reg[0]_2 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__6_i_2
       (.I0(P[30]),
        .I1(\genblk1[0].q_reg [17]),
        .O(\m_delay_reg[0]_2 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__6_i_3
       (.I0(P[29]),
        .I1(\genblk1[0].q_reg [16]),
        .O(\m_delay_reg[0]_2 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__6_i_4
       (.I0(P[28]),
        .I1(\genblk1[0].q_reg [15]),
        .O(\m_delay_reg[0]_2 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    B_q_carry__7_i_1__0
       (.I0(\m_delay_reg_n_73_[0] ),
        .O(\m_delay_reg[0]_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry_i_1
       (.I0(P[3]),
        .I1(\genblk8[0].q_reg [3]),
        .O(\m_delay_reg[0]_5 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry_i_2
       (.I0(P[2]),
        .I1(\genblk8[0].q_reg [2]),
        .O(\m_delay_reg[0]_5 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry_i_3
       (.I0(P[1]),
        .I1(\genblk8[0].q_reg [1]),
        .O(\m_delay_reg[0]_5 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry_i_4
       (.I0(P[0]),
        .I1(\genblk8[0].q_reg [0]),
        .O(\m_delay_reg[0]_5 [0]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \m_delay_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\m_delay_reg[0]_9 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\m_delay_reg[0]_10 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(\m_delay_reg[0]_8 ),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_m_delay_reg[0]_P_UNCONNECTED [47:33],\m_delay_reg_n_73_[0] ,P}),
        .PATTERNBDETECT(\NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "int_mult_add_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized2_55
   (P,
    S,
    \m_delay_reg[0]_0 ,
    \m_delay_reg[0]_1 ,
    \m_delay_reg[0]_2 ,
    \m_delay_reg[0]_3 ,
    \m_delay_reg[0]_4 ,
    \m_delay_reg[0]_5 ,
    \m_delay_reg[0]_6 ,
    \m_delay_reg[0]_7 ,
    \m_delay_reg[0]_8 ,
    clk,
    B,
    \m_delay_reg[0]_9 ,
    \m_delay_reg[0]_10 ,
    \genblk1[0].q_reg ,
    \genblk8[0].q_reg );
  output [31:0]P;
  output [3:0]S;
  output [3:0]\m_delay_reg[0]_0 ;
  output [3:0]\m_delay_reg[0]_1 ;
  output [3:0]\m_delay_reg[0]_2 ;
  output [3:0]\m_delay_reg[0]_3 ;
  output [3:0]\m_delay_reg[0]_4 ;
  output [3:0]\m_delay_reg[0]_5 ;
  output [3:0]\m_delay_reg[0]_6 ;
  output [0:0]\m_delay_reg[0]_7 ;
  input \m_delay_reg[0]_8 ;
  input clk;
  input [8:0]B;
  input [22:0]\m_delay_reg[0]_9 ;
  input [30:0]\m_delay_reg[0]_10 ;
  input [18:0]\genblk1[0].q_reg ;
  input [12:0]\genblk8[0].q_reg ;

  wire [8:0]B;
  wire [31:0]P;
  wire [3:0]S;
  wire clk;
  wire [18:0]\genblk1[0].q_reg ;
  wire [12:0]\genblk8[0].q_reg ;
  wire [3:0]\m_delay_reg[0]_0 ;
  wire [3:0]\m_delay_reg[0]_1 ;
  wire [30:0]\m_delay_reg[0]_10 ;
  wire [3:0]\m_delay_reg[0]_2 ;
  wire [3:0]\m_delay_reg[0]_3 ;
  wire [3:0]\m_delay_reg[0]_4 ;
  wire [3:0]\m_delay_reg[0]_5 ;
  wire [3:0]\m_delay_reg[0]_6 ;
  wire [0:0]\m_delay_reg[0]_7 ;
  wire \m_delay_reg[0]_8 ;
  wire [22:0]\m_delay_reg[0]_9 ;
  wire \m_delay_reg_n_73_[0] ;
  wire \NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:33]\NLW_m_delay_reg[0]_P_UNCONNECTED ;
  wire [47:0]\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__0_i_1__0
       (.I0(P[7]),
        .I1(\genblk8[0].q_reg [7]),
        .O(\m_delay_reg[0]_6 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__0_i_2__0
       (.I0(P[6]),
        .I1(\genblk8[0].q_reg [6]),
        .O(\m_delay_reg[0]_6 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__0_i_3__0
       (.I0(P[5]),
        .I1(\genblk8[0].q_reg [5]),
        .O(\m_delay_reg[0]_6 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__0_i_4__0
       (.I0(P[4]),
        .I1(\genblk8[0].q_reg [4]),
        .O(\m_delay_reg[0]_6 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__1_i_1__0
       (.I0(P[11]),
        .I1(\genblk1[0].q_reg [2]),
        .O(\m_delay_reg[0]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__1_i_2__0
       (.I0(P[10]),
        .I1(\genblk1[0].q_reg [1]),
        .O(\m_delay_reg[0]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__1_i_3__0
       (.I0(P[9]),
        .I1(\genblk1[0].q_reg [0]),
        .O(\m_delay_reg[0]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__1_i_4__0
       (.I0(P[8]),
        .I1(\genblk8[0].q_reg [8]),
        .O(\m_delay_reg[0]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__2_i_1__0
       (.I0(P[15]),
        .I1(\genblk1[0].q_reg [6]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__2_i_2__0
       (.I0(P[14]),
        .I1(\genblk1[0].q_reg [5]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__2_i_3__0
       (.I0(P[13]),
        .I1(\genblk1[0].q_reg [4]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__2_i_4__0
       (.I0(P[12]),
        .I1(\genblk1[0].q_reg [3]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__3_i_1__0
       (.I0(P[19]),
        .I1(\genblk8[0].q_reg [12]),
        .O(\m_delay_reg[0]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__3_i_2__0
       (.I0(P[18]),
        .I1(\genblk8[0].q_reg [11]),
        .O(\m_delay_reg[0]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__3_i_3__0
       (.I0(P[17]),
        .I1(\genblk8[0].q_reg [10]),
        .O(\m_delay_reg[0]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__3_i_4__0
       (.I0(P[16]),
        .I1(\genblk8[0].q_reg [9]),
        .O(\m_delay_reg[0]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__4_i_1__0
       (.I0(P[23]),
        .I1(\genblk1[0].q_reg [10]),
        .O(\m_delay_reg[0]_4 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__4_i_2__0
       (.I0(P[22]),
        .I1(\genblk1[0].q_reg [9]),
        .O(\m_delay_reg[0]_4 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__4_i_3__0
       (.I0(P[21]),
        .I1(\genblk1[0].q_reg [8]),
        .O(\m_delay_reg[0]_4 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__4_i_4__0
       (.I0(P[20]),
        .I1(\genblk1[0].q_reg [7]),
        .O(\m_delay_reg[0]_4 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__5_i_1__0
       (.I0(P[27]),
        .I1(\genblk1[0].q_reg [14]),
        .O(\m_delay_reg[0]_3 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__5_i_2__0
       (.I0(P[26]),
        .I1(\genblk1[0].q_reg [13]),
        .O(\m_delay_reg[0]_3 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__5_i_3__0
       (.I0(P[25]),
        .I1(\genblk1[0].q_reg [12]),
        .O(\m_delay_reg[0]_3 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__5_i_4__0
       (.I0(P[24]),
        .I1(\genblk1[0].q_reg [11]),
        .O(\m_delay_reg[0]_3 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__6_i_1__0
       (.I0(P[31]),
        .I1(\genblk1[0].q_reg [18]),
        .O(\m_delay_reg[0]_2 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__6_i_2__0
       (.I0(P[30]),
        .I1(\genblk1[0].q_reg [17]),
        .O(\m_delay_reg[0]_2 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__6_i_3__0
       (.I0(P[29]),
        .I1(\genblk1[0].q_reg [16]),
        .O(\m_delay_reg[0]_2 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry__6_i_4__0
       (.I0(P[28]),
        .I1(\genblk1[0].q_reg [15]),
        .O(\m_delay_reg[0]_2 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    B_q_carry__7_i_1
       (.I0(\m_delay_reg_n_73_[0] ),
        .O(\m_delay_reg[0]_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry_i_1__0
       (.I0(P[3]),
        .I1(\genblk8[0].q_reg [3]),
        .O(\m_delay_reg[0]_5 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry_i_2__0
       (.I0(P[2]),
        .I1(\genblk8[0].q_reg [2]),
        .O(\m_delay_reg[0]_5 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry_i_3__0
       (.I0(P[1]),
        .I1(\genblk8[0].q_reg [1]),
        .O(\m_delay_reg[0]_5 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    B_q_carry_i_4__0
       (.I0(P[0]),
        .I1(\genblk8[0].q_reg [0]),
        .O(\m_delay_reg[0]_5 [0]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \m_delay_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\m_delay_reg[0]_9 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_m_delay_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_m_delay_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\m_delay_reg[0]_10 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_m_delay_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(\m_delay_reg[0]_8 ),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_m_delay_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_m_delay_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_m_delay_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_m_delay_reg[0]_P_UNCONNECTED [47:33],\m_delay_reg_n_73_[0] ,P}),
        .PATTERNBDETECT(\NLW_m_delay_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_m_delay_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_m_delay_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_m_delay_reg[0]_UNDERFLOW_UNCONNECTED ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_intmul
   (\low_add_reg[30]_0 ,
    \low_add_reg[29]_0 ,
    \low_add_reg[28]_0 ,
    \low_add_reg[27]_0 ,
    \low_add_reg[26]_0 ,
    \low_add_reg[25]_0 ,
    \low_add_reg[24]_0 ,
    \low_add_reg[23]_0 ,
    \low_add_reg[22]_0 ,
    \low_add_reg[21]_0 ,
    \low_add_reg[20]_0 ,
    \low_add_reg[19]_0 ,
    \low_add_reg[18]_0 ,
    \low_add_reg[17]_0 ,
    \D_reg[8]_0 ,
    C,
    B,
    P,
    clk,
    \genblk3[0].genblk1[1].p_product_reg[1]_0 ,
    A);
  output \low_add_reg[30]_0 ;
  output \low_add_reg[29]_0 ;
  output \low_add_reg[28]_0 ;
  output \low_add_reg[27]_0 ;
  output \low_add_reg[26]_0 ;
  output \low_add_reg[25]_0 ;
  output \low_add_reg[24]_0 ;
  output \low_add_reg[23]_0 ;
  output \low_add_reg[22]_0 ;
  output \low_add_reg[21]_0 ;
  output \low_add_reg[20]_0 ;
  output \low_add_reg[19]_0 ;
  output \low_add_reg[18]_0 ;
  output \low_add_reg[17]_0 ;
  output \D_reg[8]_0 ;
  output [33:0]C;
  output [7:0]B;
  output [7:0]P;
  input clk;
  input [31:0]\genblk3[0].genblk1[1].p_product_reg[1]_0 ;
  input [31:0]A;

  wire [31:0]A;
  wire [7:0]B;
  wire [33:0]C;
  wire [31:0]D2;
  wire \D[34]_i_2__1_n_0 ;
  wire \D[38]_i_3_n_0 ;
  wire \D[38]_i_4_n_0 ;
  wire \D[38]_i_5_n_0 ;
  wire \D[38]_i_6_n_0 ;
  wire \D[42]_i_3_n_0 ;
  wire \D[42]_i_4_n_0 ;
  wire \D[42]_i_5_n_0 ;
  wire \D[42]_i_6_n_0 ;
  wire \D[46]_i_3_n_0 ;
  wire \D[46]_i_4_n_0 ;
  wire \D[46]_i_5_n_0 ;
  wire \D[46]_i_6_n_0 ;
  wire \D[50]_i_3_n_0 ;
  wire \D[50]_i_4_n_0 ;
  wire \D[50]_i_5_n_0 ;
  wire \D[50]_i_6_n_0 ;
  wire \D[54]_i_3_n_0 ;
  wire \D[54]_i_4_n_0 ;
  wire \D[54]_i_5_n_0 ;
  wire \D[54]_i_6_n_0 ;
  wire \D[58]_i_3_n_0 ;
  wire \D[58]_i_4_n_0 ;
  wire \D[58]_i_5_n_0 ;
  wire \D[58]_i_6_n_0 ;
  wire \D[62]_i_3_n_0 ;
  wire \D[62]_i_4_n_0 ;
  wire \D_reg[34]_i_1__1_n_0 ;
  wire \D_reg[34]_i_1__1_n_1 ;
  wire \D_reg[34]_i_1__1_n_2 ;
  wire \D_reg[34]_i_1__1_n_3 ;
  wire \D_reg[38]_i_1__1_n_0 ;
  wire \D_reg[38]_i_1__1_n_1 ;
  wire \D_reg[38]_i_1__1_n_2 ;
  wire \D_reg[38]_i_1__1_n_3 ;
  wire \D_reg[38]_i_2__1_n_0 ;
  wire \D_reg[38]_i_2__1_n_1 ;
  wire \D_reg[38]_i_2__1_n_2 ;
  wire \D_reg[38]_i_2__1_n_3 ;
  wire \D_reg[42]_i_1__1_n_0 ;
  wire \D_reg[42]_i_1__1_n_1 ;
  wire \D_reg[42]_i_1__1_n_2 ;
  wire \D_reg[42]_i_1__1_n_3 ;
  wire \D_reg[42]_i_2__1_n_0 ;
  wire \D_reg[42]_i_2__1_n_1 ;
  wire \D_reg[42]_i_2__1_n_2 ;
  wire \D_reg[42]_i_2__1_n_3 ;
  wire \D_reg[46]_i_1__1_n_0 ;
  wire \D_reg[46]_i_1__1_n_1 ;
  wire \D_reg[46]_i_1__1_n_2 ;
  wire \D_reg[46]_i_1__1_n_3 ;
  wire \D_reg[46]_i_2__1_n_0 ;
  wire \D_reg[46]_i_2__1_n_1 ;
  wire \D_reg[46]_i_2__1_n_2 ;
  wire \D_reg[46]_i_2__1_n_3 ;
  wire \D_reg[50]_i_1__1_n_0 ;
  wire \D_reg[50]_i_1__1_n_1 ;
  wire \D_reg[50]_i_1__1_n_2 ;
  wire \D_reg[50]_i_1__1_n_3 ;
  wire \D_reg[50]_i_2__1_n_0 ;
  wire \D_reg[50]_i_2__1_n_1 ;
  wire \D_reg[50]_i_2__1_n_2 ;
  wire \D_reg[50]_i_2__1_n_3 ;
  wire \D_reg[54]_i_1__1_n_0 ;
  wire \D_reg[54]_i_1__1_n_1 ;
  wire \D_reg[54]_i_1__1_n_2 ;
  wire \D_reg[54]_i_1__1_n_3 ;
  wire \D_reg[54]_i_2__1_n_0 ;
  wire \D_reg[54]_i_2__1_n_1 ;
  wire \D_reg[54]_i_2__1_n_2 ;
  wire \D_reg[54]_i_2__1_n_3 ;
  wire \D_reg[58]_i_1__1_n_0 ;
  wire \D_reg[58]_i_1__1_n_1 ;
  wire \D_reg[58]_i_1__1_n_2 ;
  wire \D_reg[58]_i_1__1_n_3 ;
  wire \D_reg[58]_i_2__1_n_0 ;
  wire \D_reg[58]_i_2__1_n_1 ;
  wire \D_reg[58]_i_2__1_n_2 ;
  wire \D_reg[58]_i_2__1_n_3 ;
  wire \D_reg[62]_i_1__1_n_0 ;
  wire \D_reg[62]_i_1__1_n_1 ;
  wire \D_reg[62]_i_1__1_n_2 ;
  wire \D_reg[62]_i_1__1_n_3 ;
  wire \D_reg[62]_i_2__1_n_0 ;
  wire \D_reg[62]_i_2__1_n_1 ;
  wire \D_reg[62]_i_2__1_n_2 ;
  wire \D_reg[62]_i_2__1_n_3 ;
  wire \D_reg[63]_i_2__1_n_1 ;
  wire \D_reg[63]_i_2__1_n_2 ;
  wire \D_reg[63]_i_2__1_n_3 ;
  wire \D_reg[8]_0 ;
  wire [7:0]P;
  wire [0:0]c0100_out;
  wire [0:0]c0104_out;
  wire [0:0]c0108_out;
  wire [0:0]c0112_out;
  wire [0:0]c0116_out;
  wire [0:0]c0120_out;
  wire [1:1]c0124_out;
  wire [0:0]c0124_out__0;
  wire [1:0]c0128_out;
  wire [1:0]c0132_out;
  wire [1:0]c0136_out;
  wire [1:0]c0140_out;
  wire [1:0]c0144_out;
  wire [1:0]c0148_out;
  wire [1:0]c0152_out;
  wire [1:0]c0156_out;
  wire [1:0]c0160_out;
  wire [1:0]c0164_out;
  wire [1:0]c0168_out;
  wire [1:0]c0172_out;
  wire [1:0]c0176_out;
  wire [1:0]c0180_out;
  wire [1:0]c0184_out;
  wire [1:0]c0188_out;
  wire [1:0]c0192_out;
  wire [1:0]c0196_out;
  wire [1:0]c0200_out;
  wire [1:0]c0204_out;
  wire [1:0]c0208_out;
  wire [1:0]c0212_out;
  wire [1:0]c0216_out;
  wire [1:0]c0220_out;
  wire [1:0]c0224_out;
  wire [0:0]c068_out;
  wire [0:0]c072_out;
  wire [0:0]c076_out;
  wire [0:0]c080_out;
  wire [0:0]c084_out;
  wire [0:0]c088_out;
  wire [0:0]c092_out;
  wire [0:0]c096_out;
  wire clk;
  wire [8:1]\genblk1[0].imul ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_100_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_101_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_102_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_103_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_104_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_105_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_65_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_66_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_67_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_68_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_69_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_70_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_71_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_72_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_73_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_74_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_75_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_76_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_77_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_78_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_79_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_80_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_81_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_97_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_98_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_99_[0] ;
  wire [31:0]\genblk3[0].genblk1[1].p_product_reg[1]_0 ;
  wire \genblk3[0].genblk1[1].p_product_reg_n_105_[1] ;
  wire \genblk3[1].genblk1[0].p_product_reg_n_105_[2] ;
  wire \genblk3[1].genblk1[1].p_product_reg_n_105_[3] ;
  wire \genblk3[1].genblk1[1].p_product_reg_n_83_[3] ;
  wire \genblk3[1].genblk1[1].p_product_reg_n_84_[3] ;
  wire \genblk3[1].genblk1[1].p_product_reg_n_85_[3] ;
  wire \genblk3[1].genblk1[1].p_product_reg_n_86_[3] ;
  wire \genblk3[1].genblk1[1].p_product_reg_n_87_[3] ;
  wire \genblk3[1].genblk1[1].p_product_reg_n_88_[3] ;
  wire \genblk3[1].genblk1[1].p_product_reg_n_89_[3] ;
  wire [31:0]\high_reg[0]_47 ;
  wire [25:0]\high_reg[1]_46 ;
  wire [32:0]low_add;
  wire [32:17]low_add0;
  wire \low_add[20]_i_5_n_0 ;
  wire \low_add[20]_i_6_n_0 ;
  wire \low_add[20]_i_7_n_0 ;
  wire \low_add[24]_i_6_n_0 ;
  wire \low_add[24]_i_7_n_0 ;
  wire \low_add[24]_i_8_n_0 ;
  wire \low_add[24]_i_9_n_0 ;
  wire \low_add[28]_i_6_n_0 ;
  wire \low_add[28]_i_7_n_0 ;
  wire \low_add[28]_i_8_n_0 ;
  wire \low_add[28]_i_9_n_0 ;
  wire \low_add[32]_i_5_n_0 ;
  wire \low_add[32]_i_6_n_0 ;
  wire \low_add[32]_i_7_n_0 ;
  wire \low_add_reg[17]_0 ;
  wire \low_add_reg[18]_0 ;
  wire \low_add_reg[19]_0 ;
  wire \low_add_reg[20]_0 ;
  wire \low_add_reg[20]_i_1__1_n_0 ;
  wire \low_add_reg[20]_i_1__1_n_1 ;
  wire \low_add_reg[20]_i_1__1_n_2 ;
  wire \low_add_reg[20]_i_1__1_n_3 ;
  wire \low_add_reg[21]_0 ;
  wire \low_add_reg[22]_0 ;
  wire \low_add_reg[23]_0 ;
  wire \low_add_reg[24]_0 ;
  wire \low_add_reg[24]_i_1__1_n_0 ;
  wire \low_add_reg[24]_i_1__1_n_1 ;
  wire \low_add_reg[24]_i_1__1_n_2 ;
  wire \low_add_reg[24]_i_1__1_n_3 ;
  wire \low_add_reg[25]_0 ;
  wire \low_add_reg[26]_0 ;
  wire \low_add_reg[27]_0 ;
  wire \low_add_reg[28]_0 ;
  wire \low_add_reg[28]_i_1__1_n_0 ;
  wire \low_add_reg[28]_i_1__1_n_1 ;
  wire \low_add_reg[28]_i_1__1_n_2 ;
  wire \low_add_reg[28]_i_1__1_n_3 ;
  wire \low_add_reg[29]_0 ;
  wire \low_add_reg[30]_0 ;
  wire \low_add_reg[32]_i_1__1_n_2 ;
  wire \low_add_reg[32]_i_1__1_n_3 ;
  wire \m_delay_reg[0]_i_10__7_n_0 ;
  wire [63:31]p_0_in;
  wire p_0_in101_in;
  wire p_0_in102_in;
  wire p_0_in105_in;
  wire p_0_in106_in;
  wire p_0_in109_in;
  wire p_0_in110_in;
  wire p_0_in113_in;
  wire p_0_in114_in;
  wire p_0_in117_in;
  wire p_0_in118_in;
  wire p_0_in121_in;
  wire p_0_in122_in;
  wire p_0_in125_in;
  wire p_0_in126_in;
  wire p_0_in129_in;
  wire p_0_in130_in;
  wire p_0_in133_in;
  wire p_0_in134_in;
  wire p_0_in137_in;
  wire p_0_in138_in;
  wire p_0_in141_in;
  wire p_0_in142_in;
  wire p_0_in145_in;
  wire p_0_in146_in;
  wire p_0_in149_in;
  wire p_0_in150_in;
  wire p_0_in153_in;
  wire p_0_in154_in;
  wire p_0_in157_in;
  wire p_0_in158_in;
  wire p_0_in161_in;
  wire p_0_in162_in;
  wire p_0_in165_in;
  wire p_0_in166_in;
  wire p_0_in169_in;
  wire p_0_in170_in;
  wire p_0_in173_in;
  wire p_0_in174_in;
  wire p_0_in177_in;
  wire p_0_in178_in;
  wire p_0_in181_in;
  wire p_0_in182_in;
  wire p_0_in185_in;
  wire p_0_in186_in;
  wire p_0_in189_in;
  wire p_0_in190_in;
  wire p_0_in194_in;
  wire p_0_in198_in;
  wire p_0_in202_in;
  wire p_0_in206_in;
  wire p_0_in210_in;
  wire p_0_in214_in;
  wire p_0_in218_in;
  wire p_0_in221_in;
  wire p_0_in66_in;
  wire p_0_in69_in;
  wire p_0_in70_in;
  wire p_0_in73_in;
  wire p_0_in74_in;
  wire p_0_in77_in;
  wire p_0_in78_in;
  wire p_0_in81_in;
  wire p_0_in82_in;
  wire p_0_in85_in;
  wire p_0_in86_in;
  wire p_0_in89_in;
  wire p_0_in90_in;
  wire p_0_in94_in;
  wire p_0_in97_in;
  wire p_0_in98_in;
  wire p_1_in167_in;
  wire p_1_in171_in;
  wire p_1_in175_in;
  wire p_1_in179_in;
  wire p_1_in183_in;
  wire p_1_in187_in;
  wire p_1_in191_in;
  wire p_1_in195_in;
  wire p_1_in199_in;
  wire p_1_in203_in;
  wire p_1_in207_in;
  wire p_1_in211_in;
  wire p_1_in215_in;
  wire p_1_in219_in;
  wire [3:0]\NLW_D_reg[63]_i_1__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_D_reg[63]_i_1__1_O_UNCONNECTED ;
  wire [3:3]\NLW_D_reg[63]_i_2__1_CO_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_genblk3[0].genblk1[0].p_product_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_genblk3[0].genblk1[0].p_product_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:41]\NLW_genblk3[0].genblk1[0].p_product_reg[0]_P_UNCONNECTED ;
  wire [47:0]\NLW_genblk3[0].genblk1[0].p_product_reg[0]_PCOUT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_OVERFLOW_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_genblk3[0].genblk1[1].p_product_reg[1]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_genblk3[0].genblk1[1].p_product_reg[1]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYOUT_UNCONNECTED ;
  wire [47:39]\NLW_genblk3[0].genblk1[1].p_product_reg[1]_P_UNCONNECTED ;
  wire [47:0]\NLW_genblk3[0].genblk1[1].p_product_reg[1]_PCOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_OVERFLOW_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_genblk3[1].genblk1[0].p_product_reg[2]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_genblk3[1].genblk1[0].p_product_reg[2]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYOUT_UNCONNECTED ;
  wire [47:25]\NLW_genblk3[1].genblk1[0].p_product_reg[2]_P_UNCONNECTED ;
  wire [47:0]\NLW_genblk3[1].genblk1[0].p_product_reg[2]_PCOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_OVERFLOW_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_genblk3[1].genblk1[1].p_product_reg[3]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_genblk3[1].genblk1[1].p_product_reg[3]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYOUT_UNCONNECTED ;
  wire [47:23]\NLW_genblk3[1].genblk1[1].p_product_reg[3]_P_UNCONNECTED ;
  wire [47:0]\NLW_genblk3[1].genblk1[1].p_product_reg[3]_PCOUT_UNCONNECTED ;
  wire [2:2]\NLW_low_add_reg[32]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_low_add_reg[32]_i_1__1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \D[34]_i_2__1 
       (.I0(D2[0]),
        .I1(low_add[32]),
        .O(\D[34]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[38]_i_3 
       (.I0(\high_reg[0]_47 [3]),
        .I1(\high_reg[1]_46 [3]),
        .O(\D[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[38]_i_4 
       (.I0(\high_reg[0]_47 [2]),
        .I1(\high_reg[1]_46 [2]),
        .O(\D[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[38]_i_5 
       (.I0(\high_reg[0]_47 [1]),
        .I1(\high_reg[1]_46 [1]),
        .O(\D[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[38]_i_6 
       (.I0(\high_reg[0]_47 [0]),
        .I1(\high_reg[1]_46 [0]),
        .O(\D[38]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[42]_i_3 
       (.I0(\high_reg[0]_47 [7]),
        .I1(\high_reg[1]_46 [7]),
        .O(\D[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[42]_i_4 
       (.I0(\high_reg[0]_47 [6]),
        .I1(\high_reg[1]_46 [6]),
        .O(\D[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[42]_i_5 
       (.I0(\high_reg[0]_47 [5]),
        .I1(\high_reg[1]_46 [5]),
        .O(\D[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[42]_i_6 
       (.I0(\high_reg[0]_47 [4]),
        .I1(\high_reg[1]_46 [4]),
        .O(\D[42]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[46]_i_3 
       (.I0(\high_reg[0]_47 [11]),
        .I1(\high_reg[1]_46 [11]),
        .O(\D[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[46]_i_4 
       (.I0(\high_reg[0]_47 [10]),
        .I1(\high_reg[1]_46 [10]),
        .O(\D[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[46]_i_5 
       (.I0(\high_reg[0]_47 [9]),
        .I1(\high_reg[1]_46 [9]),
        .O(\D[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[46]_i_6 
       (.I0(\high_reg[0]_47 [8]),
        .I1(\high_reg[1]_46 [8]),
        .O(\D[46]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[50]_i_3 
       (.I0(\high_reg[0]_47 [15]),
        .I1(\high_reg[1]_46 [15]),
        .O(\D[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[50]_i_4 
       (.I0(\high_reg[0]_47 [14]),
        .I1(\high_reg[1]_46 [14]),
        .O(\D[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[50]_i_5 
       (.I0(\high_reg[0]_47 [13]),
        .I1(\high_reg[1]_46 [13]),
        .O(\D[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[50]_i_6 
       (.I0(\high_reg[0]_47 [12]),
        .I1(\high_reg[1]_46 [12]),
        .O(\D[50]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[54]_i_3 
       (.I0(\high_reg[0]_47 [19]),
        .I1(\high_reg[1]_46 [19]),
        .O(\D[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[54]_i_4 
       (.I0(\high_reg[0]_47 [18]),
        .I1(\high_reg[1]_46 [18]),
        .O(\D[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[54]_i_5 
       (.I0(\high_reg[0]_47 [17]),
        .I1(\high_reg[1]_46 [17]),
        .O(\D[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[54]_i_6 
       (.I0(\high_reg[0]_47 [16]),
        .I1(\high_reg[1]_46 [16]),
        .O(\D[54]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[58]_i_3 
       (.I0(\high_reg[0]_47 [23]),
        .I1(\high_reg[1]_46 [23]),
        .O(\D[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[58]_i_4 
       (.I0(\high_reg[0]_47 [22]),
        .I1(\high_reg[1]_46 [22]),
        .O(\D[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[58]_i_5 
       (.I0(\high_reg[0]_47 [21]),
        .I1(\high_reg[1]_46 [21]),
        .O(\D[58]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[58]_i_6 
       (.I0(\high_reg[0]_47 [20]),
        .I1(\high_reg[1]_46 [20]),
        .O(\D[58]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[62]_i_3 
       (.I0(\high_reg[0]_47 [25]),
        .I1(\high_reg[1]_46 [25]),
        .O(\D[62]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[62]_i_4 
       (.I0(\high_reg[0]_47 [24]),
        .I1(\high_reg[1]_46 [24]),
        .O(\D[62]_i_4_n_0 ));
  FDRE \D_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[0]),
        .Q(C[0]),
        .R(1'b0));
  FDRE \D_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[1]),
        .Q(\genblk1[0].imul [1]),
        .R(1'b0));
  FDRE \D_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[2]),
        .Q(\genblk1[0].imul [2]),
        .R(1'b0));
  FDRE \D_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[31]),
        .Q(C[1]),
        .R(1'b0));
  FDRE \D_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[32]),
        .Q(C[2]),
        .R(1'b0));
  FDRE \D_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[33]),
        .Q(C[3]),
        .R(1'b0));
  FDRE \D_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[34]),
        .Q(C[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[34]_i_1__1 
       (.CI(1'b0),
        .CO({\D_reg[34]_i_1__1_n_0 ,\D_reg[34]_i_1__1_n_1 ,\D_reg[34]_i_1__1_n_2 ,\D_reg[34]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,D2[0],1'b0}),
        .O(p_0_in[34:31]),
        .S({D2[2:1],\D[34]_i_2__1_n_0 ,low_add[31]}));
  FDRE \D_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[35]),
        .Q(C[5]),
        .R(1'b0));
  FDRE \D_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[36]),
        .Q(C[6]),
        .R(1'b0));
  FDRE \D_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[37]),
        .Q(C[7]),
        .R(1'b0));
  FDRE \D_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[38]),
        .Q(C[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[38]_i_1__1 
       (.CI(\D_reg[34]_i_1__1_n_0 ),
        .CO({\D_reg[38]_i_1__1_n_0 ,\D_reg[38]_i_1__1_n_1 ,\D_reg[38]_i_1__1_n_2 ,\D_reg[38]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[38:35]),
        .S(D2[6:3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[38]_i_2__1 
       (.CI(1'b0),
        .CO({\D_reg[38]_i_2__1_n_0 ,\D_reg[38]_i_2__1_n_1 ,\D_reg[38]_i_2__1_n_2 ,\D_reg[38]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_47 [3:0]),
        .O(D2[3:0]),
        .S({\D[38]_i_3_n_0 ,\D[38]_i_4_n_0 ,\D[38]_i_5_n_0 ,\D[38]_i_6_n_0 }));
  FDRE \D_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[39]),
        .Q(C[9]),
        .R(1'b0));
  FDRE \D_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[3]),
        .Q(\genblk1[0].imul [3]),
        .R(1'b0));
  FDRE \D_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[40]),
        .Q(C[10]),
        .R(1'b0));
  FDRE \D_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[41]),
        .Q(C[11]),
        .R(1'b0));
  FDRE \D_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[42]),
        .Q(C[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[42]_i_1__1 
       (.CI(\D_reg[38]_i_1__1_n_0 ),
        .CO({\D_reg[42]_i_1__1_n_0 ,\D_reg[42]_i_1__1_n_1 ,\D_reg[42]_i_1__1_n_2 ,\D_reg[42]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[42:39]),
        .S(D2[10:7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[42]_i_2__1 
       (.CI(\D_reg[38]_i_2__1_n_0 ),
        .CO({\D_reg[42]_i_2__1_n_0 ,\D_reg[42]_i_2__1_n_1 ,\D_reg[42]_i_2__1_n_2 ,\D_reg[42]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_47 [7:4]),
        .O(D2[7:4]),
        .S({\D[42]_i_3_n_0 ,\D[42]_i_4_n_0 ,\D[42]_i_5_n_0 ,\D[42]_i_6_n_0 }));
  FDRE \D_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[43]),
        .Q(C[13]),
        .R(1'b0));
  FDRE \D_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[44]),
        .Q(C[14]),
        .R(1'b0));
  FDRE \D_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[45]),
        .Q(C[15]),
        .R(1'b0));
  FDRE \D_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[46]),
        .Q(C[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[46]_i_1__1 
       (.CI(\D_reg[42]_i_1__1_n_0 ),
        .CO({\D_reg[46]_i_1__1_n_0 ,\D_reg[46]_i_1__1_n_1 ,\D_reg[46]_i_1__1_n_2 ,\D_reg[46]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[46:43]),
        .S(D2[14:11]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[46]_i_2__1 
       (.CI(\D_reg[42]_i_2__1_n_0 ),
        .CO({\D_reg[46]_i_2__1_n_0 ,\D_reg[46]_i_2__1_n_1 ,\D_reg[46]_i_2__1_n_2 ,\D_reg[46]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_47 [11:8]),
        .O(D2[11:8]),
        .S({\D[46]_i_3_n_0 ,\D[46]_i_4_n_0 ,\D[46]_i_5_n_0 ,\D[46]_i_6_n_0 }));
  FDRE \D_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[47]),
        .Q(C[17]),
        .R(1'b0));
  FDRE \D_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[48]),
        .Q(C[18]),
        .R(1'b0));
  FDRE \D_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[49]),
        .Q(C[19]),
        .R(1'b0));
  FDRE \D_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[4]),
        .Q(\genblk1[0].imul [4]),
        .R(1'b0));
  FDRE \D_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[50]),
        .Q(C[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[50]_i_1__1 
       (.CI(\D_reg[46]_i_1__1_n_0 ),
        .CO({\D_reg[50]_i_1__1_n_0 ,\D_reg[50]_i_1__1_n_1 ,\D_reg[50]_i_1__1_n_2 ,\D_reg[50]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[50:47]),
        .S(D2[18:15]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[50]_i_2__1 
       (.CI(\D_reg[46]_i_2__1_n_0 ),
        .CO({\D_reg[50]_i_2__1_n_0 ,\D_reg[50]_i_2__1_n_1 ,\D_reg[50]_i_2__1_n_2 ,\D_reg[50]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_47 [15:12]),
        .O(D2[15:12]),
        .S({\D[50]_i_3_n_0 ,\D[50]_i_4_n_0 ,\D[50]_i_5_n_0 ,\D[50]_i_6_n_0 }));
  FDRE \D_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[51]),
        .Q(C[21]),
        .R(1'b0));
  FDRE \D_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[52]),
        .Q(C[22]),
        .R(1'b0));
  FDRE \D_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[53]),
        .Q(C[23]),
        .R(1'b0));
  FDRE \D_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[54]),
        .Q(C[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[54]_i_1__1 
       (.CI(\D_reg[50]_i_1__1_n_0 ),
        .CO({\D_reg[54]_i_1__1_n_0 ,\D_reg[54]_i_1__1_n_1 ,\D_reg[54]_i_1__1_n_2 ,\D_reg[54]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[54:51]),
        .S(D2[22:19]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[54]_i_2__1 
       (.CI(\D_reg[50]_i_2__1_n_0 ),
        .CO({\D_reg[54]_i_2__1_n_0 ,\D_reg[54]_i_2__1_n_1 ,\D_reg[54]_i_2__1_n_2 ,\D_reg[54]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_47 [19:16]),
        .O(D2[19:16]),
        .S({\D[54]_i_3_n_0 ,\D[54]_i_4_n_0 ,\D[54]_i_5_n_0 ,\D[54]_i_6_n_0 }));
  FDRE \D_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[55]),
        .Q(C[25]),
        .R(1'b0));
  FDRE \D_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[56]),
        .Q(C[26]),
        .R(1'b0));
  FDRE \D_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[57]),
        .Q(C[27]),
        .R(1'b0));
  FDRE \D_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[58]),
        .Q(C[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[58]_i_1__1 
       (.CI(\D_reg[54]_i_1__1_n_0 ),
        .CO({\D_reg[58]_i_1__1_n_0 ,\D_reg[58]_i_1__1_n_1 ,\D_reg[58]_i_1__1_n_2 ,\D_reg[58]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[58:55]),
        .S(D2[26:23]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[58]_i_2__1 
       (.CI(\D_reg[54]_i_2__1_n_0 ),
        .CO({\D_reg[58]_i_2__1_n_0 ,\D_reg[58]_i_2__1_n_1 ,\D_reg[58]_i_2__1_n_2 ,\D_reg[58]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_47 [23:20]),
        .O(D2[23:20]),
        .S({\D[58]_i_3_n_0 ,\D[58]_i_4_n_0 ,\D[58]_i_5_n_0 ,\D[58]_i_6_n_0 }));
  FDRE \D_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[59]),
        .Q(C[29]),
        .R(1'b0));
  FDRE \D_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[5]),
        .Q(\genblk1[0].imul [5]),
        .R(1'b0));
  FDRE \D_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[60]),
        .Q(C[30]),
        .R(1'b0));
  FDRE \D_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[61]),
        .Q(C[31]),
        .R(1'b0));
  FDRE \D_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[62]),
        .Q(C[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[62]_i_1__1 
       (.CI(\D_reg[58]_i_1__1_n_0 ),
        .CO({\D_reg[62]_i_1__1_n_0 ,\D_reg[62]_i_1__1_n_1 ,\D_reg[62]_i_1__1_n_2 ,\D_reg[62]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[62:59]),
        .S(D2[30:27]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[62]_i_2__1 
       (.CI(\D_reg[58]_i_2__1_n_0 ),
        .CO({\D_reg[62]_i_2__1_n_0 ,\D_reg[62]_i_2__1_n_1 ,\D_reg[62]_i_2__1_n_2 ,\D_reg[62]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_47 [27:24]),
        .O(D2[27:24]),
        .S({\high_reg[0]_47 [27:26],\D[62]_i_3_n_0 ,\D[62]_i_4_n_0 }));
  FDRE \D_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[63]),
        .Q(C[33]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[63]_i_1__1 
       (.CI(\D_reg[62]_i_1__1_n_0 ),
        .CO(\NLW_D_reg[63]_i_1__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_D_reg[63]_i_1__1_O_UNCONNECTED [3:1],p_0_in[63]}),
        .S({1'b0,1'b0,1'b0,D2[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[63]_i_2__1 
       (.CI(\D_reg[62]_i_2__1_n_0 ),
        .CO({\NLW_D_reg[63]_i_2__1_CO_UNCONNECTED [3],\D_reg[63]_i_2__1_n_1 ,\D_reg[63]_i_2__1_n_2 ,\D_reg[63]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\high_reg[0]_47 [30:28]}),
        .O(D2[31:28]),
        .S(\high_reg[0]_47 [31:28]));
  FDRE \D_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[6]),
        .Q(\genblk1[0].imul [6]),
        .R(1'b0));
  FDRE \D_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[7]),
        .Q(\genblk1[0].imul [7]),
        .R(1'b0));
  FDRE \D_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[8]),
        .Q(\genblk1[0].imul [8]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_6to3_15 cs0
       (.D({c0224_out[0],c0220_out[0],c0216_out[0],c0212_out[0],c0208_out[0],c0204_out[0],c0200_out[0],c0196_out[0],c0192_out[0],c0188_out[0],c0184_out[0],c0180_out[0],c0176_out[0],c0172_out[0],c0168_out[0],c0164_out[0],c0160_out[0],c0156_out[0],c0152_out[0],c0148_out[0],c0144_out[0],c0140_out[0],c0136_out[0],c0132_out[0],c0128_out[0]}),
        .P({p_0_in218_in,p_0_in214_in,p_0_in210_in,p_0_in206_in,p_0_in202_in,p_0_in198_in,p_0_in194_in,p_0_in190_in,p_0_in186_in,p_0_in182_in,p_0_in178_in,p_0_in174_in,p_0_in170_in,p_0_in166_in,p_0_in162_in,p_0_in158_in,p_0_in154_in,p_0_in150_in,p_0_in146_in,p_0_in142_in,p_0_in138_in,p_0_in134_in,p_0_in130_in,p_0_in126_in,p_0_in122_in}),
        .\genblk3[1].genblk1[1].p_product_reg[3] ({c0224_out[1],c0220_out[1],c0216_out[1],c0212_out[1],c0208_out[1],c0204_out[1],c0200_out[1],c0196_out[1],c0192_out[1],c0188_out[1],c0184_out[1],c0180_out[1],c0176_out[1],c0172_out[1],c0168_out[1],c0164_out[1],c0160_out[1],c0156_out[1],c0152_out[1],c0148_out[1],c0144_out[1],c0140_out[1],c0136_out[1],c0132_out[1],c0128_out[1]}),
        .\high_reg[0][17] ({p_0_in189_in,p_0_in185_in,p_0_in181_in,p_0_in177_in,p_0_in173_in,p_0_in169_in,p_0_in165_in,p_0_in161_in,p_0_in157_in,p_0_in153_in,p_0_in149_in,p_0_in145_in,p_0_in141_in,p_0_in137_in,p_0_in133_in,p_0_in129_in,p_0_in125_in,p_0_in121_in}),
        .\high_reg[1][25] ({p_0_in221_in,p_1_in219_in,p_1_in215_in,p_1_in211_in,p_1_in207_in,p_1_in203_in,p_1_in199_in,p_1_in195_in,p_1_in191_in,p_1_in187_in,p_1_in183_in,p_1_in179_in,p_1_in175_in,p_1_in171_in,p_1_in167_in,\genblk3[1].genblk1[1].p_product_reg_n_105_[3] }),
        .\high_reg[1][9] ({\genblk3[0].genblk1[0].p_product_reg_n_65_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_66_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_67_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_68_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_69_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_70_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_71_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_72_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_73_[0] }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \genblk3[0].genblk1[0].p_product_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[23:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\genblk3[0].genblk1[1].p_product_reg[1]_0 [16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_genblk3[0].genblk1[0].p_product_reg[0]_P_UNCONNECTED [47:41],\genblk3[0].genblk1[0].p_product_reg_n_65_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_66_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_67_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_68_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_69_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_70_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_71_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_72_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_73_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_74_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_75_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_76_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_77_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_78_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_79_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_80_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_81_[0] ,p_0_in90_in,p_0_in86_in,p_0_in82_in,p_0_in78_in,p_0_in74_in,p_0_in70_in,p_0_in66_in,P,\genblk3[0].genblk1[0].p_product_reg_n_97_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_98_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_99_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_100_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_101_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_102_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_103_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_104_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_105_[0] }),
        .PATTERNBDETECT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \genblk3[0].genblk1[1].p_product_reg[1] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[23:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\genblk3[0].genblk1[1].p_product_reg[1]_0 [31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_genblk3[0].genblk1[1].p_product_reg[1]_P_UNCONNECTED [47:39],p_0_in218_in,p_0_in214_in,p_0_in210_in,p_0_in206_in,p_0_in202_in,p_0_in198_in,p_0_in194_in,p_0_in190_in,p_0_in186_in,p_0_in182_in,p_0_in178_in,p_0_in174_in,p_0_in170_in,p_0_in166_in,p_0_in162_in,p_0_in158_in,p_0_in154_in,p_0_in150_in,p_0_in146_in,p_0_in142_in,p_0_in138_in,p_0_in134_in,p_0_in130_in,p_0_in126_in,p_0_in122_in,p_0_in118_in,p_0_in114_in,p_0_in110_in,p_0_in106_in,p_0_in102_in,p_0_in98_in,p_0_in94_in,p_0_in89_in,p_0_in85_in,p_0_in81_in,p_0_in77_in,p_0_in73_in,p_0_in69_in,\genblk3[0].genblk1[1].p_product_reg_n_105_[1] }),
        .PATTERNBDETECT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \genblk3[1].genblk1[0].p_product_reg[2] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\genblk3[0].genblk1[1].p_product_reg[1]_0 [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[31:24]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_genblk3[1].genblk1[0].p_product_reg[2]_P_UNCONNECTED [47:25],p_0_in189_in,p_0_in185_in,p_0_in181_in,p_0_in177_in,p_0_in173_in,p_0_in169_in,p_0_in165_in,p_0_in161_in,p_0_in157_in,p_0_in153_in,p_0_in149_in,p_0_in145_in,p_0_in141_in,p_0_in137_in,p_0_in133_in,p_0_in129_in,p_0_in125_in,p_0_in121_in,p_0_in117_in,p_0_in113_in,p_0_in109_in,p_0_in105_in,p_0_in101_in,p_0_in97_in,\genblk3[1].genblk1[0].p_product_reg_n_105_[2] }),
        .PATTERNBDETECT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \genblk3[1].genblk1[1].p_product_reg[3] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\genblk3[0].genblk1[1].p_product_reg[1]_0 [31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[31:24]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_genblk3[1].genblk1[1].p_product_reg[3]_P_UNCONNECTED [47:23],\genblk3[1].genblk1[1].p_product_reg_n_83_[3] ,\genblk3[1].genblk1[1].p_product_reg_n_84_[3] ,\genblk3[1].genblk1[1].p_product_reg_n_85_[3] ,\genblk3[1].genblk1[1].p_product_reg_n_86_[3] ,\genblk3[1].genblk1[1].p_product_reg_n_87_[3] ,\genblk3[1].genblk1[1].p_product_reg_n_88_[3] ,\genblk3[1].genblk1[1].p_product_reg_n_89_[3] ,p_0_in221_in,p_1_in219_in,p_1_in215_in,p_1_in211_in,p_1_in207_in,p_1_in203_in,p_1_in199_in,p_1_in195_in,p_1_in191_in,p_1_in187_in,p_1_in183_in,p_1_in179_in,p_1_in175_in,p_1_in171_in,p_1_in167_in,\genblk3[1].genblk1[1].p_product_reg_n_105_[3] }),
        .PATTERNBDETECT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_UNDERFLOW_UNCONNECTED ));
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][0]_i_1__1 
       (.I0(p_0_in121_in),
        .I1(p_0_in122_in),
        .I2(\genblk3[0].genblk1[0].p_product_reg_n_74_[0] ),
        .I3(p_0_in118_in),
        .I4(p_0_in117_in),
        .O(c0124_out));
  FDRE \high_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(c0128_out[0]),
        .Q(\high_reg[0]_47 [0]),
        .R(1'b0));
  FDRE \high_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(c0168_out[0]),
        .Q(\high_reg[0]_47 [10]),
        .R(1'b0));
  FDRE \high_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(c0172_out[0]),
        .Q(\high_reg[0]_47 [11]),
        .R(1'b0));
  FDRE \high_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(c0176_out[0]),
        .Q(\high_reg[0]_47 [12]),
        .R(1'b0));
  FDRE \high_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(c0180_out[0]),
        .Q(\high_reg[0]_47 [13]),
        .R(1'b0));
  FDRE \high_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(c0184_out[0]),
        .Q(\high_reg[0]_47 [14]),
        .R(1'b0));
  FDRE \high_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(c0188_out[0]),
        .Q(\high_reg[0]_47 [15]),
        .R(1'b0));
  FDRE \high_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(c0192_out[0]),
        .Q(\high_reg[0]_47 [16]),
        .R(1'b0));
  FDRE \high_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(c0196_out[0]),
        .Q(\high_reg[0]_47 [17]),
        .R(1'b0));
  FDRE \high_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(c0200_out[0]),
        .Q(\high_reg[0]_47 [18]),
        .R(1'b0));
  FDRE \high_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(c0204_out[0]),
        .Q(\high_reg[0]_47 [19]),
        .R(1'b0));
  FDRE \high_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(c0132_out[0]),
        .Q(\high_reg[0]_47 [1]),
        .R(1'b0));
  FDRE \high_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(c0208_out[0]),
        .Q(\high_reg[0]_47 [20]),
        .R(1'b0));
  FDRE \high_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(c0212_out[0]),
        .Q(\high_reg[0]_47 [21]),
        .R(1'b0));
  FDRE \high_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(c0216_out[0]),
        .Q(\high_reg[0]_47 [22]),
        .R(1'b0));
  FDRE \high_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(c0220_out[0]),
        .Q(\high_reg[0]_47 [23]),
        .R(1'b0));
  FDRE \high_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(c0224_out[0]),
        .Q(\high_reg[0]_47 [24]),
        .R(1'b0));
  FDRE \high_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[1].genblk1[1].p_product_reg_n_89_[3] ),
        .Q(\high_reg[0]_47 [25]),
        .R(1'b0));
  FDRE \high_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[1].genblk1[1].p_product_reg_n_88_[3] ),
        .Q(\high_reg[0]_47 [26]),
        .R(1'b0));
  FDRE \high_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[1].genblk1[1].p_product_reg_n_87_[3] ),
        .Q(\high_reg[0]_47 [27]),
        .R(1'b0));
  FDRE \high_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[1].genblk1[1].p_product_reg_n_86_[3] ),
        .Q(\high_reg[0]_47 [28]),
        .R(1'b0));
  FDRE \high_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[1].genblk1[1].p_product_reg_n_85_[3] ),
        .Q(\high_reg[0]_47 [29]),
        .R(1'b0));
  FDRE \high_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(c0136_out[0]),
        .Q(\high_reg[0]_47 [2]),
        .R(1'b0));
  FDRE \high_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[1].genblk1[1].p_product_reg_n_84_[3] ),
        .Q(\high_reg[0]_47 [30]),
        .R(1'b0));
  FDRE \high_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[1].genblk1[1].p_product_reg_n_83_[3] ),
        .Q(\high_reg[0]_47 [31]),
        .R(1'b0));
  FDRE \high_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(c0140_out[0]),
        .Q(\high_reg[0]_47 [3]),
        .R(1'b0));
  FDRE \high_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(c0144_out[0]),
        .Q(\high_reg[0]_47 [4]),
        .R(1'b0));
  FDRE \high_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(c0148_out[0]),
        .Q(\high_reg[0]_47 [5]),
        .R(1'b0));
  FDRE \high_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(c0152_out[0]),
        .Q(\high_reg[0]_47 [6]),
        .R(1'b0));
  FDRE \high_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(c0156_out[0]),
        .Q(\high_reg[0]_47 [7]),
        .R(1'b0));
  FDRE \high_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(c0160_out[0]),
        .Q(\high_reg[0]_47 [8]),
        .R(1'b0));
  FDRE \high_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(c0164_out[0]),
        .Q(\high_reg[0]_47 [9]),
        .R(1'b0));
  FDRE \high_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(c0124_out),
        .Q(\high_reg[1]_46 [0]),
        .R(1'b0));
  FDRE \high_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(c0164_out[1]),
        .Q(\high_reg[1]_46 [10]),
        .R(1'b0));
  FDRE \high_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(c0168_out[1]),
        .Q(\high_reg[1]_46 [11]),
        .R(1'b0));
  FDRE \high_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(c0172_out[1]),
        .Q(\high_reg[1]_46 [12]),
        .R(1'b0));
  FDRE \high_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(c0176_out[1]),
        .Q(\high_reg[1]_46 [13]),
        .R(1'b0));
  FDRE \high_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(c0180_out[1]),
        .Q(\high_reg[1]_46 [14]),
        .R(1'b0));
  FDRE \high_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(c0184_out[1]),
        .Q(\high_reg[1]_46 [15]),
        .R(1'b0));
  FDRE \high_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(c0188_out[1]),
        .Q(\high_reg[1]_46 [16]),
        .R(1'b0));
  FDRE \high_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .D(c0192_out[1]),
        .Q(\high_reg[1]_46 [17]),
        .R(1'b0));
  FDRE \high_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .D(c0196_out[1]),
        .Q(\high_reg[1]_46 [18]),
        .R(1'b0));
  FDRE \high_reg[1][19] 
       (.C(clk),
        .CE(1'b1),
        .D(c0200_out[1]),
        .Q(\high_reg[1]_46 [19]),
        .R(1'b0));
  FDRE \high_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(c0128_out[1]),
        .Q(\high_reg[1]_46 [1]),
        .R(1'b0));
  FDRE \high_reg[1][20] 
       (.C(clk),
        .CE(1'b1),
        .D(c0204_out[1]),
        .Q(\high_reg[1]_46 [20]),
        .R(1'b0));
  FDRE \high_reg[1][21] 
       (.C(clk),
        .CE(1'b1),
        .D(c0208_out[1]),
        .Q(\high_reg[1]_46 [21]),
        .R(1'b0));
  FDRE \high_reg[1][22] 
       (.C(clk),
        .CE(1'b1),
        .D(c0212_out[1]),
        .Q(\high_reg[1]_46 [22]),
        .R(1'b0));
  FDRE \high_reg[1][23] 
       (.C(clk),
        .CE(1'b1),
        .D(c0216_out[1]),
        .Q(\high_reg[1]_46 [23]),
        .R(1'b0));
  FDRE \high_reg[1][24] 
       (.C(clk),
        .CE(1'b1),
        .D(c0220_out[1]),
        .Q(\high_reg[1]_46 [24]),
        .R(1'b0));
  FDRE \high_reg[1][25] 
       (.C(clk),
        .CE(1'b1),
        .D(c0224_out[1]),
        .Q(\high_reg[1]_46 [25]),
        .R(1'b0));
  FDRE \high_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(c0132_out[1]),
        .Q(\high_reg[1]_46 [2]),
        .R(1'b0));
  FDRE \high_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(c0136_out[1]),
        .Q(\high_reg[1]_46 [3]),
        .R(1'b0));
  FDRE \high_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(c0140_out[1]),
        .Q(\high_reg[1]_46 [4]),
        .R(1'b0));
  FDRE \high_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(c0144_out[1]),
        .Q(\high_reg[1]_46 [5]),
        .R(1'b0));
  FDRE \high_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(c0148_out[1]),
        .Q(\high_reg[1]_46 [6]),
        .R(1'b0));
  FDRE \high_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(c0152_out[1]),
        .Q(\high_reg[1]_46 [7]),
        .R(1'b0));
  FDRE \high_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(c0156_out[1]),
        .Q(\high_reg[1]_46 [8]),
        .R(1'b0));
  FDRE \high_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(c0160_out[1]),
        .Q(\high_reg[1]_46 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[20]_i_2__1 
       (.I0(p_0_in78_in),
        .I1(p_0_in77_in),
        .O(c080_out));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[20]_i_3__1 
       (.I0(p_0_in74_in),
        .I1(p_0_in73_in),
        .O(c076_out));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[20]_i_4__1 
       (.I0(p_0_in70_in),
        .I1(p_0_in69_in),
        .O(c072_out));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[20]_i_5 
       (.I0(p_0_in77_in),
        .I1(p_0_in78_in),
        .I2(p_0_in74_in),
        .I3(p_0_in73_in),
        .O(\low_add[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[20]_i_6 
       (.I0(p_0_in73_in),
        .I1(p_0_in74_in),
        .I2(p_0_in70_in),
        .I3(p_0_in69_in),
        .O(\low_add[20]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[20]_i_7 
       (.I0(p_0_in69_in),
        .I1(p_0_in70_in),
        .I2(p_0_in66_in),
        .I3(\genblk3[0].genblk1[1].p_product_reg_n_105_[1] ),
        .O(\low_add[20]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[20]_i_8__1 
       (.I0(p_0_in66_in),
        .I1(\genblk3[0].genblk1[1].p_product_reg_n_105_[1] ),
        .O(c068_out));
  LUT3 #(
    .INIT(8'h96)) 
    \low_add[24]_i_2__1 
       (.I0(\genblk3[0].genblk1[0].p_product_reg_n_81_[0] ),
        .I1(\genblk3[1].genblk1[0].p_product_reg_n_105_[2] ),
        .I2(p_0_in94_in),
        .O(c096_out));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[24]_i_3__1 
       (.I0(p_0_in90_in),
        .I1(p_0_in89_in),
        .O(c092_out));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[24]_i_4__1 
       (.I0(p_0_in86_in),
        .I1(p_0_in85_in),
        .O(c088_out));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[24]_i_5__1 
       (.I0(p_0_in82_in),
        .I1(p_0_in81_in),
        .O(c084_out));
  LUT5 #(
    .INIT(32'h69969696)) 
    \low_add[24]_i_6 
       (.I0(p_0_in94_in),
        .I1(\genblk3[1].genblk1[0].p_product_reg_n_105_[2] ),
        .I2(\genblk3[0].genblk1[0].p_product_reg_n_81_[0] ),
        .I3(p_0_in90_in),
        .I4(p_0_in89_in),
        .O(\low_add[24]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[24]_i_7 
       (.I0(p_0_in89_in),
        .I1(p_0_in90_in),
        .I2(p_0_in86_in),
        .I3(p_0_in85_in),
        .O(\low_add[24]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[24]_i_8 
       (.I0(p_0_in85_in),
        .I1(p_0_in86_in),
        .I2(p_0_in82_in),
        .I3(p_0_in81_in),
        .O(\low_add[24]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[24]_i_9 
       (.I0(p_0_in81_in),
        .I1(p_0_in82_in),
        .I2(p_0_in78_in),
        .I3(p_0_in77_in),
        .O(\low_add[24]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[28]_i_2__1 
       (.I0(p_0_in106_in),
        .I1(p_0_in105_in),
        .I2(p_0_in110_in),
        .I3(p_0_in109_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_77_[0] ),
        .O(c0112_out));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[28]_i_3__1 
       (.I0(p_0_in102_in),
        .I1(p_0_in101_in),
        .I2(p_0_in106_in),
        .I3(p_0_in105_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_78_[0] ),
        .O(c0108_out));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[28]_i_4__1 
       (.I0(p_0_in98_in),
        .I1(p_0_in97_in),
        .I2(p_0_in102_in),
        .I3(p_0_in101_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_79_[0] ),
        .O(c0104_out));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[28]_i_5__1 
       (.I0(p_0_in94_in),
        .I1(\genblk3[1].genblk1[0].p_product_reg_n_105_[2] ),
        .I2(p_0_in98_in),
        .I3(p_0_in97_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_80_[0] ),
        .O(c0100_out));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[28]_i_6 
       (.I0(c0112_out),
        .I1(p_0_in101_in),
        .I2(p_0_in102_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_78_[0] ),
        .I4(p_0_in106_in),
        .I5(p_0_in105_in),
        .O(\low_add[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[28]_i_7 
       (.I0(c0108_out),
        .I1(p_0_in97_in),
        .I2(p_0_in98_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_79_[0] ),
        .I4(p_0_in102_in),
        .I5(p_0_in101_in),
        .O(\low_add[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[28]_i_8 
       (.I0(c0104_out),
        .I1(\genblk3[1].genblk1[0].p_product_reg_n_105_[2] ),
        .I2(p_0_in94_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_80_[0] ),
        .I4(p_0_in98_in),
        .I5(p_0_in97_in),
        .O(\low_add[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \low_add[28]_i_9 
       (.I0(\genblk3[0].genblk1[0].p_product_reg_n_80_[0] ),
        .I1(p_0_in97_in),
        .I2(p_0_in98_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_81_[0] ),
        .I4(p_0_in94_in),
        .I5(\genblk3[1].genblk1[0].p_product_reg_n_105_[2] ),
        .O(\low_add[28]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[32]_i_2__1 
       (.I0(p_0_in118_in),
        .I1(p_0_in117_in),
        .I2(p_0_in122_in),
        .I3(p_0_in121_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_74_[0] ),
        .O(c0124_out__0));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[32]_i_3__1 
       (.I0(p_0_in114_in),
        .I1(p_0_in113_in),
        .I2(p_0_in118_in),
        .I3(p_0_in117_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_75_[0] ),
        .O(c0120_out));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[32]_i_4__1 
       (.I0(p_0_in110_in),
        .I1(p_0_in109_in),
        .I2(p_0_in114_in),
        .I3(p_0_in113_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_76_[0] ),
        .O(c0116_out));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[32]_i_5 
       (.I0(c0124_out__0),
        .I1(p_0_in113_in),
        .I2(p_0_in114_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_75_[0] ),
        .I4(p_0_in118_in),
        .I5(p_0_in117_in),
        .O(\low_add[32]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[32]_i_6 
       (.I0(c0120_out),
        .I1(p_0_in109_in),
        .I2(p_0_in110_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_76_[0] ),
        .I4(p_0_in114_in),
        .I5(p_0_in113_in),
        .O(\low_add[32]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[32]_i_7 
       (.I0(c0116_out),
        .I1(p_0_in105_in),
        .I2(p_0_in106_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_77_[0] ),
        .I4(p_0_in110_in),
        .I5(p_0_in109_in),
        .O(\low_add[32]_i_7_n_0 ));
  FDRE \low_add_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_105_[0] ),
        .Q(low_add[0]),
        .R(1'b0));
  FDRE \low_add_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[17]),
        .Q(\low_add_reg[17]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[18]),
        .Q(\low_add_reg[18]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[19]),
        .Q(\low_add_reg[19]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_104_[0] ),
        .Q(low_add[1]),
        .R(1'b0));
  FDRE \low_add_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[20]),
        .Q(\low_add_reg[20]_0 ),
        .R(1'b0));
  CARRY4 \low_add_reg[20]_i_1__1 
       (.CI(1'b0),
        .CO({\low_add_reg[20]_i_1__1_n_0 ,\low_add_reg[20]_i_1__1_n_1 ,\low_add_reg[20]_i_1__1_n_2 ,\low_add_reg[20]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({c080_out,c076_out,c072_out,1'b0}),
        .O(low_add0[20:17]),
        .S({\low_add[20]_i_5_n_0 ,\low_add[20]_i_6_n_0 ,\low_add[20]_i_7_n_0 ,c068_out}));
  FDRE \low_add_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[21]),
        .Q(\low_add_reg[21]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[22]),
        .Q(\low_add_reg[22]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[23]),
        .Q(\low_add_reg[23]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[24]),
        .Q(\low_add_reg[24]_0 ),
        .R(1'b0));
  CARRY4 \low_add_reg[24]_i_1__1 
       (.CI(\low_add_reg[20]_i_1__1_n_0 ),
        .CO({\low_add_reg[24]_i_1__1_n_0 ,\low_add_reg[24]_i_1__1_n_1 ,\low_add_reg[24]_i_1__1_n_2 ,\low_add_reg[24]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({c096_out,c092_out,c088_out,c084_out}),
        .O(low_add0[24:21]),
        .S({\low_add[24]_i_6_n_0 ,\low_add[24]_i_7_n_0 ,\low_add[24]_i_8_n_0 ,\low_add[24]_i_9_n_0 }));
  FDRE \low_add_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[25]),
        .Q(\low_add_reg[25]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[26]),
        .Q(\low_add_reg[26]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[27]),
        .Q(\low_add_reg[27]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[28]),
        .Q(\low_add_reg[28]_0 ),
        .R(1'b0));
  CARRY4 \low_add_reg[28]_i_1__1 
       (.CI(\low_add_reg[24]_i_1__1_n_0 ),
        .CO({\low_add_reg[28]_i_1__1_n_0 ,\low_add_reg[28]_i_1__1_n_1 ,\low_add_reg[28]_i_1__1_n_2 ,\low_add_reg[28]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({c0112_out,c0108_out,c0104_out,c0100_out}),
        .O(low_add0[28:25]),
        .S({\low_add[28]_i_6_n_0 ,\low_add[28]_i_7_n_0 ,\low_add[28]_i_8_n_0 ,\low_add[28]_i_9_n_0 }));
  FDRE \low_add_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[29]),
        .Q(\low_add_reg[29]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_103_[0] ),
        .Q(low_add[2]),
        .R(1'b0));
  FDRE \low_add_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[30]),
        .Q(\low_add_reg[30]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[31]),
        .Q(low_add[31]),
        .R(1'b0));
  FDRE \low_add_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[32]),
        .Q(low_add[32]),
        .R(1'b0));
  CARRY4 \low_add_reg[32]_i_1__1 
       (.CI(\low_add_reg[28]_i_1__1_n_0 ),
        .CO({low_add0[32],\NLW_low_add_reg[32]_i_1__1_CO_UNCONNECTED [2],\low_add_reg[32]_i_1__1_n_2 ,\low_add_reg[32]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,c0124_out__0,c0120_out,c0116_out}),
        .O({\NLW_low_add_reg[32]_i_1__1_O_UNCONNECTED [3],low_add0[31:29]}),
        .S({1'b1,\low_add[32]_i_5_n_0 ,\low_add[32]_i_6_n_0 ,\low_add[32]_i_7_n_0 }));
  FDRE \low_add_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_102_[0] ),
        .Q(low_add[3]),
        .R(1'b0));
  FDRE \low_add_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_101_[0] ),
        .Q(low_add[4]),
        .R(1'b0));
  FDRE \low_add_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_100_[0] ),
        .Q(low_add[5]),
        .R(1'b0));
  FDRE \low_add_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_99_[0] ),
        .Q(low_add[6]),
        .R(1'b0));
  FDRE \low_add_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_98_[0] ),
        .Q(low_add[7]),
        .R(1'b0));
  FDRE \low_add_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_97_[0] ),
        .Q(low_add[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \m_delay_reg[0]_i_10__7 
       (.I0(\genblk1[0].imul [4]),
        .I1(\genblk1[0].imul [2]),
        .I2(C[0]),
        .I3(\genblk1[0].imul [1]),
        .I4(\genblk1[0].imul [3]),
        .I5(\genblk1[0].imul [5]),
        .O(\m_delay_reg[0]_i_10__7_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \m_delay_reg[0]_i_1__7 
       (.I0(\genblk1[0].imul [8]),
        .I1(\genblk1[0].imul [6]),
        .I2(\m_delay_reg[0]_i_10__7_n_0 ),
        .I3(\genblk1[0].imul [7]),
        .O(\D_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h5565)) 
    \m_delay_reg[0]_i_2__7 
       (.I0(\genblk1[0].imul [8]),
        .I1(\genblk1[0].imul [6]),
        .I2(\m_delay_reg[0]_i_10__7_n_0 ),
        .I3(\genblk1[0].imul [7]),
        .O(B[7]));
  LUT3 #(
    .INIT(8'h4B)) 
    \m_delay_reg[0]_i_3__7 
       (.I0(\genblk1[0].imul [6]),
        .I1(\m_delay_reg[0]_i_10__7_n_0 ),
        .I2(\genblk1[0].imul [7]),
        .O(B[6]));
  LUT2 #(
    .INIT(4'h9)) 
    \m_delay_reg[0]_i_4__7 
       (.I0(\m_delay_reg[0]_i_10__7_n_0 ),
        .I1(\genblk1[0].imul [6]),
        .O(B[5]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \m_delay_reg[0]_i_5__7 
       (.I0(\genblk1[0].imul [4]),
        .I1(\genblk1[0].imul [2]),
        .I2(C[0]),
        .I3(\genblk1[0].imul [1]),
        .I4(\genblk1[0].imul [3]),
        .I5(\genblk1[0].imul [5]),
        .O(B[4]));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \m_delay_reg[0]_i_6__7 
       (.I0(\genblk1[0].imul [3]),
        .I1(\genblk1[0].imul [1]),
        .I2(C[0]),
        .I3(\genblk1[0].imul [2]),
        .I4(\genblk1[0].imul [4]),
        .O(B[3]));
  LUT4 #(
    .INIT(16'h01FE)) 
    \m_delay_reg[0]_i_7__7 
       (.I0(\genblk1[0].imul [2]),
        .I1(C[0]),
        .I2(\genblk1[0].imul [1]),
        .I3(\genblk1[0].imul [3]),
        .O(B[2]));
  LUT3 #(
    .INIT(8'h1E)) 
    \m_delay_reg[0]_i_8__7 
       (.I0(\genblk1[0].imul [1]),
        .I1(C[0]),
        .I2(\genblk1[0].imul [2]),
        .O(B[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \m_delay_reg[0]_i_9__7 
       (.I0(C[0]),
        .I1(\genblk1[0].imul [1]),
        .O(B[0]));
endmodule

(* ORIG_REF_NAME = "intmul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_intmul_28
   (\low_add_reg[30]_0 ,
    \low_add_reg[29]_0 ,
    \low_add_reg[28]_0 ,
    \low_add_reg[27]_0 ,
    \low_add_reg[26]_0 ,
    \low_add_reg[25]_0 ,
    \low_add_reg[24]_0 ,
    \low_add_reg[23]_0 ,
    \low_add_reg[22]_0 ,
    \low_add_reg[21]_0 ,
    \low_add_reg[20]_0 ,
    \low_add_reg[19]_0 ,
    \low_add_reg[18]_0 ,
    \low_add_reg[17]_0 ,
    P,
    \D_reg[8]_0 ,
    B,
    Q,
    clk,
    w,
    b);
  output \low_add_reg[30]_0 ;
  output \low_add_reg[29]_0 ;
  output \low_add_reg[28]_0 ;
  output \low_add_reg[27]_0 ;
  output \low_add_reg[26]_0 ;
  output \low_add_reg[25]_0 ;
  output \low_add_reg[24]_0 ;
  output \low_add_reg[23]_0 ;
  output \low_add_reg[22]_0 ;
  output \low_add_reg[21]_0 ;
  output \low_add_reg[20]_0 ;
  output \low_add_reg[19]_0 ;
  output \low_add_reg[18]_0 ;
  output \low_add_reg[17]_0 ;
  output [7:0]P;
  output \D_reg[8]_0 ;
  output [8:0]B;
  output [32:0]Q;
  input clk;
  input [31:0]w;
  input [31:0]b;

  wire [8:0]B;
  wire [31:0]D2;
  wire \D[34]_i_2__0_n_0 ;
  wire \D[38]_i_3__0_n_0 ;
  wire \D[38]_i_4__0_n_0 ;
  wire \D[38]_i_5__0_n_0 ;
  wire \D[38]_i_6__0_n_0 ;
  wire \D[42]_i_3__0_n_0 ;
  wire \D[42]_i_4__0_n_0 ;
  wire \D[42]_i_5__0_n_0 ;
  wire \D[42]_i_6__0_n_0 ;
  wire \D[46]_i_3__0_n_0 ;
  wire \D[46]_i_4__0_n_0 ;
  wire \D[46]_i_5__0_n_0 ;
  wire \D[46]_i_6__0_n_0 ;
  wire \D[50]_i_3__0_n_0 ;
  wire \D[50]_i_4__0_n_0 ;
  wire \D[50]_i_5__0_n_0 ;
  wire \D[50]_i_6__0_n_0 ;
  wire \D[54]_i_3__0_n_0 ;
  wire \D[54]_i_4__0_n_0 ;
  wire \D[54]_i_5__0_n_0 ;
  wire \D[54]_i_6__0_n_0 ;
  wire \D[58]_i_3__0_n_0 ;
  wire \D[58]_i_4__0_n_0 ;
  wire \D[58]_i_5__0_n_0 ;
  wire \D[58]_i_6__0_n_0 ;
  wire \D[62]_i_3__0_n_0 ;
  wire \D[62]_i_4__0_n_0 ;
  wire \D_reg[34]_i_1__0_n_0 ;
  wire \D_reg[34]_i_1__0_n_1 ;
  wire \D_reg[34]_i_1__0_n_2 ;
  wire \D_reg[34]_i_1__0_n_3 ;
  wire \D_reg[34]_i_1__0_n_4 ;
  wire \D_reg[34]_i_1__0_n_5 ;
  wire \D_reg[34]_i_1__0_n_6 ;
  wire \D_reg[34]_i_1__0_n_7 ;
  wire \D_reg[38]_i_1__0_n_0 ;
  wire \D_reg[38]_i_1__0_n_1 ;
  wire \D_reg[38]_i_1__0_n_2 ;
  wire \D_reg[38]_i_1__0_n_3 ;
  wire \D_reg[38]_i_1__0_n_4 ;
  wire \D_reg[38]_i_1__0_n_5 ;
  wire \D_reg[38]_i_1__0_n_6 ;
  wire \D_reg[38]_i_1__0_n_7 ;
  wire \D_reg[38]_i_2__0_n_0 ;
  wire \D_reg[38]_i_2__0_n_1 ;
  wire \D_reg[38]_i_2__0_n_2 ;
  wire \D_reg[38]_i_2__0_n_3 ;
  wire \D_reg[42]_i_1__0_n_0 ;
  wire \D_reg[42]_i_1__0_n_1 ;
  wire \D_reg[42]_i_1__0_n_2 ;
  wire \D_reg[42]_i_1__0_n_3 ;
  wire \D_reg[42]_i_1__0_n_4 ;
  wire \D_reg[42]_i_1__0_n_5 ;
  wire \D_reg[42]_i_1__0_n_6 ;
  wire \D_reg[42]_i_1__0_n_7 ;
  wire \D_reg[42]_i_2__0_n_0 ;
  wire \D_reg[42]_i_2__0_n_1 ;
  wire \D_reg[42]_i_2__0_n_2 ;
  wire \D_reg[42]_i_2__0_n_3 ;
  wire \D_reg[46]_i_1__0_n_0 ;
  wire \D_reg[46]_i_1__0_n_1 ;
  wire \D_reg[46]_i_1__0_n_2 ;
  wire \D_reg[46]_i_1__0_n_3 ;
  wire \D_reg[46]_i_1__0_n_4 ;
  wire \D_reg[46]_i_1__0_n_5 ;
  wire \D_reg[46]_i_1__0_n_6 ;
  wire \D_reg[46]_i_1__0_n_7 ;
  wire \D_reg[46]_i_2__0_n_0 ;
  wire \D_reg[46]_i_2__0_n_1 ;
  wire \D_reg[46]_i_2__0_n_2 ;
  wire \D_reg[46]_i_2__0_n_3 ;
  wire \D_reg[50]_i_1__0_n_0 ;
  wire \D_reg[50]_i_1__0_n_1 ;
  wire \D_reg[50]_i_1__0_n_2 ;
  wire \D_reg[50]_i_1__0_n_3 ;
  wire \D_reg[50]_i_1__0_n_4 ;
  wire \D_reg[50]_i_1__0_n_5 ;
  wire \D_reg[50]_i_1__0_n_6 ;
  wire \D_reg[50]_i_1__0_n_7 ;
  wire \D_reg[50]_i_2__0_n_0 ;
  wire \D_reg[50]_i_2__0_n_1 ;
  wire \D_reg[50]_i_2__0_n_2 ;
  wire \D_reg[50]_i_2__0_n_3 ;
  wire \D_reg[54]_i_1__0_n_0 ;
  wire \D_reg[54]_i_1__0_n_1 ;
  wire \D_reg[54]_i_1__0_n_2 ;
  wire \D_reg[54]_i_1__0_n_3 ;
  wire \D_reg[54]_i_1__0_n_4 ;
  wire \D_reg[54]_i_1__0_n_5 ;
  wire \D_reg[54]_i_1__0_n_6 ;
  wire \D_reg[54]_i_1__0_n_7 ;
  wire \D_reg[54]_i_2__0_n_0 ;
  wire \D_reg[54]_i_2__0_n_1 ;
  wire \D_reg[54]_i_2__0_n_2 ;
  wire \D_reg[54]_i_2__0_n_3 ;
  wire \D_reg[58]_i_1__0_n_0 ;
  wire \D_reg[58]_i_1__0_n_1 ;
  wire \D_reg[58]_i_1__0_n_2 ;
  wire \D_reg[58]_i_1__0_n_3 ;
  wire \D_reg[58]_i_1__0_n_4 ;
  wire \D_reg[58]_i_1__0_n_5 ;
  wire \D_reg[58]_i_1__0_n_6 ;
  wire \D_reg[58]_i_1__0_n_7 ;
  wire \D_reg[58]_i_2__0_n_0 ;
  wire \D_reg[58]_i_2__0_n_1 ;
  wire \D_reg[58]_i_2__0_n_2 ;
  wire \D_reg[58]_i_2__0_n_3 ;
  wire \D_reg[62]_i_1__0_n_0 ;
  wire \D_reg[62]_i_1__0_n_1 ;
  wire \D_reg[62]_i_1__0_n_2 ;
  wire \D_reg[62]_i_1__0_n_3 ;
  wire \D_reg[62]_i_1__0_n_4 ;
  wire \D_reg[62]_i_1__0_n_5 ;
  wire \D_reg[62]_i_1__0_n_6 ;
  wire \D_reg[62]_i_1__0_n_7 ;
  wire \D_reg[62]_i_2__0_n_0 ;
  wire \D_reg[62]_i_2__0_n_1 ;
  wire \D_reg[62]_i_2__0_n_2 ;
  wire \D_reg[62]_i_2__0_n_3 ;
  wire \D_reg[63]_i_1__0_n_7 ;
  wire \D_reg[63]_i_2__0_n_1 ;
  wire \D_reg[63]_i_2__0_n_2 ;
  wire \D_reg[63]_i_2__0_n_3 ;
  wire \D_reg[8]_0 ;
  wire \D_reg_n_0_[1] ;
  wire \D_reg_n_0_[2] ;
  wire \D_reg_n_0_[3] ;
  wire \D_reg_n_0_[4] ;
  wire \D_reg_n_0_[5] ;
  wire \D_reg_n_0_[6] ;
  wire \D_reg_n_0_[7] ;
  wire [7:0]P;
  wire [32:0]Q;
  wire [31:0]b;
  wire [0:0]c0100_out;
  wire [0:0]c0104_out;
  wire [0:0]c0108_out;
  wire [0:0]c0112_out;
  wire [0:0]c0116_out;
  wire [0:0]c0120_out;
  wire [1:1]c0124_out;
  wire [0:0]c0124_out__0;
  wire [1:0]c0128_out;
  wire [1:0]c0132_out;
  wire [1:0]c0136_out;
  wire [1:0]c0140_out;
  wire [1:0]c0144_out;
  wire [1:0]c0148_out;
  wire [1:0]c0152_out;
  wire [1:0]c0156_out;
  wire [1:0]c0160_out;
  wire [1:0]c0164_out;
  wire [1:0]c0168_out;
  wire [1:0]c0172_out;
  wire [1:0]c0176_out;
  wire [1:0]c0180_out;
  wire [1:0]c0184_out;
  wire [1:0]c0188_out;
  wire [1:0]c0192_out;
  wire [1:0]c0196_out;
  wire [1:0]c0200_out;
  wire [1:0]c0204_out;
  wire [1:0]c0208_out;
  wire [1:0]c0212_out;
  wire [1:0]c0216_out;
  wire [1:0]c0220_out;
  wire [1:0]c0224_out;
  wire [0:0]c068_out;
  wire [0:0]c072_out;
  wire [0:0]c076_out;
  wire [0:0]c080_out;
  wire [0:0]c084_out;
  wire [0:0]c088_out;
  wire [0:0]c092_out;
  wire [0:0]c096_out;
  wire clk;
  wire \genblk3[0].genblk1[0].p_product_reg_n_100_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_101_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_102_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_103_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_104_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_105_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_65_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_66_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_67_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_68_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_69_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_70_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_71_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_72_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_73_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_74_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_75_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_76_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_77_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_78_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_79_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_80_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_81_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_97_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_98_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_99_[0] ;
  wire \genblk3[0].genblk1[1].p_product_reg_n_105_[1] ;
  wire \genblk3[1].genblk1[0].p_product_reg_n_105_[2] ;
  wire \genblk3[1].genblk1[1].p_product_reg_n_105_[3] ;
  wire \genblk3[1].genblk1[1].p_product_reg_n_83_[3] ;
  wire \genblk3[1].genblk1[1].p_product_reg_n_84_[3] ;
  wire \genblk3[1].genblk1[1].p_product_reg_n_85_[3] ;
  wire \genblk3[1].genblk1[1].p_product_reg_n_86_[3] ;
  wire \genblk3[1].genblk1[1].p_product_reg_n_87_[3] ;
  wire \genblk3[1].genblk1[1].p_product_reg_n_88_[3] ;
  wire \genblk3[1].genblk1[1].p_product_reg_n_89_[3] ;
  wire [31:0]\high_reg[0]_31 ;
  wire [25:0]\high_reg[1]_30 ;
  wire [8:8]imul;
  wire [32:0]low_add;
  wire [32:17]low_add0;
  wire \low_add[20]_i_5__0_n_0 ;
  wire \low_add[20]_i_6__0_n_0 ;
  wire \low_add[20]_i_7__0_n_0 ;
  wire \low_add[24]_i_6__0_n_0 ;
  wire \low_add[24]_i_7__0_n_0 ;
  wire \low_add[24]_i_8__0_n_0 ;
  wire \low_add[24]_i_9__0_n_0 ;
  wire \low_add[28]_i_6__0_n_0 ;
  wire \low_add[28]_i_7__0_n_0 ;
  wire \low_add[28]_i_8__0_n_0 ;
  wire \low_add[28]_i_9__0_n_0 ;
  wire \low_add[32]_i_5__0_n_0 ;
  wire \low_add[32]_i_6__0_n_0 ;
  wire \low_add[32]_i_7__0_n_0 ;
  wire \low_add_reg[17]_0 ;
  wire \low_add_reg[18]_0 ;
  wire \low_add_reg[19]_0 ;
  wire \low_add_reg[20]_0 ;
  wire \low_add_reg[20]_i_1__0_n_0 ;
  wire \low_add_reg[20]_i_1__0_n_1 ;
  wire \low_add_reg[20]_i_1__0_n_2 ;
  wire \low_add_reg[20]_i_1__0_n_3 ;
  wire \low_add_reg[21]_0 ;
  wire \low_add_reg[22]_0 ;
  wire \low_add_reg[23]_0 ;
  wire \low_add_reg[24]_0 ;
  wire \low_add_reg[24]_i_1__0_n_0 ;
  wire \low_add_reg[24]_i_1__0_n_1 ;
  wire \low_add_reg[24]_i_1__0_n_2 ;
  wire \low_add_reg[24]_i_1__0_n_3 ;
  wire \low_add_reg[25]_0 ;
  wire \low_add_reg[26]_0 ;
  wire \low_add_reg[27]_0 ;
  wire \low_add_reg[28]_0 ;
  wire \low_add_reg[28]_i_1__0_n_0 ;
  wire \low_add_reg[28]_i_1__0_n_1 ;
  wire \low_add_reg[28]_i_1__0_n_2 ;
  wire \low_add_reg[28]_i_1__0_n_3 ;
  wire \low_add_reg[29]_0 ;
  wire \low_add_reg[30]_0 ;
  wire \low_add_reg[32]_i_1__0_n_2 ;
  wire \low_add_reg[32]_i_1__0_n_3 ;
  wire \m_delay_reg[0]_i_10__3_n_0 ;
  wire p_0_in101_in;
  wire p_0_in102_in;
  wire p_0_in105_in;
  wire p_0_in106_in;
  wire p_0_in109_in;
  wire p_0_in110_in;
  wire p_0_in113_in;
  wire p_0_in114_in;
  wire p_0_in117_in;
  wire p_0_in118_in;
  wire p_0_in121_in;
  wire p_0_in122_in;
  wire p_0_in125_in;
  wire p_0_in126_in;
  wire p_0_in129_in;
  wire p_0_in130_in;
  wire p_0_in133_in;
  wire p_0_in134_in;
  wire p_0_in137_in;
  wire p_0_in138_in;
  wire p_0_in141_in;
  wire p_0_in142_in;
  wire p_0_in145_in;
  wire p_0_in146_in;
  wire p_0_in149_in;
  wire p_0_in150_in;
  wire p_0_in153_in;
  wire p_0_in154_in;
  wire p_0_in157_in;
  wire p_0_in158_in;
  wire p_0_in161_in;
  wire p_0_in162_in;
  wire p_0_in165_in;
  wire p_0_in166_in;
  wire p_0_in169_in;
  wire p_0_in170_in;
  wire p_0_in173_in;
  wire p_0_in174_in;
  wire p_0_in177_in;
  wire p_0_in178_in;
  wire p_0_in181_in;
  wire p_0_in182_in;
  wire p_0_in185_in;
  wire p_0_in186_in;
  wire p_0_in189_in;
  wire p_0_in190_in;
  wire p_0_in194_in;
  wire p_0_in198_in;
  wire p_0_in202_in;
  wire p_0_in206_in;
  wire p_0_in210_in;
  wire p_0_in214_in;
  wire p_0_in218_in;
  wire p_0_in221_in;
  wire p_0_in66_in;
  wire p_0_in69_in;
  wire p_0_in70_in;
  wire p_0_in73_in;
  wire p_0_in74_in;
  wire p_0_in77_in;
  wire p_0_in78_in;
  wire p_0_in81_in;
  wire p_0_in82_in;
  wire p_0_in85_in;
  wire p_0_in86_in;
  wire p_0_in89_in;
  wire p_0_in90_in;
  wire p_0_in94_in;
  wire p_0_in97_in;
  wire p_0_in98_in;
  wire p_1_in167_in;
  wire p_1_in171_in;
  wire p_1_in175_in;
  wire p_1_in179_in;
  wire p_1_in183_in;
  wire p_1_in187_in;
  wire p_1_in191_in;
  wire p_1_in195_in;
  wire p_1_in199_in;
  wire p_1_in203_in;
  wire p_1_in207_in;
  wire p_1_in211_in;
  wire p_1_in215_in;
  wire p_1_in219_in;
  wire [31:0]w;
  wire [3:0]\NLW_D_reg[63]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_D_reg[63]_i_1__0_O_UNCONNECTED ;
  wire [3:3]\NLW_D_reg[63]_i_2__0_CO_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_genblk3[0].genblk1[0].p_product_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_genblk3[0].genblk1[0].p_product_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:41]\NLW_genblk3[0].genblk1[0].p_product_reg[0]_P_UNCONNECTED ;
  wire [47:0]\NLW_genblk3[0].genblk1[0].p_product_reg[0]_PCOUT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_OVERFLOW_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_genblk3[0].genblk1[1].p_product_reg[1]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_genblk3[0].genblk1[1].p_product_reg[1]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYOUT_UNCONNECTED ;
  wire [47:39]\NLW_genblk3[0].genblk1[1].p_product_reg[1]_P_UNCONNECTED ;
  wire [47:0]\NLW_genblk3[0].genblk1[1].p_product_reg[1]_PCOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_OVERFLOW_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_genblk3[1].genblk1[0].p_product_reg[2]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_genblk3[1].genblk1[0].p_product_reg[2]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYOUT_UNCONNECTED ;
  wire [47:25]\NLW_genblk3[1].genblk1[0].p_product_reg[2]_P_UNCONNECTED ;
  wire [47:0]\NLW_genblk3[1].genblk1[0].p_product_reg[2]_PCOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_OVERFLOW_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_genblk3[1].genblk1[1].p_product_reg[3]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_genblk3[1].genblk1[1].p_product_reg[3]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYOUT_UNCONNECTED ;
  wire [47:23]\NLW_genblk3[1].genblk1[1].p_product_reg[3]_P_UNCONNECTED ;
  wire [47:0]\NLW_genblk3[1].genblk1[1].p_product_reg[3]_PCOUT_UNCONNECTED ;
  wire [2:2]\NLW_low_add_reg[32]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_low_add_reg[32]_i_1__0_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \D[34]_i_2__0 
       (.I0(D2[0]),
        .I1(low_add[32]),
        .O(\D[34]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[38]_i_3__0 
       (.I0(\high_reg[0]_31 [3]),
        .I1(\high_reg[1]_30 [3]),
        .O(\D[38]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[38]_i_4__0 
       (.I0(\high_reg[0]_31 [2]),
        .I1(\high_reg[1]_30 [2]),
        .O(\D[38]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[38]_i_5__0 
       (.I0(\high_reg[0]_31 [1]),
        .I1(\high_reg[1]_30 [1]),
        .O(\D[38]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[38]_i_6__0 
       (.I0(\high_reg[0]_31 [0]),
        .I1(\high_reg[1]_30 [0]),
        .O(\D[38]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[42]_i_3__0 
       (.I0(\high_reg[0]_31 [7]),
        .I1(\high_reg[1]_30 [7]),
        .O(\D[42]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[42]_i_4__0 
       (.I0(\high_reg[0]_31 [6]),
        .I1(\high_reg[1]_30 [6]),
        .O(\D[42]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[42]_i_5__0 
       (.I0(\high_reg[0]_31 [5]),
        .I1(\high_reg[1]_30 [5]),
        .O(\D[42]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[42]_i_6__0 
       (.I0(\high_reg[0]_31 [4]),
        .I1(\high_reg[1]_30 [4]),
        .O(\D[42]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[46]_i_3__0 
       (.I0(\high_reg[0]_31 [11]),
        .I1(\high_reg[1]_30 [11]),
        .O(\D[46]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[46]_i_4__0 
       (.I0(\high_reg[0]_31 [10]),
        .I1(\high_reg[1]_30 [10]),
        .O(\D[46]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[46]_i_5__0 
       (.I0(\high_reg[0]_31 [9]),
        .I1(\high_reg[1]_30 [9]),
        .O(\D[46]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[46]_i_6__0 
       (.I0(\high_reg[0]_31 [8]),
        .I1(\high_reg[1]_30 [8]),
        .O(\D[46]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[50]_i_3__0 
       (.I0(\high_reg[0]_31 [15]),
        .I1(\high_reg[1]_30 [15]),
        .O(\D[50]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[50]_i_4__0 
       (.I0(\high_reg[0]_31 [14]),
        .I1(\high_reg[1]_30 [14]),
        .O(\D[50]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[50]_i_5__0 
       (.I0(\high_reg[0]_31 [13]),
        .I1(\high_reg[1]_30 [13]),
        .O(\D[50]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[50]_i_6__0 
       (.I0(\high_reg[0]_31 [12]),
        .I1(\high_reg[1]_30 [12]),
        .O(\D[50]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[54]_i_3__0 
       (.I0(\high_reg[0]_31 [19]),
        .I1(\high_reg[1]_30 [19]),
        .O(\D[54]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[54]_i_4__0 
       (.I0(\high_reg[0]_31 [18]),
        .I1(\high_reg[1]_30 [18]),
        .O(\D[54]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[54]_i_5__0 
       (.I0(\high_reg[0]_31 [17]),
        .I1(\high_reg[1]_30 [17]),
        .O(\D[54]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[54]_i_6__0 
       (.I0(\high_reg[0]_31 [16]),
        .I1(\high_reg[1]_30 [16]),
        .O(\D[54]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[58]_i_3__0 
       (.I0(\high_reg[0]_31 [23]),
        .I1(\high_reg[1]_30 [23]),
        .O(\D[58]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[58]_i_4__0 
       (.I0(\high_reg[0]_31 [22]),
        .I1(\high_reg[1]_30 [22]),
        .O(\D[58]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[58]_i_5__0 
       (.I0(\high_reg[0]_31 [21]),
        .I1(\high_reg[1]_30 [21]),
        .O(\D[58]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[58]_i_6__0 
       (.I0(\high_reg[0]_31 [20]),
        .I1(\high_reg[1]_30 [20]),
        .O(\D[58]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[62]_i_3__0 
       (.I0(\high_reg[0]_31 [25]),
        .I1(\high_reg[1]_30 [25]),
        .O(\D[62]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[62]_i_4__0 
       (.I0(\high_reg[0]_31 [24]),
        .I1(\high_reg[1]_30 [24]),
        .O(\D[62]_i_4__0_n_0 ));
  FDRE \D_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[0]),
        .Q(B[0]),
        .R(1'b0));
  FDRE \D_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[1]),
        .Q(\D_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \D_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[2]),
        .Q(\D_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \D_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[34]_i_1__0_n_7 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \D_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[34]_i_1__0_n_6 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \D_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[34]_i_1__0_n_5 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \D_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[34]_i_1__0_n_4 ),
        .Q(Q[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[34]_i_1__0 
       (.CI(1'b0),
        .CO({\D_reg[34]_i_1__0_n_0 ,\D_reg[34]_i_1__0_n_1 ,\D_reg[34]_i_1__0_n_2 ,\D_reg[34]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,D2[0],1'b0}),
        .O({\D_reg[34]_i_1__0_n_4 ,\D_reg[34]_i_1__0_n_5 ,\D_reg[34]_i_1__0_n_6 ,\D_reg[34]_i_1__0_n_7 }),
        .S({D2[2:1],\D[34]_i_2__0_n_0 ,low_add[31]}));
  FDRE \D_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[38]_i_1__0_n_7 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \D_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[38]_i_1__0_n_6 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \D_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[38]_i_1__0_n_5 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \D_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[38]_i_1__0_n_4 ),
        .Q(Q[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[38]_i_1__0 
       (.CI(\D_reg[34]_i_1__0_n_0 ),
        .CO({\D_reg[38]_i_1__0_n_0 ,\D_reg[38]_i_1__0_n_1 ,\D_reg[38]_i_1__0_n_2 ,\D_reg[38]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\D_reg[38]_i_1__0_n_4 ,\D_reg[38]_i_1__0_n_5 ,\D_reg[38]_i_1__0_n_6 ,\D_reg[38]_i_1__0_n_7 }),
        .S(D2[6:3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[38]_i_2__0 
       (.CI(1'b0),
        .CO({\D_reg[38]_i_2__0_n_0 ,\D_reg[38]_i_2__0_n_1 ,\D_reg[38]_i_2__0_n_2 ,\D_reg[38]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_31 [3:0]),
        .O(D2[3:0]),
        .S({\D[38]_i_3__0_n_0 ,\D[38]_i_4__0_n_0 ,\D[38]_i_5__0_n_0 ,\D[38]_i_6__0_n_0 }));
  FDRE \D_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[42]_i_1__0_n_7 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \D_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[3]),
        .Q(\D_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \D_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[42]_i_1__0_n_6 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \D_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[42]_i_1__0_n_5 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \D_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[42]_i_1__0_n_4 ),
        .Q(Q[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[42]_i_1__0 
       (.CI(\D_reg[38]_i_1__0_n_0 ),
        .CO({\D_reg[42]_i_1__0_n_0 ,\D_reg[42]_i_1__0_n_1 ,\D_reg[42]_i_1__0_n_2 ,\D_reg[42]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\D_reg[42]_i_1__0_n_4 ,\D_reg[42]_i_1__0_n_5 ,\D_reg[42]_i_1__0_n_6 ,\D_reg[42]_i_1__0_n_7 }),
        .S(D2[10:7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[42]_i_2__0 
       (.CI(\D_reg[38]_i_2__0_n_0 ),
        .CO({\D_reg[42]_i_2__0_n_0 ,\D_reg[42]_i_2__0_n_1 ,\D_reg[42]_i_2__0_n_2 ,\D_reg[42]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_31 [7:4]),
        .O(D2[7:4]),
        .S({\D[42]_i_3__0_n_0 ,\D[42]_i_4__0_n_0 ,\D[42]_i_5__0_n_0 ,\D[42]_i_6__0_n_0 }));
  FDRE \D_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[46]_i_1__0_n_7 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \D_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[46]_i_1__0_n_6 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \D_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[46]_i_1__0_n_5 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \D_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[46]_i_1__0_n_4 ),
        .Q(Q[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[46]_i_1__0 
       (.CI(\D_reg[42]_i_1__0_n_0 ),
        .CO({\D_reg[46]_i_1__0_n_0 ,\D_reg[46]_i_1__0_n_1 ,\D_reg[46]_i_1__0_n_2 ,\D_reg[46]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\D_reg[46]_i_1__0_n_4 ,\D_reg[46]_i_1__0_n_5 ,\D_reg[46]_i_1__0_n_6 ,\D_reg[46]_i_1__0_n_7 }),
        .S(D2[14:11]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[46]_i_2__0 
       (.CI(\D_reg[42]_i_2__0_n_0 ),
        .CO({\D_reg[46]_i_2__0_n_0 ,\D_reg[46]_i_2__0_n_1 ,\D_reg[46]_i_2__0_n_2 ,\D_reg[46]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_31 [11:8]),
        .O(D2[11:8]),
        .S({\D[46]_i_3__0_n_0 ,\D[46]_i_4__0_n_0 ,\D[46]_i_5__0_n_0 ,\D[46]_i_6__0_n_0 }));
  FDRE \D_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[50]_i_1__0_n_7 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \D_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[50]_i_1__0_n_6 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \D_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[50]_i_1__0_n_5 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \D_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[4]),
        .Q(\D_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \D_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[50]_i_1__0_n_4 ),
        .Q(Q[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[50]_i_1__0 
       (.CI(\D_reg[46]_i_1__0_n_0 ),
        .CO({\D_reg[50]_i_1__0_n_0 ,\D_reg[50]_i_1__0_n_1 ,\D_reg[50]_i_1__0_n_2 ,\D_reg[50]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\D_reg[50]_i_1__0_n_4 ,\D_reg[50]_i_1__0_n_5 ,\D_reg[50]_i_1__0_n_6 ,\D_reg[50]_i_1__0_n_7 }),
        .S(D2[18:15]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[50]_i_2__0 
       (.CI(\D_reg[46]_i_2__0_n_0 ),
        .CO({\D_reg[50]_i_2__0_n_0 ,\D_reg[50]_i_2__0_n_1 ,\D_reg[50]_i_2__0_n_2 ,\D_reg[50]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_31 [15:12]),
        .O(D2[15:12]),
        .S({\D[50]_i_3__0_n_0 ,\D[50]_i_4__0_n_0 ,\D[50]_i_5__0_n_0 ,\D[50]_i_6__0_n_0 }));
  FDRE \D_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[54]_i_1__0_n_7 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \D_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[54]_i_1__0_n_6 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \D_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[54]_i_1__0_n_5 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \D_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[54]_i_1__0_n_4 ),
        .Q(Q[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[54]_i_1__0 
       (.CI(\D_reg[50]_i_1__0_n_0 ),
        .CO({\D_reg[54]_i_1__0_n_0 ,\D_reg[54]_i_1__0_n_1 ,\D_reg[54]_i_1__0_n_2 ,\D_reg[54]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\D_reg[54]_i_1__0_n_4 ,\D_reg[54]_i_1__0_n_5 ,\D_reg[54]_i_1__0_n_6 ,\D_reg[54]_i_1__0_n_7 }),
        .S(D2[22:19]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[54]_i_2__0 
       (.CI(\D_reg[50]_i_2__0_n_0 ),
        .CO({\D_reg[54]_i_2__0_n_0 ,\D_reg[54]_i_2__0_n_1 ,\D_reg[54]_i_2__0_n_2 ,\D_reg[54]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_31 [19:16]),
        .O(D2[19:16]),
        .S({\D[54]_i_3__0_n_0 ,\D[54]_i_4__0_n_0 ,\D[54]_i_5__0_n_0 ,\D[54]_i_6__0_n_0 }));
  FDRE \D_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[58]_i_1__0_n_7 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \D_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[58]_i_1__0_n_6 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \D_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[58]_i_1__0_n_5 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \D_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[58]_i_1__0_n_4 ),
        .Q(Q[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[58]_i_1__0 
       (.CI(\D_reg[54]_i_1__0_n_0 ),
        .CO({\D_reg[58]_i_1__0_n_0 ,\D_reg[58]_i_1__0_n_1 ,\D_reg[58]_i_1__0_n_2 ,\D_reg[58]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\D_reg[58]_i_1__0_n_4 ,\D_reg[58]_i_1__0_n_5 ,\D_reg[58]_i_1__0_n_6 ,\D_reg[58]_i_1__0_n_7 }),
        .S(D2[26:23]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[58]_i_2__0 
       (.CI(\D_reg[54]_i_2__0_n_0 ),
        .CO({\D_reg[58]_i_2__0_n_0 ,\D_reg[58]_i_2__0_n_1 ,\D_reg[58]_i_2__0_n_2 ,\D_reg[58]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_31 [23:20]),
        .O(D2[23:20]),
        .S({\D[58]_i_3__0_n_0 ,\D[58]_i_4__0_n_0 ,\D[58]_i_5__0_n_0 ,\D[58]_i_6__0_n_0 }));
  FDRE \D_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[62]_i_1__0_n_7 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \D_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[5]),
        .Q(\D_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \D_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[62]_i_1__0_n_6 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \D_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[62]_i_1__0_n_5 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \D_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[62]_i_1__0_n_4 ),
        .Q(Q[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[62]_i_1__0 
       (.CI(\D_reg[58]_i_1__0_n_0 ),
        .CO({\D_reg[62]_i_1__0_n_0 ,\D_reg[62]_i_1__0_n_1 ,\D_reg[62]_i_1__0_n_2 ,\D_reg[62]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\D_reg[62]_i_1__0_n_4 ,\D_reg[62]_i_1__0_n_5 ,\D_reg[62]_i_1__0_n_6 ,\D_reg[62]_i_1__0_n_7 }),
        .S(D2[30:27]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[62]_i_2__0 
       (.CI(\D_reg[58]_i_2__0_n_0 ),
        .CO({\D_reg[62]_i_2__0_n_0 ,\D_reg[62]_i_2__0_n_1 ,\D_reg[62]_i_2__0_n_2 ,\D_reg[62]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_31 [27:24]),
        .O(D2[27:24]),
        .S({\high_reg[0]_31 [27:26],\D[62]_i_3__0_n_0 ,\D[62]_i_4__0_n_0 }));
  FDRE \D_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[63]_i_1__0_n_7 ),
        .Q(Q[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[63]_i_1__0 
       (.CI(\D_reg[62]_i_1__0_n_0 ),
        .CO(\NLW_D_reg[63]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_D_reg[63]_i_1__0_O_UNCONNECTED [3:1],\D_reg[63]_i_1__0_n_7 }),
        .S({1'b0,1'b0,1'b0,D2[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[63]_i_2__0 
       (.CI(\D_reg[62]_i_2__0_n_0 ),
        .CO({\NLW_D_reg[63]_i_2__0_CO_UNCONNECTED [3],\D_reg[63]_i_2__0_n_1 ,\D_reg[63]_i_2__0_n_2 ,\D_reg[63]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\high_reg[0]_31 [30:28]}),
        .O(D2[31:28]),
        .S(\high_reg[0]_31 [31:28]));
  FDRE \D_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[6]),
        .Q(\D_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \D_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[7]),
        .Q(\D_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \D_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[8]),
        .Q(imul),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_6to3_39 cs0
       (.D({c0224_out[0],c0220_out[0],c0216_out[0],c0212_out[0],c0208_out[0],c0204_out[0],c0200_out[0],c0196_out[0],c0192_out[0],c0188_out[0],c0184_out[0],c0180_out[0],c0176_out[0],c0172_out[0],c0168_out[0],c0164_out[0],c0160_out[0],c0156_out[0],c0152_out[0],c0148_out[0],c0144_out[0],c0140_out[0],c0136_out[0],c0132_out[0],c0128_out[0]}),
        .P({p_0_in218_in,p_0_in214_in,p_0_in210_in,p_0_in206_in,p_0_in202_in,p_0_in198_in,p_0_in194_in,p_0_in190_in,p_0_in186_in,p_0_in182_in,p_0_in178_in,p_0_in174_in,p_0_in170_in,p_0_in166_in,p_0_in162_in,p_0_in158_in,p_0_in154_in,p_0_in150_in,p_0_in146_in,p_0_in142_in,p_0_in138_in,p_0_in134_in,p_0_in130_in,p_0_in126_in,p_0_in122_in}),
        .\genblk3[1].genblk1[1].p_product_reg[3] ({c0224_out[1],c0220_out[1],c0216_out[1],c0212_out[1],c0208_out[1],c0204_out[1],c0200_out[1],c0196_out[1],c0192_out[1],c0188_out[1],c0184_out[1],c0180_out[1],c0176_out[1],c0172_out[1],c0168_out[1],c0164_out[1],c0160_out[1],c0156_out[1],c0152_out[1],c0148_out[1],c0144_out[1],c0140_out[1],c0136_out[1],c0132_out[1],c0128_out[1]}),
        .\high_reg[0][17] ({p_0_in189_in,p_0_in185_in,p_0_in181_in,p_0_in177_in,p_0_in173_in,p_0_in169_in,p_0_in165_in,p_0_in161_in,p_0_in157_in,p_0_in153_in,p_0_in149_in,p_0_in145_in,p_0_in141_in,p_0_in137_in,p_0_in133_in,p_0_in129_in,p_0_in125_in,p_0_in121_in}),
        .\high_reg[1][25] ({p_0_in221_in,p_1_in219_in,p_1_in215_in,p_1_in211_in,p_1_in207_in,p_1_in203_in,p_1_in199_in,p_1_in195_in,p_1_in191_in,p_1_in187_in,p_1_in183_in,p_1_in179_in,p_1_in175_in,p_1_in171_in,p_1_in167_in,\genblk3[1].genblk1[1].p_product_reg_n_105_[3] }),
        .\high_reg[1][9] ({\genblk3[0].genblk1[0].p_product_reg_n_65_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_66_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_67_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_68_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_69_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_70_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_71_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_72_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_73_[0] }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \genblk3[0].genblk1[0].p_product_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b[23:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,w[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_genblk3[0].genblk1[0].p_product_reg[0]_P_UNCONNECTED [47:41],\genblk3[0].genblk1[0].p_product_reg_n_65_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_66_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_67_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_68_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_69_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_70_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_71_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_72_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_73_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_74_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_75_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_76_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_77_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_78_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_79_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_80_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_81_[0] ,p_0_in90_in,p_0_in86_in,p_0_in82_in,p_0_in78_in,p_0_in74_in,p_0_in70_in,p_0_in66_in,P,\genblk3[0].genblk1[0].p_product_reg_n_97_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_98_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_99_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_100_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_101_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_102_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_103_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_104_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_105_[0] }),
        .PATTERNBDETECT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \genblk3[0].genblk1[1].p_product_reg[1] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b[23:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,w[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_genblk3[0].genblk1[1].p_product_reg[1]_P_UNCONNECTED [47:39],p_0_in218_in,p_0_in214_in,p_0_in210_in,p_0_in206_in,p_0_in202_in,p_0_in198_in,p_0_in194_in,p_0_in190_in,p_0_in186_in,p_0_in182_in,p_0_in178_in,p_0_in174_in,p_0_in170_in,p_0_in166_in,p_0_in162_in,p_0_in158_in,p_0_in154_in,p_0_in150_in,p_0_in146_in,p_0_in142_in,p_0_in138_in,p_0_in134_in,p_0_in130_in,p_0_in126_in,p_0_in122_in,p_0_in118_in,p_0_in114_in,p_0_in110_in,p_0_in106_in,p_0_in102_in,p_0_in98_in,p_0_in94_in,p_0_in89_in,p_0_in85_in,p_0_in81_in,p_0_in77_in,p_0_in73_in,p_0_in69_in,\genblk3[0].genblk1[1].p_product_reg_n_105_[1] }),
        .PATTERNBDETECT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \genblk3[1].genblk1[0].p_product_reg[2] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,w[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b[31:24]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_genblk3[1].genblk1[0].p_product_reg[2]_P_UNCONNECTED [47:25],p_0_in189_in,p_0_in185_in,p_0_in181_in,p_0_in177_in,p_0_in173_in,p_0_in169_in,p_0_in165_in,p_0_in161_in,p_0_in157_in,p_0_in153_in,p_0_in149_in,p_0_in145_in,p_0_in141_in,p_0_in137_in,p_0_in133_in,p_0_in129_in,p_0_in125_in,p_0_in121_in,p_0_in117_in,p_0_in113_in,p_0_in109_in,p_0_in105_in,p_0_in101_in,p_0_in97_in,\genblk3[1].genblk1[0].p_product_reg_n_105_[2] }),
        .PATTERNBDETECT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \genblk3[1].genblk1[1].p_product_reg[3] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,w[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b[31:24]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_genblk3[1].genblk1[1].p_product_reg[3]_P_UNCONNECTED [47:23],\genblk3[1].genblk1[1].p_product_reg_n_83_[3] ,\genblk3[1].genblk1[1].p_product_reg_n_84_[3] ,\genblk3[1].genblk1[1].p_product_reg_n_85_[3] ,\genblk3[1].genblk1[1].p_product_reg_n_86_[3] ,\genblk3[1].genblk1[1].p_product_reg_n_87_[3] ,\genblk3[1].genblk1[1].p_product_reg_n_88_[3] ,\genblk3[1].genblk1[1].p_product_reg_n_89_[3] ,p_0_in221_in,p_1_in219_in,p_1_in215_in,p_1_in211_in,p_1_in207_in,p_1_in203_in,p_1_in199_in,p_1_in195_in,p_1_in191_in,p_1_in187_in,p_1_in183_in,p_1_in179_in,p_1_in175_in,p_1_in171_in,p_1_in167_in,\genblk3[1].genblk1[1].p_product_reg_n_105_[3] }),
        .PATTERNBDETECT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_UNDERFLOW_UNCONNECTED ));
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][0]_i_1__0 
       (.I0(p_0_in121_in),
        .I1(p_0_in122_in),
        .I2(\genblk3[0].genblk1[0].p_product_reg_n_74_[0] ),
        .I3(p_0_in118_in),
        .I4(p_0_in117_in),
        .O(c0124_out));
  FDRE \high_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(c0128_out[0]),
        .Q(\high_reg[0]_31 [0]),
        .R(1'b0));
  FDRE \high_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(c0168_out[0]),
        .Q(\high_reg[0]_31 [10]),
        .R(1'b0));
  FDRE \high_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(c0172_out[0]),
        .Q(\high_reg[0]_31 [11]),
        .R(1'b0));
  FDRE \high_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(c0176_out[0]),
        .Q(\high_reg[0]_31 [12]),
        .R(1'b0));
  FDRE \high_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(c0180_out[0]),
        .Q(\high_reg[0]_31 [13]),
        .R(1'b0));
  FDRE \high_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(c0184_out[0]),
        .Q(\high_reg[0]_31 [14]),
        .R(1'b0));
  FDRE \high_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(c0188_out[0]),
        .Q(\high_reg[0]_31 [15]),
        .R(1'b0));
  FDRE \high_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(c0192_out[0]),
        .Q(\high_reg[0]_31 [16]),
        .R(1'b0));
  FDRE \high_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(c0196_out[0]),
        .Q(\high_reg[0]_31 [17]),
        .R(1'b0));
  FDRE \high_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(c0200_out[0]),
        .Q(\high_reg[0]_31 [18]),
        .R(1'b0));
  FDRE \high_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(c0204_out[0]),
        .Q(\high_reg[0]_31 [19]),
        .R(1'b0));
  FDRE \high_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(c0132_out[0]),
        .Q(\high_reg[0]_31 [1]),
        .R(1'b0));
  FDRE \high_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(c0208_out[0]),
        .Q(\high_reg[0]_31 [20]),
        .R(1'b0));
  FDRE \high_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(c0212_out[0]),
        .Q(\high_reg[0]_31 [21]),
        .R(1'b0));
  FDRE \high_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(c0216_out[0]),
        .Q(\high_reg[0]_31 [22]),
        .R(1'b0));
  FDRE \high_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(c0220_out[0]),
        .Q(\high_reg[0]_31 [23]),
        .R(1'b0));
  FDRE \high_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(c0224_out[0]),
        .Q(\high_reg[0]_31 [24]),
        .R(1'b0));
  FDRE \high_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[1].genblk1[1].p_product_reg_n_89_[3] ),
        .Q(\high_reg[0]_31 [25]),
        .R(1'b0));
  FDRE \high_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[1].genblk1[1].p_product_reg_n_88_[3] ),
        .Q(\high_reg[0]_31 [26]),
        .R(1'b0));
  FDRE \high_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[1].genblk1[1].p_product_reg_n_87_[3] ),
        .Q(\high_reg[0]_31 [27]),
        .R(1'b0));
  FDRE \high_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[1].genblk1[1].p_product_reg_n_86_[3] ),
        .Q(\high_reg[0]_31 [28]),
        .R(1'b0));
  FDRE \high_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[1].genblk1[1].p_product_reg_n_85_[3] ),
        .Q(\high_reg[0]_31 [29]),
        .R(1'b0));
  FDRE \high_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(c0136_out[0]),
        .Q(\high_reg[0]_31 [2]),
        .R(1'b0));
  FDRE \high_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[1].genblk1[1].p_product_reg_n_84_[3] ),
        .Q(\high_reg[0]_31 [30]),
        .R(1'b0));
  FDRE \high_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[1].genblk1[1].p_product_reg_n_83_[3] ),
        .Q(\high_reg[0]_31 [31]),
        .R(1'b0));
  FDRE \high_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(c0140_out[0]),
        .Q(\high_reg[0]_31 [3]),
        .R(1'b0));
  FDRE \high_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(c0144_out[0]),
        .Q(\high_reg[0]_31 [4]),
        .R(1'b0));
  FDRE \high_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(c0148_out[0]),
        .Q(\high_reg[0]_31 [5]),
        .R(1'b0));
  FDRE \high_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(c0152_out[0]),
        .Q(\high_reg[0]_31 [6]),
        .R(1'b0));
  FDRE \high_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(c0156_out[0]),
        .Q(\high_reg[0]_31 [7]),
        .R(1'b0));
  FDRE \high_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(c0160_out[0]),
        .Q(\high_reg[0]_31 [8]),
        .R(1'b0));
  FDRE \high_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(c0164_out[0]),
        .Q(\high_reg[0]_31 [9]),
        .R(1'b0));
  FDRE \high_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(c0124_out),
        .Q(\high_reg[1]_30 [0]),
        .R(1'b0));
  FDRE \high_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(c0164_out[1]),
        .Q(\high_reg[1]_30 [10]),
        .R(1'b0));
  FDRE \high_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(c0168_out[1]),
        .Q(\high_reg[1]_30 [11]),
        .R(1'b0));
  FDRE \high_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(c0172_out[1]),
        .Q(\high_reg[1]_30 [12]),
        .R(1'b0));
  FDRE \high_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(c0176_out[1]),
        .Q(\high_reg[1]_30 [13]),
        .R(1'b0));
  FDRE \high_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(c0180_out[1]),
        .Q(\high_reg[1]_30 [14]),
        .R(1'b0));
  FDRE \high_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(c0184_out[1]),
        .Q(\high_reg[1]_30 [15]),
        .R(1'b0));
  FDRE \high_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(c0188_out[1]),
        .Q(\high_reg[1]_30 [16]),
        .R(1'b0));
  FDRE \high_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .D(c0192_out[1]),
        .Q(\high_reg[1]_30 [17]),
        .R(1'b0));
  FDRE \high_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .D(c0196_out[1]),
        .Q(\high_reg[1]_30 [18]),
        .R(1'b0));
  FDRE \high_reg[1][19] 
       (.C(clk),
        .CE(1'b1),
        .D(c0200_out[1]),
        .Q(\high_reg[1]_30 [19]),
        .R(1'b0));
  FDRE \high_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(c0128_out[1]),
        .Q(\high_reg[1]_30 [1]),
        .R(1'b0));
  FDRE \high_reg[1][20] 
       (.C(clk),
        .CE(1'b1),
        .D(c0204_out[1]),
        .Q(\high_reg[1]_30 [20]),
        .R(1'b0));
  FDRE \high_reg[1][21] 
       (.C(clk),
        .CE(1'b1),
        .D(c0208_out[1]),
        .Q(\high_reg[1]_30 [21]),
        .R(1'b0));
  FDRE \high_reg[1][22] 
       (.C(clk),
        .CE(1'b1),
        .D(c0212_out[1]),
        .Q(\high_reg[1]_30 [22]),
        .R(1'b0));
  FDRE \high_reg[1][23] 
       (.C(clk),
        .CE(1'b1),
        .D(c0216_out[1]),
        .Q(\high_reg[1]_30 [23]),
        .R(1'b0));
  FDRE \high_reg[1][24] 
       (.C(clk),
        .CE(1'b1),
        .D(c0220_out[1]),
        .Q(\high_reg[1]_30 [24]),
        .R(1'b0));
  FDRE \high_reg[1][25] 
       (.C(clk),
        .CE(1'b1),
        .D(c0224_out[1]),
        .Q(\high_reg[1]_30 [25]),
        .R(1'b0));
  FDRE \high_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(c0132_out[1]),
        .Q(\high_reg[1]_30 [2]),
        .R(1'b0));
  FDRE \high_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(c0136_out[1]),
        .Q(\high_reg[1]_30 [3]),
        .R(1'b0));
  FDRE \high_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(c0140_out[1]),
        .Q(\high_reg[1]_30 [4]),
        .R(1'b0));
  FDRE \high_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(c0144_out[1]),
        .Q(\high_reg[1]_30 [5]),
        .R(1'b0));
  FDRE \high_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(c0148_out[1]),
        .Q(\high_reg[1]_30 [6]),
        .R(1'b0));
  FDRE \high_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(c0152_out[1]),
        .Q(\high_reg[1]_30 [7]),
        .R(1'b0));
  FDRE \high_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(c0156_out[1]),
        .Q(\high_reg[1]_30 [8]),
        .R(1'b0));
  FDRE \high_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(c0160_out[1]),
        .Q(\high_reg[1]_30 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[20]_i_2__0 
       (.I0(p_0_in78_in),
        .I1(p_0_in77_in),
        .O(c080_out));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[20]_i_3__0 
       (.I0(p_0_in74_in),
        .I1(p_0_in73_in),
        .O(c076_out));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[20]_i_4__0 
       (.I0(p_0_in70_in),
        .I1(p_0_in69_in),
        .O(c072_out));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[20]_i_5__0 
       (.I0(p_0_in77_in),
        .I1(p_0_in78_in),
        .I2(p_0_in74_in),
        .I3(p_0_in73_in),
        .O(\low_add[20]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[20]_i_6__0 
       (.I0(p_0_in73_in),
        .I1(p_0_in74_in),
        .I2(p_0_in70_in),
        .I3(p_0_in69_in),
        .O(\low_add[20]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[20]_i_7__0 
       (.I0(p_0_in69_in),
        .I1(p_0_in70_in),
        .I2(p_0_in66_in),
        .I3(\genblk3[0].genblk1[1].p_product_reg_n_105_[1] ),
        .O(\low_add[20]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[20]_i_8__0 
       (.I0(p_0_in66_in),
        .I1(\genblk3[0].genblk1[1].p_product_reg_n_105_[1] ),
        .O(c068_out));
  LUT3 #(
    .INIT(8'h96)) 
    \low_add[24]_i_2__0 
       (.I0(\genblk3[0].genblk1[0].p_product_reg_n_81_[0] ),
        .I1(\genblk3[1].genblk1[0].p_product_reg_n_105_[2] ),
        .I2(p_0_in94_in),
        .O(c096_out));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[24]_i_3__0 
       (.I0(p_0_in90_in),
        .I1(p_0_in89_in),
        .O(c092_out));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[24]_i_4__0 
       (.I0(p_0_in86_in),
        .I1(p_0_in85_in),
        .O(c088_out));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[24]_i_5__0 
       (.I0(p_0_in82_in),
        .I1(p_0_in81_in),
        .O(c084_out));
  LUT5 #(
    .INIT(32'h69969696)) 
    \low_add[24]_i_6__0 
       (.I0(p_0_in94_in),
        .I1(\genblk3[1].genblk1[0].p_product_reg_n_105_[2] ),
        .I2(\genblk3[0].genblk1[0].p_product_reg_n_81_[0] ),
        .I3(p_0_in90_in),
        .I4(p_0_in89_in),
        .O(\low_add[24]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[24]_i_7__0 
       (.I0(p_0_in89_in),
        .I1(p_0_in90_in),
        .I2(p_0_in86_in),
        .I3(p_0_in85_in),
        .O(\low_add[24]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[24]_i_8__0 
       (.I0(p_0_in85_in),
        .I1(p_0_in86_in),
        .I2(p_0_in82_in),
        .I3(p_0_in81_in),
        .O(\low_add[24]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[24]_i_9__0 
       (.I0(p_0_in81_in),
        .I1(p_0_in82_in),
        .I2(p_0_in78_in),
        .I3(p_0_in77_in),
        .O(\low_add[24]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[28]_i_2__0 
       (.I0(p_0_in106_in),
        .I1(p_0_in105_in),
        .I2(p_0_in110_in),
        .I3(p_0_in109_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_77_[0] ),
        .O(c0112_out));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[28]_i_3__0 
       (.I0(p_0_in102_in),
        .I1(p_0_in101_in),
        .I2(p_0_in106_in),
        .I3(p_0_in105_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_78_[0] ),
        .O(c0108_out));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[28]_i_4__0 
       (.I0(p_0_in98_in),
        .I1(p_0_in97_in),
        .I2(p_0_in102_in),
        .I3(p_0_in101_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_79_[0] ),
        .O(c0104_out));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[28]_i_5__0 
       (.I0(p_0_in94_in),
        .I1(\genblk3[1].genblk1[0].p_product_reg_n_105_[2] ),
        .I2(p_0_in98_in),
        .I3(p_0_in97_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_80_[0] ),
        .O(c0100_out));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[28]_i_6__0 
       (.I0(c0112_out),
        .I1(p_0_in101_in),
        .I2(p_0_in102_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_78_[0] ),
        .I4(p_0_in106_in),
        .I5(p_0_in105_in),
        .O(\low_add[28]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[28]_i_7__0 
       (.I0(c0108_out),
        .I1(p_0_in97_in),
        .I2(p_0_in98_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_79_[0] ),
        .I4(p_0_in102_in),
        .I5(p_0_in101_in),
        .O(\low_add[28]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[28]_i_8__0 
       (.I0(c0104_out),
        .I1(\genblk3[1].genblk1[0].p_product_reg_n_105_[2] ),
        .I2(p_0_in94_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_80_[0] ),
        .I4(p_0_in98_in),
        .I5(p_0_in97_in),
        .O(\low_add[28]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \low_add[28]_i_9__0 
       (.I0(\genblk3[0].genblk1[0].p_product_reg_n_80_[0] ),
        .I1(p_0_in97_in),
        .I2(p_0_in98_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_81_[0] ),
        .I4(p_0_in94_in),
        .I5(\genblk3[1].genblk1[0].p_product_reg_n_105_[2] ),
        .O(\low_add[28]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[32]_i_2__0 
       (.I0(p_0_in118_in),
        .I1(p_0_in117_in),
        .I2(p_0_in122_in),
        .I3(p_0_in121_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_74_[0] ),
        .O(c0124_out__0));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[32]_i_3__0 
       (.I0(p_0_in114_in),
        .I1(p_0_in113_in),
        .I2(p_0_in118_in),
        .I3(p_0_in117_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_75_[0] ),
        .O(c0120_out));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[32]_i_4__0 
       (.I0(p_0_in110_in),
        .I1(p_0_in109_in),
        .I2(p_0_in114_in),
        .I3(p_0_in113_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_76_[0] ),
        .O(c0116_out));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[32]_i_5__0 
       (.I0(c0124_out__0),
        .I1(p_0_in113_in),
        .I2(p_0_in114_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_75_[0] ),
        .I4(p_0_in118_in),
        .I5(p_0_in117_in),
        .O(\low_add[32]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[32]_i_6__0 
       (.I0(c0120_out),
        .I1(p_0_in109_in),
        .I2(p_0_in110_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_76_[0] ),
        .I4(p_0_in114_in),
        .I5(p_0_in113_in),
        .O(\low_add[32]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[32]_i_7__0 
       (.I0(c0116_out),
        .I1(p_0_in105_in),
        .I2(p_0_in106_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_77_[0] ),
        .I4(p_0_in110_in),
        .I5(p_0_in109_in),
        .O(\low_add[32]_i_7__0_n_0 ));
  FDRE \low_add_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_105_[0] ),
        .Q(low_add[0]),
        .R(1'b0));
  FDRE \low_add_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[17]),
        .Q(\low_add_reg[17]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[18]),
        .Q(\low_add_reg[18]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[19]),
        .Q(\low_add_reg[19]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_104_[0] ),
        .Q(low_add[1]),
        .R(1'b0));
  FDRE \low_add_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[20]),
        .Q(\low_add_reg[20]_0 ),
        .R(1'b0));
  CARRY4 \low_add_reg[20]_i_1__0 
       (.CI(1'b0),
        .CO({\low_add_reg[20]_i_1__0_n_0 ,\low_add_reg[20]_i_1__0_n_1 ,\low_add_reg[20]_i_1__0_n_2 ,\low_add_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({c080_out,c076_out,c072_out,1'b0}),
        .O(low_add0[20:17]),
        .S({\low_add[20]_i_5__0_n_0 ,\low_add[20]_i_6__0_n_0 ,\low_add[20]_i_7__0_n_0 ,c068_out}));
  FDRE \low_add_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[21]),
        .Q(\low_add_reg[21]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[22]),
        .Q(\low_add_reg[22]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[23]),
        .Q(\low_add_reg[23]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[24]),
        .Q(\low_add_reg[24]_0 ),
        .R(1'b0));
  CARRY4 \low_add_reg[24]_i_1__0 
       (.CI(\low_add_reg[20]_i_1__0_n_0 ),
        .CO({\low_add_reg[24]_i_1__0_n_0 ,\low_add_reg[24]_i_1__0_n_1 ,\low_add_reg[24]_i_1__0_n_2 ,\low_add_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({c096_out,c092_out,c088_out,c084_out}),
        .O(low_add0[24:21]),
        .S({\low_add[24]_i_6__0_n_0 ,\low_add[24]_i_7__0_n_0 ,\low_add[24]_i_8__0_n_0 ,\low_add[24]_i_9__0_n_0 }));
  FDRE \low_add_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[25]),
        .Q(\low_add_reg[25]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[26]),
        .Q(\low_add_reg[26]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[27]),
        .Q(\low_add_reg[27]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[28]),
        .Q(\low_add_reg[28]_0 ),
        .R(1'b0));
  CARRY4 \low_add_reg[28]_i_1__0 
       (.CI(\low_add_reg[24]_i_1__0_n_0 ),
        .CO({\low_add_reg[28]_i_1__0_n_0 ,\low_add_reg[28]_i_1__0_n_1 ,\low_add_reg[28]_i_1__0_n_2 ,\low_add_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({c0112_out,c0108_out,c0104_out,c0100_out}),
        .O(low_add0[28:25]),
        .S({\low_add[28]_i_6__0_n_0 ,\low_add[28]_i_7__0_n_0 ,\low_add[28]_i_8__0_n_0 ,\low_add[28]_i_9__0_n_0 }));
  FDRE \low_add_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[29]),
        .Q(\low_add_reg[29]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_103_[0] ),
        .Q(low_add[2]),
        .R(1'b0));
  FDRE \low_add_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[30]),
        .Q(\low_add_reg[30]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[31]),
        .Q(low_add[31]),
        .R(1'b0));
  FDRE \low_add_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[32]),
        .Q(low_add[32]),
        .R(1'b0));
  CARRY4 \low_add_reg[32]_i_1__0 
       (.CI(\low_add_reg[28]_i_1__0_n_0 ),
        .CO({low_add0[32],\NLW_low_add_reg[32]_i_1__0_CO_UNCONNECTED [2],\low_add_reg[32]_i_1__0_n_2 ,\low_add_reg[32]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,c0124_out__0,c0120_out,c0116_out}),
        .O({\NLW_low_add_reg[32]_i_1__0_O_UNCONNECTED [3],low_add0[31:29]}),
        .S({1'b1,\low_add[32]_i_5__0_n_0 ,\low_add[32]_i_6__0_n_0 ,\low_add[32]_i_7__0_n_0 }));
  FDRE \low_add_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_102_[0] ),
        .Q(low_add[3]),
        .R(1'b0));
  FDRE \low_add_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_101_[0] ),
        .Q(low_add[4]),
        .R(1'b0));
  FDRE \low_add_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_100_[0] ),
        .Q(low_add[5]),
        .R(1'b0));
  FDRE \low_add_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_99_[0] ),
        .Q(low_add[6]),
        .R(1'b0));
  FDRE \low_add_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_98_[0] ),
        .Q(low_add[7]),
        .R(1'b0));
  FDRE \low_add_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_97_[0] ),
        .Q(low_add[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \m_delay_reg[0]_i_10__3 
       (.I0(\D_reg_n_0_[4] ),
        .I1(\D_reg_n_0_[2] ),
        .I2(B[0]),
        .I3(\D_reg_n_0_[1] ),
        .I4(\D_reg_n_0_[3] ),
        .I5(\D_reg_n_0_[5] ),
        .O(\m_delay_reg[0]_i_10__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \m_delay_reg[0]_i_1__3 
       (.I0(imul),
        .I1(\D_reg_n_0_[6] ),
        .I2(\m_delay_reg[0]_i_10__3_n_0 ),
        .I3(\D_reg_n_0_[7] ),
        .O(\D_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h5565)) 
    \m_delay_reg[0]_i_2__3 
       (.I0(imul),
        .I1(\D_reg_n_0_[6] ),
        .I2(\m_delay_reg[0]_i_10__3_n_0 ),
        .I3(\D_reg_n_0_[7] ),
        .O(B[8]));
  LUT3 #(
    .INIT(8'h4B)) 
    \m_delay_reg[0]_i_3__3 
       (.I0(\D_reg_n_0_[6] ),
        .I1(\m_delay_reg[0]_i_10__3_n_0 ),
        .I2(\D_reg_n_0_[7] ),
        .O(B[7]));
  LUT2 #(
    .INIT(4'h9)) 
    \m_delay_reg[0]_i_4__3 
       (.I0(\m_delay_reg[0]_i_10__3_n_0 ),
        .I1(\D_reg_n_0_[6] ),
        .O(B[6]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \m_delay_reg[0]_i_5__3 
       (.I0(\D_reg_n_0_[4] ),
        .I1(\D_reg_n_0_[2] ),
        .I2(B[0]),
        .I3(\D_reg_n_0_[1] ),
        .I4(\D_reg_n_0_[3] ),
        .I5(\D_reg_n_0_[5] ),
        .O(B[5]));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \m_delay_reg[0]_i_6__3 
       (.I0(\D_reg_n_0_[3] ),
        .I1(\D_reg_n_0_[1] ),
        .I2(B[0]),
        .I3(\D_reg_n_0_[2] ),
        .I4(\D_reg_n_0_[4] ),
        .O(B[4]));
  LUT4 #(
    .INIT(16'h01FE)) 
    \m_delay_reg[0]_i_7__3 
       (.I0(\D_reg_n_0_[2] ),
        .I1(B[0]),
        .I2(\D_reg_n_0_[1] ),
        .I3(\D_reg_n_0_[3] ),
        .O(B[3]));
  LUT3 #(
    .INIT(8'h1E)) 
    \m_delay_reg[0]_i_8__3 
       (.I0(\D_reg_n_0_[1] ),
        .I1(B[0]),
        .I2(\D_reg_n_0_[2] ),
        .O(B[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \m_delay_reg[0]_i_9__3 
       (.I0(B[0]),
        .I1(\D_reg_n_0_[1] ),
        .O(B[1]));
endmodule

(* ORIG_REF_NAME = "intmul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_intmul_4
   (\low_add_reg[30]_0 ,
    \low_add_reg[29]_0 ,
    \low_add_reg[28]_0 ,
    \low_add_reg[27]_0 ,
    \low_add_reg[26]_0 ,
    \low_add_reg[25]_0 ,
    \low_add_reg[24]_0 ,
    \low_add_reg[23]_0 ,
    \low_add_reg[22]_0 ,
    \low_add_reg[21]_0 ,
    \low_add_reg[20]_0 ,
    \low_add_reg[19]_0 ,
    \low_add_reg[18]_0 ,
    \low_add_reg[17]_0 ,
    \D_reg[8]_0 ,
    C,
    B,
    P,
    clk,
    \genblk3[0].genblk1[1].p_product_reg[1]_0 ,
    A);
  output \low_add_reg[30]_0 ;
  output \low_add_reg[29]_0 ;
  output \low_add_reg[28]_0 ;
  output \low_add_reg[27]_0 ;
  output \low_add_reg[26]_0 ;
  output \low_add_reg[25]_0 ;
  output \low_add_reg[24]_0 ;
  output \low_add_reg[23]_0 ;
  output \low_add_reg[22]_0 ;
  output \low_add_reg[21]_0 ;
  output \low_add_reg[20]_0 ;
  output \low_add_reg[19]_0 ;
  output \low_add_reg[18]_0 ;
  output \low_add_reg[17]_0 ;
  output \D_reg[8]_0 ;
  output [33:0]C;
  output [7:0]B;
  output [7:0]P;
  input clk;
  input [31:0]\genblk3[0].genblk1[1].p_product_reg[1]_0 ;
  input [31:0]A;

  wire [31:0]A;
  wire [7:0]B;
  wire [33:0]C;
  wire [31:0]D2;
  wire \D[34]_i_2__2_n_0 ;
  wire \D[38]_i_3_n_0 ;
  wire \D[38]_i_4_n_0 ;
  wire \D[38]_i_5_n_0 ;
  wire \D[38]_i_6_n_0 ;
  wire \D[42]_i_3_n_0 ;
  wire \D[42]_i_4_n_0 ;
  wire \D[42]_i_5_n_0 ;
  wire \D[42]_i_6_n_0 ;
  wire \D[46]_i_3_n_0 ;
  wire \D[46]_i_4_n_0 ;
  wire \D[46]_i_5_n_0 ;
  wire \D[46]_i_6_n_0 ;
  wire \D[50]_i_3_n_0 ;
  wire \D[50]_i_4_n_0 ;
  wire \D[50]_i_5_n_0 ;
  wire \D[50]_i_6_n_0 ;
  wire \D[54]_i_3_n_0 ;
  wire \D[54]_i_4_n_0 ;
  wire \D[54]_i_5_n_0 ;
  wire \D[54]_i_6_n_0 ;
  wire \D[58]_i_3_n_0 ;
  wire \D[58]_i_4_n_0 ;
  wire \D[58]_i_5_n_0 ;
  wire \D[58]_i_6_n_0 ;
  wire \D[62]_i_3_n_0 ;
  wire \D[62]_i_4_n_0 ;
  wire \D_reg[34]_i_1__2_n_0 ;
  wire \D_reg[34]_i_1__2_n_1 ;
  wire \D_reg[34]_i_1__2_n_2 ;
  wire \D_reg[34]_i_1__2_n_3 ;
  wire \D_reg[38]_i_1__2_n_0 ;
  wire \D_reg[38]_i_1__2_n_1 ;
  wire \D_reg[38]_i_1__2_n_2 ;
  wire \D_reg[38]_i_1__2_n_3 ;
  wire \D_reg[38]_i_2__2_n_0 ;
  wire \D_reg[38]_i_2__2_n_1 ;
  wire \D_reg[38]_i_2__2_n_2 ;
  wire \D_reg[38]_i_2__2_n_3 ;
  wire \D_reg[42]_i_1__2_n_0 ;
  wire \D_reg[42]_i_1__2_n_1 ;
  wire \D_reg[42]_i_1__2_n_2 ;
  wire \D_reg[42]_i_1__2_n_3 ;
  wire \D_reg[42]_i_2__2_n_0 ;
  wire \D_reg[42]_i_2__2_n_1 ;
  wire \D_reg[42]_i_2__2_n_2 ;
  wire \D_reg[42]_i_2__2_n_3 ;
  wire \D_reg[46]_i_1__2_n_0 ;
  wire \D_reg[46]_i_1__2_n_1 ;
  wire \D_reg[46]_i_1__2_n_2 ;
  wire \D_reg[46]_i_1__2_n_3 ;
  wire \D_reg[46]_i_2__2_n_0 ;
  wire \D_reg[46]_i_2__2_n_1 ;
  wire \D_reg[46]_i_2__2_n_2 ;
  wire \D_reg[46]_i_2__2_n_3 ;
  wire \D_reg[50]_i_1__2_n_0 ;
  wire \D_reg[50]_i_1__2_n_1 ;
  wire \D_reg[50]_i_1__2_n_2 ;
  wire \D_reg[50]_i_1__2_n_3 ;
  wire \D_reg[50]_i_2__2_n_0 ;
  wire \D_reg[50]_i_2__2_n_1 ;
  wire \D_reg[50]_i_2__2_n_2 ;
  wire \D_reg[50]_i_2__2_n_3 ;
  wire \D_reg[54]_i_1__2_n_0 ;
  wire \D_reg[54]_i_1__2_n_1 ;
  wire \D_reg[54]_i_1__2_n_2 ;
  wire \D_reg[54]_i_1__2_n_3 ;
  wire \D_reg[54]_i_2__2_n_0 ;
  wire \D_reg[54]_i_2__2_n_1 ;
  wire \D_reg[54]_i_2__2_n_2 ;
  wire \D_reg[54]_i_2__2_n_3 ;
  wire \D_reg[58]_i_1__2_n_0 ;
  wire \D_reg[58]_i_1__2_n_1 ;
  wire \D_reg[58]_i_1__2_n_2 ;
  wire \D_reg[58]_i_1__2_n_3 ;
  wire \D_reg[58]_i_2__2_n_0 ;
  wire \D_reg[58]_i_2__2_n_1 ;
  wire \D_reg[58]_i_2__2_n_2 ;
  wire \D_reg[58]_i_2__2_n_3 ;
  wire \D_reg[62]_i_1__2_n_0 ;
  wire \D_reg[62]_i_1__2_n_1 ;
  wire \D_reg[62]_i_1__2_n_2 ;
  wire \D_reg[62]_i_1__2_n_3 ;
  wire \D_reg[62]_i_2__2_n_0 ;
  wire \D_reg[62]_i_2__2_n_1 ;
  wire \D_reg[62]_i_2__2_n_2 ;
  wire \D_reg[62]_i_2__2_n_3 ;
  wire \D_reg[63]_i_2__2_n_1 ;
  wire \D_reg[63]_i_2__2_n_2 ;
  wire \D_reg[63]_i_2__2_n_3 ;
  wire \D_reg[8]_0 ;
  wire [7:0]P;
  wire [0:0]c0100_out;
  wire [0:0]c0104_out;
  wire [0:0]c0108_out;
  wire [0:0]c0112_out;
  wire [0:0]c0116_out;
  wire [0:0]c0120_out;
  wire [1:1]c0124_out;
  wire [0:0]c0124_out__0;
  wire [1:0]c0128_out;
  wire [1:0]c0132_out;
  wire [1:0]c0136_out;
  wire [1:0]c0140_out;
  wire [1:0]c0144_out;
  wire [1:0]c0148_out;
  wire [1:0]c0152_out;
  wire [1:0]c0156_out;
  wire [1:0]c0160_out;
  wire [1:0]c0164_out;
  wire [1:0]c0168_out;
  wire [1:0]c0172_out;
  wire [1:0]c0176_out;
  wire [1:0]c0180_out;
  wire [1:0]c0184_out;
  wire [1:0]c0188_out;
  wire [1:0]c0192_out;
  wire [1:0]c0196_out;
  wire [1:0]c0200_out;
  wire [1:0]c0204_out;
  wire [1:0]c0208_out;
  wire [1:0]c0212_out;
  wire [1:0]c0216_out;
  wire [1:0]c0220_out;
  wire [1:0]c0224_out;
  wire [0:0]c068_out;
  wire [0:0]c072_out;
  wire [0:0]c076_out;
  wire [0:0]c080_out;
  wire [0:0]c084_out;
  wire [0:0]c088_out;
  wire [0:0]c092_out;
  wire [0:0]c096_out;
  wire clk;
  wire [8:1]\genblk1[1].imul ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_100_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_101_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_102_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_103_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_104_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_105_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_65_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_66_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_67_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_68_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_69_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_70_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_71_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_72_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_73_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_74_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_75_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_76_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_77_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_78_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_79_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_80_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_81_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_97_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_98_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_99_[0] ;
  wire [31:0]\genblk3[0].genblk1[1].p_product_reg[1]_0 ;
  wire \genblk3[0].genblk1[1].p_product_reg_n_105_[1] ;
  wire \genblk3[1].genblk1[0].p_product_reg_n_105_[2] ;
  wire \genblk3[1].genblk1[1].p_product_reg_n_105_[3] ;
  wire \genblk3[1].genblk1[1].p_product_reg_n_83_[3] ;
  wire \genblk3[1].genblk1[1].p_product_reg_n_84_[3] ;
  wire \genblk3[1].genblk1[1].p_product_reg_n_85_[3] ;
  wire \genblk3[1].genblk1[1].p_product_reg_n_86_[3] ;
  wire \genblk3[1].genblk1[1].p_product_reg_n_87_[3] ;
  wire \genblk3[1].genblk1[1].p_product_reg_n_88_[3] ;
  wire \genblk3[1].genblk1[1].p_product_reg_n_89_[3] ;
  wire [31:0]\high_reg[0]_54 ;
  wire [25:0]\high_reg[1]_53 ;
  wire [32:0]low_add;
  wire [32:17]low_add0;
  wire \low_add[20]_i_5_n_0 ;
  wire \low_add[20]_i_6_n_0 ;
  wire \low_add[20]_i_7_n_0 ;
  wire \low_add[24]_i_6_n_0 ;
  wire \low_add[24]_i_7_n_0 ;
  wire \low_add[24]_i_8_n_0 ;
  wire \low_add[24]_i_9_n_0 ;
  wire \low_add[28]_i_6_n_0 ;
  wire \low_add[28]_i_7_n_0 ;
  wire \low_add[28]_i_8_n_0 ;
  wire \low_add[28]_i_9_n_0 ;
  wire \low_add[32]_i_5_n_0 ;
  wire \low_add[32]_i_6_n_0 ;
  wire \low_add[32]_i_7_n_0 ;
  wire \low_add_reg[17]_0 ;
  wire \low_add_reg[18]_0 ;
  wire \low_add_reg[19]_0 ;
  wire \low_add_reg[20]_0 ;
  wire \low_add_reg[20]_i_1__2_n_0 ;
  wire \low_add_reg[20]_i_1__2_n_1 ;
  wire \low_add_reg[20]_i_1__2_n_2 ;
  wire \low_add_reg[20]_i_1__2_n_3 ;
  wire \low_add_reg[21]_0 ;
  wire \low_add_reg[22]_0 ;
  wire \low_add_reg[23]_0 ;
  wire \low_add_reg[24]_0 ;
  wire \low_add_reg[24]_i_1__2_n_0 ;
  wire \low_add_reg[24]_i_1__2_n_1 ;
  wire \low_add_reg[24]_i_1__2_n_2 ;
  wire \low_add_reg[24]_i_1__2_n_3 ;
  wire \low_add_reg[25]_0 ;
  wire \low_add_reg[26]_0 ;
  wire \low_add_reg[27]_0 ;
  wire \low_add_reg[28]_0 ;
  wire \low_add_reg[28]_i_1__2_n_0 ;
  wire \low_add_reg[28]_i_1__2_n_1 ;
  wire \low_add_reg[28]_i_1__2_n_2 ;
  wire \low_add_reg[28]_i_1__2_n_3 ;
  wire \low_add_reg[29]_0 ;
  wire \low_add_reg[30]_0 ;
  wire \low_add_reg[32]_i_1__2_n_2 ;
  wire \low_add_reg[32]_i_1__2_n_3 ;
  wire \m_delay_reg[0]_i_10__11_n_0 ;
  wire [63:31]p_0_in;
  wire p_0_in101_in;
  wire p_0_in102_in;
  wire p_0_in105_in;
  wire p_0_in106_in;
  wire p_0_in109_in;
  wire p_0_in110_in;
  wire p_0_in113_in;
  wire p_0_in114_in;
  wire p_0_in117_in;
  wire p_0_in118_in;
  wire p_0_in121_in;
  wire p_0_in122_in;
  wire p_0_in125_in;
  wire p_0_in126_in;
  wire p_0_in129_in;
  wire p_0_in130_in;
  wire p_0_in133_in;
  wire p_0_in134_in;
  wire p_0_in137_in;
  wire p_0_in138_in;
  wire p_0_in141_in;
  wire p_0_in142_in;
  wire p_0_in145_in;
  wire p_0_in146_in;
  wire p_0_in149_in;
  wire p_0_in150_in;
  wire p_0_in153_in;
  wire p_0_in154_in;
  wire p_0_in157_in;
  wire p_0_in158_in;
  wire p_0_in161_in;
  wire p_0_in162_in;
  wire p_0_in165_in;
  wire p_0_in166_in;
  wire p_0_in169_in;
  wire p_0_in170_in;
  wire p_0_in173_in;
  wire p_0_in174_in;
  wire p_0_in177_in;
  wire p_0_in178_in;
  wire p_0_in181_in;
  wire p_0_in182_in;
  wire p_0_in185_in;
  wire p_0_in186_in;
  wire p_0_in189_in;
  wire p_0_in190_in;
  wire p_0_in194_in;
  wire p_0_in198_in;
  wire p_0_in202_in;
  wire p_0_in206_in;
  wire p_0_in210_in;
  wire p_0_in214_in;
  wire p_0_in218_in;
  wire p_0_in221_in;
  wire p_0_in66_in;
  wire p_0_in69_in;
  wire p_0_in70_in;
  wire p_0_in73_in;
  wire p_0_in74_in;
  wire p_0_in77_in;
  wire p_0_in78_in;
  wire p_0_in81_in;
  wire p_0_in82_in;
  wire p_0_in85_in;
  wire p_0_in86_in;
  wire p_0_in89_in;
  wire p_0_in90_in;
  wire p_0_in94_in;
  wire p_0_in97_in;
  wire p_0_in98_in;
  wire p_1_in167_in;
  wire p_1_in171_in;
  wire p_1_in175_in;
  wire p_1_in179_in;
  wire p_1_in183_in;
  wire p_1_in187_in;
  wire p_1_in191_in;
  wire p_1_in195_in;
  wire p_1_in199_in;
  wire p_1_in203_in;
  wire p_1_in207_in;
  wire p_1_in211_in;
  wire p_1_in215_in;
  wire p_1_in219_in;
  wire [3:0]\NLW_D_reg[63]_i_1__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_D_reg[63]_i_1__2_O_UNCONNECTED ;
  wire [3:3]\NLW_D_reg[63]_i_2__2_CO_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_genblk3[0].genblk1[0].p_product_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_genblk3[0].genblk1[0].p_product_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:41]\NLW_genblk3[0].genblk1[0].p_product_reg[0]_P_UNCONNECTED ;
  wire [47:0]\NLW_genblk3[0].genblk1[0].p_product_reg[0]_PCOUT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_OVERFLOW_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_genblk3[0].genblk1[1].p_product_reg[1]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_genblk3[0].genblk1[1].p_product_reg[1]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYOUT_UNCONNECTED ;
  wire [47:39]\NLW_genblk3[0].genblk1[1].p_product_reg[1]_P_UNCONNECTED ;
  wire [47:0]\NLW_genblk3[0].genblk1[1].p_product_reg[1]_PCOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_OVERFLOW_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_genblk3[1].genblk1[0].p_product_reg[2]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_genblk3[1].genblk1[0].p_product_reg[2]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYOUT_UNCONNECTED ;
  wire [47:25]\NLW_genblk3[1].genblk1[0].p_product_reg[2]_P_UNCONNECTED ;
  wire [47:0]\NLW_genblk3[1].genblk1[0].p_product_reg[2]_PCOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_OVERFLOW_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_genblk3[1].genblk1[1].p_product_reg[3]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_genblk3[1].genblk1[1].p_product_reg[3]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYOUT_UNCONNECTED ;
  wire [47:23]\NLW_genblk3[1].genblk1[1].p_product_reg[3]_P_UNCONNECTED ;
  wire [47:0]\NLW_genblk3[1].genblk1[1].p_product_reg[3]_PCOUT_UNCONNECTED ;
  wire [2:2]\NLW_low_add_reg[32]_i_1__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_low_add_reg[32]_i_1__2_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \D[34]_i_2__2 
       (.I0(D2[0]),
        .I1(low_add[32]),
        .O(\D[34]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[38]_i_3 
       (.I0(\high_reg[0]_54 [3]),
        .I1(\high_reg[1]_53 [3]),
        .O(\D[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[38]_i_4 
       (.I0(\high_reg[0]_54 [2]),
        .I1(\high_reg[1]_53 [2]),
        .O(\D[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[38]_i_5 
       (.I0(\high_reg[0]_54 [1]),
        .I1(\high_reg[1]_53 [1]),
        .O(\D[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[38]_i_6 
       (.I0(\high_reg[0]_54 [0]),
        .I1(\high_reg[1]_53 [0]),
        .O(\D[38]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[42]_i_3 
       (.I0(\high_reg[0]_54 [7]),
        .I1(\high_reg[1]_53 [7]),
        .O(\D[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[42]_i_4 
       (.I0(\high_reg[0]_54 [6]),
        .I1(\high_reg[1]_53 [6]),
        .O(\D[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[42]_i_5 
       (.I0(\high_reg[0]_54 [5]),
        .I1(\high_reg[1]_53 [5]),
        .O(\D[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[42]_i_6 
       (.I0(\high_reg[0]_54 [4]),
        .I1(\high_reg[1]_53 [4]),
        .O(\D[42]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[46]_i_3 
       (.I0(\high_reg[0]_54 [11]),
        .I1(\high_reg[1]_53 [11]),
        .O(\D[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[46]_i_4 
       (.I0(\high_reg[0]_54 [10]),
        .I1(\high_reg[1]_53 [10]),
        .O(\D[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[46]_i_5 
       (.I0(\high_reg[0]_54 [9]),
        .I1(\high_reg[1]_53 [9]),
        .O(\D[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[46]_i_6 
       (.I0(\high_reg[0]_54 [8]),
        .I1(\high_reg[1]_53 [8]),
        .O(\D[46]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[50]_i_3 
       (.I0(\high_reg[0]_54 [15]),
        .I1(\high_reg[1]_53 [15]),
        .O(\D[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[50]_i_4 
       (.I0(\high_reg[0]_54 [14]),
        .I1(\high_reg[1]_53 [14]),
        .O(\D[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[50]_i_5 
       (.I0(\high_reg[0]_54 [13]),
        .I1(\high_reg[1]_53 [13]),
        .O(\D[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[50]_i_6 
       (.I0(\high_reg[0]_54 [12]),
        .I1(\high_reg[1]_53 [12]),
        .O(\D[50]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[54]_i_3 
       (.I0(\high_reg[0]_54 [19]),
        .I1(\high_reg[1]_53 [19]),
        .O(\D[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[54]_i_4 
       (.I0(\high_reg[0]_54 [18]),
        .I1(\high_reg[1]_53 [18]),
        .O(\D[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[54]_i_5 
       (.I0(\high_reg[0]_54 [17]),
        .I1(\high_reg[1]_53 [17]),
        .O(\D[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[54]_i_6 
       (.I0(\high_reg[0]_54 [16]),
        .I1(\high_reg[1]_53 [16]),
        .O(\D[54]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[58]_i_3 
       (.I0(\high_reg[0]_54 [23]),
        .I1(\high_reg[1]_53 [23]),
        .O(\D[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[58]_i_4 
       (.I0(\high_reg[0]_54 [22]),
        .I1(\high_reg[1]_53 [22]),
        .O(\D[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[58]_i_5 
       (.I0(\high_reg[0]_54 [21]),
        .I1(\high_reg[1]_53 [21]),
        .O(\D[58]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[58]_i_6 
       (.I0(\high_reg[0]_54 [20]),
        .I1(\high_reg[1]_53 [20]),
        .O(\D[58]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[62]_i_3 
       (.I0(\high_reg[0]_54 [25]),
        .I1(\high_reg[1]_53 [25]),
        .O(\D[62]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[62]_i_4 
       (.I0(\high_reg[0]_54 [24]),
        .I1(\high_reg[1]_53 [24]),
        .O(\D[62]_i_4_n_0 ));
  FDRE \D_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[0]),
        .Q(C[0]),
        .R(1'b0));
  FDRE \D_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[1]),
        .Q(\genblk1[1].imul [1]),
        .R(1'b0));
  FDRE \D_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[2]),
        .Q(\genblk1[1].imul [2]),
        .R(1'b0));
  FDRE \D_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[31]),
        .Q(C[1]),
        .R(1'b0));
  FDRE \D_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[32]),
        .Q(C[2]),
        .R(1'b0));
  FDRE \D_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[33]),
        .Q(C[3]),
        .R(1'b0));
  FDRE \D_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[34]),
        .Q(C[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[34]_i_1__2 
       (.CI(1'b0),
        .CO({\D_reg[34]_i_1__2_n_0 ,\D_reg[34]_i_1__2_n_1 ,\D_reg[34]_i_1__2_n_2 ,\D_reg[34]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,D2[0],1'b0}),
        .O(p_0_in[34:31]),
        .S({D2[2:1],\D[34]_i_2__2_n_0 ,low_add[31]}));
  FDRE \D_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[35]),
        .Q(C[5]),
        .R(1'b0));
  FDRE \D_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[36]),
        .Q(C[6]),
        .R(1'b0));
  FDRE \D_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[37]),
        .Q(C[7]),
        .R(1'b0));
  FDRE \D_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[38]),
        .Q(C[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[38]_i_1__2 
       (.CI(\D_reg[34]_i_1__2_n_0 ),
        .CO({\D_reg[38]_i_1__2_n_0 ,\D_reg[38]_i_1__2_n_1 ,\D_reg[38]_i_1__2_n_2 ,\D_reg[38]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[38:35]),
        .S(D2[6:3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[38]_i_2__2 
       (.CI(1'b0),
        .CO({\D_reg[38]_i_2__2_n_0 ,\D_reg[38]_i_2__2_n_1 ,\D_reg[38]_i_2__2_n_2 ,\D_reg[38]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_54 [3:0]),
        .O(D2[3:0]),
        .S({\D[38]_i_3_n_0 ,\D[38]_i_4_n_0 ,\D[38]_i_5_n_0 ,\D[38]_i_6_n_0 }));
  FDRE \D_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[39]),
        .Q(C[9]),
        .R(1'b0));
  FDRE \D_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[3]),
        .Q(\genblk1[1].imul [3]),
        .R(1'b0));
  FDRE \D_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[40]),
        .Q(C[10]),
        .R(1'b0));
  FDRE \D_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[41]),
        .Q(C[11]),
        .R(1'b0));
  FDRE \D_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[42]),
        .Q(C[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[42]_i_1__2 
       (.CI(\D_reg[38]_i_1__2_n_0 ),
        .CO({\D_reg[42]_i_1__2_n_0 ,\D_reg[42]_i_1__2_n_1 ,\D_reg[42]_i_1__2_n_2 ,\D_reg[42]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[42:39]),
        .S(D2[10:7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[42]_i_2__2 
       (.CI(\D_reg[38]_i_2__2_n_0 ),
        .CO({\D_reg[42]_i_2__2_n_0 ,\D_reg[42]_i_2__2_n_1 ,\D_reg[42]_i_2__2_n_2 ,\D_reg[42]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_54 [7:4]),
        .O(D2[7:4]),
        .S({\D[42]_i_3_n_0 ,\D[42]_i_4_n_0 ,\D[42]_i_5_n_0 ,\D[42]_i_6_n_0 }));
  FDRE \D_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[43]),
        .Q(C[13]),
        .R(1'b0));
  FDRE \D_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[44]),
        .Q(C[14]),
        .R(1'b0));
  FDRE \D_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[45]),
        .Q(C[15]),
        .R(1'b0));
  FDRE \D_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[46]),
        .Q(C[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[46]_i_1__2 
       (.CI(\D_reg[42]_i_1__2_n_0 ),
        .CO({\D_reg[46]_i_1__2_n_0 ,\D_reg[46]_i_1__2_n_1 ,\D_reg[46]_i_1__2_n_2 ,\D_reg[46]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[46:43]),
        .S(D2[14:11]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[46]_i_2__2 
       (.CI(\D_reg[42]_i_2__2_n_0 ),
        .CO({\D_reg[46]_i_2__2_n_0 ,\D_reg[46]_i_2__2_n_1 ,\D_reg[46]_i_2__2_n_2 ,\D_reg[46]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_54 [11:8]),
        .O(D2[11:8]),
        .S({\D[46]_i_3_n_0 ,\D[46]_i_4_n_0 ,\D[46]_i_5_n_0 ,\D[46]_i_6_n_0 }));
  FDRE \D_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[47]),
        .Q(C[17]),
        .R(1'b0));
  FDRE \D_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[48]),
        .Q(C[18]),
        .R(1'b0));
  FDRE \D_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[49]),
        .Q(C[19]),
        .R(1'b0));
  FDRE \D_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[4]),
        .Q(\genblk1[1].imul [4]),
        .R(1'b0));
  FDRE \D_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[50]),
        .Q(C[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[50]_i_1__2 
       (.CI(\D_reg[46]_i_1__2_n_0 ),
        .CO({\D_reg[50]_i_1__2_n_0 ,\D_reg[50]_i_1__2_n_1 ,\D_reg[50]_i_1__2_n_2 ,\D_reg[50]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[50:47]),
        .S(D2[18:15]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[50]_i_2__2 
       (.CI(\D_reg[46]_i_2__2_n_0 ),
        .CO({\D_reg[50]_i_2__2_n_0 ,\D_reg[50]_i_2__2_n_1 ,\D_reg[50]_i_2__2_n_2 ,\D_reg[50]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_54 [15:12]),
        .O(D2[15:12]),
        .S({\D[50]_i_3_n_0 ,\D[50]_i_4_n_0 ,\D[50]_i_5_n_0 ,\D[50]_i_6_n_0 }));
  FDRE \D_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[51]),
        .Q(C[21]),
        .R(1'b0));
  FDRE \D_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[52]),
        .Q(C[22]),
        .R(1'b0));
  FDRE \D_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[53]),
        .Q(C[23]),
        .R(1'b0));
  FDRE \D_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[54]),
        .Q(C[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[54]_i_1__2 
       (.CI(\D_reg[50]_i_1__2_n_0 ),
        .CO({\D_reg[54]_i_1__2_n_0 ,\D_reg[54]_i_1__2_n_1 ,\D_reg[54]_i_1__2_n_2 ,\D_reg[54]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[54:51]),
        .S(D2[22:19]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[54]_i_2__2 
       (.CI(\D_reg[50]_i_2__2_n_0 ),
        .CO({\D_reg[54]_i_2__2_n_0 ,\D_reg[54]_i_2__2_n_1 ,\D_reg[54]_i_2__2_n_2 ,\D_reg[54]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_54 [19:16]),
        .O(D2[19:16]),
        .S({\D[54]_i_3_n_0 ,\D[54]_i_4_n_0 ,\D[54]_i_5_n_0 ,\D[54]_i_6_n_0 }));
  FDRE \D_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[55]),
        .Q(C[25]),
        .R(1'b0));
  FDRE \D_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[56]),
        .Q(C[26]),
        .R(1'b0));
  FDRE \D_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[57]),
        .Q(C[27]),
        .R(1'b0));
  FDRE \D_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[58]),
        .Q(C[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[58]_i_1__2 
       (.CI(\D_reg[54]_i_1__2_n_0 ),
        .CO({\D_reg[58]_i_1__2_n_0 ,\D_reg[58]_i_1__2_n_1 ,\D_reg[58]_i_1__2_n_2 ,\D_reg[58]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[58:55]),
        .S(D2[26:23]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[58]_i_2__2 
       (.CI(\D_reg[54]_i_2__2_n_0 ),
        .CO({\D_reg[58]_i_2__2_n_0 ,\D_reg[58]_i_2__2_n_1 ,\D_reg[58]_i_2__2_n_2 ,\D_reg[58]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_54 [23:20]),
        .O(D2[23:20]),
        .S({\D[58]_i_3_n_0 ,\D[58]_i_4_n_0 ,\D[58]_i_5_n_0 ,\D[58]_i_6_n_0 }));
  FDRE \D_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[59]),
        .Q(C[29]),
        .R(1'b0));
  FDRE \D_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[5]),
        .Q(\genblk1[1].imul [5]),
        .R(1'b0));
  FDRE \D_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[60]),
        .Q(C[30]),
        .R(1'b0));
  FDRE \D_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[61]),
        .Q(C[31]),
        .R(1'b0));
  FDRE \D_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[62]),
        .Q(C[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[62]_i_1__2 
       (.CI(\D_reg[58]_i_1__2_n_0 ),
        .CO({\D_reg[62]_i_1__2_n_0 ,\D_reg[62]_i_1__2_n_1 ,\D_reg[62]_i_1__2_n_2 ,\D_reg[62]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[62:59]),
        .S(D2[30:27]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[62]_i_2__2 
       (.CI(\D_reg[58]_i_2__2_n_0 ),
        .CO({\D_reg[62]_i_2__2_n_0 ,\D_reg[62]_i_2__2_n_1 ,\D_reg[62]_i_2__2_n_2 ,\D_reg[62]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_54 [27:24]),
        .O(D2[27:24]),
        .S({\high_reg[0]_54 [27:26],\D[62]_i_3_n_0 ,\D[62]_i_4_n_0 }));
  FDRE \D_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[63]),
        .Q(C[33]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[63]_i_1__2 
       (.CI(\D_reg[62]_i_1__2_n_0 ),
        .CO(\NLW_D_reg[63]_i_1__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_D_reg[63]_i_1__2_O_UNCONNECTED [3:1],p_0_in[63]}),
        .S({1'b0,1'b0,1'b0,D2[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[63]_i_2__2 
       (.CI(\D_reg[62]_i_2__2_n_0 ),
        .CO({\NLW_D_reg[63]_i_2__2_CO_UNCONNECTED [3],\D_reg[63]_i_2__2_n_1 ,\D_reg[63]_i_2__2_n_2 ,\D_reg[63]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\high_reg[0]_54 [30:28]}),
        .O(D2[31:28]),
        .S(\high_reg[0]_54 [31:28]));
  FDRE \D_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[6]),
        .Q(\genblk1[1].imul [6]),
        .R(1'b0));
  FDRE \D_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[7]),
        .Q(\genblk1[1].imul [7]),
        .R(1'b0));
  FDRE \D_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[8]),
        .Q(\genblk1[1].imul [8]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_6to3 cs0
       (.D({c0224_out[0],c0220_out[0],c0216_out[0],c0212_out[0],c0208_out[0],c0204_out[0],c0200_out[0],c0196_out[0],c0192_out[0],c0188_out[0],c0184_out[0],c0180_out[0],c0176_out[0],c0172_out[0],c0168_out[0],c0164_out[0],c0160_out[0],c0156_out[0],c0152_out[0],c0148_out[0],c0144_out[0],c0140_out[0],c0136_out[0],c0132_out[0],c0128_out[0]}),
        .P({p_0_in218_in,p_0_in214_in,p_0_in210_in,p_0_in206_in,p_0_in202_in,p_0_in198_in,p_0_in194_in,p_0_in190_in,p_0_in186_in,p_0_in182_in,p_0_in178_in,p_0_in174_in,p_0_in170_in,p_0_in166_in,p_0_in162_in,p_0_in158_in,p_0_in154_in,p_0_in150_in,p_0_in146_in,p_0_in142_in,p_0_in138_in,p_0_in134_in,p_0_in130_in,p_0_in126_in,p_0_in122_in}),
        .\genblk3[1].genblk1[1].p_product_reg[3] ({c0224_out[1],c0220_out[1],c0216_out[1],c0212_out[1],c0208_out[1],c0204_out[1],c0200_out[1],c0196_out[1],c0192_out[1],c0188_out[1],c0184_out[1],c0180_out[1],c0176_out[1],c0172_out[1],c0168_out[1],c0164_out[1],c0160_out[1],c0156_out[1],c0152_out[1],c0148_out[1],c0144_out[1],c0140_out[1],c0136_out[1],c0132_out[1],c0128_out[1]}),
        .\high_reg[0][17] ({p_0_in189_in,p_0_in185_in,p_0_in181_in,p_0_in177_in,p_0_in173_in,p_0_in169_in,p_0_in165_in,p_0_in161_in,p_0_in157_in,p_0_in153_in,p_0_in149_in,p_0_in145_in,p_0_in141_in,p_0_in137_in,p_0_in133_in,p_0_in129_in,p_0_in125_in,p_0_in121_in}),
        .\high_reg[1][25] ({p_0_in221_in,p_1_in219_in,p_1_in215_in,p_1_in211_in,p_1_in207_in,p_1_in203_in,p_1_in199_in,p_1_in195_in,p_1_in191_in,p_1_in187_in,p_1_in183_in,p_1_in179_in,p_1_in175_in,p_1_in171_in,p_1_in167_in,\genblk3[1].genblk1[1].p_product_reg_n_105_[3] }),
        .\high_reg[1][9] ({\genblk3[0].genblk1[0].p_product_reg_n_65_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_66_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_67_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_68_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_69_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_70_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_71_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_72_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_73_[0] }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \genblk3[0].genblk1[0].p_product_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[23:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\genblk3[0].genblk1[1].p_product_reg[1]_0 [16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_genblk3[0].genblk1[0].p_product_reg[0]_P_UNCONNECTED [47:41],\genblk3[0].genblk1[0].p_product_reg_n_65_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_66_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_67_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_68_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_69_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_70_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_71_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_72_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_73_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_74_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_75_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_76_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_77_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_78_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_79_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_80_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_81_[0] ,p_0_in90_in,p_0_in86_in,p_0_in82_in,p_0_in78_in,p_0_in74_in,p_0_in70_in,p_0_in66_in,P,\genblk3[0].genblk1[0].p_product_reg_n_97_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_98_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_99_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_100_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_101_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_102_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_103_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_104_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_105_[0] }),
        .PATTERNBDETECT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \genblk3[0].genblk1[1].p_product_reg[1] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[23:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\genblk3[0].genblk1[1].p_product_reg[1]_0 [31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_genblk3[0].genblk1[1].p_product_reg[1]_P_UNCONNECTED [47:39],p_0_in218_in,p_0_in214_in,p_0_in210_in,p_0_in206_in,p_0_in202_in,p_0_in198_in,p_0_in194_in,p_0_in190_in,p_0_in186_in,p_0_in182_in,p_0_in178_in,p_0_in174_in,p_0_in170_in,p_0_in166_in,p_0_in162_in,p_0_in158_in,p_0_in154_in,p_0_in150_in,p_0_in146_in,p_0_in142_in,p_0_in138_in,p_0_in134_in,p_0_in130_in,p_0_in126_in,p_0_in122_in,p_0_in118_in,p_0_in114_in,p_0_in110_in,p_0_in106_in,p_0_in102_in,p_0_in98_in,p_0_in94_in,p_0_in89_in,p_0_in85_in,p_0_in81_in,p_0_in77_in,p_0_in73_in,p_0_in69_in,\genblk3[0].genblk1[1].p_product_reg_n_105_[1] }),
        .PATTERNBDETECT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \genblk3[1].genblk1[0].p_product_reg[2] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\genblk3[0].genblk1[1].p_product_reg[1]_0 [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[31:24]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_genblk3[1].genblk1[0].p_product_reg[2]_P_UNCONNECTED [47:25],p_0_in189_in,p_0_in185_in,p_0_in181_in,p_0_in177_in,p_0_in173_in,p_0_in169_in,p_0_in165_in,p_0_in161_in,p_0_in157_in,p_0_in153_in,p_0_in149_in,p_0_in145_in,p_0_in141_in,p_0_in137_in,p_0_in133_in,p_0_in129_in,p_0_in125_in,p_0_in121_in,p_0_in117_in,p_0_in113_in,p_0_in109_in,p_0_in105_in,p_0_in101_in,p_0_in97_in,\genblk3[1].genblk1[0].p_product_reg_n_105_[2] }),
        .PATTERNBDETECT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \genblk3[1].genblk1[1].p_product_reg[3] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\genblk3[0].genblk1[1].p_product_reg[1]_0 [31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[31:24]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_genblk3[1].genblk1[1].p_product_reg[3]_P_UNCONNECTED [47:23],\genblk3[1].genblk1[1].p_product_reg_n_83_[3] ,\genblk3[1].genblk1[1].p_product_reg_n_84_[3] ,\genblk3[1].genblk1[1].p_product_reg_n_85_[3] ,\genblk3[1].genblk1[1].p_product_reg_n_86_[3] ,\genblk3[1].genblk1[1].p_product_reg_n_87_[3] ,\genblk3[1].genblk1[1].p_product_reg_n_88_[3] ,\genblk3[1].genblk1[1].p_product_reg_n_89_[3] ,p_0_in221_in,p_1_in219_in,p_1_in215_in,p_1_in211_in,p_1_in207_in,p_1_in203_in,p_1_in199_in,p_1_in195_in,p_1_in191_in,p_1_in187_in,p_1_in183_in,p_1_in179_in,p_1_in175_in,p_1_in171_in,p_1_in167_in,\genblk3[1].genblk1[1].p_product_reg_n_105_[3] }),
        .PATTERNBDETECT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_UNDERFLOW_UNCONNECTED ));
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][0]_i_1__2 
       (.I0(p_0_in121_in),
        .I1(p_0_in122_in),
        .I2(\genblk3[0].genblk1[0].p_product_reg_n_74_[0] ),
        .I3(p_0_in118_in),
        .I4(p_0_in117_in),
        .O(c0124_out));
  FDRE \high_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(c0128_out[0]),
        .Q(\high_reg[0]_54 [0]),
        .R(1'b0));
  FDRE \high_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(c0168_out[0]),
        .Q(\high_reg[0]_54 [10]),
        .R(1'b0));
  FDRE \high_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(c0172_out[0]),
        .Q(\high_reg[0]_54 [11]),
        .R(1'b0));
  FDRE \high_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(c0176_out[0]),
        .Q(\high_reg[0]_54 [12]),
        .R(1'b0));
  FDRE \high_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(c0180_out[0]),
        .Q(\high_reg[0]_54 [13]),
        .R(1'b0));
  FDRE \high_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(c0184_out[0]),
        .Q(\high_reg[0]_54 [14]),
        .R(1'b0));
  FDRE \high_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(c0188_out[0]),
        .Q(\high_reg[0]_54 [15]),
        .R(1'b0));
  FDRE \high_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(c0192_out[0]),
        .Q(\high_reg[0]_54 [16]),
        .R(1'b0));
  FDRE \high_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(c0196_out[0]),
        .Q(\high_reg[0]_54 [17]),
        .R(1'b0));
  FDRE \high_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(c0200_out[0]),
        .Q(\high_reg[0]_54 [18]),
        .R(1'b0));
  FDRE \high_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(c0204_out[0]),
        .Q(\high_reg[0]_54 [19]),
        .R(1'b0));
  FDRE \high_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(c0132_out[0]),
        .Q(\high_reg[0]_54 [1]),
        .R(1'b0));
  FDRE \high_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(c0208_out[0]),
        .Q(\high_reg[0]_54 [20]),
        .R(1'b0));
  FDRE \high_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(c0212_out[0]),
        .Q(\high_reg[0]_54 [21]),
        .R(1'b0));
  FDRE \high_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(c0216_out[0]),
        .Q(\high_reg[0]_54 [22]),
        .R(1'b0));
  FDRE \high_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(c0220_out[0]),
        .Q(\high_reg[0]_54 [23]),
        .R(1'b0));
  FDRE \high_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(c0224_out[0]),
        .Q(\high_reg[0]_54 [24]),
        .R(1'b0));
  FDRE \high_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[1].genblk1[1].p_product_reg_n_89_[3] ),
        .Q(\high_reg[0]_54 [25]),
        .R(1'b0));
  FDRE \high_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[1].genblk1[1].p_product_reg_n_88_[3] ),
        .Q(\high_reg[0]_54 [26]),
        .R(1'b0));
  FDRE \high_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[1].genblk1[1].p_product_reg_n_87_[3] ),
        .Q(\high_reg[0]_54 [27]),
        .R(1'b0));
  FDRE \high_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[1].genblk1[1].p_product_reg_n_86_[3] ),
        .Q(\high_reg[0]_54 [28]),
        .R(1'b0));
  FDRE \high_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[1].genblk1[1].p_product_reg_n_85_[3] ),
        .Q(\high_reg[0]_54 [29]),
        .R(1'b0));
  FDRE \high_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(c0136_out[0]),
        .Q(\high_reg[0]_54 [2]),
        .R(1'b0));
  FDRE \high_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[1].genblk1[1].p_product_reg_n_84_[3] ),
        .Q(\high_reg[0]_54 [30]),
        .R(1'b0));
  FDRE \high_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[1].genblk1[1].p_product_reg_n_83_[3] ),
        .Q(\high_reg[0]_54 [31]),
        .R(1'b0));
  FDRE \high_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(c0140_out[0]),
        .Q(\high_reg[0]_54 [3]),
        .R(1'b0));
  FDRE \high_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(c0144_out[0]),
        .Q(\high_reg[0]_54 [4]),
        .R(1'b0));
  FDRE \high_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(c0148_out[0]),
        .Q(\high_reg[0]_54 [5]),
        .R(1'b0));
  FDRE \high_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(c0152_out[0]),
        .Q(\high_reg[0]_54 [6]),
        .R(1'b0));
  FDRE \high_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(c0156_out[0]),
        .Q(\high_reg[0]_54 [7]),
        .R(1'b0));
  FDRE \high_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(c0160_out[0]),
        .Q(\high_reg[0]_54 [8]),
        .R(1'b0));
  FDRE \high_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(c0164_out[0]),
        .Q(\high_reg[0]_54 [9]),
        .R(1'b0));
  FDRE \high_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(c0124_out),
        .Q(\high_reg[1]_53 [0]),
        .R(1'b0));
  FDRE \high_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(c0164_out[1]),
        .Q(\high_reg[1]_53 [10]),
        .R(1'b0));
  FDRE \high_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(c0168_out[1]),
        .Q(\high_reg[1]_53 [11]),
        .R(1'b0));
  FDRE \high_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(c0172_out[1]),
        .Q(\high_reg[1]_53 [12]),
        .R(1'b0));
  FDRE \high_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(c0176_out[1]),
        .Q(\high_reg[1]_53 [13]),
        .R(1'b0));
  FDRE \high_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(c0180_out[1]),
        .Q(\high_reg[1]_53 [14]),
        .R(1'b0));
  FDRE \high_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(c0184_out[1]),
        .Q(\high_reg[1]_53 [15]),
        .R(1'b0));
  FDRE \high_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(c0188_out[1]),
        .Q(\high_reg[1]_53 [16]),
        .R(1'b0));
  FDRE \high_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .D(c0192_out[1]),
        .Q(\high_reg[1]_53 [17]),
        .R(1'b0));
  FDRE \high_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .D(c0196_out[1]),
        .Q(\high_reg[1]_53 [18]),
        .R(1'b0));
  FDRE \high_reg[1][19] 
       (.C(clk),
        .CE(1'b1),
        .D(c0200_out[1]),
        .Q(\high_reg[1]_53 [19]),
        .R(1'b0));
  FDRE \high_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(c0128_out[1]),
        .Q(\high_reg[1]_53 [1]),
        .R(1'b0));
  FDRE \high_reg[1][20] 
       (.C(clk),
        .CE(1'b1),
        .D(c0204_out[1]),
        .Q(\high_reg[1]_53 [20]),
        .R(1'b0));
  FDRE \high_reg[1][21] 
       (.C(clk),
        .CE(1'b1),
        .D(c0208_out[1]),
        .Q(\high_reg[1]_53 [21]),
        .R(1'b0));
  FDRE \high_reg[1][22] 
       (.C(clk),
        .CE(1'b1),
        .D(c0212_out[1]),
        .Q(\high_reg[1]_53 [22]),
        .R(1'b0));
  FDRE \high_reg[1][23] 
       (.C(clk),
        .CE(1'b1),
        .D(c0216_out[1]),
        .Q(\high_reg[1]_53 [23]),
        .R(1'b0));
  FDRE \high_reg[1][24] 
       (.C(clk),
        .CE(1'b1),
        .D(c0220_out[1]),
        .Q(\high_reg[1]_53 [24]),
        .R(1'b0));
  FDRE \high_reg[1][25] 
       (.C(clk),
        .CE(1'b1),
        .D(c0224_out[1]),
        .Q(\high_reg[1]_53 [25]),
        .R(1'b0));
  FDRE \high_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(c0132_out[1]),
        .Q(\high_reg[1]_53 [2]),
        .R(1'b0));
  FDRE \high_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(c0136_out[1]),
        .Q(\high_reg[1]_53 [3]),
        .R(1'b0));
  FDRE \high_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(c0140_out[1]),
        .Q(\high_reg[1]_53 [4]),
        .R(1'b0));
  FDRE \high_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(c0144_out[1]),
        .Q(\high_reg[1]_53 [5]),
        .R(1'b0));
  FDRE \high_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(c0148_out[1]),
        .Q(\high_reg[1]_53 [6]),
        .R(1'b0));
  FDRE \high_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(c0152_out[1]),
        .Q(\high_reg[1]_53 [7]),
        .R(1'b0));
  FDRE \high_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(c0156_out[1]),
        .Q(\high_reg[1]_53 [8]),
        .R(1'b0));
  FDRE \high_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(c0160_out[1]),
        .Q(\high_reg[1]_53 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[20]_i_2__2 
       (.I0(p_0_in78_in),
        .I1(p_0_in77_in),
        .O(c080_out));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[20]_i_3__2 
       (.I0(p_0_in74_in),
        .I1(p_0_in73_in),
        .O(c076_out));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[20]_i_4__2 
       (.I0(p_0_in70_in),
        .I1(p_0_in69_in),
        .O(c072_out));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[20]_i_5 
       (.I0(p_0_in77_in),
        .I1(p_0_in78_in),
        .I2(p_0_in74_in),
        .I3(p_0_in73_in),
        .O(\low_add[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[20]_i_6 
       (.I0(p_0_in73_in),
        .I1(p_0_in74_in),
        .I2(p_0_in70_in),
        .I3(p_0_in69_in),
        .O(\low_add[20]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[20]_i_7 
       (.I0(p_0_in69_in),
        .I1(p_0_in70_in),
        .I2(p_0_in66_in),
        .I3(\genblk3[0].genblk1[1].p_product_reg_n_105_[1] ),
        .O(\low_add[20]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[20]_i_8__2 
       (.I0(p_0_in66_in),
        .I1(\genblk3[0].genblk1[1].p_product_reg_n_105_[1] ),
        .O(c068_out));
  LUT3 #(
    .INIT(8'h96)) 
    \low_add[24]_i_2__2 
       (.I0(\genblk3[0].genblk1[0].p_product_reg_n_81_[0] ),
        .I1(\genblk3[1].genblk1[0].p_product_reg_n_105_[2] ),
        .I2(p_0_in94_in),
        .O(c096_out));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[24]_i_3__2 
       (.I0(p_0_in90_in),
        .I1(p_0_in89_in),
        .O(c092_out));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[24]_i_4__2 
       (.I0(p_0_in86_in),
        .I1(p_0_in85_in),
        .O(c088_out));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[24]_i_5__2 
       (.I0(p_0_in82_in),
        .I1(p_0_in81_in),
        .O(c084_out));
  LUT5 #(
    .INIT(32'h69969696)) 
    \low_add[24]_i_6 
       (.I0(p_0_in94_in),
        .I1(\genblk3[1].genblk1[0].p_product_reg_n_105_[2] ),
        .I2(\genblk3[0].genblk1[0].p_product_reg_n_81_[0] ),
        .I3(p_0_in90_in),
        .I4(p_0_in89_in),
        .O(\low_add[24]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[24]_i_7 
       (.I0(p_0_in89_in),
        .I1(p_0_in90_in),
        .I2(p_0_in86_in),
        .I3(p_0_in85_in),
        .O(\low_add[24]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[24]_i_8 
       (.I0(p_0_in85_in),
        .I1(p_0_in86_in),
        .I2(p_0_in82_in),
        .I3(p_0_in81_in),
        .O(\low_add[24]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[24]_i_9 
       (.I0(p_0_in81_in),
        .I1(p_0_in82_in),
        .I2(p_0_in78_in),
        .I3(p_0_in77_in),
        .O(\low_add[24]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[28]_i_2__2 
       (.I0(p_0_in106_in),
        .I1(p_0_in105_in),
        .I2(p_0_in110_in),
        .I3(p_0_in109_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_77_[0] ),
        .O(c0112_out));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[28]_i_3__2 
       (.I0(p_0_in102_in),
        .I1(p_0_in101_in),
        .I2(p_0_in106_in),
        .I3(p_0_in105_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_78_[0] ),
        .O(c0108_out));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[28]_i_4__2 
       (.I0(p_0_in98_in),
        .I1(p_0_in97_in),
        .I2(p_0_in102_in),
        .I3(p_0_in101_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_79_[0] ),
        .O(c0104_out));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[28]_i_5__2 
       (.I0(p_0_in94_in),
        .I1(\genblk3[1].genblk1[0].p_product_reg_n_105_[2] ),
        .I2(p_0_in98_in),
        .I3(p_0_in97_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_80_[0] ),
        .O(c0100_out));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[28]_i_6 
       (.I0(c0112_out),
        .I1(p_0_in101_in),
        .I2(p_0_in102_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_78_[0] ),
        .I4(p_0_in106_in),
        .I5(p_0_in105_in),
        .O(\low_add[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[28]_i_7 
       (.I0(c0108_out),
        .I1(p_0_in97_in),
        .I2(p_0_in98_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_79_[0] ),
        .I4(p_0_in102_in),
        .I5(p_0_in101_in),
        .O(\low_add[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[28]_i_8 
       (.I0(c0104_out),
        .I1(\genblk3[1].genblk1[0].p_product_reg_n_105_[2] ),
        .I2(p_0_in94_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_80_[0] ),
        .I4(p_0_in98_in),
        .I5(p_0_in97_in),
        .O(\low_add[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \low_add[28]_i_9 
       (.I0(\genblk3[0].genblk1[0].p_product_reg_n_80_[0] ),
        .I1(p_0_in97_in),
        .I2(p_0_in98_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_81_[0] ),
        .I4(p_0_in94_in),
        .I5(\genblk3[1].genblk1[0].p_product_reg_n_105_[2] ),
        .O(\low_add[28]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[32]_i_2__2 
       (.I0(p_0_in118_in),
        .I1(p_0_in117_in),
        .I2(p_0_in122_in),
        .I3(p_0_in121_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_74_[0] ),
        .O(c0124_out__0));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[32]_i_3__2 
       (.I0(p_0_in114_in),
        .I1(p_0_in113_in),
        .I2(p_0_in118_in),
        .I3(p_0_in117_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_75_[0] ),
        .O(c0120_out));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[32]_i_4__2 
       (.I0(p_0_in110_in),
        .I1(p_0_in109_in),
        .I2(p_0_in114_in),
        .I3(p_0_in113_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_76_[0] ),
        .O(c0116_out));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[32]_i_5 
       (.I0(c0124_out__0),
        .I1(p_0_in113_in),
        .I2(p_0_in114_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_75_[0] ),
        .I4(p_0_in118_in),
        .I5(p_0_in117_in),
        .O(\low_add[32]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[32]_i_6 
       (.I0(c0120_out),
        .I1(p_0_in109_in),
        .I2(p_0_in110_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_76_[0] ),
        .I4(p_0_in114_in),
        .I5(p_0_in113_in),
        .O(\low_add[32]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[32]_i_7 
       (.I0(c0116_out),
        .I1(p_0_in105_in),
        .I2(p_0_in106_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_77_[0] ),
        .I4(p_0_in110_in),
        .I5(p_0_in109_in),
        .O(\low_add[32]_i_7_n_0 ));
  FDRE \low_add_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_105_[0] ),
        .Q(low_add[0]),
        .R(1'b0));
  FDRE \low_add_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[17]),
        .Q(\low_add_reg[17]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[18]),
        .Q(\low_add_reg[18]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[19]),
        .Q(\low_add_reg[19]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_104_[0] ),
        .Q(low_add[1]),
        .R(1'b0));
  FDRE \low_add_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[20]),
        .Q(\low_add_reg[20]_0 ),
        .R(1'b0));
  CARRY4 \low_add_reg[20]_i_1__2 
       (.CI(1'b0),
        .CO({\low_add_reg[20]_i_1__2_n_0 ,\low_add_reg[20]_i_1__2_n_1 ,\low_add_reg[20]_i_1__2_n_2 ,\low_add_reg[20]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({c080_out,c076_out,c072_out,1'b0}),
        .O(low_add0[20:17]),
        .S({\low_add[20]_i_5_n_0 ,\low_add[20]_i_6_n_0 ,\low_add[20]_i_7_n_0 ,c068_out}));
  FDRE \low_add_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[21]),
        .Q(\low_add_reg[21]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[22]),
        .Q(\low_add_reg[22]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[23]),
        .Q(\low_add_reg[23]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[24]),
        .Q(\low_add_reg[24]_0 ),
        .R(1'b0));
  CARRY4 \low_add_reg[24]_i_1__2 
       (.CI(\low_add_reg[20]_i_1__2_n_0 ),
        .CO({\low_add_reg[24]_i_1__2_n_0 ,\low_add_reg[24]_i_1__2_n_1 ,\low_add_reg[24]_i_1__2_n_2 ,\low_add_reg[24]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({c096_out,c092_out,c088_out,c084_out}),
        .O(low_add0[24:21]),
        .S({\low_add[24]_i_6_n_0 ,\low_add[24]_i_7_n_0 ,\low_add[24]_i_8_n_0 ,\low_add[24]_i_9_n_0 }));
  FDRE \low_add_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[25]),
        .Q(\low_add_reg[25]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[26]),
        .Q(\low_add_reg[26]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[27]),
        .Q(\low_add_reg[27]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[28]),
        .Q(\low_add_reg[28]_0 ),
        .R(1'b0));
  CARRY4 \low_add_reg[28]_i_1__2 
       (.CI(\low_add_reg[24]_i_1__2_n_0 ),
        .CO({\low_add_reg[28]_i_1__2_n_0 ,\low_add_reg[28]_i_1__2_n_1 ,\low_add_reg[28]_i_1__2_n_2 ,\low_add_reg[28]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({c0112_out,c0108_out,c0104_out,c0100_out}),
        .O(low_add0[28:25]),
        .S({\low_add[28]_i_6_n_0 ,\low_add[28]_i_7_n_0 ,\low_add[28]_i_8_n_0 ,\low_add[28]_i_9_n_0 }));
  FDRE \low_add_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[29]),
        .Q(\low_add_reg[29]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_103_[0] ),
        .Q(low_add[2]),
        .R(1'b0));
  FDRE \low_add_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[30]),
        .Q(\low_add_reg[30]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[31]),
        .Q(low_add[31]),
        .R(1'b0));
  FDRE \low_add_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[32]),
        .Q(low_add[32]),
        .R(1'b0));
  CARRY4 \low_add_reg[32]_i_1__2 
       (.CI(\low_add_reg[28]_i_1__2_n_0 ),
        .CO({low_add0[32],\NLW_low_add_reg[32]_i_1__2_CO_UNCONNECTED [2],\low_add_reg[32]_i_1__2_n_2 ,\low_add_reg[32]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,c0124_out__0,c0120_out,c0116_out}),
        .O({\NLW_low_add_reg[32]_i_1__2_O_UNCONNECTED [3],low_add0[31:29]}),
        .S({1'b1,\low_add[32]_i_5_n_0 ,\low_add[32]_i_6_n_0 ,\low_add[32]_i_7_n_0 }));
  FDRE \low_add_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_102_[0] ),
        .Q(low_add[3]),
        .R(1'b0));
  FDRE \low_add_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_101_[0] ),
        .Q(low_add[4]),
        .R(1'b0));
  FDRE \low_add_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_100_[0] ),
        .Q(low_add[5]),
        .R(1'b0));
  FDRE \low_add_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_99_[0] ),
        .Q(low_add[6]),
        .R(1'b0));
  FDRE \low_add_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_98_[0] ),
        .Q(low_add[7]),
        .R(1'b0));
  FDRE \low_add_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_97_[0] ),
        .Q(low_add[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \m_delay_reg[0]_i_10__11 
       (.I0(\genblk1[1].imul [4]),
        .I1(\genblk1[1].imul [2]),
        .I2(C[0]),
        .I3(\genblk1[1].imul [1]),
        .I4(\genblk1[1].imul [3]),
        .I5(\genblk1[1].imul [5]),
        .O(\m_delay_reg[0]_i_10__11_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \m_delay_reg[0]_i_1__11 
       (.I0(\genblk1[1].imul [8]),
        .I1(\genblk1[1].imul [6]),
        .I2(\m_delay_reg[0]_i_10__11_n_0 ),
        .I3(\genblk1[1].imul [7]),
        .O(\D_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h5565)) 
    \m_delay_reg[0]_i_2__11 
       (.I0(\genblk1[1].imul [8]),
        .I1(\genblk1[1].imul [6]),
        .I2(\m_delay_reg[0]_i_10__11_n_0 ),
        .I3(\genblk1[1].imul [7]),
        .O(B[7]));
  LUT3 #(
    .INIT(8'h4B)) 
    \m_delay_reg[0]_i_3__11 
       (.I0(\genblk1[1].imul [6]),
        .I1(\m_delay_reg[0]_i_10__11_n_0 ),
        .I2(\genblk1[1].imul [7]),
        .O(B[6]));
  LUT2 #(
    .INIT(4'h9)) 
    \m_delay_reg[0]_i_4__11 
       (.I0(\m_delay_reg[0]_i_10__11_n_0 ),
        .I1(\genblk1[1].imul [6]),
        .O(B[5]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \m_delay_reg[0]_i_5__11 
       (.I0(\genblk1[1].imul [4]),
        .I1(\genblk1[1].imul [2]),
        .I2(C[0]),
        .I3(\genblk1[1].imul [1]),
        .I4(\genblk1[1].imul [3]),
        .I5(\genblk1[1].imul [5]),
        .O(B[4]));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \m_delay_reg[0]_i_6__11 
       (.I0(\genblk1[1].imul [3]),
        .I1(\genblk1[1].imul [1]),
        .I2(C[0]),
        .I3(\genblk1[1].imul [2]),
        .I4(\genblk1[1].imul [4]),
        .O(B[3]));
  LUT4 #(
    .INIT(16'h01FE)) 
    \m_delay_reg[0]_i_7__11 
       (.I0(\genblk1[1].imul [2]),
        .I1(C[0]),
        .I2(\genblk1[1].imul [1]),
        .I3(\genblk1[1].imul [3]),
        .O(B[2]));
  LUT3 #(
    .INIT(8'h1E)) 
    \m_delay_reg[0]_i_8__11 
       (.I0(\genblk1[1].imul [1]),
        .I1(C[0]),
        .I2(\genblk1[1].imul [2]),
        .O(B[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \m_delay_reg[0]_i_9__11 
       (.I0(C[0]),
        .I1(\genblk1[1].imul [1]),
        .O(B[0]));
endmodule

(* ORIG_REF_NAME = "intmul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_intmul_48
   (\low_add_reg[30]_0 ,
    \low_add_reg[29]_0 ,
    \low_add_reg[28]_0 ,
    \low_add_reg[27]_0 ,
    \low_add_reg[26]_0 ,
    \low_add_reg[25]_0 ,
    \low_add_reg[24]_0 ,
    \low_add_reg[23]_0 ,
    \low_add_reg[22]_0 ,
    \low_add_reg[21]_0 ,
    \low_add_reg[20]_0 ,
    \low_add_reg[19]_0 ,
    \low_add_reg[18]_0 ,
    \low_add_reg[17]_0 ,
    P,
    \D_reg[8]_0 ,
    B,
    Q,
    clk,
    w,
    b);
  output \low_add_reg[30]_0 ;
  output \low_add_reg[29]_0 ;
  output \low_add_reg[28]_0 ;
  output \low_add_reg[27]_0 ;
  output \low_add_reg[26]_0 ;
  output \low_add_reg[25]_0 ;
  output \low_add_reg[24]_0 ;
  output \low_add_reg[23]_0 ;
  output \low_add_reg[22]_0 ;
  output \low_add_reg[21]_0 ;
  output \low_add_reg[20]_0 ;
  output \low_add_reg[19]_0 ;
  output \low_add_reg[18]_0 ;
  output \low_add_reg[17]_0 ;
  output [7:0]P;
  output \D_reg[8]_0 ;
  output [8:0]B;
  output [32:0]Q;
  input clk;
  input [31:0]w;
  input [31:0]b;

  wire [8:0]B;
  wire [31:0]D2;
  wire \D[34]_i_2_n_0 ;
  wire \D[38]_i_3_n_0 ;
  wire \D[38]_i_4_n_0 ;
  wire \D[38]_i_5_n_0 ;
  wire \D[38]_i_6_n_0 ;
  wire \D[42]_i_3_n_0 ;
  wire \D[42]_i_4_n_0 ;
  wire \D[42]_i_5_n_0 ;
  wire \D[42]_i_6_n_0 ;
  wire \D[46]_i_3_n_0 ;
  wire \D[46]_i_4_n_0 ;
  wire \D[46]_i_5_n_0 ;
  wire \D[46]_i_6_n_0 ;
  wire \D[50]_i_3_n_0 ;
  wire \D[50]_i_4_n_0 ;
  wire \D[50]_i_5_n_0 ;
  wire \D[50]_i_6_n_0 ;
  wire \D[54]_i_3_n_0 ;
  wire \D[54]_i_4_n_0 ;
  wire \D[54]_i_5_n_0 ;
  wire \D[54]_i_6_n_0 ;
  wire \D[58]_i_3_n_0 ;
  wire \D[58]_i_4_n_0 ;
  wire \D[58]_i_5_n_0 ;
  wire \D[58]_i_6_n_0 ;
  wire \D[62]_i_3_n_0 ;
  wire \D[62]_i_4_n_0 ;
  wire \D_reg[34]_i_1_n_0 ;
  wire \D_reg[34]_i_1_n_1 ;
  wire \D_reg[34]_i_1_n_2 ;
  wire \D_reg[34]_i_1_n_3 ;
  wire \D_reg[34]_i_1_n_4 ;
  wire \D_reg[34]_i_1_n_5 ;
  wire \D_reg[34]_i_1_n_6 ;
  wire \D_reg[34]_i_1_n_7 ;
  wire \D_reg[38]_i_1_n_0 ;
  wire \D_reg[38]_i_1_n_1 ;
  wire \D_reg[38]_i_1_n_2 ;
  wire \D_reg[38]_i_1_n_3 ;
  wire \D_reg[38]_i_1_n_4 ;
  wire \D_reg[38]_i_1_n_5 ;
  wire \D_reg[38]_i_1_n_6 ;
  wire \D_reg[38]_i_1_n_7 ;
  wire \D_reg[38]_i_2_n_0 ;
  wire \D_reg[38]_i_2_n_1 ;
  wire \D_reg[38]_i_2_n_2 ;
  wire \D_reg[38]_i_2_n_3 ;
  wire \D_reg[42]_i_1_n_0 ;
  wire \D_reg[42]_i_1_n_1 ;
  wire \D_reg[42]_i_1_n_2 ;
  wire \D_reg[42]_i_1_n_3 ;
  wire \D_reg[42]_i_1_n_4 ;
  wire \D_reg[42]_i_1_n_5 ;
  wire \D_reg[42]_i_1_n_6 ;
  wire \D_reg[42]_i_1_n_7 ;
  wire \D_reg[42]_i_2_n_0 ;
  wire \D_reg[42]_i_2_n_1 ;
  wire \D_reg[42]_i_2_n_2 ;
  wire \D_reg[42]_i_2_n_3 ;
  wire \D_reg[46]_i_1_n_0 ;
  wire \D_reg[46]_i_1_n_1 ;
  wire \D_reg[46]_i_1_n_2 ;
  wire \D_reg[46]_i_1_n_3 ;
  wire \D_reg[46]_i_1_n_4 ;
  wire \D_reg[46]_i_1_n_5 ;
  wire \D_reg[46]_i_1_n_6 ;
  wire \D_reg[46]_i_1_n_7 ;
  wire \D_reg[46]_i_2_n_0 ;
  wire \D_reg[46]_i_2_n_1 ;
  wire \D_reg[46]_i_2_n_2 ;
  wire \D_reg[46]_i_2_n_3 ;
  wire \D_reg[50]_i_1_n_0 ;
  wire \D_reg[50]_i_1_n_1 ;
  wire \D_reg[50]_i_1_n_2 ;
  wire \D_reg[50]_i_1_n_3 ;
  wire \D_reg[50]_i_1_n_4 ;
  wire \D_reg[50]_i_1_n_5 ;
  wire \D_reg[50]_i_1_n_6 ;
  wire \D_reg[50]_i_1_n_7 ;
  wire \D_reg[50]_i_2_n_0 ;
  wire \D_reg[50]_i_2_n_1 ;
  wire \D_reg[50]_i_2_n_2 ;
  wire \D_reg[50]_i_2_n_3 ;
  wire \D_reg[54]_i_1_n_0 ;
  wire \D_reg[54]_i_1_n_1 ;
  wire \D_reg[54]_i_1_n_2 ;
  wire \D_reg[54]_i_1_n_3 ;
  wire \D_reg[54]_i_1_n_4 ;
  wire \D_reg[54]_i_1_n_5 ;
  wire \D_reg[54]_i_1_n_6 ;
  wire \D_reg[54]_i_1_n_7 ;
  wire \D_reg[54]_i_2_n_0 ;
  wire \D_reg[54]_i_2_n_1 ;
  wire \D_reg[54]_i_2_n_2 ;
  wire \D_reg[54]_i_2_n_3 ;
  wire \D_reg[58]_i_1_n_0 ;
  wire \D_reg[58]_i_1_n_1 ;
  wire \D_reg[58]_i_1_n_2 ;
  wire \D_reg[58]_i_1_n_3 ;
  wire \D_reg[58]_i_1_n_4 ;
  wire \D_reg[58]_i_1_n_5 ;
  wire \D_reg[58]_i_1_n_6 ;
  wire \D_reg[58]_i_1_n_7 ;
  wire \D_reg[58]_i_2_n_0 ;
  wire \D_reg[58]_i_2_n_1 ;
  wire \D_reg[58]_i_2_n_2 ;
  wire \D_reg[58]_i_2_n_3 ;
  wire \D_reg[62]_i_1_n_0 ;
  wire \D_reg[62]_i_1_n_1 ;
  wire \D_reg[62]_i_1_n_2 ;
  wire \D_reg[62]_i_1_n_3 ;
  wire \D_reg[62]_i_1_n_4 ;
  wire \D_reg[62]_i_1_n_5 ;
  wire \D_reg[62]_i_1_n_6 ;
  wire \D_reg[62]_i_1_n_7 ;
  wire \D_reg[62]_i_2_n_0 ;
  wire \D_reg[62]_i_2_n_1 ;
  wire \D_reg[62]_i_2_n_2 ;
  wire \D_reg[62]_i_2_n_3 ;
  wire \D_reg[63]_i_1_n_7 ;
  wire \D_reg[63]_i_2_n_1 ;
  wire \D_reg[63]_i_2_n_2 ;
  wire \D_reg[63]_i_2_n_3 ;
  wire \D_reg[8]_0 ;
  wire \D_reg_n_0_[1] ;
  wire \D_reg_n_0_[2] ;
  wire \D_reg_n_0_[3] ;
  wire \D_reg_n_0_[4] ;
  wire \D_reg_n_0_[5] ;
  wire \D_reg_n_0_[6] ;
  wire \D_reg_n_0_[7] ;
  wire [7:0]P;
  wire [32:0]Q;
  wire [31:0]b;
  wire [0:0]c0100_out;
  wire [0:0]c0104_out;
  wire [0:0]c0108_out;
  wire [0:0]c0112_out;
  wire [0:0]c0116_out;
  wire [0:0]c0120_out;
  wire [1:1]c0124_out;
  wire [0:0]c0124_out__0;
  wire [1:0]c0128_out;
  wire [1:0]c0132_out;
  wire [1:0]c0136_out;
  wire [1:0]c0140_out;
  wire [1:0]c0144_out;
  wire [1:0]c0148_out;
  wire [1:0]c0152_out;
  wire [1:0]c0156_out;
  wire [1:0]c0160_out;
  wire [1:0]c0164_out;
  wire [1:0]c0168_out;
  wire [1:0]c0172_out;
  wire [1:0]c0176_out;
  wire [1:0]c0180_out;
  wire [1:0]c0184_out;
  wire [1:0]c0188_out;
  wire [1:0]c0192_out;
  wire [1:0]c0196_out;
  wire [1:0]c0200_out;
  wire [1:0]c0204_out;
  wire [1:0]c0208_out;
  wire [1:0]c0212_out;
  wire [1:0]c0216_out;
  wire [1:0]c0220_out;
  wire [1:0]c0224_out;
  wire [0:0]c068_out;
  wire [0:0]c072_out;
  wire [0:0]c076_out;
  wire [0:0]c080_out;
  wire [0:0]c084_out;
  wire [0:0]c088_out;
  wire [0:0]c092_out;
  wire [0:0]c096_out;
  wire clk;
  wire \genblk3[0].genblk1[0].p_product_reg_n_100_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_101_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_102_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_103_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_104_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_105_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_65_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_66_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_67_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_68_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_69_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_70_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_71_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_72_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_73_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_74_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_75_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_76_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_77_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_78_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_79_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_80_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_81_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_97_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_98_[0] ;
  wire \genblk3[0].genblk1[0].p_product_reg_n_99_[0] ;
  wire \genblk3[0].genblk1[1].p_product_reg_n_105_[1] ;
  wire \genblk3[1].genblk1[0].p_product_reg_n_105_[2] ;
  wire \genblk3[1].genblk1[1].p_product_reg_n_105_[3] ;
  wire \genblk3[1].genblk1[1].p_product_reg_n_83_[3] ;
  wire \genblk3[1].genblk1[1].p_product_reg_n_84_[3] ;
  wire \genblk3[1].genblk1[1].p_product_reg_n_85_[3] ;
  wire \genblk3[1].genblk1[1].p_product_reg_n_86_[3] ;
  wire \genblk3[1].genblk1[1].p_product_reg_n_87_[3] ;
  wire \genblk3[1].genblk1[1].p_product_reg_n_88_[3] ;
  wire \genblk3[1].genblk1[1].p_product_reg_n_89_[3] ;
  wire [31:0]\high_reg[0]_23 ;
  wire [25:0]\high_reg[1]_22 ;
  wire [8:8]imul;
  wire [32:0]low_add;
  wire [32:17]low_add0;
  wire \low_add[20]_i_5_n_0 ;
  wire \low_add[20]_i_6_n_0 ;
  wire \low_add[20]_i_7_n_0 ;
  wire \low_add[24]_i_6_n_0 ;
  wire \low_add[24]_i_7_n_0 ;
  wire \low_add[24]_i_8_n_0 ;
  wire \low_add[24]_i_9_n_0 ;
  wire \low_add[28]_i_6_n_0 ;
  wire \low_add[28]_i_7_n_0 ;
  wire \low_add[28]_i_8_n_0 ;
  wire \low_add[28]_i_9_n_0 ;
  wire \low_add[32]_i_5_n_0 ;
  wire \low_add[32]_i_6_n_0 ;
  wire \low_add[32]_i_7_n_0 ;
  wire \low_add_reg[17]_0 ;
  wire \low_add_reg[18]_0 ;
  wire \low_add_reg[19]_0 ;
  wire \low_add_reg[20]_0 ;
  wire \low_add_reg[20]_i_1_n_0 ;
  wire \low_add_reg[20]_i_1_n_1 ;
  wire \low_add_reg[20]_i_1_n_2 ;
  wire \low_add_reg[20]_i_1_n_3 ;
  wire \low_add_reg[21]_0 ;
  wire \low_add_reg[22]_0 ;
  wire \low_add_reg[23]_0 ;
  wire \low_add_reg[24]_0 ;
  wire \low_add_reg[24]_i_1_n_0 ;
  wire \low_add_reg[24]_i_1_n_1 ;
  wire \low_add_reg[24]_i_1_n_2 ;
  wire \low_add_reg[24]_i_1_n_3 ;
  wire \low_add_reg[25]_0 ;
  wire \low_add_reg[26]_0 ;
  wire \low_add_reg[27]_0 ;
  wire \low_add_reg[28]_0 ;
  wire \low_add_reg[28]_i_1_n_0 ;
  wire \low_add_reg[28]_i_1_n_1 ;
  wire \low_add_reg[28]_i_1_n_2 ;
  wire \low_add_reg[28]_i_1_n_3 ;
  wire \low_add_reg[29]_0 ;
  wire \low_add_reg[30]_0 ;
  wire \low_add_reg[32]_i_1_n_2 ;
  wire \low_add_reg[32]_i_1_n_3 ;
  wire \m_delay_reg[0]_i_10_n_0 ;
  wire p_0_in101_in;
  wire p_0_in102_in;
  wire p_0_in105_in;
  wire p_0_in106_in;
  wire p_0_in109_in;
  wire p_0_in110_in;
  wire p_0_in113_in;
  wire p_0_in114_in;
  wire p_0_in117_in;
  wire p_0_in118_in;
  wire p_0_in121_in;
  wire p_0_in122_in;
  wire p_0_in125_in;
  wire p_0_in126_in;
  wire p_0_in129_in;
  wire p_0_in130_in;
  wire p_0_in133_in;
  wire p_0_in134_in;
  wire p_0_in137_in;
  wire p_0_in138_in;
  wire p_0_in141_in;
  wire p_0_in142_in;
  wire p_0_in145_in;
  wire p_0_in146_in;
  wire p_0_in149_in;
  wire p_0_in150_in;
  wire p_0_in153_in;
  wire p_0_in154_in;
  wire p_0_in157_in;
  wire p_0_in158_in;
  wire p_0_in161_in;
  wire p_0_in162_in;
  wire p_0_in165_in;
  wire p_0_in166_in;
  wire p_0_in169_in;
  wire p_0_in170_in;
  wire p_0_in173_in;
  wire p_0_in174_in;
  wire p_0_in177_in;
  wire p_0_in178_in;
  wire p_0_in181_in;
  wire p_0_in182_in;
  wire p_0_in185_in;
  wire p_0_in186_in;
  wire p_0_in189_in;
  wire p_0_in190_in;
  wire p_0_in194_in;
  wire p_0_in198_in;
  wire p_0_in202_in;
  wire p_0_in206_in;
  wire p_0_in210_in;
  wire p_0_in214_in;
  wire p_0_in218_in;
  wire p_0_in221_in;
  wire p_0_in66_in;
  wire p_0_in69_in;
  wire p_0_in70_in;
  wire p_0_in73_in;
  wire p_0_in74_in;
  wire p_0_in77_in;
  wire p_0_in78_in;
  wire p_0_in81_in;
  wire p_0_in82_in;
  wire p_0_in85_in;
  wire p_0_in86_in;
  wire p_0_in89_in;
  wire p_0_in90_in;
  wire p_0_in94_in;
  wire p_0_in97_in;
  wire p_0_in98_in;
  wire p_1_in167_in;
  wire p_1_in171_in;
  wire p_1_in175_in;
  wire p_1_in179_in;
  wire p_1_in183_in;
  wire p_1_in187_in;
  wire p_1_in191_in;
  wire p_1_in195_in;
  wire p_1_in199_in;
  wire p_1_in203_in;
  wire p_1_in207_in;
  wire p_1_in211_in;
  wire p_1_in215_in;
  wire p_1_in219_in;
  wire [31:0]w;
  wire [3:0]\NLW_D_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_D_reg[63]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_D_reg[63]_i_2_CO_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[0].p_product_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_genblk3[0].genblk1[0].p_product_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_genblk3[0].genblk1[0].p_product_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:41]\NLW_genblk3[0].genblk1[0].p_product_reg[0]_P_UNCONNECTED ;
  wire [47:0]\NLW_genblk3[0].genblk1[0].p_product_reg[0]_PCOUT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_OVERFLOW_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_genblk3[0].genblk1[1].p_product_reg[1]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_genblk3[0].genblk1[1].p_product_reg[1]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_genblk3[0].genblk1[1].p_product_reg[1]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYOUT_UNCONNECTED ;
  wire [47:39]\NLW_genblk3[0].genblk1[1].p_product_reg[1]_P_UNCONNECTED ;
  wire [47:0]\NLW_genblk3[0].genblk1[1].p_product_reg[1]_PCOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_OVERFLOW_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[0].p_product_reg[2]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_genblk3[1].genblk1[0].p_product_reg[2]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_genblk3[1].genblk1[0].p_product_reg[2]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYOUT_UNCONNECTED ;
  wire [47:25]\NLW_genblk3[1].genblk1[0].p_product_reg[2]_P_UNCONNECTED ;
  wire [47:0]\NLW_genblk3[1].genblk1[0].p_product_reg[2]_PCOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_OVERFLOW_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_genblk3[1].genblk1[1].p_product_reg[3]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_genblk3[1].genblk1[1].p_product_reg[3]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_genblk3[1].genblk1[1].p_product_reg[3]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYOUT_UNCONNECTED ;
  wire [47:23]\NLW_genblk3[1].genblk1[1].p_product_reg[3]_P_UNCONNECTED ;
  wire [47:0]\NLW_genblk3[1].genblk1[1].p_product_reg[3]_PCOUT_UNCONNECTED ;
  wire [2:2]\NLW_low_add_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_low_add_reg[32]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \D[34]_i_2 
       (.I0(D2[0]),
        .I1(low_add[32]),
        .O(\D[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[38]_i_3 
       (.I0(\high_reg[0]_23 [3]),
        .I1(\high_reg[1]_22 [3]),
        .O(\D[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[38]_i_4 
       (.I0(\high_reg[0]_23 [2]),
        .I1(\high_reg[1]_22 [2]),
        .O(\D[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[38]_i_5 
       (.I0(\high_reg[0]_23 [1]),
        .I1(\high_reg[1]_22 [1]),
        .O(\D[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[38]_i_6 
       (.I0(\high_reg[0]_23 [0]),
        .I1(\high_reg[1]_22 [0]),
        .O(\D[38]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[42]_i_3 
       (.I0(\high_reg[0]_23 [7]),
        .I1(\high_reg[1]_22 [7]),
        .O(\D[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[42]_i_4 
       (.I0(\high_reg[0]_23 [6]),
        .I1(\high_reg[1]_22 [6]),
        .O(\D[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[42]_i_5 
       (.I0(\high_reg[0]_23 [5]),
        .I1(\high_reg[1]_22 [5]),
        .O(\D[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[42]_i_6 
       (.I0(\high_reg[0]_23 [4]),
        .I1(\high_reg[1]_22 [4]),
        .O(\D[42]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[46]_i_3 
       (.I0(\high_reg[0]_23 [11]),
        .I1(\high_reg[1]_22 [11]),
        .O(\D[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[46]_i_4 
       (.I0(\high_reg[0]_23 [10]),
        .I1(\high_reg[1]_22 [10]),
        .O(\D[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[46]_i_5 
       (.I0(\high_reg[0]_23 [9]),
        .I1(\high_reg[1]_22 [9]),
        .O(\D[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[46]_i_6 
       (.I0(\high_reg[0]_23 [8]),
        .I1(\high_reg[1]_22 [8]),
        .O(\D[46]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[50]_i_3 
       (.I0(\high_reg[0]_23 [15]),
        .I1(\high_reg[1]_22 [15]),
        .O(\D[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[50]_i_4 
       (.I0(\high_reg[0]_23 [14]),
        .I1(\high_reg[1]_22 [14]),
        .O(\D[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[50]_i_5 
       (.I0(\high_reg[0]_23 [13]),
        .I1(\high_reg[1]_22 [13]),
        .O(\D[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[50]_i_6 
       (.I0(\high_reg[0]_23 [12]),
        .I1(\high_reg[1]_22 [12]),
        .O(\D[50]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[54]_i_3 
       (.I0(\high_reg[0]_23 [19]),
        .I1(\high_reg[1]_22 [19]),
        .O(\D[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[54]_i_4 
       (.I0(\high_reg[0]_23 [18]),
        .I1(\high_reg[1]_22 [18]),
        .O(\D[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[54]_i_5 
       (.I0(\high_reg[0]_23 [17]),
        .I1(\high_reg[1]_22 [17]),
        .O(\D[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[54]_i_6 
       (.I0(\high_reg[0]_23 [16]),
        .I1(\high_reg[1]_22 [16]),
        .O(\D[54]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[58]_i_3 
       (.I0(\high_reg[0]_23 [23]),
        .I1(\high_reg[1]_22 [23]),
        .O(\D[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[58]_i_4 
       (.I0(\high_reg[0]_23 [22]),
        .I1(\high_reg[1]_22 [22]),
        .O(\D[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[58]_i_5 
       (.I0(\high_reg[0]_23 [21]),
        .I1(\high_reg[1]_22 [21]),
        .O(\D[58]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[58]_i_6 
       (.I0(\high_reg[0]_23 [20]),
        .I1(\high_reg[1]_22 [20]),
        .O(\D[58]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[62]_i_3 
       (.I0(\high_reg[0]_23 [25]),
        .I1(\high_reg[1]_22 [25]),
        .O(\D[62]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \D[62]_i_4 
       (.I0(\high_reg[0]_23 [24]),
        .I1(\high_reg[1]_22 [24]),
        .O(\D[62]_i_4_n_0 ));
  FDRE \D_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[0]),
        .Q(B[0]),
        .R(1'b0));
  FDRE \D_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[1]),
        .Q(\D_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \D_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[2]),
        .Q(\D_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \D_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[34]_i_1_n_7 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \D_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[34]_i_1_n_6 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \D_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[34]_i_1_n_5 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \D_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[34]_i_1_n_4 ),
        .Q(Q[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[34]_i_1 
       (.CI(1'b0),
        .CO({\D_reg[34]_i_1_n_0 ,\D_reg[34]_i_1_n_1 ,\D_reg[34]_i_1_n_2 ,\D_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,D2[0],1'b0}),
        .O({\D_reg[34]_i_1_n_4 ,\D_reg[34]_i_1_n_5 ,\D_reg[34]_i_1_n_6 ,\D_reg[34]_i_1_n_7 }),
        .S({D2[2:1],\D[34]_i_2_n_0 ,low_add[31]}));
  FDRE \D_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[38]_i_1_n_7 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \D_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[38]_i_1_n_6 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \D_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[38]_i_1_n_5 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \D_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[38]_i_1_n_4 ),
        .Q(Q[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[38]_i_1 
       (.CI(\D_reg[34]_i_1_n_0 ),
        .CO({\D_reg[38]_i_1_n_0 ,\D_reg[38]_i_1_n_1 ,\D_reg[38]_i_1_n_2 ,\D_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\D_reg[38]_i_1_n_4 ,\D_reg[38]_i_1_n_5 ,\D_reg[38]_i_1_n_6 ,\D_reg[38]_i_1_n_7 }),
        .S(D2[6:3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[38]_i_2 
       (.CI(1'b0),
        .CO({\D_reg[38]_i_2_n_0 ,\D_reg[38]_i_2_n_1 ,\D_reg[38]_i_2_n_2 ,\D_reg[38]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_23 [3:0]),
        .O(D2[3:0]),
        .S({\D[38]_i_3_n_0 ,\D[38]_i_4_n_0 ,\D[38]_i_5_n_0 ,\D[38]_i_6_n_0 }));
  FDRE \D_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[42]_i_1_n_7 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \D_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[3]),
        .Q(\D_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \D_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[42]_i_1_n_6 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \D_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[42]_i_1_n_5 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \D_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[42]_i_1_n_4 ),
        .Q(Q[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[42]_i_1 
       (.CI(\D_reg[38]_i_1_n_0 ),
        .CO({\D_reg[42]_i_1_n_0 ,\D_reg[42]_i_1_n_1 ,\D_reg[42]_i_1_n_2 ,\D_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\D_reg[42]_i_1_n_4 ,\D_reg[42]_i_1_n_5 ,\D_reg[42]_i_1_n_6 ,\D_reg[42]_i_1_n_7 }),
        .S(D2[10:7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[42]_i_2 
       (.CI(\D_reg[38]_i_2_n_0 ),
        .CO({\D_reg[42]_i_2_n_0 ,\D_reg[42]_i_2_n_1 ,\D_reg[42]_i_2_n_2 ,\D_reg[42]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_23 [7:4]),
        .O(D2[7:4]),
        .S({\D[42]_i_3_n_0 ,\D[42]_i_4_n_0 ,\D[42]_i_5_n_0 ,\D[42]_i_6_n_0 }));
  FDRE \D_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[46]_i_1_n_7 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \D_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[46]_i_1_n_6 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \D_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[46]_i_1_n_5 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \D_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[46]_i_1_n_4 ),
        .Q(Q[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[46]_i_1 
       (.CI(\D_reg[42]_i_1_n_0 ),
        .CO({\D_reg[46]_i_1_n_0 ,\D_reg[46]_i_1_n_1 ,\D_reg[46]_i_1_n_2 ,\D_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\D_reg[46]_i_1_n_4 ,\D_reg[46]_i_1_n_5 ,\D_reg[46]_i_1_n_6 ,\D_reg[46]_i_1_n_7 }),
        .S(D2[14:11]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[46]_i_2 
       (.CI(\D_reg[42]_i_2_n_0 ),
        .CO({\D_reg[46]_i_2_n_0 ,\D_reg[46]_i_2_n_1 ,\D_reg[46]_i_2_n_2 ,\D_reg[46]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_23 [11:8]),
        .O(D2[11:8]),
        .S({\D[46]_i_3_n_0 ,\D[46]_i_4_n_0 ,\D[46]_i_5_n_0 ,\D[46]_i_6_n_0 }));
  FDRE \D_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[50]_i_1_n_7 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \D_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[50]_i_1_n_6 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \D_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[50]_i_1_n_5 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \D_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[4]),
        .Q(\D_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \D_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[50]_i_1_n_4 ),
        .Q(Q[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[50]_i_1 
       (.CI(\D_reg[46]_i_1_n_0 ),
        .CO({\D_reg[50]_i_1_n_0 ,\D_reg[50]_i_1_n_1 ,\D_reg[50]_i_1_n_2 ,\D_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\D_reg[50]_i_1_n_4 ,\D_reg[50]_i_1_n_5 ,\D_reg[50]_i_1_n_6 ,\D_reg[50]_i_1_n_7 }),
        .S(D2[18:15]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[50]_i_2 
       (.CI(\D_reg[46]_i_2_n_0 ),
        .CO({\D_reg[50]_i_2_n_0 ,\D_reg[50]_i_2_n_1 ,\D_reg[50]_i_2_n_2 ,\D_reg[50]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_23 [15:12]),
        .O(D2[15:12]),
        .S({\D[50]_i_3_n_0 ,\D[50]_i_4_n_0 ,\D[50]_i_5_n_0 ,\D[50]_i_6_n_0 }));
  FDRE \D_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[54]_i_1_n_7 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \D_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[54]_i_1_n_6 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \D_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[54]_i_1_n_5 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \D_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[54]_i_1_n_4 ),
        .Q(Q[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[54]_i_1 
       (.CI(\D_reg[50]_i_1_n_0 ),
        .CO({\D_reg[54]_i_1_n_0 ,\D_reg[54]_i_1_n_1 ,\D_reg[54]_i_1_n_2 ,\D_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\D_reg[54]_i_1_n_4 ,\D_reg[54]_i_1_n_5 ,\D_reg[54]_i_1_n_6 ,\D_reg[54]_i_1_n_7 }),
        .S(D2[22:19]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[54]_i_2 
       (.CI(\D_reg[50]_i_2_n_0 ),
        .CO({\D_reg[54]_i_2_n_0 ,\D_reg[54]_i_2_n_1 ,\D_reg[54]_i_2_n_2 ,\D_reg[54]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_23 [19:16]),
        .O(D2[19:16]),
        .S({\D[54]_i_3_n_0 ,\D[54]_i_4_n_0 ,\D[54]_i_5_n_0 ,\D[54]_i_6_n_0 }));
  FDRE \D_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[58]_i_1_n_7 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \D_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[58]_i_1_n_6 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \D_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[58]_i_1_n_5 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \D_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[58]_i_1_n_4 ),
        .Q(Q[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[58]_i_1 
       (.CI(\D_reg[54]_i_1_n_0 ),
        .CO({\D_reg[58]_i_1_n_0 ,\D_reg[58]_i_1_n_1 ,\D_reg[58]_i_1_n_2 ,\D_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\D_reg[58]_i_1_n_4 ,\D_reg[58]_i_1_n_5 ,\D_reg[58]_i_1_n_6 ,\D_reg[58]_i_1_n_7 }),
        .S(D2[26:23]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[58]_i_2 
       (.CI(\D_reg[54]_i_2_n_0 ),
        .CO({\D_reg[58]_i_2_n_0 ,\D_reg[58]_i_2_n_1 ,\D_reg[58]_i_2_n_2 ,\D_reg[58]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_23 [23:20]),
        .O(D2[23:20]),
        .S({\D[58]_i_3_n_0 ,\D[58]_i_4_n_0 ,\D[58]_i_5_n_0 ,\D[58]_i_6_n_0 }));
  FDRE \D_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[62]_i_1_n_7 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \D_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[5]),
        .Q(\D_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \D_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[62]_i_1_n_6 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \D_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[62]_i_1_n_5 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \D_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[62]_i_1_n_4 ),
        .Q(Q[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[62]_i_1 
       (.CI(\D_reg[58]_i_1_n_0 ),
        .CO({\D_reg[62]_i_1_n_0 ,\D_reg[62]_i_1_n_1 ,\D_reg[62]_i_1_n_2 ,\D_reg[62]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\D_reg[62]_i_1_n_4 ,\D_reg[62]_i_1_n_5 ,\D_reg[62]_i_1_n_6 ,\D_reg[62]_i_1_n_7 }),
        .S(D2[30:27]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[62]_i_2 
       (.CI(\D_reg[58]_i_2_n_0 ),
        .CO({\D_reg[62]_i_2_n_0 ,\D_reg[62]_i_2_n_1 ,\D_reg[62]_i_2_n_2 ,\D_reg[62]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\high_reg[0]_23 [27:24]),
        .O(D2[27:24]),
        .S({\high_reg[0]_23 [27:26],\D[62]_i_3_n_0 ,\D[62]_i_4_n_0 }));
  FDRE \D_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(\D_reg[63]_i_1_n_7 ),
        .Q(Q[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[63]_i_1 
       (.CI(\D_reg[62]_i_1_n_0 ),
        .CO(\NLW_D_reg[63]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_D_reg[63]_i_1_O_UNCONNECTED [3:1],\D_reg[63]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,D2[31]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \D_reg[63]_i_2 
       (.CI(\D_reg[62]_i_2_n_0 ),
        .CO({\NLW_D_reg[63]_i_2_CO_UNCONNECTED [3],\D_reg[63]_i_2_n_1 ,\D_reg[63]_i_2_n_2 ,\D_reg[63]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\high_reg[0]_23 [30:28]}),
        .O(D2[31:28]),
        .S(\high_reg[0]_23 [31:28]));
  FDRE \D_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[6]),
        .Q(\D_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \D_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[7]),
        .Q(\D_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \D_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add[8]),
        .Q(imul),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_csa_tree_6to3_59 cs0
       (.D({c0224_out[0],c0220_out[0],c0216_out[0],c0212_out[0],c0208_out[0],c0204_out[0],c0200_out[0],c0196_out[0],c0192_out[0],c0188_out[0],c0184_out[0],c0180_out[0],c0176_out[0],c0172_out[0],c0168_out[0],c0164_out[0],c0160_out[0],c0156_out[0],c0152_out[0],c0148_out[0],c0144_out[0],c0140_out[0],c0136_out[0],c0132_out[0],c0128_out[0]}),
        .P({p_0_in218_in,p_0_in214_in,p_0_in210_in,p_0_in206_in,p_0_in202_in,p_0_in198_in,p_0_in194_in,p_0_in190_in,p_0_in186_in,p_0_in182_in,p_0_in178_in,p_0_in174_in,p_0_in170_in,p_0_in166_in,p_0_in162_in,p_0_in158_in,p_0_in154_in,p_0_in150_in,p_0_in146_in,p_0_in142_in,p_0_in138_in,p_0_in134_in,p_0_in130_in,p_0_in126_in,p_0_in122_in}),
        .\genblk3[1].genblk1[1].p_product_reg[3] ({c0224_out[1],c0220_out[1],c0216_out[1],c0212_out[1],c0208_out[1],c0204_out[1],c0200_out[1],c0196_out[1],c0192_out[1],c0188_out[1],c0184_out[1],c0180_out[1],c0176_out[1],c0172_out[1],c0168_out[1],c0164_out[1],c0160_out[1],c0156_out[1],c0152_out[1],c0148_out[1],c0144_out[1],c0140_out[1],c0136_out[1],c0132_out[1],c0128_out[1]}),
        .\high_reg[0][17] ({p_0_in189_in,p_0_in185_in,p_0_in181_in,p_0_in177_in,p_0_in173_in,p_0_in169_in,p_0_in165_in,p_0_in161_in,p_0_in157_in,p_0_in153_in,p_0_in149_in,p_0_in145_in,p_0_in141_in,p_0_in137_in,p_0_in133_in,p_0_in129_in,p_0_in125_in,p_0_in121_in}),
        .\high_reg[1][25] ({p_0_in221_in,p_1_in219_in,p_1_in215_in,p_1_in211_in,p_1_in207_in,p_1_in203_in,p_1_in199_in,p_1_in195_in,p_1_in191_in,p_1_in187_in,p_1_in183_in,p_1_in179_in,p_1_in175_in,p_1_in171_in,p_1_in167_in,\genblk3[1].genblk1[1].p_product_reg_n_105_[3] }),
        .\high_reg[1][9] ({\genblk3[0].genblk1[0].p_product_reg_n_65_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_66_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_67_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_68_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_69_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_70_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_71_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_72_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_73_[0] }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \genblk3[0].genblk1[0].p_product_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b[23:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,w[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_genblk3[0].genblk1[0].p_product_reg[0]_P_UNCONNECTED [47:41],\genblk3[0].genblk1[0].p_product_reg_n_65_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_66_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_67_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_68_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_69_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_70_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_71_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_72_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_73_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_74_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_75_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_76_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_77_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_78_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_79_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_80_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_81_[0] ,p_0_in90_in,p_0_in86_in,p_0_in82_in,p_0_in78_in,p_0_in74_in,p_0_in70_in,p_0_in66_in,P,\genblk3[0].genblk1[0].p_product_reg_n_97_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_98_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_99_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_100_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_101_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_102_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_103_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_104_[0] ,\genblk3[0].genblk1[0].p_product_reg_n_105_[0] }),
        .PATTERNBDETECT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_genblk3[0].genblk1[0].p_product_reg[0]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \genblk3[0].genblk1[1].p_product_reg[1] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b[23:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,w[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_genblk3[0].genblk1[1].p_product_reg[1]_P_UNCONNECTED [47:39],p_0_in218_in,p_0_in214_in,p_0_in210_in,p_0_in206_in,p_0_in202_in,p_0_in198_in,p_0_in194_in,p_0_in190_in,p_0_in186_in,p_0_in182_in,p_0_in178_in,p_0_in174_in,p_0_in170_in,p_0_in166_in,p_0_in162_in,p_0_in158_in,p_0_in154_in,p_0_in150_in,p_0_in146_in,p_0_in142_in,p_0_in138_in,p_0_in134_in,p_0_in130_in,p_0_in126_in,p_0_in122_in,p_0_in118_in,p_0_in114_in,p_0_in110_in,p_0_in106_in,p_0_in102_in,p_0_in98_in,p_0_in94_in,p_0_in89_in,p_0_in85_in,p_0_in81_in,p_0_in77_in,p_0_in73_in,p_0_in69_in,\genblk3[0].genblk1[1].p_product_reg_n_105_[1] }),
        .PATTERNBDETECT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_genblk3[0].genblk1[1].p_product_reg[1]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \genblk3[1].genblk1[0].p_product_reg[2] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,w[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b[31:24]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_genblk3[1].genblk1[0].p_product_reg[2]_P_UNCONNECTED [47:25],p_0_in189_in,p_0_in185_in,p_0_in181_in,p_0_in177_in,p_0_in173_in,p_0_in169_in,p_0_in165_in,p_0_in161_in,p_0_in157_in,p_0_in153_in,p_0_in149_in,p_0_in145_in,p_0_in141_in,p_0_in137_in,p_0_in133_in,p_0_in129_in,p_0_in125_in,p_0_in121_in,p_0_in117_in,p_0_in113_in,p_0_in109_in,p_0_in105_in,p_0_in101_in,p_0_in97_in,\genblk3[1].genblk1[0].p_product_reg_n_105_[2] }),
        .PATTERNBDETECT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_genblk3[1].genblk1[0].p_product_reg[2]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \genblk3[1].genblk1[1].p_product_reg[3] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,w[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b[31:24]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_genblk3[1].genblk1[1].p_product_reg[3]_P_UNCONNECTED [47:23],\genblk3[1].genblk1[1].p_product_reg_n_83_[3] ,\genblk3[1].genblk1[1].p_product_reg_n_84_[3] ,\genblk3[1].genblk1[1].p_product_reg_n_85_[3] ,\genblk3[1].genblk1[1].p_product_reg_n_86_[3] ,\genblk3[1].genblk1[1].p_product_reg_n_87_[3] ,\genblk3[1].genblk1[1].p_product_reg_n_88_[3] ,\genblk3[1].genblk1[1].p_product_reg_n_89_[3] ,p_0_in221_in,p_1_in219_in,p_1_in215_in,p_1_in211_in,p_1_in207_in,p_1_in203_in,p_1_in199_in,p_1_in195_in,p_1_in191_in,p_1_in187_in,p_1_in183_in,p_1_in179_in,p_1_in175_in,p_1_in171_in,p_1_in167_in,\genblk3[1].genblk1[1].p_product_reg_n_105_[3] }),
        .PATTERNBDETECT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_genblk3[1].genblk1[1].p_product_reg[3]_UNDERFLOW_UNCONNECTED ));
  LUT5 #(
    .INIT(32'hF6606060)) 
    \high[1][0]_i_1 
       (.I0(p_0_in121_in),
        .I1(p_0_in122_in),
        .I2(\genblk3[0].genblk1[0].p_product_reg_n_74_[0] ),
        .I3(p_0_in118_in),
        .I4(p_0_in117_in),
        .O(c0124_out));
  FDRE \high_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(c0128_out[0]),
        .Q(\high_reg[0]_23 [0]),
        .R(1'b0));
  FDRE \high_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(c0168_out[0]),
        .Q(\high_reg[0]_23 [10]),
        .R(1'b0));
  FDRE \high_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(c0172_out[0]),
        .Q(\high_reg[0]_23 [11]),
        .R(1'b0));
  FDRE \high_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(c0176_out[0]),
        .Q(\high_reg[0]_23 [12]),
        .R(1'b0));
  FDRE \high_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(c0180_out[0]),
        .Q(\high_reg[0]_23 [13]),
        .R(1'b0));
  FDRE \high_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(c0184_out[0]),
        .Q(\high_reg[0]_23 [14]),
        .R(1'b0));
  FDRE \high_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(c0188_out[0]),
        .Q(\high_reg[0]_23 [15]),
        .R(1'b0));
  FDRE \high_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(c0192_out[0]),
        .Q(\high_reg[0]_23 [16]),
        .R(1'b0));
  FDRE \high_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(c0196_out[0]),
        .Q(\high_reg[0]_23 [17]),
        .R(1'b0));
  FDRE \high_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(c0200_out[0]),
        .Q(\high_reg[0]_23 [18]),
        .R(1'b0));
  FDRE \high_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(c0204_out[0]),
        .Q(\high_reg[0]_23 [19]),
        .R(1'b0));
  FDRE \high_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(c0132_out[0]),
        .Q(\high_reg[0]_23 [1]),
        .R(1'b0));
  FDRE \high_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(c0208_out[0]),
        .Q(\high_reg[0]_23 [20]),
        .R(1'b0));
  FDRE \high_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(c0212_out[0]),
        .Q(\high_reg[0]_23 [21]),
        .R(1'b0));
  FDRE \high_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(c0216_out[0]),
        .Q(\high_reg[0]_23 [22]),
        .R(1'b0));
  FDRE \high_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(c0220_out[0]),
        .Q(\high_reg[0]_23 [23]),
        .R(1'b0));
  FDRE \high_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(c0224_out[0]),
        .Q(\high_reg[0]_23 [24]),
        .R(1'b0));
  FDRE \high_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[1].genblk1[1].p_product_reg_n_89_[3] ),
        .Q(\high_reg[0]_23 [25]),
        .R(1'b0));
  FDRE \high_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[1].genblk1[1].p_product_reg_n_88_[3] ),
        .Q(\high_reg[0]_23 [26]),
        .R(1'b0));
  FDRE \high_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[1].genblk1[1].p_product_reg_n_87_[3] ),
        .Q(\high_reg[0]_23 [27]),
        .R(1'b0));
  FDRE \high_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[1].genblk1[1].p_product_reg_n_86_[3] ),
        .Q(\high_reg[0]_23 [28]),
        .R(1'b0));
  FDRE \high_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[1].genblk1[1].p_product_reg_n_85_[3] ),
        .Q(\high_reg[0]_23 [29]),
        .R(1'b0));
  FDRE \high_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(c0136_out[0]),
        .Q(\high_reg[0]_23 [2]),
        .R(1'b0));
  FDRE \high_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[1].genblk1[1].p_product_reg_n_84_[3] ),
        .Q(\high_reg[0]_23 [30]),
        .R(1'b0));
  FDRE \high_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[1].genblk1[1].p_product_reg_n_83_[3] ),
        .Q(\high_reg[0]_23 [31]),
        .R(1'b0));
  FDRE \high_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(c0140_out[0]),
        .Q(\high_reg[0]_23 [3]),
        .R(1'b0));
  FDRE \high_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(c0144_out[0]),
        .Q(\high_reg[0]_23 [4]),
        .R(1'b0));
  FDRE \high_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(c0148_out[0]),
        .Q(\high_reg[0]_23 [5]),
        .R(1'b0));
  FDRE \high_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(c0152_out[0]),
        .Q(\high_reg[0]_23 [6]),
        .R(1'b0));
  FDRE \high_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(c0156_out[0]),
        .Q(\high_reg[0]_23 [7]),
        .R(1'b0));
  FDRE \high_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(c0160_out[0]),
        .Q(\high_reg[0]_23 [8]),
        .R(1'b0));
  FDRE \high_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(c0164_out[0]),
        .Q(\high_reg[0]_23 [9]),
        .R(1'b0));
  FDRE \high_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(c0124_out),
        .Q(\high_reg[1]_22 [0]),
        .R(1'b0));
  FDRE \high_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(c0164_out[1]),
        .Q(\high_reg[1]_22 [10]),
        .R(1'b0));
  FDRE \high_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(c0168_out[1]),
        .Q(\high_reg[1]_22 [11]),
        .R(1'b0));
  FDRE \high_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(c0172_out[1]),
        .Q(\high_reg[1]_22 [12]),
        .R(1'b0));
  FDRE \high_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(c0176_out[1]),
        .Q(\high_reg[1]_22 [13]),
        .R(1'b0));
  FDRE \high_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(c0180_out[1]),
        .Q(\high_reg[1]_22 [14]),
        .R(1'b0));
  FDRE \high_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(c0184_out[1]),
        .Q(\high_reg[1]_22 [15]),
        .R(1'b0));
  FDRE \high_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(c0188_out[1]),
        .Q(\high_reg[1]_22 [16]),
        .R(1'b0));
  FDRE \high_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .D(c0192_out[1]),
        .Q(\high_reg[1]_22 [17]),
        .R(1'b0));
  FDRE \high_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .D(c0196_out[1]),
        .Q(\high_reg[1]_22 [18]),
        .R(1'b0));
  FDRE \high_reg[1][19] 
       (.C(clk),
        .CE(1'b1),
        .D(c0200_out[1]),
        .Q(\high_reg[1]_22 [19]),
        .R(1'b0));
  FDRE \high_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(c0128_out[1]),
        .Q(\high_reg[1]_22 [1]),
        .R(1'b0));
  FDRE \high_reg[1][20] 
       (.C(clk),
        .CE(1'b1),
        .D(c0204_out[1]),
        .Q(\high_reg[1]_22 [20]),
        .R(1'b0));
  FDRE \high_reg[1][21] 
       (.C(clk),
        .CE(1'b1),
        .D(c0208_out[1]),
        .Q(\high_reg[1]_22 [21]),
        .R(1'b0));
  FDRE \high_reg[1][22] 
       (.C(clk),
        .CE(1'b1),
        .D(c0212_out[1]),
        .Q(\high_reg[1]_22 [22]),
        .R(1'b0));
  FDRE \high_reg[1][23] 
       (.C(clk),
        .CE(1'b1),
        .D(c0216_out[1]),
        .Q(\high_reg[1]_22 [23]),
        .R(1'b0));
  FDRE \high_reg[1][24] 
       (.C(clk),
        .CE(1'b1),
        .D(c0220_out[1]),
        .Q(\high_reg[1]_22 [24]),
        .R(1'b0));
  FDRE \high_reg[1][25] 
       (.C(clk),
        .CE(1'b1),
        .D(c0224_out[1]),
        .Q(\high_reg[1]_22 [25]),
        .R(1'b0));
  FDRE \high_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(c0132_out[1]),
        .Q(\high_reg[1]_22 [2]),
        .R(1'b0));
  FDRE \high_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(c0136_out[1]),
        .Q(\high_reg[1]_22 [3]),
        .R(1'b0));
  FDRE \high_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(c0140_out[1]),
        .Q(\high_reg[1]_22 [4]),
        .R(1'b0));
  FDRE \high_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(c0144_out[1]),
        .Q(\high_reg[1]_22 [5]),
        .R(1'b0));
  FDRE \high_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(c0148_out[1]),
        .Q(\high_reg[1]_22 [6]),
        .R(1'b0));
  FDRE \high_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(c0152_out[1]),
        .Q(\high_reg[1]_22 [7]),
        .R(1'b0));
  FDRE \high_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(c0156_out[1]),
        .Q(\high_reg[1]_22 [8]),
        .R(1'b0));
  FDRE \high_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(c0160_out[1]),
        .Q(\high_reg[1]_22 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[20]_i_2 
       (.I0(p_0_in78_in),
        .I1(p_0_in77_in),
        .O(c080_out));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[20]_i_3 
       (.I0(p_0_in74_in),
        .I1(p_0_in73_in),
        .O(c076_out));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[20]_i_4 
       (.I0(p_0_in70_in),
        .I1(p_0_in69_in),
        .O(c072_out));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[20]_i_5 
       (.I0(p_0_in77_in),
        .I1(p_0_in78_in),
        .I2(p_0_in74_in),
        .I3(p_0_in73_in),
        .O(\low_add[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[20]_i_6 
       (.I0(p_0_in73_in),
        .I1(p_0_in74_in),
        .I2(p_0_in70_in),
        .I3(p_0_in69_in),
        .O(\low_add[20]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[20]_i_7 
       (.I0(p_0_in69_in),
        .I1(p_0_in70_in),
        .I2(p_0_in66_in),
        .I3(\genblk3[0].genblk1[1].p_product_reg_n_105_[1] ),
        .O(\low_add[20]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[20]_i_8 
       (.I0(p_0_in66_in),
        .I1(\genblk3[0].genblk1[1].p_product_reg_n_105_[1] ),
        .O(c068_out));
  LUT3 #(
    .INIT(8'h96)) 
    \low_add[24]_i_2 
       (.I0(\genblk3[0].genblk1[0].p_product_reg_n_81_[0] ),
        .I1(\genblk3[1].genblk1[0].p_product_reg_n_105_[2] ),
        .I2(p_0_in94_in),
        .O(c096_out));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[24]_i_3 
       (.I0(p_0_in90_in),
        .I1(p_0_in89_in),
        .O(c092_out));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[24]_i_4 
       (.I0(p_0_in86_in),
        .I1(p_0_in85_in),
        .O(c088_out));
  LUT2 #(
    .INIT(4'h6)) 
    \low_add[24]_i_5 
       (.I0(p_0_in82_in),
        .I1(p_0_in81_in),
        .O(c084_out));
  LUT5 #(
    .INIT(32'h69969696)) 
    \low_add[24]_i_6 
       (.I0(p_0_in94_in),
        .I1(\genblk3[1].genblk1[0].p_product_reg_n_105_[2] ),
        .I2(\genblk3[0].genblk1[0].p_product_reg_n_81_[0] ),
        .I3(p_0_in90_in),
        .I4(p_0_in89_in),
        .O(\low_add[24]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[24]_i_7 
       (.I0(p_0_in89_in),
        .I1(p_0_in90_in),
        .I2(p_0_in86_in),
        .I3(p_0_in85_in),
        .O(\low_add[24]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[24]_i_8 
       (.I0(p_0_in85_in),
        .I1(p_0_in86_in),
        .I2(p_0_in82_in),
        .I3(p_0_in81_in),
        .O(\low_add[24]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \low_add[24]_i_9 
       (.I0(p_0_in81_in),
        .I1(p_0_in82_in),
        .I2(p_0_in78_in),
        .I3(p_0_in77_in),
        .O(\low_add[24]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[28]_i_2 
       (.I0(p_0_in106_in),
        .I1(p_0_in105_in),
        .I2(p_0_in110_in),
        .I3(p_0_in109_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_77_[0] ),
        .O(c0112_out));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[28]_i_3 
       (.I0(p_0_in102_in),
        .I1(p_0_in101_in),
        .I2(p_0_in106_in),
        .I3(p_0_in105_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_78_[0] ),
        .O(c0108_out));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[28]_i_4 
       (.I0(p_0_in98_in),
        .I1(p_0_in97_in),
        .I2(p_0_in102_in),
        .I3(p_0_in101_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_79_[0] ),
        .O(c0104_out));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[28]_i_5 
       (.I0(p_0_in94_in),
        .I1(\genblk3[1].genblk1[0].p_product_reg_n_105_[2] ),
        .I2(p_0_in98_in),
        .I3(p_0_in97_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_80_[0] ),
        .O(c0100_out));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[28]_i_6 
       (.I0(c0112_out),
        .I1(p_0_in101_in),
        .I2(p_0_in102_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_78_[0] ),
        .I4(p_0_in106_in),
        .I5(p_0_in105_in),
        .O(\low_add[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[28]_i_7 
       (.I0(c0108_out),
        .I1(p_0_in97_in),
        .I2(p_0_in98_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_79_[0] ),
        .I4(p_0_in102_in),
        .I5(p_0_in101_in),
        .O(\low_add[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[28]_i_8 
       (.I0(c0104_out),
        .I1(\genblk3[1].genblk1[0].p_product_reg_n_105_[2] ),
        .I2(p_0_in94_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_80_[0] ),
        .I4(p_0_in98_in),
        .I5(p_0_in97_in),
        .O(\low_add[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \low_add[28]_i_9 
       (.I0(\genblk3[0].genblk1[0].p_product_reg_n_80_[0] ),
        .I1(p_0_in97_in),
        .I2(p_0_in98_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_81_[0] ),
        .I4(p_0_in94_in),
        .I5(\genblk3[1].genblk1[0].p_product_reg_n_105_[2] ),
        .O(\low_add[28]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[32]_i_2 
       (.I0(p_0_in118_in),
        .I1(p_0_in117_in),
        .I2(p_0_in122_in),
        .I3(p_0_in121_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_74_[0] ),
        .O(c0124_out__0));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[32]_i_3 
       (.I0(p_0_in114_in),
        .I1(p_0_in113_in),
        .I2(p_0_in118_in),
        .I3(p_0_in117_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_75_[0] ),
        .O(c0120_out));
  LUT5 #(
    .INIT(32'h78878778)) 
    \low_add[32]_i_4 
       (.I0(p_0_in110_in),
        .I1(p_0_in109_in),
        .I2(p_0_in114_in),
        .I3(p_0_in113_in),
        .I4(\genblk3[0].genblk1[0].p_product_reg_n_76_[0] ),
        .O(c0116_out));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[32]_i_5 
       (.I0(c0124_out__0),
        .I1(p_0_in113_in),
        .I2(p_0_in114_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_75_[0] ),
        .I4(p_0_in118_in),
        .I5(p_0_in117_in),
        .O(\low_add[32]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[32]_i_6 
       (.I0(c0120_out),
        .I1(p_0_in109_in),
        .I2(p_0_in110_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_76_[0] ),
        .I4(p_0_in114_in),
        .I5(p_0_in113_in),
        .O(\low_add[32]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA556A556A6AAA)) 
    \low_add[32]_i_7 
       (.I0(c0116_out),
        .I1(p_0_in105_in),
        .I2(p_0_in106_in),
        .I3(\genblk3[0].genblk1[0].p_product_reg_n_77_[0] ),
        .I4(p_0_in110_in),
        .I5(p_0_in109_in),
        .O(\low_add[32]_i_7_n_0 ));
  FDRE \low_add_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_105_[0] ),
        .Q(low_add[0]),
        .R(1'b0));
  FDRE \low_add_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[17]),
        .Q(\low_add_reg[17]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[18]),
        .Q(\low_add_reg[18]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[19]),
        .Q(\low_add_reg[19]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_104_[0] ),
        .Q(low_add[1]),
        .R(1'b0));
  FDRE \low_add_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[20]),
        .Q(\low_add_reg[20]_0 ),
        .R(1'b0));
  CARRY4 \low_add_reg[20]_i_1 
       (.CI(1'b0),
        .CO({\low_add_reg[20]_i_1_n_0 ,\low_add_reg[20]_i_1_n_1 ,\low_add_reg[20]_i_1_n_2 ,\low_add_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({c080_out,c076_out,c072_out,1'b0}),
        .O(low_add0[20:17]),
        .S({\low_add[20]_i_5_n_0 ,\low_add[20]_i_6_n_0 ,\low_add[20]_i_7_n_0 ,c068_out}));
  FDRE \low_add_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[21]),
        .Q(\low_add_reg[21]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[22]),
        .Q(\low_add_reg[22]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[23]),
        .Q(\low_add_reg[23]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[24]),
        .Q(\low_add_reg[24]_0 ),
        .R(1'b0));
  CARRY4 \low_add_reg[24]_i_1 
       (.CI(\low_add_reg[20]_i_1_n_0 ),
        .CO({\low_add_reg[24]_i_1_n_0 ,\low_add_reg[24]_i_1_n_1 ,\low_add_reg[24]_i_1_n_2 ,\low_add_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({c096_out,c092_out,c088_out,c084_out}),
        .O(low_add0[24:21]),
        .S({\low_add[24]_i_6_n_0 ,\low_add[24]_i_7_n_0 ,\low_add[24]_i_8_n_0 ,\low_add[24]_i_9_n_0 }));
  FDRE \low_add_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[25]),
        .Q(\low_add_reg[25]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[26]),
        .Q(\low_add_reg[26]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[27]),
        .Q(\low_add_reg[27]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[28]),
        .Q(\low_add_reg[28]_0 ),
        .R(1'b0));
  CARRY4 \low_add_reg[28]_i_1 
       (.CI(\low_add_reg[24]_i_1_n_0 ),
        .CO({\low_add_reg[28]_i_1_n_0 ,\low_add_reg[28]_i_1_n_1 ,\low_add_reg[28]_i_1_n_2 ,\low_add_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({c0112_out,c0108_out,c0104_out,c0100_out}),
        .O(low_add0[28:25]),
        .S({\low_add[28]_i_6_n_0 ,\low_add[28]_i_7_n_0 ,\low_add[28]_i_8_n_0 ,\low_add[28]_i_9_n_0 }));
  FDRE \low_add_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[29]),
        .Q(\low_add_reg[29]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_103_[0] ),
        .Q(low_add[2]),
        .R(1'b0));
  FDRE \low_add_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[30]),
        .Q(\low_add_reg[30]_0 ),
        .R(1'b0));
  FDRE \low_add_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[31]),
        .Q(low_add[31]),
        .R(1'b0));
  FDRE \low_add_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(low_add0[32]),
        .Q(low_add[32]),
        .R(1'b0));
  CARRY4 \low_add_reg[32]_i_1 
       (.CI(\low_add_reg[28]_i_1_n_0 ),
        .CO({low_add0[32],\NLW_low_add_reg[32]_i_1_CO_UNCONNECTED [2],\low_add_reg[32]_i_1_n_2 ,\low_add_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,c0124_out__0,c0120_out,c0116_out}),
        .O({\NLW_low_add_reg[32]_i_1_O_UNCONNECTED [3],low_add0[31:29]}),
        .S({1'b1,\low_add[32]_i_5_n_0 ,\low_add[32]_i_6_n_0 ,\low_add[32]_i_7_n_0 }));
  FDRE \low_add_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_102_[0] ),
        .Q(low_add[3]),
        .R(1'b0));
  FDRE \low_add_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_101_[0] ),
        .Q(low_add[4]),
        .R(1'b0));
  FDRE \low_add_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_100_[0] ),
        .Q(low_add[5]),
        .R(1'b0));
  FDRE \low_add_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_99_[0] ),
        .Q(low_add[6]),
        .R(1'b0));
  FDRE \low_add_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_98_[0] ),
        .Q(low_add[7]),
        .R(1'b0));
  FDRE \low_add_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\genblk3[0].genblk1[0].p_product_reg_n_97_[0] ),
        .Q(low_add[8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \m_delay_reg[0]_i_1 
       (.I0(imul),
        .I1(\D_reg_n_0_[6] ),
        .I2(\m_delay_reg[0]_i_10_n_0 ),
        .I3(\D_reg_n_0_[7] ),
        .O(\D_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \m_delay_reg[0]_i_10 
       (.I0(\D_reg_n_0_[4] ),
        .I1(\D_reg_n_0_[2] ),
        .I2(B[0]),
        .I3(\D_reg_n_0_[1] ),
        .I4(\D_reg_n_0_[3] ),
        .I5(\D_reg_n_0_[5] ),
        .O(\m_delay_reg[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h5565)) 
    \m_delay_reg[0]_i_2 
       (.I0(imul),
        .I1(\D_reg_n_0_[6] ),
        .I2(\m_delay_reg[0]_i_10_n_0 ),
        .I3(\D_reg_n_0_[7] ),
        .O(B[8]));
  LUT3 #(
    .INIT(8'h4B)) 
    \m_delay_reg[0]_i_3 
       (.I0(\D_reg_n_0_[6] ),
        .I1(\m_delay_reg[0]_i_10_n_0 ),
        .I2(\D_reg_n_0_[7] ),
        .O(B[7]));
  LUT2 #(
    .INIT(4'h9)) 
    \m_delay_reg[0]_i_4 
       (.I0(\m_delay_reg[0]_i_10_n_0 ),
        .I1(\D_reg_n_0_[6] ),
        .O(B[6]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \m_delay_reg[0]_i_5 
       (.I0(\D_reg_n_0_[4] ),
        .I1(\D_reg_n_0_[2] ),
        .I2(B[0]),
        .I3(\D_reg_n_0_[1] ),
        .I4(\D_reg_n_0_[3] ),
        .I5(\D_reg_n_0_[5] ),
        .O(B[5]));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \m_delay_reg[0]_i_6 
       (.I0(\D_reg_n_0_[3] ),
        .I1(\D_reg_n_0_[1] ),
        .I2(B[0]),
        .I3(\D_reg_n_0_[2] ),
        .I4(\D_reg_n_0_[4] ),
        .O(B[4]));
  LUT4 #(
    .INIT(16'h01FE)) 
    \m_delay_reg[0]_i_7 
       (.I0(\D_reg_n_0_[2] ),
        .I1(B[0]),
        .I2(\D_reg_n_0_[1] ),
        .I3(\D_reg_n_0_[3] ),
        .O(B[3]));
  LUT3 #(
    .INIT(8'h1E)) 
    \m_delay_reg[0]_i_8 
       (.I0(\D_reg_n_0_[1] ),
        .I1(B[0]),
        .I2(\D_reg_n_0_[2] ),
        .O(B[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \m_delay_reg[0]_i_9 
       (.I0(B[0]),
        .I1(\D_reg_n_0_[1] ),
        .O(B[1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modadd
   (D,
    Q,
    \DELAY_BLOCK[12].shift_array_reg[13][3] ,
    \DELAY_BLOCK[12].shift_array_reg[13][7] ,
    \DELAY_BLOCK[12].shift_array_reg[13][11] ,
    \DELAY_BLOCK[12].shift_array_reg[13][15] ,
    \DELAY_BLOCK[12].shift_array_reg[13][19] ,
    \DELAY_BLOCK[12].shift_array_reg[13][23] ,
    \DELAY_BLOCK[12].shift_array_reg[13][27] ,
    \DELAY_BLOCK[12].shift_array_reg[13][31] ,
    \genblk1[0].q_reg ,
    \genblk8[0].q_reg ,
    \y_reg[3] ,
    \y_reg[11] ,
    \y_reg[15] ,
    \y_reg[19] ,
    \y_reg[23] ,
    \y_reg[27] ,
    \y_reg[31] ,
    \madd_reg_reg[32]_0 ,
    clk,
    DI,
    \madd_reg_reg[31]_0 ,
    \madd_reg_reg[7]_0 ,
    \madd_reg_reg[11]_0 ,
    \madd_reg_reg[15]_0 ,
    \madd_reg_reg[19]_0 ,
    \madd_reg_reg[23]_0 ,
    \madd_reg_reg[27]_0 ,
    \madd_reg_reg[31]_1 );
  output [31:0]D;
  output [31:0]Q;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][3] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][7] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][11] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][15] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][19] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][23] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][27] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][31] ;
  input [18:0]\genblk1[0].q_reg ;
  input [3:0]\genblk8[0].q_reg ;
  input [0:0]\y_reg[3] ;
  input [3:0]\y_reg[11] ;
  input [3:0]\y_reg[15] ;
  input [3:0]\y_reg[19] ;
  input [3:0]\y_reg[23] ;
  input [3:0]\y_reg[27] ;
  input [2:0]\y_reg[31] ;
  input [32:0]\madd_reg_reg[32]_0 ;
  input clk;
  input [3:0]DI;
  input [31:0]\madd_reg_reg[31]_0 ;
  input [3:0]\madd_reg_reg[7]_0 ;
  input [3:0]\madd_reg_reg[11]_0 ;
  input [3:0]\madd_reg_reg[15]_0 ;
  input [3:0]\madd_reg_reg[19]_0 ;
  input [3:0]\madd_reg_reg[23]_0 ;
  input [3:0]\madd_reg_reg[27]_0 ;
  input [3:0]\madd_reg_reg[31]_1 ;

  wire [31:0]D;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][11] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][15] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][19] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][23] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][27] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][31] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][3] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][7] ;
  wire [3:0]DI;
  wire [31:0]Q;
  wire clk;
  wire [18:0]\genblk1[0].q_reg ;
  wire [3:0]\genblk8[0].q_reg ;
  wire [32:1]madd_q;
  wire madd_q_carry__0_i_1__0_n_0;
  wire madd_q_carry__0_i_2__0_n_0;
  wire madd_q_carry__0_i_3__0_n_0;
  wire madd_q_carry__0_i_4__0_n_0;
  wire madd_q_carry__0_n_0;
  wire madd_q_carry__0_n_1;
  wire madd_q_carry__0_n_2;
  wire madd_q_carry__0_n_3;
  wire madd_q_carry__1_i_1_n_0;
  wire madd_q_carry__1_i_2_n_0;
  wire madd_q_carry__1_i_3_n_0;
  wire madd_q_carry__1_i_4_n_0;
  wire madd_q_carry__1_n_0;
  wire madd_q_carry__1_n_1;
  wire madd_q_carry__1_n_2;
  wire madd_q_carry__1_n_3;
  wire madd_q_carry__2_i_1_n_0;
  wire madd_q_carry__2_i_2_n_0;
  wire madd_q_carry__2_i_3_n_0;
  wire madd_q_carry__2_i_4_n_0;
  wire madd_q_carry__2_n_0;
  wire madd_q_carry__2_n_1;
  wire madd_q_carry__2_n_2;
  wire madd_q_carry__2_n_3;
  wire madd_q_carry__3_i_1_n_0;
  wire madd_q_carry__3_i_2_n_0;
  wire madd_q_carry__3_i_3_n_0;
  wire madd_q_carry__3_i_4_n_0;
  wire madd_q_carry__3_n_0;
  wire madd_q_carry__3_n_1;
  wire madd_q_carry__3_n_2;
  wire madd_q_carry__3_n_3;
  wire madd_q_carry__4_i_1_n_0;
  wire madd_q_carry__4_i_2_n_0;
  wire madd_q_carry__4_i_3_n_0;
  wire madd_q_carry__4_i_4_n_0;
  wire madd_q_carry__4_n_0;
  wire madd_q_carry__4_n_1;
  wire madd_q_carry__4_n_2;
  wire madd_q_carry__4_n_3;
  wire madd_q_carry__5_i_1_n_0;
  wire madd_q_carry__5_i_2_n_0;
  wire madd_q_carry__5_i_3_n_0;
  wire madd_q_carry__5_i_4_n_0;
  wire madd_q_carry__5_n_0;
  wire madd_q_carry__5_n_1;
  wire madd_q_carry__5_n_2;
  wire madd_q_carry__5_n_3;
  wire madd_q_carry__6_i_1__0_n_0;
  wire madd_q_carry__6_i_2_n_0;
  wire madd_q_carry__6_i_3_n_0;
  wire madd_q_carry__6_i_4_n_0;
  wire madd_q_carry__6_n_1;
  wire madd_q_carry__6_n_2;
  wire madd_q_carry__6_n_3;
  wire madd_q_carry_i_1__0_n_0;
  wire madd_q_carry_i_2__0_n_0;
  wire madd_q_carry_i_3__0_n_0;
  wire madd_q_carry_i_4__0_n_0;
  wire madd_q_carry_n_0;
  wire madd_q_carry_n_1;
  wire madd_q_carry_n_2;
  wire madd_q_carry_n_3;
  wire [3:0]\madd_reg_reg[11]_0 ;
  wire [3:0]\madd_reg_reg[15]_0 ;
  wire [3:0]\madd_reg_reg[19]_0 ;
  wire [3:0]\madd_reg_reg[23]_0 ;
  wire [3:0]\madd_reg_reg[27]_0 ;
  wire [31:0]\madd_reg_reg[31]_0 ;
  wire [3:0]\madd_reg_reg[31]_1 ;
  wire [32:0]\madd_reg_reg[32]_0 ;
  wire [3:0]\madd_reg_reg[7]_0 ;
  wire \madd_reg_reg_n_0_[0] ;
  wire \madd_reg_reg_n_0_[10] ;
  wire \madd_reg_reg_n_0_[11] ;
  wire \madd_reg_reg_n_0_[12] ;
  wire \madd_reg_reg_n_0_[13] ;
  wire \madd_reg_reg_n_0_[14] ;
  wire \madd_reg_reg_n_0_[15] ;
  wire \madd_reg_reg_n_0_[16] ;
  wire \madd_reg_reg_n_0_[17] ;
  wire \madd_reg_reg_n_0_[18] ;
  wire \madd_reg_reg_n_0_[19] ;
  wire \madd_reg_reg_n_0_[1] ;
  wire \madd_reg_reg_n_0_[20] ;
  wire \madd_reg_reg_n_0_[21] ;
  wire \madd_reg_reg_n_0_[22] ;
  wire \madd_reg_reg_n_0_[23] ;
  wire \madd_reg_reg_n_0_[24] ;
  wire \madd_reg_reg_n_0_[25] ;
  wire \madd_reg_reg_n_0_[26] ;
  wire \madd_reg_reg_n_0_[27] ;
  wire \madd_reg_reg_n_0_[28] ;
  wire \madd_reg_reg_n_0_[29] ;
  wire \madd_reg_reg_n_0_[2] ;
  wire \madd_reg_reg_n_0_[30] ;
  wire \madd_reg_reg_n_0_[31] ;
  wire \madd_reg_reg_n_0_[32] ;
  wire \madd_reg_reg_n_0_[3] ;
  wire \madd_reg_reg_n_0_[4] ;
  wire \madd_reg_reg_n_0_[5] ;
  wire \madd_reg_reg_n_0_[6] ;
  wire \madd_reg_reg_n_0_[7] ;
  wire \madd_reg_reg_n_0_[8] ;
  wire \madd_reg_reg_n_0_[9] ;
  wire [31:1]madd_res;
  wire \madd_res_reg[0]_i_1__0_n_0 ;
  wire [3:0]\y_reg[11] ;
  wire \y_reg[11]_i_1__1_n_0 ;
  wire \y_reg[11]_i_1__1_n_1 ;
  wire \y_reg[11]_i_1__1_n_2 ;
  wire \y_reg[11]_i_1__1_n_3 ;
  wire [3:0]\y_reg[15] ;
  wire \y_reg[15]_i_1__1_n_0 ;
  wire \y_reg[15]_i_1__1_n_1 ;
  wire \y_reg[15]_i_1__1_n_2 ;
  wire \y_reg[15]_i_1__1_n_3 ;
  wire [3:0]\y_reg[19] ;
  wire \y_reg[19]_i_1__1_n_0 ;
  wire \y_reg[19]_i_1__1_n_1 ;
  wire \y_reg[19]_i_1__1_n_2 ;
  wire \y_reg[19]_i_1__1_n_3 ;
  wire [3:0]\y_reg[23] ;
  wire \y_reg[23]_i_1__1_n_0 ;
  wire \y_reg[23]_i_1__1_n_1 ;
  wire \y_reg[23]_i_1__1_n_2 ;
  wire \y_reg[23]_i_1__1_n_3 ;
  wire [3:0]\y_reg[27] ;
  wire \y_reg[27]_i_1__1_n_0 ;
  wire \y_reg[27]_i_1__1_n_1 ;
  wire \y_reg[27]_i_1__1_n_2 ;
  wire \y_reg[27]_i_1__1_n_3 ;
  wire [2:0]\y_reg[31] ;
  wire \y_reg[31]_i_1__1_n_2 ;
  wire \y_reg[31]_i_1__1_n_3 ;
  wire [0:0]\y_reg[3] ;
  wire \y_reg[3]_i_1__1_n_0 ;
  wire \y_reg[3]_i_1__1_n_1 ;
  wire \y_reg[3]_i_1__1_n_2 ;
  wire \y_reg[3]_i_1__1_n_3 ;
  wire \y_reg[7]_i_1__1_n_0 ;
  wire \y_reg[7]_i_1__1_n_1 ;
  wire \y_reg[7]_i_1__1_n_2 ;
  wire \y_reg[7]_i_1__1_n_3 ;
  wire [3:3]NLW_madd_q_carry__6_CO_UNCONNECTED;
  wire [2:2]\NLW_y_reg[31]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_y_reg[31]_i_1__1_O_UNCONNECTED ;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 madd_q_carry
       (.CI(1'b0),
        .CO({madd_q_carry_n_0,madd_q_carry_n_1,madd_q_carry_n_2,madd_q_carry_n_3}),
        .CYINIT(\madd_reg_reg_n_0_[0] ),
        .DI({\madd_reg_reg_n_0_[4] ,\madd_reg_reg_n_0_[3] ,\madd_reg_reg_n_0_[2] ,\madd_reg_reg_n_0_[1] }),
        .O(madd_q[4:1]),
        .S({madd_q_carry_i_1__0_n_0,madd_q_carry_i_2__0_n_0,madd_q_carry_i_3__0_n_0,madd_q_carry_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 madd_q_carry__0
       (.CI(madd_q_carry_n_0),
        .CO({madd_q_carry__0_n_0,madd_q_carry__0_n_1,madd_q_carry__0_n_2,madd_q_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\madd_reg_reg_n_0_[8] ,\madd_reg_reg_n_0_[7] ,\madd_reg_reg_n_0_[6] ,\madd_reg_reg_n_0_[5] }),
        .O(madd_q[8:5]),
        .S({madd_q_carry__0_i_1__0_n_0,madd_q_carry__0_i_2__0_n_0,madd_q_carry__0_i_3__0_n_0,madd_q_carry__0_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    madd_q_carry__0_i_1__0
       (.I0(\madd_reg_reg_n_0_[8] ),
        .O(madd_q_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    madd_q_carry__0_i_2__0
       (.I0(\madd_reg_reg_n_0_[7] ),
        .O(madd_q_carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    madd_q_carry__0_i_3__0
       (.I0(\madd_reg_reg_n_0_[6] ),
        .O(madd_q_carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    madd_q_carry__0_i_4__0
       (.I0(\madd_reg_reg_n_0_[5] ),
        .O(madd_q_carry__0_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 madd_q_carry__1
       (.CI(madd_q_carry__0_n_0),
        .CO({madd_q_carry__1_n_0,madd_q_carry__1_n_1,madd_q_carry__1_n_2,madd_q_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\madd_reg_reg_n_0_[12] ,\madd_reg_reg_n_0_[11] ,\madd_reg_reg_n_0_[10] ,\madd_reg_reg_n_0_[9] }),
        .O(madd_q[12:9]),
        .S({madd_q_carry__1_i_1_n_0,madd_q_carry__1_i_2_n_0,madd_q_carry__1_i_3_n_0,madd_q_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__1_i_1
       (.I0(\madd_reg_reg_n_0_[12] ),
        .I1(\genblk1[0].q_reg [3]),
        .O(madd_q_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__1_i_2
       (.I0(\madd_reg_reg_n_0_[11] ),
        .I1(\genblk1[0].q_reg [2]),
        .O(madd_q_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__1_i_3
       (.I0(\madd_reg_reg_n_0_[10] ),
        .I1(\genblk1[0].q_reg [1]),
        .O(madd_q_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__1_i_4
       (.I0(\madd_reg_reg_n_0_[9] ),
        .I1(\genblk1[0].q_reg [0]),
        .O(madd_q_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 madd_q_carry__2
       (.CI(madd_q_carry__1_n_0),
        .CO({madd_q_carry__2_n_0,madd_q_carry__2_n_1,madd_q_carry__2_n_2,madd_q_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\madd_reg_reg_n_0_[16] ,\madd_reg_reg_n_0_[15] ,\madd_reg_reg_n_0_[14] ,\madd_reg_reg_n_0_[13] }),
        .O(madd_q[16:13]),
        .S({madd_q_carry__2_i_1_n_0,madd_q_carry__2_i_2_n_0,madd_q_carry__2_i_3_n_0,madd_q_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__2_i_1
       (.I0(\madd_reg_reg_n_0_[16] ),
        .I1(\genblk8[0].q_reg [0]),
        .O(madd_q_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__2_i_2
       (.I0(\madd_reg_reg_n_0_[15] ),
        .I1(\genblk1[0].q_reg [6]),
        .O(madd_q_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__2_i_3
       (.I0(\madd_reg_reg_n_0_[14] ),
        .I1(\genblk1[0].q_reg [5]),
        .O(madd_q_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__2_i_4
       (.I0(\madd_reg_reg_n_0_[13] ),
        .I1(\genblk1[0].q_reg [4]),
        .O(madd_q_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 madd_q_carry__3
       (.CI(madd_q_carry__2_n_0),
        .CO({madd_q_carry__3_n_0,madd_q_carry__3_n_1,madd_q_carry__3_n_2,madd_q_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\madd_reg_reg_n_0_[20] ,\madd_reg_reg_n_0_[19] ,\madd_reg_reg_n_0_[18] ,\madd_reg_reg_n_0_[17] }),
        .O(madd_q[20:17]),
        .S({madd_q_carry__3_i_1_n_0,madd_q_carry__3_i_2_n_0,madd_q_carry__3_i_3_n_0,madd_q_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__3_i_1
       (.I0(\madd_reg_reg_n_0_[20] ),
        .I1(\genblk1[0].q_reg [7]),
        .O(madd_q_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__3_i_2
       (.I0(\madd_reg_reg_n_0_[19] ),
        .I1(\genblk8[0].q_reg [3]),
        .O(madd_q_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__3_i_3
       (.I0(\madd_reg_reg_n_0_[18] ),
        .I1(\genblk8[0].q_reg [2]),
        .O(madd_q_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__3_i_4
       (.I0(\madd_reg_reg_n_0_[17] ),
        .I1(\genblk8[0].q_reg [1]),
        .O(madd_q_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 madd_q_carry__4
       (.CI(madd_q_carry__3_n_0),
        .CO({madd_q_carry__4_n_0,madd_q_carry__4_n_1,madd_q_carry__4_n_2,madd_q_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\madd_reg_reg_n_0_[24] ,\madd_reg_reg_n_0_[23] ,\madd_reg_reg_n_0_[22] ,\madd_reg_reg_n_0_[21] }),
        .O(madd_q[24:21]),
        .S({madd_q_carry__4_i_1_n_0,madd_q_carry__4_i_2_n_0,madd_q_carry__4_i_3_n_0,madd_q_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__4_i_1
       (.I0(\madd_reg_reg_n_0_[24] ),
        .I1(\genblk1[0].q_reg [11]),
        .O(madd_q_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__4_i_2
       (.I0(\madd_reg_reg_n_0_[23] ),
        .I1(\genblk1[0].q_reg [10]),
        .O(madd_q_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__4_i_3
       (.I0(\madd_reg_reg_n_0_[22] ),
        .I1(\genblk1[0].q_reg [9]),
        .O(madd_q_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__4_i_4
       (.I0(\madd_reg_reg_n_0_[21] ),
        .I1(\genblk1[0].q_reg [8]),
        .O(madd_q_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 madd_q_carry__5
       (.CI(madd_q_carry__4_n_0),
        .CO({madd_q_carry__5_n_0,madd_q_carry__5_n_1,madd_q_carry__5_n_2,madd_q_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\madd_reg_reg_n_0_[28] ,\madd_reg_reg_n_0_[27] ,\madd_reg_reg_n_0_[26] ,\madd_reg_reg_n_0_[25] }),
        .O(madd_q[28:25]),
        .S({madd_q_carry__5_i_1_n_0,madd_q_carry__5_i_2_n_0,madd_q_carry__5_i_3_n_0,madd_q_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__5_i_1
       (.I0(\madd_reg_reg_n_0_[28] ),
        .I1(\genblk1[0].q_reg [15]),
        .O(madd_q_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__5_i_2
       (.I0(\madd_reg_reg_n_0_[27] ),
        .I1(\genblk1[0].q_reg [14]),
        .O(madd_q_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__5_i_3
       (.I0(\madd_reg_reg_n_0_[26] ),
        .I1(\genblk1[0].q_reg [13]),
        .O(madd_q_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__5_i_4
       (.I0(\madd_reg_reg_n_0_[25] ),
        .I1(\genblk1[0].q_reg [12]),
        .O(madd_q_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 madd_q_carry__6
       (.CI(madd_q_carry__5_n_0),
        .CO({NLW_madd_q_carry__6_CO_UNCONNECTED[3],madd_q_carry__6_n_1,madd_q_carry__6_n_2,madd_q_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\madd_reg_reg_n_0_[31] ,\madd_reg_reg_n_0_[30] ,\madd_reg_reg_n_0_[29] }),
        .O(madd_q[32:29]),
        .S({madd_q_carry__6_i_1__0_n_0,madd_q_carry__6_i_2_n_0,madd_q_carry__6_i_3_n_0,madd_q_carry__6_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    madd_q_carry__6_i_1__0
       (.I0(\madd_reg_reg_n_0_[32] ),
        .O(madd_q_carry__6_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__6_i_2
       (.I0(\madd_reg_reg_n_0_[31] ),
        .I1(\genblk1[0].q_reg [18]),
        .O(madd_q_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__6_i_3
       (.I0(\madd_reg_reg_n_0_[30] ),
        .I1(\genblk1[0].q_reg [17]),
        .O(madd_q_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__6_i_4
       (.I0(\madd_reg_reg_n_0_[29] ),
        .I1(\genblk1[0].q_reg [16]),
        .O(madd_q_carry__6_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    madd_q_carry_i_1__0
       (.I0(\madd_reg_reg_n_0_[4] ),
        .O(madd_q_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    madd_q_carry_i_2__0
       (.I0(\madd_reg_reg_n_0_[3] ),
        .O(madd_q_carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    madd_q_carry_i_3__0
       (.I0(\madd_reg_reg_n_0_[2] ),
        .O(madd_q_carry_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    madd_q_carry_i_4__0
       (.I0(\madd_reg_reg_n_0_[1] ),
        .O(madd_q_carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[11]_i_2__0 
       (.I0(\madd_reg_reg[11]_0 [3]),
        .I1(\madd_reg_reg[31]_0 [11]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][11] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[11]_i_3__0 
       (.I0(\madd_reg_reg[11]_0 [2]),
        .I1(\madd_reg_reg[31]_0 [10]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][11] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[11]_i_4__0 
       (.I0(\madd_reg_reg[11]_0 [1]),
        .I1(\madd_reg_reg[31]_0 [9]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][11] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[11]_i_5__0 
       (.I0(\madd_reg_reg[11]_0 [0]),
        .I1(\madd_reg_reg[31]_0 [8]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][11] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[15]_i_2__0 
       (.I0(\madd_reg_reg[15]_0 [3]),
        .I1(\madd_reg_reg[31]_0 [15]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][15] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[15]_i_3__0 
       (.I0(\madd_reg_reg[15]_0 [2]),
        .I1(\madd_reg_reg[31]_0 [14]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][15] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[15]_i_4__0 
       (.I0(\madd_reg_reg[15]_0 [1]),
        .I1(\madd_reg_reg[31]_0 [13]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][15] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[15]_i_5__0 
       (.I0(\madd_reg_reg[15]_0 [0]),
        .I1(\madd_reg_reg[31]_0 [12]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][15] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[19]_i_2__0 
       (.I0(\madd_reg_reg[19]_0 [3]),
        .I1(\madd_reg_reg[31]_0 [19]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][19] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[19]_i_3__0 
       (.I0(\madd_reg_reg[19]_0 [2]),
        .I1(\madd_reg_reg[31]_0 [18]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][19] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[19]_i_4__0 
       (.I0(\madd_reg_reg[19]_0 [1]),
        .I1(\madd_reg_reg[31]_0 [17]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][19] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[19]_i_5__0 
       (.I0(\madd_reg_reg[19]_0 [0]),
        .I1(\madd_reg_reg[31]_0 [16]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][19] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[23]_i_2__0 
       (.I0(\madd_reg_reg[23]_0 [3]),
        .I1(\madd_reg_reg[31]_0 [23]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][23] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[23]_i_3__0 
       (.I0(\madd_reg_reg[23]_0 [2]),
        .I1(\madd_reg_reg[31]_0 [22]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][23] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[23]_i_4__0 
       (.I0(\madd_reg_reg[23]_0 [1]),
        .I1(\madd_reg_reg[31]_0 [21]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][23] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[23]_i_5__0 
       (.I0(\madd_reg_reg[23]_0 [0]),
        .I1(\madd_reg_reg[31]_0 [20]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][23] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[27]_i_2__0 
       (.I0(\madd_reg_reg[27]_0 [3]),
        .I1(\madd_reg_reg[31]_0 [27]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][27] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[27]_i_3__0 
       (.I0(\madd_reg_reg[27]_0 [2]),
        .I1(\madd_reg_reg[31]_0 [26]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][27] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[27]_i_4__0 
       (.I0(\madd_reg_reg[27]_0 [1]),
        .I1(\madd_reg_reg[31]_0 [25]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][27] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[27]_i_5__0 
       (.I0(\madd_reg_reg[27]_0 [0]),
        .I1(\madd_reg_reg[31]_0 [24]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][27] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[31]_i_2__0 
       (.I0(\madd_reg_reg[31]_1 [3]),
        .I1(\madd_reg_reg[31]_0 [31]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[31]_i_3__0 
       (.I0(\madd_reg_reg[31]_1 [2]),
        .I1(\madd_reg_reg[31]_0 [30]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[31]_i_4__0 
       (.I0(\madd_reg_reg[31]_1 [1]),
        .I1(\madd_reg_reg[31]_0 [29]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[31]_i_5__0 
       (.I0(\madd_reg_reg[31]_1 [0]),
        .I1(\madd_reg_reg[31]_0 [28]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[3]_i_2__0 
       (.I0(DI[3]),
        .I1(\madd_reg_reg[31]_0 [3]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][3] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[3]_i_3__0 
       (.I0(DI[2]),
        .I1(\madd_reg_reg[31]_0 [2]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][3] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[3]_i_4__0 
       (.I0(DI[1]),
        .I1(\madd_reg_reg[31]_0 [1]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][3] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[3]_i_5__0 
       (.I0(DI[0]),
        .I1(\madd_reg_reg[31]_0 [0]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][3] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[7]_i_2__0 
       (.I0(\madd_reg_reg[7]_0 [3]),
        .I1(\madd_reg_reg[31]_0 [7]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[7]_i_3__0 
       (.I0(\madd_reg_reg[7]_0 [2]),
        .I1(\madd_reg_reg[31]_0 [6]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[7]_i_4__0 
       (.I0(\madd_reg_reg[7]_0 [1]),
        .I1(\madd_reg_reg[31]_0 [5]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][7] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[7]_i_5__0 
       (.I0(\madd_reg_reg[7]_0 [0]),
        .I1(\madd_reg_reg[31]_0 [4]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][7] [0]));
  FDRE \madd_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [0]),
        .Q(\madd_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \madd_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [10]),
        .Q(\madd_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \madd_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [11]),
        .Q(\madd_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \madd_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [12]),
        .Q(\madd_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \madd_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [13]),
        .Q(\madd_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \madd_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [14]),
        .Q(\madd_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \madd_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [15]),
        .Q(\madd_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \madd_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [16]),
        .Q(\madd_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \madd_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [17]),
        .Q(\madd_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \madd_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [18]),
        .Q(\madd_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \madd_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [19]),
        .Q(\madd_reg_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \madd_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [1]),
        .Q(\madd_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \madd_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [20]),
        .Q(\madd_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \madd_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [21]),
        .Q(\madd_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \madd_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [22]),
        .Q(\madd_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \madd_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [23]),
        .Q(\madd_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \madd_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [24]),
        .Q(\madd_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \madd_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [25]),
        .Q(\madd_reg_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \madd_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [26]),
        .Q(\madd_reg_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \madd_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [27]),
        .Q(\madd_reg_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \madd_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [28]),
        .Q(\madd_reg_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \madd_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [29]),
        .Q(\madd_reg_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \madd_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [2]),
        .Q(\madd_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \madd_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [30]),
        .Q(\madd_reg_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \madd_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [31]),
        .Q(\madd_reg_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \madd_reg_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [32]),
        .Q(\madd_reg_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \madd_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [3]),
        .Q(\madd_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \madd_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [4]),
        .Q(\madd_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \madd_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [5]),
        .Q(\madd_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \madd_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [6]),
        .Q(\madd_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \madd_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [7]),
        .Q(\madd_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \madd_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [8]),
        .Q(\madd_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \madd_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [9]),
        .Q(\madd_reg_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \madd_res_reg[0]_i_1__0 
       (.I0(madd_q[32]),
        .I1(\madd_reg_reg_n_0_[0] ),
        .O(\madd_res_reg[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[10]_i_1__0 
       (.I0(\madd_reg_reg_n_0_[10] ),
        .I1(madd_q[32]),
        .I2(madd_q[10]),
        .O(madd_res[10]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[11]_i_1__0 
       (.I0(\madd_reg_reg_n_0_[11] ),
        .I1(madd_q[32]),
        .I2(madd_q[11]),
        .O(madd_res[11]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[12]_i_1__0 
       (.I0(\madd_reg_reg_n_0_[12] ),
        .I1(madd_q[32]),
        .I2(madd_q[12]),
        .O(madd_res[12]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[13]_i_1__0 
       (.I0(\madd_reg_reg_n_0_[13] ),
        .I1(madd_q[32]),
        .I2(madd_q[13]),
        .O(madd_res[13]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[14]_i_1__0 
       (.I0(\madd_reg_reg_n_0_[14] ),
        .I1(madd_q[32]),
        .I2(madd_q[14]),
        .O(madd_res[14]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[15]_i_1__0 
       (.I0(\madd_reg_reg_n_0_[15] ),
        .I1(madd_q[32]),
        .I2(madd_q[15]),
        .O(madd_res[15]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[16]_i_1__0 
       (.I0(\madd_reg_reg_n_0_[16] ),
        .I1(madd_q[32]),
        .I2(madd_q[16]),
        .O(madd_res[16]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[17]_i_1__0 
       (.I0(\madd_reg_reg_n_0_[17] ),
        .I1(madd_q[32]),
        .I2(madd_q[17]),
        .O(madd_res[17]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[18]_i_1__0 
       (.I0(\madd_reg_reg_n_0_[18] ),
        .I1(madd_q[32]),
        .I2(madd_q[18]),
        .O(madd_res[18]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[19]_i_1__0 
       (.I0(\madd_reg_reg_n_0_[19] ),
        .I1(madd_q[32]),
        .I2(madd_q[19]),
        .O(madd_res[19]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[1]_i_1__0 
       (.I0(\madd_reg_reg_n_0_[1] ),
        .I1(madd_q[32]),
        .I2(madd_q[1]),
        .O(madd_res[1]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[20]_i_1__0 
       (.I0(\madd_reg_reg_n_0_[20] ),
        .I1(madd_q[32]),
        .I2(madd_q[20]),
        .O(madd_res[20]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[21]_i_1__0 
       (.I0(\madd_reg_reg_n_0_[21] ),
        .I1(madd_q[32]),
        .I2(madd_q[21]),
        .O(madd_res[21]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[22]_i_1__0 
       (.I0(\madd_reg_reg_n_0_[22] ),
        .I1(madd_q[32]),
        .I2(madd_q[22]),
        .O(madd_res[22]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[23]_i_1__0 
       (.I0(\madd_reg_reg_n_0_[23] ),
        .I1(madd_q[32]),
        .I2(madd_q[23]),
        .O(madd_res[23]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[24]_i_1__0 
       (.I0(\madd_reg_reg_n_0_[24] ),
        .I1(madd_q[32]),
        .I2(madd_q[24]),
        .O(madd_res[24]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[25]_i_1__0 
       (.I0(\madd_reg_reg_n_0_[25] ),
        .I1(madd_q[32]),
        .I2(madd_q[25]),
        .O(madd_res[25]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[26]_i_1__0 
       (.I0(\madd_reg_reg_n_0_[26] ),
        .I1(madd_q[32]),
        .I2(madd_q[26]),
        .O(madd_res[26]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[27]_i_1__0 
       (.I0(\madd_reg_reg_n_0_[27] ),
        .I1(madd_q[32]),
        .I2(madd_q[27]),
        .O(madd_res[27]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[28]_i_1__0 
       (.I0(\madd_reg_reg_n_0_[28] ),
        .I1(madd_q[32]),
        .I2(madd_q[28]),
        .O(madd_res[28]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[29]_i_1__0 
       (.I0(\madd_reg_reg_n_0_[29] ),
        .I1(madd_q[32]),
        .I2(madd_q[29]),
        .O(madd_res[29]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[2]_i_1__0 
       (.I0(\madd_reg_reg_n_0_[2] ),
        .I1(madd_q[32]),
        .I2(madd_q[2]),
        .O(madd_res[2]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[30]_i_1__0 
       (.I0(\madd_reg_reg_n_0_[30] ),
        .I1(madd_q[32]),
        .I2(madd_q[30]),
        .O(madd_res[30]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[31]_i_1__0 
       (.I0(\madd_reg_reg_n_0_[31] ),
        .I1(madd_q[32]),
        .I2(madd_q[31]),
        .O(madd_res[31]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[3]_i_1__0 
       (.I0(\madd_reg_reg_n_0_[3] ),
        .I1(madd_q[32]),
        .I2(madd_q[3]),
        .O(madd_res[3]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[4]_i_1__0 
       (.I0(\madd_reg_reg_n_0_[4] ),
        .I1(madd_q[32]),
        .I2(madd_q[4]),
        .O(madd_res[4]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[5]_i_1__0 
       (.I0(\madd_reg_reg_n_0_[5] ),
        .I1(madd_q[32]),
        .I2(madd_q[5]),
        .O(madd_res[5]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[6]_i_1__0 
       (.I0(\madd_reg_reg_n_0_[6] ),
        .I1(madd_q[32]),
        .I2(madd_q[6]),
        .O(madd_res[6]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[7]_i_1__0 
       (.I0(\madd_reg_reg_n_0_[7] ),
        .I1(madd_q[32]),
        .I2(madd_q[7]),
        .O(madd_res[7]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[8]_i_1__0 
       (.I0(\madd_reg_reg_n_0_[8] ),
        .I1(madd_q[32]),
        .I2(madd_q[8]),
        .O(madd_res[8]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[9]_i_1__0 
       (.I0(\madd_reg_reg_n_0_[9] ),
        .I1(madd_q[32]),
        .I2(madd_q[9]),
        .O(madd_res[9]));
  FDRE \madd_res_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_res_reg[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[9]),
        .Q(Q[9]),
        .R(1'b0));
  CARRY4 \y_reg[11]_i_1__1 
       (.CI(\y_reg[7]_i_1__1_n_0 ),
        .CO({\y_reg[11]_i_1__1_n_0 ,\y_reg[11]_i_1__1_n_1 ,\y_reg[11]_i_1__1_n_2 ,\y_reg[11]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[12:9]),
        .O(D[11:8]),
        .S(\y_reg[11] ));
  CARRY4 \y_reg[15]_i_1__1 
       (.CI(\y_reg[11]_i_1__1_n_0 ),
        .CO({\y_reg[15]_i_1__1_n_0 ,\y_reg[15]_i_1__1_n_1 ,\y_reg[15]_i_1__1_n_2 ,\y_reg[15]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[16:13]),
        .O(D[15:12]),
        .S(\y_reg[15] ));
  CARRY4 \y_reg[19]_i_1__1 
       (.CI(\y_reg[15]_i_1__1_n_0 ),
        .CO({\y_reg[19]_i_1__1_n_0 ,\y_reg[19]_i_1__1_n_1 ,\y_reg[19]_i_1__1_n_2 ,\y_reg[19]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[20:17]),
        .O(D[19:16]),
        .S(\y_reg[19] ));
  CARRY4 \y_reg[23]_i_1__1 
       (.CI(\y_reg[19]_i_1__1_n_0 ),
        .CO({\y_reg[23]_i_1__1_n_0 ,\y_reg[23]_i_1__1_n_1 ,\y_reg[23]_i_1__1_n_2 ,\y_reg[23]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[24:21]),
        .O(D[23:20]),
        .S(\y_reg[23] ));
  CARRY4 \y_reg[27]_i_1__1 
       (.CI(\y_reg[23]_i_1__1_n_0 ),
        .CO({\y_reg[27]_i_1__1_n_0 ,\y_reg[27]_i_1__1_n_1 ,\y_reg[27]_i_1__1_n_2 ,\y_reg[27]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[28:25]),
        .O(D[27:24]),
        .S(\y_reg[27] ));
  CARRY4 \y_reg[31]_i_1__1 
       (.CI(\y_reg[27]_i_1__1_n_0 ),
        .CO({D[31],\NLW_y_reg[31]_i_1__1_CO_UNCONNECTED [2],\y_reg[31]_i_1__1_n_2 ,\y_reg[31]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,Q[31:29]}),
        .O({\NLW_y_reg[31]_i_1__1_O_UNCONNECTED [3],D[30:28]}),
        .S({1'b1,\y_reg[31] }));
  CARRY4 \y_reg[3]_i_1__1 
       (.CI(1'b0),
        .CO({\y_reg[3]_i_1__1_n_0 ,\y_reg[3]_i_1__1_n_1 ,\y_reg[3]_i_1__1_n_2 ,\y_reg[3]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[1]}),
        .O(D[3:0]),
        .S({Q[4:2],\y_reg[3] }));
  CARRY4 \y_reg[7]_i_1__1 
       (.CI(\y_reg[3]_i_1__1_n_0 ),
        .CO({\y_reg[7]_i_1__1_n_0 ,\y_reg[7]_i_1__1_n_1 ,\y_reg[7]_i_1__1_n_2 ,\y_reg[7]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S(Q[8:5]));
endmodule

(* ORIG_REF_NAME = "modadd" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modadd_63
   (D,
    Q,
    \DELAY_BLOCK[12].shift_array_reg[13][3] ,
    \DELAY_BLOCK[12].shift_array_reg[13][7] ,
    \DELAY_BLOCK[12].shift_array_reg[13][11] ,
    \DELAY_BLOCK[12].shift_array_reg[13][15] ,
    \DELAY_BLOCK[12].shift_array_reg[13][19] ,
    \DELAY_BLOCK[12].shift_array_reg[13][23] ,
    \DELAY_BLOCK[12].shift_array_reg[13][27] ,
    \DELAY_BLOCK[12].shift_array_reg[13][31] ,
    \genblk1[0].q_reg ,
    \genblk8[0].q_reg ,
    \y_reg[3] ,
    \y_reg[11] ,
    \y_reg[15] ,
    \y_reg[19] ,
    \y_reg[23] ,
    \y_reg[27] ,
    \y_reg[31] ,
    \madd_reg_reg[32]_0 ,
    clk,
    DI,
    \madd_reg_reg[31]_0 ,
    \madd_reg_reg[7]_0 ,
    \madd_reg_reg[11]_0 ,
    \madd_reg_reg[15]_0 ,
    \madd_reg_reg[19]_0 ,
    \madd_reg_reg[23]_0 ,
    \madd_reg_reg[27]_0 ,
    \madd_reg_reg[31]_1 );
  output [31:0]D;
  output [31:0]Q;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][3] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][7] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][11] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][15] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][19] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][23] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][27] ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][31] ;
  input [18:0]\genblk1[0].q_reg ;
  input [3:0]\genblk8[0].q_reg ;
  input [0:0]\y_reg[3] ;
  input [3:0]\y_reg[11] ;
  input [3:0]\y_reg[15] ;
  input [3:0]\y_reg[19] ;
  input [3:0]\y_reg[23] ;
  input [3:0]\y_reg[27] ;
  input [2:0]\y_reg[31] ;
  input [32:0]\madd_reg_reg[32]_0 ;
  input clk;
  input [3:0]DI;
  input [31:0]\madd_reg_reg[31]_0 ;
  input [3:0]\madd_reg_reg[7]_0 ;
  input [3:0]\madd_reg_reg[11]_0 ;
  input [3:0]\madd_reg_reg[15]_0 ;
  input [3:0]\madd_reg_reg[19]_0 ;
  input [3:0]\madd_reg_reg[23]_0 ;
  input [3:0]\madd_reg_reg[27]_0 ;
  input [3:0]\madd_reg_reg[31]_1 ;

  wire [31:0]D;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][11] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][15] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][19] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][23] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][27] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][31] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][3] ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][7] ;
  wire [3:0]DI;
  wire [31:0]Q;
  wire clk;
  wire [18:0]\genblk1[0].q_reg ;
  wire [3:0]\genblk8[0].q_reg ;
  wire [32:1]madd_q;
  wire madd_q_carry__0_i_1_n_0;
  wire madd_q_carry__0_i_2_n_0;
  wire madd_q_carry__0_i_3_n_0;
  wire madd_q_carry__0_i_4_n_0;
  wire madd_q_carry__0_n_0;
  wire madd_q_carry__0_n_1;
  wire madd_q_carry__0_n_2;
  wire madd_q_carry__0_n_3;
  wire madd_q_carry__1_i_1__0_n_0;
  wire madd_q_carry__1_i_2__0_n_0;
  wire madd_q_carry__1_i_3__0_n_0;
  wire madd_q_carry__1_i_4__0_n_0;
  wire madd_q_carry__1_n_0;
  wire madd_q_carry__1_n_1;
  wire madd_q_carry__1_n_2;
  wire madd_q_carry__1_n_3;
  wire madd_q_carry__2_i_1__0_n_0;
  wire madd_q_carry__2_i_2__0_n_0;
  wire madd_q_carry__2_i_3__0_n_0;
  wire madd_q_carry__2_i_4__0_n_0;
  wire madd_q_carry__2_n_0;
  wire madd_q_carry__2_n_1;
  wire madd_q_carry__2_n_2;
  wire madd_q_carry__2_n_3;
  wire madd_q_carry__3_i_1__0_n_0;
  wire madd_q_carry__3_i_2__0_n_0;
  wire madd_q_carry__3_i_3__0_n_0;
  wire madd_q_carry__3_i_4__0_n_0;
  wire madd_q_carry__3_n_0;
  wire madd_q_carry__3_n_1;
  wire madd_q_carry__3_n_2;
  wire madd_q_carry__3_n_3;
  wire madd_q_carry__4_i_1__0_n_0;
  wire madd_q_carry__4_i_2__0_n_0;
  wire madd_q_carry__4_i_3__0_n_0;
  wire madd_q_carry__4_i_4__0_n_0;
  wire madd_q_carry__4_n_0;
  wire madd_q_carry__4_n_1;
  wire madd_q_carry__4_n_2;
  wire madd_q_carry__4_n_3;
  wire madd_q_carry__5_i_1__0_n_0;
  wire madd_q_carry__5_i_2__0_n_0;
  wire madd_q_carry__5_i_3__0_n_0;
  wire madd_q_carry__5_i_4__0_n_0;
  wire madd_q_carry__5_n_0;
  wire madd_q_carry__5_n_1;
  wire madd_q_carry__5_n_2;
  wire madd_q_carry__5_n_3;
  wire madd_q_carry__6_i_1_n_0;
  wire madd_q_carry__6_i_2__0_n_0;
  wire madd_q_carry__6_i_3__0_n_0;
  wire madd_q_carry__6_i_4__0_n_0;
  wire madd_q_carry__6_n_1;
  wire madd_q_carry__6_n_2;
  wire madd_q_carry__6_n_3;
  wire madd_q_carry_i_1_n_0;
  wire madd_q_carry_i_2_n_0;
  wire madd_q_carry_i_3_n_0;
  wire madd_q_carry_i_4_n_0;
  wire madd_q_carry_n_0;
  wire madd_q_carry_n_1;
  wire madd_q_carry_n_2;
  wire madd_q_carry_n_3;
  wire [3:0]\madd_reg_reg[11]_0 ;
  wire [3:0]\madd_reg_reg[15]_0 ;
  wire [3:0]\madd_reg_reg[19]_0 ;
  wire [3:0]\madd_reg_reg[23]_0 ;
  wire [3:0]\madd_reg_reg[27]_0 ;
  wire [31:0]\madd_reg_reg[31]_0 ;
  wire [3:0]\madd_reg_reg[31]_1 ;
  wire [32:0]\madd_reg_reg[32]_0 ;
  wire [3:0]\madd_reg_reg[7]_0 ;
  wire \madd_reg_reg_n_0_[0] ;
  wire \madd_reg_reg_n_0_[10] ;
  wire \madd_reg_reg_n_0_[11] ;
  wire \madd_reg_reg_n_0_[12] ;
  wire \madd_reg_reg_n_0_[13] ;
  wire \madd_reg_reg_n_0_[14] ;
  wire \madd_reg_reg_n_0_[15] ;
  wire \madd_reg_reg_n_0_[16] ;
  wire \madd_reg_reg_n_0_[17] ;
  wire \madd_reg_reg_n_0_[18] ;
  wire \madd_reg_reg_n_0_[19] ;
  wire \madd_reg_reg_n_0_[1] ;
  wire \madd_reg_reg_n_0_[20] ;
  wire \madd_reg_reg_n_0_[21] ;
  wire \madd_reg_reg_n_0_[22] ;
  wire \madd_reg_reg_n_0_[23] ;
  wire \madd_reg_reg_n_0_[24] ;
  wire \madd_reg_reg_n_0_[25] ;
  wire \madd_reg_reg_n_0_[26] ;
  wire \madd_reg_reg_n_0_[27] ;
  wire \madd_reg_reg_n_0_[28] ;
  wire \madd_reg_reg_n_0_[29] ;
  wire \madd_reg_reg_n_0_[2] ;
  wire \madd_reg_reg_n_0_[30] ;
  wire \madd_reg_reg_n_0_[31] ;
  wire \madd_reg_reg_n_0_[32] ;
  wire \madd_reg_reg_n_0_[3] ;
  wire \madd_reg_reg_n_0_[4] ;
  wire \madd_reg_reg_n_0_[5] ;
  wire \madd_reg_reg_n_0_[6] ;
  wire \madd_reg_reg_n_0_[7] ;
  wire \madd_reg_reg_n_0_[8] ;
  wire \madd_reg_reg_n_0_[9] ;
  wire [31:1]madd_res;
  wire \madd_res_reg[0]_i_1_n_0 ;
  wire [3:0]\y_reg[11] ;
  wire \y_reg[11]_i_1_n_0 ;
  wire \y_reg[11]_i_1_n_1 ;
  wire \y_reg[11]_i_1_n_2 ;
  wire \y_reg[11]_i_1_n_3 ;
  wire [3:0]\y_reg[15] ;
  wire \y_reg[15]_i_1_n_0 ;
  wire \y_reg[15]_i_1_n_1 ;
  wire \y_reg[15]_i_1_n_2 ;
  wire \y_reg[15]_i_1_n_3 ;
  wire [3:0]\y_reg[19] ;
  wire \y_reg[19]_i_1_n_0 ;
  wire \y_reg[19]_i_1_n_1 ;
  wire \y_reg[19]_i_1_n_2 ;
  wire \y_reg[19]_i_1_n_3 ;
  wire [3:0]\y_reg[23] ;
  wire \y_reg[23]_i_1_n_0 ;
  wire \y_reg[23]_i_1_n_1 ;
  wire \y_reg[23]_i_1_n_2 ;
  wire \y_reg[23]_i_1_n_3 ;
  wire [3:0]\y_reg[27] ;
  wire \y_reg[27]_i_1_n_0 ;
  wire \y_reg[27]_i_1_n_1 ;
  wire \y_reg[27]_i_1_n_2 ;
  wire \y_reg[27]_i_1_n_3 ;
  wire [2:0]\y_reg[31] ;
  wire \y_reg[31]_i_1_n_2 ;
  wire \y_reg[31]_i_1_n_3 ;
  wire [0:0]\y_reg[3] ;
  wire \y_reg[3]_i_1_n_0 ;
  wire \y_reg[3]_i_1_n_1 ;
  wire \y_reg[3]_i_1_n_2 ;
  wire \y_reg[3]_i_1_n_3 ;
  wire \y_reg[7]_i_1_n_0 ;
  wire \y_reg[7]_i_1_n_1 ;
  wire \y_reg[7]_i_1_n_2 ;
  wire \y_reg[7]_i_1_n_3 ;
  wire [3:3]NLW_madd_q_carry__6_CO_UNCONNECTED;
  wire [2:2]\NLW_y_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_y_reg[31]_i_1_O_UNCONNECTED ;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 madd_q_carry
       (.CI(1'b0),
        .CO({madd_q_carry_n_0,madd_q_carry_n_1,madd_q_carry_n_2,madd_q_carry_n_3}),
        .CYINIT(\madd_reg_reg_n_0_[0] ),
        .DI({\madd_reg_reg_n_0_[4] ,\madd_reg_reg_n_0_[3] ,\madd_reg_reg_n_0_[2] ,\madd_reg_reg_n_0_[1] }),
        .O(madd_q[4:1]),
        .S({madd_q_carry_i_1_n_0,madd_q_carry_i_2_n_0,madd_q_carry_i_3_n_0,madd_q_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 madd_q_carry__0
       (.CI(madd_q_carry_n_0),
        .CO({madd_q_carry__0_n_0,madd_q_carry__0_n_1,madd_q_carry__0_n_2,madd_q_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\madd_reg_reg_n_0_[8] ,\madd_reg_reg_n_0_[7] ,\madd_reg_reg_n_0_[6] ,\madd_reg_reg_n_0_[5] }),
        .O(madd_q[8:5]),
        .S({madd_q_carry__0_i_1_n_0,madd_q_carry__0_i_2_n_0,madd_q_carry__0_i_3_n_0,madd_q_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    madd_q_carry__0_i_1
       (.I0(\madd_reg_reg_n_0_[8] ),
        .O(madd_q_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    madd_q_carry__0_i_2
       (.I0(\madd_reg_reg_n_0_[7] ),
        .O(madd_q_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    madd_q_carry__0_i_3
       (.I0(\madd_reg_reg_n_0_[6] ),
        .O(madd_q_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    madd_q_carry__0_i_4
       (.I0(\madd_reg_reg_n_0_[5] ),
        .O(madd_q_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 madd_q_carry__1
       (.CI(madd_q_carry__0_n_0),
        .CO({madd_q_carry__1_n_0,madd_q_carry__1_n_1,madd_q_carry__1_n_2,madd_q_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\madd_reg_reg_n_0_[12] ,\madd_reg_reg_n_0_[11] ,\madd_reg_reg_n_0_[10] ,\madd_reg_reg_n_0_[9] }),
        .O(madd_q[12:9]),
        .S({madd_q_carry__1_i_1__0_n_0,madd_q_carry__1_i_2__0_n_0,madd_q_carry__1_i_3__0_n_0,madd_q_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__1_i_1__0
       (.I0(\madd_reg_reg_n_0_[12] ),
        .I1(\genblk1[0].q_reg [3]),
        .O(madd_q_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__1_i_2__0
       (.I0(\madd_reg_reg_n_0_[11] ),
        .I1(\genblk1[0].q_reg [2]),
        .O(madd_q_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__1_i_3__0
       (.I0(\madd_reg_reg_n_0_[10] ),
        .I1(\genblk1[0].q_reg [1]),
        .O(madd_q_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__1_i_4__0
       (.I0(\madd_reg_reg_n_0_[9] ),
        .I1(\genblk1[0].q_reg [0]),
        .O(madd_q_carry__1_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 madd_q_carry__2
       (.CI(madd_q_carry__1_n_0),
        .CO({madd_q_carry__2_n_0,madd_q_carry__2_n_1,madd_q_carry__2_n_2,madd_q_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\madd_reg_reg_n_0_[16] ,\madd_reg_reg_n_0_[15] ,\madd_reg_reg_n_0_[14] ,\madd_reg_reg_n_0_[13] }),
        .O(madd_q[16:13]),
        .S({madd_q_carry__2_i_1__0_n_0,madd_q_carry__2_i_2__0_n_0,madd_q_carry__2_i_3__0_n_0,madd_q_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__2_i_1__0
       (.I0(\madd_reg_reg_n_0_[16] ),
        .I1(\genblk8[0].q_reg [0]),
        .O(madd_q_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__2_i_2__0
       (.I0(\madd_reg_reg_n_0_[15] ),
        .I1(\genblk1[0].q_reg [6]),
        .O(madd_q_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__2_i_3__0
       (.I0(\madd_reg_reg_n_0_[14] ),
        .I1(\genblk1[0].q_reg [5]),
        .O(madd_q_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__2_i_4__0
       (.I0(\madd_reg_reg_n_0_[13] ),
        .I1(\genblk1[0].q_reg [4]),
        .O(madd_q_carry__2_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 madd_q_carry__3
       (.CI(madd_q_carry__2_n_0),
        .CO({madd_q_carry__3_n_0,madd_q_carry__3_n_1,madd_q_carry__3_n_2,madd_q_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\madd_reg_reg_n_0_[20] ,\madd_reg_reg_n_0_[19] ,\madd_reg_reg_n_0_[18] ,\madd_reg_reg_n_0_[17] }),
        .O(madd_q[20:17]),
        .S({madd_q_carry__3_i_1__0_n_0,madd_q_carry__3_i_2__0_n_0,madd_q_carry__3_i_3__0_n_0,madd_q_carry__3_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__3_i_1__0
       (.I0(\madd_reg_reg_n_0_[20] ),
        .I1(\genblk1[0].q_reg [7]),
        .O(madd_q_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__3_i_2__0
       (.I0(\madd_reg_reg_n_0_[19] ),
        .I1(\genblk8[0].q_reg [3]),
        .O(madd_q_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__3_i_3__0
       (.I0(\madd_reg_reg_n_0_[18] ),
        .I1(\genblk8[0].q_reg [2]),
        .O(madd_q_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__3_i_4__0
       (.I0(\madd_reg_reg_n_0_[17] ),
        .I1(\genblk8[0].q_reg [1]),
        .O(madd_q_carry__3_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 madd_q_carry__4
       (.CI(madd_q_carry__3_n_0),
        .CO({madd_q_carry__4_n_0,madd_q_carry__4_n_1,madd_q_carry__4_n_2,madd_q_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\madd_reg_reg_n_0_[24] ,\madd_reg_reg_n_0_[23] ,\madd_reg_reg_n_0_[22] ,\madd_reg_reg_n_0_[21] }),
        .O(madd_q[24:21]),
        .S({madd_q_carry__4_i_1__0_n_0,madd_q_carry__4_i_2__0_n_0,madd_q_carry__4_i_3__0_n_0,madd_q_carry__4_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__4_i_1__0
       (.I0(\madd_reg_reg_n_0_[24] ),
        .I1(\genblk1[0].q_reg [11]),
        .O(madd_q_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__4_i_2__0
       (.I0(\madd_reg_reg_n_0_[23] ),
        .I1(\genblk1[0].q_reg [10]),
        .O(madd_q_carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__4_i_3__0
       (.I0(\madd_reg_reg_n_0_[22] ),
        .I1(\genblk1[0].q_reg [9]),
        .O(madd_q_carry__4_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__4_i_4__0
       (.I0(\madd_reg_reg_n_0_[21] ),
        .I1(\genblk1[0].q_reg [8]),
        .O(madd_q_carry__4_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 madd_q_carry__5
       (.CI(madd_q_carry__4_n_0),
        .CO({madd_q_carry__5_n_0,madd_q_carry__5_n_1,madd_q_carry__5_n_2,madd_q_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\madd_reg_reg_n_0_[28] ,\madd_reg_reg_n_0_[27] ,\madd_reg_reg_n_0_[26] ,\madd_reg_reg_n_0_[25] }),
        .O(madd_q[28:25]),
        .S({madd_q_carry__5_i_1__0_n_0,madd_q_carry__5_i_2__0_n_0,madd_q_carry__5_i_3__0_n_0,madd_q_carry__5_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__5_i_1__0
       (.I0(\madd_reg_reg_n_0_[28] ),
        .I1(\genblk1[0].q_reg [15]),
        .O(madd_q_carry__5_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__5_i_2__0
       (.I0(\madd_reg_reg_n_0_[27] ),
        .I1(\genblk1[0].q_reg [14]),
        .O(madd_q_carry__5_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__5_i_3__0
       (.I0(\madd_reg_reg_n_0_[26] ),
        .I1(\genblk1[0].q_reg [13]),
        .O(madd_q_carry__5_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__5_i_4__0
       (.I0(\madd_reg_reg_n_0_[25] ),
        .I1(\genblk1[0].q_reg [12]),
        .O(madd_q_carry__5_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 madd_q_carry__6
       (.CI(madd_q_carry__5_n_0),
        .CO({NLW_madd_q_carry__6_CO_UNCONNECTED[3],madd_q_carry__6_n_1,madd_q_carry__6_n_2,madd_q_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\madd_reg_reg_n_0_[31] ,\madd_reg_reg_n_0_[30] ,\madd_reg_reg_n_0_[29] }),
        .O(madd_q[32:29]),
        .S({madd_q_carry__6_i_1_n_0,madd_q_carry__6_i_2__0_n_0,madd_q_carry__6_i_3__0_n_0,madd_q_carry__6_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    madd_q_carry__6_i_1
       (.I0(\madd_reg_reg_n_0_[32] ),
        .O(madd_q_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__6_i_2__0
       (.I0(\madd_reg_reg_n_0_[31] ),
        .I1(\genblk1[0].q_reg [18]),
        .O(madd_q_carry__6_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__6_i_3__0
       (.I0(\madd_reg_reg_n_0_[30] ),
        .I1(\genblk1[0].q_reg [17]),
        .O(madd_q_carry__6_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    madd_q_carry__6_i_4__0
       (.I0(\madd_reg_reg_n_0_[29] ),
        .I1(\genblk1[0].q_reg [16]),
        .O(madd_q_carry__6_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    madd_q_carry_i_1
       (.I0(\madd_reg_reg_n_0_[4] ),
        .O(madd_q_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    madd_q_carry_i_2
       (.I0(\madd_reg_reg_n_0_[3] ),
        .O(madd_q_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    madd_q_carry_i_3
       (.I0(\madd_reg_reg_n_0_[2] ),
        .O(madd_q_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    madd_q_carry_i_4
       (.I0(\madd_reg_reg_n_0_[1] ),
        .O(madd_q_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[11]_i_2 
       (.I0(\madd_reg_reg[11]_0 [3]),
        .I1(\madd_reg_reg[31]_0 [11]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][11] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[11]_i_3 
       (.I0(\madd_reg_reg[11]_0 [2]),
        .I1(\madd_reg_reg[31]_0 [10]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][11] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[11]_i_4 
       (.I0(\madd_reg_reg[11]_0 [1]),
        .I1(\madd_reg_reg[31]_0 [9]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][11] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[11]_i_5 
       (.I0(\madd_reg_reg[11]_0 [0]),
        .I1(\madd_reg_reg[31]_0 [8]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][11] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[15]_i_2 
       (.I0(\madd_reg_reg[15]_0 [3]),
        .I1(\madd_reg_reg[31]_0 [15]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][15] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[15]_i_3 
       (.I0(\madd_reg_reg[15]_0 [2]),
        .I1(\madd_reg_reg[31]_0 [14]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][15] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[15]_i_4 
       (.I0(\madd_reg_reg[15]_0 [1]),
        .I1(\madd_reg_reg[31]_0 [13]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][15] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[15]_i_5 
       (.I0(\madd_reg_reg[15]_0 [0]),
        .I1(\madd_reg_reg[31]_0 [12]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][15] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[19]_i_2 
       (.I0(\madd_reg_reg[19]_0 [3]),
        .I1(\madd_reg_reg[31]_0 [19]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][19] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[19]_i_3 
       (.I0(\madd_reg_reg[19]_0 [2]),
        .I1(\madd_reg_reg[31]_0 [18]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][19] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[19]_i_4 
       (.I0(\madd_reg_reg[19]_0 [1]),
        .I1(\madd_reg_reg[31]_0 [17]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][19] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[19]_i_5 
       (.I0(\madd_reg_reg[19]_0 [0]),
        .I1(\madd_reg_reg[31]_0 [16]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][19] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[23]_i_2 
       (.I0(\madd_reg_reg[23]_0 [3]),
        .I1(\madd_reg_reg[31]_0 [23]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][23] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[23]_i_3 
       (.I0(\madd_reg_reg[23]_0 [2]),
        .I1(\madd_reg_reg[31]_0 [22]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][23] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[23]_i_4 
       (.I0(\madd_reg_reg[23]_0 [1]),
        .I1(\madd_reg_reg[31]_0 [21]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][23] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[23]_i_5 
       (.I0(\madd_reg_reg[23]_0 [0]),
        .I1(\madd_reg_reg[31]_0 [20]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][23] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[27]_i_2 
       (.I0(\madd_reg_reg[27]_0 [3]),
        .I1(\madd_reg_reg[31]_0 [27]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][27] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[27]_i_3 
       (.I0(\madd_reg_reg[27]_0 [2]),
        .I1(\madd_reg_reg[31]_0 [26]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][27] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[27]_i_4 
       (.I0(\madd_reg_reg[27]_0 [1]),
        .I1(\madd_reg_reg[31]_0 [25]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][27] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[27]_i_5 
       (.I0(\madd_reg_reg[27]_0 [0]),
        .I1(\madd_reg_reg[31]_0 [24]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][27] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[31]_i_2 
       (.I0(\madd_reg_reg[31]_1 [3]),
        .I1(\madd_reg_reg[31]_0 [31]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[31]_i_3 
       (.I0(\madd_reg_reg[31]_1 [2]),
        .I1(\madd_reg_reg[31]_0 [30]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[31]_i_4 
       (.I0(\madd_reg_reg[31]_1 [1]),
        .I1(\madd_reg_reg[31]_0 [29]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[31]_i_5 
       (.I0(\madd_reg_reg[31]_1 [0]),
        .I1(\madd_reg_reg[31]_0 [28]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[3]_i_2 
       (.I0(DI[3]),
        .I1(\madd_reg_reg[31]_0 [3]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][3] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[3]_i_3 
       (.I0(DI[2]),
        .I1(\madd_reg_reg[31]_0 [2]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][3] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[3]_i_4 
       (.I0(DI[1]),
        .I1(\madd_reg_reg[31]_0 [1]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][3] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[3]_i_5 
       (.I0(DI[0]),
        .I1(\madd_reg_reg[31]_0 [0]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][3] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[7]_i_2 
       (.I0(\madd_reg_reg[7]_0 [3]),
        .I1(\madd_reg_reg[31]_0 [7]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[7]_i_3 
       (.I0(\madd_reg_reg[7]_0 [2]),
        .I1(\madd_reg_reg[31]_0 [6]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[7]_i_4 
       (.I0(\madd_reg_reg[7]_0 [1]),
        .I1(\madd_reg_reg[31]_0 [5]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][7] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \madd_reg[7]_i_5 
       (.I0(\madd_reg_reg[7]_0 [0]),
        .I1(\madd_reg_reg[31]_0 [4]),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][7] [0]));
  FDRE \madd_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [0]),
        .Q(\madd_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \madd_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [10]),
        .Q(\madd_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \madd_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [11]),
        .Q(\madd_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \madd_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [12]),
        .Q(\madd_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \madd_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [13]),
        .Q(\madd_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \madd_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [14]),
        .Q(\madd_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \madd_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [15]),
        .Q(\madd_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \madd_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [16]),
        .Q(\madd_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \madd_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [17]),
        .Q(\madd_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \madd_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [18]),
        .Q(\madd_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \madd_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [19]),
        .Q(\madd_reg_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \madd_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [1]),
        .Q(\madd_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \madd_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [20]),
        .Q(\madd_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \madd_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [21]),
        .Q(\madd_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \madd_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [22]),
        .Q(\madd_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \madd_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [23]),
        .Q(\madd_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \madd_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [24]),
        .Q(\madd_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \madd_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [25]),
        .Q(\madd_reg_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \madd_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [26]),
        .Q(\madd_reg_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \madd_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [27]),
        .Q(\madd_reg_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \madd_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [28]),
        .Q(\madd_reg_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \madd_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [29]),
        .Q(\madd_reg_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \madd_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [2]),
        .Q(\madd_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \madd_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [30]),
        .Q(\madd_reg_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \madd_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [31]),
        .Q(\madd_reg_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \madd_reg_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [32]),
        .Q(\madd_reg_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \madd_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [3]),
        .Q(\madd_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \madd_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [4]),
        .Q(\madd_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \madd_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [5]),
        .Q(\madd_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \madd_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [6]),
        .Q(\madd_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \madd_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [7]),
        .Q(\madd_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \madd_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [8]),
        .Q(\madd_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \madd_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_reg_reg[32]_0 [9]),
        .Q(\madd_reg_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \madd_res_reg[0]_i_1 
       (.I0(madd_q[32]),
        .I1(\madd_reg_reg_n_0_[0] ),
        .O(\madd_res_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[10]_i_1 
       (.I0(\madd_reg_reg_n_0_[10] ),
        .I1(madd_q[32]),
        .I2(madd_q[10]),
        .O(madd_res[10]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[11]_i_1 
       (.I0(\madd_reg_reg_n_0_[11] ),
        .I1(madd_q[32]),
        .I2(madd_q[11]),
        .O(madd_res[11]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[12]_i_1 
       (.I0(\madd_reg_reg_n_0_[12] ),
        .I1(madd_q[32]),
        .I2(madd_q[12]),
        .O(madd_res[12]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[13]_i_1 
       (.I0(\madd_reg_reg_n_0_[13] ),
        .I1(madd_q[32]),
        .I2(madd_q[13]),
        .O(madd_res[13]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[14]_i_1 
       (.I0(\madd_reg_reg_n_0_[14] ),
        .I1(madd_q[32]),
        .I2(madd_q[14]),
        .O(madd_res[14]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[15]_i_1 
       (.I0(\madd_reg_reg_n_0_[15] ),
        .I1(madd_q[32]),
        .I2(madd_q[15]),
        .O(madd_res[15]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[16]_i_1 
       (.I0(\madd_reg_reg_n_0_[16] ),
        .I1(madd_q[32]),
        .I2(madd_q[16]),
        .O(madd_res[16]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[17]_i_1 
       (.I0(\madd_reg_reg_n_0_[17] ),
        .I1(madd_q[32]),
        .I2(madd_q[17]),
        .O(madd_res[17]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[18]_i_1 
       (.I0(\madd_reg_reg_n_0_[18] ),
        .I1(madd_q[32]),
        .I2(madd_q[18]),
        .O(madd_res[18]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[19]_i_1 
       (.I0(\madd_reg_reg_n_0_[19] ),
        .I1(madd_q[32]),
        .I2(madd_q[19]),
        .O(madd_res[19]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[1]_i_1 
       (.I0(\madd_reg_reg_n_0_[1] ),
        .I1(madd_q[32]),
        .I2(madd_q[1]),
        .O(madd_res[1]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[20]_i_1 
       (.I0(\madd_reg_reg_n_0_[20] ),
        .I1(madd_q[32]),
        .I2(madd_q[20]),
        .O(madd_res[20]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[21]_i_1 
       (.I0(\madd_reg_reg_n_0_[21] ),
        .I1(madd_q[32]),
        .I2(madd_q[21]),
        .O(madd_res[21]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[22]_i_1 
       (.I0(\madd_reg_reg_n_0_[22] ),
        .I1(madd_q[32]),
        .I2(madd_q[22]),
        .O(madd_res[22]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[23]_i_1 
       (.I0(\madd_reg_reg_n_0_[23] ),
        .I1(madd_q[32]),
        .I2(madd_q[23]),
        .O(madd_res[23]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[24]_i_1 
       (.I0(\madd_reg_reg_n_0_[24] ),
        .I1(madd_q[32]),
        .I2(madd_q[24]),
        .O(madd_res[24]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[25]_i_1 
       (.I0(\madd_reg_reg_n_0_[25] ),
        .I1(madd_q[32]),
        .I2(madd_q[25]),
        .O(madd_res[25]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[26]_i_1 
       (.I0(\madd_reg_reg_n_0_[26] ),
        .I1(madd_q[32]),
        .I2(madd_q[26]),
        .O(madd_res[26]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[27]_i_1 
       (.I0(\madd_reg_reg_n_0_[27] ),
        .I1(madd_q[32]),
        .I2(madd_q[27]),
        .O(madd_res[27]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[28]_i_1 
       (.I0(\madd_reg_reg_n_0_[28] ),
        .I1(madd_q[32]),
        .I2(madd_q[28]),
        .O(madd_res[28]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[29]_i_1 
       (.I0(\madd_reg_reg_n_0_[29] ),
        .I1(madd_q[32]),
        .I2(madd_q[29]),
        .O(madd_res[29]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[2]_i_1 
       (.I0(\madd_reg_reg_n_0_[2] ),
        .I1(madd_q[32]),
        .I2(madd_q[2]),
        .O(madd_res[2]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[30]_i_1 
       (.I0(\madd_reg_reg_n_0_[30] ),
        .I1(madd_q[32]),
        .I2(madd_q[30]),
        .O(madd_res[30]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[31]_i_1 
       (.I0(\madd_reg_reg_n_0_[31] ),
        .I1(madd_q[32]),
        .I2(madd_q[31]),
        .O(madd_res[31]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[3]_i_1 
       (.I0(\madd_reg_reg_n_0_[3] ),
        .I1(madd_q[32]),
        .I2(madd_q[3]),
        .O(madd_res[3]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[4]_i_1 
       (.I0(\madd_reg_reg_n_0_[4] ),
        .I1(madd_q[32]),
        .I2(madd_q[4]),
        .O(madd_res[4]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[5]_i_1 
       (.I0(\madd_reg_reg_n_0_[5] ),
        .I1(madd_q[32]),
        .I2(madd_q[5]),
        .O(madd_res[5]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[6]_i_1 
       (.I0(\madd_reg_reg_n_0_[6] ),
        .I1(madd_q[32]),
        .I2(madd_q[6]),
        .O(madd_res[6]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[7]_i_1 
       (.I0(\madd_reg_reg_n_0_[7] ),
        .I1(madd_q[32]),
        .I2(madd_q[7]),
        .O(madd_res[7]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[8]_i_1 
       (.I0(\madd_reg_reg_n_0_[8] ),
        .I1(madd_q[32]),
        .I2(madd_q[8]),
        .O(madd_res[8]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \madd_res_reg[9]_i_1 
       (.I0(\madd_reg_reg_n_0_[9] ),
        .I1(madd_q[32]),
        .I2(madd_q[9]),
        .O(madd_res[9]));
  FDRE \madd_res_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\madd_res_reg[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \madd_res_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(madd_res[9]),
        .Q(Q[9]),
        .R(1'b0));
  CARRY4 \y_reg[11]_i_1 
       (.CI(\y_reg[7]_i_1_n_0 ),
        .CO({\y_reg[11]_i_1_n_0 ,\y_reg[11]_i_1_n_1 ,\y_reg[11]_i_1_n_2 ,\y_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[12:9]),
        .O(D[11:8]),
        .S(\y_reg[11] ));
  CARRY4 \y_reg[15]_i_1 
       (.CI(\y_reg[11]_i_1_n_0 ),
        .CO({\y_reg[15]_i_1_n_0 ,\y_reg[15]_i_1_n_1 ,\y_reg[15]_i_1_n_2 ,\y_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[16:13]),
        .O(D[15:12]),
        .S(\y_reg[15] ));
  CARRY4 \y_reg[19]_i_1 
       (.CI(\y_reg[15]_i_1_n_0 ),
        .CO({\y_reg[19]_i_1_n_0 ,\y_reg[19]_i_1_n_1 ,\y_reg[19]_i_1_n_2 ,\y_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[20:17]),
        .O(D[19:16]),
        .S(\y_reg[19] ));
  CARRY4 \y_reg[23]_i_1 
       (.CI(\y_reg[19]_i_1_n_0 ),
        .CO({\y_reg[23]_i_1_n_0 ,\y_reg[23]_i_1_n_1 ,\y_reg[23]_i_1_n_2 ,\y_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[24:21]),
        .O(D[23:20]),
        .S(\y_reg[23] ));
  CARRY4 \y_reg[27]_i_1 
       (.CI(\y_reg[23]_i_1_n_0 ),
        .CO({\y_reg[27]_i_1_n_0 ,\y_reg[27]_i_1_n_1 ,\y_reg[27]_i_1_n_2 ,\y_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[28:25]),
        .O(D[27:24]),
        .S(\y_reg[27] ));
  CARRY4 \y_reg[31]_i_1 
       (.CI(\y_reg[27]_i_1_n_0 ),
        .CO({D[31],\NLW_y_reg[31]_i_1_CO_UNCONNECTED [2],\y_reg[31]_i_1_n_2 ,\y_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,Q[31:29]}),
        .O({\NLW_y_reg[31]_i_1_O_UNCONNECTED [3],D[30:28]}),
        .S({1'b1,\y_reg[31] }));
  CARRY4 \y_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\y_reg[3]_i_1_n_0 ,\y_reg[3]_i_1_n_1 ,\y_reg[3]_i_1_n_2 ,\y_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[1]}),
        .O(D[3:0]),
        .S({Q[4:2],\y_reg[3] }));
  CARRY4 \y_reg[7]_i_1 
       (.CI(\y_reg[3]_i_1_n_0 ),
        .CO({\y_reg[7]_i_1_n_0 ,\y_reg[7]_i_1_n_1 ,\y_reg[7]_i_1_n_2 ,\y_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S(Q[8:5]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modred
   (Q,
    \T2H_reg_reg[1][21] ,
    clk,
    \T2H_reg_reg[1][20] ,
    \T2H_reg_reg[1][19] ,
    \T2H_reg_reg[1][18] ,
    \T2H_reg_reg[1][17] ,
    \T2H_reg_reg[1][16] ,
    \T2H_reg_reg[1][15] ,
    \T2H_reg_reg[1][14] ,
    \T2H_reg_reg[1][13] ,
    \T2H_reg_reg[1][12] ,
    \T2H_reg_reg[1][11] ,
    \T2H_reg_reg[1][10] ,
    \T2H_reg_reg[1][9] ,
    \T2H_reg_reg[1][8] ,
    P,
    \m_delay_reg[0] ,
    B,
    \m_delay_reg[0]_0 ,
    \genblk8[0].q_reg ,
    \genblk1[0].q_reg ,
    D);
  output [31:0]Q;
  input \T2H_reg_reg[1][21] ;
  input clk;
  input \T2H_reg_reg[1][20] ;
  input \T2H_reg_reg[1][19] ;
  input \T2H_reg_reg[1][18] ;
  input \T2H_reg_reg[1][17] ;
  input \T2H_reg_reg[1][16] ;
  input \T2H_reg_reg[1][15] ;
  input \T2H_reg_reg[1][14] ;
  input \T2H_reg_reg[1][13] ;
  input \T2H_reg_reg[1][12] ;
  input \T2H_reg_reg[1][11] ;
  input \T2H_reg_reg[1][10] ;
  input \T2H_reg_reg[1][9] ;
  input \T2H_reg_reg[1][8] ;
  input [7:0]P;
  input \m_delay_reg[0] ;
  input [8:0]B;
  input [22:0]\m_delay_reg[0]_0 ;
  input [12:0]\genblk8[0].q_reg ;
  input [18:0]\genblk1[0].q_reg ;
  input [32:0]D;

  wire [8:0]B;
  wire [32:0]D;
  wire [7:0]P;
  wire [31:0]Q;
  wire \T2H_reg_reg[1][10] ;
  wire \T2H_reg_reg[1][11] ;
  wire \T2H_reg_reg[1][12] ;
  wire \T2H_reg_reg[1][13] ;
  wire \T2H_reg_reg[1][14] ;
  wire \T2H_reg_reg[1][15] ;
  wire \T2H_reg_reg[1][16] ;
  wire \T2H_reg_reg[1][17] ;
  wire \T2H_reg_reg[1][18] ;
  wire \T2H_reg_reg[1][19] ;
  wire \T2H_reg_reg[1][20] ;
  wire \T2H_reg_reg[1][21] ;
  wire \T2H_reg_reg[1][8] ;
  wire \T2H_reg_reg[1][9] ;
  wire clk;
  wire [18:0]\genblk1[0].q_reg ;
  wire [12:0]\genblk8[0].q_reg ;
  wire \m_delay_reg[0] ;
  wire [22:0]\m_delay_reg[0]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_p0_6 mr
       (.B(B),
        .D(D),
        .P(P),
        .Q(Q),
        .\T2H_reg_reg[1][10] (\T2H_reg_reg[1][10] ),
        .\T2H_reg_reg[1][11] (\T2H_reg_reg[1][11] ),
        .\T2H_reg_reg[1][12] (\T2H_reg_reg[1][12] ),
        .\T2H_reg_reg[1][13] (\T2H_reg_reg[1][13] ),
        .\T2H_reg_reg[1][14] (\T2H_reg_reg[1][14] ),
        .\T2H_reg_reg[1][15] (\T2H_reg_reg[1][15] ),
        .\T2H_reg_reg[1][16] (\T2H_reg_reg[1][16] ),
        .\T2H_reg_reg[1][17] (\T2H_reg_reg[1][17] ),
        .\T2H_reg_reg[1][18] (\T2H_reg_reg[1][18] ),
        .\T2H_reg_reg[1][19] (\T2H_reg_reg[1][19] ),
        .\T2H_reg_reg[1][20] (\T2H_reg_reg[1][20] ),
        .\T2H_reg_reg[1][21] (\T2H_reg_reg[1][21] ),
        .\T2H_reg_reg[1][8] (\T2H_reg_reg[1][8] ),
        .\T2H_reg_reg[1][9] (\T2H_reg_reg[1][9] ),
        .clk(clk),
        .\genblk1[0].q_reg (\genblk1[0].q_reg ),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .\m_delay_reg[0] (\m_delay_reg[0] ),
        .\m_delay_reg[0]_0 (\m_delay_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "modred" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modred_29
   (S,
    Q,
    \B_reg[7] ,
    \B_reg[11] ,
    \B_reg[15] ,
    \B_reg[19] ,
    \B_reg[23] ,
    \B_reg[27] ,
    \B_reg[31] ,
    \T2H_reg_reg[1][21] ,
    clk,
    \T2H_reg_reg[1][20] ,
    \T2H_reg_reg[1][19] ,
    \T2H_reg_reg[1][18] ,
    \T2H_reg_reg[1][17] ,
    \T2H_reg_reg[1][16] ,
    \T2H_reg_reg[1][15] ,
    \T2H_reg_reg[1][14] ,
    \T2H_reg_reg[1][13] ,
    \T2H_reg_reg[1][12] ,
    \T2H_reg_reg[1][11] ,
    \T2H_reg_reg[1][10] ,
    \T2H_reg_reg[1][9] ,
    \T2H_reg_reg[1][8] ,
    P,
    \m_delay_reg[0] ,
    B,
    \m_delay_reg[0]_0 ,
    DI,
    \msub_reg_reg[7] ,
    \msub_reg_reg[11] ,
    \msub_reg_reg[15] ,
    \msub_reg_reg[19] ,
    \msub_reg_reg[23] ,
    \msub_reg_reg[27] ,
    \msub_reg_reg[31] ,
    \genblk1[0].q_reg ,
    \genblk8[0].q_reg ,
    D);
  output [3:0]S;
  output [31:0]Q;
  output [3:0]\B_reg[7] ;
  output [3:0]\B_reg[11] ;
  output [3:0]\B_reg[15] ;
  output [3:0]\B_reg[19] ;
  output [3:0]\B_reg[23] ;
  output [3:0]\B_reg[27] ;
  output [3:0]\B_reg[31] ;
  input \T2H_reg_reg[1][21] ;
  input clk;
  input \T2H_reg_reg[1][20] ;
  input \T2H_reg_reg[1][19] ;
  input \T2H_reg_reg[1][18] ;
  input \T2H_reg_reg[1][17] ;
  input \T2H_reg_reg[1][16] ;
  input \T2H_reg_reg[1][15] ;
  input \T2H_reg_reg[1][14] ;
  input \T2H_reg_reg[1][13] ;
  input \T2H_reg_reg[1][12] ;
  input \T2H_reg_reg[1][11] ;
  input \T2H_reg_reg[1][10] ;
  input \T2H_reg_reg[1][9] ;
  input \T2H_reg_reg[1][8] ;
  input [7:0]P;
  input \m_delay_reg[0] ;
  input [8:0]B;
  input [22:0]\m_delay_reg[0]_0 ;
  input [3:0]DI;
  input [3:0]\msub_reg_reg[7] ;
  input [3:0]\msub_reg_reg[11] ;
  input [3:0]\msub_reg_reg[15] ;
  input [3:0]\msub_reg_reg[19] ;
  input [3:0]\msub_reg_reg[23] ;
  input [3:0]\msub_reg_reg[27] ;
  input [3:0]\msub_reg_reg[31] ;
  input [18:0]\genblk1[0].q_reg ;
  input [12:0]\genblk8[0].q_reg ;
  input [32:0]D;

  wire [8:0]B;
  wire [3:0]\B_reg[11] ;
  wire [3:0]\B_reg[15] ;
  wire [3:0]\B_reg[19] ;
  wire [3:0]\B_reg[23] ;
  wire [3:0]\B_reg[27] ;
  wire [3:0]\B_reg[31] ;
  wire [3:0]\B_reg[7] ;
  wire [32:0]D;
  wire [3:0]DI;
  wire [7:0]P;
  wire [31:0]Q;
  wire [3:0]S;
  wire \T2H_reg_reg[1][10] ;
  wire \T2H_reg_reg[1][11] ;
  wire \T2H_reg_reg[1][12] ;
  wire \T2H_reg_reg[1][13] ;
  wire \T2H_reg_reg[1][14] ;
  wire \T2H_reg_reg[1][15] ;
  wire \T2H_reg_reg[1][16] ;
  wire \T2H_reg_reg[1][17] ;
  wire \T2H_reg_reg[1][18] ;
  wire \T2H_reg_reg[1][19] ;
  wire \T2H_reg_reg[1][20] ;
  wire \T2H_reg_reg[1][21] ;
  wire \T2H_reg_reg[1][8] ;
  wire \T2H_reg_reg[1][9] ;
  wire clk;
  wire [18:0]\genblk1[0].q_reg ;
  wire [12:0]\genblk8[0].q_reg ;
  wire \m_delay_reg[0] ;
  wire [22:0]\m_delay_reg[0]_0 ;
  wire [3:0]\msub_reg_reg[11] ;
  wire [3:0]\msub_reg_reg[15] ;
  wire [3:0]\msub_reg_reg[19] ;
  wire [3:0]\msub_reg_reg[23] ;
  wire [3:0]\msub_reg_reg[27] ;
  wire [3:0]\msub_reg_reg[31] ;
  wire [3:0]\msub_reg_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_p0_30 mr
       (.B(B),
        .\B_reg[11]_0 (\B_reg[11] ),
        .\B_reg[15]_0 (\B_reg[15] ),
        .\B_reg[19]_0 (\B_reg[19] ),
        .\B_reg[23]_0 (\B_reg[23] ),
        .\B_reg[27]_0 (\B_reg[27] ),
        .\B_reg[31]_0 (\B_reg[31] ),
        .\B_reg[7]_0 (\B_reg[7] ),
        .D(D),
        .DI(DI),
        .P(P),
        .Q(Q),
        .S(S),
        .\T2H_reg_reg[1][10] (\T2H_reg_reg[1][10] ),
        .\T2H_reg_reg[1][11] (\T2H_reg_reg[1][11] ),
        .\T2H_reg_reg[1][12] (\T2H_reg_reg[1][12] ),
        .\T2H_reg_reg[1][13] (\T2H_reg_reg[1][13] ),
        .\T2H_reg_reg[1][14] (\T2H_reg_reg[1][14] ),
        .\T2H_reg_reg[1][15] (\T2H_reg_reg[1][15] ),
        .\T2H_reg_reg[1][16] (\T2H_reg_reg[1][16] ),
        .\T2H_reg_reg[1][17] (\T2H_reg_reg[1][17] ),
        .\T2H_reg_reg[1][18] (\T2H_reg_reg[1][18] ),
        .\T2H_reg_reg[1][19] (\T2H_reg_reg[1][19] ),
        .\T2H_reg_reg[1][20] (\T2H_reg_reg[1][20] ),
        .\T2H_reg_reg[1][21] (\T2H_reg_reg[1][21] ),
        .\T2H_reg_reg[1][8] (\T2H_reg_reg[1][8] ),
        .\T2H_reg_reg[1][9] (\T2H_reg_reg[1][9] ),
        .clk(clk),
        .\genblk1[0].q_reg (\genblk1[0].q_reg ),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .\m_delay_reg[0] (\m_delay_reg[0] ),
        .\m_delay_reg[0]_0 (\m_delay_reg[0]_0 ),
        .\msub_reg_reg[11] (\msub_reg_reg[11] ),
        .\msub_reg_reg[15] (\msub_reg_reg[15] ),
        .\msub_reg_reg[19] (\msub_reg_reg[19] ),
        .\msub_reg_reg[23] (\msub_reg_reg[23] ),
        .\msub_reg_reg[27] (\msub_reg_reg[27] ),
        .\msub_reg_reg[31] (\msub_reg_reg[31] ),
        .\msub_reg_reg[7] (\msub_reg_reg[7] ));
endmodule

(* ORIG_REF_NAME = "modred" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modred_49
   (S,
    Q,
    \B_reg[7] ,
    \B_reg[11] ,
    \B_reg[15] ,
    \B_reg[19] ,
    \B_reg[23] ,
    \B_reg[27] ,
    \B_reg[31] ,
    \T2H_reg_reg[1][21] ,
    clk,
    \T2H_reg_reg[1][20] ,
    \T2H_reg_reg[1][19] ,
    \T2H_reg_reg[1][18] ,
    \T2H_reg_reg[1][17] ,
    \T2H_reg_reg[1][16] ,
    \T2H_reg_reg[1][15] ,
    \T2H_reg_reg[1][14] ,
    \T2H_reg_reg[1][13] ,
    \T2H_reg_reg[1][12] ,
    \T2H_reg_reg[1][11] ,
    \T2H_reg_reg[1][10] ,
    \T2H_reg_reg[1][9] ,
    \T2H_reg_reg[1][8] ,
    P,
    \m_delay_reg[0] ,
    B,
    \m_delay_reg[0]_0 ,
    DI,
    \msub_reg_reg[7] ,
    \msub_reg_reg[11] ,
    \msub_reg_reg[15] ,
    \msub_reg_reg[19] ,
    \msub_reg_reg[23] ,
    \msub_reg_reg[27] ,
    \msub_reg_reg[31] ,
    \genblk1[0].q_reg ,
    \genblk8[0].q_reg ,
    D);
  output [3:0]S;
  output [31:0]Q;
  output [3:0]\B_reg[7] ;
  output [3:0]\B_reg[11] ;
  output [3:0]\B_reg[15] ;
  output [3:0]\B_reg[19] ;
  output [3:0]\B_reg[23] ;
  output [3:0]\B_reg[27] ;
  output [3:0]\B_reg[31] ;
  input \T2H_reg_reg[1][21] ;
  input clk;
  input \T2H_reg_reg[1][20] ;
  input \T2H_reg_reg[1][19] ;
  input \T2H_reg_reg[1][18] ;
  input \T2H_reg_reg[1][17] ;
  input \T2H_reg_reg[1][16] ;
  input \T2H_reg_reg[1][15] ;
  input \T2H_reg_reg[1][14] ;
  input \T2H_reg_reg[1][13] ;
  input \T2H_reg_reg[1][12] ;
  input \T2H_reg_reg[1][11] ;
  input \T2H_reg_reg[1][10] ;
  input \T2H_reg_reg[1][9] ;
  input \T2H_reg_reg[1][8] ;
  input [7:0]P;
  input \m_delay_reg[0] ;
  input [8:0]B;
  input [22:0]\m_delay_reg[0]_0 ;
  input [3:0]DI;
  input [3:0]\msub_reg_reg[7] ;
  input [3:0]\msub_reg_reg[11] ;
  input [3:0]\msub_reg_reg[15] ;
  input [3:0]\msub_reg_reg[19] ;
  input [3:0]\msub_reg_reg[23] ;
  input [3:0]\msub_reg_reg[27] ;
  input [3:0]\msub_reg_reg[31] ;
  input [18:0]\genblk1[0].q_reg ;
  input [12:0]\genblk8[0].q_reg ;
  input [32:0]D;

  wire [8:0]B;
  wire [3:0]\B_reg[11] ;
  wire [3:0]\B_reg[15] ;
  wire [3:0]\B_reg[19] ;
  wire [3:0]\B_reg[23] ;
  wire [3:0]\B_reg[27] ;
  wire [3:0]\B_reg[31] ;
  wire [3:0]\B_reg[7] ;
  wire [32:0]D;
  wire [3:0]DI;
  wire [7:0]P;
  wire [31:0]Q;
  wire [3:0]S;
  wire \T2H_reg_reg[1][10] ;
  wire \T2H_reg_reg[1][11] ;
  wire \T2H_reg_reg[1][12] ;
  wire \T2H_reg_reg[1][13] ;
  wire \T2H_reg_reg[1][14] ;
  wire \T2H_reg_reg[1][15] ;
  wire \T2H_reg_reg[1][16] ;
  wire \T2H_reg_reg[1][17] ;
  wire \T2H_reg_reg[1][18] ;
  wire \T2H_reg_reg[1][19] ;
  wire \T2H_reg_reg[1][20] ;
  wire \T2H_reg_reg[1][21] ;
  wire \T2H_reg_reg[1][8] ;
  wire \T2H_reg_reg[1][9] ;
  wire clk;
  wire [18:0]\genblk1[0].q_reg ;
  wire [12:0]\genblk8[0].q_reg ;
  wire \m_delay_reg[0] ;
  wire [22:0]\m_delay_reg[0]_0 ;
  wire [3:0]\msub_reg_reg[11] ;
  wire [3:0]\msub_reg_reg[15] ;
  wire [3:0]\msub_reg_reg[19] ;
  wire [3:0]\msub_reg_reg[23] ;
  wire [3:0]\msub_reg_reg[27] ;
  wire [3:0]\msub_reg_reg[31] ;
  wire [3:0]\msub_reg_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_p0_50 mr
       (.B(B),
        .\B_reg[11]_0 (\B_reg[11] ),
        .\B_reg[15]_0 (\B_reg[15] ),
        .\B_reg[19]_0 (\B_reg[19] ),
        .\B_reg[23]_0 (\B_reg[23] ),
        .\B_reg[27]_0 (\B_reg[27] ),
        .\B_reg[31]_0 (\B_reg[31] ),
        .\B_reg[7]_0 (\B_reg[7] ),
        .D(D),
        .DI(DI),
        .P(P),
        .Q(Q),
        .S(S),
        .\T2H_reg_reg[1][10] (\T2H_reg_reg[1][10] ),
        .\T2H_reg_reg[1][11] (\T2H_reg_reg[1][11] ),
        .\T2H_reg_reg[1][12] (\T2H_reg_reg[1][12] ),
        .\T2H_reg_reg[1][13] (\T2H_reg_reg[1][13] ),
        .\T2H_reg_reg[1][14] (\T2H_reg_reg[1][14] ),
        .\T2H_reg_reg[1][15] (\T2H_reg_reg[1][15] ),
        .\T2H_reg_reg[1][16] (\T2H_reg_reg[1][16] ),
        .\T2H_reg_reg[1][17] (\T2H_reg_reg[1][17] ),
        .\T2H_reg_reg[1][18] (\T2H_reg_reg[1][18] ),
        .\T2H_reg_reg[1][19] (\T2H_reg_reg[1][19] ),
        .\T2H_reg_reg[1][20] (\T2H_reg_reg[1][20] ),
        .\T2H_reg_reg[1][21] (\T2H_reg_reg[1][21] ),
        .\T2H_reg_reg[1][8] (\T2H_reg_reg[1][8] ),
        .\T2H_reg_reg[1][9] (\T2H_reg_reg[1][9] ),
        .clk(clk),
        .\genblk1[0].q_reg (\genblk1[0].q_reg ),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .\m_delay_reg[0] (\m_delay_reg[0] ),
        .\m_delay_reg[0]_0 (\m_delay_reg[0]_0 ),
        .\msub_reg_reg[11] (\msub_reg_reg[11] ),
        .\msub_reg_reg[15] (\msub_reg_reg[15] ),
        .\msub_reg_reg[19] (\msub_reg_reg[19] ),
        .\msub_reg_reg[23] (\msub_reg_reg[23] ),
        .\msub_reg_reg[27] (\msub_reg_reg[27] ),
        .\msub_reg_reg[31] (\msub_reg_reg[31] ),
        .\msub_reg_reg[7] (\msub_reg_reg[7] ));
endmodule

(* ORIG_REF_NAME = "modred" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modred_5
   (Q,
    \T2H_reg_reg[1][21] ,
    clk,
    \T2H_reg_reg[1][20] ,
    \T2H_reg_reg[1][19] ,
    \T2H_reg_reg[1][18] ,
    \T2H_reg_reg[1][17] ,
    \T2H_reg_reg[1][16] ,
    \T2H_reg_reg[1][15] ,
    \T2H_reg_reg[1][14] ,
    \T2H_reg_reg[1][13] ,
    \T2H_reg_reg[1][12] ,
    \T2H_reg_reg[1][11] ,
    \T2H_reg_reg[1][10] ,
    \T2H_reg_reg[1][9] ,
    \T2H_reg_reg[1][8] ,
    P,
    \m_delay_reg[0] ,
    B,
    \m_delay_reg[0]_0 ,
    \genblk8[0].q_reg ,
    \genblk1[0].q_reg ,
    D);
  output [31:0]Q;
  input \T2H_reg_reg[1][21] ;
  input clk;
  input \T2H_reg_reg[1][20] ;
  input \T2H_reg_reg[1][19] ;
  input \T2H_reg_reg[1][18] ;
  input \T2H_reg_reg[1][17] ;
  input \T2H_reg_reg[1][16] ;
  input \T2H_reg_reg[1][15] ;
  input \T2H_reg_reg[1][14] ;
  input \T2H_reg_reg[1][13] ;
  input \T2H_reg_reg[1][12] ;
  input \T2H_reg_reg[1][11] ;
  input \T2H_reg_reg[1][10] ;
  input \T2H_reg_reg[1][9] ;
  input \T2H_reg_reg[1][8] ;
  input [7:0]P;
  input \m_delay_reg[0] ;
  input [8:0]B;
  input [22:0]\m_delay_reg[0]_0 ;
  input [12:0]\genblk8[0].q_reg ;
  input [18:0]\genblk1[0].q_reg ;
  input [32:0]D;

  wire [8:0]B;
  wire [32:0]D;
  wire [7:0]P;
  wire [31:0]Q;
  wire \T2H_reg_reg[1][10] ;
  wire \T2H_reg_reg[1][11] ;
  wire \T2H_reg_reg[1][12] ;
  wire \T2H_reg_reg[1][13] ;
  wire \T2H_reg_reg[1][14] ;
  wire \T2H_reg_reg[1][15] ;
  wire \T2H_reg_reg[1][16] ;
  wire \T2H_reg_reg[1][17] ;
  wire \T2H_reg_reg[1][18] ;
  wire \T2H_reg_reg[1][19] ;
  wire \T2H_reg_reg[1][20] ;
  wire \T2H_reg_reg[1][21] ;
  wire \T2H_reg_reg[1][8] ;
  wire \T2H_reg_reg[1][9] ;
  wire clk;
  wire [18:0]\genblk1[0].q_reg ;
  wire [12:0]\genblk8[0].q_reg ;
  wire \m_delay_reg[0] ;
  wire [22:0]\m_delay_reg[0]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_p0 mr
       (.B(B),
        .D(D),
        .P(P),
        .Q(Q),
        .\T2H_reg_reg[1][10] (\T2H_reg_reg[1][10] ),
        .\T2H_reg_reg[1][11] (\T2H_reg_reg[1][11] ),
        .\T2H_reg_reg[1][12] (\T2H_reg_reg[1][12] ),
        .\T2H_reg_reg[1][13] (\T2H_reg_reg[1][13] ),
        .\T2H_reg_reg[1][14] (\T2H_reg_reg[1][14] ),
        .\T2H_reg_reg[1][15] (\T2H_reg_reg[1][15] ),
        .\T2H_reg_reg[1][16] (\T2H_reg_reg[1][16] ),
        .\T2H_reg_reg[1][17] (\T2H_reg_reg[1][17] ),
        .\T2H_reg_reg[1][18] (\T2H_reg_reg[1][18] ),
        .\T2H_reg_reg[1][19] (\T2H_reg_reg[1][19] ),
        .\T2H_reg_reg[1][20] (\T2H_reg_reg[1][20] ),
        .\T2H_reg_reg[1][21] (\T2H_reg_reg[1][21] ),
        .\T2H_reg_reg[1][8] (\T2H_reg_reg[1][8] ),
        .\T2H_reg_reg[1][9] (\T2H_reg_reg[1][9] ),
        .clk(clk),
        .\genblk1[0].q_reg (\genblk1[0].q_reg ),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .\m_delay_reg[0] (\m_delay_reg[0] ),
        .\m_delay_reg[0]_0 (\m_delay_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modsub
   (\msub_res_reg_reg[31]_0 ,
    \msub_res_reg_reg[31]_1 ,
    DI,
    S,
    \msub_reg_reg[7]_0 ,
    \msub_reg_reg[7]_1 ,
    \msub_reg_reg[11]_0 ,
    \msub_reg_reg[11]_1 ,
    \msub_reg_reg[15]_0 ,
    \msub_reg_reg[15]_1 ,
    \msub_reg_reg[19]_0 ,
    \msub_reg_reg[19]_1 ,
    \msub_reg_reg[23]_0 ,
    \msub_reg_reg[23]_1 ,
    \msub_reg_reg[27]_0 ,
    \msub_reg_reg[27]_1 ,
    \msub_reg_reg[31]_0 ,
    \msub_reg_reg[31]_1 ,
    \y_reg[3] ,
    \y_reg[11] ,
    \y_reg[15] ,
    \y_reg[19] ,
    \y_reg[23] ,
    \y_reg[27] ,
    \y_reg[31] ,
    \genblk1[0].q_reg ,
    \genblk8[0].q_reg ,
    clk);
  output [31:0]\msub_res_reg_reg[31]_0 ;
  output [31:0]\msub_res_reg_reg[31]_1 ;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]\msub_reg_reg[7]_0 ;
  input [3:0]\msub_reg_reg[7]_1 ;
  input [3:0]\msub_reg_reg[11]_0 ;
  input [3:0]\msub_reg_reg[11]_1 ;
  input [3:0]\msub_reg_reg[15]_0 ;
  input [3:0]\msub_reg_reg[15]_1 ;
  input [3:0]\msub_reg_reg[19]_0 ;
  input [3:0]\msub_reg_reg[19]_1 ;
  input [3:0]\msub_reg_reg[23]_0 ;
  input [3:0]\msub_reg_reg[23]_1 ;
  input [3:0]\msub_reg_reg[27]_0 ;
  input [3:0]\msub_reg_reg[27]_1 ;
  input [3:0]\msub_reg_reg[31]_0 ;
  input [3:0]\msub_reg_reg[31]_1 ;
  input [0:0]\y_reg[3] ;
  input [3:0]\y_reg[11] ;
  input [3:0]\y_reg[15] ;
  input [3:0]\y_reg[19] ;
  input [3:0]\y_reg[23] ;
  input [3:0]\y_reg[27] ;
  input [2:0]\y_reg[31] ;
  input [18:0]\genblk1[0].q_reg ;
  input [3:0]\genblk8[0].q_reg ;
  input clk;

  wire [3:0]DI;
  wire [3:0]S;
  wire clk;
  wire [18:0]\genblk1[0].q_reg ;
  wire [3:0]\genblk8[0].q_reg ;
  wire [32:0]msub;
  wire msub_carry__0_n_0;
  wire msub_carry__0_n_1;
  wire msub_carry__0_n_2;
  wire msub_carry__0_n_3;
  wire msub_carry__1_n_0;
  wire msub_carry__1_n_1;
  wire msub_carry__1_n_2;
  wire msub_carry__1_n_3;
  wire msub_carry__2_n_0;
  wire msub_carry__2_n_1;
  wire msub_carry__2_n_2;
  wire msub_carry__2_n_3;
  wire msub_carry__3_n_0;
  wire msub_carry__3_n_1;
  wire msub_carry__3_n_2;
  wire msub_carry__3_n_3;
  wire msub_carry__4_n_0;
  wire msub_carry__4_n_1;
  wire msub_carry__4_n_2;
  wire msub_carry__4_n_3;
  wire msub_carry__5_n_0;
  wire msub_carry__5_n_1;
  wire msub_carry__5_n_2;
  wire msub_carry__5_n_3;
  wire msub_carry__6_n_0;
  wire msub_carry__6_n_1;
  wire msub_carry__6_n_2;
  wire msub_carry__6_n_3;
  wire msub_carry_n_0;
  wire msub_carry_n_1;
  wire msub_carry_n_2;
  wire msub_carry_n_3;
  wire msub_q_carry__0_n_0;
  wire msub_q_carry__0_n_1;
  wire msub_q_carry__0_n_2;
  wire msub_q_carry__0_n_3;
  wire msub_q_carry__1_i_1__0_n_0;
  wire msub_q_carry__1_i_2__0_n_0;
  wire msub_q_carry__1_i_3__0_n_0;
  wire msub_q_carry__1_n_0;
  wire msub_q_carry__1_n_1;
  wire msub_q_carry__1_n_2;
  wire msub_q_carry__1_n_3;
  wire msub_q_carry__2_i_1__0_n_0;
  wire msub_q_carry__2_i_2__0_n_0;
  wire msub_q_carry__2_i_3__0_n_0;
  wire msub_q_carry__2_i_4__0_n_0;
  wire msub_q_carry__2_n_0;
  wire msub_q_carry__2_n_1;
  wire msub_q_carry__2_n_2;
  wire msub_q_carry__2_n_3;
  wire msub_q_carry__3_i_1__0_n_0;
  wire msub_q_carry__3_i_2__0_n_0;
  wire msub_q_carry__3_i_3__0_n_0;
  wire msub_q_carry__3_i_4__0_n_0;
  wire msub_q_carry__3_n_0;
  wire msub_q_carry__3_n_1;
  wire msub_q_carry__3_n_2;
  wire msub_q_carry__3_n_3;
  wire msub_q_carry__4_i_1__0_n_0;
  wire msub_q_carry__4_i_2__0_n_0;
  wire msub_q_carry__4_i_3__0_n_0;
  wire msub_q_carry__4_i_4__0_n_0;
  wire msub_q_carry__4_n_0;
  wire msub_q_carry__4_n_1;
  wire msub_q_carry__4_n_2;
  wire msub_q_carry__4_n_3;
  wire msub_q_carry__5_i_1__0_n_0;
  wire msub_q_carry__5_i_2__0_n_0;
  wire msub_q_carry__5_i_3__0_n_0;
  wire msub_q_carry__5_i_4__0_n_0;
  wire msub_q_carry__5_n_0;
  wire msub_q_carry__5_n_1;
  wire msub_q_carry__5_n_2;
  wire msub_q_carry__5_n_3;
  wire msub_q_carry__6_i_1__0_n_0;
  wire msub_q_carry__6_i_2__0_n_0;
  wire msub_q_carry__6_i_3__0_n_0;
  wire msub_q_carry__6_i_4__0_n_0;
  wire msub_q_carry__6_n_1;
  wire msub_q_carry__6_n_2;
  wire msub_q_carry__6_n_3;
  wire msub_q_carry_i_1__0_n_0;
  wire msub_q_carry_n_0;
  wire msub_q_carry_n_1;
  wire msub_q_carry_n_2;
  wire msub_q_carry_n_3;
  wire [3:0]\msub_reg_reg[11]_0 ;
  wire [3:0]\msub_reg_reg[11]_1 ;
  wire [3:0]\msub_reg_reg[15]_0 ;
  wire [3:0]\msub_reg_reg[15]_1 ;
  wire [3:0]\msub_reg_reg[19]_0 ;
  wire [3:0]\msub_reg_reg[19]_1 ;
  wire [3:0]\msub_reg_reg[23]_0 ;
  wire [3:0]\msub_reg_reg[23]_1 ;
  wire [3:0]\msub_reg_reg[27]_0 ;
  wire [3:0]\msub_reg_reg[27]_1 ;
  wire [3:0]\msub_reg_reg[31]_0 ;
  wire [3:0]\msub_reg_reg[31]_1 ;
  wire [3:0]\msub_reg_reg[7]_0 ;
  wire [3:0]\msub_reg_reg[7]_1 ;
  wire \msub_reg_reg_n_0_[0] ;
  wire \msub_reg_reg_n_0_[10] ;
  wire \msub_reg_reg_n_0_[11] ;
  wire \msub_reg_reg_n_0_[12] ;
  wire \msub_reg_reg_n_0_[13] ;
  wire \msub_reg_reg_n_0_[14] ;
  wire \msub_reg_reg_n_0_[15] ;
  wire \msub_reg_reg_n_0_[16] ;
  wire \msub_reg_reg_n_0_[17] ;
  wire \msub_reg_reg_n_0_[18] ;
  wire \msub_reg_reg_n_0_[19] ;
  wire \msub_reg_reg_n_0_[1] ;
  wire \msub_reg_reg_n_0_[20] ;
  wire \msub_reg_reg_n_0_[21] ;
  wire \msub_reg_reg_n_0_[22] ;
  wire \msub_reg_reg_n_0_[23] ;
  wire \msub_reg_reg_n_0_[24] ;
  wire \msub_reg_reg_n_0_[25] ;
  wire \msub_reg_reg_n_0_[26] ;
  wire \msub_reg_reg_n_0_[27] ;
  wire \msub_reg_reg_n_0_[28] ;
  wire \msub_reg_reg_n_0_[29] ;
  wire \msub_reg_reg_n_0_[2] ;
  wire \msub_reg_reg_n_0_[30] ;
  wire \msub_reg_reg_n_0_[31] ;
  wire \msub_reg_reg_n_0_[32] ;
  wire \msub_reg_reg_n_0_[3] ;
  wire \msub_reg_reg_n_0_[4] ;
  wire \msub_reg_reg_n_0_[5] ;
  wire \msub_reg_reg_n_0_[6] ;
  wire \msub_reg_reg_n_0_[7] ;
  wire \msub_reg_reg_n_0_[8] ;
  wire \msub_reg_reg_n_0_[9] ;
  wire [31:0]msub_res;
  wire [31:0]\msub_res_reg_reg[31]_0 ;
  wire [31:0]\msub_res_reg_reg[31]_1 ;
  wire [3:0]\y_reg[11] ;
  wire \y_reg[11]_i_1__2_n_0 ;
  wire \y_reg[11]_i_1__2_n_1 ;
  wire \y_reg[11]_i_1__2_n_2 ;
  wire \y_reg[11]_i_1__2_n_3 ;
  wire [3:0]\y_reg[15] ;
  wire \y_reg[15]_i_1__2_n_0 ;
  wire \y_reg[15]_i_1__2_n_1 ;
  wire \y_reg[15]_i_1__2_n_2 ;
  wire \y_reg[15]_i_1__2_n_3 ;
  wire [3:0]\y_reg[19] ;
  wire \y_reg[19]_i_1__2_n_0 ;
  wire \y_reg[19]_i_1__2_n_1 ;
  wire \y_reg[19]_i_1__2_n_2 ;
  wire \y_reg[19]_i_1__2_n_3 ;
  wire [3:0]\y_reg[23] ;
  wire \y_reg[23]_i_1__2_n_0 ;
  wire \y_reg[23]_i_1__2_n_1 ;
  wire \y_reg[23]_i_1__2_n_2 ;
  wire \y_reg[23]_i_1__2_n_3 ;
  wire [3:0]\y_reg[27] ;
  wire \y_reg[27]_i_1__2_n_0 ;
  wire \y_reg[27]_i_1__2_n_1 ;
  wire \y_reg[27]_i_1__2_n_2 ;
  wire \y_reg[27]_i_1__2_n_3 ;
  wire [2:0]\y_reg[31] ;
  wire \y_reg[31]_i_1__2_n_2 ;
  wire \y_reg[31]_i_1__2_n_3 ;
  wire [0:0]\y_reg[3] ;
  wire \y_reg[3]_i_1__2_n_0 ;
  wire \y_reg[3]_i_1__2_n_1 ;
  wire \y_reg[3]_i_1__2_n_2 ;
  wire \y_reg[3]_i_1__2_n_3 ;
  wire \y_reg[7]_i_1__2_n_0 ;
  wire \y_reg[7]_i_1__2_n_1 ;
  wire \y_reg[7]_i_1__2_n_2 ;
  wire \y_reg[7]_i_1__2_n_3 ;
  wire [3:0]NLW_msub_carry__7_CO_UNCONNECTED;
  wire [3:1]NLW_msub_carry__7_O_UNCONNECTED;
  wire [3:3]NLW_msub_q_carry__6_CO_UNCONNECTED;
  wire [2:2]\NLW_y_reg[31]_i_1__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_y_reg[31]_i_1__2_O_UNCONNECTED ;

  CARRY4 msub_carry
       (.CI(1'b0),
        .CO({msub_carry_n_0,msub_carry_n_1,msub_carry_n_2,msub_carry_n_3}),
        .CYINIT(1'b1),
        .DI(DI),
        .O(msub[3:0]),
        .S(S));
  CARRY4 msub_carry__0
       (.CI(msub_carry_n_0),
        .CO({msub_carry__0_n_0,msub_carry__0_n_1,msub_carry__0_n_2,msub_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\msub_reg_reg[7]_0 ),
        .O(msub[7:4]),
        .S(\msub_reg_reg[7]_1 ));
  CARRY4 msub_carry__1
       (.CI(msub_carry__0_n_0),
        .CO({msub_carry__1_n_0,msub_carry__1_n_1,msub_carry__1_n_2,msub_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(\msub_reg_reg[11]_0 ),
        .O(msub[11:8]),
        .S(\msub_reg_reg[11]_1 ));
  CARRY4 msub_carry__2
       (.CI(msub_carry__1_n_0),
        .CO({msub_carry__2_n_0,msub_carry__2_n_1,msub_carry__2_n_2,msub_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(\msub_reg_reg[15]_0 ),
        .O(msub[15:12]),
        .S(\msub_reg_reg[15]_1 ));
  CARRY4 msub_carry__3
       (.CI(msub_carry__2_n_0),
        .CO({msub_carry__3_n_0,msub_carry__3_n_1,msub_carry__3_n_2,msub_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(\msub_reg_reg[19]_0 ),
        .O(msub[19:16]),
        .S(\msub_reg_reg[19]_1 ));
  CARRY4 msub_carry__4
       (.CI(msub_carry__3_n_0),
        .CO({msub_carry__4_n_0,msub_carry__4_n_1,msub_carry__4_n_2,msub_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(\msub_reg_reg[23]_0 ),
        .O(msub[23:20]),
        .S(\msub_reg_reg[23]_1 ));
  CARRY4 msub_carry__5
       (.CI(msub_carry__4_n_0),
        .CO({msub_carry__5_n_0,msub_carry__5_n_1,msub_carry__5_n_2,msub_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(\msub_reg_reg[27]_0 ),
        .O(msub[27:24]),
        .S(\msub_reg_reg[27]_1 ));
  CARRY4 msub_carry__6
       (.CI(msub_carry__5_n_0),
        .CO({msub_carry__6_n_0,msub_carry__6_n_1,msub_carry__6_n_2,msub_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(\msub_reg_reg[31]_0 ),
        .O(msub[31:28]),
        .S(\msub_reg_reg[31]_1 ));
  CARRY4 msub_carry__7
       (.CI(msub_carry__6_n_0),
        .CO(NLW_msub_carry__7_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_msub_carry__7_O_UNCONNECTED[3:1],msub[32]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 msub_q_carry
       (.CI(1'b0),
        .CO({msub_q_carry_n_0,msub_q_carry_n_1,msub_q_carry_n_2,msub_q_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\msub_reg_reg_n_0_[0] }),
        .O(msub_res[3:0]),
        .S({\msub_reg_reg_n_0_[3] ,\msub_reg_reg_n_0_[2] ,\msub_reg_reg_n_0_[1] ,msub_q_carry_i_1__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 msub_q_carry__0
       (.CI(msub_q_carry_n_0),
        .CO({msub_q_carry__0_n_0,msub_q_carry__0_n_1,msub_q_carry__0_n_2,msub_q_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(msub_res[7:4]),
        .S({\msub_reg_reg_n_0_[7] ,\msub_reg_reg_n_0_[6] ,\msub_reg_reg_n_0_[5] ,\msub_reg_reg_n_0_[4] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 msub_q_carry__1
       (.CI(msub_q_carry__0_n_0),
        .CO({msub_q_carry__1_n_0,msub_q_carry__1_n_1,msub_q_carry__1_n_2,msub_q_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\msub_reg_reg_n_0_[11] ,\msub_reg_reg_n_0_[10] ,\msub_reg_reg_n_0_[9] ,1'b0}),
        .O(msub_res[11:8]),
        .S({msub_q_carry__1_i_1__0_n_0,msub_q_carry__1_i_2__0_n_0,msub_q_carry__1_i_3__0_n_0,\msub_reg_reg_n_0_[8] }));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__1_i_1__0
       (.I0(\msub_reg_reg_n_0_[11] ),
        .I1(\genblk1[0].q_reg [2]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__1_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__1_i_2__0
       (.I0(\msub_reg_reg_n_0_[10] ),
        .I1(\genblk1[0].q_reg [1]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__1_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__1_i_3__0
       (.I0(\msub_reg_reg_n_0_[9] ),
        .I1(\genblk1[0].q_reg [0]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__1_i_3__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 msub_q_carry__2
       (.CI(msub_q_carry__1_n_0),
        .CO({msub_q_carry__2_n_0,msub_q_carry__2_n_1,msub_q_carry__2_n_2,msub_q_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\msub_reg_reg_n_0_[15] ,\msub_reg_reg_n_0_[14] ,\msub_reg_reg_n_0_[13] ,\msub_reg_reg_n_0_[12] }),
        .O(msub_res[15:12]),
        .S({msub_q_carry__2_i_1__0_n_0,msub_q_carry__2_i_2__0_n_0,msub_q_carry__2_i_3__0_n_0,msub_q_carry__2_i_4__0_n_0}));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__2_i_1__0
       (.I0(\msub_reg_reg_n_0_[15] ),
        .I1(\genblk1[0].q_reg [6]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__2_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__2_i_2__0
       (.I0(\msub_reg_reg_n_0_[14] ),
        .I1(\genblk1[0].q_reg [5]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__2_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__2_i_3__0
       (.I0(\msub_reg_reg_n_0_[13] ),
        .I1(\genblk1[0].q_reg [4]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__2_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__2_i_4__0
       (.I0(\msub_reg_reg_n_0_[12] ),
        .I1(\genblk1[0].q_reg [3]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__2_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 msub_q_carry__3
       (.CI(msub_q_carry__2_n_0),
        .CO({msub_q_carry__3_n_0,msub_q_carry__3_n_1,msub_q_carry__3_n_2,msub_q_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\msub_reg_reg_n_0_[19] ,\msub_reg_reg_n_0_[18] ,\msub_reg_reg_n_0_[17] ,\msub_reg_reg_n_0_[16] }),
        .O(msub_res[19:16]),
        .S({msub_q_carry__3_i_1__0_n_0,msub_q_carry__3_i_2__0_n_0,msub_q_carry__3_i_3__0_n_0,msub_q_carry__3_i_4__0_n_0}));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__3_i_1__0
       (.I0(\msub_reg_reg_n_0_[19] ),
        .I1(\genblk8[0].q_reg [3]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__3_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__3_i_2__0
       (.I0(\msub_reg_reg_n_0_[18] ),
        .I1(\genblk8[0].q_reg [2]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__3_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__3_i_3__0
       (.I0(\msub_reg_reg_n_0_[17] ),
        .I1(\genblk8[0].q_reg [1]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__3_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__3_i_4__0
       (.I0(\msub_reg_reg_n_0_[16] ),
        .I1(\genblk8[0].q_reg [0]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__3_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 msub_q_carry__4
       (.CI(msub_q_carry__3_n_0),
        .CO({msub_q_carry__4_n_0,msub_q_carry__4_n_1,msub_q_carry__4_n_2,msub_q_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\msub_reg_reg_n_0_[23] ,\msub_reg_reg_n_0_[22] ,\msub_reg_reg_n_0_[21] ,\msub_reg_reg_n_0_[20] }),
        .O(msub_res[23:20]),
        .S({msub_q_carry__4_i_1__0_n_0,msub_q_carry__4_i_2__0_n_0,msub_q_carry__4_i_3__0_n_0,msub_q_carry__4_i_4__0_n_0}));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__4_i_1__0
       (.I0(\msub_reg_reg_n_0_[23] ),
        .I1(\genblk1[0].q_reg [10]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__4_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__4_i_2__0
       (.I0(\msub_reg_reg_n_0_[22] ),
        .I1(\genblk1[0].q_reg [9]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__4_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__4_i_3__0
       (.I0(\msub_reg_reg_n_0_[21] ),
        .I1(\genblk1[0].q_reg [8]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__4_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__4_i_4__0
       (.I0(\msub_reg_reg_n_0_[20] ),
        .I1(\genblk1[0].q_reg [7]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__4_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 msub_q_carry__5
       (.CI(msub_q_carry__4_n_0),
        .CO({msub_q_carry__5_n_0,msub_q_carry__5_n_1,msub_q_carry__5_n_2,msub_q_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\msub_reg_reg_n_0_[27] ,\msub_reg_reg_n_0_[26] ,\msub_reg_reg_n_0_[25] ,\msub_reg_reg_n_0_[24] }),
        .O(msub_res[27:24]),
        .S({msub_q_carry__5_i_1__0_n_0,msub_q_carry__5_i_2__0_n_0,msub_q_carry__5_i_3__0_n_0,msub_q_carry__5_i_4__0_n_0}));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__5_i_1__0
       (.I0(\msub_reg_reg_n_0_[27] ),
        .I1(\genblk1[0].q_reg [14]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__5_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__5_i_2__0
       (.I0(\msub_reg_reg_n_0_[26] ),
        .I1(\genblk1[0].q_reg [13]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__5_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__5_i_3__0
       (.I0(\msub_reg_reg_n_0_[25] ),
        .I1(\genblk1[0].q_reg [12]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__5_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__5_i_4__0
       (.I0(\msub_reg_reg_n_0_[24] ),
        .I1(\genblk1[0].q_reg [11]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__5_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 msub_q_carry__6
       (.CI(msub_q_carry__5_n_0),
        .CO({NLW_msub_q_carry__6_CO_UNCONNECTED[3],msub_q_carry__6_n_1,msub_q_carry__6_n_2,msub_q_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\msub_reg_reg_n_0_[30] ,\msub_reg_reg_n_0_[29] ,\msub_reg_reg_n_0_[28] }),
        .O(msub_res[31:28]),
        .S({msub_q_carry__6_i_1__0_n_0,msub_q_carry__6_i_2__0_n_0,msub_q_carry__6_i_3__0_n_0,msub_q_carry__6_i_4__0_n_0}));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__6_i_1__0
       (.I0(\msub_reg_reg_n_0_[31] ),
        .I1(\genblk1[0].q_reg [18]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__6_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__6_i_2__0
       (.I0(\msub_reg_reg_n_0_[30] ),
        .I1(\genblk1[0].q_reg [17]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__6_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__6_i_3__0
       (.I0(\msub_reg_reg_n_0_[29] ),
        .I1(\genblk1[0].q_reg [16]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__6_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__6_i_4__0
       (.I0(\msub_reg_reg_n_0_[28] ),
        .I1(\genblk1[0].q_reg [15]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__6_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    msub_q_carry_i_1__0
       (.I0(\msub_reg_reg_n_0_[0] ),
        .I1(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry_i_1__0_n_0));
  FDRE \msub_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[0]),
        .Q(\msub_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \msub_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[10]),
        .Q(\msub_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \msub_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[11]),
        .Q(\msub_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \msub_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[12]),
        .Q(\msub_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \msub_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[13]),
        .Q(\msub_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \msub_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[14]),
        .Q(\msub_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \msub_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[15]),
        .Q(\msub_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \msub_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[16]),
        .Q(\msub_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \msub_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[17]),
        .Q(\msub_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \msub_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[18]),
        .Q(\msub_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \msub_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[19]),
        .Q(\msub_reg_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \msub_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[1]),
        .Q(\msub_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \msub_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[20]),
        .Q(\msub_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \msub_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[21]),
        .Q(\msub_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \msub_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[22]),
        .Q(\msub_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \msub_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[23]),
        .Q(\msub_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \msub_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[24]),
        .Q(\msub_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \msub_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[25]),
        .Q(\msub_reg_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \msub_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[26]),
        .Q(\msub_reg_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \msub_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[27]),
        .Q(\msub_reg_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \msub_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[28]),
        .Q(\msub_reg_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \msub_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[29]),
        .Q(\msub_reg_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \msub_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[2]),
        .Q(\msub_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \msub_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[30]),
        .Q(\msub_reg_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \msub_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[31]),
        .Q(\msub_reg_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \msub_reg_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[32]),
        .Q(\msub_reg_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \msub_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[3]),
        .Q(\msub_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \msub_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[4]),
        .Q(\msub_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \msub_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[5]),
        .Q(\msub_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \msub_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[6]),
        .Q(\msub_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \msub_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[7]),
        .Q(\msub_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \msub_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[8]),
        .Q(\msub_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \msub_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[9]),
        .Q(\msub_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \msub_res_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[0]),
        .Q(\msub_res_reg_reg[31]_1 [0]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[10]),
        .Q(\msub_res_reg_reg[31]_1 [10]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[11]),
        .Q(\msub_res_reg_reg[31]_1 [11]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[12]),
        .Q(\msub_res_reg_reg[31]_1 [12]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[13]),
        .Q(\msub_res_reg_reg[31]_1 [13]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[14]),
        .Q(\msub_res_reg_reg[31]_1 [14]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[15]),
        .Q(\msub_res_reg_reg[31]_1 [15]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[16]),
        .Q(\msub_res_reg_reg[31]_1 [16]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[17]),
        .Q(\msub_res_reg_reg[31]_1 [17]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[18]),
        .Q(\msub_res_reg_reg[31]_1 [18]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[19]),
        .Q(\msub_res_reg_reg[31]_1 [19]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[1]),
        .Q(\msub_res_reg_reg[31]_1 [1]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[20]),
        .Q(\msub_res_reg_reg[31]_1 [20]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[21]),
        .Q(\msub_res_reg_reg[31]_1 [21]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[22]),
        .Q(\msub_res_reg_reg[31]_1 [22]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[23]),
        .Q(\msub_res_reg_reg[31]_1 [23]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[24]),
        .Q(\msub_res_reg_reg[31]_1 [24]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[25]),
        .Q(\msub_res_reg_reg[31]_1 [25]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[26]),
        .Q(\msub_res_reg_reg[31]_1 [26]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[27]),
        .Q(\msub_res_reg_reg[31]_1 [27]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[28]),
        .Q(\msub_res_reg_reg[31]_1 [28]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[29]),
        .Q(\msub_res_reg_reg[31]_1 [29]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[2]),
        .Q(\msub_res_reg_reg[31]_1 [2]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[30]),
        .Q(\msub_res_reg_reg[31]_1 [30]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[31]),
        .Q(\msub_res_reg_reg[31]_1 [31]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[3]),
        .Q(\msub_res_reg_reg[31]_1 [3]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[4]),
        .Q(\msub_res_reg_reg[31]_1 [4]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[5]),
        .Q(\msub_res_reg_reg[31]_1 [5]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[6]),
        .Q(\msub_res_reg_reg[31]_1 [6]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[7]),
        .Q(\msub_res_reg_reg[31]_1 [7]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[8]),
        .Q(\msub_res_reg_reg[31]_1 [8]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[9]),
        .Q(\msub_res_reg_reg[31]_1 [9]),
        .R(1'b0));
  CARRY4 \y_reg[11]_i_1__2 
       (.CI(\y_reg[7]_i_1__2_n_0 ),
        .CO({\y_reg[11]_i_1__2_n_0 ,\y_reg[11]_i_1__2_n_1 ,\y_reg[11]_i_1__2_n_2 ,\y_reg[11]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\msub_res_reg_reg[31]_1 [12:9]),
        .O(\msub_res_reg_reg[31]_0 [11:8]),
        .S(\y_reg[11] ));
  CARRY4 \y_reg[15]_i_1__2 
       (.CI(\y_reg[11]_i_1__2_n_0 ),
        .CO({\y_reg[15]_i_1__2_n_0 ,\y_reg[15]_i_1__2_n_1 ,\y_reg[15]_i_1__2_n_2 ,\y_reg[15]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\msub_res_reg_reg[31]_1 [16:13]),
        .O(\msub_res_reg_reg[31]_0 [15:12]),
        .S(\y_reg[15] ));
  CARRY4 \y_reg[19]_i_1__2 
       (.CI(\y_reg[15]_i_1__2_n_0 ),
        .CO({\y_reg[19]_i_1__2_n_0 ,\y_reg[19]_i_1__2_n_1 ,\y_reg[19]_i_1__2_n_2 ,\y_reg[19]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\msub_res_reg_reg[31]_1 [20:17]),
        .O(\msub_res_reg_reg[31]_0 [19:16]),
        .S(\y_reg[19] ));
  CARRY4 \y_reg[23]_i_1__2 
       (.CI(\y_reg[19]_i_1__2_n_0 ),
        .CO({\y_reg[23]_i_1__2_n_0 ,\y_reg[23]_i_1__2_n_1 ,\y_reg[23]_i_1__2_n_2 ,\y_reg[23]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\msub_res_reg_reg[31]_1 [24:21]),
        .O(\msub_res_reg_reg[31]_0 [23:20]),
        .S(\y_reg[23] ));
  CARRY4 \y_reg[27]_i_1__2 
       (.CI(\y_reg[23]_i_1__2_n_0 ),
        .CO({\y_reg[27]_i_1__2_n_0 ,\y_reg[27]_i_1__2_n_1 ,\y_reg[27]_i_1__2_n_2 ,\y_reg[27]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\msub_res_reg_reg[31]_1 [28:25]),
        .O(\msub_res_reg_reg[31]_0 [27:24]),
        .S(\y_reg[27] ));
  CARRY4 \y_reg[31]_i_1__2 
       (.CI(\y_reg[27]_i_1__2_n_0 ),
        .CO({\msub_res_reg_reg[31]_0 [31],\NLW_y_reg[31]_i_1__2_CO_UNCONNECTED [2],\y_reg[31]_i_1__2_n_2 ,\y_reg[31]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\msub_res_reg_reg[31]_1 [31:29]}),
        .O({\NLW_y_reg[31]_i_1__2_O_UNCONNECTED [3],\msub_res_reg_reg[31]_0 [30:28]}),
        .S({1'b1,\y_reg[31] }));
  CARRY4 \y_reg[3]_i_1__2 
       (.CI(1'b0),
        .CO({\y_reg[3]_i_1__2_n_0 ,\y_reg[3]_i_1__2_n_1 ,\y_reg[3]_i_1__2_n_2 ,\y_reg[3]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\msub_res_reg_reg[31]_1 [1]}),
        .O(\msub_res_reg_reg[31]_0 [3:0]),
        .S({\msub_res_reg_reg[31]_1 [4:2],\y_reg[3] }));
  CARRY4 \y_reg[7]_i_1__2 
       (.CI(\y_reg[3]_i_1__2_n_0 ),
        .CO({\y_reg[7]_i_1__2_n_0 ,\y_reg[7]_i_1__2_n_1 ,\y_reg[7]_i_1__2_n_2 ,\y_reg[7]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\msub_res_reg_reg[31]_0 [7:4]),
        .S(\msub_res_reg_reg[31]_1 [8:5]));
endmodule

(* ORIG_REF_NAME = "modsub" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modsub_64
   (\msub_res_reg_reg[31]_0 ,
    \msub_res_reg_reg[31]_1 ,
    DI,
    S,
    \msub_reg_reg[7]_0 ,
    \msub_reg_reg[7]_1 ,
    \msub_reg_reg[11]_0 ,
    \msub_reg_reg[11]_1 ,
    \msub_reg_reg[15]_0 ,
    \msub_reg_reg[15]_1 ,
    \msub_reg_reg[19]_0 ,
    \msub_reg_reg[19]_1 ,
    \msub_reg_reg[23]_0 ,
    \msub_reg_reg[23]_1 ,
    \msub_reg_reg[27]_0 ,
    \msub_reg_reg[27]_1 ,
    \msub_reg_reg[31]_0 ,
    \msub_reg_reg[31]_1 ,
    \y_reg[3] ,
    \y_reg[11] ,
    \y_reg[15] ,
    \y_reg[19] ,
    \y_reg[23] ,
    \y_reg[27] ,
    \y_reg[31] ,
    \genblk1[0].q_reg ,
    \genblk8[0].q_reg ,
    clk);
  output [31:0]\msub_res_reg_reg[31]_0 ;
  output [31:0]\msub_res_reg_reg[31]_1 ;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]\msub_reg_reg[7]_0 ;
  input [3:0]\msub_reg_reg[7]_1 ;
  input [3:0]\msub_reg_reg[11]_0 ;
  input [3:0]\msub_reg_reg[11]_1 ;
  input [3:0]\msub_reg_reg[15]_0 ;
  input [3:0]\msub_reg_reg[15]_1 ;
  input [3:0]\msub_reg_reg[19]_0 ;
  input [3:0]\msub_reg_reg[19]_1 ;
  input [3:0]\msub_reg_reg[23]_0 ;
  input [3:0]\msub_reg_reg[23]_1 ;
  input [3:0]\msub_reg_reg[27]_0 ;
  input [3:0]\msub_reg_reg[27]_1 ;
  input [3:0]\msub_reg_reg[31]_0 ;
  input [3:0]\msub_reg_reg[31]_1 ;
  input [0:0]\y_reg[3] ;
  input [3:0]\y_reg[11] ;
  input [3:0]\y_reg[15] ;
  input [3:0]\y_reg[19] ;
  input [3:0]\y_reg[23] ;
  input [3:0]\y_reg[27] ;
  input [2:0]\y_reg[31] ;
  input [18:0]\genblk1[0].q_reg ;
  input [3:0]\genblk8[0].q_reg ;
  input clk;

  wire [3:0]DI;
  wire [3:0]S;
  wire clk;
  wire [18:0]\genblk1[0].q_reg ;
  wire [3:0]\genblk8[0].q_reg ;
  wire [32:0]msub;
  wire msub_carry__0_n_0;
  wire msub_carry__0_n_1;
  wire msub_carry__0_n_2;
  wire msub_carry__0_n_3;
  wire msub_carry__1_n_0;
  wire msub_carry__1_n_1;
  wire msub_carry__1_n_2;
  wire msub_carry__1_n_3;
  wire msub_carry__2_n_0;
  wire msub_carry__2_n_1;
  wire msub_carry__2_n_2;
  wire msub_carry__2_n_3;
  wire msub_carry__3_n_0;
  wire msub_carry__3_n_1;
  wire msub_carry__3_n_2;
  wire msub_carry__3_n_3;
  wire msub_carry__4_n_0;
  wire msub_carry__4_n_1;
  wire msub_carry__4_n_2;
  wire msub_carry__4_n_3;
  wire msub_carry__5_n_0;
  wire msub_carry__5_n_1;
  wire msub_carry__5_n_2;
  wire msub_carry__5_n_3;
  wire msub_carry__6_n_0;
  wire msub_carry__6_n_1;
  wire msub_carry__6_n_2;
  wire msub_carry__6_n_3;
  wire msub_carry_n_0;
  wire msub_carry_n_1;
  wire msub_carry_n_2;
  wire msub_carry_n_3;
  wire msub_q_carry__0_n_0;
  wire msub_q_carry__0_n_1;
  wire msub_q_carry__0_n_2;
  wire msub_q_carry__0_n_3;
  wire msub_q_carry__1_i_1_n_0;
  wire msub_q_carry__1_i_2_n_0;
  wire msub_q_carry__1_i_3_n_0;
  wire msub_q_carry__1_n_0;
  wire msub_q_carry__1_n_1;
  wire msub_q_carry__1_n_2;
  wire msub_q_carry__1_n_3;
  wire msub_q_carry__2_i_1_n_0;
  wire msub_q_carry__2_i_2_n_0;
  wire msub_q_carry__2_i_3_n_0;
  wire msub_q_carry__2_i_4_n_0;
  wire msub_q_carry__2_n_0;
  wire msub_q_carry__2_n_1;
  wire msub_q_carry__2_n_2;
  wire msub_q_carry__2_n_3;
  wire msub_q_carry__3_i_1_n_0;
  wire msub_q_carry__3_i_2_n_0;
  wire msub_q_carry__3_i_3_n_0;
  wire msub_q_carry__3_i_4_n_0;
  wire msub_q_carry__3_n_0;
  wire msub_q_carry__3_n_1;
  wire msub_q_carry__3_n_2;
  wire msub_q_carry__3_n_3;
  wire msub_q_carry__4_i_1_n_0;
  wire msub_q_carry__4_i_2_n_0;
  wire msub_q_carry__4_i_3_n_0;
  wire msub_q_carry__4_i_4_n_0;
  wire msub_q_carry__4_n_0;
  wire msub_q_carry__4_n_1;
  wire msub_q_carry__4_n_2;
  wire msub_q_carry__4_n_3;
  wire msub_q_carry__5_i_1_n_0;
  wire msub_q_carry__5_i_2_n_0;
  wire msub_q_carry__5_i_3_n_0;
  wire msub_q_carry__5_i_4_n_0;
  wire msub_q_carry__5_n_0;
  wire msub_q_carry__5_n_1;
  wire msub_q_carry__5_n_2;
  wire msub_q_carry__5_n_3;
  wire msub_q_carry__6_i_1_n_0;
  wire msub_q_carry__6_i_2_n_0;
  wire msub_q_carry__6_i_3_n_0;
  wire msub_q_carry__6_i_4_n_0;
  wire msub_q_carry__6_n_1;
  wire msub_q_carry__6_n_2;
  wire msub_q_carry__6_n_3;
  wire msub_q_carry_i_1_n_0;
  wire msub_q_carry_n_0;
  wire msub_q_carry_n_1;
  wire msub_q_carry_n_2;
  wire msub_q_carry_n_3;
  wire [3:0]\msub_reg_reg[11]_0 ;
  wire [3:0]\msub_reg_reg[11]_1 ;
  wire [3:0]\msub_reg_reg[15]_0 ;
  wire [3:0]\msub_reg_reg[15]_1 ;
  wire [3:0]\msub_reg_reg[19]_0 ;
  wire [3:0]\msub_reg_reg[19]_1 ;
  wire [3:0]\msub_reg_reg[23]_0 ;
  wire [3:0]\msub_reg_reg[23]_1 ;
  wire [3:0]\msub_reg_reg[27]_0 ;
  wire [3:0]\msub_reg_reg[27]_1 ;
  wire [3:0]\msub_reg_reg[31]_0 ;
  wire [3:0]\msub_reg_reg[31]_1 ;
  wire [3:0]\msub_reg_reg[7]_0 ;
  wire [3:0]\msub_reg_reg[7]_1 ;
  wire \msub_reg_reg_n_0_[0] ;
  wire \msub_reg_reg_n_0_[10] ;
  wire \msub_reg_reg_n_0_[11] ;
  wire \msub_reg_reg_n_0_[12] ;
  wire \msub_reg_reg_n_0_[13] ;
  wire \msub_reg_reg_n_0_[14] ;
  wire \msub_reg_reg_n_0_[15] ;
  wire \msub_reg_reg_n_0_[16] ;
  wire \msub_reg_reg_n_0_[17] ;
  wire \msub_reg_reg_n_0_[18] ;
  wire \msub_reg_reg_n_0_[19] ;
  wire \msub_reg_reg_n_0_[1] ;
  wire \msub_reg_reg_n_0_[20] ;
  wire \msub_reg_reg_n_0_[21] ;
  wire \msub_reg_reg_n_0_[22] ;
  wire \msub_reg_reg_n_0_[23] ;
  wire \msub_reg_reg_n_0_[24] ;
  wire \msub_reg_reg_n_0_[25] ;
  wire \msub_reg_reg_n_0_[26] ;
  wire \msub_reg_reg_n_0_[27] ;
  wire \msub_reg_reg_n_0_[28] ;
  wire \msub_reg_reg_n_0_[29] ;
  wire \msub_reg_reg_n_0_[2] ;
  wire \msub_reg_reg_n_0_[30] ;
  wire \msub_reg_reg_n_0_[31] ;
  wire \msub_reg_reg_n_0_[32] ;
  wire \msub_reg_reg_n_0_[3] ;
  wire \msub_reg_reg_n_0_[4] ;
  wire \msub_reg_reg_n_0_[5] ;
  wire \msub_reg_reg_n_0_[6] ;
  wire \msub_reg_reg_n_0_[7] ;
  wire \msub_reg_reg_n_0_[8] ;
  wire \msub_reg_reg_n_0_[9] ;
  wire [31:0]msub_res;
  wire [31:0]\msub_res_reg_reg[31]_0 ;
  wire [31:0]\msub_res_reg_reg[31]_1 ;
  wire [3:0]\y_reg[11] ;
  wire \y_reg[11]_i_1__0_n_0 ;
  wire \y_reg[11]_i_1__0_n_1 ;
  wire \y_reg[11]_i_1__0_n_2 ;
  wire \y_reg[11]_i_1__0_n_3 ;
  wire [3:0]\y_reg[15] ;
  wire \y_reg[15]_i_1__0_n_0 ;
  wire \y_reg[15]_i_1__0_n_1 ;
  wire \y_reg[15]_i_1__0_n_2 ;
  wire \y_reg[15]_i_1__0_n_3 ;
  wire [3:0]\y_reg[19] ;
  wire \y_reg[19]_i_1__0_n_0 ;
  wire \y_reg[19]_i_1__0_n_1 ;
  wire \y_reg[19]_i_1__0_n_2 ;
  wire \y_reg[19]_i_1__0_n_3 ;
  wire [3:0]\y_reg[23] ;
  wire \y_reg[23]_i_1__0_n_0 ;
  wire \y_reg[23]_i_1__0_n_1 ;
  wire \y_reg[23]_i_1__0_n_2 ;
  wire \y_reg[23]_i_1__0_n_3 ;
  wire [3:0]\y_reg[27] ;
  wire \y_reg[27]_i_1__0_n_0 ;
  wire \y_reg[27]_i_1__0_n_1 ;
  wire \y_reg[27]_i_1__0_n_2 ;
  wire \y_reg[27]_i_1__0_n_3 ;
  wire [2:0]\y_reg[31] ;
  wire \y_reg[31]_i_1__0_n_2 ;
  wire \y_reg[31]_i_1__0_n_3 ;
  wire [0:0]\y_reg[3] ;
  wire \y_reg[3]_i_1__0_n_0 ;
  wire \y_reg[3]_i_1__0_n_1 ;
  wire \y_reg[3]_i_1__0_n_2 ;
  wire \y_reg[3]_i_1__0_n_3 ;
  wire \y_reg[7]_i_1__0_n_0 ;
  wire \y_reg[7]_i_1__0_n_1 ;
  wire \y_reg[7]_i_1__0_n_2 ;
  wire \y_reg[7]_i_1__0_n_3 ;
  wire [3:0]NLW_msub_carry__7_CO_UNCONNECTED;
  wire [3:1]NLW_msub_carry__7_O_UNCONNECTED;
  wire [3:3]NLW_msub_q_carry__6_CO_UNCONNECTED;
  wire [2:2]\NLW_y_reg[31]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_y_reg[31]_i_1__0_O_UNCONNECTED ;

  CARRY4 msub_carry
       (.CI(1'b0),
        .CO({msub_carry_n_0,msub_carry_n_1,msub_carry_n_2,msub_carry_n_3}),
        .CYINIT(1'b1),
        .DI(DI),
        .O(msub[3:0]),
        .S(S));
  CARRY4 msub_carry__0
       (.CI(msub_carry_n_0),
        .CO({msub_carry__0_n_0,msub_carry__0_n_1,msub_carry__0_n_2,msub_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\msub_reg_reg[7]_0 ),
        .O(msub[7:4]),
        .S(\msub_reg_reg[7]_1 ));
  CARRY4 msub_carry__1
       (.CI(msub_carry__0_n_0),
        .CO({msub_carry__1_n_0,msub_carry__1_n_1,msub_carry__1_n_2,msub_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(\msub_reg_reg[11]_0 ),
        .O(msub[11:8]),
        .S(\msub_reg_reg[11]_1 ));
  CARRY4 msub_carry__2
       (.CI(msub_carry__1_n_0),
        .CO({msub_carry__2_n_0,msub_carry__2_n_1,msub_carry__2_n_2,msub_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(\msub_reg_reg[15]_0 ),
        .O(msub[15:12]),
        .S(\msub_reg_reg[15]_1 ));
  CARRY4 msub_carry__3
       (.CI(msub_carry__2_n_0),
        .CO({msub_carry__3_n_0,msub_carry__3_n_1,msub_carry__3_n_2,msub_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(\msub_reg_reg[19]_0 ),
        .O(msub[19:16]),
        .S(\msub_reg_reg[19]_1 ));
  CARRY4 msub_carry__4
       (.CI(msub_carry__3_n_0),
        .CO({msub_carry__4_n_0,msub_carry__4_n_1,msub_carry__4_n_2,msub_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(\msub_reg_reg[23]_0 ),
        .O(msub[23:20]),
        .S(\msub_reg_reg[23]_1 ));
  CARRY4 msub_carry__5
       (.CI(msub_carry__4_n_0),
        .CO({msub_carry__5_n_0,msub_carry__5_n_1,msub_carry__5_n_2,msub_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(\msub_reg_reg[27]_0 ),
        .O(msub[27:24]),
        .S(\msub_reg_reg[27]_1 ));
  CARRY4 msub_carry__6
       (.CI(msub_carry__5_n_0),
        .CO({msub_carry__6_n_0,msub_carry__6_n_1,msub_carry__6_n_2,msub_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(\msub_reg_reg[31]_0 ),
        .O(msub[31:28]),
        .S(\msub_reg_reg[31]_1 ));
  CARRY4 msub_carry__7
       (.CI(msub_carry__6_n_0),
        .CO(NLW_msub_carry__7_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_msub_carry__7_O_UNCONNECTED[3:1],msub[32]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 msub_q_carry
       (.CI(1'b0),
        .CO({msub_q_carry_n_0,msub_q_carry_n_1,msub_q_carry_n_2,msub_q_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\msub_reg_reg_n_0_[0] }),
        .O(msub_res[3:0]),
        .S({\msub_reg_reg_n_0_[3] ,\msub_reg_reg_n_0_[2] ,\msub_reg_reg_n_0_[1] ,msub_q_carry_i_1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 msub_q_carry__0
       (.CI(msub_q_carry_n_0),
        .CO({msub_q_carry__0_n_0,msub_q_carry__0_n_1,msub_q_carry__0_n_2,msub_q_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(msub_res[7:4]),
        .S({\msub_reg_reg_n_0_[7] ,\msub_reg_reg_n_0_[6] ,\msub_reg_reg_n_0_[5] ,\msub_reg_reg_n_0_[4] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 msub_q_carry__1
       (.CI(msub_q_carry__0_n_0),
        .CO({msub_q_carry__1_n_0,msub_q_carry__1_n_1,msub_q_carry__1_n_2,msub_q_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\msub_reg_reg_n_0_[11] ,\msub_reg_reg_n_0_[10] ,\msub_reg_reg_n_0_[9] ,1'b0}),
        .O(msub_res[11:8]),
        .S({msub_q_carry__1_i_1_n_0,msub_q_carry__1_i_2_n_0,msub_q_carry__1_i_3_n_0,\msub_reg_reg_n_0_[8] }));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__1_i_1
       (.I0(\msub_reg_reg_n_0_[11] ),
        .I1(\genblk1[0].q_reg [2]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__1_i_2
       (.I0(\msub_reg_reg_n_0_[10] ),
        .I1(\genblk1[0].q_reg [1]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__1_i_3
       (.I0(\msub_reg_reg_n_0_[9] ),
        .I1(\genblk1[0].q_reg [0]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__1_i_3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 msub_q_carry__2
       (.CI(msub_q_carry__1_n_0),
        .CO({msub_q_carry__2_n_0,msub_q_carry__2_n_1,msub_q_carry__2_n_2,msub_q_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\msub_reg_reg_n_0_[15] ,\msub_reg_reg_n_0_[14] ,\msub_reg_reg_n_0_[13] ,\msub_reg_reg_n_0_[12] }),
        .O(msub_res[15:12]),
        .S({msub_q_carry__2_i_1_n_0,msub_q_carry__2_i_2_n_0,msub_q_carry__2_i_3_n_0,msub_q_carry__2_i_4_n_0}));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__2_i_1
       (.I0(\msub_reg_reg_n_0_[15] ),
        .I1(\genblk1[0].q_reg [6]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__2_i_2
       (.I0(\msub_reg_reg_n_0_[14] ),
        .I1(\genblk1[0].q_reg [5]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__2_i_2_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__2_i_3
       (.I0(\msub_reg_reg_n_0_[13] ),
        .I1(\genblk1[0].q_reg [4]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__2_i_3_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__2_i_4
       (.I0(\msub_reg_reg_n_0_[12] ),
        .I1(\genblk1[0].q_reg [3]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 msub_q_carry__3
       (.CI(msub_q_carry__2_n_0),
        .CO({msub_q_carry__3_n_0,msub_q_carry__3_n_1,msub_q_carry__3_n_2,msub_q_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\msub_reg_reg_n_0_[19] ,\msub_reg_reg_n_0_[18] ,\msub_reg_reg_n_0_[17] ,\msub_reg_reg_n_0_[16] }),
        .O(msub_res[19:16]),
        .S({msub_q_carry__3_i_1_n_0,msub_q_carry__3_i_2_n_0,msub_q_carry__3_i_3_n_0,msub_q_carry__3_i_4_n_0}));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__3_i_1
       (.I0(\msub_reg_reg_n_0_[19] ),
        .I1(\genblk8[0].q_reg [3]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__3_i_1_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__3_i_2
       (.I0(\msub_reg_reg_n_0_[18] ),
        .I1(\genblk8[0].q_reg [2]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__3_i_2_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__3_i_3
       (.I0(\msub_reg_reg_n_0_[17] ),
        .I1(\genblk8[0].q_reg [1]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__3_i_3_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__3_i_4
       (.I0(\msub_reg_reg_n_0_[16] ),
        .I1(\genblk8[0].q_reg [0]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 msub_q_carry__4
       (.CI(msub_q_carry__3_n_0),
        .CO({msub_q_carry__4_n_0,msub_q_carry__4_n_1,msub_q_carry__4_n_2,msub_q_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\msub_reg_reg_n_0_[23] ,\msub_reg_reg_n_0_[22] ,\msub_reg_reg_n_0_[21] ,\msub_reg_reg_n_0_[20] }),
        .O(msub_res[23:20]),
        .S({msub_q_carry__4_i_1_n_0,msub_q_carry__4_i_2_n_0,msub_q_carry__4_i_3_n_0,msub_q_carry__4_i_4_n_0}));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__4_i_1
       (.I0(\msub_reg_reg_n_0_[23] ),
        .I1(\genblk1[0].q_reg [10]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__4_i_1_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__4_i_2
       (.I0(\msub_reg_reg_n_0_[22] ),
        .I1(\genblk1[0].q_reg [9]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__4_i_2_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__4_i_3
       (.I0(\msub_reg_reg_n_0_[21] ),
        .I1(\genblk1[0].q_reg [8]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__4_i_3_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__4_i_4
       (.I0(\msub_reg_reg_n_0_[20] ),
        .I1(\genblk1[0].q_reg [7]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 msub_q_carry__5
       (.CI(msub_q_carry__4_n_0),
        .CO({msub_q_carry__5_n_0,msub_q_carry__5_n_1,msub_q_carry__5_n_2,msub_q_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\msub_reg_reg_n_0_[27] ,\msub_reg_reg_n_0_[26] ,\msub_reg_reg_n_0_[25] ,\msub_reg_reg_n_0_[24] }),
        .O(msub_res[27:24]),
        .S({msub_q_carry__5_i_1_n_0,msub_q_carry__5_i_2_n_0,msub_q_carry__5_i_3_n_0,msub_q_carry__5_i_4_n_0}));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__5_i_1
       (.I0(\msub_reg_reg_n_0_[27] ),
        .I1(\genblk1[0].q_reg [14]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__5_i_1_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__5_i_2
       (.I0(\msub_reg_reg_n_0_[26] ),
        .I1(\genblk1[0].q_reg [13]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__5_i_2_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__5_i_3
       (.I0(\msub_reg_reg_n_0_[25] ),
        .I1(\genblk1[0].q_reg [12]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__5_i_3_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__5_i_4
       (.I0(\msub_reg_reg_n_0_[24] ),
        .I1(\genblk1[0].q_reg [11]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 msub_q_carry__6
       (.CI(msub_q_carry__5_n_0),
        .CO({NLW_msub_q_carry__6_CO_UNCONNECTED[3],msub_q_carry__6_n_1,msub_q_carry__6_n_2,msub_q_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\msub_reg_reg_n_0_[30] ,\msub_reg_reg_n_0_[29] ,\msub_reg_reg_n_0_[28] }),
        .O(msub_res[31:28]),
        .S({msub_q_carry__6_i_1_n_0,msub_q_carry__6_i_2_n_0,msub_q_carry__6_i_3_n_0,msub_q_carry__6_i_4_n_0}));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__6_i_1
       (.I0(\msub_reg_reg_n_0_[31] ),
        .I1(\genblk1[0].q_reg [18]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__6_i_1_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__6_i_2
       (.I0(\msub_reg_reg_n_0_[30] ),
        .I1(\genblk1[0].q_reg [17]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__6_i_2_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__6_i_3
       (.I0(\msub_reg_reg_n_0_[29] ),
        .I1(\genblk1[0].q_reg [16]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__6_i_3_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    msub_q_carry__6_i_4
       (.I0(\msub_reg_reg_n_0_[28] ),
        .I1(\genblk1[0].q_reg [15]),
        .I2(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry__6_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    msub_q_carry_i_1
       (.I0(\msub_reg_reg_n_0_[0] ),
        .I1(\msub_reg_reg_n_0_[32] ),
        .O(msub_q_carry_i_1_n_0));
  FDRE \msub_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[0]),
        .Q(\msub_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \msub_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[10]),
        .Q(\msub_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \msub_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[11]),
        .Q(\msub_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \msub_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[12]),
        .Q(\msub_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \msub_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[13]),
        .Q(\msub_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \msub_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[14]),
        .Q(\msub_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \msub_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[15]),
        .Q(\msub_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \msub_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[16]),
        .Q(\msub_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \msub_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[17]),
        .Q(\msub_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \msub_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[18]),
        .Q(\msub_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \msub_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[19]),
        .Q(\msub_reg_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \msub_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[1]),
        .Q(\msub_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \msub_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[20]),
        .Q(\msub_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \msub_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[21]),
        .Q(\msub_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \msub_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[22]),
        .Q(\msub_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \msub_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[23]),
        .Q(\msub_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \msub_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[24]),
        .Q(\msub_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \msub_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[25]),
        .Q(\msub_reg_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \msub_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[26]),
        .Q(\msub_reg_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \msub_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[27]),
        .Q(\msub_reg_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \msub_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[28]),
        .Q(\msub_reg_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \msub_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[29]),
        .Q(\msub_reg_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \msub_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[2]),
        .Q(\msub_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \msub_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[30]),
        .Q(\msub_reg_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \msub_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[31]),
        .Q(\msub_reg_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \msub_reg_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[32]),
        .Q(\msub_reg_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \msub_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[3]),
        .Q(\msub_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \msub_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[4]),
        .Q(\msub_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \msub_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[5]),
        .Q(\msub_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \msub_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[6]),
        .Q(\msub_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \msub_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[7]),
        .Q(\msub_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \msub_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[8]),
        .Q(\msub_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \msub_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(msub[9]),
        .Q(\msub_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \msub_res_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[0]),
        .Q(\msub_res_reg_reg[31]_1 [0]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[10]),
        .Q(\msub_res_reg_reg[31]_1 [10]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[11]),
        .Q(\msub_res_reg_reg[31]_1 [11]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[12]),
        .Q(\msub_res_reg_reg[31]_1 [12]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[13]),
        .Q(\msub_res_reg_reg[31]_1 [13]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[14]),
        .Q(\msub_res_reg_reg[31]_1 [14]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[15]),
        .Q(\msub_res_reg_reg[31]_1 [15]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[16]),
        .Q(\msub_res_reg_reg[31]_1 [16]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[17]),
        .Q(\msub_res_reg_reg[31]_1 [17]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[18]),
        .Q(\msub_res_reg_reg[31]_1 [18]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[19]),
        .Q(\msub_res_reg_reg[31]_1 [19]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[1]),
        .Q(\msub_res_reg_reg[31]_1 [1]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[20]),
        .Q(\msub_res_reg_reg[31]_1 [20]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[21]),
        .Q(\msub_res_reg_reg[31]_1 [21]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[22]),
        .Q(\msub_res_reg_reg[31]_1 [22]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[23]),
        .Q(\msub_res_reg_reg[31]_1 [23]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[24]),
        .Q(\msub_res_reg_reg[31]_1 [24]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[25]),
        .Q(\msub_res_reg_reg[31]_1 [25]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[26]),
        .Q(\msub_res_reg_reg[31]_1 [26]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[27]),
        .Q(\msub_res_reg_reg[31]_1 [27]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[28]),
        .Q(\msub_res_reg_reg[31]_1 [28]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[29]),
        .Q(\msub_res_reg_reg[31]_1 [29]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[2]),
        .Q(\msub_res_reg_reg[31]_1 [2]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[30]),
        .Q(\msub_res_reg_reg[31]_1 [30]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[31]),
        .Q(\msub_res_reg_reg[31]_1 [31]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[3]),
        .Q(\msub_res_reg_reg[31]_1 [3]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[4]),
        .Q(\msub_res_reg_reg[31]_1 [4]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[5]),
        .Q(\msub_res_reg_reg[31]_1 [5]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[6]),
        .Q(\msub_res_reg_reg[31]_1 [6]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[7]),
        .Q(\msub_res_reg_reg[31]_1 [7]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[8]),
        .Q(\msub_res_reg_reg[31]_1 [8]),
        .R(1'b0));
  FDRE \msub_res_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(msub_res[9]),
        .Q(\msub_res_reg_reg[31]_1 [9]),
        .R(1'b0));
  CARRY4 \y_reg[11]_i_1__0 
       (.CI(\y_reg[7]_i_1__0_n_0 ),
        .CO({\y_reg[11]_i_1__0_n_0 ,\y_reg[11]_i_1__0_n_1 ,\y_reg[11]_i_1__0_n_2 ,\y_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\msub_res_reg_reg[31]_1 [12:9]),
        .O(\msub_res_reg_reg[31]_0 [11:8]),
        .S(\y_reg[11] ));
  CARRY4 \y_reg[15]_i_1__0 
       (.CI(\y_reg[11]_i_1__0_n_0 ),
        .CO({\y_reg[15]_i_1__0_n_0 ,\y_reg[15]_i_1__0_n_1 ,\y_reg[15]_i_1__0_n_2 ,\y_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\msub_res_reg_reg[31]_1 [16:13]),
        .O(\msub_res_reg_reg[31]_0 [15:12]),
        .S(\y_reg[15] ));
  CARRY4 \y_reg[19]_i_1__0 
       (.CI(\y_reg[15]_i_1__0_n_0 ),
        .CO({\y_reg[19]_i_1__0_n_0 ,\y_reg[19]_i_1__0_n_1 ,\y_reg[19]_i_1__0_n_2 ,\y_reg[19]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\msub_res_reg_reg[31]_1 [20:17]),
        .O(\msub_res_reg_reg[31]_0 [19:16]),
        .S(\y_reg[19] ));
  CARRY4 \y_reg[23]_i_1__0 
       (.CI(\y_reg[19]_i_1__0_n_0 ),
        .CO({\y_reg[23]_i_1__0_n_0 ,\y_reg[23]_i_1__0_n_1 ,\y_reg[23]_i_1__0_n_2 ,\y_reg[23]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\msub_res_reg_reg[31]_1 [24:21]),
        .O(\msub_res_reg_reg[31]_0 [23:20]),
        .S(\y_reg[23] ));
  CARRY4 \y_reg[27]_i_1__0 
       (.CI(\y_reg[23]_i_1__0_n_0 ),
        .CO({\y_reg[27]_i_1__0_n_0 ,\y_reg[27]_i_1__0_n_1 ,\y_reg[27]_i_1__0_n_2 ,\y_reg[27]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\msub_res_reg_reg[31]_1 [28:25]),
        .O(\msub_res_reg_reg[31]_0 [27:24]),
        .S(\y_reg[27] ));
  CARRY4 \y_reg[31]_i_1__0 
       (.CI(\y_reg[27]_i_1__0_n_0 ),
        .CO({\msub_res_reg_reg[31]_0 [31],\NLW_y_reg[31]_i_1__0_CO_UNCONNECTED [2],\y_reg[31]_i_1__0_n_2 ,\y_reg[31]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\msub_res_reg_reg[31]_1 [31:29]}),
        .O({\NLW_y_reg[31]_i_1__0_O_UNCONNECTED [3],\msub_res_reg_reg[31]_0 [30:28]}),
        .S({1'b1,\y_reg[31] }));
  CARRY4 \y_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\y_reg[3]_i_1__0_n_0 ,\y_reg[3]_i_1__0_n_1 ,\y_reg[3]_i_1__0_n_2 ,\y_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\msub_res_reg_reg[31]_1 [1]}),
        .O(\msub_res_reg_reg[31]_0 [3:0]),
        .S({\msub_res_reg_reg[31]_1 [4:2],\y_reg[3] }));
  CARRY4 \y_reg[7]_i_1__0 
       (.CI(\y_reg[3]_i_1__0_n_0 ),
        .CO({\y_reg[7]_i_1__0_n_0 ,\y_reg[7]_i_1__0_n_1 ,\y_reg[7]_i_1__0_n_2 ,\y_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\msub_res_reg_reg[31]_0 [7:4]),
        .S(\msub_res_reg_reg[31]_1 [8:5]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram
   (\rdata[1][0] ,
    clk,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI,
    WEBWE);
  output [31:0]\rdata[1][0] ;
  input clk;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [15:0]DIBDI;
  input [0:0]WEBWE;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [15:0]DIBDI;
  wire [0:0]WEBWE;
  wire clk;
  wire [31:0]\rdata[1][0] ;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/CORE/open_ntt/genblk2[1].poly_mem/ram_bank0/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "384" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\rdata[1][0] [15:0]),
        .DOBDO(\rdata[1][0] [31:16]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
endmodule

(* ORIG_REF_NAME = "ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_84
   (\rdata[1][1] ,
    clk,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2);
  output [31:0]\rdata[1][1] ;
  input clk;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [15:0]ram_reg_0;
  input [15:0]ram_reg_1;
  input [0:0]ram_reg_2;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire clk;
  wire [15:0]ram_reg_0;
  wire [15:0]ram_reg_1;
  wire [0:0]ram_reg_2;
  wire [31:0]\rdata[1][1] ;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/CORE/open_ntt/genblk2[1].poly_mem/ram_bank1/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "384" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DIADI(ram_reg_0),
        .DIBDI(ram_reg_1),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\rdata[1][1] [15:0]),
        .DOBDO(\rdata[1][1] [31:16]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({ram_reg_2,ram_reg_2,ram_reg_2,ram_reg_2}));
endmodule

(* ORIG_REF_NAME = "ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_85
   (\rdata[0][0] ,
    clk,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI,
    WEBWE);
  output [31:0]\rdata[0][0] ;
  input clk;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [15:0]DIBDI;
  input [0:0]WEBWE;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [15:0]DIBDI;
  wire [0:0]WEBWE;
  wire clk;
  wire [31:0]\rdata[0][0] ;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/CORE/open_ntt/genblk2[0].poly_mem/ram_bank0/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "384" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\rdata[0][0] [15:0]),
        .DOBDO(\rdata[0][0] [31:16]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
endmodule

(* ORIG_REF_NAME = "ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram_86
   (\rdata[0][1] ,
    clk,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2);
  output [31:0]\rdata[0][1] ;
  input clk;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [15:0]ram_reg_0;
  input [15:0]ram_reg_1;
  input [0:0]ram_reg_2;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire clk;
  wire [15:0]ram_reg_0;
  wire [15:0]ram_reg_1;
  wire [0:0]ram_reg_2;
  wire [31:0]\rdata[0][1] ;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/CORE/open_ntt/genblk2[0].poly_mem/ram_bank1/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "384" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DIADI(ram_reg_0),
        .DIBDI(ram_reg_1),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\rdata[0][1] [15:0]),
        .DOBDO(\rdata[0][1] [31:16]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({ram_reg_2,ram_reg_2,ram_reg_2,ram_reg_2}));
endmodule

(* ORIG_REF_NAME = "ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ram__parameterized0
   (D,
    last_instruction__3,
    \dout_ram_reg[9]_0 ,
    \dout_ram_reg[7]_0 ,
    Q,
    nextstate1__6,
    control_low_word,
    command_reg,
    clk,
    dina_ext_low_word,
    \dout_ram_reg[7]_1 );
  output [1:0]D;
  output last_instruction__3;
  output \dout_ram_reg[9]_0 ;
  output \dout_ram_reg[7]_0 ;
  input [2:0]Q;
  input nextstate1__6;
  input [6:0]control_low_word;
  input [0:0]command_reg;
  input clk;
  input [9:0]dina_ext_low_word;
  input [4:0]\dout_ram_reg[7]_1 ;

  wire [1:0]D;
  wire [9:9]IR_data;
  wire [2:0]Q;
  wire clk;
  wire [7:0]command_in;
  wire [0:0]command_reg;
  wire command_we;
  wire [6:0]control_low_word;
  wire [9:0]dina_ext_low_word;
  wire [9:0]dout_ram0;
  wire \dout_ram_reg[7]_0 ;
  wire [4:0]\dout_ram_reg[7]_1 ;
  wire \dout_ram_reg[9]_0 ;
  wire last_instruction__3;
  wire nextstate1__6;
  wire ram_reg_0_31_0_5_n_4;
  wire ram_reg_0_31_6_9_n_1;
  wire wea_ext_ISA;
  wire [1:0]NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_6_9_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_6_9_DOD_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT5 #(
    .INIT(32'hCFB0C3B0)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(last_instruction__3),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(nextstate1__6),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(IR_data),
        .I1(command_in[2]),
        .I2(command_in[4]),
        .I3(command_in[0]),
        .I4(command_in[1]),
        .I5(command_in[3]),
        .O(\dout_ram_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT4 #(
    .INIT(16'hEAF0)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(Q[0]),
        .I1(last_instruction__3),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \FSM_sequential_state[2]_i_2 
       (.I0(command_in[3]),
        .I1(command_in[1]),
        .I2(command_in[0]),
        .I3(command_in[4]),
        .I4(command_in[2]),
        .O(last_instruction__3));
  LUT3 #(
    .INIT(8'hB8)) 
    \command_reg[7]_i_1 
       (.I0(command_in[7]),
        .I1(command_we),
        .I2(command_reg),
        .O(\dout_ram_reg[7]_0 ));
  FDRE \dout_ram_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_ram0[0]),
        .Q(command_in[0]),
        .R(1'b0));
  FDRE \dout_ram_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_ram0[1]),
        .Q(command_in[1]),
        .R(1'b0));
  FDRE \dout_ram_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_ram0[2]),
        .Q(command_in[2]),
        .R(1'b0));
  FDRE \dout_ram_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_ram0[3]),
        .Q(command_in[3]),
        .R(1'b0));
  FDRE \dout_ram_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_ram0[4]),
        .Q(command_in[4]),
        .R(1'b0));
  FDRE \dout_ram_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_ram0[7]),
        .Q(command_in[7]),
        .R(1'b0));
  FDRE \dout_ram_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_ram0[8]),
        .Q(command_we),
        .R(1'b0));
  FDRE \dout_ram_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_ram0[9]),
        .Q(IR_data),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "inst/ISA_CTRL/ins_ram/ram_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M ram_reg_0_31_0_5
       (.ADDRA(\dout_ram_reg[7]_1 ),
        .ADDRB(\dout_ram_reg[7]_1 ),
        .ADDRC(\dout_ram_reg[7]_1 ),
        .ADDRD(control_low_word[4:0]),
        .DIA(dina_ext_low_word[1:0]),
        .DIB(dina_ext_low_word[3:2]),
        .DIC(dina_ext_low_word[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(dout_ram0[1:0]),
        .DOB(dout_ram0[3:2]),
        .DOC({ram_reg_0_31_0_5_n_4,dout_ram0[4]}),
        .DOD(NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(wea_ext_ISA));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_31_0_5_i_1
       (.I0(control_low_word[5]),
        .I1(control_low_word[6]),
        .O(wea_ext_ISA));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "inst/ISA_CTRL/ins_ram/ram_reg_0_31_6_9" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "9" *) 
  RAM32M ram_reg_0_31_6_9
       (.ADDRA(\dout_ram_reg[7]_1 ),
        .ADDRB(\dout_ram_reg[7]_1 ),
        .ADDRC(\dout_ram_reg[7]_1 ),
        .ADDRD(control_low_word[4:0]),
        .DIA(dina_ext_low_word[7:6]),
        .DIB(dina_ext_low_word[9:8]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({dout_ram0[7],ram_reg_0_31_6_9_n_1}),
        .DOB(dout_ram0[9:8]),
        .DOC(NLW_ram_reg_0_31_6_9_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_31_6_9_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(wea_ext_ISA));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom
   (D,
    forward_reg_reg_rep,
    dout_rom_reg_0,
    clk,
    Q,
    \genblk3[1].genblk1[0].p_product_reg[2] ,
    \genblk3[0].genblk1[1].p_product_reg[1] ,
    \tw_out_internal_DP_reg[31] ,
    \tw_out_internal_DP_reg[31]_0 ,
    update_mult,
    \tw_out_internal_DP_reg[31]_1 );
  output [31:0]D;
  output [31:0]forward_reg_reg_rep;
  output [31:0]dout_rom_reg_0;
  input clk;
  input [6:0]Q;
  input [31:0]\genblk3[1].genblk1[0].p_product_reg[2] ;
  input \genblk3[0].genblk1[1].p_product_reg[1] ;
  input \tw_out_internal_DP_reg[31] ;
  input [31:0]\tw_out_internal_DP_reg[31]_0 ;
  input update_mult;
  input [31:0]\tw_out_internal_DP_reg[31]_1 ;

  wire [31:0]D;
  wire [6:0]Q;
  wire clk;
  wire [31:0]dout_rom_reg_0;
  wire [31:0]forward_reg_reg_rep;
  wire \genblk3[0].genblk1[1].p_product_reg[1] ;
  wire [31:0]\genblk3[1].genblk1[0].p_product_reg[2] ;
  wire \tw_out_internal_DP_reg[31] ;
  wire [31:0]\tw_out_internal_DP_reg[31]_0 ;
  wire [31:0]\tw_out_internal_DP_reg[31]_1 ;
  wire update_mult;
  wire [15:14]NLW_dout_rom_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_dout_rom_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/CORE/open_ntt/ntt_core/tw_gen/dit_nr/genblk1[0].tw_gen_pe/tw_rom/dout_rom_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "73" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h00000000000000000000000000071E3CEB36CB38EBBB3C8BC54EDAD7DB73CCFF),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hC1E151FB5E74489FDFCDC1E19250489FC1E19250C1E19250C1E19E66C1E1C1E1),
    .INIT_01(256'h489FE0BCC9814550DFCD331AFD06BE9BC1E151FB5E74B1DA489FC981DFCDFD06),
    .INIT_02(256'hE1E17DDC29C6E1E17DDCE1E17DDCE1E1FA64E1E1E1E1CA6A5E7474F6B1DA52A3),
    .INIT_03(256'h000F104A4A10E1E164BE96AB030829C6D7EFE709104AE1E164BE96AB29C6E709),
    .INIT_04(256'h000000000000000000000000F7C596ABF3AD03088C4929C6F2B2D7EF33AAE709),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h1FFF151A1F9216C104BF1FFF1FFC16C11FFF1FFC1FFF1FFC1FFF00A11FFF1FFF),
    .INIT_21(256'h16C11CCF081F1DD604BF1B8115621A621FFF151A1F921D5E16C1081F04BF1562),
    .INIT_22(256'h1FFE0B390DC61FFE0B391FFE0B391FFE1BC41FFE1FFE1CA41F92110A1D5E1063),
    .INIT_23(256'h1BFB00D5018D1FFE0C49056A18160DC6072F050E00D51FFE0C49056A0DC6050E),
    .INIT_24(256'h0000000000000000000000001829056A06FF18160F540DC61D0D072F0883050E),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    dout_rom_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(D[15:0]),
        .DOBDO({NLW_dout_rom_reg_DOBDO_UNCONNECTED[15:14],D[31:18]}),
        .DOPADOP(D[17:16]),
        .DOPBDOP(NLW_dout_rom_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_16__0 
       (.I0(dout_rom_reg_0[23]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [23]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(forward_reg_reg_rep[23]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_17__0 
       (.I0(dout_rom_reg_0[22]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [22]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(forward_reg_reg_rep[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_18__0 
       (.I0(dout_rom_reg_0[21]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [21]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(forward_reg_reg_rep[21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_19__0 
       (.I0(dout_rom_reg_0[20]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [20]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(forward_reg_reg_rep[20]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_20__0 
       (.I0(dout_rom_reg_0[19]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [19]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(forward_reg_reg_rep[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_21__0 
       (.I0(dout_rom_reg_0[18]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [18]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(forward_reg_reg_rep[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_22__0 
       (.I0(dout_rom_reg_0[17]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [17]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(forward_reg_reg_rep[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_23__0 
       (.I0(dout_rom_reg_0[16]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [16]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(forward_reg_reg_rep[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_24__0 
       (.I0(dout_rom_reg_0[15]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [15]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(forward_reg_reg_rep[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_25__0 
       (.I0(dout_rom_reg_0[14]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [14]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(forward_reg_reg_rep[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_26__0 
       (.I0(dout_rom_reg_0[13]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [13]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(forward_reg_reg_rep[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_27__0 
       (.I0(dout_rom_reg_0[12]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [12]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(forward_reg_reg_rep[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_28__0 
       (.I0(dout_rom_reg_0[11]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [11]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(forward_reg_reg_rep[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_29__0 
       (.I0(dout_rom_reg_0[10]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [10]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(forward_reg_reg_rep[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_30__0 
       (.I0(dout_rom_reg_0[9]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [9]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(forward_reg_reg_rep[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_31__0 
       (.I0(dout_rom_reg_0[8]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [8]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(forward_reg_reg_rep[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_32__0 
       (.I0(dout_rom_reg_0[7]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [7]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(forward_reg_reg_rep[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_33__0 
       (.I0(dout_rom_reg_0[6]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [6]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(forward_reg_reg_rep[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_34__0 
       (.I0(dout_rom_reg_0[5]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [5]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(forward_reg_reg_rep[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_35__0 
       (.I0(dout_rom_reg_0[4]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [4]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(forward_reg_reg_rep[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_36__0 
       (.I0(dout_rom_reg_0[3]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [3]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(forward_reg_reg_rep[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_37__0 
       (.I0(dout_rom_reg_0[2]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [2]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(forward_reg_reg_rep[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_38__0 
       (.I0(dout_rom_reg_0[1]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [1]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(forward_reg_reg_rep[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_39__0 
       (.I0(dout_rom_reg_0[0]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [0]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(forward_reg_reg_rep[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_1__0 
       (.I0(dout_rom_reg_0[31]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [31]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(forward_reg_reg_rep[31]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_2__0 
       (.I0(dout_rom_reg_0[30]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [30]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(forward_reg_reg_rep[30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_3__0 
       (.I0(dout_rom_reg_0[29]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [29]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(forward_reg_reg_rep[29]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_4__0 
       (.I0(dout_rom_reg_0[28]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [28]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(forward_reg_reg_rep[28]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_5__0 
       (.I0(dout_rom_reg_0[27]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [27]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(forward_reg_reg_rep[27]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_6__0 
       (.I0(dout_rom_reg_0[26]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [26]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(forward_reg_reg_rep[26]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_7__0 
       (.I0(dout_rom_reg_0[25]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [25]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(forward_reg_reg_rep[25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_8__0 
       (.I0(dout_rom_reg_0[24]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [24]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(forward_reg_reg_rep[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[0]_i_1__0 
       (.I0(D[0]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [0]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [0]),
        .O(dout_rom_reg_0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[10]_i_1__0 
       (.I0(D[10]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [10]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [10]),
        .O(dout_rom_reg_0[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[11]_i_1__0 
       (.I0(D[11]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [11]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [11]),
        .O(dout_rom_reg_0[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[12]_i_1__0 
       (.I0(D[12]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [12]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [12]),
        .O(dout_rom_reg_0[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[13]_i_1__0 
       (.I0(D[13]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [13]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [13]),
        .O(dout_rom_reg_0[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[14]_i_1__0 
       (.I0(D[14]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [14]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [14]),
        .O(dout_rom_reg_0[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[15]_i_1__0 
       (.I0(D[15]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [15]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [15]),
        .O(dout_rom_reg_0[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[16]_i_1__0 
       (.I0(D[16]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [16]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [16]),
        .O(dout_rom_reg_0[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[17]_i_1__0 
       (.I0(D[17]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [17]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [17]),
        .O(dout_rom_reg_0[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[18]_i_1__0 
       (.I0(D[18]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [18]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [18]),
        .O(dout_rom_reg_0[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[19]_i_1__0 
       (.I0(D[19]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [19]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [19]),
        .O(dout_rom_reg_0[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[1]_i_1__0 
       (.I0(D[1]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [1]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [1]),
        .O(dout_rom_reg_0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[20]_i_1__0 
       (.I0(D[20]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [20]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [20]),
        .O(dout_rom_reg_0[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[21]_i_1__0 
       (.I0(D[21]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [21]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [21]),
        .O(dout_rom_reg_0[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[22]_i_1__0 
       (.I0(D[22]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [22]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [22]),
        .O(dout_rom_reg_0[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[23]_i_1__0 
       (.I0(D[23]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [23]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [23]),
        .O(dout_rom_reg_0[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[24]_i_1__0 
       (.I0(D[24]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [24]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [24]),
        .O(dout_rom_reg_0[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[25]_i_1__0 
       (.I0(D[25]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [25]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [25]),
        .O(dout_rom_reg_0[25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[26]_i_1__0 
       (.I0(D[26]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [26]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [26]),
        .O(dout_rom_reg_0[26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[27]_i_1__0 
       (.I0(D[27]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [27]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [27]),
        .O(dout_rom_reg_0[27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[28]_i_1__0 
       (.I0(D[28]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [28]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [28]),
        .O(dout_rom_reg_0[28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[29]_i_1__0 
       (.I0(D[29]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [29]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [29]),
        .O(dout_rom_reg_0[29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[2]_i_1__0 
       (.I0(D[2]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [2]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [2]),
        .O(dout_rom_reg_0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[30]_i_1__0 
       (.I0(D[30]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [30]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [30]),
        .O(dout_rom_reg_0[30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[31]_i_1__0 
       (.I0(D[31]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [31]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [31]),
        .O(dout_rom_reg_0[31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[3]_i_1__0 
       (.I0(D[3]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [3]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [3]),
        .O(dout_rom_reg_0[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[4]_i_1__0 
       (.I0(D[4]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [4]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [4]),
        .O(dout_rom_reg_0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[5]_i_1__0 
       (.I0(D[5]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [5]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [5]),
        .O(dout_rom_reg_0[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[6]_i_1__0 
       (.I0(D[6]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [6]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [6]),
        .O(dout_rom_reg_0[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[7]_i_1__0 
       (.I0(D[7]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [7]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [7]),
        .O(dout_rom_reg_0[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[8]_i_1__0 
       (.I0(D[8]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [8]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [8]),
        .O(dout_rom_reg_0[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[9]_i_1__0 
       (.I0(D[9]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [9]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [9]),
        .O(dout_rom_reg_0[9]));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized0
   (D,
    A,
    dout_rom_reg_0,
    clk,
    Q,
    \genblk3[1].genblk1[0].p_product_reg[2] ,
    \genblk3[0].genblk1[1].p_product_reg[1] ,
    tw_out_internal_DN1,
    \tw_out_internal_DP_reg[31] ,
    \tw_out_internal_DP_reg[0] ,
    \tw_out_internal_DP_reg[31]_0 );
  output [31:0]D;
  output [31:0]A;
  output [31:0]dout_rom_reg_0;
  input clk;
  input [6:0]Q;
  input [31:0]\genblk3[1].genblk1[0].p_product_reg[2] ;
  input \genblk3[0].genblk1[1].p_product_reg[1] ;
  input tw_out_internal_DN1;
  input [31:0]\tw_out_internal_DP_reg[31] ;
  input \tw_out_internal_DP_reg[0] ;
  input [31:0]\tw_out_internal_DP_reg[31]_0 ;

  wire [31:0]A;
  wire [31:0]D;
  wire [6:0]Q;
  wire clk;
  wire [31:0]dout_rom_reg_0;
  wire \genblk3[0].genblk1[1].p_product_reg[1] ;
  wire [31:0]\genblk3[1].genblk1[0].p_product_reg[2] ;
  wire tw_out_internal_DN1;
  wire \tw_out_internal_DP_reg[0] ;
  wire [31:0]\tw_out_internal_DP_reg[31] ;
  wire [31:0]\tw_out_internal_DP_reg[31]_0 ;
  wire [15:14]NLW_dout_rom_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_dout_rom_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/CORE/open_ntt/ntt_core/tw_gen/dit_nr/genblk1[1].tw_gen_pe/tw_rom/dout_rom_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "73" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000002CDFA5B133E07ACAA0FD4CA7050C496724C3F),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hBE9B51FB51FBB1DAC981FD0692505E74DFCD9250489F925092509E669E66C1E1),
    .INIT_01(256'hC6B091B2F2F08DA25A245A40E6DB3B48FE5B51FBCA6A74F652A3E0BC4550331A),
    .INIT_02(256'h104A7DDC96ABE7097DDC29C67DDC7DDCFA64FA64E1E13297EEFD9B7565E8ECBB),
    .INIT_03(256'h31288844A1F8D67264BEF7C5F3AD8C49F2B233AA000F4A1064BE64BE0308D7EF),
    .INIT_04(256'h0000000000000000000000003641A5FF1E012860AF8B8E6C17A8879D92D6D3BC),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h1A62151A151A1D5E081F15621FFC1F9204BF1FFC16C11FFC1FFC00A100A11FFF),
    .INIT_21(256'h0A751F85010616E31C2E028719F91AE71AE8151A1CA4110A10631CCF1DD61B81),
    .INIT_22(256'h00D50B39056A050E0B390DC60B390B391BC41BC41FFE08850A820F6704490444),
    .INIT_23(256'h11FA1E1708911C500C49182906FF0F541D0D08831BFB018D0C490C491816072F),
    .INIT_24(256'h00000000000000000000000003531C951254121A074A0DC11360147400EF0513),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    dout_rom_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(D[15:0]),
        .DOBDO({NLW_dout_rom_reg_DOBDO_UNCONNECTED[15:14],D[31:18]}),
        .DOPADOP(D[17:16]),
        .DOPBDOP(NLW_dout_rom_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_16 
       (.I0(dout_rom_reg_0[23]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [23]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(A[23]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_17 
       (.I0(dout_rom_reg_0[22]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [22]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(A[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_18 
       (.I0(dout_rom_reg_0[21]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [21]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(A[21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_19 
       (.I0(dout_rom_reg_0[20]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [20]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(A[20]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_20 
       (.I0(dout_rom_reg_0[19]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [19]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(A[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_21 
       (.I0(dout_rom_reg_0[18]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [18]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(A[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_22 
       (.I0(dout_rom_reg_0[17]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [17]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(A[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_23 
       (.I0(dout_rom_reg_0[16]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [16]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(A[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_24 
       (.I0(dout_rom_reg_0[15]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [15]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(A[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_25 
       (.I0(dout_rom_reg_0[14]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [14]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_26 
       (.I0(dout_rom_reg_0[13]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [13]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_27 
       (.I0(dout_rom_reg_0[12]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [12]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_28 
       (.I0(dout_rom_reg_0[11]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [11]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_29 
       (.I0(dout_rom_reg_0[10]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [10]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_30 
       (.I0(dout_rom_reg_0[9]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [9]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_31 
       (.I0(dout_rom_reg_0[8]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [8]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_32 
       (.I0(dout_rom_reg_0[7]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [7]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(A[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_33 
       (.I0(dout_rom_reg_0[6]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [6]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_34 
       (.I0(dout_rom_reg_0[5]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [5]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_35 
       (.I0(dout_rom_reg_0[4]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [4]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_36 
       (.I0(dout_rom_reg_0[3]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [3]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_37 
       (.I0(dout_rom_reg_0[2]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [2]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_38 
       (.I0(dout_rom_reg_0[1]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [1]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[0].genblk1[1].p_product_reg[1]_i_39 
       (.I0(dout_rom_reg_0[0]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [0]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_1 
       (.I0(dout_rom_reg_0[31]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [31]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(A[31]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_2 
       (.I0(dout_rom_reg_0[30]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [30]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(A[30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_3 
       (.I0(dout_rom_reg_0[29]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [29]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(A[29]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_4 
       (.I0(dout_rom_reg_0[28]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [28]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(A[28]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_5 
       (.I0(dout_rom_reg_0[27]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [27]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(A[27]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_6 
       (.I0(dout_rom_reg_0[26]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [26]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(A[26]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_7 
       (.I0(dout_rom_reg_0[25]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [25]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(A[25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk3[1].genblk1[0].p_product_reg[2]_i_8 
       (.I0(dout_rom_reg_0[24]),
        .I1(\genblk3[1].genblk1[0].p_product_reg[2] [24]),
        .I2(\genblk3[0].genblk1[1].p_product_reg[1] ),
        .O(A[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[0]_i_1 
       (.I0(D[0]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [0]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [0]),
        .O(dout_rom_reg_0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[10]_i_1 
       (.I0(D[10]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [10]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [10]),
        .O(dout_rom_reg_0[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[11]_i_1 
       (.I0(D[11]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [11]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [11]),
        .O(dout_rom_reg_0[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[12]_i_1 
       (.I0(D[12]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [12]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [12]),
        .O(dout_rom_reg_0[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[13]_i_1 
       (.I0(D[13]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [13]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [13]),
        .O(dout_rom_reg_0[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[14]_i_1 
       (.I0(D[14]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [14]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [14]),
        .O(dout_rom_reg_0[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[15]_i_1 
       (.I0(D[15]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [15]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [15]),
        .O(dout_rom_reg_0[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[16]_i_1 
       (.I0(D[16]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [16]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [16]),
        .O(dout_rom_reg_0[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[17]_i_1 
       (.I0(D[17]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [17]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [17]),
        .O(dout_rom_reg_0[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[18]_i_1 
       (.I0(D[18]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [18]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [18]),
        .O(dout_rom_reg_0[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[19]_i_1 
       (.I0(D[19]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [19]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [19]),
        .O(dout_rom_reg_0[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[1]_i_1 
       (.I0(D[1]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [1]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [1]),
        .O(dout_rom_reg_0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[20]_i_1 
       (.I0(D[20]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [20]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [20]),
        .O(dout_rom_reg_0[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[21]_i_1 
       (.I0(D[21]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [21]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [21]),
        .O(dout_rom_reg_0[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[22]_i_1 
       (.I0(D[22]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [22]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [22]),
        .O(dout_rom_reg_0[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[23]_i_1 
       (.I0(D[23]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [23]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [23]),
        .O(dout_rom_reg_0[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[24]_i_1 
       (.I0(D[24]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [24]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [24]),
        .O(dout_rom_reg_0[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[25]_i_1 
       (.I0(D[25]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [25]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [25]),
        .O(dout_rom_reg_0[25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[26]_i_1 
       (.I0(D[26]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [26]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [26]),
        .O(dout_rom_reg_0[26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[27]_i_1 
       (.I0(D[27]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [27]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [27]),
        .O(dout_rom_reg_0[27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[28]_i_1 
       (.I0(D[28]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [28]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [28]),
        .O(dout_rom_reg_0[28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[29]_i_1 
       (.I0(D[29]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [29]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [29]),
        .O(dout_rom_reg_0[29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[2]_i_1 
       (.I0(D[2]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [2]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [2]),
        .O(dout_rom_reg_0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[30]_i_1 
       (.I0(D[30]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [30]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [30]),
        .O(dout_rom_reg_0[30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[31]_i_1 
       (.I0(D[31]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [31]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [31]),
        .O(dout_rom_reg_0[31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[3]_i_1 
       (.I0(D[3]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [3]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [3]),
        .O(dout_rom_reg_0[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[4]_i_1 
       (.I0(D[4]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [4]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [4]),
        .O(dout_rom_reg_0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[5]_i_1 
       (.I0(D[5]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [5]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [5]),
        .O(dout_rom_reg_0[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[6]_i_1 
       (.I0(D[6]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [6]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [6]),
        .O(dout_rom_reg_0[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[7]_i_1 
       (.I0(D[7]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [7]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [7]),
        .O(dout_rom_reg_0[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[8]_i_1 
       (.I0(D[8]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [8]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [8]),
        .O(dout_rom_reg_0[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[9]_i_1 
       (.I0(D[9]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [9]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [9]),
        .O(dout_rom_reg_0[9]));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized1
   (D,
    dout_rom_reg_0,
    clk,
    Q,
    \tw_out_internal_DP_reg[31] ,
    \tw_out_internal_DP_reg[31]_0 ,
    update_mult,
    \tw_out_internal_DP_reg[31]_1 );
  output [31:0]D;
  output [31:0]dout_rom_reg_0;
  input clk;
  input [6:0]Q;
  input \tw_out_internal_DP_reg[31] ;
  input [31:0]\tw_out_internal_DP_reg[31]_0 ;
  input update_mult;
  input [31:0]\tw_out_internal_DP_reg[31]_1 ;

  wire [31:0]D;
  wire [6:0]Q;
  wire clk;
  wire [31:0]dout_rom_reg_0;
  wire \tw_out_internal_DP_reg[31] ;
  wire [31:0]\tw_out_internal_DP_reg[31]_0 ;
  wire [31:0]\tw_out_internal_DP_reg[31]_1 ;
  wire update_mult;
  wire [15:14]NLW_dout_rom_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_dout_rom_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/CORE/open_ntt/ntt_core/tw_gen/dit_rn/genblk1[0].tw_gen_pe/tw_rom/dout_rom_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "101" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h000000000000081D82CF6EA9148EE86EE76DDFEA1F125F44BE30743B34FFFFF3),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h8787C1E1701EC7DD1F3ED7BCC1E1C5241F3EC1E1C524C1E1C524C1E1639BC1E1),
    .INIT_01(256'h8F111F3EFAD2F63B0CF6D7BC67D68787CC73C1E1701EC7DDE2781F3EF63BD7BC),
    .INIT_02(256'h0CF64176D7BCCEFE67D624A88787435FCC73E58FC1E1FAD213BFC7DD2EB4E278),
    .INIT_03(256'h952B8FBE1DA4E1E1E8AE8FBEE1E1E8AEE1E1E8AEE1E1279DE1E182EAF63BB242),
    .INIT_04(256'h6D64CD381DA449EB9C7692E1E1E16EDF952B3C078FBE6D641DA49C76E1E16EDF),
    .INIT_05(256'h3B7F49EB48159C76D58692E1BE03E1E1BC873B90952BFBAA3C0730898FBEBC87),
    .INIT_06(256'h0000000000000000000000000000000000000000D4366D64B27ECD38A3081DA4),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h03101FFF097F00FA03D502601FFF047303D51FFF04731FFF04731FFF1F5E1FFF),
    .INIT_21(256'h127A03D50E431F9716BC0260013503100F1C1FFF097F00FA17F203D51F970260),
    .INIT_22(256'h16BC1CE6026017430135014803100F140F1C0BAC1FFF0E431B5200FA084B17F2),
    .INIT_23(256'h16E0197F077C1FFE14AE197F1FFE14AE1FFE14AE1FFE043B1FFE01BD1F970C38),
    .INIT_24(256'h1832036F077C1E1A05E019A31FFE1D8516E000A8197F1832077C05E01FFE1D85),
    .INIT_25(256'h1DDC1E1A1AC305E0050619A318741FFE13151CD516E0067500A810E7197F1315),
    .INIT_26(256'h0000000000000000000000000000000000000000111A18321228036F0E1A077C),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    dout_rom_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(D[15:0]),
        .DOBDO({NLW_dout_rom_reg_DOBDO_UNCONNECTED[15:14],D[31:18]}),
        .DOPADOP(D[17:16]),
        .DOPBDOP(NLW_dout_rom_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[0]_i_1__2 
       (.I0(D[0]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [0]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [0]),
        .O(dout_rom_reg_0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[10]_i_1__2 
       (.I0(D[10]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [10]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [10]),
        .O(dout_rom_reg_0[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[11]_i_1__2 
       (.I0(D[11]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [11]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [11]),
        .O(dout_rom_reg_0[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[12]_i_1__2 
       (.I0(D[12]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [12]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [12]),
        .O(dout_rom_reg_0[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[13]_i_1__2 
       (.I0(D[13]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [13]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [13]),
        .O(dout_rom_reg_0[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[14]_i_1__2 
       (.I0(D[14]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [14]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [14]),
        .O(dout_rom_reg_0[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[15]_i_1__2 
       (.I0(D[15]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [15]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [15]),
        .O(dout_rom_reg_0[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[16]_i_1__2 
       (.I0(D[16]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [16]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [16]),
        .O(dout_rom_reg_0[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[17]_i_1__2 
       (.I0(D[17]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [17]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [17]),
        .O(dout_rom_reg_0[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[18]_i_1__2 
       (.I0(D[18]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [18]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [18]),
        .O(dout_rom_reg_0[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[19]_i_1__2 
       (.I0(D[19]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [19]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [19]),
        .O(dout_rom_reg_0[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[1]_i_1__2 
       (.I0(D[1]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [1]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [1]),
        .O(dout_rom_reg_0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[20]_i_1__2 
       (.I0(D[20]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [20]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [20]),
        .O(dout_rom_reg_0[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[21]_i_1__2 
       (.I0(D[21]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [21]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [21]),
        .O(dout_rom_reg_0[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[22]_i_1__2 
       (.I0(D[22]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [22]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [22]),
        .O(dout_rom_reg_0[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[23]_i_1__2 
       (.I0(D[23]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [23]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [23]),
        .O(dout_rom_reg_0[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[24]_i_1__2 
       (.I0(D[24]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [24]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [24]),
        .O(dout_rom_reg_0[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[25]_i_1__2 
       (.I0(D[25]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [25]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [25]),
        .O(dout_rom_reg_0[25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[26]_i_1__2 
       (.I0(D[26]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [26]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [26]),
        .O(dout_rom_reg_0[26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[27]_i_1__2 
       (.I0(D[27]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [27]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [27]),
        .O(dout_rom_reg_0[27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[28]_i_1__2 
       (.I0(D[28]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [28]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [28]),
        .O(dout_rom_reg_0[28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[29]_i_1__2 
       (.I0(D[29]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [29]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [29]),
        .O(dout_rom_reg_0[29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[2]_i_1__2 
       (.I0(D[2]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [2]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [2]),
        .O(dout_rom_reg_0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[30]_i_1__2 
       (.I0(D[30]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [30]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [30]),
        .O(dout_rom_reg_0[30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[31]_i_1__2 
       (.I0(D[31]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [31]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [31]),
        .O(dout_rom_reg_0[31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[3]_i_1__2 
       (.I0(D[3]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [3]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [3]),
        .O(dout_rom_reg_0[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[4]_i_1__2 
       (.I0(D[4]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [4]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [4]),
        .O(dout_rom_reg_0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[5]_i_1__2 
       (.I0(D[5]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [5]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [5]),
        .O(dout_rom_reg_0[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[6]_i_1__2 
       (.I0(D[6]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [6]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [6]),
        .O(dout_rom_reg_0[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[7]_i_1__2 
       (.I0(D[7]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [7]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [7]),
        .O(dout_rom_reg_0[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[8]_i_1__2 
       (.I0(D[8]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [8]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [8]),
        .O(dout_rom_reg_0[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[9]_i_1__2 
       (.I0(D[9]),
        .I1(\tw_out_internal_DP_reg[31] ),
        .I2(\tw_out_internal_DP_reg[31]_0 [9]),
        .I3(update_mult),
        .I4(\tw_out_internal_DP_reg[31]_1 [9]),
        .O(dout_rom_reg_0[9]));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized2
   (D,
    dout_rom_reg_0,
    clk,
    Q,
    tw_out_internal_DN1,
    \tw_out_internal_DP_reg[31] ,
    \tw_out_internal_DP_reg[0] ,
    \tw_out_internal_DP_reg[31]_0 );
  output [31:0]D;
  output [31:0]dout_rom_reg_0;
  input clk;
  input [6:0]Q;
  input tw_out_internal_DN1;
  input [31:0]\tw_out_internal_DP_reg[31] ;
  input \tw_out_internal_DP_reg[0] ;
  input [31:0]\tw_out_internal_DP_reg[31]_0 ;

  wire [31:0]D;
  wire [6:0]Q;
  wire clk;
  wire [31:0]dout_rom_reg_0;
  wire tw_out_internal_DN1;
  wire \tw_out_internal_DP_reg[0] ;
  wire [31:0]\tw_out_internal_DP_reg[31] ;
  wire [31:0]\tw_out_internal_DP_reg[31]_0 ;
  wire [15:14]NLW_dout_rom_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_dout_rom_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/CORE/open_ntt/ntt_core/tw_gen/dit_rn/genblk1[1].tw_gen_pe/tw_rom/dout_rom_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "101" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000F5DE9436EA9148EE86EE76DDFCE5B79C344BE30743B34FFFFF3),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h8787C1E1701EC7DD1F3ED7BCC1E1C5241F3EC1E1C524C1E1C524C1E1639BC1E1),
    .INIT_01(256'h8F111F3EFAD2F63B0CF6D7BC67D68787CC73C1E1701EC7DDE2781F3EF63BD7BC),
    .INIT_02(256'h376930F24195F1AC145DE4D89647BDE410CB1517639BFAD213BFC7DD2EB4E278),
    .INIT_03(256'h952B8FBE1DA4E1E1E8AE8FBEE1E1E8AEE1E1E8AEE1E1279DE1E167C24A18D029),
    .INIT_04(256'h6D64CD381DA449EB9C7692E1E1E16EDF952B3C078FBE6D641DA49C76E1E16EDF),
    .INIT_05(256'hEF02FDDEAAFFA1970EAD72CF8F77279DBC873B90952BFBAA3C0730898FBEBC87),
    .INIT_06(256'h0000000000000000000000000000000000000000B437F45D0F3B96676B1883F3),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h03101FFF097F00FA03D502601FFF047303D51FFF04731FFF04731FFF1F5E1FFF),
    .INIT_21(256'h127A03D50E431F9716BC0260013503100F1C1FFF097F00FA17F203D51F970260),
    .INIT_22(256'h087B0E6D14EA1C9C07F911EE043314810FBE0F691F5E0E431B5200FA084B17F2),
    .INIT_23(256'h16E0197F077C1FFE14AE197F1FFE14AE1FFE14AE1FFE043B1FFE0AD010E2188B),
    .INIT_24(256'h1832036F077C1E1A05E019A31FFE1D8516E000A8197F1832077C05E01FFE1D85),
    .INIT_25(256'h1F1214C911D50A821E6D071D1794043B13151CD516E0067500A810E7197F1315),
    .INIT_26(256'h00000000000000000000000000000000000000000D1715641A4D0FD515F01D85),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    dout_rom_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(D[15:0]),
        .DOBDO({NLW_dout_rom_reg_DOBDO_UNCONNECTED[15:14],D[31:18]}),
        .DOPADOP(D[17:16]),
        .DOPBDOP(NLW_dout_rom_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[0]_i_1__1 
       (.I0(D[0]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [0]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [0]),
        .O(dout_rom_reg_0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[10]_i_1__1 
       (.I0(D[10]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [10]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [10]),
        .O(dout_rom_reg_0[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[11]_i_1__1 
       (.I0(D[11]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [11]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [11]),
        .O(dout_rom_reg_0[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[12]_i_1__1 
       (.I0(D[12]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [12]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [12]),
        .O(dout_rom_reg_0[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[13]_i_1__1 
       (.I0(D[13]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [13]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [13]),
        .O(dout_rom_reg_0[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[14]_i_1__1 
       (.I0(D[14]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [14]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [14]),
        .O(dout_rom_reg_0[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[15]_i_1__1 
       (.I0(D[15]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [15]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [15]),
        .O(dout_rom_reg_0[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[16]_i_1__1 
       (.I0(D[16]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [16]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [16]),
        .O(dout_rom_reg_0[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[17]_i_1__1 
       (.I0(D[17]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [17]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [17]),
        .O(dout_rom_reg_0[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[18]_i_1__1 
       (.I0(D[18]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [18]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [18]),
        .O(dout_rom_reg_0[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[19]_i_1__1 
       (.I0(D[19]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [19]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [19]),
        .O(dout_rom_reg_0[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[1]_i_1__1 
       (.I0(D[1]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [1]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [1]),
        .O(dout_rom_reg_0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[20]_i_1__1 
       (.I0(D[20]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [20]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [20]),
        .O(dout_rom_reg_0[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[21]_i_1__1 
       (.I0(D[21]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [21]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [21]),
        .O(dout_rom_reg_0[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[22]_i_1__1 
       (.I0(D[22]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [22]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [22]),
        .O(dout_rom_reg_0[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[23]_i_1__1 
       (.I0(D[23]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [23]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [23]),
        .O(dout_rom_reg_0[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[24]_i_1__1 
       (.I0(D[24]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [24]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [24]),
        .O(dout_rom_reg_0[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[25]_i_1__1 
       (.I0(D[25]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [25]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [25]),
        .O(dout_rom_reg_0[25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[26]_i_1__1 
       (.I0(D[26]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [26]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [26]),
        .O(dout_rom_reg_0[26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[27]_i_1__1 
       (.I0(D[27]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [27]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [27]),
        .O(dout_rom_reg_0[27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[28]_i_1__1 
       (.I0(D[28]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [28]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [28]),
        .O(dout_rom_reg_0[28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[29]_i_1__1 
       (.I0(D[29]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [29]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [29]),
        .O(dout_rom_reg_0[29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[2]_i_1__1 
       (.I0(D[2]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [2]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [2]),
        .O(dout_rom_reg_0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[30]_i_1__1 
       (.I0(D[30]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [30]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [30]),
        .O(dout_rom_reg_0[30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[31]_i_1__1 
       (.I0(D[31]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [31]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [31]),
        .O(dout_rom_reg_0[31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[3]_i_1__1 
       (.I0(D[3]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [3]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [3]),
        .O(dout_rom_reg_0[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[4]_i_1__1 
       (.I0(D[4]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [4]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [4]),
        .O(dout_rom_reg_0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[5]_i_1__1 
       (.I0(D[5]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [5]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [5]),
        .O(dout_rom_reg_0[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[6]_i_1__1 
       (.I0(D[6]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [6]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [6]),
        .O(dout_rom_reg_0[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[7]_i_1__1 
       (.I0(D[7]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [7]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [7]),
        .O(dout_rom_reg_0[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[8]_i_1__1 
       (.I0(D[8]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [8]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [8]),
        .O(dout_rom_reg_0[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tw_out_internal_DP[9]_i_1__1 
       (.I0(D[9]),
        .I1(tw_out_internal_DN1),
        .I2(\tw_out_internal_DP_reg[31] [9]),
        .I3(\tw_out_internal_DP_reg[0] ),
        .I4(\tw_out_internal_DP_reg[31]_0 [9]),
        .O(dout_rom_reg_0[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg
   (Q,
    \shift_array_reg[0][31]_0 ,
    \shift_array_reg[0][31]_1 ,
    D,
    clk,
    \genblk1[0].bf_c_reg[0][31] ,
    \DELAY_BLOCK[1].shift_array_reg[2]_0 ,
    \genblk1[0].bf_c_reg[0][16] ,
    \genblk1[0].bf_c_reg[0][31]_0 ,
    mult_opcode);
  output [31:0]Q;
  output [31:0]\shift_array_reg[0][31]_0 ;
  output [31:0]\shift_array_reg[0][31]_1 ;
  input [31:0]D;
  input clk;
  input [31:0]\genblk1[0].bf_c_reg[0][31] ;
  input \DELAY_BLOCK[1].shift_array_reg[2]_0 ;
  input \genblk1[0].bf_c_reg[0][16] ;
  input [31:0]\genblk1[0].bf_c_reg[0][31]_0 ;
  input mult_opcode;

  wire [31:0]D;
  wire \DELAY_BLOCK[1].shift_array_reg[2]_0 ;
  wire [31:0]Q;
  wire clk;
  wire \genblk1[0].bf_c_reg[0][16] ;
  wire [31:0]\genblk1[0].bf_c_reg[0][31] ;
  wire [31:0]\genblk1[0].bf_c_reg[0][31]_0 ;
  wire mult_opcode;
  wire [31:0]\shift_array_reg[0][31]_0 ;
  wire [31:0]\shift_array_reg[0][31]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][0]_i_1 
       (.I0(Q[0]),
        .I1(\genblk1[0].bf_c_reg[0][31] [0]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\shift_array_reg[0][31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][10]_i_1 
       (.I0(Q[10]),
        .I1(\genblk1[0].bf_c_reg[0][31] [10]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\shift_array_reg[0][31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][11]_i_1 
       (.I0(Q[11]),
        .I1(\genblk1[0].bf_c_reg[0][31] [11]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\shift_array_reg[0][31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][12]_i_1 
       (.I0(Q[12]),
        .I1(\genblk1[0].bf_c_reg[0][31] [12]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\shift_array_reg[0][31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][13]_i_1 
       (.I0(Q[13]),
        .I1(\genblk1[0].bf_c_reg[0][31] [13]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\shift_array_reg[0][31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][14]_i_1 
       (.I0(Q[14]),
        .I1(\genblk1[0].bf_c_reg[0][31] [14]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\shift_array_reg[0][31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][15]_i_1 
       (.I0(Q[15]),
        .I1(\genblk1[0].bf_c_reg[0][31] [15]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\shift_array_reg[0][31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][16]_i_1 
       (.I0(Q[16]),
        .I1(\genblk1[0].bf_c_reg[0][31] [16]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\shift_array_reg[0][31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][17]_i_1 
       (.I0(Q[17]),
        .I1(\genblk1[0].bf_c_reg[0][31] [17]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\shift_array_reg[0][31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][18]_i_1 
       (.I0(Q[18]),
        .I1(\genblk1[0].bf_c_reg[0][31] [18]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\shift_array_reg[0][31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][19]_i_1 
       (.I0(Q[19]),
        .I1(\genblk1[0].bf_c_reg[0][31] [19]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\shift_array_reg[0][31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][1]_i_1 
       (.I0(Q[1]),
        .I1(\genblk1[0].bf_c_reg[0][31] [1]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\shift_array_reg[0][31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][20]_i_1 
       (.I0(Q[20]),
        .I1(\genblk1[0].bf_c_reg[0][31] [20]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\shift_array_reg[0][31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][21]_i_1 
       (.I0(Q[21]),
        .I1(\genblk1[0].bf_c_reg[0][31] [21]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\shift_array_reg[0][31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][22]_i_1 
       (.I0(Q[22]),
        .I1(\genblk1[0].bf_c_reg[0][31] [22]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\shift_array_reg[0][31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][23]_i_1 
       (.I0(Q[23]),
        .I1(\genblk1[0].bf_c_reg[0][31] [23]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\shift_array_reg[0][31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][24]_i_1 
       (.I0(Q[24]),
        .I1(\genblk1[0].bf_c_reg[0][31] [24]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\shift_array_reg[0][31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][25]_i_1 
       (.I0(Q[25]),
        .I1(\genblk1[0].bf_c_reg[0][31] [25]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\shift_array_reg[0][31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][26]_i_1 
       (.I0(Q[26]),
        .I1(\genblk1[0].bf_c_reg[0][31] [26]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\shift_array_reg[0][31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][27]_i_1 
       (.I0(Q[27]),
        .I1(\genblk1[0].bf_c_reg[0][31] [27]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\shift_array_reg[0][31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][28]_i_1 
       (.I0(Q[28]),
        .I1(\genblk1[0].bf_c_reg[0][31] [28]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\shift_array_reg[0][31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][29]_i_1 
       (.I0(Q[29]),
        .I1(\genblk1[0].bf_c_reg[0][31] [29]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\shift_array_reg[0][31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][2]_i_1 
       (.I0(Q[2]),
        .I1(\genblk1[0].bf_c_reg[0][31] [2]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\shift_array_reg[0][31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][30]_i_1 
       (.I0(Q[30]),
        .I1(\genblk1[0].bf_c_reg[0][31] [30]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\shift_array_reg[0][31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][31]_i_1 
       (.I0(Q[31]),
        .I1(\genblk1[0].bf_c_reg[0][31] [31]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\shift_array_reg[0][31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][3]_i_1 
       (.I0(Q[3]),
        .I1(\genblk1[0].bf_c_reg[0][31] [3]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\shift_array_reg[0][31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][4]_i_1 
       (.I0(Q[4]),
        .I1(\genblk1[0].bf_c_reg[0][31] [4]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\shift_array_reg[0][31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][5]_i_1 
       (.I0(Q[5]),
        .I1(\genblk1[0].bf_c_reg[0][31] [5]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\shift_array_reg[0][31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][6]_i_1 
       (.I0(Q[6]),
        .I1(\genblk1[0].bf_c_reg[0][31] [6]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\shift_array_reg[0][31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][7]_i_1 
       (.I0(Q[7]),
        .I1(\genblk1[0].bf_c_reg[0][31] [7]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\shift_array_reg[0][31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][8]_i_1 
       (.I0(Q[8]),
        .I1(\genblk1[0].bf_c_reg[0][31] [8]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\shift_array_reg[0][31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_a[0][9]_i_1 
       (.I0(Q[9]),
        .I1(\genblk1[0].bf_c_reg[0][31] [9]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(\shift_array_reg[0][31]_0 [9]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][0]_i_1 
       (.I0(Q[0]),
        .I1(\genblk1[0].bf_c_reg[0][31] [0]),
        .I2(\genblk1[0].bf_c_reg[0][16] ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [0]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_1 [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][10]_i_1 
       (.I0(Q[10]),
        .I1(\genblk1[0].bf_c_reg[0][31] [10]),
        .I2(\genblk1[0].bf_c_reg[0][16] ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [10]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_1 [10]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][11]_i_1 
       (.I0(Q[11]),
        .I1(\genblk1[0].bf_c_reg[0][31] [11]),
        .I2(\genblk1[0].bf_c_reg[0][16] ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [11]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_1 [11]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][12]_i_1 
       (.I0(Q[12]),
        .I1(\genblk1[0].bf_c_reg[0][31] [12]),
        .I2(\genblk1[0].bf_c_reg[0][16] ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [12]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_1 [12]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][13]_i_1 
       (.I0(Q[13]),
        .I1(\genblk1[0].bf_c_reg[0][31] [13]),
        .I2(\genblk1[0].bf_c_reg[0][16] ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [13]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_1 [13]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][14]_i_1 
       (.I0(Q[14]),
        .I1(\genblk1[0].bf_c_reg[0][31] [14]),
        .I2(\genblk1[0].bf_c_reg[0][16] ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [14]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_1 [14]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][15]_i_1 
       (.I0(Q[15]),
        .I1(\genblk1[0].bf_c_reg[0][31] [15]),
        .I2(\genblk1[0].bf_c_reg[0][16] ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [15]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_1 [15]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][16]_i_1 
       (.I0(Q[16]),
        .I1(\genblk1[0].bf_c_reg[0][31] [16]),
        .I2(\genblk1[0].bf_c_reg[0][16] ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [16]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_1 [16]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][17]_i_1 
       (.I0(Q[17]),
        .I1(\genblk1[0].bf_c_reg[0][31] [17]),
        .I2(\genblk1[0].bf_c_reg[0][16] ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [17]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_1 [17]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][18]_i_1 
       (.I0(Q[18]),
        .I1(\genblk1[0].bf_c_reg[0][31] [18]),
        .I2(\genblk1[0].bf_c_reg[0][16] ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [18]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_1 [18]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][19]_i_1 
       (.I0(Q[19]),
        .I1(\genblk1[0].bf_c_reg[0][31] [19]),
        .I2(\genblk1[0].bf_c_reg[0][16] ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [19]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_1 [19]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][1]_i_1 
       (.I0(Q[1]),
        .I1(\genblk1[0].bf_c_reg[0][31] [1]),
        .I2(\genblk1[0].bf_c_reg[0][16] ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [1]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_1 [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][20]_i_1 
       (.I0(Q[20]),
        .I1(\genblk1[0].bf_c_reg[0][31] [20]),
        .I2(\genblk1[0].bf_c_reg[0][16] ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [20]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_1 [20]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][21]_i_1 
       (.I0(Q[21]),
        .I1(\genblk1[0].bf_c_reg[0][31] [21]),
        .I2(\genblk1[0].bf_c_reg[0][16] ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [21]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_1 [21]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][22]_i_1 
       (.I0(Q[22]),
        .I1(\genblk1[0].bf_c_reg[0][31] [22]),
        .I2(\genblk1[0].bf_c_reg[0][16] ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [22]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_1 [22]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][23]_i_1 
       (.I0(Q[23]),
        .I1(\genblk1[0].bf_c_reg[0][31] [23]),
        .I2(\genblk1[0].bf_c_reg[0][16] ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [23]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_1 [23]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][24]_i_1 
       (.I0(Q[24]),
        .I1(\genblk1[0].bf_c_reg[0][31] [24]),
        .I2(\genblk1[0].bf_c_reg[0][16] ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [24]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_1 [24]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][25]_i_1 
       (.I0(Q[25]),
        .I1(\genblk1[0].bf_c_reg[0][31] [25]),
        .I2(\genblk1[0].bf_c_reg[0][16] ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [25]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_1 [25]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][26]_i_1 
       (.I0(Q[26]),
        .I1(\genblk1[0].bf_c_reg[0][31] [26]),
        .I2(\genblk1[0].bf_c_reg[0][16] ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [26]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_1 [26]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][27]_i_1 
       (.I0(Q[27]),
        .I1(\genblk1[0].bf_c_reg[0][31] [27]),
        .I2(\genblk1[0].bf_c_reg[0][16] ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [27]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_1 [27]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][28]_i_1 
       (.I0(Q[28]),
        .I1(\genblk1[0].bf_c_reg[0][31] [28]),
        .I2(\genblk1[0].bf_c_reg[0][16] ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [28]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_1 [28]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][29]_i_1 
       (.I0(Q[29]),
        .I1(\genblk1[0].bf_c_reg[0][31] [29]),
        .I2(\genblk1[0].bf_c_reg[0][16] ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [29]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_1 [29]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][2]_i_1 
       (.I0(Q[2]),
        .I1(\genblk1[0].bf_c_reg[0][31] [2]),
        .I2(\genblk1[0].bf_c_reg[0][16] ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [2]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_1 [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][30]_i_1 
       (.I0(Q[30]),
        .I1(\genblk1[0].bf_c_reg[0][31] [30]),
        .I2(\genblk1[0].bf_c_reg[0][16] ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [30]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_1 [30]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][31]_i_1 
       (.I0(Q[31]),
        .I1(\genblk1[0].bf_c_reg[0][31] [31]),
        .I2(\genblk1[0].bf_c_reg[0][16] ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [31]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_1 [31]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][3]_i_1 
       (.I0(Q[3]),
        .I1(\genblk1[0].bf_c_reg[0][31] [3]),
        .I2(\genblk1[0].bf_c_reg[0][16] ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [3]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_1 [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][4]_i_1 
       (.I0(Q[4]),
        .I1(\genblk1[0].bf_c_reg[0][31] [4]),
        .I2(\genblk1[0].bf_c_reg[0][16] ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [4]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_1 [4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][5]_i_1 
       (.I0(Q[5]),
        .I1(\genblk1[0].bf_c_reg[0][31] [5]),
        .I2(\genblk1[0].bf_c_reg[0][16] ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [5]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_1 [5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][6]_i_1 
       (.I0(Q[6]),
        .I1(\genblk1[0].bf_c_reg[0][31] [6]),
        .I2(\genblk1[0].bf_c_reg[0][16] ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [6]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_1 [6]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][7]_i_1 
       (.I0(Q[7]),
        .I1(\genblk1[0].bf_c_reg[0][31] [7]),
        .I2(\genblk1[0].bf_c_reg[0][16] ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [7]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_1 [7]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][8]_i_1 
       (.I0(Q[8]),
        .I1(\genblk1[0].bf_c_reg[0][31] [8]),
        .I2(\genblk1[0].bf_c_reg[0][16] ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [8]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_1 [8]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[0].bf_c[0][9]_i_1 
       (.I0(Q[9]),
        .I1(\genblk1[0].bf_c_reg[0][31] [9]),
        .I2(\genblk1[0].bf_c_reg[0][16] ),
        .I3(\genblk1[0].bf_c_reg[0][31]_0 [9]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_1 [9]));
  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \shift_array_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \shift_array_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \shift_array_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \shift_array_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \shift_array_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \shift_array_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \shift_array_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \shift_array_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \shift_array_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \shift_array_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \shift_array_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \shift_array_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \shift_array_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \shift_array_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \shift_array_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \shift_array_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \shift_array_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \shift_array_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \shift_array_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \shift_array_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \shift_array_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \shift_array_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \shift_array_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \shift_array_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \shift_array_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \shift_array_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \shift_array_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \shift_array_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \shift_array_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \shift_array_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_65
   (\shift_array_reg[0][31]_0 ,
    D,
    clk,
    Q,
    \genblk1[0].bf_b_reg[0][24] );
  output [31:0]\shift_array_reg[0][31]_0 ;
  input [31:0]D;
  input clk;
  input [31:0]Q;
  input \genblk1[0].bf_b_reg[0][24] ;

  wire [31:0]D;
  wire [31:0]Q;
  wire clk;
  wire \genblk1[0].bf_b_reg[0][24] ;
  wire [31:0]\shift_array_reg[0][31]_0 ;
  wire \shift_array_reg_n_0_[0][0] ;
  wire \shift_array_reg_n_0_[0][10] ;
  wire \shift_array_reg_n_0_[0][11] ;
  wire \shift_array_reg_n_0_[0][12] ;
  wire \shift_array_reg_n_0_[0][13] ;
  wire \shift_array_reg_n_0_[0][14] ;
  wire \shift_array_reg_n_0_[0][15] ;
  wire \shift_array_reg_n_0_[0][16] ;
  wire \shift_array_reg_n_0_[0][17] ;
  wire \shift_array_reg_n_0_[0][18] ;
  wire \shift_array_reg_n_0_[0][19] ;
  wire \shift_array_reg_n_0_[0][1] ;
  wire \shift_array_reg_n_0_[0][20] ;
  wire \shift_array_reg_n_0_[0][21] ;
  wire \shift_array_reg_n_0_[0][22] ;
  wire \shift_array_reg_n_0_[0][23] ;
  wire \shift_array_reg_n_0_[0][24] ;
  wire \shift_array_reg_n_0_[0][25] ;
  wire \shift_array_reg_n_0_[0][26] ;
  wire \shift_array_reg_n_0_[0][27] ;
  wire \shift_array_reg_n_0_[0][28] ;
  wire \shift_array_reg_n_0_[0][29] ;
  wire \shift_array_reg_n_0_[0][2] ;
  wire \shift_array_reg_n_0_[0][30] ;
  wire \shift_array_reg_n_0_[0][31] ;
  wire \shift_array_reg_n_0_[0][3] ;
  wire \shift_array_reg_n_0_[0][4] ;
  wire \shift_array_reg_n_0_[0][5] ;
  wire \shift_array_reg_n_0_[0][6] ;
  wire \shift_array_reg_n_0_[0][7] ;
  wire \shift_array_reg_n_0_[0][8] ;
  wire \shift_array_reg_n_0_[0][9] ;

  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][0]_i_1 
       (.I0(\shift_array_reg_n_0_[0][0] ),
        .I1(Q[0]),
        .I2(\genblk1[0].bf_b_reg[0][24] ),
        .O(\shift_array_reg[0][31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][10]_i_1 
       (.I0(\shift_array_reg_n_0_[0][10] ),
        .I1(Q[10]),
        .I2(\genblk1[0].bf_b_reg[0][24] ),
        .O(\shift_array_reg[0][31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][11]_i_1 
       (.I0(\shift_array_reg_n_0_[0][11] ),
        .I1(Q[11]),
        .I2(\genblk1[0].bf_b_reg[0][24] ),
        .O(\shift_array_reg[0][31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][12]_i_1 
       (.I0(\shift_array_reg_n_0_[0][12] ),
        .I1(Q[12]),
        .I2(\genblk1[0].bf_b_reg[0][24] ),
        .O(\shift_array_reg[0][31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][13]_i_1 
       (.I0(\shift_array_reg_n_0_[0][13] ),
        .I1(Q[13]),
        .I2(\genblk1[0].bf_b_reg[0][24] ),
        .O(\shift_array_reg[0][31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][14]_i_1 
       (.I0(\shift_array_reg_n_0_[0][14] ),
        .I1(Q[14]),
        .I2(\genblk1[0].bf_b_reg[0][24] ),
        .O(\shift_array_reg[0][31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][15]_i_1 
       (.I0(\shift_array_reg_n_0_[0][15] ),
        .I1(Q[15]),
        .I2(\genblk1[0].bf_b_reg[0][24] ),
        .O(\shift_array_reg[0][31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][16]_i_1 
       (.I0(\shift_array_reg_n_0_[0][16] ),
        .I1(Q[16]),
        .I2(\genblk1[0].bf_b_reg[0][24] ),
        .O(\shift_array_reg[0][31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][17]_i_1 
       (.I0(\shift_array_reg_n_0_[0][17] ),
        .I1(Q[17]),
        .I2(\genblk1[0].bf_b_reg[0][24] ),
        .O(\shift_array_reg[0][31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][18]_i_1 
       (.I0(\shift_array_reg_n_0_[0][18] ),
        .I1(Q[18]),
        .I2(\genblk1[0].bf_b_reg[0][24] ),
        .O(\shift_array_reg[0][31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][19]_i_1 
       (.I0(\shift_array_reg_n_0_[0][19] ),
        .I1(Q[19]),
        .I2(\genblk1[0].bf_b_reg[0][24] ),
        .O(\shift_array_reg[0][31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][1]_i_1 
       (.I0(\shift_array_reg_n_0_[0][1] ),
        .I1(Q[1]),
        .I2(\genblk1[0].bf_b_reg[0][24] ),
        .O(\shift_array_reg[0][31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][20]_i_1 
       (.I0(\shift_array_reg_n_0_[0][20] ),
        .I1(Q[20]),
        .I2(\genblk1[0].bf_b_reg[0][24] ),
        .O(\shift_array_reg[0][31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][21]_i_1 
       (.I0(\shift_array_reg_n_0_[0][21] ),
        .I1(Q[21]),
        .I2(\genblk1[0].bf_b_reg[0][24] ),
        .O(\shift_array_reg[0][31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][22]_i_1 
       (.I0(\shift_array_reg_n_0_[0][22] ),
        .I1(Q[22]),
        .I2(\genblk1[0].bf_b_reg[0][24] ),
        .O(\shift_array_reg[0][31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][23]_i_1 
       (.I0(\shift_array_reg_n_0_[0][23] ),
        .I1(Q[23]),
        .I2(\genblk1[0].bf_b_reg[0][24] ),
        .O(\shift_array_reg[0][31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][24]_i_1 
       (.I0(\shift_array_reg_n_0_[0][24] ),
        .I1(Q[24]),
        .I2(\genblk1[0].bf_b_reg[0][24] ),
        .O(\shift_array_reg[0][31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][25]_i_1 
       (.I0(\shift_array_reg_n_0_[0][25] ),
        .I1(Q[25]),
        .I2(\genblk1[0].bf_b_reg[0][24] ),
        .O(\shift_array_reg[0][31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][26]_i_1 
       (.I0(\shift_array_reg_n_0_[0][26] ),
        .I1(Q[26]),
        .I2(\genblk1[0].bf_b_reg[0][24] ),
        .O(\shift_array_reg[0][31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][27]_i_1 
       (.I0(\shift_array_reg_n_0_[0][27] ),
        .I1(Q[27]),
        .I2(\genblk1[0].bf_b_reg[0][24] ),
        .O(\shift_array_reg[0][31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][28]_i_1 
       (.I0(\shift_array_reg_n_0_[0][28] ),
        .I1(Q[28]),
        .I2(\genblk1[0].bf_b_reg[0][24] ),
        .O(\shift_array_reg[0][31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][29]_i_1 
       (.I0(\shift_array_reg_n_0_[0][29] ),
        .I1(Q[29]),
        .I2(\genblk1[0].bf_b_reg[0][24] ),
        .O(\shift_array_reg[0][31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][2]_i_1 
       (.I0(\shift_array_reg_n_0_[0][2] ),
        .I1(Q[2]),
        .I2(\genblk1[0].bf_b_reg[0][24] ),
        .O(\shift_array_reg[0][31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][30]_i_1 
       (.I0(\shift_array_reg_n_0_[0][30] ),
        .I1(Q[30]),
        .I2(\genblk1[0].bf_b_reg[0][24] ),
        .O(\shift_array_reg[0][31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][31]_i_1 
       (.I0(\shift_array_reg_n_0_[0][31] ),
        .I1(Q[31]),
        .I2(\genblk1[0].bf_b_reg[0][24] ),
        .O(\shift_array_reg[0][31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][3]_i_1 
       (.I0(\shift_array_reg_n_0_[0][3] ),
        .I1(Q[3]),
        .I2(\genblk1[0].bf_b_reg[0][24] ),
        .O(\shift_array_reg[0][31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][4]_i_1 
       (.I0(\shift_array_reg_n_0_[0][4] ),
        .I1(Q[4]),
        .I2(\genblk1[0].bf_b_reg[0][24] ),
        .O(\shift_array_reg[0][31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][5]_i_1 
       (.I0(\shift_array_reg_n_0_[0][5] ),
        .I1(Q[5]),
        .I2(\genblk1[0].bf_b_reg[0][24] ),
        .O(\shift_array_reg[0][31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][6]_i_1 
       (.I0(\shift_array_reg_n_0_[0][6] ),
        .I1(Q[6]),
        .I2(\genblk1[0].bf_b_reg[0][24] ),
        .O(\shift_array_reg[0][31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][7]_i_1 
       (.I0(\shift_array_reg_n_0_[0][7] ),
        .I1(Q[7]),
        .I2(\genblk1[0].bf_b_reg[0][24] ),
        .O(\shift_array_reg[0][31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][8]_i_1 
       (.I0(\shift_array_reg_n_0_[0][8] ),
        .I1(Q[8]),
        .I2(\genblk1[0].bf_b_reg[0][24] ),
        .O(\shift_array_reg[0][31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[0].bf_b[0][9]_i_1 
       (.I0(\shift_array_reg_n_0_[0][9] ),
        .I1(Q[9]),
        .I2(\genblk1[0].bf_b_reg[0][24] ),
        .O(\shift_array_reg[0][31]_0 [9]));
  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\shift_array_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\shift_array_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\shift_array_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\shift_array_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\shift_array_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\shift_array_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\shift_array_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\shift_array_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\shift_array_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\shift_array_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\shift_array_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\shift_array_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\shift_array_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(\shift_array_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(\shift_array_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(\shift_array_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(\shift_array_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(\shift_array_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(\shift_array_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(\shift_array_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(\shift_array_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(\shift_array_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\shift_array_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(\shift_array_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(\shift_array_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\shift_array_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\shift_array_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\shift_array_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\shift_array_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\shift_array_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\shift_array_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\shift_array_reg_n_0_[0][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_67
   (Q,
    D,
    clk);
  output [31:0]Q;
  input [31:0]D;
  input clk;

  wire [31:0]D;
  wire [31:0]Q;
  wire clk;

  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \shift_array_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \shift_array_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \shift_array_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \shift_array_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \shift_array_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \shift_array_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \shift_array_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \shift_array_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \shift_array_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \shift_array_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \shift_array_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \shift_array_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \shift_array_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \shift_array_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \shift_array_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \shift_array_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \shift_array_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \shift_array_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \shift_array_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \shift_array_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \shift_array_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \shift_array_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \shift_array_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \shift_array_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \shift_array_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \shift_array_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \shift_array_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \shift_array_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \shift_array_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \shift_array_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_68
   (Q,
    D,
    \shift_array_reg[0][31]_0 ,
    \shift_array_reg[0][31]_1 ,
    clk,
    \genblk1[1].bf_c_reg[1][31] ,
    \DELAY_BLOCK[1].shift_array_reg[2]_0 ,
    \genblk1[1].bf_c_reg[1][16] ,
    \genblk1[1].bf_c_reg[1][31]_0 ,
    mult_opcode);
  output [31:0]Q;
  output [31:0]D;
  output [31:0]\shift_array_reg[0][31]_0 ;
  input [31:0]\shift_array_reg[0][31]_1 ;
  input clk;
  input [31:0]\genblk1[1].bf_c_reg[1][31] ;
  input \DELAY_BLOCK[1].shift_array_reg[2]_0 ;
  input \genblk1[1].bf_c_reg[1][16] ;
  input [31:0]\genblk1[1].bf_c_reg[1][31]_0 ;
  input mult_opcode;

  wire [31:0]D;
  wire \DELAY_BLOCK[1].shift_array_reg[2]_0 ;
  wire [31:0]Q;
  wire clk;
  wire \genblk1[1].bf_c_reg[1][16] ;
  wire [31:0]\genblk1[1].bf_c_reg[1][31] ;
  wire [31:0]\genblk1[1].bf_c_reg[1][31]_0 ;
  wire mult_opcode;
  wire [31:0]\shift_array_reg[0][31]_0 ;
  wire [31:0]\shift_array_reg[0][31]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_a[1][0]_i_1 
       (.I0(Q[0]),
        .I1(\genblk1[1].bf_c_reg[1][31] [0]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_a[1][10]_i_1 
       (.I0(Q[10]),
        .I1(\genblk1[1].bf_c_reg[1][31] [10]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_a[1][11]_i_1 
       (.I0(Q[11]),
        .I1(\genblk1[1].bf_c_reg[1][31] [11]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_a[1][12]_i_1 
       (.I0(Q[12]),
        .I1(\genblk1[1].bf_c_reg[1][31] [12]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_a[1][13]_i_1 
       (.I0(Q[13]),
        .I1(\genblk1[1].bf_c_reg[1][31] [13]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_a[1][14]_i_1 
       (.I0(Q[14]),
        .I1(\genblk1[1].bf_c_reg[1][31] [14]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_a[1][15]_i_1 
       (.I0(Q[15]),
        .I1(\genblk1[1].bf_c_reg[1][31] [15]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_a[1][16]_i_1 
       (.I0(Q[16]),
        .I1(\genblk1[1].bf_c_reg[1][31] [16]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_a[1][17]_i_1 
       (.I0(Q[17]),
        .I1(\genblk1[1].bf_c_reg[1][31] [17]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_a[1][18]_i_1 
       (.I0(Q[18]),
        .I1(\genblk1[1].bf_c_reg[1][31] [18]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_a[1][19]_i_1 
       (.I0(Q[19]),
        .I1(\genblk1[1].bf_c_reg[1][31] [19]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_a[1][1]_i_1 
       (.I0(Q[1]),
        .I1(\genblk1[1].bf_c_reg[1][31] [1]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_a[1][20]_i_1 
       (.I0(Q[20]),
        .I1(\genblk1[1].bf_c_reg[1][31] [20]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_a[1][21]_i_1 
       (.I0(Q[21]),
        .I1(\genblk1[1].bf_c_reg[1][31] [21]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_a[1][22]_i_1 
       (.I0(Q[22]),
        .I1(\genblk1[1].bf_c_reg[1][31] [22]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_a[1][23]_i_1 
       (.I0(Q[23]),
        .I1(\genblk1[1].bf_c_reg[1][31] [23]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_a[1][24]_i_1 
       (.I0(Q[24]),
        .I1(\genblk1[1].bf_c_reg[1][31] [24]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_a[1][25]_i_1 
       (.I0(Q[25]),
        .I1(\genblk1[1].bf_c_reg[1][31] [25]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_a[1][26]_i_1 
       (.I0(Q[26]),
        .I1(\genblk1[1].bf_c_reg[1][31] [26]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_a[1][27]_i_1 
       (.I0(Q[27]),
        .I1(\genblk1[1].bf_c_reg[1][31] [27]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_a[1][28]_i_1 
       (.I0(Q[28]),
        .I1(\genblk1[1].bf_c_reg[1][31] [28]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_a[1][29]_i_1 
       (.I0(Q[29]),
        .I1(\genblk1[1].bf_c_reg[1][31] [29]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_a[1][2]_i_1 
       (.I0(Q[2]),
        .I1(\genblk1[1].bf_c_reg[1][31] [2]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_a[1][30]_i_1 
       (.I0(Q[30]),
        .I1(\genblk1[1].bf_c_reg[1][31] [30]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_a[1][31]_i_1 
       (.I0(Q[31]),
        .I1(\genblk1[1].bf_c_reg[1][31] [31]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_a[1][3]_i_1 
       (.I0(Q[3]),
        .I1(\genblk1[1].bf_c_reg[1][31] [3]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_a[1][4]_i_1 
       (.I0(Q[4]),
        .I1(\genblk1[1].bf_c_reg[1][31] [4]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_a[1][5]_i_1 
       (.I0(Q[5]),
        .I1(\genblk1[1].bf_c_reg[1][31] [5]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_a[1][6]_i_1 
       (.I0(Q[6]),
        .I1(\genblk1[1].bf_c_reg[1][31] [6]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_a[1][7]_i_1 
       (.I0(Q[7]),
        .I1(\genblk1[1].bf_c_reg[1][31] [7]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_a[1][8]_i_1 
       (.I0(Q[8]),
        .I1(\genblk1[1].bf_c_reg[1][31] [8]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_a[1][9]_i_1 
       (.I0(Q[9]),
        .I1(\genblk1[1].bf_c_reg[1][31] [9]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[1].bf_c[1][0]_i_1 
       (.I0(Q[0]),
        .I1(\genblk1[1].bf_c_reg[1][31] [0]),
        .I2(\genblk1[1].bf_c_reg[1][16] ),
        .I3(\genblk1[1].bf_c_reg[1][31]_0 [0]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_0 [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[1].bf_c[1][10]_i_1 
       (.I0(Q[10]),
        .I1(\genblk1[1].bf_c_reg[1][31] [10]),
        .I2(\genblk1[1].bf_c_reg[1][16] ),
        .I3(\genblk1[1].bf_c_reg[1][31]_0 [10]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_0 [10]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[1].bf_c[1][11]_i_1 
       (.I0(Q[11]),
        .I1(\genblk1[1].bf_c_reg[1][31] [11]),
        .I2(\genblk1[1].bf_c_reg[1][16] ),
        .I3(\genblk1[1].bf_c_reg[1][31]_0 [11]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_0 [11]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[1].bf_c[1][12]_i_1 
       (.I0(Q[12]),
        .I1(\genblk1[1].bf_c_reg[1][31] [12]),
        .I2(\genblk1[1].bf_c_reg[1][16] ),
        .I3(\genblk1[1].bf_c_reg[1][31]_0 [12]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_0 [12]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[1].bf_c[1][13]_i_1 
       (.I0(Q[13]),
        .I1(\genblk1[1].bf_c_reg[1][31] [13]),
        .I2(\genblk1[1].bf_c_reg[1][16] ),
        .I3(\genblk1[1].bf_c_reg[1][31]_0 [13]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_0 [13]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[1].bf_c[1][14]_i_1 
       (.I0(Q[14]),
        .I1(\genblk1[1].bf_c_reg[1][31] [14]),
        .I2(\genblk1[1].bf_c_reg[1][16] ),
        .I3(\genblk1[1].bf_c_reg[1][31]_0 [14]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_0 [14]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[1].bf_c[1][15]_i_1 
       (.I0(Q[15]),
        .I1(\genblk1[1].bf_c_reg[1][31] [15]),
        .I2(\genblk1[1].bf_c_reg[1][16] ),
        .I3(\genblk1[1].bf_c_reg[1][31]_0 [15]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_0 [15]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[1].bf_c[1][16]_i_1 
       (.I0(Q[16]),
        .I1(\genblk1[1].bf_c_reg[1][31] [16]),
        .I2(\genblk1[1].bf_c_reg[1][16] ),
        .I3(\genblk1[1].bf_c_reg[1][31]_0 [16]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_0 [16]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[1].bf_c[1][17]_i_1 
       (.I0(Q[17]),
        .I1(\genblk1[1].bf_c_reg[1][31] [17]),
        .I2(\genblk1[1].bf_c_reg[1][16] ),
        .I3(\genblk1[1].bf_c_reg[1][31]_0 [17]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_0 [17]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[1].bf_c[1][18]_i_1 
       (.I0(Q[18]),
        .I1(\genblk1[1].bf_c_reg[1][31] [18]),
        .I2(\genblk1[1].bf_c_reg[1][16] ),
        .I3(\genblk1[1].bf_c_reg[1][31]_0 [18]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_0 [18]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[1].bf_c[1][19]_i_1 
       (.I0(Q[19]),
        .I1(\genblk1[1].bf_c_reg[1][31] [19]),
        .I2(\genblk1[1].bf_c_reg[1][16] ),
        .I3(\genblk1[1].bf_c_reg[1][31]_0 [19]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_0 [19]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[1].bf_c[1][1]_i_1 
       (.I0(Q[1]),
        .I1(\genblk1[1].bf_c_reg[1][31] [1]),
        .I2(\genblk1[1].bf_c_reg[1][16] ),
        .I3(\genblk1[1].bf_c_reg[1][31]_0 [1]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_0 [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[1].bf_c[1][20]_i_1 
       (.I0(Q[20]),
        .I1(\genblk1[1].bf_c_reg[1][31] [20]),
        .I2(\genblk1[1].bf_c_reg[1][16] ),
        .I3(\genblk1[1].bf_c_reg[1][31]_0 [20]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_0 [20]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[1].bf_c[1][21]_i_1 
       (.I0(Q[21]),
        .I1(\genblk1[1].bf_c_reg[1][31] [21]),
        .I2(\genblk1[1].bf_c_reg[1][16] ),
        .I3(\genblk1[1].bf_c_reg[1][31]_0 [21]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_0 [21]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[1].bf_c[1][22]_i_1 
       (.I0(Q[22]),
        .I1(\genblk1[1].bf_c_reg[1][31] [22]),
        .I2(\genblk1[1].bf_c_reg[1][16] ),
        .I3(\genblk1[1].bf_c_reg[1][31]_0 [22]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_0 [22]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[1].bf_c[1][23]_i_1 
       (.I0(Q[23]),
        .I1(\genblk1[1].bf_c_reg[1][31] [23]),
        .I2(\genblk1[1].bf_c_reg[1][16] ),
        .I3(\genblk1[1].bf_c_reg[1][31]_0 [23]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_0 [23]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[1].bf_c[1][24]_i_1 
       (.I0(Q[24]),
        .I1(\genblk1[1].bf_c_reg[1][31] [24]),
        .I2(\genblk1[1].bf_c_reg[1][16] ),
        .I3(\genblk1[1].bf_c_reg[1][31]_0 [24]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_0 [24]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[1].bf_c[1][25]_i_1 
       (.I0(Q[25]),
        .I1(\genblk1[1].bf_c_reg[1][31] [25]),
        .I2(\genblk1[1].bf_c_reg[1][16] ),
        .I3(\genblk1[1].bf_c_reg[1][31]_0 [25]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_0 [25]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[1].bf_c[1][26]_i_1 
       (.I0(Q[26]),
        .I1(\genblk1[1].bf_c_reg[1][31] [26]),
        .I2(\genblk1[1].bf_c_reg[1][16] ),
        .I3(\genblk1[1].bf_c_reg[1][31]_0 [26]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_0 [26]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[1].bf_c[1][27]_i_1 
       (.I0(Q[27]),
        .I1(\genblk1[1].bf_c_reg[1][31] [27]),
        .I2(\genblk1[1].bf_c_reg[1][16] ),
        .I3(\genblk1[1].bf_c_reg[1][31]_0 [27]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_0 [27]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[1].bf_c[1][28]_i_1 
       (.I0(Q[28]),
        .I1(\genblk1[1].bf_c_reg[1][31] [28]),
        .I2(\genblk1[1].bf_c_reg[1][16] ),
        .I3(\genblk1[1].bf_c_reg[1][31]_0 [28]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_0 [28]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[1].bf_c[1][29]_i_1 
       (.I0(Q[29]),
        .I1(\genblk1[1].bf_c_reg[1][31] [29]),
        .I2(\genblk1[1].bf_c_reg[1][16] ),
        .I3(\genblk1[1].bf_c_reg[1][31]_0 [29]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_0 [29]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[1].bf_c[1][2]_i_1 
       (.I0(Q[2]),
        .I1(\genblk1[1].bf_c_reg[1][31] [2]),
        .I2(\genblk1[1].bf_c_reg[1][16] ),
        .I3(\genblk1[1].bf_c_reg[1][31]_0 [2]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_0 [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[1].bf_c[1][30]_i_1 
       (.I0(Q[30]),
        .I1(\genblk1[1].bf_c_reg[1][31] [30]),
        .I2(\genblk1[1].bf_c_reg[1][16] ),
        .I3(\genblk1[1].bf_c_reg[1][31]_0 [30]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_0 [30]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[1].bf_c[1][31]_i_1 
       (.I0(Q[31]),
        .I1(\genblk1[1].bf_c_reg[1][31] [31]),
        .I2(\genblk1[1].bf_c_reg[1][16] ),
        .I3(\genblk1[1].bf_c_reg[1][31]_0 [31]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_0 [31]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[1].bf_c[1][3]_i_1 
       (.I0(Q[3]),
        .I1(\genblk1[1].bf_c_reg[1][31] [3]),
        .I2(\genblk1[1].bf_c_reg[1][16] ),
        .I3(\genblk1[1].bf_c_reg[1][31]_0 [3]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_0 [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[1].bf_c[1][4]_i_1 
       (.I0(Q[4]),
        .I1(\genblk1[1].bf_c_reg[1][31] [4]),
        .I2(\genblk1[1].bf_c_reg[1][16] ),
        .I3(\genblk1[1].bf_c_reg[1][31]_0 [4]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_0 [4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[1].bf_c[1][5]_i_1 
       (.I0(Q[5]),
        .I1(\genblk1[1].bf_c_reg[1][31] [5]),
        .I2(\genblk1[1].bf_c_reg[1][16] ),
        .I3(\genblk1[1].bf_c_reg[1][31]_0 [5]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_0 [5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[1].bf_c[1][6]_i_1 
       (.I0(Q[6]),
        .I1(\genblk1[1].bf_c_reg[1][31] [6]),
        .I2(\genblk1[1].bf_c_reg[1][16] ),
        .I3(\genblk1[1].bf_c_reg[1][31]_0 [6]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_0 [6]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[1].bf_c[1][7]_i_1 
       (.I0(Q[7]),
        .I1(\genblk1[1].bf_c_reg[1][31] [7]),
        .I2(\genblk1[1].bf_c_reg[1][16] ),
        .I3(\genblk1[1].bf_c_reg[1][31]_0 [7]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_0 [7]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[1].bf_c[1][8]_i_1 
       (.I0(Q[8]),
        .I1(\genblk1[1].bf_c_reg[1][31] [8]),
        .I2(\genblk1[1].bf_c_reg[1][16] ),
        .I3(\genblk1[1].bf_c_reg[1][31]_0 [8]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_0 [8]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \genblk1[1].bf_c[1][9]_i_1 
       (.I0(Q[9]),
        .I1(\genblk1[1].bf_c_reg[1][31] [9]),
        .I2(\genblk1[1].bf_c_reg[1][16] ),
        .I3(\genblk1[1].bf_c_reg[1][31]_0 [9]),
        .I4(mult_opcode),
        .O(\shift_array_reg[0][31]_0 [9]));
  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \shift_array_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \shift_array_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \shift_array_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \shift_array_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \shift_array_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \shift_array_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \shift_array_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \shift_array_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \shift_array_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \shift_array_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \shift_array_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \shift_array_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \shift_array_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \shift_array_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \shift_array_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \shift_array_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \shift_array_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \shift_array_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \shift_array_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \shift_array_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \shift_array_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \shift_array_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \shift_array_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \shift_array_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \shift_array_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \shift_array_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \shift_array_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \shift_array_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \shift_array_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \shift_array_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_69
   (\shift_array_reg[0][31]_0 ,
    D,
    clk,
    Q,
    \genblk1[1].bf_b_reg[1][24] );
  output [31:0]\shift_array_reg[0][31]_0 ;
  input [31:0]D;
  input clk;
  input [31:0]Q;
  input \genblk1[1].bf_b_reg[1][24] ;

  wire [31:0]D;
  wire [31:0]Q;
  wire clk;
  wire \genblk1[1].bf_b_reg[1][24] ;
  wire [31:0]\shift_array_reg[0][31]_0 ;
  wire \shift_array_reg_n_0_[0][0] ;
  wire \shift_array_reg_n_0_[0][10] ;
  wire \shift_array_reg_n_0_[0][11] ;
  wire \shift_array_reg_n_0_[0][12] ;
  wire \shift_array_reg_n_0_[0][13] ;
  wire \shift_array_reg_n_0_[0][14] ;
  wire \shift_array_reg_n_0_[0][15] ;
  wire \shift_array_reg_n_0_[0][16] ;
  wire \shift_array_reg_n_0_[0][17] ;
  wire \shift_array_reg_n_0_[0][18] ;
  wire \shift_array_reg_n_0_[0][19] ;
  wire \shift_array_reg_n_0_[0][1] ;
  wire \shift_array_reg_n_0_[0][20] ;
  wire \shift_array_reg_n_0_[0][21] ;
  wire \shift_array_reg_n_0_[0][22] ;
  wire \shift_array_reg_n_0_[0][23] ;
  wire \shift_array_reg_n_0_[0][24] ;
  wire \shift_array_reg_n_0_[0][25] ;
  wire \shift_array_reg_n_0_[0][26] ;
  wire \shift_array_reg_n_0_[0][27] ;
  wire \shift_array_reg_n_0_[0][28] ;
  wire \shift_array_reg_n_0_[0][29] ;
  wire \shift_array_reg_n_0_[0][2] ;
  wire \shift_array_reg_n_0_[0][30] ;
  wire \shift_array_reg_n_0_[0][31] ;
  wire \shift_array_reg_n_0_[0][3] ;
  wire \shift_array_reg_n_0_[0][4] ;
  wire \shift_array_reg_n_0_[0][5] ;
  wire \shift_array_reg_n_0_[0][6] ;
  wire \shift_array_reg_n_0_[0][7] ;
  wire \shift_array_reg_n_0_[0][8] ;
  wire \shift_array_reg_n_0_[0][9] ;

  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_b[1][0]_i_1 
       (.I0(\shift_array_reg_n_0_[0][0] ),
        .I1(Q[0]),
        .I2(\genblk1[1].bf_b_reg[1][24] ),
        .O(\shift_array_reg[0][31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_b[1][10]_i_1 
       (.I0(\shift_array_reg_n_0_[0][10] ),
        .I1(Q[10]),
        .I2(\genblk1[1].bf_b_reg[1][24] ),
        .O(\shift_array_reg[0][31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_b[1][11]_i_1 
       (.I0(\shift_array_reg_n_0_[0][11] ),
        .I1(Q[11]),
        .I2(\genblk1[1].bf_b_reg[1][24] ),
        .O(\shift_array_reg[0][31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_b[1][12]_i_1 
       (.I0(\shift_array_reg_n_0_[0][12] ),
        .I1(Q[12]),
        .I2(\genblk1[1].bf_b_reg[1][24] ),
        .O(\shift_array_reg[0][31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_b[1][13]_i_1 
       (.I0(\shift_array_reg_n_0_[0][13] ),
        .I1(Q[13]),
        .I2(\genblk1[1].bf_b_reg[1][24] ),
        .O(\shift_array_reg[0][31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_b[1][14]_i_1 
       (.I0(\shift_array_reg_n_0_[0][14] ),
        .I1(Q[14]),
        .I2(\genblk1[1].bf_b_reg[1][24] ),
        .O(\shift_array_reg[0][31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_b[1][15]_i_1 
       (.I0(\shift_array_reg_n_0_[0][15] ),
        .I1(Q[15]),
        .I2(\genblk1[1].bf_b_reg[1][24] ),
        .O(\shift_array_reg[0][31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_b[1][16]_i_1 
       (.I0(\shift_array_reg_n_0_[0][16] ),
        .I1(Q[16]),
        .I2(\genblk1[1].bf_b_reg[1][24] ),
        .O(\shift_array_reg[0][31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_b[1][17]_i_1 
       (.I0(\shift_array_reg_n_0_[0][17] ),
        .I1(Q[17]),
        .I2(\genblk1[1].bf_b_reg[1][24] ),
        .O(\shift_array_reg[0][31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_b[1][18]_i_1 
       (.I0(\shift_array_reg_n_0_[0][18] ),
        .I1(Q[18]),
        .I2(\genblk1[1].bf_b_reg[1][24] ),
        .O(\shift_array_reg[0][31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_b[1][19]_i_1 
       (.I0(\shift_array_reg_n_0_[0][19] ),
        .I1(Q[19]),
        .I2(\genblk1[1].bf_b_reg[1][24] ),
        .O(\shift_array_reg[0][31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_b[1][1]_i_1 
       (.I0(\shift_array_reg_n_0_[0][1] ),
        .I1(Q[1]),
        .I2(\genblk1[1].bf_b_reg[1][24] ),
        .O(\shift_array_reg[0][31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_b[1][20]_i_1 
       (.I0(\shift_array_reg_n_0_[0][20] ),
        .I1(Q[20]),
        .I2(\genblk1[1].bf_b_reg[1][24] ),
        .O(\shift_array_reg[0][31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_b[1][21]_i_1 
       (.I0(\shift_array_reg_n_0_[0][21] ),
        .I1(Q[21]),
        .I2(\genblk1[1].bf_b_reg[1][24] ),
        .O(\shift_array_reg[0][31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_b[1][22]_i_1 
       (.I0(\shift_array_reg_n_0_[0][22] ),
        .I1(Q[22]),
        .I2(\genblk1[1].bf_b_reg[1][24] ),
        .O(\shift_array_reg[0][31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_b[1][23]_i_1 
       (.I0(\shift_array_reg_n_0_[0][23] ),
        .I1(Q[23]),
        .I2(\genblk1[1].bf_b_reg[1][24] ),
        .O(\shift_array_reg[0][31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_b[1][24]_i_1 
       (.I0(\shift_array_reg_n_0_[0][24] ),
        .I1(Q[24]),
        .I2(\genblk1[1].bf_b_reg[1][24] ),
        .O(\shift_array_reg[0][31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_b[1][25]_i_1 
       (.I0(\shift_array_reg_n_0_[0][25] ),
        .I1(Q[25]),
        .I2(\genblk1[1].bf_b_reg[1][24] ),
        .O(\shift_array_reg[0][31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_b[1][26]_i_1 
       (.I0(\shift_array_reg_n_0_[0][26] ),
        .I1(Q[26]),
        .I2(\genblk1[1].bf_b_reg[1][24] ),
        .O(\shift_array_reg[0][31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_b[1][27]_i_1 
       (.I0(\shift_array_reg_n_0_[0][27] ),
        .I1(Q[27]),
        .I2(\genblk1[1].bf_b_reg[1][24] ),
        .O(\shift_array_reg[0][31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_b[1][28]_i_1 
       (.I0(\shift_array_reg_n_0_[0][28] ),
        .I1(Q[28]),
        .I2(\genblk1[1].bf_b_reg[1][24] ),
        .O(\shift_array_reg[0][31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_b[1][29]_i_1 
       (.I0(\shift_array_reg_n_0_[0][29] ),
        .I1(Q[29]),
        .I2(\genblk1[1].bf_b_reg[1][24] ),
        .O(\shift_array_reg[0][31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_b[1][2]_i_1 
       (.I0(\shift_array_reg_n_0_[0][2] ),
        .I1(Q[2]),
        .I2(\genblk1[1].bf_b_reg[1][24] ),
        .O(\shift_array_reg[0][31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_b[1][30]_i_1 
       (.I0(\shift_array_reg_n_0_[0][30] ),
        .I1(Q[30]),
        .I2(\genblk1[1].bf_b_reg[1][24] ),
        .O(\shift_array_reg[0][31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_b[1][31]_i_1 
       (.I0(\shift_array_reg_n_0_[0][31] ),
        .I1(Q[31]),
        .I2(\genblk1[1].bf_b_reg[1][24] ),
        .O(\shift_array_reg[0][31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_b[1][3]_i_1 
       (.I0(\shift_array_reg_n_0_[0][3] ),
        .I1(Q[3]),
        .I2(\genblk1[1].bf_b_reg[1][24] ),
        .O(\shift_array_reg[0][31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_b[1][4]_i_1 
       (.I0(\shift_array_reg_n_0_[0][4] ),
        .I1(Q[4]),
        .I2(\genblk1[1].bf_b_reg[1][24] ),
        .O(\shift_array_reg[0][31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_b[1][5]_i_1 
       (.I0(\shift_array_reg_n_0_[0][5] ),
        .I1(Q[5]),
        .I2(\genblk1[1].bf_b_reg[1][24] ),
        .O(\shift_array_reg[0][31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_b[1][6]_i_1 
       (.I0(\shift_array_reg_n_0_[0][6] ),
        .I1(Q[6]),
        .I2(\genblk1[1].bf_b_reg[1][24] ),
        .O(\shift_array_reg[0][31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_b[1][7]_i_1 
       (.I0(\shift_array_reg_n_0_[0][7] ),
        .I1(Q[7]),
        .I2(\genblk1[1].bf_b_reg[1][24] ),
        .O(\shift_array_reg[0][31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_b[1][8]_i_1 
       (.I0(\shift_array_reg_n_0_[0][8] ),
        .I1(Q[8]),
        .I2(\genblk1[1].bf_b_reg[1][24] ),
        .O(\shift_array_reg[0][31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \genblk1[1].bf_b[1][9]_i_1 
       (.I0(\shift_array_reg_n_0_[0][9] ),
        .I1(Q[9]),
        .I2(\genblk1[1].bf_b_reg[1][24] ),
        .O(\shift_array_reg[0][31]_0 [9]));
  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\shift_array_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\shift_array_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\shift_array_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\shift_array_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\shift_array_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\shift_array_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\shift_array_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\shift_array_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\shift_array_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\shift_array_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\shift_array_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\shift_array_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\shift_array_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(\shift_array_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(\shift_array_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(\shift_array_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(\shift_array_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(\shift_array_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(\shift_array_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(\shift_array_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(\shift_array_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(\shift_array_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\shift_array_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(\shift_array_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(\shift_array_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\shift_array_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\shift_array_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\shift_array_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\shift_array_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\shift_array_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\shift_array_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\shift_array_reg_n_0_[0][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_71
   (Q,
    D,
    clk);
  output [31:0]Q;
  input [31:0]D;
  input clk;

  wire [31:0]D;
  wire [31:0]Q;
  wire clk;

  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \shift_array_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \shift_array_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \shift_array_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \shift_array_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \shift_array_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \shift_array_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \shift_array_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \shift_array_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \shift_array_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \shift_array_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \shift_array_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \shift_array_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \shift_array_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \shift_array_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \shift_array_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \shift_array_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \shift_array_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \shift_array_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \shift_array_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \shift_array_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \shift_array_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \shift_array_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \shift_array_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \shift_array_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \shift_array_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \shift_array_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \shift_array_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \shift_array_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \shift_array_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \shift_array_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_73
   (Q,
    \shift_array_reg[0][31]_0 ,
    clk);
  output [31:0]Q;
  input [31:0]\shift_array_reg[0][31]_0 ;
  input clk;

  wire [31:0]Q;
  wire clk;
  wire [31:0]\shift_array_reg[0][31]_0 ;

  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \shift_array_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \shift_array_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \shift_array_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \shift_array_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \shift_array_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \shift_array_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \shift_array_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \shift_array_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \shift_array_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \shift_array_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \shift_array_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \shift_array_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \shift_array_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \shift_array_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \shift_array_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \shift_array_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \shift_array_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \shift_array_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \shift_array_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \shift_array_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \shift_array_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \shift_array_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \shift_array_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \shift_array_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \shift_array_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \shift_array_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \shift_array_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \shift_array_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \shift_array_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \shift_array_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_74
   (Q,
    \shift_array_reg[0][31]_0 ,
    clk);
  output [31:0]Q;
  input [31:0]\shift_array_reg[0][31]_0 ;
  input clk;

  wire [31:0]Q;
  wire clk;
  wire [31:0]\shift_array_reg[0][31]_0 ;

  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \shift_array_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \shift_array_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \shift_array_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \shift_array_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \shift_array_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \shift_array_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \shift_array_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \shift_array_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \shift_array_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \shift_array_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \shift_array_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \shift_array_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \shift_array_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \shift_array_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \shift_array_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \shift_array_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \shift_array_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \shift_array_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \shift_array_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \shift_array_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \shift_array_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \shift_array_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \shift_array_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \shift_array_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \shift_array_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \shift_array_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \shift_array_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \shift_array_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \shift_array_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \shift_array_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_75
   (Q,
    \shift_array_reg[0][31]_0 ,
    clk);
  output [31:0]Q;
  input [31:0]\shift_array_reg[0][31]_0 ;
  input clk;

  wire [31:0]Q;
  wire clk;
  wire [31:0]\shift_array_reg[0][31]_0 ;

  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \shift_array_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \shift_array_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \shift_array_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \shift_array_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \shift_array_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \shift_array_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \shift_array_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \shift_array_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \shift_array_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \shift_array_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \shift_array_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \shift_array_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \shift_array_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \shift_array_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \shift_array_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \shift_array_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \shift_array_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \shift_array_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \shift_array_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \shift_array_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \shift_array_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \shift_array_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \shift_array_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \shift_array_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \shift_array_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \shift_array_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \shift_array_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \shift_array_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \shift_array_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \shift_array_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_77
   (Q,
    \shift_array_reg[0][31]_0 ,
    clk);
  output [31:0]Q;
  input [31:0]\shift_array_reg[0][31]_0 ;
  input clk;

  wire [31:0]Q;
  wire clk;
  wire [31:0]\shift_array_reg[0][31]_0 ;

  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \shift_array_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \shift_array_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \shift_array_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \shift_array_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \shift_array_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \shift_array_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \shift_array_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \shift_array_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \shift_array_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \shift_array_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \shift_array_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \shift_array_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \shift_array_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \shift_array_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \shift_array_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \shift_array_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \shift_array_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \shift_array_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \shift_array_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \shift_array_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \shift_array_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \shift_array_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \shift_array_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \shift_array_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \shift_array_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \shift_array_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \shift_array_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \shift_array_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \shift_array_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \shift_array_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_78
   (Q,
    \shift_array_reg[0][31]_0 ,
    clk);
  output [31:0]Q;
  input [31:0]\shift_array_reg[0][31]_0 ;
  input clk;

  wire [31:0]Q;
  wire clk;
  wire [31:0]\shift_array_reg[0][31]_0 ;

  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \shift_array_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \shift_array_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \shift_array_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \shift_array_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \shift_array_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \shift_array_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \shift_array_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \shift_array_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \shift_array_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \shift_array_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \shift_array_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \shift_array_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \shift_array_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \shift_array_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \shift_array_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \shift_array_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \shift_array_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \shift_array_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \shift_array_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \shift_array_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \shift_array_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \shift_array_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \shift_array_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \shift_array_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \shift_array_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \shift_array_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \shift_array_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \shift_array_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \shift_array_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \shift_array_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg_79
   (Q,
    \shift_array_reg[0][31]_0 ,
    clk);
  output [31:0]Q;
  input [31:0]\shift_array_reg[0][31]_0 ;
  input clk;

  wire [31:0]Q;
  wire clk;
  wire [31:0]\shift_array_reg[0][31]_0 ;

  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \shift_array_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \shift_array_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \shift_array_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \shift_array_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \shift_array_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \shift_array_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \shift_array_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \shift_array_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \shift_array_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \shift_array_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \shift_array_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \shift_array_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \shift_array_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \shift_array_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \shift_array_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \shift_array_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \shift_array_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \shift_array_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \shift_array_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \shift_array_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \shift_array_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \shift_array_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \shift_array_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \shift_array_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \shift_array_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \shift_array_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \shift_array_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \shift_array_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \shift_array_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \shift_array_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0
   (\DELAY_BLOCK[0].shift_array_reg[1] ,
    clk,
    control_low_word,
    grant_ext,
    dma_bram_abs_addr);
  output \DELAY_BLOCK[0].shift_array_reg[1] ;
  input clk;
  input [0:0]control_low_word;
  input grant_ext;
  input [0:0]dma_bram_abs_addr;

  wire \DELAY_BLOCK[0].shift_array_reg[1] ;
  wire clk;
  wire [0:0]control_low_word;
  wire [7:7]core_rwaddr;
  wire [0:0]dma_bram_abs_addr;
  wire grant_ext;
  wire \shift_array_reg_n_0_[0][0] ;

  FDRE \DELAY_BLOCK[0].shift_array_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][0] ),
        .Q(\DELAY_BLOCK[0].shift_array_reg[1] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_array[0][0]_i_1__8 
       (.I0(control_low_word),
        .I1(grant_ext),
        .I2(dma_bram_abs_addr),
        .O(core_rwaddr));
  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(core_rwaddr),
        .Q(\shift_array_reg_n_0_[0][0] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0_2
   (forward_internal,
    Q,
    clk);
  output forward_internal;
  input [0:0]Q;
  input clk;

  wire [0:0]Q;
  wire clk;
  wire forward_internal;
  wire \shift_array_reg[0]_77 ;

  FDRE \DELAY_BLOCK[0].shift_array_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0]_77 ),
        .Q(forward_internal),
        .R(1'b0));
  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(\shift_array_reg[0]_77 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0_20
   (E,
    \shift_array_reg[0][0]_0 ,
    clk);
  output [0:0]E;
  input \shift_array_reg[0][0]_0 ;
  input clk;

  wire [0:0]E;
  wire clk;
  wire \shift_array_reg[0][0]_0 ;
  wire \shift_array_reg_n_0_[0][0] ;

  FDRE \DELAY_BLOCK[0].shift_array_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][0] ),
        .Q(E),
        .R(1'b0));
  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][0]_0 ),
        .Q(\shift_array_reg_n_0_[0][0] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0_22
   (E,
    clk,
    \shift_array_reg[0][0]_0 ,
    Q);
  output [0:0]E;
  input clk;
  input \shift_array_reg[0][0]_0 ;
  input [2:0]Q;

  wire [0:0]E;
  wire [2:0]Q;
  wire clk;
  wire is_omega_c_addr;
  wire \shift_array_reg[0][0]_0 ;
  wire \shift_array_reg_n_0_[0][0] ;

  FDRE \DELAY_BLOCK[0].shift_array_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][0] ),
        .Q(E),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \shift_array[0][0]_i_1__3 
       (.I0(\shift_array_reg[0][0]_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(is_omega_c_addr));
  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(is_omega_c_addr),
        .Q(\shift_array_reg_n_0_[0][0] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized0_25
   (E,
    clk,
    \shift_array_reg[0][0]_0 ,
    Q);
  output [0:0]E;
  input clk;
  input \shift_array_reg[0][0]_0 ;
  input [2:0]Q;

  wire [0:0]E;
  wire [2:0]Q;
  wire clk;
  wire is_omega_c_addr;
  wire \shift_array_reg[0][0]_0 ;
  wire \shift_array_reg_n_0_[0][0] ;

  FDRE \DELAY_BLOCK[0].shift_array_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][0] ),
        .Q(E),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \shift_array[0][0]_i_1__4 
       (.I0(\shift_array_reg[0][0]_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(is_omega_c_addr));
  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(is_omega_c_addr),
        .Q(\shift_array_reg_n_0_[0][0] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1
   (\DELAY_BLOCK[1].shift_array_reg[2] ,
    clk,
    control_low_word,
    grant_ext,
    dma_bram_abs_addr);
  output \DELAY_BLOCK[1].shift_array_reg[2] ;
  input clk;
  input [0:0]control_low_word;
  input grant_ext;
  input [0:0]dma_bram_abs_addr;

  wire \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0 ;
  wire \DELAY_BLOCK[1].shift_array_reg[2] ;
  wire clk;
  wire [0:0]control_low_word;
  wire [8:8]core_rwaddr;
  wire [0:0]dma_bram_abs_addr;
  wire grant_ext;

  (* srl_bus_name = "\inst/CORE/open_ntt/raddr_high_shift/DELAY_BLOCK[0].shift_array_reg[1] " *) 
  (* srl_name = "\inst/CORE/open_ntt/raddr_high_shift/DELAY_BLOCK[0].shift_array_reg[1][0]_srl2 " *) 
  SRL16E \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(core_rwaddr),
        .Q(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_1__4 
       (.I0(control_low_word),
        .I1(grant_ext),
        .I2(dma_bram_abs_addr),
        .O(core_rwaddr));
  FDRE \DELAY_BLOCK[1].shift_array_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0 ),
        .Q(\DELAY_BLOCK[1].shift_array_reg[2] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized10
   (\DELAY_BLOCK[12].shift_array_reg[13][31]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][27]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][23]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][19]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][15]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][11]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][7]_0 ,
    DI,
    \DELAY_BLOCK[12].shift_array_reg[13][31]_1 ,
    \DELAY_BLOCK[12].shift_array_reg[13][31]_2 ,
    clk,
    \DELAY_BLOCK[12].shift_array_reg[13][30]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][29]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][28]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][27]_1 ,
    \DELAY_BLOCK[12].shift_array_reg[13][26]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][25]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][24]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][23]_1 ,
    \DELAY_BLOCK[12].shift_array_reg[13][22]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][21]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][20]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][19]_1 ,
    \DELAY_BLOCK[12].shift_array_reg[13][18]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][17]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][16]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][15]_1 ,
    \DELAY_BLOCK[12].shift_array_reg[13][14]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][13]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][12]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][11]_1 ,
    \DELAY_BLOCK[12].shift_array_reg[13][10]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][9]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][8]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][7]_1 ,
    \DELAY_BLOCK[12].shift_array_reg[13][6]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][5]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][4]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][3]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][2]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][1]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][0]_0 ,
    \madd_reg_reg[3] ,
    \madd_reg_reg[7] ,
    \madd_reg_reg[11] ,
    \madd_reg_reg[15] ,
    \madd_reg_reg[19] ,
    \madd_reg_reg[23] ,
    \madd_reg_reg[27] ,
    \madd_reg_reg[31] );
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][31]_0 ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][27]_0 ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][23]_0 ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][19]_0 ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][15]_0 ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][11]_0 ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][7]_0 ;
  output [3:0]DI;
  output [32:0]\DELAY_BLOCK[12].shift_array_reg[13][31]_1 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][31]_2 ;
  input clk;
  input \DELAY_BLOCK[12].shift_array_reg[13][30]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][29]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][28]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][27]_1 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][26]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][25]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][24]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][23]_1 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][22]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][21]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][20]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][19]_1 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][18]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][17]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][16]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][15]_1 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][14]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][13]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][12]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][11]_1 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][10]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][9]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][8]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][7]_1 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][6]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][5]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][4]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][3]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][2]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][1]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][0]_0 ;
  input [3:0]\madd_reg_reg[3] ;
  input [3:0]\madd_reg_reg[7] ;
  input [3:0]\madd_reg_reg[11] ;
  input [3:0]\madd_reg_reg[15] ;
  input [3:0]\madd_reg_reg[19] ;
  input [3:0]\madd_reg_reg[23] ;
  input [3:0]\madd_reg_reg[27] ;
  input [3:0]\madd_reg_reg[31] ;

  wire \DELAY_BLOCK[11].shift_array_reg[12][0]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][10]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][11]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][12]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][13]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][14]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][15]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][16]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][17]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][18]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][19]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][1]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][20]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][21]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][22]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][23]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][24]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][25]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][26]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][27]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][28]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][29]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][2]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][30]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][31]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][3]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][4]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][5]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][6]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][7]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][8]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][9]_srl13_n_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][0]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][10]_0 ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][11]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][11]_1 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][12]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][13]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][14]_0 ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][15]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][15]_1 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][16]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][17]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][18]_0 ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][19]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][19]_1 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][1]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][20]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][21]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][22]_0 ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][23]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][23]_1 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][24]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][25]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][26]_0 ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][27]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][27]_1 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][28]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][29]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][2]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][30]_0 ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][31]_0 ;
  wire [32:0]\DELAY_BLOCK[12].shift_array_reg[13][31]_1 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][31]_2 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][3]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][4]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][5]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][6]_0 ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][7]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][7]_1 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][8]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][9]_0 ;
  wire [3:0]DI;
  wire clk;
  wire [3:0]\madd_reg_reg[11] ;
  wire \madd_reg_reg[11]_i_1__0_n_0 ;
  wire \madd_reg_reg[11]_i_1__0_n_1 ;
  wire \madd_reg_reg[11]_i_1__0_n_2 ;
  wire \madd_reg_reg[11]_i_1__0_n_3 ;
  wire [3:0]\madd_reg_reg[15] ;
  wire \madd_reg_reg[15]_i_1__0_n_0 ;
  wire \madd_reg_reg[15]_i_1__0_n_1 ;
  wire \madd_reg_reg[15]_i_1__0_n_2 ;
  wire \madd_reg_reg[15]_i_1__0_n_3 ;
  wire [3:0]\madd_reg_reg[19] ;
  wire \madd_reg_reg[19]_i_1__0_n_0 ;
  wire \madd_reg_reg[19]_i_1__0_n_1 ;
  wire \madd_reg_reg[19]_i_1__0_n_2 ;
  wire \madd_reg_reg[19]_i_1__0_n_3 ;
  wire [3:0]\madd_reg_reg[23] ;
  wire \madd_reg_reg[23]_i_1__0_n_0 ;
  wire \madd_reg_reg[23]_i_1__0_n_1 ;
  wire \madd_reg_reg[23]_i_1__0_n_2 ;
  wire \madd_reg_reg[23]_i_1__0_n_3 ;
  wire [3:0]\madd_reg_reg[27] ;
  wire \madd_reg_reg[27]_i_1__0_n_0 ;
  wire \madd_reg_reg[27]_i_1__0_n_1 ;
  wire \madd_reg_reg[27]_i_1__0_n_2 ;
  wire \madd_reg_reg[27]_i_1__0_n_3 ;
  wire [3:0]\madd_reg_reg[31] ;
  wire \madd_reg_reg[31]_i_1__0_n_0 ;
  wire \madd_reg_reg[31]_i_1__0_n_1 ;
  wire \madd_reg_reg[31]_i_1__0_n_2 ;
  wire \madd_reg_reg[31]_i_1__0_n_3 ;
  wire [3:0]\madd_reg_reg[3] ;
  wire \madd_reg_reg[3]_i_1__0_n_0 ;
  wire \madd_reg_reg[3]_i_1__0_n_1 ;
  wire \madd_reg_reg[3]_i_1__0_n_2 ;
  wire \madd_reg_reg[3]_i_1__0_n_3 ;
  wire [3:0]\madd_reg_reg[7] ;
  wire \madd_reg_reg[7]_i_1__0_n_0 ;
  wire \madd_reg_reg[7]_i_1__0_n_1 ;
  wire \madd_reg_reg[7]_i_1__0_n_2 ;
  wire \madd_reg_reg[7]_i_1__0_n_3 ;
  wire [3:1]\NLW_madd_reg_reg[32]_i_1__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_madd_reg_reg[32]_i_1__0_O_UNCONNECTED ;

  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][0]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][0]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][0]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][0]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][10]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][10]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][10]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][10]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][11]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][11]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][11]_1 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][11]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][12]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][12]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][12]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][12]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][13]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][13]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][13]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][13]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][14]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][14]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][14]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][14]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][15]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][15]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][15]_1 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][15]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][16]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][16]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][16]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][16]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][17]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][17]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][17]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][17]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][18]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][18]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][18]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][18]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][19]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][19]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][19]_1 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][19]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][1]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][1]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][1]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][1]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][20]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][20]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][20]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][20]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][21]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][21]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][21]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][21]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][22]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][22]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][22]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][22]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][23]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][23]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][23]_1 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][23]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][24]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][24]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][24]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][24]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][25]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][25]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][25]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][25]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][26]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][26]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][26]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][26]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][27]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][27]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][27]_1 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][27]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][28]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][28]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][28]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][28]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][29]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][29]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][29]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][29]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][2]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][2]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][2]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][2]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][30]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][30]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][30]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][30]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][31]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][31]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][31]_2 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][31]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][3]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][3]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][3]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][3]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][4]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][4]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][4]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][4]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][5]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][5]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][5]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][5]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][6]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][6]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][6]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][6]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][7]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][7]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][7]_1 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][7]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][8]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][8]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][8]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][8]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][9]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][9]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][9]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][9]_srl13_n_0 ));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][0]_srl13_n_0 ),
        .Q(DI[0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][10]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][11]_0 [2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][11]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][11]_0 [3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][12]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][15]_0 [0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][13]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][15]_0 [1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][14]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][15]_0 [2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][15]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][15]_0 [3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][16]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][19]_0 [0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][17]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][19]_0 [1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][18]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][19]_0 [2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][19]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][19]_0 [3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][1]_srl13_n_0 ),
        .Q(DI[1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][20]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][23]_0 [0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][21]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][23]_0 [1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][22]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][23]_0 [2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][23]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][23]_0 [3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][24]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][27]_0 [0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][25]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][27]_0 [1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][26]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][27]_0 [2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][27]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][27]_0 [3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][28]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][31]_0 [0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][29]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][31]_0 [1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][2]_srl13_n_0 ),
        .Q(DI[2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][30]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][31]_0 [2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][31]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][31]_0 [3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][3]_srl13_n_0 ),
        .Q(DI[3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][4]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][7]_0 [0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][5]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][7]_0 [1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][6]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][7]_0 [2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][7]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][7]_0 [3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][8]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][11]_0 [0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][9]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][11]_0 [1]),
        .R(1'b0));
  CARRY4 \madd_reg_reg[11]_i_1__0 
       (.CI(\madd_reg_reg[7]_i_1__0_n_0 ),
        .CO({\madd_reg_reg[11]_i_1__0_n_0 ,\madd_reg_reg[11]_i_1__0_n_1 ,\madd_reg_reg[11]_i_1__0_n_2 ,\madd_reg_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\DELAY_BLOCK[12].shift_array_reg[13][11]_0 ),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31]_1 [11:8]),
        .S(\madd_reg_reg[11] ));
  CARRY4 \madd_reg_reg[15]_i_1__0 
       (.CI(\madd_reg_reg[11]_i_1__0_n_0 ),
        .CO({\madd_reg_reg[15]_i_1__0_n_0 ,\madd_reg_reg[15]_i_1__0_n_1 ,\madd_reg_reg[15]_i_1__0_n_2 ,\madd_reg_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\DELAY_BLOCK[12].shift_array_reg[13][15]_0 ),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31]_1 [15:12]),
        .S(\madd_reg_reg[15] ));
  CARRY4 \madd_reg_reg[19]_i_1__0 
       (.CI(\madd_reg_reg[15]_i_1__0_n_0 ),
        .CO({\madd_reg_reg[19]_i_1__0_n_0 ,\madd_reg_reg[19]_i_1__0_n_1 ,\madd_reg_reg[19]_i_1__0_n_2 ,\madd_reg_reg[19]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\DELAY_BLOCK[12].shift_array_reg[13][19]_0 ),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31]_1 [19:16]),
        .S(\madd_reg_reg[19] ));
  CARRY4 \madd_reg_reg[23]_i_1__0 
       (.CI(\madd_reg_reg[19]_i_1__0_n_0 ),
        .CO({\madd_reg_reg[23]_i_1__0_n_0 ,\madd_reg_reg[23]_i_1__0_n_1 ,\madd_reg_reg[23]_i_1__0_n_2 ,\madd_reg_reg[23]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\DELAY_BLOCK[12].shift_array_reg[13][23]_0 ),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31]_1 [23:20]),
        .S(\madd_reg_reg[23] ));
  CARRY4 \madd_reg_reg[27]_i_1__0 
       (.CI(\madd_reg_reg[23]_i_1__0_n_0 ),
        .CO({\madd_reg_reg[27]_i_1__0_n_0 ,\madd_reg_reg[27]_i_1__0_n_1 ,\madd_reg_reg[27]_i_1__0_n_2 ,\madd_reg_reg[27]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\DELAY_BLOCK[12].shift_array_reg[13][27]_0 ),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31]_1 [27:24]),
        .S(\madd_reg_reg[27] ));
  CARRY4 \madd_reg_reg[31]_i_1__0 
       (.CI(\madd_reg_reg[27]_i_1__0_n_0 ),
        .CO({\madd_reg_reg[31]_i_1__0_n_0 ,\madd_reg_reg[31]_i_1__0_n_1 ,\madd_reg_reg[31]_i_1__0_n_2 ,\madd_reg_reg[31]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\DELAY_BLOCK[12].shift_array_reg[13][31]_0 ),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31]_1 [31:28]),
        .S(\madd_reg_reg[31] ));
  CARRY4 \madd_reg_reg[32]_i_1__0 
       (.CI(\madd_reg_reg[31]_i_1__0_n_0 ),
        .CO({\NLW_madd_reg_reg[32]_i_1__0_CO_UNCONNECTED [3:1],\DELAY_BLOCK[12].shift_array_reg[13][31]_1 [32]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_madd_reg_reg[32]_i_1__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \madd_reg_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\madd_reg_reg[3]_i_1__0_n_0 ,\madd_reg_reg[3]_i_1__0_n_1 ,\madd_reg_reg[3]_i_1__0_n_2 ,\madd_reg_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31]_1 [3:0]),
        .S(\madd_reg_reg[3] ));
  CARRY4 \madd_reg_reg[7]_i_1__0 
       (.CI(\madd_reg_reg[3]_i_1__0_n_0 ),
        .CO({\madd_reg_reg[7]_i_1__0_n_0 ,\madd_reg_reg[7]_i_1__0_n_1 ,\madd_reg_reg[7]_i_1__0_n_2 ,\madd_reg_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\DELAY_BLOCK[12].shift_array_reg[13][7]_0 ),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31]_1 [7:4]),
        .S(\madd_reg_reg[7] ));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized10_47
   (\DELAY_BLOCK[12].shift_array_reg[13][31]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][27]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][23]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][19]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][15]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][11]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][7]_0 ,
    DI,
    \DELAY_BLOCK[12].shift_array_reg[13][31]_1 ,
    \DELAY_BLOCK[12].shift_array_reg[13][31]_2 ,
    clk,
    \DELAY_BLOCK[12].shift_array_reg[13][30]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][29]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][28]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][27]_1 ,
    \DELAY_BLOCK[12].shift_array_reg[13][26]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][25]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][24]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][23]_1 ,
    \DELAY_BLOCK[12].shift_array_reg[13][22]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][21]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][20]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][19]_1 ,
    \DELAY_BLOCK[12].shift_array_reg[13][18]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][17]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][16]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][15]_1 ,
    \DELAY_BLOCK[12].shift_array_reg[13][14]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][13]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][12]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][11]_1 ,
    \DELAY_BLOCK[12].shift_array_reg[13][10]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][9]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][8]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][7]_1 ,
    \DELAY_BLOCK[12].shift_array_reg[13][6]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][5]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][4]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][3]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][2]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][1]_0 ,
    \DELAY_BLOCK[12].shift_array_reg[13][0]_0 ,
    \madd_reg_reg[3] ,
    \madd_reg_reg[7] ,
    \madd_reg_reg[11] ,
    \madd_reg_reg[15] ,
    \madd_reg_reg[19] ,
    \madd_reg_reg[23] ,
    \madd_reg_reg[27] ,
    \madd_reg_reg[31] );
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][31]_0 ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][27]_0 ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][23]_0 ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][19]_0 ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][15]_0 ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][11]_0 ;
  output [3:0]\DELAY_BLOCK[12].shift_array_reg[13][7]_0 ;
  output [3:0]DI;
  output [32:0]\DELAY_BLOCK[12].shift_array_reg[13][31]_1 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][31]_2 ;
  input clk;
  input \DELAY_BLOCK[12].shift_array_reg[13][30]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][29]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][28]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][27]_1 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][26]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][25]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][24]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][23]_1 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][22]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][21]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][20]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][19]_1 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][18]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][17]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][16]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][15]_1 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][14]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][13]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][12]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][11]_1 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][10]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][9]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][8]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][7]_1 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][6]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][5]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][4]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][3]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][2]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][1]_0 ;
  input \DELAY_BLOCK[12].shift_array_reg[13][0]_0 ;
  input [3:0]\madd_reg_reg[3] ;
  input [3:0]\madd_reg_reg[7] ;
  input [3:0]\madd_reg_reg[11] ;
  input [3:0]\madd_reg_reg[15] ;
  input [3:0]\madd_reg_reg[19] ;
  input [3:0]\madd_reg_reg[23] ;
  input [3:0]\madd_reg_reg[27] ;
  input [3:0]\madd_reg_reg[31] ;

  wire \DELAY_BLOCK[11].shift_array_reg[12][0]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][10]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][11]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][12]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][13]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][14]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][15]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][16]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][17]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][18]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][19]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][1]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][20]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][21]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][22]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][23]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][24]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][25]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][26]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][27]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][28]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][29]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][2]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][30]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][31]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][3]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][4]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][5]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][6]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][7]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][8]_srl13_n_0 ;
  wire \DELAY_BLOCK[11].shift_array_reg[12][9]_srl13_n_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][0]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][10]_0 ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][11]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][11]_1 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][12]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][13]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][14]_0 ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][15]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][15]_1 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][16]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][17]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][18]_0 ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][19]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][19]_1 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][1]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][20]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][21]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][22]_0 ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][23]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][23]_1 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][24]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][25]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][26]_0 ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][27]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][27]_1 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][28]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][29]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][2]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][30]_0 ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][31]_0 ;
  wire [32:0]\DELAY_BLOCK[12].shift_array_reg[13][31]_1 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][31]_2 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][3]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][4]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][5]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][6]_0 ;
  wire [3:0]\DELAY_BLOCK[12].shift_array_reg[13][7]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][7]_1 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][8]_0 ;
  wire \DELAY_BLOCK[12].shift_array_reg[13][9]_0 ;
  wire [3:0]DI;
  wire clk;
  wire [3:0]\madd_reg_reg[11] ;
  wire \madd_reg_reg[11]_i_1_n_0 ;
  wire \madd_reg_reg[11]_i_1_n_1 ;
  wire \madd_reg_reg[11]_i_1_n_2 ;
  wire \madd_reg_reg[11]_i_1_n_3 ;
  wire [3:0]\madd_reg_reg[15] ;
  wire \madd_reg_reg[15]_i_1_n_0 ;
  wire \madd_reg_reg[15]_i_1_n_1 ;
  wire \madd_reg_reg[15]_i_1_n_2 ;
  wire \madd_reg_reg[15]_i_1_n_3 ;
  wire [3:0]\madd_reg_reg[19] ;
  wire \madd_reg_reg[19]_i_1_n_0 ;
  wire \madd_reg_reg[19]_i_1_n_1 ;
  wire \madd_reg_reg[19]_i_1_n_2 ;
  wire \madd_reg_reg[19]_i_1_n_3 ;
  wire [3:0]\madd_reg_reg[23] ;
  wire \madd_reg_reg[23]_i_1_n_0 ;
  wire \madd_reg_reg[23]_i_1_n_1 ;
  wire \madd_reg_reg[23]_i_1_n_2 ;
  wire \madd_reg_reg[23]_i_1_n_3 ;
  wire [3:0]\madd_reg_reg[27] ;
  wire \madd_reg_reg[27]_i_1_n_0 ;
  wire \madd_reg_reg[27]_i_1_n_1 ;
  wire \madd_reg_reg[27]_i_1_n_2 ;
  wire \madd_reg_reg[27]_i_1_n_3 ;
  wire [3:0]\madd_reg_reg[31] ;
  wire \madd_reg_reg[31]_i_1_n_0 ;
  wire \madd_reg_reg[31]_i_1_n_1 ;
  wire \madd_reg_reg[31]_i_1_n_2 ;
  wire \madd_reg_reg[31]_i_1_n_3 ;
  wire [3:0]\madd_reg_reg[3] ;
  wire \madd_reg_reg[3]_i_1_n_0 ;
  wire \madd_reg_reg[3]_i_1_n_1 ;
  wire \madd_reg_reg[3]_i_1_n_2 ;
  wire \madd_reg_reg[3]_i_1_n_3 ;
  wire [3:0]\madd_reg_reg[7] ;
  wire \madd_reg_reg[7]_i_1_n_0 ;
  wire \madd_reg_reg[7]_i_1_n_1 ;
  wire \madd_reg_reg[7]_i_1_n_2 ;
  wire \madd_reg_reg[7]_i_1_n_3 ;
  wire [3:1]\NLW_madd_reg_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_madd_reg_reg[32]_i_1_O_UNCONNECTED ;

  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][0]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][0]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][0]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][0]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][10]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][10]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][10]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][10]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][11]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][11]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][11]_1 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][11]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][12]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][12]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][12]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][12]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][13]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][13]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][13]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][13]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][14]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][14]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][14]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][14]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][15]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][15]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][15]_1 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][15]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][16]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][16]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][16]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][16]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][17]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][17]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][17]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][17]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][18]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][18]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][18]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][18]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][19]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][19]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][19]_1 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][19]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][1]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][1]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][1]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][1]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][20]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][20]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][20]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][20]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][21]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][21]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][21]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][21]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][22]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][22]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][22]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][22]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][23]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][23]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][23]_1 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][23]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][24]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][24]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][24]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][24]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][25]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][25]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][25]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][25]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][26]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][26]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][26]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][26]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][27]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][27]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][27]_1 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][27]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][28]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][28]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][28]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][28]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][29]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][29]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][29]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][29]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][2]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][2]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][2]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][2]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][30]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][30]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][30]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][30]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][31]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][31]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][31]_2 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][31]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][3]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][3]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][3]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][3]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][4]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][4]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][4]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][4]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][5]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][5]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][5]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][5]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][6]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][6]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][6]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][6]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][7]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][7]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][7]_1 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][7]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][8]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][8]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][8]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][8]_srl13_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/a_sr_i/DELAY_BLOCK[11].shift_array_reg[12][9]_srl13 " *) 
  SRL16E \DELAY_BLOCK[11].shift_array_reg[12][9]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[12].shift_array_reg[13][9]_0 ),
        .Q(\DELAY_BLOCK[11].shift_array_reg[12][9]_srl13_n_0 ));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][0]_srl13_n_0 ),
        .Q(DI[0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][10]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][11]_0 [2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][11]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][11]_0 [3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][12]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][15]_0 [0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][13]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][15]_0 [1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][14]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][15]_0 [2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][15]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][15]_0 [3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][16]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][19]_0 [0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][17]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][19]_0 [1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][18]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][19]_0 [2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][19]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][19]_0 [3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][1]_srl13_n_0 ),
        .Q(DI[1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][20]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][23]_0 [0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][21]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][23]_0 [1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][22]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][23]_0 [2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][23]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][23]_0 [3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][24]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][27]_0 [0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][25]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][27]_0 [1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][26]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][27]_0 [2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][27]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][27]_0 [3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][28]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][31]_0 [0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][29]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][31]_0 [1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][2]_srl13_n_0 ),
        .Q(DI[2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][30]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][31]_0 [2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][31]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][31]_0 [3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][3]_srl13_n_0 ),
        .Q(DI[3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][4]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][7]_0 [0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][5]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][7]_0 [1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][6]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][7]_0 [2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][7]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][7]_0 [3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][8]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][11]_0 [0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[12].shift_array_reg[13][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[11].shift_array_reg[12][9]_srl13_n_0 ),
        .Q(\DELAY_BLOCK[12].shift_array_reg[13][11]_0 [1]),
        .R(1'b0));
  CARRY4 \madd_reg_reg[11]_i_1 
       (.CI(\madd_reg_reg[7]_i_1_n_0 ),
        .CO({\madd_reg_reg[11]_i_1_n_0 ,\madd_reg_reg[11]_i_1_n_1 ,\madd_reg_reg[11]_i_1_n_2 ,\madd_reg_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\DELAY_BLOCK[12].shift_array_reg[13][11]_0 ),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31]_1 [11:8]),
        .S(\madd_reg_reg[11] ));
  CARRY4 \madd_reg_reg[15]_i_1 
       (.CI(\madd_reg_reg[11]_i_1_n_0 ),
        .CO({\madd_reg_reg[15]_i_1_n_0 ,\madd_reg_reg[15]_i_1_n_1 ,\madd_reg_reg[15]_i_1_n_2 ,\madd_reg_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\DELAY_BLOCK[12].shift_array_reg[13][15]_0 ),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31]_1 [15:12]),
        .S(\madd_reg_reg[15] ));
  CARRY4 \madd_reg_reg[19]_i_1 
       (.CI(\madd_reg_reg[15]_i_1_n_0 ),
        .CO({\madd_reg_reg[19]_i_1_n_0 ,\madd_reg_reg[19]_i_1_n_1 ,\madd_reg_reg[19]_i_1_n_2 ,\madd_reg_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\DELAY_BLOCK[12].shift_array_reg[13][19]_0 ),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31]_1 [19:16]),
        .S(\madd_reg_reg[19] ));
  CARRY4 \madd_reg_reg[23]_i_1 
       (.CI(\madd_reg_reg[19]_i_1_n_0 ),
        .CO({\madd_reg_reg[23]_i_1_n_0 ,\madd_reg_reg[23]_i_1_n_1 ,\madd_reg_reg[23]_i_1_n_2 ,\madd_reg_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\DELAY_BLOCK[12].shift_array_reg[13][23]_0 ),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31]_1 [23:20]),
        .S(\madd_reg_reg[23] ));
  CARRY4 \madd_reg_reg[27]_i_1 
       (.CI(\madd_reg_reg[23]_i_1_n_0 ),
        .CO({\madd_reg_reg[27]_i_1_n_0 ,\madd_reg_reg[27]_i_1_n_1 ,\madd_reg_reg[27]_i_1_n_2 ,\madd_reg_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\DELAY_BLOCK[12].shift_array_reg[13][27]_0 ),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31]_1 [27:24]),
        .S(\madd_reg_reg[27] ));
  CARRY4 \madd_reg_reg[31]_i_1 
       (.CI(\madd_reg_reg[27]_i_1_n_0 ),
        .CO({\madd_reg_reg[31]_i_1_n_0 ,\madd_reg_reg[31]_i_1_n_1 ,\madd_reg_reg[31]_i_1_n_2 ,\madd_reg_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\DELAY_BLOCK[12].shift_array_reg[13][31]_0 ),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31]_1 [31:28]),
        .S(\madd_reg_reg[31] ));
  CARRY4 \madd_reg_reg[32]_i_1 
       (.CI(\madd_reg_reg[31]_i_1_n_0 ),
        .CO({\NLW_madd_reg_reg[32]_i_1_CO_UNCONNECTED [3:1],\DELAY_BLOCK[12].shift_array_reg[13][31]_1 [32]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_madd_reg_reg[32]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \madd_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\madd_reg_reg[3]_i_1_n_0 ,\madd_reg_reg[3]_i_1_n_1 ,\madd_reg_reg[3]_i_1_n_2 ,\madd_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31]_1 [3:0]),
        .S(\madd_reg_reg[3] ));
  CARRY4 \madd_reg_reg[7]_i_1 
       (.CI(\madd_reg_reg[3]_i_1_n_0 ),
        .CO({\madd_reg_reg[7]_i_1_n_0 ,\madd_reg_reg[7]_i_1_n_1 ,\madd_reg_reg[7]_i_1_n_2 ,\madd_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\DELAY_BLOCK[12].shift_array_reg[13][7]_0 ),
        .O(\DELAY_BLOCK[12].shift_array_reg[13][31]_1 [7:4]),
        .S(\madd_reg_reg[7] ));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized13
   (\DELAY_BLOCK[0].shift_array_reg[1][5]_0 ,
    Q,
    clk);
  output \DELAY_BLOCK[0].shift_array_reg[1][5]_0 ;
  input [4:0]Q;
  input clk;

  wire \DELAY_BLOCK[0].shift_array_reg[1][5]_0 ;
  wire [5:1]\DELAY_BLOCK[0].shift_array_reg[1]_41 ;
  wire [4:0]Q;
  wire clk;
  wire \shift_array_reg_n_0_[0][1] ;
  wire \shift_array_reg_n_0_[0][2] ;
  wire \shift_array_reg_n_0_[0][3] ;
  wire \shift_array_reg_n_0_[0][4] ;
  wire \shift_array_reg_n_0_[0][5] ;

  FDRE \DELAY_BLOCK[0].shift_array_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][1] ),
        .Q(\DELAY_BLOCK[0].shift_array_reg[1]_41 [1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][2] ),
        .Q(\DELAY_BLOCK[0].shift_array_reg[1]_41 [2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][3] ),
        .Q(\DELAY_BLOCK[0].shift_array_reg[1]_41 [3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][4] ),
        .Q(\DELAY_BLOCK[0].shift_array_reg[1]_41 [4]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][5] ),
        .Q(\DELAY_BLOCK[0].shift_array_reg[1]_41 [5]),
        .R(1'b0));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\shift_array_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\shift_array_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\shift_array_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\shift_array_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\shift_array_reg_n_0_[0][5] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h01111111)) 
    \tw_out_internal_DP[31]_i_2__0 
       (.I0(\DELAY_BLOCK[0].shift_array_reg[1]_41 [5]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_41 [4]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1]_41 [2]),
        .I3(\DELAY_BLOCK[0].shift_array_reg[1]_41 [3]),
        .I4(\DELAY_BLOCK[0].shift_array_reg[1]_41 [1]),
        .O(\DELAY_BLOCK[0].shift_array_reg[1][5]_0 ));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized13_24
   (\DELAY_BLOCK[0].shift_array_reg[1][5]_0 ,
    Q,
    clk);
  output \DELAY_BLOCK[0].shift_array_reg[1][5]_0 ;
  input [4:0]Q;
  input clk;

  wire \DELAY_BLOCK[0].shift_array_reg[1][5]_0 ;
  wire [5:1]\DELAY_BLOCK[0].shift_array_reg[1]_35 ;
  wire [4:0]Q;
  wire clk;
  wire \shift_array_reg_n_0_[0][1] ;
  wire \shift_array_reg_n_0_[0][2] ;
  wire \shift_array_reg_n_0_[0][3] ;
  wire \shift_array_reg_n_0_[0][4] ;
  wire \shift_array_reg_n_0_[0][5] ;

  FDRE \DELAY_BLOCK[0].shift_array_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][1] ),
        .Q(\DELAY_BLOCK[0].shift_array_reg[1]_35 [1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][2] ),
        .Q(\DELAY_BLOCK[0].shift_array_reg[1]_35 [2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][3] ),
        .Q(\DELAY_BLOCK[0].shift_array_reg[1]_35 [3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][4] ),
        .Q(\DELAY_BLOCK[0].shift_array_reg[1]_35 [4]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][5] ),
        .Q(\DELAY_BLOCK[0].shift_array_reg[1]_35 [5]),
        .R(1'b0));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\shift_array_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\shift_array_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\shift_array_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\shift_array_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\shift_array_reg_n_0_[0][5] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h01111111)) 
    \tw_out_internal_DP[31]_i_2 
       (.I0(\DELAY_BLOCK[0].shift_array_reg[1]_35 [5]),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1]_35 [4]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1]_35 [2]),
        .I3(\DELAY_BLOCK[0].shift_array_reg[1]_35 [3]),
        .I4(\DELAY_BLOCK[0].shift_array_reg[1]_35 [1]),
        .O(\DELAY_BLOCK[0].shift_array_reg[1][5]_0 ));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized13_82
   (clk_0,
    clk_1,
    clk_2,
    clk_3,
    clk_4,
    clk_5,
    \waddr_internal_DP_reg[5] ,
    clk,
    \waddr_internal_DP_reg[4] ,
    \waddr_internal_DP_reg[3] ,
    \waddr_internal_DP_reg[2] ,
    \waddr_internal_DP_reg[1] ,
    \waddr_internal_DP_reg[0] );
  output clk_0;
  output clk_1;
  output clk_2;
  output clk_3;
  output clk_4;
  output clk_5;
  input \waddr_internal_DP_reg[5] ;
  input clk;
  input \waddr_internal_DP_reg[4] ;
  input \waddr_internal_DP_reg[3] ;
  input \waddr_internal_DP_reg[2] ;
  input \waddr_internal_DP_reg[1] ;
  input \waddr_internal_DP_reg[0] ;

  wire clk;
  wire clk_0;
  wire clk_1;
  wire clk_2;
  wire clk_3;
  wire clk_4;
  wire clk_5;
  wire \waddr_internal_DP_reg[0] ;
  wire \waddr_internal_DP_reg[1] ;
  wire \waddr_internal_DP_reg[2] ;
  wire \waddr_internal_DP_reg[3] ;
  wire \waddr_internal_DP_reg[4] ;
  wire \waddr_internal_DP_reg[5] ;

  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1][0]_srl2 " *) 
  SRL16E \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\waddr_internal_DP_reg[0] ),
        .Q(clk_5));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1][1]_srl2 " *) 
  SRL16E \DELAY_BLOCK[0].shift_array_reg[1][1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\waddr_internal_DP_reg[1] ),
        .Q(clk_4));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1][2]_srl2 " *) 
  SRL16E \DELAY_BLOCK[0].shift_array_reg[1][2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\waddr_internal_DP_reg[2] ),
        .Q(clk_3));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1][3]_srl2 " *) 
  SRL16E \DELAY_BLOCK[0].shift_array_reg[1][3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\waddr_internal_DP_reg[3] ),
        .Q(clk_2));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1][4]_srl2 " *) 
  SRL16E \DELAY_BLOCK[0].shift_array_reg[1][4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\waddr_internal_DP_reg[4] ),
        .Q(clk_1));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler/sr_waddr/DELAY_BLOCK[0].shift_array_reg[1][5]_srl2 " *) 
  SRL16E \DELAY_BLOCK[0].shift_array_reg[1][5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\waddr_internal_DP_reg[5] ),
        .Q(clk_0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized14
   (D,
    \DELAY_BLOCK[17].shift_array_reg[18][8]_0 ,
    ntt_opcode_reg,
    \DELAY_BLOCK[17].shift_array_reg[18][0]_0 ,
    \DELAY_BLOCK[17].shift_array_reg[18][1]_0 ,
    \DELAY_BLOCK[17].shift_array_reg[18][2]_0 ,
    \DELAY_BLOCK[17].shift_array_reg[18][3]_0 ,
    \DELAY_BLOCK[17].shift_array_reg[18][4]_0 ,
    \DELAY_BLOCK[17].shift_array_reg[18][5]_0 ,
    rd_addr,
    clk,
    \DELAY_BLOCK[17].shift_array_reg[18][5]_1 ,
    \DELAY_BLOCK[17].shift_array_reg[18][4]_1 ,
    \DELAY_BLOCK[17].shift_array_reg[18][3]_1 ,
    \DELAY_BLOCK[17].shift_array_reg[18][2]_1 ,
    \DELAY_BLOCK[17].shift_array_reg[18][1]_1 ,
    \DELAY_BLOCK[17].shift_array_reg[18][0]_1 ,
    ntt_opcode,
    waddr_polyArith);
  output [1:0]D;
  output \DELAY_BLOCK[17].shift_array_reg[18][8]_0 ;
  output [0:0]ntt_opcode_reg;
  output \DELAY_BLOCK[17].shift_array_reg[18][0]_0 ;
  output \DELAY_BLOCK[17].shift_array_reg[18][1]_0 ;
  output \DELAY_BLOCK[17].shift_array_reg[18][2]_0 ;
  output \DELAY_BLOCK[17].shift_array_reg[18][3]_0 ;
  output \DELAY_BLOCK[17].shift_array_reg[18][4]_0 ;
  output \DELAY_BLOCK[17].shift_array_reg[18][5]_0 ;
  input [2:0]rd_addr;
  input clk;
  input \DELAY_BLOCK[17].shift_array_reg[18][5]_1 ;
  input \DELAY_BLOCK[17].shift_array_reg[18][4]_1 ;
  input \DELAY_BLOCK[17].shift_array_reg[18][3]_1 ;
  input \DELAY_BLOCK[17].shift_array_reg[18][2]_1 ;
  input \DELAY_BLOCK[17].shift_array_reg[18][1]_1 ;
  input \DELAY_BLOCK[17].shift_array_reg[18][0]_1 ;
  input ntt_opcode;
  input [5:0]waddr_polyArith;

  wire [1:0]D;
  wire \DELAY_BLOCK[16].shift_array_reg[17][0]_srl18_n_0 ;
  wire \DELAY_BLOCK[16].shift_array_reg[17][1]_srl18_n_0 ;
  wire \DELAY_BLOCK[16].shift_array_reg[17][2]_srl18_n_0 ;
  wire \DELAY_BLOCK[16].shift_array_reg[17][3]_srl18_n_0 ;
  wire \DELAY_BLOCK[16].shift_array_reg[17][4]_srl18_n_0 ;
  wire \DELAY_BLOCK[16].shift_array_reg[17][5]_srl18_n_0 ;
  wire \DELAY_BLOCK[16].shift_array_reg[17][6]_srl18_n_0 ;
  wire \DELAY_BLOCK[16].shift_array_reg[17][7]_srl18_n_0 ;
  wire \DELAY_BLOCK[16].shift_array_reg[17][8]_srl18_n_0 ;
  wire \DELAY_BLOCK[17].shift_array_reg[18][0]_0 ;
  wire \DELAY_BLOCK[17].shift_array_reg[18][0]_1 ;
  wire \DELAY_BLOCK[17].shift_array_reg[18][1]_0 ;
  wire \DELAY_BLOCK[17].shift_array_reg[18][1]_1 ;
  wire \DELAY_BLOCK[17].shift_array_reg[18][2]_0 ;
  wire \DELAY_BLOCK[17].shift_array_reg[18][2]_1 ;
  wire \DELAY_BLOCK[17].shift_array_reg[18][3]_0 ;
  wire \DELAY_BLOCK[17].shift_array_reg[18][3]_1 ;
  wire \DELAY_BLOCK[17].shift_array_reg[18][4]_0 ;
  wire \DELAY_BLOCK[17].shift_array_reg[18][4]_1 ;
  wire \DELAY_BLOCK[17].shift_array_reg[18][5]_0 ;
  wire \DELAY_BLOCK[17].shift_array_reg[18][5]_1 ;
  wire \DELAY_BLOCK[17].shift_array_reg[18][8]_0 ;
  wire \DELAY_BLOCK[17].shift_array_reg_n_0_[18][0] ;
  wire \DELAY_BLOCK[17].shift_array_reg_n_0_[18][1] ;
  wire \DELAY_BLOCK[17].shift_array_reg_n_0_[18][2] ;
  wire \DELAY_BLOCK[17].shift_array_reg_n_0_[18][3] ;
  wire \DELAY_BLOCK[17].shift_array_reg_n_0_[18][4] ;
  wire \DELAY_BLOCK[17].shift_array_reg_n_0_[18][5] ;
  wire clk;
  wire [1:0]dest_rom_gap_delayed;
  wire ident_store_delayed;
  wire ntt_opcode;
  wire [0:0]ntt_opcode_reg;
  wire [2:0]rd_addr;
  wire [5:0]waddr_polyArith;
  wire \NLW_DELAY_BLOCK[16].shift_array_reg[17][0]_srl18_Q31_UNCONNECTED ;
  wire \NLW_DELAY_BLOCK[16].shift_array_reg[17][1]_srl18_Q31_UNCONNECTED ;
  wire \NLW_DELAY_BLOCK[16].shift_array_reg[17][2]_srl18_Q31_UNCONNECTED ;
  wire \NLW_DELAY_BLOCK[16].shift_array_reg[17][3]_srl18_Q31_UNCONNECTED ;
  wire \NLW_DELAY_BLOCK[16].shift_array_reg[17][4]_srl18_Q31_UNCONNECTED ;
  wire \NLW_DELAY_BLOCK[16].shift_array_reg[17][5]_srl18_Q31_UNCONNECTED ;
  wire \NLW_DELAY_BLOCK[16].shift_array_reg[17][6]_srl18_Q31_UNCONNECTED ;
  wire \NLW_DELAY_BLOCK[16].shift_array_reg[17][7]_srl18_Q31_UNCONNECTED ;
  wire \NLW_DELAY_BLOCK[16].shift_array_reg[17][8]_srl18_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_1__3 
       (.I0(\DELAY_BLOCK[17].shift_array_reg_n_0_[18][0] ),
        .I1(waddr_polyArith[0]),
        .I2(ntt_opcode),
        .O(\DELAY_BLOCK[17].shift_array_reg[18][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[0].shift_array_reg[1][1]_srl2_i_1 
       (.I0(\DELAY_BLOCK[17].shift_array_reg_n_0_[18][1] ),
        .I1(waddr_polyArith[1]),
        .I2(ntt_opcode),
        .O(\DELAY_BLOCK[17].shift_array_reg[18][1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[0].shift_array_reg[1][2]_srl2_i_1 
       (.I0(\DELAY_BLOCK[17].shift_array_reg_n_0_[18][2] ),
        .I1(waddr_polyArith[2]),
        .I2(ntt_opcode),
        .O(\DELAY_BLOCK[17].shift_array_reg[18][2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[0].shift_array_reg[1][3]_srl2_i_1 
       (.I0(\DELAY_BLOCK[17].shift_array_reg_n_0_[18][3] ),
        .I1(waddr_polyArith[3]),
        .I2(ntt_opcode),
        .O(\DELAY_BLOCK[17].shift_array_reg[18][3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[0].shift_array_reg[1][4]_srl2_i_1 
       (.I0(\DELAY_BLOCK[17].shift_array_reg_n_0_[18][4] ),
        .I1(waddr_polyArith[4]),
        .I2(ntt_opcode),
        .O(\DELAY_BLOCK[17].shift_array_reg[18][4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[0].shift_array_reg[1][5]_srl2_i_1 
       (.I0(\DELAY_BLOCK[17].shift_array_reg_n_0_[18][5] ),
        .I1(waddr_polyArith[5]),
        .I2(ntt_opcode),
        .O(\DELAY_BLOCK[17].shift_array_reg[18][5]_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17][0]_srl18 " *) 
  SRLC32E \DELAY_BLOCK[16].shift_array_reg[17][0]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[17].shift_array_reg[18][0]_1 ),
        .Q(\DELAY_BLOCK[16].shift_array_reg[17][0]_srl18_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[16].shift_array_reg[17][0]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17][1]_srl18 " *) 
  SRLC32E \DELAY_BLOCK[16].shift_array_reg[17][1]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[17].shift_array_reg[18][1]_1 ),
        .Q(\DELAY_BLOCK[16].shift_array_reg[17][1]_srl18_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[16].shift_array_reg[17][1]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17][2]_srl18 " *) 
  SRLC32E \DELAY_BLOCK[16].shift_array_reg[17][2]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[17].shift_array_reg[18][2]_1 ),
        .Q(\DELAY_BLOCK[16].shift_array_reg[17][2]_srl18_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[16].shift_array_reg[17][2]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17][3]_srl18 " *) 
  SRLC32E \DELAY_BLOCK[16].shift_array_reg[17][3]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[17].shift_array_reg[18][3]_1 ),
        .Q(\DELAY_BLOCK[16].shift_array_reg[17][3]_srl18_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[16].shift_array_reg[17][3]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17][4]_srl18 " *) 
  SRLC32E \DELAY_BLOCK[16].shift_array_reg[17][4]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[17].shift_array_reg[18][4]_1 ),
        .Q(\DELAY_BLOCK[16].shift_array_reg[17][4]_srl18_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[16].shift_array_reg[17][4]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17][5]_srl18 " *) 
  SRLC32E \DELAY_BLOCK[16].shift_array_reg[17][5]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[17].shift_array_reg[18][5]_1 ),
        .Q(\DELAY_BLOCK[16].shift_array_reg[17][5]_srl18_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[16].shift_array_reg[17][5]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17][6]_srl18 " *) 
  SRLC32E \DELAY_BLOCK[16].shift_array_reg[17][6]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(rd_addr[0]),
        .Q(\DELAY_BLOCK[16].shift_array_reg[17][6]_srl18_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[16].shift_array_reg[17][6]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17][7]_srl18 " *) 
  SRLC32E \DELAY_BLOCK[16].shift_array_reg[17][7]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(rd_addr[1]),
        .Q(\DELAY_BLOCK[16].shift_array_reg[17][7]_srl18_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[16].shift_array_reg[17][7]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/addr_delay_bf/DELAY_BLOCK[16].shift_array_reg[17][8]_srl18 " *) 
  SRLC32E \DELAY_BLOCK[16].shift_array_reg[17][8]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(rd_addr[2]),
        .Q(\DELAY_BLOCK[16].shift_array_reg[17][8]_srl18_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[16].shift_array_reg[17][8]_srl18_Q31_UNCONNECTED ));
  FDRE \DELAY_BLOCK[17].shift_array_reg[18][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[16].shift_array_reg[17][0]_srl18_n_0 ),
        .Q(\DELAY_BLOCK[17].shift_array_reg_n_0_[18][0] ),
        .R(1'b0));
  FDRE \DELAY_BLOCK[17].shift_array_reg[18][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[16].shift_array_reg[17][1]_srl18_n_0 ),
        .Q(\DELAY_BLOCK[17].shift_array_reg_n_0_[18][1] ),
        .R(1'b0));
  FDRE \DELAY_BLOCK[17].shift_array_reg[18][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[16].shift_array_reg[17][2]_srl18_n_0 ),
        .Q(\DELAY_BLOCK[17].shift_array_reg_n_0_[18][2] ),
        .R(1'b0));
  FDRE \DELAY_BLOCK[17].shift_array_reg[18][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[16].shift_array_reg[17][3]_srl18_n_0 ),
        .Q(\DELAY_BLOCK[17].shift_array_reg_n_0_[18][3] ),
        .R(1'b0));
  FDRE \DELAY_BLOCK[17].shift_array_reg[18][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[16].shift_array_reg[17][4]_srl18_n_0 ),
        .Q(\DELAY_BLOCK[17].shift_array_reg_n_0_[18][4] ),
        .R(1'b0));
  FDRE \DELAY_BLOCK[17].shift_array_reg[18][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[16].shift_array_reg[17][5]_srl18_n_0 ),
        .Q(\DELAY_BLOCK[17].shift_array_reg_n_0_[18][5] ),
        .R(1'b0));
  FDRE \DELAY_BLOCK[17].shift_array_reg[18][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[16].shift_array_reg[17][6]_srl18_n_0 ),
        .Q(ident_store_delayed),
        .R(1'b0));
  FDRE \DELAY_BLOCK[17].shift_array_reg[18][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[16].shift_array_reg[17][7]_srl18_n_0 ),
        .Q(dest_rom_gap_delayed[0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[17].shift_array_reg[18][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[16].shift_array_reg[17][8]_srl18_n_0 ),
        .Q(dest_rom_gap_delayed[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \genblk1[0].dest_rom_gap_1DP[0]_i_1 
       (.I0(dest_rom_gap_delayed[0]),
        .I1(ntt_opcode),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \genblk1[0].dest_rom_gap_1DP[1]_i_1 
       (.I0(ntt_opcode),
        .I1(dest_rom_gap_delayed[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \genblk1[1].op_addr_sel_1DP_i_1 
       (.I0(dest_rom_gap_delayed[1]),
        .I1(ntt_opcode),
        .O(\DELAY_BLOCK[17].shift_array_reg[18][8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_array[0][1]_i_1__3 
       (.I0(ntt_opcode),
        .I1(ident_store_delayed),
        .O(ntt_opcode_reg));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized15
   (D,
    \DELAY_BLOCK[17].shift_array_reg[18][0]_0 ,
    clk,
    valid_PolyArith,
    ntt_opcode);
  output [0:0]D;
  input \DELAY_BLOCK[17].shift_array_reg[18][0]_0 ;
  input clk;
  input valid_PolyArith;
  input ntt_opcode;

  wire [0:0]D;
  wire \DELAY_BLOCK[16].shift_array_reg[17][0]_srl18_n_0 ;
  wire \DELAY_BLOCK[17].shift_array_reg[18][0]_0 ;
  wire clk;
  wire ntt_opcode;
  wire valid_PolyArith;
  wire valid_delayed;
  wire \NLW_DELAY_BLOCK[16].shift_array_reg[17][0]_srl18_Q31_UNCONNECTED ;

  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/valid_delay_bf/DELAY_BLOCK[16].shift_array_reg[17] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/valid_delay_bf/DELAY_BLOCK[16].shift_array_reg[17][0]_srl18 " *) 
  SRLC32E \DELAY_BLOCK[16].shift_array_reg[17][0]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[17].shift_array_reg[18][0]_0 ),
        .Q(\DELAY_BLOCK[16].shift_array_reg[17][0]_srl18_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[16].shift_array_reg[17][0]_srl18_Q31_UNCONNECTED ));
  FDRE \DELAY_BLOCK[17].shift_array_reg[18][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[16].shift_array_reg[17][0]_srl18_n_0 ),
        .Q(valid_delayed),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hAC)) 
    \shift_array[0][0]_i_1__7 
       (.I0(valid_delayed),
        .I1(valid_PolyArith),
        .I2(ntt_opcode),
        .O(D));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized16
   (nextstate1__6,
    done_DP_reg,
    done_internal,
    clk,
    last_instruction__3,
    done_polyArith,
    ntt_opcode,
    \FSM_sequential_state_reg[1] ,
    done_DP,
    done_DP_reg_0);
  output nextstate1__6;
  output done_DP_reg;
  input done_internal;
  input clk;
  input last_instruction__3;
  input done_polyArith;
  input ntt_opcode;
  input \FSM_sequential_state_reg[1] ;
  input done_DP;
  input done_DP_reg_0;

  wire \DELAY_BLOCK[20].shift_array_reg[21][0]_srl22_n_0 ;
  wire \FSM_sequential_state_reg[1] ;
  wire clk;
  wire done_DP;
  wire done_DP_reg;
  wire done_DP_reg_0;
  wire done_internal;
  wire done_polyArith;
  wire done_tmp;
  wire last_instruction__3;
  wire nextstate1__6;
  wire ntt_opcode;
  wire \NLW_DELAY_BLOCK[20].shift_array_reg[21][0]_srl22_Q31_UNCONNECTED ;

  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/done_delay1/DELAY_BLOCK[20].shift_array_reg[21] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/done_delay1/DELAY_BLOCK[20].shift_array_reg[21][0]_srl22 " *) 
  SRLC32E \DELAY_BLOCK[20].shift_array_reg[21][0]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(done_internal),
        .Q(\DELAY_BLOCK[20].shift_array_reg[21][0]_srl22_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[20].shift_array_reg[21][0]_srl22_Q31_UNCONNECTED ));
  FDRE \DELAY_BLOCK[21].shift_array_reg[22][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[20].shift_array_reg[21][0]_srl22_n_0 ),
        .Q(done_tmp),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFEEFA)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(last_instruction__3),
        .I1(done_tmp),
        .I2(done_polyArith),
        .I3(ntt_opcode),
        .I4(\FSM_sequential_state_reg[1] ),
        .O(nextstate1__6));
  LUT5 #(
    .INIT(32'hEEFA0000)) 
    done_DP_i_1
       (.I0(done_DP),
        .I1(done_tmp),
        .I2(done_polyArith),
        .I3(ntt_opcode),
        .I4(done_DP_reg_0),
        .O(done_DP_reg));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_19
   (update_mult_adv,
    \DELAY_BLOCK[1].shift_array_reg[2][0]_0 ,
    clk,
    stage_done_initial,
    Q,
    \DELAY_BLOCK[1].shift_array_reg[2][0]_1 );
  output update_mult_adv;
  output \DELAY_BLOCK[1].shift_array_reg[2][0]_0 ;
  input clk;
  input stage_done_initial;
  input [6:0]Q;
  input [5:0]\DELAY_BLOCK[1].shift_array_reg[2][0]_1 ;

  wire \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_2__2_n_0 ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3__2_n_0 ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_4__1_n_0 ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_5__0_n_0 ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0 ;
  wire \DELAY_BLOCK[1].shift_array_reg[2][0]_0 ;
  wire [5:0]\DELAY_BLOCK[1].shift_array_reg[2][0]_1 ;
  wire [6:0]Q;
  wire clk;
  wire stage_done_initial;
  wire update_mult_adv;

  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/dit_rn/genblk1[1].tw_gen_pe/update_mult_delay/DELAY_BLOCK[0].shift_array_reg[1] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/dit_rn/genblk1[1].tw_gen_pe/update_mult_delay/DELAY_BLOCK[0].shift_array_reg[1][0]_srl2 " *) 
  SRL16E \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(update_mult_adv),
        .Q(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0 ));
  LUT6 #(
    .INIT(64'h0004000455554145)) 
    \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_1__2 
       (.I0(stage_done_initial),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_2__2_n_0 ),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(\DELAY_BLOCK[1].shift_array_reg[2][0]_1 [5]),
        .I5(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3__2_n_0 ),
        .O(update_mult_adv));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_2__2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[4]),
        .O(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44144FF4)) 
    \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3__2 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_1 [4]),
        .I1(Q[4]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_4__1_n_0 ),
        .I3(Q[3]),
        .I4(\DELAY_BLOCK[1].shift_array_reg[2][0]_1 [3]),
        .I5(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_5__0_n_0 ),
        .O(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_4__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h2F22221F2F22FFFF)) 
    \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_5__0 
       (.I0(Q[2]),
        .I1(\DELAY_BLOCK[1].shift_array_reg[2][0]_1 [2]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2][0]_1 [1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\DELAY_BLOCK[1].shift_array_reg[2][0]_1 [0]),
        .O(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_5__0_n_0 ));
  FDRE \DELAY_BLOCK[1].shift_array_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0 ),
        .Q(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_21
   (update_mult_adv_0,
    update_mult,
    \i_i_reg[5] ,
    clk,
    Q,
    \shift_array_reg[0][0] );
  output update_mult_adv_0;
  output update_mult;
  output \i_i_reg[5] ;
  input clk;
  input [6:0]Q;
  input [5:0]\shift_array_reg[0][0] ;

  wire \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_2__1_n_0 ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3__1_n_0 ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_4__0_n_0 ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_5_n_0 ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0 ;
  wire [6:0]Q;
  wire clk;
  wire \i_i_reg[5] ;
  wire [5:0]\shift_array_reg[0][0] ;
  wire update_mult;
  wire update_mult_adv_0;

  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/dit_rn/genblk1[0].tw_gen_pe/update_mult_delay/DELAY_BLOCK[0].shift_array_reg[1] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/dit_rn/genblk1[0].tw_gen_pe/update_mult_delay/DELAY_BLOCK[0].shift_array_reg[1][0]_srl2 " *) 
  SRL16E \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(update_mult_adv_0),
        .Q(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0 ));
  LUT6 #(
    .INIT(64'h0004000455554145)) 
    \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_1__1 
       (.I0(\i_i_reg[5] ),
        .I1(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_2__1_n_0 ),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(\shift_array_reg[0][0] [5]),
        .I5(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3__1_n_0 ),
        .O(update_mult_adv_0));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_2__1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[4]),
        .O(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44144FF4)) 
    \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3__1 
       (.I0(\shift_array_reg[0][0] [4]),
        .I1(Q[4]),
        .I2(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_4__0_n_0 ),
        .I3(Q[3]),
        .I4(\shift_array_reg[0][0] [3]),
        .I5(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_5_n_0 ),
        .O(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_4__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h2F22221F2F22FFFF)) 
    \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_5 
       (.I0(Q[2]),
        .I1(\shift_array_reg[0][0] [2]),
        .I2(\shift_array_reg[0][0] [1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\shift_array_reg[0][0] [0]),
        .O(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_5_n_0 ));
  FDRE \DELAY_BLOCK[1].shift_array_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0 ),
        .Q(update_mult),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \shift_array[0][0]_i_1__5 
       (.I0(\shift_array_reg[0][0] [5]),
        .I1(\shift_array_reg[0][0] [4]),
        .I2(\shift_array_reg[0][0] [1]),
        .I3(\shift_array_reg[0][0] [0]),
        .I4(\shift_array_reg[0][0] [3]),
        .I5(\shift_array_reg[0][0] [2]),
        .O(\i_i_reg[5] ));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_23
   (\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ,
    update_mult_adv,
    clk);
  output \DELAY_BLOCK[1].shift_array_reg[2][0]_0 ;
  input update_mult_adv;
  input clk;

  wire \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0 ;
  wire \DELAY_BLOCK[1].shift_array_reg[2][0]_0 ;
  wire clk;
  wire update_mult_adv;

  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/dit_nr/genblk1[1].tw_gen_pe/update_mult_delay/DELAY_BLOCK[0].shift_array_reg[1] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/dit_nr/genblk1[1].tw_gen_pe/update_mult_delay/DELAY_BLOCK[0].shift_array_reg[1][0]_srl2 " *) 
  SRL16E \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(update_mult_adv),
        .Q(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0 ));
  FDRE \DELAY_BLOCK[1].shift_array_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0 ),
        .Q(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_26
   (update_mult,
    update_mult_adv,
    \i_i_reg[5] ,
    \tmp_i_reg[2] ,
    clk,
    Q,
    \DELAY_BLOCK[1].shift_array_reg[2][0]_0 ,
    \tw_rom_addr[6]_i_3__0 );
  output update_mult;
  output update_mult_adv;
  output \i_i_reg[5] ;
  output \tmp_i_reg[2] ;
  input clk;
  input [6:0]Q;
  input [5:0]\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ;
  input [6:0]\tw_rom_addr[6]_i_3__0 ;

  wire \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_2__0_n_0 ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3__0_n_0 ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3_n_0 ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_4_n_0 ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0 ;
  wire [5:0]\DELAY_BLOCK[1].shift_array_reg[2][0]_0 ;
  wire [6:0]Q;
  wire clk;
  wire \i_i_reg[5] ;
  wire \tmp_i_reg[2] ;
  wire [6:0]\tw_rom_addr[6]_i_3__0 ;
  wire update_mult;
  wire update_mult_adv;
  wire update_mult_adv_0;

  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/dit_nr/genblk1[0].tw_gen_pe/update_mult_delay/DELAY_BLOCK[0].shift_array_reg[1] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/dit_nr/genblk1[0].tw_gen_pe/update_mult_delay/DELAY_BLOCK[0].shift_array_reg[1][0]_srl2 " *) 
  SRL16E \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(update_mult_adv_0),
        .Q(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000051)) 
    \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_1 
       (.I0(\i_i_reg[5] ),
        .I1(Q[5]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 [5]),
        .I3(Q[6]),
        .I4(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_2__0_n_0 ),
        .I5(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3__0_n_0 ),
        .O(update_mult_adv));
  LUT1 #(
    .INIT(2'h1)) 
    \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_1__0 
       (.I0(\tmp_i_reg[2] ),
        .O(update_mult_adv_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_2 
       (.I0(\i_i_reg[5] ),
        .I1(\tw_rom_addr[6]_i_3__0 [2]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 [2]),
        .I3(\tw_rom_addr[6]_i_3__0 [6]),
        .I4(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3_n_0 ),
        .I5(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_4_n_0 ),
        .O(\tmp_i_reg[2] ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_2__0 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 [3]),
        .I1(Q[3]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 [0]),
        .I3(Q[0]),
        .O(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 [3]),
        .I1(\tw_rom_addr[6]_i_3__0 [3]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 [0]),
        .I3(\tw_rom_addr[6]_i_3__0 [0]),
        .O(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3__0 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 [4]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 [2]),
        .I4(Q[1]),
        .I5(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 [1]),
        .O(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_4 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 [1]),
        .I1(\tw_rom_addr[6]_i_3__0 [1]),
        .I2(\tw_rom_addr[6]_i_3__0 [4]),
        .I3(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 [4]),
        .I4(\tw_rom_addr[6]_i_3__0 [5]),
        .I5(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 [5]),
        .O(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_i_4_n_0 ));
  FDRE \DELAY_BLOCK[1].shift_array_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0 ),
        .Q(update_mult),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \shift_array[0][0]_i_2 
       (.I0(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 [5]),
        .I1(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 [4]),
        .I2(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 [1]),
        .I3(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 [0]),
        .I4(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 [3]),
        .I5(\DELAY_BLOCK[1].shift_array_reg[2][0]_0 [2]),
        .O(\i_i_reg[5] ));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized1_72
   (\DELAY_BLOCK[1].shift_array_reg[2]_0 ,
    \DELAY_BLOCK[1].shift_array_reg[2][0]_rep_0 ,
    \DELAY_BLOCK[1].shift_array_reg[2][0]_rep__0_0 ,
    swap,
    clk);
  output \DELAY_BLOCK[1].shift_array_reg[2]_0 ;
  output \DELAY_BLOCK[1].shift_array_reg[2][0]_rep_0 ;
  output \DELAY_BLOCK[1].shift_array_reg[2][0]_rep__0_0 ;
  input swap;
  input clk;

  wire \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0 ;
  wire \DELAY_BLOCK[1].shift_array_reg[2][0]_rep_0 ;
  wire \DELAY_BLOCK[1].shift_array_reg[2][0]_rep__0_0 ;
  wire \DELAY_BLOCK[1].shift_array_reg[2]_0 ;
  wire clk;
  wire swap;

  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_swap/DELAY_BLOCK[0].shift_array_reg[1] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_swap/DELAY_BLOCK[0].shift_array_reg[1][0]_srl2 " *) 
  SRL16E \DELAY_BLOCK[0].shift_array_reg[1][0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(swap),
        .Q(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0 ));
  (* ORIG_CELL_NAME = "DELAY_BLOCK[1].shift_array_reg[2][0]" *) 
  FDRE \DELAY_BLOCK[1].shift_array_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0 ),
        .Q(\DELAY_BLOCK[1].shift_array_reg[2]_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "DELAY_BLOCK[1].shift_array_reg[2][0]" *) 
  FDRE \DELAY_BLOCK[1].shift_array_reg[2][0]_rep 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0 ),
        .Q(\DELAY_BLOCK[1].shift_array_reg[2][0]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "DELAY_BLOCK[1].shift_array_reg[2][0]" *) 
  FDRE \DELAY_BLOCK[1].shift_array_reg[2][0]_rep__0 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[0].shift_array_reg[1][0]_srl2_n_0 ),
        .Q(\DELAY_BLOCK[1].shift_array_reg[2][0]_rep__0_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized2
   (S,
    DI,
    \shift_array_reg[0][8]_0 ,
    Q,
    \shift_array_reg[0][8]_1 ,
    \shift_array_reg[0][5]_0 ,
    addr0__1_carry__0_i_2_0,
    clk,
    D);
  output [1:0]S;
  output [0:0]DI;
  output [8:0]\shift_array_reg[0][8]_0 ;
  input [3:0]Q;
  input [2:0]\shift_array_reg[0][8]_1 ;
  input [3:0]\shift_array_reg[0][5]_0 ;
  input [2:0]addr0__1_carry__0_i_2_0;
  input clk;
  input [5:0]D;

  wire [5:0]D;
  wire [0:0]DI;
  wire [3:0]Q;
  wire [1:0]S;
  wire [2:0]addr0__1_carry__0_i_2_0;
  wire addr0__1_carry__0_i_4_n_0;
  wire clk;
  wire ident_store_internal;
  wire [8:7]p_2_out;
  wire [3:0]\shift_array_reg[0][5]_0 ;
  wire [8:0]\shift_array_reg[0][8]_0 ;
  wire [2:0]\shift_array_reg[0][8]_1 ;

  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'hEA80)) 
    addr0__1_carry__0_i_1
       (.I0(addr0__1_carry__0_i_2_0[0]),
        .I1(Q[0]),
        .I2(\shift_array_reg[0][5]_0 [0]),
        .I3(\shift_array_reg[0][5]_0 [3]),
        .O(DI));
  LUT5 #(
    .INIT(32'h157FEA80)) 
    addr0__1_carry__0_i_2
       (.I0(\shift_array_reg[0][5]_0 [2]),
        .I1(\shift_array_reg[0][5]_0 [0]),
        .I2(Q[1]),
        .I3(addr0__1_carry__0_i_2_0[1]),
        .I4(addr0__1_carry__0_i_4_n_0),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    addr0__1_carry__0_i_3
       (.I0(DI),
        .I1(Q[1]),
        .I2(\shift_array_reg[0][5]_0 [0]),
        .I3(addr0__1_carry__0_i_2_0[1]),
        .I4(\shift_array_reg[0][5]_0 [2]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h9666)) 
    addr0__1_carry__0_i_4
       (.I0(\shift_array_reg[0][5]_0 [1]),
        .I1(addr0__1_carry__0_i_2_0[2]),
        .I2(\shift_array_reg[0][5]_0 [0]),
        .I3(Q[2]),
        .O(addr0__1_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    \shift_array[0][6]_i_1__3 
       (.I0(\shift_array_reg[0][8]_1 [1]),
        .I1(\shift_array_reg[0][8]_1 [2]),
        .O(ident_store_internal));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \shift_array[0][7]_i_1__4 
       (.I0(Q[3]),
        .I1(\shift_array_reg[0][8]_1 [1]),
        .I2(\shift_array_reg[0][8]_1 [2]),
        .O(p_2_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \shift_array[0][8]_i_1__3 
       (.I0(Q[3]),
        .I1(\shift_array_reg[0][8]_1 [1]),
        .I2(\shift_array_reg[0][8]_1 [0]),
        .I3(\shift_array_reg[0][8]_1 [2]),
        .O(p_2_out[8]));
  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\shift_array_reg[0][8]_0 [0]),
        .R(1'b0));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\shift_array_reg[0][8]_0 [1]),
        .R(1'b0));
  FDRE \shift_array_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\shift_array_reg[0][8]_0 [2]),
        .R(1'b0));
  FDRE \shift_array_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\shift_array_reg[0][8]_0 [3]),
        .R(1'b0));
  FDRE \shift_array_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\shift_array_reg[0][8]_0 [4]),
        .R(1'b0));
  FDRE \shift_array_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\shift_array_reg[0][8]_0 [5]),
        .R(1'b0));
  FDRE \shift_array_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(ident_store_internal),
        .Q(\shift_array_reg[0][8]_0 [6]),
        .R(1'b0));
  FDRE \shift_array_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_2_out[7]),
        .Q(\shift_array_reg[0][8]_0 [7]),
        .R(1'b0));
  FDRE \shift_array_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(p_2_out[8]),
        .Q(\shift_array_reg[0][8]_0 [8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized2_83
   (k_loop_done00_in,
    \shift_array_reg[0][0]_0 ,
    \shift_array_reg[0][5]_0 ,
    \shift_array_reg[0][1]_0 ,
    \shift_array_reg[0][2]_0 ,
    \shift_array_reg[0][3]_0 ,
    \shift_array_reg[0][4]_0 ,
    \shift_array_reg[0][5]_1 ,
    rd_addr,
    s_DP,
    Q,
    \shift_array_reg[0][0]_1 ,
    m,
    \shift_array_reg[0][6]_0 ,
    \DELAY_BLOCK[17].shift_array_reg[18][8] ,
    forward_internal,
    clk);
  output k_loop_done00_in;
  output \shift_array_reg[0][0]_0 ;
  output [5:0]\shift_array_reg[0][5]_0 ;
  output \shift_array_reg[0][1]_0 ;
  output \shift_array_reg[0][2]_0 ;
  output \shift_array_reg[0][3]_0 ;
  output \shift_array_reg[0][4]_0 ;
  output \shift_array_reg[0][5]_1 ;
  output [2:0]rd_addr;
  input [5:0]s_DP;
  input [5:0]Q;
  input [5:0]\shift_array_reg[0][0]_1 ;
  input [0:0]m;
  input [2:0]\shift_array_reg[0][6]_0 ;
  input [8:0]\DELAY_BLOCK[17].shift_array_reg[18][8] ;
  input forward_internal;
  input clk;

  wire [8:0]\DELAY_BLOCK[17].shift_array_reg[18][8] ;
  wire [5:0]Q;
  wire clk;
  wire forward_internal;
  wire k_loop_done00_in;
  wire [0:0]m;
  wire [8:0]p_1_out;
  wire [2:0]rd_addr;
  wire [5:0]s_DP;
  wire \shift_array[0][1]_i_2_n_0 ;
  wire \shift_array[0][2]_i_2_n_0 ;
  wire \shift_array[0][2]_i_3_n_0 ;
  wire \shift_array[0][2]_i_4_n_0 ;
  wire \shift_array[0][3]_i_2_n_0 ;
  wire \shift_array[0][3]_i_3_n_0 ;
  wire \shift_array[0][3]_i_4_n_0 ;
  wire \shift_array[0][5]_i_2_n_0 ;
  wire \shift_array[0][5]_i_3_n_0 ;
  wire \shift_array[0][5]_i_4_n_0 ;
  wire \shift_array[0][5]_i_5_n_0 ;
  wire \shift_array_reg[0][0]_0 ;
  wire [5:0]\shift_array_reg[0][0]_1 ;
  wire \shift_array_reg[0][1]_0 ;
  wire \shift_array_reg[0][2]_0 ;
  wire \shift_array_reg[0][3]_0 ;
  wire \shift_array_reg[0][4]_0 ;
  wire [5:0]\shift_array_reg[0][5]_0 ;
  wire \shift_array_reg[0][5]_1 ;
  wire [2:0]\shift_array_reg[0][6]_0 ;
  wire \shift_array_reg_n_0_[0][6] ;
  wire \shift_array_reg_n_0_[0][7] ;
  wire \shift_array_reg_n_0_[0][8] ;

  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[16].shift_array_reg[17][0]_srl18_i_1 
       (.I0(\shift_array_reg[0][5]_0 [0]),
        .I1(\DELAY_BLOCK[17].shift_array_reg[18][8] [0]),
        .I2(forward_internal),
        .O(\shift_array_reg[0][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[16].shift_array_reg[17][1]_srl18_i_1 
       (.I0(\shift_array_reg[0][5]_0 [1]),
        .I1(\DELAY_BLOCK[17].shift_array_reg[18][8] [1]),
        .I2(forward_internal),
        .O(\shift_array_reg[0][1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[16].shift_array_reg[17][2]_srl18_i_1 
       (.I0(\shift_array_reg[0][5]_0 [2]),
        .I1(\DELAY_BLOCK[17].shift_array_reg[18][8] [2]),
        .I2(forward_internal),
        .O(\shift_array_reg[0][2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[16].shift_array_reg[17][3]_srl18_i_1 
       (.I0(\shift_array_reg[0][5]_0 [3]),
        .I1(\DELAY_BLOCK[17].shift_array_reg[18][8] [3]),
        .I2(forward_internal),
        .O(\shift_array_reg[0][3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[16].shift_array_reg[17][4]_srl18_i_1 
       (.I0(\shift_array_reg[0][5]_0 [4]),
        .I1(\DELAY_BLOCK[17].shift_array_reg[18][8] [4]),
        .I2(forward_internal),
        .O(\shift_array_reg[0][4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[16].shift_array_reg[17][5]_srl18_i_1 
       (.I0(\shift_array_reg[0][5]_0 [5]),
        .I1(\DELAY_BLOCK[17].shift_array_reg[18][8] [5]),
        .I2(forward_internal),
        .O(\shift_array_reg[0][5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[16].shift_array_reg[17][6]_srl18_i_1 
       (.I0(\shift_array_reg_n_0_[0][6] ),
        .I1(\DELAY_BLOCK[17].shift_array_reg[18][8] [6]),
        .I2(forward_internal),
        .O(rd_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[16].shift_array_reg[17][7]_srl18_i_1 
       (.I0(\shift_array_reg_n_0_[0][7] ),
        .I1(\DELAY_BLOCK[17].shift_array_reg[18][8] [7]),
        .I2(forward_internal),
        .O(rd_addr[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DELAY_BLOCK[16].shift_array_reg[17][8]_srl18_i_1 
       (.I0(\shift_array_reg_n_0_[0][8] ),
        .I1(\DELAY_BLOCK[17].shift_array_reg[18][8] [8]),
        .I2(forward_internal),
        .O(rd_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \m_m_1[7]_i_7 
       (.I0(\shift_array_reg[0][6]_0 [2]),
        .I1(\shift_array_reg[0][6]_0 [1]),
        .I2(\shift_array_reg[0][6]_0 [0]),
        .O(k_loop_done00_in));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hE0B5B5E0)) 
    \shift_array[0][0]_i_1__6 
       (.I0(k_loop_done00_in),
        .I1(s_DP[0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\shift_array_reg[0][0]_1 [5]),
        .O(p_1_out[0]));
  LUT6 #(
    .INIT(64'hAABF1555FFEA4000)) 
    \shift_array[0][1]_i_1__4 
       (.I0(k_loop_done00_in),
        .I1(Q[0]),
        .I2(s_DP[0]),
        .I3(\shift_array_reg[0][0]_1 [5]),
        .I4(Q[1]),
        .I5(\shift_array[0][1]_i_2_n_0 ),
        .O(p_1_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \shift_array[0][1]_i_2 
       (.I0(s_DP[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\shift_array_reg[0][0]_1 [4]),
        .O(\shift_array[0][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEB05AF14AF14BE50)) 
    \shift_array[0][2]_i_1__3 
       (.I0(k_loop_done00_in),
        .I1(\shift_array[0][2]_i_2_n_0 ),
        .I2(\shift_array[0][2]_i_3_n_0 ),
        .I3(Q[2]),
        .I4(\shift_array_reg[0][0]_1 [4]),
        .I5(\shift_array[0][2]_i_4_n_0 ),
        .O(p_1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \shift_array[0][2]_i_2 
       (.I0(Q[1]),
        .I1(\shift_array_reg[0][0]_1 [5]),
        .I2(s_DP[0]),
        .I3(Q[0]),
        .O(\shift_array[0][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \shift_array[0][2]_i_3 
       (.I0(s_DP[2]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(\shift_array_reg[0][0]_1 [3]),
        .O(\shift_array[0][2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shift_array[0][2]_i_4 
       (.I0(Q[0]),
        .I1(s_DP[1]),
        .O(\shift_array[0][2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    \shift_array[0][3]_i_1__3 
       (.I0(Q[3]),
        .I1(k_loop_done00_in),
        .I2(\shift_array[0][3]_i_2_n_0 ),
        .I3(\shift_array[0][3]_i_3_n_0 ),
        .I4(\shift_array[0][3]_i_4_n_0 ),
        .O(p_1_out[3]));
  LUT6 #(
    .INIT(64'hEAAAAA80AA808000)) 
    \shift_array[0][3]_i_2 
       (.I0(\shift_array[0][2]_i_3_n_0 ),
        .I1(Q[0]),
        .I2(s_DP[1]),
        .I3(\shift_array_reg[0][0]_1 [4]),
        .I4(Q[2]),
        .I5(\shift_array[0][2]_i_2_n_0 ),
        .O(\shift_array[0][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \shift_array[0][3]_i_3 
       (.I0(s_DP[3]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(\shift_array_reg[0][0]_1 [2]),
        .O(\shift_array[0][3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \shift_array[0][3]_i_4 
       (.I0(Q[3]),
        .I1(\shift_array_reg[0][0]_1 [3]),
        .I2(s_DP[2]),
        .I3(Q[0]),
        .O(\shift_array[0][3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    \shift_array[0][4]_i_1__3 
       (.I0(Q[4]),
        .I1(k_loop_done00_in),
        .I2(\shift_array[0][5]_i_2_n_0 ),
        .I3(\shift_array[0][5]_i_4_n_0 ),
        .I4(\shift_array[0][5]_i_3_n_0 ),
        .O(p_1_out[4]));
  LUT6 #(
    .INIT(64'h888B8BBBBBB8B888)) 
    \shift_array[0][5]_i_1__3 
       (.I0(Q[5]),
        .I1(k_loop_done00_in),
        .I2(\shift_array[0][5]_i_2_n_0 ),
        .I3(\shift_array[0][5]_i_3_n_0 ),
        .I4(\shift_array[0][5]_i_4_n_0 ),
        .I5(\shift_array[0][5]_i_5_n_0 ),
        .O(p_1_out[5]));
  LUT6 #(
    .INIT(64'hFFFF966696660000)) 
    \shift_array[0][5]_i_2 
       (.I0(\shift_array_reg[0][0]_1 [2]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(s_DP[3]),
        .I4(\shift_array[0][3]_i_4_n_0 ),
        .I5(\shift_array[0][3]_i_2_n_0 ),
        .O(\shift_array[0][5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \shift_array[0][5]_i_3 
       (.I0(Q[4]),
        .I1(\shift_array_reg[0][0]_1 [2]),
        .I2(s_DP[3]),
        .I3(Q[0]),
        .O(\shift_array[0][5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \shift_array[0][5]_i_4 
       (.I0(s_DP[4]),
        .I1(Q[0]),
        .I2(Q[5]),
        .I3(\shift_array_reg[0][0]_1 [1]),
        .O(\shift_array[0][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hE8173FC017E83FC0)) 
    \shift_array[0][5]_i_5 
       (.I0(s_DP[4]),
        .I1(\shift_array_reg[0][0]_1 [1]),
        .I2(Q[5]),
        .I3(\shift_array_reg[0][0]_1 [0]),
        .I4(Q[0]),
        .I5(s_DP[5]),
        .O(\shift_array[0][5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hAAAB)) 
    \shift_array[0][6]_i_1__4 
       (.I0(m),
        .I1(\shift_array_reg[0][6]_0 [0]),
        .I2(\shift_array_reg[0][6]_0 [1]),
        .I3(\shift_array_reg[0][6]_0 [2]),
        .O(p_1_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \shift_array[0][7]_i_1__3 
       (.I0(\shift_array_reg[0][6]_0 [0]),
        .I1(\shift_array_reg[0][6]_0 [1]),
        .I2(\shift_array_reg[0][6]_0 [2]),
        .O(p_1_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \shift_array[0][8]_i_1__4 
       (.I0(\shift_array_reg[0][6]_0 [2]),
        .I1(\shift_array_reg[0][6]_0 [0]),
        .I2(\shift_array_reg[0][6]_0 [1]),
        .O(p_1_out[8]));
  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_out[0]),
        .Q(\shift_array_reg[0][5]_0 [0]),
        .R(1'b0));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_out[1]),
        .Q(\shift_array_reg[0][5]_0 [1]),
        .R(1'b0));
  FDRE \shift_array_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_out[2]),
        .Q(\shift_array_reg[0][5]_0 [2]),
        .R(1'b0));
  FDRE \shift_array_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_out[3]),
        .Q(\shift_array_reg[0][5]_0 [3]),
        .R(1'b0));
  FDRE \shift_array_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_out[4]),
        .Q(\shift_array_reg[0][5]_0 [4]),
        .R(1'b0));
  FDRE \shift_array_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_out[5]),
        .Q(\shift_array_reg[0][5]_0 [5]),
        .R(1'b0));
  FDRE \shift_array_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_out[6]),
        .Q(\shift_array_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_out[7]),
        .Q(\shift_array_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_out[8]),
        .Q(\shift_array_reg_n_0_[0][8] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized3
   (D,
    p_0_in,
    \shift_array_reg[0][13]_0 ,
    clk);
  output [0:0]D;
  input [0:0]p_0_in;
  input [1:0]\shift_array_reg[0][13]_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]p_0_in;
  wire [1:0]\shift_array_reg[0][13]_0 ;
  wire [13:6]\shift_array_reg[0]_5 ;

  LUT3 #(
    .INIT(8'hB8)) 
    \addr_out[6]_i_1 
       (.I0(\shift_array_reg[0]_5 [13]),
        .I1(p_0_in),
        .I2(\shift_array_reg[0]_5 [6]),
        .O(D));
  FDRE \shift_array_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][13]_0 [1]),
        .Q(\shift_array_reg[0]_5 [13]),
        .R(1'b0));
  FDRE \shift_array_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][13]_0 [0]),
        .Q(\shift_array_reg[0]_5 [6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized4
   (done_polyArith,
    \addr_reg_reg[0] ,
    clk,
    p_0_in,
    done_internal_1DP,
    sub_opcode);
  output done_polyArith;
  output \addr_reg_reg[0] ;
  input clk;
  input [6:0]p_0_in;
  input done_internal_1DP;
  input sub_opcode;

  wire \DELAY_BLOCK[22].shift_array_reg[23][0]_srl24_i_1_n_0 ;
  wire \DELAY_BLOCK[22].shift_array_reg[23][0]_srl24_n_0 ;
  wire \addr_reg_reg[0] ;
  wire clk;
  wire done_internal_1DP;
  wire done_polyArith;
  wire [6:0]p_0_in;
  wire sub_opcode;
  wire \NLW_DELAY_BLOCK[22].shift_array_reg[23][0]_srl24_Q31_UNCONNECTED ;

  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/addr_gen_polyArith/sr_done/DELAY_BLOCK[22].shift_array_reg[23] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/addr_gen_polyArith/sr_done/DELAY_BLOCK[22].shift_array_reg[23][0]_srl24 " *) 
  SRLC32E \DELAY_BLOCK[22].shift_array_reg[23][0]_srl24 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(\DELAY_BLOCK[22].shift_array_reg[23][0]_srl24_i_1_n_0 ),
        .Q(\DELAY_BLOCK[22].shift_array_reg[23][0]_srl24_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[22].shift_array_reg[23][0]_srl24_Q31_UNCONNECTED ));
  LUT6 #(
    .INIT(64'hFFFF000040004000)) 
    \DELAY_BLOCK[22].shift_array_reg[23][0]_srl24_i_1 
       (.I0(\addr_reg_reg[0] ),
        .I1(p_0_in[4]),
        .I2(p_0_in[6]),
        .I3(p_0_in[5]),
        .I4(done_internal_1DP),
        .I5(sub_opcode),
        .O(\DELAY_BLOCK[22].shift_array_reg[23][0]_srl24_i_1_n_0 ));
  FDRE \DELAY_BLOCK[23].shift_array_reg[24][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[22].shift_array_reg[23][0]_srl24_n_0 ),
        .Q(done_polyArith),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    o_i_4
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .O(\addr_reg_reg[0] ));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5
   (\genblk8[0].q_reg ,
    \shift_array_reg[0][9]_0 ,
    \shift_array_reg[0][10]_0 ,
    \shift_array_reg[0][11]_0 ,
    \shift_array_reg[0][12]_0 ,
    \shift_array_reg[0][13]_0 ,
    \shift_array_reg[0][14]_0 ,
    \shift_array_reg[0][15]_0 ,
    \shift_array_reg[0][20]_0 ,
    \shift_array_reg[0][21]_0 ,
    \shift_array_reg[0][22]_0 ,
    \shift_array_reg[0][23]_0 ,
    \shift_array_reg[0][24]_0 ,
    \shift_array_reg[0][25]_0 ,
    \shift_array_reg[0][26]_0 ,
    \shift_array_reg[0][27]_0 ,
    \shift_array_reg[0][28]_0 ,
    \shift_array_reg[0][29]_0 ,
    \shift_array_reg[0][30]_0 ,
    \shift_array_reg[0][31]_0 ,
    dina_ext_low_word,
    clk,
    \shift_array_reg[0][31]_1 );
  output [12:0]\genblk8[0].q_reg ;
  output \shift_array_reg[0][9]_0 ;
  output \shift_array_reg[0][10]_0 ;
  output \shift_array_reg[0][11]_0 ;
  output \shift_array_reg[0][12]_0 ;
  output \shift_array_reg[0][13]_0 ;
  output \shift_array_reg[0][14]_0 ;
  output \shift_array_reg[0][15]_0 ;
  output \shift_array_reg[0][20]_0 ;
  output \shift_array_reg[0][21]_0 ;
  output \shift_array_reg[0][22]_0 ;
  output \shift_array_reg[0][23]_0 ;
  output \shift_array_reg[0][24]_0 ;
  output \shift_array_reg[0][25]_0 ;
  output \shift_array_reg[0][26]_0 ;
  output \shift_array_reg[0][27]_0 ;
  output \shift_array_reg[0][28]_0 ;
  output \shift_array_reg[0][29]_0 ;
  output \shift_array_reg[0][30]_0 ;
  output \shift_array_reg[0][31]_0 ;
  input [8:0]dina_ext_low_word;
  input clk;
  input [22:0]\shift_array_reg[0][31]_1 ;

  wire clk;
  wire [8:0]dina_ext_low_word;
  wire [12:0]\genblk8[0].q_reg ;
  wire \shift_array_reg[0][0]_srl2_n_0 ;
  wire \shift_array_reg[0][10]_0 ;
  wire \shift_array_reg[0][11]_0 ;
  wire \shift_array_reg[0][12]_0 ;
  wire \shift_array_reg[0][13]_0 ;
  wire \shift_array_reg[0][14]_0 ;
  wire \shift_array_reg[0][15]_0 ;
  wire \shift_array_reg[0][1]_srl2_n_0 ;
  wire \shift_array_reg[0][20]_0 ;
  wire \shift_array_reg[0][21]_0 ;
  wire \shift_array_reg[0][22]_0 ;
  wire \shift_array_reg[0][23]_0 ;
  wire \shift_array_reg[0][24]_0 ;
  wire \shift_array_reg[0][25]_0 ;
  wire \shift_array_reg[0][26]_0 ;
  wire \shift_array_reg[0][27]_0 ;
  wire \shift_array_reg[0][28]_0 ;
  wire \shift_array_reg[0][29]_0 ;
  wire \shift_array_reg[0][2]_srl2_n_0 ;
  wire \shift_array_reg[0][30]_0 ;
  wire \shift_array_reg[0][31]_0 ;
  wire [22:0]\shift_array_reg[0][31]_1 ;
  wire \shift_array_reg[0][3]_srl2_n_0 ;
  wire \shift_array_reg[0][4]_srl2_n_0 ;
  wire \shift_array_reg[0][5]_srl2_n_0 ;
  wire \shift_array_reg[0][6]_srl2_n_0 ;
  wire \shift_array_reg[0][7]_srl2_n_0 ;
  wire \shift_array_reg[0][8]_srl2_n_0 ;
  wire \shift_array_reg[0][9]_0 ;
  wire \shift_array_reg_n_0_[0][16] ;
  wire \shift_array_reg_n_0_[0][17] ;
  wire \shift_array_reg_n_0_[0][18] ;
  wire \shift_array_reg_n_0_[0][19] ;

  FDRE \DELAY_BLOCK[0].shift_array_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][0]_srl2_n_0 ),
        .Q(\genblk8[0].q_reg [0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][16] ),
        .Q(\genblk8[0].q_reg [9]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][17] ),
        .Q(\genblk8[0].q_reg [10]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][18] ),
        .Q(\genblk8[0].q_reg [11]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][19] ),
        .Q(\genblk8[0].q_reg [12]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][1]_srl2_n_0 ),
        .Q(\genblk8[0].q_reg [1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][2]_srl2_n_0 ),
        .Q(\genblk8[0].q_reg [2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][3]_srl2_n_0 ),
        .Q(\genblk8[0].q_reg [3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][4]_srl2_n_0 ),
        .Q(\genblk8[0].q_reg [4]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][5]_srl2_n_0 ),
        .Q(\genblk8[0].q_reg [5]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][6]_srl2_n_0 ),
        .Q(\genblk8[0].q_reg [6]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][7]_srl2_n_0 ),
        .Q(\genblk8[0].q_reg [7]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][8]_srl2_n_0 ),
        .Q(\genblk8[0].q_reg [8]),
        .R(1'b0));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0][0]_srl2 " *) 
  SRL16E \shift_array_reg[0][0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(dina_ext_low_word[0]),
        .Q(\shift_array_reg[0][0]_srl2_n_0 ));
  FDRE \shift_array_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [1]),
        .Q(\shift_array_reg[0][10]_0 ),
        .R(1'b0));
  FDRE \shift_array_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [2]),
        .Q(\shift_array_reg[0][11]_0 ),
        .R(1'b0));
  FDRE \shift_array_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [3]),
        .Q(\shift_array_reg[0][12]_0 ),
        .R(1'b0));
  FDRE \shift_array_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [4]),
        .Q(\shift_array_reg[0][13]_0 ),
        .R(1'b0));
  FDRE \shift_array_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [5]),
        .Q(\shift_array_reg[0][14]_0 ),
        .R(1'b0));
  FDRE \shift_array_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [6]),
        .Q(\shift_array_reg[0][15]_0 ),
        .R(1'b0));
  FDRE \shift_array_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [7]),
        .Q(\shift_array_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [8]),
        .Q(\shift_array_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [9]),
        .Q(\shift_array_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [10]),
        .Q(\shift_array_reg_n_0_[0][19] ),
        .R(1'b0));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0][1]_srl2 " *) 
  SRL16E \shift_array_reg[0][1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(dina_ext_low_word[1]),
        .Q(\shift_array_reg[0][1]_srl2_n_0 ));
  FDRE \shift_array_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [11]),
        .Q(\shift_array_reg[0][20]_0 ),
        .R(1'b0));
  FDRE \shift_array_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [12]),
        .Q(\shift_array_reg[0][21]_0 ),
        .R(1'b0));
  FDRE \shift_array_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [13]),
        .Q(\shift_array_reg[0][22]_0 ),
        .R(1'b0));
  FDRE \shift_array_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [14]),
        .Q(\shift_array_reg[0][23]_0 ),
        .R(1'b0));
  FDRE \shift_array_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [15]),
        .Q(\shift_array_reg[0][24]_0 ),
        .R(1'b0));
  FDRE \shift_array_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [16]),
        .Q(\shift_array_reg[0][25]_0 ),
        .R(1'b0));
  FDRE \shift_array_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [17]),
        .Q(\shift_array_reg[0][26]_0 ),
        .R(1'b0));
  FDRE \shift_array_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [18]),
        .Q(\shift_array_reg[0][27]_0 ),
        .R(1'b0));
  FDRE \shift_array_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [19]),
        .Q(\shift_array_reg[0][28]_0 ),
        .R(1'b0));
  FDRE \shift_array_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [20]),
        .Q(\shift_array_reg[0][29]_0 ),
        .R(1'b0));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0][2]_srl2 " *) 
  SRL16E \shift_array_reg[0][2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(dina_ext_low_word[2]),
        .Q(\shift_array_reg[0][2]_srl2_n_0 ));
  FDRE \shift_array_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [21]),
        .Q(\shift_array_reg[0][30]_0 ),
        .R(1'b0));
  FDRE \shift_array_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [22]),
        .Q(\shift_array_reg[0][31]_0 ),
        .R(1'b0));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0][3]_srl2 " *) 
  SRL16E \shift_array_reg[0][3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(dina_ext_low_word[3]),
        .Q(\shift_array_reg[0][3]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0][4]_srl2 " *) 
  SRL16E \shift_array_reg[0][4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(dina_ext_low_word[4]),
        .Q(\shift_array_reg[0][4]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0][5]_srl2 " *) 
  SRL16E \shift_array_reg[0][5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(dina_ext_low_word[5]),
        .Q(\shift_array_reg[0][5]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0][6]_srl2 " *) 
  SRL16E \shift_array_reg[0][6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(dina_ext_low_word[6]),
        .Q(\shift_array_reg[0][6]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0][7]_srl2 " *) 
  SRL16E \shift_array_reg[0][7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(dina_ext_low_word[7]),
        .Q(\shift_array_reg[0][7]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].sr_q/shift_array_reg[0][8]_srl2 " *) 
  SRL16E \shift_array_reg[0][8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(dina_ext_low_word[8]),
        .Q(\shift_array_reg[0][8]_srl2_n_0 ));
  FDRE \shift_array_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_1 [0]),
        .Q(\shift_array_reg[0][9]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_3
   (\genblk1[0].q_reg ,
    \DELAY_BLOCK[0].shift_array_reg[1][20]_0 ,
    clk,
    \DELAY_BLOCK[0].shift_array_reg[1][21]_0 ,
    \DELAY_BLOCK[0].shift_array_reg[1][22]_0 ,
    \DELAY_BLOCK[0].shift_array_reg[1][23]_0 ,
    \DELAY_BLOCK[0].shift_array_reg[1][24]_0 ,
    \DELAY_BLOCK[0].shift_array_reg[1][25]_0 ,
    \DELAY_BLOCK[0].shift_array_reg[1][26]_0 ,
    \DELAY_BLOCK[0].shift_array_reg[1][27]_0 ,
    \DELAY_BLOCK[0].shift_array_reg[1][28]_0 ,
    \DELAY_BLOCK[0].shift_array_reg[1][29]_0 ,
    \DELAY_BLOCK[0].shift_array_reg[1][30]_0 ,
    \DELAY_BLOCK[0].shift_array_reg[1][31]_0 ,
    \DELAY_BLOCK[0].shift_array_reg[1][9]_0 ,
    \DELAY_BLOCK[0].shift_array_reg[1][10]_0 ,
    \DELAY_BLOCK[0].shift_array_reg[1][11]_0 ,
    \DELAY_BLOCK[0].shift_array_reg[1][12]_0 ,
    \DELAY_BLOCK[0].shift_array_reg[1][13]_0 ,
    \DELAY_BLOCK[0].shift_array_reg[1][14]_0 ,
    \DELAY_BLOCK[0].shift_array_reg[1][15]_0 );
  output [18:0]\genblk1[0].q_reg ;
  input \DELAY_BLOCK[0].shift_array_reg[1][20]_0 ;
  input clk;
  input \DELAY_BLOCK[0].shift_array_reg[1][21]_0 ;
  input \DELAY_BLOCK[0].shift_array_reg[1][22]_0 ;
  input \DELAY_BLOCK[0].shift_array_reg[1][23]_0 ;
  input \DELAY_BLOCK[0].shift_array_reg[1][24]_0 ;
  input \DELAY_BLOCK[0].shift_array_reg[1][25]_0 ;
  input \DELAY_BLOCK[0].shift_array_reg[1][26]_0 ;
  input \DELAY_BLOCK[0].shift_array_reg[1][27]_0 ;
  input \DELAY_BLOCK[0].shift_array_reg[1][28]_0 ;
  input \DELAY_BLOCK[0].shift_array_reg[1][29]_0 ;
  input \DELAY_BLOCK[0].shift_array_reg[1][30]_0 ;
  input \DELAY_BLOCK[0].shift_array_reg[1][31]_0 ;
  input \DELAY_BLOCK[0].shift_array_reg[1][9]_0 ;
  input \DELAY_BLOCK[0].shift_array_reg[1][10]_0 ;
  input \DELAY_BLOCK[0].shift_array_reg[1][11]_0 ;
  input \DELAY_BLOCK[0].shift_array_reg[1][12]_0 ;
  input \DELAY_BLOCK[0].shift_array_reg[1][13]_0 ;
  input \DELAY_BLOCK[0].shift_array_reg[1][14]_0 ;
  input \DELAY_BLOCK[0].shift_array_reg[1][15]_0 ;

  wire \DELAY_BLOCK[0].shift_array_reg[1][10]_0 ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][11]_0 ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][12]_0 ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][13]_0 ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][14]_0 ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][15]_0 ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][20]_0 ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][21]_0 ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][22]_0 ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][23]_0 ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][24]_0 ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][25]_0 ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][26]_0 ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][27]_0 ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][28]_0 ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][29]_0 ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][30]_0 ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][31]_0 ;
  wire \DELAY_BLOCK[0].shift_array_reg[1][9]_0 ;
  wire clk;
  wire [18:0]\genblk1[0].q_reg ;

  FDRE \DELAY_BLOCK[0].shift_array_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[0].shift_array_reg[1][10]_0 ),
        .Q(\genblk1[0].q_reg [1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[0].shift_array_reg[1][11]_0 ),
        .Q(\genblk1[0].q_reg [2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[0].shift_array_reg[1][12]_0 ),
        .Q(\genblk1[0].q_reg [3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[0].shift_array_reg[1][13]_0 ),
        .Q(\genblk1[0].q_reg [4]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[0].shift_array_reg[1][14]_0 ),
        .Q(\genblk1[0].q_reg [5]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[0].shift_array_reg[1][15]_0 ),
        .Q(\genblk1[0].q_reg [6]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[0].shift_array_reg[1][20]_0 ),
        .Q(\genblk1[0].q_reg [7]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[0].shift_array_reg[1][21]_0 ),
        .Q(\genblk1[0].q_reg [8]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[0].shift_array_reg[1][22]_0 ),
        .Q(\genblk1[0].q_reg [9]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[0].shift_array_reg[1][23]_0 ),
        .Q(\genblk1[0].q_reg [10]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[0].shift_array_reg[1][24]_0 ),
        .Q(\genblk1[0].q_reg [11]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[0].shift_array_reg[1][25]_0 ),
        .Q(\genblk1[0].q_reg [12]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[0].shift_array_reg[1][26]_0 ),
        .Q(\genblk1[0].q_reg [13]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[0].shift_array_reg[1][27]_0 ),
        .Q(\genblk1[0].q_reg [14]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[0].shift_array_reg[1][28]_0 ),
        .Q(\genblk1[0].q_reg [15]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[0].shift_array_reg[1][29]_0 ),
        .Q(\genblk1[0].q_reg [16]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[0].shift_array_reg[1][30]_0 ),
        .Q(\genblk1[0].q_reg [17]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[0].shift_array_reg[1][31]_0 ),
        .Q(\genblk1[0].q_reg [18]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[0].shift_array_reg[1][9]_0 ),
        .Q(\genblk1[0].q_reg [0]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_66
   (Q,
    \shift_array_reg[0][31]_0 ,
    clk);
  output [31:0]Q;
  input [31:0]\shift_array_reg[0][31]_0 ;
  input clk;

  wire [31:0]Q;
  wire clk;
  wire [31:0]\shift_array_reg[0][31]_0 ;
  wire \shift_array_reg_n_0_[0][0] ;
  wire \shift_array_reg_n_0_[0][10] ;
  wire \shift_array_reg_n_0_[0][11] ;
  wire \shift_array_reg_n_0_[0][12] ;
  wire \shift_array_reg_n_0_[0][13] ;
  wire \shift_array_reg_n_0_[0][14] ;
  wire \shift_array_reg_n_0_[0][15] ;
  wire \shift_array_reg_n_0_[0][16] ;
  wire \shift_array_reg_n_0_[0][17] ;
  wire \shift_array_reg_n_0_[0][18] ;
  wire \shift_array_reg_n_0_[0][19] ;
  wire \shift_array_reg_n_0_[0][1] ;
  wire \shift_array_reg_n_0_[0][20] ;
  wire \shift_array_reg_n_0_[0][21] ;
  wire \shift_array_reg_n_0_[0][22] ;
  wire \shift_array_reg_n_0_[0][23] ;
  wire \shift_array_reg_n_0_[0][24] ;
  wire \shift_array_reg_n_0_[0][25] ;
  wire \shift_array_reg_n_0_[0][26] ;
  wire \shift_array_reg_n_0_[0][27] ;
  wire \shift_array_reg_n_0_[0][28] ;
  wire \shift_array_reg_n_0_[0][29] ;
  wire \shift_array_reg_n_0_[0][2] ;
  wire \shift_array_reg_n_0_[0][30] ;
  wire \shift_array_reg_n_0_[0][31] ;
  wire \shift_array_reg_n_0_[0][3] ;
  wire \shift_array_reg_n_0_[0][4] ;
  wire \shift_array_reg_n_0_[0][5] ;
  wire \shift_array_reg_n_0_[0][6] ;
  wire \shift_array_reg_n_0_[0][7] ;
  wire \shift_array_reg_n_0_[0][8] ;
  wire \shift_array_reg_n_0_[0][9] ;

  FDRE \DELAY_BLOCK[0].shift_array_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][17] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][18] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][19] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][20] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][21] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][22] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][23] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][24] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][25] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][26] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][27] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][28] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][29] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][30] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][31] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][9] ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [0]),
        .Q(\shift_array_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [10]),
        .Q(\shift_array_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [11]),
        .Q(\shift_array_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [12]),
        .Q(\shift_array_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [13]),
        .Q(\shift_array_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [14]),
        .Q(\shift_array_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [15]),
        .Q(\shift_array_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [16]),
        .Q(\shift_array_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [17]),
        .Q(\shift_array_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [18]),
        .Q(\shift_array_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [19]),
        .Q(\shift_array_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [1]),
        .Q(\shift_array_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [20]),
        .Q(\shift_array_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [21]),
        .Q(\shift_array_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [22]),
        .Q(\shift_array_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [23]),
        .Q(\shift_array_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [24]),
        .Q(\shift_array_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [25]),
        .Q(\shift_array_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [26]),
        .Q(\shift_array_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [27]),
        .Q(\shift_array_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [28]),
        .Q(\shift_array_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [29]),
        .Q(\shift_array_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [2]),
        .Q(\shift_array_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [30]),
        .Q(\shift_array_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [31]),
        .Q(\shift_array_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [3]),
        .Q(\shift_array_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [4]),
        .Q(\shift_array_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [5]),
        .Q(\shift_array_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [6]),
        .Q(\shift_array_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [7]),
        .Q(\shift_array_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [8]),
        .Q(\shift_array_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [9]),
        .Q(\shift_array_reg_n_0_[0][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_70
   (Q,
    \shift_array_reg[0][31]_0 ,
    clk);
  output [31:0]Q;
  input [31:0]\shift_array_reg[0][31]_0 ;
  input clk;

  wire [31:0]Q;
  wire clk;
  wire [31:0]\shift_array_reg[0][31]_0 ;
  wire \shift_array_reg_n_0_[0][0] ;
  wire \shift_array_reg_n_0_[0][10] ;
  wire \shift_array_reg_n_0_[0][11] ;
  wire \shift_array_reg_n_0_[0][12] ;
  wire \shift_array_reg_n_0_[0][13] ;
  wire \shift_array_reg_n_0_[0][14] ;
  wire \shift_array_reg_n_0_[0][15] ;
  wire \shift_array_reg_n_0_[0][16] ;
  wire \shift_array_reg_n_0_[0][17] ;
  wire \shift_array_reg_n_0_[0][18] ;
  wire \shift_array_reg_n_0_[0][19] ;
  wire \shift_array_reg_n_0_[0][1] ;
  wire \shift_array_reg_n_0_[0][20] ;
  wire \shift_array_reg_n_0_[0][21] ;
  wire \shift_array_reg_n_0_[0][22] ;
  wire \shift_array_reg_n_0_[0][23] ;
  wire \shift_array_reg_n_0_[0][24] ;
  wire \shift_array_reg_n_0_[0][25] ;
  wire \shift_array_reg_n_0_[0][26] ;
  wire \shift_array_reg_n_0_[0][27] ;
  wire \shift_array_reg_n_0_[0][28] ;
  wire \shift_array_reg_n_0_[0][29] ;
  wire \shift_array_reg_n_0_[0][2] ;
  wire \shift_array_reg_n_0_[0][30] ;
  wire \shift_array_reg_n_0_[0][31] ;
  wire \shift_array_reg_n_0_[0][3] ;
  wire \shift_array_reg_n_0_[0][4] ;
  wire \shift_array_reg_n_0_[0][5] ;
  wire \shift_array_reg_n_0_[0][6] ;
  wire \shift_array_reg_n_0_[0][7] ;
  wire \shift_array_reg_n_0_[0][8] ;
  wire \shift_array_reg_n_0_[0][9] ;

  FDRE \DELAY_BLOCK[0].shift_array_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][17] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][18] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][19] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][20] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][21] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][22] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][23] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][24] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][25] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][26] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][27] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][28] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][29] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][30] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][31] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][9] ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [0]),
        .Q(\shift_array_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [10]),
        .Q(\shift_array_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [11]),
        .Q(\shift_array_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [12]),
        .Q(\shift_array_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [13]),
        .Q(\shift_array_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [14]),
        .Q(\shift_array_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [15]),
        .Q(\shift_array_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [16]),
        .Q(\shift_array_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [17]),
        .Q(\shift_array_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [18]),
        .Q(\shift_array_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [19]),
        .Q(\shift_array_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [1]),
        .Q(\shift_array_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [20]),
        .Q(\shift_array_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [21]),
        .Q(\shift_array_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [22]),
        .Q(\shift_array_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [23]),
        .Q(\shift_array_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [24]),
        .Q(\shift_array_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [25]),
        .Q(\shift_array_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [26]),
        .Q(\shift_array_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [27]),
        .Q(\shift_array_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [28]),
        .Q(\shift_array_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [29]),
        .Q(\shift_array_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [2]),
        .Q(\shift_array_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [30]),
        .Q(\shift_array_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [31]),
        .Q(\shift_array_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [3]),
        .Q(\shift_array_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [4]),
        .Q(\shift_array_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [5]),
        .Q(\shift_array_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [6]),
        .Q(\shift_array_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [7]),
        .Q(\shift_array_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [8]),
        .Q(\shift_array_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [9]),
        .Q(\shift_array_reg_n_0_[0][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_76
   (Q,
    \shift_array_reg[0][31]_0 ,
    clk);
  output [31:0]Q;
  input [31:0]\shift_array_reg[0][31]_0 ;
  input clk;

  wire [31:0]Q;
  wire clk;
  wire [31:0]\shift_array_reg[0][31]_0 ;
  wire \shift_array_reg_n_0_[0][0] ;
  wire \shift_array_reg_n_0_[0][10] ;
  wire \shift_array_reg_n_0_[0][11] ;
  wire \shift_array_reg_n_0_[0][12] ;
  wire \shift_array_reg_n_0_[0][13] ;
  wire \shift_array_reg_n_0_[0][14] ;
  wire \shift_array_reg_n_0_[0][15] ;
  wire \shift_array_reg_n_0_[0][16] ;
  wire \shift_array_reg_n_0_[0][17] ;
  wire \shift_array_reg_n_0_[0][18] ;
  wire \shift_array_reg_n_0_[0][19] ;
  wire \shift_array_reg_n_0_[0][1] ;
  wire \shift_array_reg_n_0_[0][20] ;
  wire \shift_array_reg_n_0_[0][21] ;
  wire \shift_array_reg_n_0_[0][22] ;
  wire \shift_array_reg_n_0_[0][23] ;
  wire \shift_array_reg_n_0_[0][24] ;
  wire \shift_array_reg_n_0_[0][25] ;
  wire \shift_array_reg_n_0_[0][26] ;
  wire \shift_array_reg_n_0_[0][27] ;
  wire \shift_array_reg_n_0_[0][28] ;
  wire \shift_array_reg_n_0_[0][29] ;
  wire \shift_array_reg_n_0_[0][2] ;
  wire \shift_array_reg_n_0_[0][30] ;
  wire \shift_array_reg_n_0_[0][31] ;
  wire \shift_array_reg_n_0_[0][3] ;
  wire \shift_array_reg_n_0_[0][4] ;
  wire \shift_array_reg_n_0_[0][5] ;
  wire \shift_array_reg_n_0_[0][6] ;
  wire \shift_array_reg_n_0_[0][7] ;
  wire \shift_array_reg_n_0_[0][8] ;
  wire \shift_array_reg_n_0_[0][9] ;

  FDRE \DELAY_BLOCK[0].shift_array_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][17] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][18] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][19] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][20] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][21] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][22] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][23] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][24] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][25] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][26] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][27] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][28] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][29] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][30] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][31] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][9] ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [0]),
        .Q(\shift_array_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [10]),
        .Q(\shift_array_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [11]),
        .Q(\shift_array_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [12]),
        .Q(\shift_array_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [13]),
        .Q(\shift_array_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [14]),
        .Q(\shift_array_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [15]),
        .Q(\shift_array_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [16]),
        .Q(\shift_array_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [17]),
        .Q(\shift_array_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [18]),
        .Q(\shift_array_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [19]),
        .Q(\shift_array_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [1]),
        .Q(\shift_array_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [20]),
        .Q(\shift_array_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [21]),
        .Q(\shift_array_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [22]),
        .Q(\shift_array_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [23]),
        .Q(\shift_array_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [24]),
        .Q(\shift_array_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [25]),
        .Q(\shift_array_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [26]),
        .Q(\shift_array_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [27]),
        .Q(\shift_array_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [28]),
        .Q(\shift_array_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [29]),
        .Q(\shift_array_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [2]),
        .Q(\shift_array_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [30]),
        .Q(\shift_array_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [31]),
        .Q(\shift_array_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [3]),
        .Q(\shift_array_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [4]),
        .Q(\shift_array_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [5]),
        .Q(\shift_array_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [6]),
        .Q(\shift_array_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [7]),
        .Q(\shift_array_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [8]),
        .Q(\shift_array_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [9]),
        .Q(\shift_array_reg_n_0_[0][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized5_80
   (Q,
    \shift_array_reg[0][31]_0 ,
    clk);
  output [31:0]Q;
  input [31:0]\shift_array_reg[0][31]_0 ;
  input clk;

  wire [31:0]Q;
  wire clk;
  wire [31:0]\shift_array_reg[0][31]_0 ;
  wire \shift_array_reg_n_0_[0][0] ;
  wire \shift_array_reg_n_0_[0][10] ;
  wire \shift_array_reg_n_0_[0][11] ;
  wire \shift_array_reg_n_0_[0][12] ;
  wire \shift_array_reg_n_0_[0][13] ;
  wire \shift_array_reg_n_0_[0][14] ;
  wire \shift_array_reg_n_0_[0][15] ;
  wire \shift_array_reg_n_0_[0][16] ;
  wire \shift_array_reg_n_0_[0][17] ;
  wire \shift_array_reg_n_0_[0][18] ;
  wire \shift_array_reg_n_0_[0][19] ;
  wire \shift_array_reg_n_0_[0][1] ;
  wire \shift_array_reg_n_0_[0][20] ;
  wire \shift_array_reg_n_0_[0][21] ;
  wire \shift_array_reg_n_0_[0][22] ;
  wire \shift_array_reg_n_0_[0][23] ;
  wire \shift_array_reg_n_0_[0][24] ;
  wire \shift_array_reg_n_0_[0][25] ;
  wire \shift_array_reg_n_0_[0][26] ;
  wire \shift_array_reg_n_0_[0][27] ;
  wire \shift_array_reg_n_0_[0][28] ;
  wire \shift_array_reg_n_0_[0][29] ;
  wire \shift_array_reg_n_0_[0][2] ;
  wire \shift_array_reg_n_0_[0][30] ;
  wire \shift_array_reg_n_0_[0][31] ;
  wire \shift_array_reg_n_0_[0][3] ;
  wire \shift_array_reg_n_0_[0][4] ;
  wire \shift_array_reg_n_0_[0][5] ;
  wire \shift_array_reg_n_0_[0][6] ;
  wire \shift_array_reg_n_0_[0][7] ;
  wire \shift_array_reg_n_0_[0][8] ;
  wire \shift_array_reg_n_0_[0][9] ;

  FDRE \DELAY_BLOCK[0].shift_array_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][17] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][18] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][19] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][20] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][21] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][22] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][23] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][24] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][25] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][26] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][27] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][28] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][29] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][30] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][31] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][9] ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [0]),
        .Q(\shift_array_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [10]),
        .Q(\shift_array_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [11]),
        .Q(\shift_array_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [12]),
        .Q(\shift_array_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [13]),
        .Q(\shift_array_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [14]),
        .Q(\shift_array_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [15]),
        .Q(\shift_array_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [16]),
        .Q(\shift_array_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [17]),
        .Q(\shift_array_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [18]),
        .Q(\shift_array_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [19]),
        .Q(\shift_array_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [1]),
        .Q(\shift_array_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [20]),
        .Q(\shift_array_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [21]),
        .Q(\shift_array_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [22]),
        .Q(\shift_array_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [23]),
        .Q(\shift_array_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [24]),
        .Q(\shift_array_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [25]),
        .Q(\shift_array_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [26]),
        .Q(\shift_array_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [27]),
        .Q(\shift_array_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [28]),
        .Q(\shift_array_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [29]),
        .Q(\shift_array_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [2]),
        .Q(\shift_array_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [30]),
        .Q(\shift_array_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [31]),
        .Q(\shift_array_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [3]),
        .Q(\shift_array_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [4]),
        .Q(\shift_array_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [5]),
        .Q(\shift_array_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [6]),
        .Q(\shift_array_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [7]),
        .Q(\shift_array_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [8]),
        .Q(\shift_array_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg[0][31]_0 [9]),
        .Q(\shift_array_reg_n_0_[0][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized6
   (valid_PolyArith,
    clk,
    valid_2DP,
    sub_opcode,
    valid_1DP);
  output valid_PolyArith;
  input clk;
  input valid_2DP;
  input sub_opcode;
  input valid_1DP;

  wire \DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_n_0 ;
  wire clk;
  wire sub_opcode;
  wire valid_1DP;
  wire valid_2DP;
  wire valid_PolyArith;
  wire valid_delay;
  wire \NLW_DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_Q31_UNCONNECTED ;

  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_valid/DELAY_BLOCK[18].shift_array_reg[19] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_valid/DELAY_BLOCK[18].shift_array_reg[19][0]_srl20 " *) 
  SRLC32E \DELAY_BLOCK[18].shift_array_reg[19][0]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(valid_delay),
        .Q(\DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_Q31_UNCONNECTED ));
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_i_1__0 
       (.I0(valid_2DP),
        .I1(sub_opcode),
        .I2(valid_1DP),
        .O(valid_delay));
  FDRE \DELAY_BLOCK[19].shift_array_reg[20][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_n_0 ),
        .Q(valid_PolyArith),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized7
   (waddr_polyArith,
    clk,
    Q,
    \DELAY_BLOCK[19].shift_array_reg[20][5]_0 ,
    \DELAY_BLOCK[19].shift_array_reg[20][5]_1 );
  output [5:0]waddr_polyArith;
  input clk;
  input [5:0]Q;
  input \DELAY_BLOCK[19].shift_array_reg[20][5]_0 ;
  input [5:0]\DELAY_BLOCK[19].shift_array_reg[20][5]_1 ;

  wire \DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_n_0 ;
  wire \DELAY_BLOCK[18].shift_array_reg[19][1]_srl20_n_0 ;
  wire \DELAY_BLOCK[18].shift_array_reg[19][2]_srl20_n_0 ;
  wire \DELAY_BLOCK[18].shift_array_reg[19][3]_srl20_n_0 ;
  wire \DELAY_BLOCK[18].shift_array_reg[19][4]_srl20_n_0 ;
  wire \DELAY_BLOCK[18].shift_array_reg[19][5]_srl20_n_0 ;
  wire \DELAY_BLOCK[19].shift_array_reg[20][5]_0 ;
  wire [5:0]\DELAY_BLOCK[19].shift_array_reg[20][5]_1 ;
  wire [5:0]Q;
  wire [5:0]addr_delay;
  wire clk;
  wire [5:0]waddr_polyArith;
  wire \NLW_DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_Q31_UNCONNECTED ;
  wire \NLW_DELAY_BLOCK[18].shift_array_reg[19][1]_srl20_Q31_UNCONNECTED ;
  wire \NLW_DELAY_BLOCK[18].shift_array_reg[19][2]_srl20_Q31_UNCONNECTED ;
  wire \NLW_DELAY_BLOCK[18].shift_array_reg[19][3]_srl20_Q31_UNCONNECTED ;
  wire \NLW_DELAY_BLOCK[18].shift_array_reg[19][4]_srl20_Q31_UNCONNECTED ;
  wire \NLW_DELAY_BLOCK[18].shift_array_reg[19][5]_srl20_Q31_UNCONNECTED ;

  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19][0]_srl20 " *) 
  SRLC32E \DELAY_BLOCK[18].shift_array_reg[19][0]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(addr_delay[0]),
        .Q(\DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_i_1 
       (.I0(Q[0]),
        .I1(\DELAY_BLOCK[19].shift_array_reg[20][5]_0 ),
        .I2(\DELAY_BLOCK[19].shift_array_reg[20][5]_1 [0]),
        .O(addr_delay[0]));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19][1]_srl20 " *) 
  SRLC32E \DELAY_BLOCK[18].shift_array_reg[19][1]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(addr_delay[1]),
        .Q(\DELAY_BLOCK[18].shift_array_reg[19][1]_srl20_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[18].shift_array_reg[19][1]_srl20_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[18].shift_array_reg[19][1]_srl20_i_1 
       (.I0(Q[1]),
        .I1(\DELAY_BLOCK[19].shift_array_reg[20][5]_0 ),
        .I2(\DELAY_BLOCK[19].shift_array_reg[20][5]_1 [1]),
        .O(addr_delay[1]));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19][2]_srl20 " *) 
  SRLC32E \DELAY_BLOCK[18].shift_array_reg[19][2]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(addr_delay[2]),
        .Q(\DELAY_BLOCK[18].shift_array_reg[19][2]_srl20_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[18].shift_array_reg[19][2]_srl20_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[18].shift_array_reg[19][2]_srl20_i_1 
       (.I0(Q[2]),
        .I1(\DELAY_BLOCK[19].shift_array_reg[20][5]_0 ),
        .I2(\DELAY_BLOCK[19].shift_array_reg[20][5]_1 [2]),
        .O(addr_delay[2]));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19][3]_srl20 " *) 
  SRLC32E \DELAY_BLOCK[18].shift_array_reg[19][3]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(addr_delay[3]),
        .Q(\DELAY_BLOCK[18].shift_array_reg[19][3]_srl20_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[18].shift_array_reg[19][3]_srl20_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[18].shift_array_reg[19][3]_srl20_i_1 
       (.I0(Q[3]),
        .I1(\DELAY_BLOCK[19].shift_array_reg[20][5]_0 ),
        .I2(\DELAY_BLOCK[19].shift_array_reg[20][5]_1 [3]),
        .O(addr_delay[3]));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19][4]_srl20 " *) 
  SRLC32E \DELAY_BLOCK[18].shift_array_reg[19][4]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(addr_delay[4]),
        .Q(\DELAY_BLOCK[18].shift_array_reg[19][4]_srl20_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[18].shift_array_reg[19][4]_srl20_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[18].shift_array_reg[19][4]_srl20_i_1 
       (.I0(Q[4]),
        .I1(\DELAY_BLOCK[19].shift_array_reg[20][5]_0 ),
        .I2(\DELAY_BLOCK[19].shift_array_reg[20][5]_1 [4]),
        .O(addr_delay[4]));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/data_shuffler_PolyArith/sr_addr/DELAY_BLOCK[18].shift_array_reg[19][5]_srl20 " *) 
  SRLC32E \DELAY_BLOCK[18].shift_array_reg[19][5]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(addr_delay[5]),
        .Q(\DELAY_BLOCK[18].shift_array_reg[19][5]_srl20_n_0 ),
        .Q31(\NLW_DELAY_BLOCK[18].shift_array_reg[19][5]_srl20_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \DELAY_BLOCK[18].shift_array_reg[19][5]_srl20_i_1 
       (.I0(Q[5]),
        .I1(\DELAY_BLOCK[19].shift_array_reg[20][5]_0 ),
        .I2(\DELAY_BLOCK[19].shift_array_reg[20][5]_1 [5]),
        .O(addr_delay[5]));
  FDRE \DELAY_BLOCK[19].shift_array_reg[20][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[18].shift_array_reg[19][0]_srl20_n_0 ),
        .Q(waddr_polyArith[0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[19].shift_array_reg[20][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[18].shift_array_reg[19][1]_srl20_n_0 ),
        .Q(waddr_polyArith[1]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[19].shift_array_reg[20][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[18].shift_array_reg[19][2]_srl20_n_0 ),
        .Q(waddr_polyArith[2]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[19].shift_array_reg[20][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[18].shift_array_reg[19][3]_srl20_n_0 ),
        .Q(waddr_polyArith[3]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[19].shift_array_reg[20][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[18].shift_array_reg[19][4]_srl20_n_0 ),
        .Q(waddr_polyArith[4]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[19].shift_array_reg[20][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\DELAY_BLOCK[18].shift_array_reg[19][5]_srl20_n_0 ),
        .Q(waddr_polyArith[5]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized8
   (\DELAY_BLOCK[0].shift_array_reg[1][0]_0 ,
    forward_internal,
    Q,
    clk);
  output \DELAY_BLOCK[0].shift_array_reg[1][0]_0 ;
  input forward_internal;
  input [1:0]Q;
  input clk;

  wire \DELAY_BLOCK[0].shift_array_reg[1][0]_0 ;
  wire [1:0]Q;
  wire clk;
  wire forward_internal;
  wire [1:0]\genblk8[0].opcode_reg ;
  wire \shift_array_reg_n_0_[0][0] ;
  wire \shift_array_reg_n_0_[0][1] ;

  FDRE \DELAY_BLOCK[0].shift_array_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][0] ),
        .Q(\genblk8[0].opcode_reg [0]),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][1] ),
        .Q(\genblk8[0].opcode_reg [1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    dif_by_2_DP_i_1
       (.I0(\genblk8[0].opcode_reg [0]),
        .I1(\genblk8[0].opcode_reg [1]),
        .I2(forward_internal),
        .O(\DELAY_BLOCK[0].shift_array_reg[1][0]_0 ));
  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\shift_array_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\shift_array_reg_n_0_[0][1] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftreg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shiftreg__parameterized8_81
   (Q,
    \DELAY_BLOCK[0].shift_array_reg[1][0]_0 ,
    \genblk1[1].op1_addr_reg[0] ,
    \op0[0]_74 ,
    \genblk1[1].op0_addr_reg[0] ,
    \genblk1[0].op1_addr_reg[0] ,
    D,
    clk,
    swap_reg,
    ntt_opcode,
    sub_opcode,
    \wdata_internal_DP_reg[1][1][0] ,
    \wdata_internal_DP_reg[1][1][0]_0 ,
    \wdata_internal_DP_reg[1][0][0] ,
    \wdata_internal_DP_reg[1][0][0]_0 ,
    \wdata_internal_DP_reg[0][1][0] ,
    \wdata_internal_DP_reg[0][1][0]_0 ,
    \wdata_internal_DP_reg[0][1][31] ,
    \wdata_internal_DP_reg[0][1][31]_0 ,
    \wdata_internal_DP_reg[0][0][31] ,
    \wdata_internal_DP_reg[0][0][31]_0 ,
    \wdata_internal_DP_reg[0][1][31]_1 ,
    \wdata_internal_DP_reg[0][1][31]_2 ,
    \wdata_internal_DP_reg[0][1][31]_3 ,
    \wdata_internal_DP_reg[0][1][31]_4 );
  output [0:0]Q;
  output \DELAY_BLOCK[0].shift_array_reg[1][0]_0 ;
  output [31:0]\genblk1[1].op1_addr_reg[0] ;
  output [31:0]\op0[0]_74 ;
  output [31:0]\genblk1[1].op0_addr_reg[0] ;
  output [31:0]\genblk1[0].op1_addr_reg[0] ;
  input [1:0]D;
  input clk;
  input swap_reg;
  input ntt_opcode;
  input sub_opcode;
  input \wdata_internal_DP_reg[1][1][0] ;
  input \wdata_internal_DP_reg[1][1][0]_0 ;
  input \wdata_internal_DP_reg[1][0][0] ;
  input \wdata_internal_DP_reg[1][0][0]_0 ;
  input \wdata_internal_DP_reg[0][1][0] ;
  input \wdata_internal_DP_reg[0][1][0]_0 ;
  input [31:0]\wdata_internal_DP_reg[0][1][31] ;
  input [31:0]\wdata_internal_DP_reg[0][1][31]_0 ;
  input [31:0]\wdata_internal_DP_reg[0][0][31] ;
  input [31:0]\wdata_internal_DP_reg[0][0][31]_0 ;
  input [31:0]\wdata_internal_DP_reg[0][1][31]_1 ;
  input [31:0]\wdata_internal_DP_reg[0][1][31]_2 ;
  input [31:0]\wdata_internal_DP_reg[0][1][31]_3 ;
  input [31:0]\wdata_internal_DP_reg[0][1][31]_4 ;

  wire [1:0]D;
  wire \DELAY_BLOCK[0].shift_array_reg[1][0]_0 ;
  wire [0:0]Q;
  wire clk;
  wire [31:0]\genblk1[0].op1_addr_reg[0] ;
  wire [31:0]\genblk1[1].op0_addr_reg[0] ;
  wire [31:0]\genblk1[1].op1_addr_reg[0] ;
  wire ident_store_delay;
  wire ntt_opcode;
  wire [31:0]\op0[0]_74 ;
  wire [31:0]\op0[1]_73 ;
  wire [31:0]\op1[0]_76 ;
  wire [31:0]\op1[1]_75 ;
  wire \shift_array_reg_n_0_[0][0] ;
  wire \shift_array_reg_n_0_[0][1] ;
  wire sub_opcode;
  wire swap_reg;
  wire [31:0]\wdata_internal_DP_reg[0][0][31] ;
  wire [31:0]\wdata_internal_DP_reg[0][0][31]_0 ;
  wire \wdata_internal_DP_reg[0][1][0] ;
  wire \wdata_internal_DP_reg[0][1][0]_0 ;
  wire [31:0]\wdata_internal_DP_reg[0][1][31] ;
  wire [31:0]\wdata_internal_DP_reg[0][1][31]_0 ;
  wire [31:0]\wdata_internal_DP_reg[0][1][31]_1 ;
  wire [31:0]\wdata_internal_DP_reg[0][1][31]_2 ;
  wire [31:0]\wdata_internal_DP_reg[0][1][31]_3 ;
  wire [31:0]\wdata_internal_DP_reg[0][1][31]_4 ;
  wire \wdata_internal_DP_reg[1][0][0] ;
  wire \wdata_internal_DP_reg[1][0][0]_0 ;
  wire \wdata_internal_DP_reg[1][1][0] ;
  wire \wdata_internal_DP_reg[1][1][0]_0 ;

  FDRE \DELAY_BLOCK[0].shift_array_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][0] ),
        .Q(Q),
        .R(1'b0));
  FDRE \DELAY_BLOCK[0].shift_array_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\shift_array_reg_n_0_[0][1] ),
        .Q(ident_store_delay),
        .R(1'b0));
  FDRE \shift_array_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\shift_array_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_array_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\shift_array_reg_n_0_[0][1] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h202F)) 
    swap_i_1
       (.I0(Q),
        .I1(swap_reg),
        .I2(ntt_opcode),
        .I3(sub_opcode),
        .O(\DELAY_BLOCK[0].shift_array_reg[1][0]_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][0][0]_i_1 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][0][31] [0]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][0][31]_0 [0]),
        .O(\op0[0]_74 [0]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][0][10]_i_1 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][0][31] [10]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][0][31]_0 [10]),
        .O(\op0[0]_74 [10]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][0][11]_i_1 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][0][31] [11]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][0][31]_0 [11]),
        .O(\op0[0]_74 [11]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][0][12]_i_1 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][0][31] [12]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][0][31]_0 [12]),
        .O(\op0[0]_74 [12]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][0][13]_i_1 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][0][31] [13]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][0][31]_0 [13]),
        .O(\op0[0]_74 [13]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][0][14]_i_1 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][0][31] [14]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][0][31]_0 [14]),
        .O(\op0[0]_74 [14]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][0][15]_i_1 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][0][31] [15]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][0][31]_0 [15]),
        .O(\op0[0]_74 [15]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][0][16]_i_1 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][0][31] [16]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][0][31]_0 [16]),
        .O(\op0[0]_74 [16]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][0][17]_i_1 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][0][31] [17]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][0][31]_0 [17]),
        .O(\op0[0]_74 [17]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][0][18]_i_1 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][0][31] [18]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][0][31]_0 [18]),
        .O(\op0[0]_74 [18]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][0][19]_i_1 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][0][31] [19]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][0][31]_0 [19]),
        .O(\op0[0]_74 [19]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][0][1]_i_1 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][0][31] [1]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][0][31]_0 [1]),
        .O(\op0[0]_74 [1]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][0][20]_i_1 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][0][31] [20]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][0][31]_0 [20]),
        .O(\op0[0]_74 [20]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][0][21]_i_1 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][0][31] [21]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][0][31]_0 [21]),
        .O(\op0[0]_74 [21]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][0][22]_i_1 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][0][31] [22]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][0][31]_0 [22]),
        .O(\op0[0]_74 [22]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][0][23]_i_1 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][0][31] [23]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][0][31]_0 [23]),
        .O(\op0[0]_74 [23]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][0][24]_i_1 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][0][31] [24]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][0][31]_0 [24]),
        .O(\op0[0]_74 [24]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][0][25]_i_1 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][0][31] [25]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][0][31]_0 [25]),
        .O(\op0[0]_74 [25]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][0][26]_i_1 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][0][31] [26]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][0][31]_0 [26]),
        .O(\op0[0]_74 [26]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][0][27]_i_1 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][0][31] [27]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][0][31]_0 [27]),
        .O(\op0[0]_74 [27]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][0][28]_i_1 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][0][31] [28]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][0][31]_0 [28]),
        .O(\op0[0]_74 [28]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][0][29]_i_1 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][0][31] [29]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][0][31]_0 [29]),
        .O(\op0[0]_74 [29]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][0][2]_i_1 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][0][31] [2]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][0][31]_0 [2]),
        .O(\op0[0]_74 [2]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][0][30]_i_1 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][0][31] [30]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][0][31]_0 [30]),
        .O(\op0[0]_74 [30]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][0][31]_i_1 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][0][31] [31]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][0][31]_0 [31]),
        .O(\op0[0]_74 [31]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][0][3]_i_1 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][0][31] [3]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][0][31]_0 [3]),
        .O(\op0[0]_74 [3]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][0][4]_i_1 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][0][31] [4]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][0][31]_0 [4]),
        .O(\op0[0]_74 [4]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][0][5]_i_1 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][0][31] [5]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][0][31]_0 [5]),
        .O(\op0[0]_74 [5]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][0][6]_i_1 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][0][31] [6]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][0][31]_0 [6]),
        .O(\op0[0]_74 [6]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][0][7]_i_1 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][0][31] [7]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][0][31]_0 [7]),
        .O(\op0[0]_74 [7]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][0][8]_i_1 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][0][31] [8]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][0][31]_0 [8]),
        .O(\op0[0]_74 [8]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][0][9]_i_1 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][0][31] [9]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][0][31]_0 [9]),
        .O(\op0[0]_74 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[0][1][0]_i_1 
       (.I0(\op1[1]_75 [0]),
        .I1(\op1[0]_76 [0]),
        .I2(\wdata_internal_DP_reg[0][1][0] ),
        .I3(\op0[1]_73 [0]),
        .I4(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I5(\op0[0]_74 [0]),
        .O(\genblk1[0].op1_addr_reg[0] [0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][0]_i_2 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_1 [0]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_2 [0]),
        .O(\op1[1]_75 [0]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][0]_i_3 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_3 [0]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_4 [0]),
        .O(\op1[0]_76 [0]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][1][0]_i_4 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31] [0]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_0 [0]),
        .O(\op0[1]_73 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[0][1][10]_i_1 
       (.I0(\op1[1]_75 [10]),
        .I1(\op1[0]_76 [10]),
        .I2(\wdata_internal_DP_reg[0][1][0] ),
        .I3(\op0[1]_73 [10]),
        .I4(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I5(\op0[0]_74 [10]),
        .O(\genblk1[0].op1_addr_reg[0] [10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][10]_i_2 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_1 [10]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_2 [10]),
        .O(\op1[1]_75 [10]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][10]_i_3 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_3 [10]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_4 [10]),
        .O(\op1[0]_76 [10]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][1][10]_i_4 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31] [10]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_0 [10]),
        .O(\op0[1]_73 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[0][1][11]_i_1 
       (.I0(\op1[1]_75 [11]),
        .I1(\op1[0]_76 [11]),
        .I2(\wdata_internal_DP_reg[0][1][0] ),
        .I3(\op0[1]_73 [11]),
        .I4(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I5(\op0[0]_74 [11]),
        .O(\genblk1[0].op1_addr_reg[0] [11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][11]_i_2 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_1 [11]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_2 [11]),
        .O(\op1[1]_75 [11]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][11]_i_3 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_3 [11]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_4 [11]),
        .O(\op1[0]_76 [11]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][1][11]_i_4 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31] [11]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_0 [11]),
        .O(\op0[1]_73 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[0][1][12]_i_1 
       (.I0(\op1[1]_75 [12]),
        .I1(\op1[0]_76 [12]),
        .I2(\wdata_internal_DP_reg[0][1][0] ),
        .I3(\op0[1]_73 [12]),
        .I4(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I5(\op0[0]_74 [12]),
        .O(\genblk1[0].op1_addr_reg[0] [12]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][12]_i_2 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_1 [12]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_2 [12]),
        .O(\op1[1]_75 [12]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][12]_i_3 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_3 [12]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_4 [12]),
        .O(\op1[0]_76 [12]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][1][12]_i_4 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31] [12]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_0 [12]),
        .O(\op0[1]_73 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[0][1][13]_i_1 
       (.I0(\op1[1]_75 [13]),
        .I1(\op1[0]_76 [13]),
        .I2(\wdata_internal_DP_reg[0][1][0] ),
        .I3(\op0[1]_73 [13]),
        .I4(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I5(\op0[0]_74 [13]),
        .O(\genblk1[0].op1_addr_reg[0] [13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][13]_i_2 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_1 [13]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_2 [13]),
        .O(\op1[1]_75 [13]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][13]_i_3 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_3 [13]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_4 [13]),
        .O(\op1[0]_76 [13]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][1][13]_i_4 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31] [13]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_0 [13]),
        .O(\op0[1]_73 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[0][1][14]_i_1 
       (.I0(\op1[1]_75 [14]),
        .I1(\op1[0]_76 [14]),
        .I2(\wdata_internal_DP_reg[0][1][0] ),
        .I3(\op0[1]_73 [14]),
        .I4(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I5(\op0[0]_74 [14]),
        .O(\genblk1[0].op1_addr_reg[0] [14]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][14]_i_2 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_1 [14]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_2 [14]),
        .O(\op1[1]_75 [14]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][14]_i_3 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_3 [14]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_4 [14]),
        .O(\op1[0]_76 [14]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][1][14]_i_4 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31] [14]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_0 [14]),
        .O(\op0[1]_73 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[0][1][15]_i_1 
       (.I0(\op1[1]_75 [15]),
        .I1(\op1[0]_76 [15]),
        .I2(\wdata_internal_DP_reg[0][1][0] ),
        .I3(\op0[1]_73 [15]),
        .I4(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I5(\op0[0]_74 [15]),
        .O(\genblk1[0].op1_addr_reg[0] [15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][15]_i_2 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_1 [15]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_2 [15]),
        .O(\op1[1]_75 [15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][15]_i_3 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_3 [15]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_4 [15]),
        .O(\op1[0]_76 [15]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][1][15]_i_4 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31] [15]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_0 [15]),
        .O(\op0[1]_73 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[0][1][16]_i_1 
       (.I0(\op1[1]_75 [16]),
        .I1(\op1[0]_76 [16]),
        .I2(\wdata_internal_DP_reg[0][1][0] ),
        .I3(\op0[1]_73 [16]),
        .I4(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I5(\op0[0]_74 [16]),
        .O(\genblk1[0].op1_addr_reg[0] [16]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][16]_i_2 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_1 [16]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_2 [16]),
        .O(\op1[1]_75 [16]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][16]_i_3 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_3 [16]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_4 [16]),
        .O(\op1[0]_76 [16]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][1][16]_i_4 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31] [16]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_0 [16]),
        .O(\op0[1]_73 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[0][1][17]_i_1 
       (.I0(\op1[1]_75 [17]),
        .I1(\op1[0]_76 [17]),
        .I2(\wdata_internal_DP_reg[0][1][0] ),
        .I3(\op0[1]_73 [17]),
        .I4(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I5(\op0[0]_74 [17]),
        .O(\genblk1[0].op1_addr_reg[0] [17]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][17]_i_2 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_1 [17]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_2 [17]),
        .O(\op1[1]_75 [17]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][17]_i_3 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_3 [17]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_4 [17]),
        .O(\op1[0]_76 [17]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][1][17]_i_4 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31] [17]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_0 [17]),
        .O(\op0[1]_73 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[0][1][18]_i_1 
       (.I0(\op1[1]_75 [18]),
        .I1(\op1[0]_76 [18]),
        .I2(\wdata_internal_DP_reg[0][1][0] ),
        .I3(\op0[1]_73 [18]),
        .I4(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I5(\op0[0]_74 [18]),
        .O(\genblk1[0].op1_addr_reg[0] [18]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][18]_i_2 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_1 [18]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_2 [18]),
        .O(\op1[1]_75 [18]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][18]_i_3 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_3 [18]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_4 [18]),
        .O(\op1[0]_76 [18]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][1][18]_i_4 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31] [18]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_0 [18]),
        .O(\op0[1]_73 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[0][1][19]_i_1 
       (.I0(\op1[1]_75 [19]),
        .I1(\op1[0]_76 [19]),
        .I2(\wdata_internal_DP_reg[0][1][0] ),
        .I3(\op0[1]_73 [19]),
        .I4(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I5(\op0[0]_74 [19]),
        .O(\genblk1[0].op1_addr_reg[0] [19]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][19]_i_2 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_1 [19]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_2 [19]),
        .O(\op1[1]_75 [19]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][19]_i_3 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_3 [19]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_4 [19]),
        .O(\op1[0]_76 [19]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][1][19]_i_4 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31] [19]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_0 [19]),
        .O(\op0[1]_73 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[0][1][1]_i_1 
       (.I0(\op1[1]_75 [1]),
        .I1(\op1[0]_76 [1]),
        .I2(\wdata_internal_DP_reg[0][1][0] ),
        .I3(\op0[1]_73 [1]),
        .I4(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I5(\op0[0]_74 [1]),
        .O(\genblk1[0].op1_addr_reg[0] [1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][1]_i_2 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_1 [1]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_2 [1]),
        .O(\op1[1]_75 [1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][1]_i_3 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_3 [1]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_4 [1]),
        .O(\op1[0]_76 [1]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][1][1]_i_4 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31] [1]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_0 [1]),
        .O(\op0[1]_73 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[0][1][20]_i_1 
       (.I0(\op1[1]_75 [20]),
        .I1(\op1[0]_76 [20]),
        .I2(\wdata_internal_DP_reg[0][1][0] ),
        .I3(\op0[1]_73 [20]),
        .I4(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I5(\op0[0]_74 [20]),
        .O(\genblk1[0].op1_addr_reg[0] [20]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][20]_i_2 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_1 [20]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_2 [20]),
        .O(\op1[1]_75 [20]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][20]_i_3 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_3 [20]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_4 [20]),
        .O(\op1[0]_76 [20]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][1][20]_i_4 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31] [20]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_0 [20]),
        .O(\op0[1]_73 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[0][1][21]_i_1 
       (.I0(\op1[1]_75 [21]),
        .I1(\op1[0]_76 [21]),
        .I2(\wdata_internal_DP_reg[0][1][0] ),
        .I3(\op0[1]_73 [21]),
        .I4(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I5(\op0[0]_74 [21]),
        .O(\genblk1[0].op1_addr_reg[0] [21]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][21]_i_2 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_1 [21]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_2 [21]),
        .O(\op1[1]_75 [21]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][21]_i_3 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_3 [21]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_4 [21]),
        .O(\op1[0]_76 [21]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][1][21]_i_4 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31] [21]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_0 [21]),
        .O(\op0[1]_73 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[0][1][22]_i_1 
       (.I0(\op1[1]_75 [22]),
        .I1(\op1[0]_76 [22]),
        .I2(\wdata_internal_DP_reg[0][1][0] ),
        .I3(\op0[1]_73 [22]),
        .I4(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I5(\op0[0]_74 [22]),
        .O(\genblk1[0].op1_addr_reg[0] [22]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][22]_i_2 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_1 [22]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_2 [22]),
        .O(\op1[1]_75 [22]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][22]_i_3 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_3 [22]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_4 [22]),
        .O(\op1[0]_76 [22]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][1][22]_i_4 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31] [22]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_0 [22]),
        .O(\op0[1]_73 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[0][1][23]_i_1 
       (.I0(\op1[1]_75 [23]),
        .I1(\op1[0]_76 [23]),
        .I2(\wdata_internal_DP_reg[0][1][0] ),
        .I3(\op0[1]_73 [23]),
        .I4(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I5(\op0[0]_74 [23]),
        .O(\genblk1[0].op1_addr_reg[0] [23]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][23]_i_2 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_1 [23]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_2 [23]),
        .O(\op1[1]_75 [23]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][23]_i_3 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_3 [23]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_4 [23]),
        .O(\op1[0]_76 [23]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][1][23]_i_4 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31] [23]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_0 [23]),
        .O(\op0[1]_73 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[0][1][24]_i_1 
       (.I0(\op1[1]_75 [24]),
        .I1(\op1[0]_76 [24]),
        .I2(\wdata_internal_DP_reg[0][1][0] ),
        .I3(\op0[1]_73 [24]),
        .I4(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I5(\op0[0]_74 [24]),
        .O(\genblk1[0].op1_addr_reg[0] [24]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][24]_i_2 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_1 [24]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_2 [24]),
        .O(\op1[1]_75 [24]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][24]_i_3 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_3 [24]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_4 [24]),
        .O(\op1[0]_76 [24]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][1][24]_i_4 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31] [24]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_0 [24]),
        .O(\op0[1]_73 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[0][1][25]_i_1 
       (.I0(\op1[1]_75 [25]),
        .I1(\op1[0]_76 [25]),
        .I2(\wdata_internal_DP_reg[0][1][0] ),
        .I3(\op0[1]_73 [25]),
        .I4(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I5(\op0[0]_74 [25]),
        .O(\genblk1[0].op1_addr_reg[0] [25]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][25]_i_2 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_1 [25]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_2 [25]),
        .O(\op1[1]_75 [25]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][25]_i_3 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_3 [25]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_4 [25]),
        .O(\op1[0]_76 [25]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][1][25]_i_4 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31] [25]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_0 [25]),
        .O(\op0[1]_73 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[0][1][26]_i_1 
       (.I0(\op1[1]_75 [26]),
        .I1(\op1[0]_76 [26]),
        .I2(\wdata_internal_DP_reg[0][1][0] ),
        .I3(\op0[1]_73 [26]),
        .I4(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I5(\op0[0]_74 [26]),
        .O(\genblk1[0].op1_addr_reg[0] [26]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][26]_i_2 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_1 [26]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_2 [26]),
        .O(\op1[1]_75 [26]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][26]_i_3 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_3 [26]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_4 [26]),
        .O(\op1[0]_76 [26]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][1][26]_i_4 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31] [26]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_0 [26]),
        .O(\op0[1]_73 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[0][1][27]_i_1 
       (.I0(\op1[1]_75 [27]),
        .I1(\op1[0]_76 [27]),
        .I2(\wdata_internal_DP_reg[0][1][0] ),
        .I3(\op0[1]_73 [27]),
        .I4(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I5(\op0[0]_74 [27]),
        .O(\genblk1[0].op1_addr_reg[0] [27]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][27]_i_2 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_1 [27]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_2 [27]),
        .O(\op1[1]_75 [27]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][27]_i_3 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_3 [27]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_4 [27]),
        .O(\op1[0]_76 [27]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][1][27]_i_4 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31] [27]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_0 [27]),
        .O(\op0[1]_73 [27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[0][1][28]_i_1 
       (.I0(\op1[1]_75 [28]),
        .I1(\op1[0]_76 [28]),
        .I2(\wdata_internal_DP_reg[0][1][0] ),
        .I3(\op0[1]_73 [28]),
        .I4(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I5(\op0[0]_74 [28]),
        .O(\genblk1[0].op1_addr_reg[0] [28]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][28]_i_2 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_1 [28]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_2 [28]),
        .O(\op1[1]_75 [28]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][28]_i_3 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_3 [28]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_4 [28]),
        .O(\op1[0]_76 [28]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][1][28]_i_4 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31] [28]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_0 [28]),
        .O(\op0[1]_73 [28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[0][1][29]_i_1 
       (.I0(\op1[1]_75 [29]),
        .I1(\op1[0]_76 [29]),
        .I2(\wdata_internal_DP_reg[0][1][0] ),
        .I3(\op0[1]_73 [29]),
        .I4(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I5(\op0[0]_74 [29]),
        .O(\genblk1[0].op1_addr_reg[0] [29]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][29]_i_2 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_1 [29]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_2 [29]),
        .O(\op1[1]_75 [29]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][29]_i_3 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_3 [29]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_4 [29]),
        .O(\op1[0]_76 [29]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][1][29]_i_4 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31] [29]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_0 [29]),
        .O(\op0[1]_73 [29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[0][1][2]_i_1 
       (.I0(\op1[1]_75 [2]),
        .I1(\op1[0]_76 [2]),
        .I2(\wdata_internal_DP_reg[0][1][0] ),
        .I3(\op0[1]_73 [2]),
        .I4(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I5(\op0[0]_74 [2]),
        .O(\genblk1[0].op1_addr_reg[0] [2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][2]_i_2 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_1 [2]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_2 [2]),
        .O(\op1[1]_75 [2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][2]_i_3 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_3 [2]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_4 [2]),
        .O(\op1[0]_76 [2]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][1][2]_i_4 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31] [2]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_0 [2]),
        .O(\op0[1]_73 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[0][1][30]_i_1 
       (.I0(\op1[1]_75 [30]),
        .I1(\op1[0]_76 [30]),
        .I2(\wdata_internal_DP_reg[0][1][0] ),
        .I3(\op0[1]_73 [30]),
        .I4(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I5(\op0[0]_74 [30]),
        .O(\genblk1[0].op1_addr_reg[0] [30]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][30]_i_2 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_1 [30]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_2 [30]),
        .O(\op1[1]_75 [30]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][30]_i_3 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_3 [30]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_4 [30]),
        .O(\op1[0]_76 [30]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][1][30]_i_4 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31] [30]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_0 [30]),
        .O(\op0[1]_73 [30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[0][1][31]_i_1 
       (.I0(\op1[1]_75 [31]),
        .I1(\op1[0]_76 [31]),
        .I2(\wdata_internal_DP_reg[0][1][0] ),
        .I3(\op0[1]_73 [31]),
        .I4(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I5(\op0[0]_74 [31]),
        .O(\genblk1[0].op1_addr_reg[0] [31]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][31]_i_2 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_1 [31]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_2 [31]),
        .O(\op1[1]_75 [31]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][31]_i_3 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_3 [31]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_4 [31]),
        .O(\op1[0]_76 [31]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][1][31]_i_4 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31] [31]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_0 [31]),
        .O(\op0[1]_73 [31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[0][1][3]_i_1 
       (.I0(\op1[1]_75 [3]),
        .I1(\op1[0]_76 [3]),
        .I2(\wdata_internal_DP_reg[0][1][0] ),
        .I3(\op0[1]_73 [3]),
        .I4(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I5(\op0[0]_74 [3]),
        .O(\genblk1[0].op1_addr_reg[0] [3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][3]_i_2 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_1 [3]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_2 [3]),
        .O(\op1[1]_75 [3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][3]_i_3 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_3 [3]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_4 [3]),
        .O(\op1[0]_76 [3]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][1][3]_i_4 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31] [3]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_0 [3]),
        .O(\op0[1]_73 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[0][1][4]_i_1 
       (.I0(\op1[1]_75 [4]),
        .I1(\op1[0]_76 [4]),
        .I2(\wdata_internal_DP_reg[0][1][0] ),
        .I3(\op0[1]_73 [4]),
        .I4(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I5(\op0[0]_74 [4]),
        .O(\genblk1[0].op1_addr_reg[0] [4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][4]_i_2 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_1 [4]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_2 [4]),
        .O(\op1[1]_75 [4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][4]_i_3 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_3 [4]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_4 [4]),
        .O(\op1[0]_76 [4]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][1][4]_i_4 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31] [4]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_0 [4]),
        .O(\op0[1]_73 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[0][1][5]_i_1 
       (.I0(\op1[1]_75 [5]),
        .I1(\op1[0]_76 [5]),
        .I2(\wdata_internal_DP_reg[0][1][0] ),
        .I3(\op0[1]_73 [5]),
        .I4(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I5(\op0[0]_74 [5]),
        .O(\genblk1[0].op1_addr_reg[0] [5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][5]_i_2 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_1 [5]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_2 [5]),
        .O(\op1[1]_75 [5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][5]_i_3 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_3 [5]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_4 [5]),
        .O(\op1[0]_76 [5]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][1][5]_i_4 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31] [5]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_0 [5]),
        .O(\op0[1]_73 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[0][1][6]_i_1 
       (.I0(\op1[1]_75 [6]),
        .I1(\op1[0]_76 [6]),
        .I2(\wdata_internal_DP_reg[0][1][0] ),
        .I3(\op0[1]_73 [6]),
        .I4(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I5(\op0[0]_74 [6]),
        .O(\genblk1[0].op1_addr_reg[0] [6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][6]_i_2 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_1 [6]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_2 [6]),
        .O(\op1[1]_75 [6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][6]_i_3 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_3 [6]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_4 [6]),
        .O(\op1[0]_76 [6]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][1][6]_i_4 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31] [6]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_0 [6]),
        .O(\op0[1]_73 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[0][1][7]_i_1 
       (.I0(\op1[1]_75 [7]),
        .I1(\op1[0]_76 [7]),
        .I2(\wdata_internal_DP_reg[0][1][0] ),
        .I3(\op0[1]_73 [7]),
        .I4(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I5(\op0[0]_74 [7]),
        .O(\genblk1[0].op1_addr_reg[0] [7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][7]_i_2 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_1 [7]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_2 [7]),
        .O(\op1[1]_75 [7]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][7]_i_3 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_3 [7]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_4 [7]),
        .O(\op1[0]_76 [7]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][1][7]_i_4 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31] [7]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_0 [7]),
        .O(\op0[1]_73 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[0][1][8]_i_1 
       (.I0(\op1[1]_75 [8]),
        .I1(\op1[0]_76 [8]),
        .I2(\wdata_internal_DP_reg[0][1][0] ),
        .I3(\op0[1]_73 [8]),
        .I4(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I5(\op0[0]_74 [8]),
        .O(\genblk1[0].op1_addr_reg[0] [8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][8]_i_2 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_1 [8]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_2 [8]),
        .O(\op1[1]_75 [8]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][8]_i_3 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_3 [8]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_4 [8]),
        .O(\op1[0]_76 [8]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][1][8]_i_4 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31] [8]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_0 [8]),
        .O(\op0[1]_73 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[0][1][9]_i_1 
       (.I0(\op1[1]_75 [9]),
        .I1(\op1[0]_76 [9]),
        .I2(\wdata_internal_DP_reg[0][1][0] ),
        .I3(\op0[1]_73 [9]),
        .I4(\wdata_internal_DP_reg[0][1][0]_0 ),
        .I5(\op0[0]_74 [9]),
        .O(\genblk1[0].op1_addr_reg[0] [9]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][9]_i_2 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_1 [9]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_2 [9]),
        .O(\op1[1]_75 [9]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \wdata_internal_DP[0][1][9]_i_3 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31]_3 [9]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_4 [9]),
        .O(\op1[0]_76 [9]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \wdata_internal_DP[0][1][9]_i_4 
       (.I0(ident_store_delay),
        .I1(\wdata_internal_DP_reg[0][1][31] [9]),
        .I2(swap_reg),
        .I3(\wdata_internal_DP_reg[0][1][31]_0 [9]),
        .O(\op0[1]_73 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][0][0]_i_1 
       (.I0(\op1[1]_75 [0]),
        .I1(\op1[0]_76 [0]),
        .I2(\wdata_internal_DP_reg[1][0][0] ),
        .I3(\op0[1]_73 [0]),
        .I4(\wdata_internal_DP_reg[1][0][0]_0 ),
        .I5(\op0[0]_74 [0]),
        .O(\genblk1[1].op0_addr_reg[0] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][0][10]_i_1 
       (.I0(\op1[1]_75 [10]),
        .I1(\op1[0]_76 [10]),
        .I2(\wdata_internal_DP_reg[1][0][0] ),
        .I3(\op0[1]_73 [10]),
        .I4(\wdata_internal_DP_reg[1][0][0]_0 ),
        .I5(\op0[0]_74 [10]),
        .O(\genblk1[1].op0_addr_reg[0] [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][0][11]_i_1 
       (.I0(\op1[1]_75 [11]),
        .I1(\op1[0]_76 [11]),
        .I2(\wdata_internal_DP_reg[1][0][0] ),
        .I3(\op0[1]_73 [11]),
        .I4(\wdata_internal_DP_reg[1][0][0]_0 ),
        .I5(\op0[0]_74 [11]),
        .O(\genblk1[1].op0_addr_reg[0] [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][0][12]_i_1 
       (.I0(\op1[1]_75 [12]),
        .I1(\op1[0]_76 [12]),
        .I2(\wdata_internal_DP_reg[1][0][0] ),
        .I3(\op0[1]_73 [12]),
        .I4(\wdata_internal_DP_reg[1][0][0]_0 ),
        .I5(\op0[0]_74 [12]),
        .O(\genblk1[1].op0_addr_reg[0] [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][0][13]_i_1 
       (.I0(\op1[1]_75 [13]),
        .I1(\op1[0]_76 [13]),
        .I2(\wdata_internal_DP_reg[1][0][0] ),
        .I3(\op0[1]_73 [13]),
        .I4(\wdata_internal_DP_reg[1][0][0]_0 ),
        .I5(\op0[0]_74 [13]),
        .O(\genblk1[1].op0_addr_reg[0] [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][0][14]_i_1 
       (.I0(\op1[1]_75 [14]),
        .I1(\op1[0]_76 [14]),
        .I2(\wdata_internal_DP_reg[1][0][0] ),
        .I3(\op0[1]_73 [14]),
        .I4(\wdata_internal_DP_reg[1][0][0]_0 ),
        .I5(\op0[0]_74 [14]),
        .O(\genblk1[1].op0_addr_reg[0] [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][0][15]_i_1 
       (.I0(\op1[1]_75 [15]),
        .I1(\op1[0]_76 [15]),
        .I2(\wdata_internal_DP_reg[1][0][0] ),
        .I3(\op0[1]_73 [15]),
        .I4(\wdata_internal_DP_reg[1][0][0]_0 ),
        .I5(\op0[0]_74 [15]),
        .O(\genblk1[1].op0_addr_reg[0] [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][0][16]_i_1 
       (.I0(\op1[1]_75 [16]),
        .I1(\op1[0]_76 [16]),
        .I2(\wdata_internal_DP_reg[1][0][0] ),
        .I3(\op0[1]_73 [16]),
        .I4(\wdata_internal_DP_reg[1][0][0]_0 ),
        .I5(\op0[0]_74 [16]),
        .O(\genblk1[1].op0_addr_reg[0] [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][0][17]_i_1 
       (.I0(\op1[1]_75 [17]),
        .I1(\op1[0]_76 [17]),
        .I2(\wdata_internal_DP_reg[1][0][0] ),
        .I3(\op0[1]_73 [17]),
        .I4(\wdata_internal_DP_reg[1][0][0]_0 ),
        .I5(\op0[0]_74 [17]),
        .O(\genblk1[1].op0_addr_reg[0] [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][0][18]_i_1 
       (.I0(\op1[1]_75 [18]),
        .I1(\op1[0]_76 [18]),
        .I2(\wdata_internal_DP_reg[1][0][0] ),
        .I3(\op0[1]_73 [18]),
        .I4(\wdata_internal_DP_reg[1][0][0]_0 ),
        .I5(\op0[0]_74 [18]),
        .O(\genblk1[1].op0_addr_reg[0] [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][0][19]_i_1 
       (.I0(\op1[1]_75 [19]),
        .I1(\op1[0]_76 [19]),
        .I2(\wdata_internal_DP_reg[1][0][0] ),
        .I3(\op0[1]_73 [19]),
        .I4(\wdata_internal_DP_reg[1][0][0]_0 ),
        .I5(\op0[0]_74 [19]),
        .O(\genblk1[1].op0_addr_reg[0] [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][0][1]_i_1 
       (.I0(\op1[1]_75 [1]),
        .I1(\op1[0]_76 [1]),
        .I2(\wdata_internal_DP_reg[1][0][0] ),
        .I3(\op0[1]_73 [1]),
        .I4(\wdata_internal_DP_reg[1][0][0]_0 ),
        .I5(\op0[0]_74 [1]),
        .O(\genblk1[1].op0_addr_reg[0] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][0][20]_i_1 
       (.I0(\op1[1]_75 [20]),
        .I1(\op1[0]_76 [20]),
        .I2(\wdata_internal_DP_reg[1][0][0] ),
        .I3(\op0[1]_73 [20]),
        .I4(\wdata_internal_DP_reg[1][0][0]_0 ),
        .I5(\op0[0]_74 [20]),
        .O(\genblk1[1].op0_addr_reg[0] [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][0][21]_i_1 
       (.I0(\op1[1]_75 [21]),
        .I1(\op1[0]_76 [21]),
        .I2(\wdata_internal_DP_reg[1][0][0] ),
        .I3(\op0[1]_73 [21]),
        .I4(\wdata_internal_DP_reg[1][0][0]_0 ),
        .I5(\op0[0]_74 [21]),
        .O(\genblk1[1].op0_addr_reg[0] [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][0][22]_i_1 
       (.I0(\op1[1]_75 [22]),
        .I1(\op1[0]_76 [22]),
        .I2(\wdata_internal_DP_reg[1][0][0] ),
        .I3(\op0[1]_73 [22]),
        .I4(\wdata_internal_DP_reg[1][0][0]_0 ),
        .I5(\op0[0]_74 [22]),
        .O(\genblk1[1].op0_addr_reg[0] [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][0][23]_i_1 
       (.I0(\op1[1]_75 [23]),
        .I1(\op1[0]_76 [23]),
        .I2(\wdata_internal_DP_reg[1][0][0] ),
        .I3(\op0[1]_73 [23]),
        .I4(\wdata_internal_DP_reg[1][0][0]_0 ),
        .I5(\op0[0]_74 [23]),
        .O(\genblk1[1].op0_addr_reg[0] [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][0][24]_i_1 
       (.I0(\op1[1]_75 [24]),
        .I1(\op1[0]_76 [24]),
        .I2(\wdata_internal_DP_reg[1][0][0] ),
        .I3(\op0[1]_73 [24]),
        .I4(\wdata_internal_DP_reg[1][0][0]_0 ),
        .I5(\op0[0]_74 [24]),
        .O(\genblk1[1].op0_addr_reg[0] [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][0][25]_i_1 
       (.I0(\op1[1]_75 [25]),
        .I1(\op1[0]_76 [25]),
        .I2(\wdata_internal_DP_reg[1][0][0] ),
        .I3(\op0[1]_73 [25]),
        .I4(\wdata_internal_DP_reg[1][0][0]_0 ),
        .I5(\op0[0]_74 [25]),
        .O(\genblk1[1].op0_addr_reg[0] [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][0][26]_i_1 
       (.I0(\op1[1]_75 [26]),
        .I1(\op1[0]_76 [26]),
        .I2(\wdata_internal_DP_reg[1][0][0] ),
        .I3(\op0[1]_73 [26]),
        .I4(\wdata_internal_DP_reg[1][0][0]_0 ),
        .I5(\op0[0]_74 [26]),
        .O(\genblk1[1].op0_addr_reg[0] [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][0][27]_i_1 
       (.I0(\op1[1]_75 [27]),
        .I1(\op1[0]_76 [27]),
        .I2(\wdata_internal_DP_reg[1][0][0] ),
        .I3(\op0[1]_73 [27]),
        .I4(\wdata_internal_DP_reg[1][0][0]_0 ),
        .I5(\op0[0]_74 [27]),
        .O(\genblk1[1].op0_addr_reg[0] [27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][0][28]_i_1 
       (.I0(\op1[1]_75 [28]),
        .I1(\op1[0]_76 [28]),
        .I2(\wdata_internal_DP_reg[1][0][0] ),
        .I3(\op0[1]_73 [28]),
        .I4(\wdata_internal_DP_reg[1][0][0]_0 ),
        .I5(\op0[0]_74 [28]),
        .O(\genblk1[1].op0_addr_reg[0] [28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][0][29]_i_1 
       (.I0(\op1[1]_75 [29]),
        .I1(\op1[0]_76 [29]),
        .I2(\wdata_internal_DP_reg[1][0][0] ),
        .I3(\op0[1]_73 [29]),
        .I4(\wdata_internal_DP_reg[1][0][0]_0 ),
        .I5(\op0[0]_74 [29]),
        .O(\genblk1[1].op0_addr_reg[0] [29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][0][2]_i_1 
       (.I0(\op1[1]_75 [2]),
        .I1(\op1[0]_76 [2]),
        .I2(\wdata_internal_DP_reg[1][0][0] ),
        .I3(\op0[1]_73 [2]),
        .I4(\wdata_internal_DP_reg[1][0][0]_0 ),
        .I5(\op0[0]_74 [2]),
        .O(\genblk1[1].op0_addr_reg[0] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][0][30]_i_1 
       (.I0(\op1[1]_75 [30]),
        .I1(\op1[0]_76 [30]),
        .I2(\wdata_internal_DP_reg[1][0][0] ),
        .I3(\op0[1]_73 [30]),
        .I4(\wdata_internal_DP_reg[1][0][0]_0 ),
        .I5(\op0[0]_74 [30]),
        .O(\genblk1[1].op0_addr_reg[0] [30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][0][31]_i_1 
       (.I0(\op1[1]_75 [31]),
        .I1(\op1[0]_76 [31]),
        .I2(\wdata_internal_DP_reg[1][0][0] ),
        .I3(\op0[1]_73 [31]),
        .I4(\wdata_internal_DP_reg[1][0][0]_0 ),
        .I5(\op0[0]_74 [31]),
        .O(\genblk1[1].op0_addr_reg[0] [31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][0][3]_i_1 
       (.I0(\op1[1]_75 [3]),
        .I1(\op1[0]_76 [3]),
        .I2(\wdata_internal_DP_reg[1][0][0] ),
        .I3(\op0[1]_73 [3]),
        .I4(\wdata_internal_DP_reg[1][0][0]_0 ),
        .I5(\op0[0]_74 [3]),
        .O(\genblk1[1].op0_addr_reg[0] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][0][4]_i_1 
       (.I0(\op1[1]_75 [4]),
        .I1(\op1[0]_76 [4]),
        .I2(\wdata_internal_DP_reg[1][0][0] ),
        .I3(\op0[1]_73 [4]),
        .I4(\wdata_internal_DP_reg[1][0][0]_0 ),
        .I5(\op0[0]_74 [4]),
        .O(\genblk1[1].op0_addr_reg[0] [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][0][5]_i_1 
       (.I0(\op1[1]_75 [5]),
        .I1(\op1[0]_76 [5]),
        .I2(\wdata_internal_DP_reg[1][0][0] ),
        .I3(\op0[1]_73 [5]),
        .I4(\wdata_internal_DP_reg[1][0][0]_0 ),
        .I5(\op0[0]_74 [5]),
        .O(\genblk1[1].op0_addr_reg[0] [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][0][6]_i_1 
       (.I0(\op1[1]_75 [6]),
        .I1(\op1[0]_76 [6]),
        .I2(\wdata_internal_DP_reg[1][0][0] ),
        .I3(\op0[1]_73 [6]),
        .I4(\wdata_internal_DP_reg[1][0][0]_0 ),
        .I5(\op0[0]_74 [6]),
        .O(\genblk1[1].op0_addr_reg[0] [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][0][7]_i_1 
       (.I0(\op1[1]_75 [7]),
        .I1(\op1[0]_76 [7]),
        .I2(\wdata_internal_DP_reg[1][0][0] ),
        .I3(\op0[1]_73 [7]),
        .I4(\wdata_internal_DP_reg[1][0][0]_0 ),
        .I5(\op0[0]_74 [7]),
        .O(\genblk1[1].op0_addr_reg[0] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][0][8]_i_1 
       (.I0(\op1[1]_75 [8]),
        .I1(\op1[0]_76 [8]),
        .I2(\wdata_internal_DP_reg[1][0][0] ),
        .I3(\op0[1]_73 [8]),
        .I4(\wdata_internal_DP_reg[1][0][0]_0 ),
        .I5(\op0[0]_74 [8]),
        .O(\genblk1[1].op0_addr_reg[0] [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][0][9]_i_1 
       (.I0(\op1[1]_75 [9]),
        .I1(\op1[0]_76 [9]),
        .I2(\wdata_internal_DP_reg[1][0][0] ),
        .I3(\op0[1]_73 [9]),
        .I4(\wdata_internal_DP_reg[1][0][0]_0 ),
        .I5(\op0[0]_74 [9]),
        .O(\genblk1[1].op0_addr_reg[0] [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][1][0]_i_1 
       (.I0(\op1[1]_75 [0]),
        .I1(\op1[0]_76 [0]),
        .I2(\wdata_internal_DP_reg[1][1][0] ),
        .I3(\op0[1]_73 [0]),
        .I4(\wdata_internal_DP_reg[1][1][0]_0 ),
        .I5(\op0[0]_74 [0]),
        .O(\genblk1[1].op1_addr_reg[0] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][1][10]_i_1 
       (.I0(\op1[1]_75 [10]),
        .I1(\op1[0]_76 [10]),
        .I2(\wdata_internal_DP_reg[1][1][0] ),
        .I3(\op0[1]_73 [10]),
        .I4(\wdata_internal_DP_reg[1][1][0]_0 ),
        .I5(\op0[0]_74 [10]),
        .O(\genblk1[1].op1_addr_reg[0] [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][1][11]_i_1 
       (.I0(\op1[1]_75 [11]),
        .I1(\op1[0]_76 [11]),
        .I2(\wdata_internal_DP_reg[1][1][0] ),
        .I3(\op0[1]_73 [11]),
        .I4(\wdata_internal_DP_reg[1][1][0]_0 ),
        .I5(\op0[0]_74 [11]),
        .O(\genblk1[1].op1_addr_reg[0] [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][1][12]_i_1 
       (.I0(\op1[1]_75 [12]),
        .I1(\op1[0]_76 [12]),
        .I2(\wdata_internal_DP_reg[1][1][0] ),
        .I3(\op0[1]_73 [12]),
        .I4(\wdata_internal_DP_reg[1][1][0]_0 ),
        .I5(\op0[0]_74 [12]),
        .O(\genblk1[1].op1_addr_reg[0] [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][1][13]_i_1 
       (.I0(\op1[1]_75 [13]),
        .I1(\op1[0]_76 [13]),
        .I2(\wdata_internal_DP_reg[1][1][0] ),
        .I3(\op0[1]_73 [13]),
        .I4(\wdata_internal_DP_reg[1][1][0]_0 ),
        .I5(\op0[0]_74 [13]),
        .O(\genblk1[1].op1_addr_reg[0] [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][1][14]_i_1 
       (.I0(\op1[1]_75 [14]),
        .I1(\op1[0]_76 [14]),
        .I2(\wdata_internal_DP_reg[1][1][0] ),
        .I3(\op0[1]_73 [14]),
        .I4(\wdata_internal_DP_reg[1][1][0]_0 ),
        .I5(\op0[0]_74 [14]),
        .O(\genblk1[1].op1_addr_reg[0] [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][1][15]_i_1 
       (.I0(\op1[1]_75 [15]),
        .I1(\op1[0]_76 [15]),
        .I2(\wdata_internal_DP_reg[1][1][0] ),
        .I3(\op0[1]_73 [15]),
        .I4(\wdata_internal_DP_reg[1][1][0]_0 ),
        .I5(\op0[0]_74 [15]),
        .O(\genblk1[1].op1_addr_reg[0] [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][1][16]_i_1 
       (.I0(\op1[1]_75 [16]),
        .I1(\op1[0]_76 [16]),
        .I2(\wdata_internal_DP_reg[1][1][0] ),
        .I3(\op0[1]_73 [16]),
        .I4(\wdata_internal_DP_reg[1][1][0]_0 ),
        .I5(\op0[0]_74 [16]),
        .O(\genblk1[1].op1_addr_reg[0] [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][1][17]_i_1 
       (.I0(\op1[1]_75 [17]),
        .I1(\op1[0]_76 [17]),
        .I2(\wdata_internal_DP_reg[1][1][0] ),
        .I3(\op0[1]_73 [17]),
        .I4(\wdata_internal_DP_reg[1][1][0]_0 ),
        .I5(\op0[0]_74 [17]),
        .O(\genblk1[1].op1_addr_reg[0] [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][1][18]_i_1 
       (.I0(\op1[1]_75 [18]),
        .I1(\op1[0]_76 [18]),
        .I2(\wdata_internal_DP_reg[1][1][0] ),
        .I3(\op0[1]_73 [18]),
        .I4(\wdata_internal_DP_reg[1][1][0]_0 ),
        .I5(\op0[0]_74 [18]),
        .O(\genblk1[1].op1_addr_reg[0] [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][1][19]_i_1 
       (.I0(\op1[1]_75 [19]),
        .I1(\op1[0]_76 [19]),
        .I2(\wdata_internal_DP_reg[1][1][0] ),
        .I3(\op0[1]_73 [19]),
        .I4(\wdata_internal_DP_reg[1][1][0]_0 ),
        .I5(\op0[0]_74 [19]),
        .O(\genblk1[1].op1_addr_reg[0] [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][1][1]_i_1 
       (.I0(\op1[1]_75 [1]),
        .I1(\op1[0]_76 [1]),
        .I2(\wdata_internal_DP_reg[1][1][0] ),
        .I3(\op0[1]_73 [1]),
        .I4(\wdata_internal_DP_reg[1][1][0]_0 ),
        .I5(\op0[0]_74 [1]),
        .O(\genblk1[1].op1_addr_reg[0] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][1][20]_i_1 
       (.I0(\op1[1]_75 [20]),
        .I1(\op1[0]_76 [20]),
        .I2(\wdata_internal_DP_reg[1][1][0] ),
        .I3(\op0[1]_73 [20]),
        .I4(\wdata_internal_DP_reg[1][1][0]_0 ),
        .I5(\op0[0]_74 [20]),
        .O(\genblk1[1].op1_addr_reg[0] [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][1][21]_i_1 
       (.I0(\op1[1]_75 [21]),
        .I1(\op1[0]_76 [21]),
        .I2(\wdata_internal_DP_reg[1][1][0] ),
        .I3(\op0[1]_73 [21]),
        .I4(\wdata_internal_DP_reg[1][1][0]_0 ),
        .I5(\op0[0]_74 [21]),
        .O(\genblk1[1].op1_addr_reg[0] [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][1][22]_i_1 
       (.I0(\op1[1]_75 [22]),
        .I1(\op1[0]_76 [22]),
        .I2(\wdata_internal_DP_reg[1][1][0] ),
        .I3(\op0[1]_73 [22]),
        .I4(\wdata_internal_DP_reg[1][1][0]_0 ),
        .I5(\op0[0]_74 [22]),
        .O(\genblk1[1].op1_addr_reg[0] [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][1][23]_i_1 
       (.I0(\op1[1]_75 [23]),
        .I1(\op1[0]_76 [23]),
        .I2(\wdata_internal_DP_reg[1][1][0] ),
        .I3(\op0[1]_73 [23]),
        .I4(\wdata_internal_DP_reg[1][1][0]_0 ),
        .I5(\op0[0]_74 [23]),
        .O(\genblk1[1].op1_addr_reg[0] [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][1][24]_i_1 
       (.I0(\op1[1]_75 [24]),
        .I1(\op1[0]_76 [24]),
        .I2(\wdata_internal_DP_reg[1][1][0] ),
        .I3(\op0[1]_73 [24]),
        .I4(\wdata_internal_DP_reg[1][1][0]_0 ),
        .I5(\op0[0]_74 [24]),
        .O(\genblk1[1].op1_addr_reg[0] [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][1][25]_i_1 
       (.I0(\op1[1]_75 [25]),
        .I1(\op1[0]_76 [25]),
        .I2(\wdata_internal_DP_reg[1][1][0] ),
        .I3(\op0[1]_73 [25]),
        .I4(\wdata_internal_DP_reg[1][1][0]_0 ),
        .I5(\op0[0]_74 [25]),
        .O(\genblk1[1].op1_addr_reg[0] [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][1][26]_i_1 
       (.I0(\op1[1]_75 [26]),
        .I1(\op1[0]_76 [26]),
        .I2(\wdata_internal_DP_reg[1][1][0] ),
        .I3(\op0[1]_73 [26]),
        .I4(\wdata_internal_DP_reg[1][1][0]_0 ),
        .I5(\op0[0]_74 [26]),
        .O(\genblk1[1].op1_addr_reg[0] [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][1][27]_i_1 
       (.I0(\op1[1]_75 [27]),
        .I1(\op1[0]_76 [27]),
        .I2(\wdata_internal_DP_reg[1][1][0] ),
        .I3(\op0[1]_73 [27]),
        .I4(\wdata_internal_DP_reg[1][1][0]_0 ),
        .I5(\op0[0]_74 [27]),
        .O(\genblk1[1].op1_addr_reg[0] [27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][1][28]_i_1 
       (.I0(\op1[1]_75 [28]),
        .I1(\op1[0]_76 [28]),
        .I2(\wdata_internal_DP_reg[1][1][0] ),
        .I3(\op0[1]_73 [28]),
        .I4(\wdata_internal_DP_reg[1][1][0]_0 ),
        .I5(\op0[0]_74 [28]),
        .O(\genblk1[1].op1_addr_reg[0] [28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][1][29]_i_1 
       (.I0(\op1[1]_75 [29]),
        .I1(\op1[0]_76 [29]),
        .I2(\wdata_internal_DP_reg[1][1][0] ),
        .I3(\op0[1]_73 [29]),
        .I4(\wdata_internal_DP_reg[1][1][0]_0 ),
        .I5(\op0[0]_74 [29]),
        .O(\genblk1[1].op1_addr_reg[0] [29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][1][2]_i_1 
       (.I0(\op1[1]_75 [2]),
        .I1(\op1[0]_76 [2]),
        .I2(\wdata_internal_DP_reg[1][1][0] ),
        .I3(\op0[1]_73 [2]),
        .I4(\wdata_internal_DP_reg[1][1][0]_0 ),
        .I5(\op0[0]_74 [2]),
        .O(\genblk1[1].op1_addr_reg[0] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][1][30]_i_1 
       (.I0(\op1[1]_75 [30]),
        .I1(\op1[0]_76 [30]),
        .I2(\wdata_internal_DP_reg[1][1][0] ),
        .I3(\op0[1]_73 [30]),
        .I4(\wdata_internal_DP_reg[1][1][0]_0 ),
        .I5(\op0[0]_74 [30]),
        .O(\genblk1[1].op1_addr_reg[0] [30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][1][31]_i_1 
       (.I0(\op1[1]_75 [31]),
        .I1(\op1[0]_76 [31]),
        .I2(\wdata_internal_DP_reg[1][1][0] ),
        .I3(\op0[1]_73 [31]),
        .I4(\wdata_internal_DP_reg[1][1][0]_0 ),
        .I5(\op0[0]_74 [31]),
        .O(\genblk1[1].op1_addr_reg[0] [31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][1][3]_i_1 
       (.I0(\op1[1]_75 [3]),
        .I1(\op1[0]_76 [3]),
        .I2(\wdata_internal_DP_reg[1][1][0] ),
        .I3(\op0[1]_73 [3]),
        .I4(\wdata_internal_DP_reg[1][1][0]_0 ),
        .I5(\op0[0]_74 [3]),
        .O(\genblk1[1].op1_addr_reg[0] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][1][4]_i_1 
       (.I0(\op1[1]_75 [4]),
        .I1(\op1[0]_76 [4]),
        .I2(\wdata_internal_DP_reg[1][1][0] ),
        .I3(\op0[1]_73 [4]),
        .I4(\wdata_internal_DP_reg[1][1][0]_0 ),
        .I5(\op0[0]_74 [4]),
        .O(\genblk1[1].op1_addr_reg[0] [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][1][5]_i_1 
       (.I0(\op1[1]_75 [5]),
        .I1(\op1[0]_76 [5]),
        .I2(\wdata_internal_DP_reg[1][1][0] ),
        .I3(\op0[1]_73 [5]),
        .I4(\wdata_internal_DP_reg[1][1][0]_0 ),
        .I5(\op0[0]_74 [5]),
        .O(\genblk1[1].op1_addr_reg[0] [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][1][6]_i_1 
       (.I0(\op1[1]_75 [6]),
        .I1(\op1[0]_76 [6]),
        .I2(\wdata_internal_DP_reg[1][1][0] ),
        .I3(\op0[1]_73 [6]),
        .I4(\wdata_internal_DP_reg[1][1][0]_0 ),
        .I5(\op0[0]_74 [6]),
        .O(\genblk1[1].op1_addr_reg[0] [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][1][7]_i_1 
       (.I0(\op1[1]_75 [7]),
        .I1(\op1[0]_76 [7]),
        .I2(\wdata_internal_DP_reg[1][1][0] ),
        .I3(\op0[1]_73 [7]),
        .I4(\wdata_internal_DP_reg[1][1][0]_0 ),
        .I5(\op0[0]_74 [7]),
        .O(\genblk1[1].op1_addr_reg[0] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][1][8]_i_1 
       (.I0(\op1[1]_75 [8]),
        .I1(\op1[0]_76 [8]),
        .I2(\wdata_internal_DP_reg[1][1][0] ),
        .I3(\op0[1]_73 [8]),
        .I4(\wdata_internal_DP_reg[1][1][0]_0 ),
        .I5(\op0[0]_74 [8]),
        .O(\genblk1[1].op1_addr_reg[0] [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \wdata_internal_DP[1][1][9]_i_1 
       (.I0(\op1[1]_75 [9]),
        .I1(\op1[0]_76 [9]),
        .I2(\wdata_internal_DP_reg[1][1][0] ),
        .I3(\op0[1]_73 [9]),
        .I4(\wdata_internal_DP_reg[1][1][0]_0 ),
        .I5(\op0[0]_74 [9]),
        .O(\genblk1[1].op1_addr_reg[0] [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_p0
   (Q,
    \T2H_reg_reg[1][21] ,
    clk,
    \T2H_reg_reg[1][20] ,
    \T2H_reg_reg[1][19] ,
    \T2H_reg_reg[1][18] ,
    \T2H_reg_reg[1][17] ,
    \T2H_reg_reg[1][16] ,
    \T2H_reg_reg[1][15] ,
    \T2H_reg_reg[1][14] ,
    \T2H_reg_reg[1][13] ,
    \T2H_reg_reg[1][12] ,
    \T2H_reg_reg[1][11] ,
    \T2H_reg_reg[1][10] ,
    \T2H_reg_reg[1][9] ,
    \T2H_reg_reg[1][8] ,
    P,
    \m_delay_reg[0] ,
    B,
    \m_delay_reg[0]_0 ,
    \genblk8[0].q_reg ,
    \genblk1[0].q_reg ,
    D);
  output [31:0]Q;
  input \T2H_reg_reg[1][21] ;
  input clk;
  input \T2H_reg_reg[1][20] ;
  input \T2H_reg_reg[1][19] ;
  input \T2H_reg_reg[1][18] ;
  input \T2H_reg_reg[1][17] ;
  input \T2H_reg_reg[1][16] ;
  input \T2H_reg_reg[1][15] ;
  input \T2H_reg_reg[1][14] ;
  input \T2H_reg_reg[1][13] ;
  input \T2H_reg_reg[1][12] ;
  input \T2H_reg_reg[1][11] ;
  input \T2H_reg_reg[1][10] ;
  input \T2H_reg_reg[1][9] ;
  input \T2H_reg_reg[1][8] ;
  input [7:0]P;
  input \m_delay_reg[0] ;
  input [8:0]B;
  input [22:0]\m_delay_reg[0]_0 ;
  input [12:0]\genblk8[0].q_reg ;
  input [18:0]\genblk1[0].q_reg ;
  input [32:0]D;

  wire [8:0]B;
  wire \B[0]_i_1_n_0 ;
  wire \B[10]_i_1_n_0 ;
  wire \B[11]_i_1_n_0 ;
  wire \B[12]_i_1_n_0 ;
  wire \B[13]_i_1_n_0 ;
  wire \B[14]_i_1_n_0 ;
  wire \B[15]_i_1_n_0 ;
  wire \B[16]_i_1_n_0 ;
  wire \B[17]_i_1_n_0 ;
  wire \B[18]_i_1_n_0 ;
  wire \B[19]_i_1_n_0 ;
  wire \B[1]_i_1_n_0 ;
  wire \B[20]_i_1_n_0 ;
  wire \B[21]_i_1_n_0 ;
  wire \B[22]_i_1_n_0 ;
  wire \B[23]_i_1_n_0 ;
  wire \B[24]_i_1_n_0 ;
  wire \B[25]_i_1_n_0 ;
  wire \B[26]_i_1_n_0 ;
  wire \B[27]_i_1_n_0 ;
  wire \B[28]_i_1_n_0 ;
  wire \B[29]_i_1_n_0 ;
  wire \B[2]_i_1_n_0 ;
  wire \B[30]_i_1_n_0 ;
  wire \B[31]_i_1_n_0 ;
  wire \B[3]_i_1_n_0 ;
  wire \B[4]_i_1_n_0 ;
  wire \B[5]_i_1_n_0 ;
  wire \B[6]_i_1_n_0 ;
  wire \B[7]_i_1_n_0 ;
  wire \B[8]_i_1_n_0 ;
  wire \B[9]_i_1_n_0 ;
  wire [32:0]B_q;
  wire B_q_carry__0_n_0;
  wire B_q_carry__0_n_1;
  wire B_q_carry__0_n_2;
  wire B_q_carry__0_n_3;
  wire B_q_carry__1_n_0;
  wire B_q_carry__1_n_1;
  wire B_q_carry__1_n_2;
  wire B_q_carry__1_n_3;
  wire B_q_carry__2_n_0;
  wire B_q_carry__2_n_1;
  wire B_q_carry__2_n_2;
  wire B_q_carry__2_n_3;
  wire B_q_carry__3_n_0;
  wire B_q_carry__3_n_1;
  wire B_q_carry__3_n_2;
  wire B_q_carry__3_n_3;
  wire B_q_carry__4_n_0;
  wire B_q_carry__4_n_1;
  wire B_q_carry__4_n_2;
  wire B_q_carry__4_n_3;
  wire B_q_carry__5_n_0;
  wire B_q_carry__5_n_1;
  wire B_q_carry__5_n_2;
  wire B_q_carry__5_n_3;
  wire B_q_carry__6_n_0;
  wire B_q_carry__6_n_1;
  wire B_q_carry__6_n_2;
  wire B_q_carry__6_n_3;
  wire B_q_carry_n_0;
  wire B_q_carry_n_1;
  wire B_q_carry_n_2;
  wire B_q_carry_n_3;
  wire [32:0]D;
  wire [7:0]P;
  wire [31:0]Q;
  wire [8:8]T2;
  wire \T2H_reg_reg[1][10] ;
  wire \T2H_reg_reg[1][11] ;
  wire \T2H_reg_reg[1][12] ;
  wire \T2H_reg_reg[1][13] ;
  wire \T2H_reg_reg[1][14] ;
  wire \T2H_reg_reg[1][15] ;
  wire \T2H_reg_reg[1][16] ;
  wire \T2H_reg_reg[1][17] ;
  wire \T2H_reg_reg[1][18] ;
  wire \T2H_reg_reg[1][19] ;
  wire \T2H_reg_reg[1][20] ;
  wire \T2H_reg_reg[1][21] ;
  wire \T2H_reg_reg[1][8] ;
  wire \T2H_reg_reg[1][9] ;
  wire [8:8]T2_0;
  wire [8:8]T2_1;
  wire clk;
  wire [18:0]\genblk1[0].q_reg ;
  wire \genblk1[0].wsu_n_0 ;
  wire \genblk1[0].wsu_n_10 ;
  wire \genblk1[0].wsu_n_11 ;
  wire \genblk1[0].wsu_n_12 ;
  wire \genblk1[0].wsu_n_13 ;
  wire \genblk1[0].wsu_n_14 ;
  wire \genblk1[0].wsu_n_15 ;
  wire \genblk1[0].wsu_n_16 ;
  wire \genblk1[0].wsu_n_17 ;
  wire \genblk1[0].wsu_n_18 ;
  wire \genblk1[0].wsu_n_19 ;
  wire \genblk1[0].wsu_n_2 ;
  wire \genblk1[0].wsu_n_20 ;
  wire \genblk1[0].wsu_n_21 ;
  wire \genblk1[0].wsu_n_22 ;
  wire \genblk1[0].wsu_n_23 ;
  wire \genblk1[0].wsu_n_24 ;
  wire \genblk1[0].wsu_n_25 ;
  wire \genblk1[0].wsu_n_26 ;
  wire \genblk1[0].wsu_n_27 ;
  wire \genblk1[0].wsu_n_28 ;
  wire \genblk1[0].wsu_n_29 ;
  wire \genblk1[0].wsu_n_3 ;
  wire \genblk1[0].wsu_n_30 ;
  wire \genblk1[0].wsu_n_31 ;
  wire \genblk1[0].wsu_n_32 ;
  wire \genblk1[0].wsu_n_33 ;
  wire \genblk1[0].wsu_n_34 ;
  wire \genblk1[0].wsu_n_35 ;
  wire \genblk1[0].wsu_n_36 ;
  wire \genblk1[0].wsu_n_37 ;
  wire \genblk1[0].wsu_n_38 ;
  wire \genblk1[0].wsu_n_39 ;
  wire \genblk1[0].wsu_n_4 ;
  wire \genblk1[0].wsu_n_40 ;
  wire \genblk1[0].wsu_n_41 ;
  wire \genblk1[0].wsu_n_42 ;
  wire \genblk1[0].wsu_n_43 ;
  wire \genblk1[0].wsu_n_44 ;
  wire \genblk1[0].wsu_n_45 ;
  wire \genblk1[0].wsu_n_46 ;
  wire \genblk1[0].wsu_n_47 ;
  wire \genblk1[0].wsu_n_48 ;
  wire \genblk1[0].wsu_n_49 ;
  wire \genblk1[0].wsu_n_5 ;
  wire \genblk1[0].wsu_n_50 ;
  wire \genblk1[0].wsu_n_51 ;
  wire \genblk1[0].wsu_n_52 ;
  wire \genblk1[0].wsu_n_53 ;
  wire \genblk1[0].wsu_n_54 ;
  wire \genblk1[0].wsu_n_55 ;
  wire \genblk1[0].wsu_n_56 ;
  wire \genblk1[0].wsu_n_6 ;
  wire \genblk1[0].wsu_n_7 ;
  wire \genblk1[0].wsu_n_8 ;
  wire \genblk1[0].wsu_n_9 ;
  wire \genblk1[1].wsu_n_0 ;
  wire \genblk1[1].wsu_n_1 ;
  wire \genblk1[1].wsu_n_10 ;
  wire \genblk1[1].wsu_n_11 ;
  wire \genblk1[1].wsu_n_12 ;
  wire \genblk1[1].wsu_n_13 ;
  wire \genblk1[1].wsu_n_14 ;
  wire \genblk1[1].wsu_n_15 ;
  wire \genblk1[1].wsu_n_16 ;
  wire \genblk1[1].wsu_n_17 ;
  wire \genblk1[1].wsu_n_18 ;
  wire \genblk1[1].wsu_n_19 ;
  wire \genblk1[1].wsu_n_2 ;
  wire \genblk1[1].wsu_n_20 ;
  wire \genblk1[1].wsu_n_21 ;
  wire \genblk1[1].wsu_n_22 ;
  wire \genblk1[1].wsu_n_23 ;
  wire \genblk1[1].wsu_n_24 ;
  wire \genblk1[1].wsu_n_25 ;
  wire \genblk1[1].wsu_n_26 ;
  wire \genblk1[1].wsu_n_27 ;
  wire \genblk1[1].wsu_n_28 ;
  wire \genblk1[1].wsu_n_29 ;
  wire \genblk1[1].wsu_n_3 ;
  wire \genblk1[1].wsu_n_30 ;
  wire \genblk1[1].wsu_n_31 ;
  wire \genblk1[1].wsu_n_32 ;
  wire \genblk1[1].wsu_n_33 ;
  wire \genblk1[1].wsu_n_34 ;
  wire \genblk1[1].wsu_n_35 ;
  wire \genblk1[1].wsu_n_36 ;
  wire \genblk1[1].wsu_n_37 ;
  wire \genblk1[1].wsu_n_38 ;
  wire \genblk1[1].wsu_n_39 ;
  wire \genblk1[1].wsu_n_4 ;
  wire \genblk1[1].wsu_n_40 ;
  wire \genblk1[1].wsu_n_42 ;
  wire \genblk1[1].wsu_n_43 ;
  wire \genblk1[1].wsu_n_44 ;
  wire \genblk1[1].wsu_n_45 ;
  wire \genblk1[1].wsu_n_46 ;
  wire \genblk1[1].wsu_n_47 ;
  wire \genblk1[1].wsu_n_48 ;
  wire \genblk1[1].wsu_n_5 ;
  wire \genblk1[1].wsu_n_6 ;
  wire \genblk1[1].wsu_n_7 ;
  wire \genblk1[1].wsu_n_8 ;
  wire \genblk1[1].wsu_n_9 ;
  wire \genblk1[2].wsu_n_0 ;
  wire \genblk1[2].wsu_n_1 ;
  wire \genblk1[2].wsu_n_10 ;
  wire \genblk1[2].wsu_n_11 ;
  wire \genblk1[2].wsu_n_12 ;
  wire \genblk1[2].wsu_n_13 ;
  wire \genblk1[2].wsu_n_14 ;
  wire \genblk1[2].wsu_n_15 ;
  wire \genblk1[2].wsu_n_16 ;
  wire \genblk1[2].wsu_n_17 ;
  wire \genblk1[2].wsu_n_18 ;
  wire \genblk1[2].wsu_n_19 ;
  wire \genblk1[2].wsu_n_2 ;
  wire \genblk1[2].wsu_n_20 ;
  wire \genblk1[2].wsu_n_21 ;
  wire \genblk1[2].wsu_n_22 ;
  wire \genblk1[2].wsu_n_23 ;
  wire \genblk1[2].wsu_n_24 ;
  wire \genblk1[2].wsu_n_25 ;
  wire \genblk1[2].wsu_n_26 ;
  wire \genblk1[2].wsu_n_27 ;
  wire \genblk1[2].wsu_n_28 ;
  wire \genblk1[2].wsu_n_29 ;
  wire \genblk1[2].wsu_n_3 ;
  wire \genblk1[2].wsu_n_30 ;
  wire \genblk1[2].wsu_n_31 ;
  wire \genblk1[2].wsu_n_32 ;
  wire \genblk1[2].wsu_n_34 ;
  wire \genblk1[2].wsu_n_35 ;
  wire \genblk1[2].wsu_n_36 ;
  wire \genblk1[2].wsu_n_37 ;
  wire \genblk1[2].wsu_n_38 ;
  wire \genblk1[2].wsu_n_39 ;
  wire \genblk1[2].wsu_n_4 ;
  wire \genblk1[2].wsu_n_40 ;
  wire \genblk1[2].wsu_n_5 ;
  wire \genblk1[2].wsu_n_6 ;
  wire \genblk1[2].wsu_n_7 ;
  wire \genblk1[2].wsu_n_8 ;
  wire \genblk1[2].wsu_n_9 ;
  wire \genblk1[3].wsu_n_0 ;
  wire \genblk1[3].wsu_n_1 ;
  wire \genblk1[3].wsu_n_10 ;
  wire \genblk1[3].wsu_n_11 ;
  wire \genblk1[3].wsu_n_12 ;
  wire \genblk1[3].wsu_n_13 ;
  wire \genblk1[3].wsu_n_14 ;
  wire \genblk1[3].wsu_n_15 ;
  wire \genblk1[3].wsu_n_16 ;
  wire \genblk1[3].wsu_n_17 ;
  wire \genblk1[3].wsu_n_18 ;
  wire \genblk1[3].wsu_n_19 ;
  wire \genblk1[3].wsu_n_2 ;
  wire \genblk1[3].wsu_n_20 ;
  wire \genblk1[3].wsu_n_21 ;
  wire \genblk1[3].wsu_n_22 ;
  wire \genblk1[3].wsu_n_23 ;
  wire \genblk1[3].wsu_n_24 ;
  wire \genblk1[3].wsu_n_25 ;
  wire \genblk1[3].wsu_n_26 ;
  wire \genblk1[3].wsu_n_27 ;
  wire \genblk1[3].wsu_n_28 ;
  wire \genblk1[3].wsu_n_29 ;
  wire \genblk1[3].wsu_n_3 ;
  wire \genblk1[3].wsu_n_30 ;
  wire \genblk1[3].wsu_n_31 ;
  wire \genblk1[3].wsu_n_32 ;
  wire \genblk1[3].wsu_n_33 ;
  wire \genblk1[3].wsu_n_34 ;
  wire \genblk1[3].wsu_n_35 ;
  wire \genblk1[3].wsu_n_36 ;
  wire \genblk1[3].wsu_n_37 ;
  wire \genblk1[3].wsu_n_38 ;
  wire \genblk1[3].wsu_n_39 ;
  wire \genblk1[3].wsu_n_4 ;
  wire \genblk1[3].wsu_n_40 ;
  wire \genblk1[3].wsu_n_41 ;
  wire \genblk1[3].wsu_n_42 ;
  wire \genblk1[3].wsu_n_43 ;
  wire \genblk1[3].wsu_n_44 ;
  wire \genblk1[3].wsu_n_45 ;
  wire \genblk1[3].wsu_n_46 ;
  wire \genblk1[3].wsu_n_47 ;
  wire \genblk1[3].wsu_n_48 ;
  wire \genblk1[3].wsu_n_49 ;
  wire \genblk1[3].wsu_n_5 ;
  wire \genblk1[3].wsu_n_50 ;
  wire \genblk1[3].wsu_n_51 ;
  wire \genblk1[3].wsu_n_52 ;
  wire \genblk1[3].wsu_n_53 ;
  wire \genblk1[3].wsu_n_54 ;
  wire \genblk1[3].wsu_n_55 ;
  wire \genblk1[3].wsu_n_56 ;
  wire \genblk1[3].wsu_n_57 ;
  wire \genblk1[3].wsu_n_58 ;
  wire \genblk1[3].wsu_n_59 ;
  wire \genblk1[3].wsu_n_6 ;
  wire \genblk1[3].wsu_n_60 ;
  wire \genblk1[3].wsu_n_61 ;
  wire \genblk1[3].wsu_n_62 ;
  wire \genblk1[3].wsu_n_63 ;
  wire \genblk1[3].wsu_n_64 ;
  wire \genblk1[3].wsu_n_7 ;
  wire \genblk1[3].wsu_n_8 ;
  wire \genblk1[3].wsu_n_9 ;
  wire [12:0]\genblk8[0].q_reg ;
  wire \m_delay_reg[0] ;
  wire [22:0]\m_delay_reg[0]_0 ;
  wire [3:0]NLW_B_q_carry__7_CO_UNCONNECTED;
  wire [3:1]NLW_B_q_carry__7_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[0]_i_1 
       (.I0(\genblk1[3].wsu_n_31 ),
        .I1(B_q[32]),
        .I2(B_q[0]),
        .O(\B[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[10]_i_1 
       (.I0(\genblk1[3].wsu_n_21 ),
        .I1(B_q[32]),
        .I2(B_q[10]),
        .O(\B[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[11]_i_1 
       (.I0(\genblk1[3].wsu_n_20 ),
        .I1(B_q[32]),
        .I2(B_q[11]),
        .O(\B[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[12]_i_1 
       (.I0(\genblk1[3].wsu_n_19 ),
        .I1(B_q[32]),
        .I2(B_q[12]),
        .O(\B[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[13]_i_1 
       (.I0(\genblk1[3].wsu_n_18 ),
        .I1(B_q[32]),
        .I2(B_q[13]),
        .O(\B[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[14]_i_1 
       (.I0(\genblk1[3].wsu_n_17 ),
        .I1(B_q[32]),
        .I2(B_q[14]),
        .O(\B[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[15]_i_1 
       (.I0(\genblk1[3].wsu_n_16 ),
        .I1(B_q[32]),
        .I2(B_q[15]),
        .O(\B[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[16]_i_1 
       (.I0(\genblk1[3].wsu_n_15 ),
        .I1(B_q[32]),
        .I2(B_q[16]),
        .O(\B[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[17]_i_1 
       (.I0(\genblk1[3].wsu_n_14 ),
        .I1(B_q[32]),
        .I2(B_q[17]),
        .O(\B[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[18]_i_1 
       (.I0(\genblk1[3].wsu_n_13 ),
        .I1(B_q[32]),
        .I2(B_q[18]),
        .O(\B[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[19]_i_1 
       (.I0(\genblk1[3].wsu_n_12 ),
        .I1(B_q[32]),
        .I2(B_q[19]),
        .O(\B[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[1]_i_1 
       (.I0(\genblk1[3].wsu_n_30 ),
        .I1(B_q[32]),
        .I2(B_q[1]),
        .O(\B[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[20]_i_1 
       (.I0(\genblk1[3].wsu_n_11 ),
        .I1(B_q[32]),
        .I2(B_q[20]),
        .O(\B[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[21]_i_1 
       (.I0(\genblk1[3].wsu_n_10 ),
        .I1(B_q[32]),
        .I2(B_q[21]),
        .O(\B[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[22]_i_1 
       (.I0(\genblk1[3].wsu_n_9 ),
        .I1(B_q[32]),
        .I2(B_q[22]),
        .O(\B[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[23]_i_1 
       (.I0(\genblk1[3].wsu_n_8 ),
        .I1(B_q[32]),
        .I2(B_q[23]),
        .O(\B[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[24]_i_1 
       (.I0(\genblk1[3].wsu_n_7 ),
        .I1(B_q[32]),
        .I2(B_q[24]),
        .O(\B[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[25]_i_1 
       (.I0(\genblk1[3].wsu_n_6 ),
        .I1(B_q[32]),
        .I2(B_q[25]),
        .O(\B[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[26]_i_1 
       (.I0(\genblk1[3].wsu_n_5 ),
        .I1(B_q[32]),
        .I2(B_q[26]),
        .O(\B[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[27]_i_1 
       (.I0(\genblk1[3].wsu_n_4 ),
        .I1(B_q[32]),
        .I2(B_q[27]),
        .O(\B[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[28]_i_1 
       (.I0(\genblk1[3].wsu_n_3 ),
        .I1(B_q[32]),
        .I2(B_q[28]),
        .O(\B[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[29]_i_1 
       (.I0(\genblk1[3].wsu_n_2 ),
        .I1(B_q[32]),
        .I2(B_q[29]),
        .O(\B[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[2]_i_1 
       (.I0(\genblk1[3].wsu_n_29 ),
        .I1(B_q[32]),
        .I2(B_q[2]),
        .O(\B[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[30]_i_1 
       (.I0(\genblk1[3].wsu_n_1 ),
        .I1(B_q[32]),
        .I2(B_q[30]),
        .O(\B[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[31]_i_1 
       (.I0(\genblk1[3].wsu_n_0 ),
        .I1(B_q[32]),
        .I2(B_q[31]),
        .O(\B[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[3]_i_1 
       (.I0(\genblk1[3].wsu_n_28 ),
        .I1(B_q[32]),
        .I2(B_q[3]),
        .O(\B[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[4]_i_1 
       (.I0(\genblk1[3].wsu_n_27 ),
        .I1(B_q[32]),
        .I2(B_q[4]),
        .O(\B[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[5]_i_1 
       (.I0(\genblk1[3].wsu_n_26 ),
        .I1(B_q[32]),
        .I2(B_q[5]),
        .O(\B[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[6]_i_1 
       (.I0(\genblk1[3].wsu_n_25 ),
        .I1(B_q[32]),
        .I2(B_q[6]),
        .O(\B[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[7]_i_1 
       (.I0(\genblk1[3].wsu_n_24 ),
        .I1(B_q[32]),
        .I2(B_q[7]),
        .O(\B[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[8]_i_1 
       (.I0(\genblk1[3].wsu_n_23 ),
        .I1(B_q[32]),
        .I2(B_q[8]),
        .O(\B[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[9]_i_1 
       (.I0(\genblk1[3].wsu_n_22 ),
        .I1(B_q[32]),
        .I2(B_q[9]),
        .O(\B[9]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry
       (.CI(1'b0),
        .CO({B_q_carry_n_0,B_q_carry_n_1,B_q_carry_n_2,B_q_carry_n_3}),
        .CYINIT(1'b1),
        .DI({\genblk1[3].wsu_n_28 ,\genblk1[3].wsu_n_29 ,\genblk1[3].wsu_n_30 ,\genblk1[3].wsu_n_31 }),
        .O(B_q[3:0]),
        .S({\genblk1[3].wsu_n_32 ,\genblk1[3].wsu_n_33 ,\genblk1[3].wsu_n_34 ,\genblk1[3].wsu_n_35 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__0
       (.CI(B_q_carry_n_0),
        .CO({B_q_carry__0_n_0,B_q_carry__0_n_1,B_q_carry__0_n_2,B_q_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_24 ,\genblk1[3].wsu_n_25 ,\genblk1[3].wsu_n_26 ,\genblk1[3].wsu_n_27 }),
        .O(B_q[7:4]),
        .S({\genblk1[3].wsu_n_36 ,\genblk1[3].wsu_n_37 ,\genblk1[3].wsu_n_38 ,\genblk1[3].wsu_n_39 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__1
       (.CI(B_q_carry__0_n_0),
        .CO({B_q_carry__1_n_0,B_q_carry__1_n_1,B_q_carry__1_n_2,B_q_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_20 ,\genblk1[3].wsu_n_21 ,\genblk1[3].wsu_n_22 ,\genblk1[3].wsu_n_23 }),
        .O(B_q[11:8]),
        .S({\genblk1[3].wsu_n_40 ,\genblk1[3].wsu_n_41 ,\genblk1[3].wsu_n_42 ,\genblk1[3].wsu_n_43 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__2
       (.CI(B_q_carry__1_n_0),
        .CO({B_q_carry__2_n_0,B_q_carry__2_n_1,B_q_carry__2_n_2,B_q_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_16 ,\genblk1[3].wsu_n_17 ,\genblk1[3].wsu_n_18 ,\genblk1[3].wsu_n_19 }),
        .O(B_q[15:12]),
        .S({\genblk1[3].wsu_n_44 ,\genblk1[3].wsu_n_45 ,\genblk1[3].wsu_n_46 ,\genblk1[3].wsu_n_47 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__3
       (.CI(B_q_carry__2_n_0),
        .CO({B_q_carry__3_n_0,B_q_carry__3_n_1,B_q_carry__3_n_2,B_q_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_12 ,\genblk1[3].wsu_n_13 ,\genblk1[3].wsu_n_14 ,\genblk1[3].wsu_n_15 }),
        .O(B_q[19:16]),
        .S({\genblk1[3].wsu_n_48 ,\genblk1[3].wsu_n_49 ,\genblk1[3].wsu_n_50 ,\genblk1[3].wsu_n_51 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__4
       (.CI(B_q_carry__3_n_0),
        .CO({B_q_carry__4_n_0,B_q_carry__4_n_1,B_q_carry__4_n_2,B_q_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_8 ,\genblk1[3].wsu_n_9 ,\genblk1[3].wsu_n_10 ,\genblk1[3].wsu_n_11 }),
        .O(B_q[23:20]),
        .S({\genblk1[3].wsu_n_52 ,\genblk1[3].wsu_n_53 ,\genblk1[3].wsu_n_54 ,\genblk1[3].wsu_n_55 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__5
       (.CI(B_q_carry__4_n_0),
        .CO({B_q_carry__5_n_0,B_q_carry__5_n_1,B_q_carry__5_n_2,B_q_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_4 ,\genblk1[3].wsu_n_5 ,\genblk1[3].wsu_n_6 ,\genblk1[3].wsu_n_7 }),
        .O(B_q[27:24]),
        .S({\genblk1[3].wsu_n_56 ,\genblk1[3].wsu_n_57 ,\genblk1[3].wsu_n_58 ,\genblk1[3].wsu_n_59 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__6
       (.CI(B_q_carry__5_n_0),
        .CO({B_q_carry__6_n_0,B_q_carry__6_n_1,B_q_carry__6_n_2,B_q_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_0 ,\genblk1[3].wsu_n_1 ,\genblk1[3].wsu_n_2 ,\genblk1[3].wsu_n_3 }),
        .O(B_q[31:28]),
        .S({\genblk1[3].wsu_n_60 ,\genblk1[3].wsu_n_61 ,\genblk1[3].wsu_n_62 ,\genblk1[3].wsu_n_63 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__7
       (.CI(B_q_carry__6_n_0),
        .CO(NLW_B_q_carry__7_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_B_q_carry__7_O_UNCONNECTED[3:1],B_q[32]}),
        .S({1'b0,1'b0,1'b0,\genblk1[3].wsu_n_64 }));
  FDRE \B_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \B_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \B_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \B_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[12]_i_1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \B_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[13]_i_1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \B_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[14]_i_1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \B_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[15]_i_1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \B_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[16]_i_1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \B_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[17]_i_1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \B_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[18]_i_1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \B_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[19]_i_1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \B_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \B_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[20]_i_1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \B_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[21]_i_1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \B_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[22]_i_1_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \B_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[23]_i_1_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \B_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[24]_i_1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \B_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[25]_i_1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \B_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[26]_i_1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \B_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[27]_i_1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \B_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[28]_i_1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \B_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[29]_i_1_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \B_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \B_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[30]_i_1_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \B_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[31]_i_1_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \B_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \B_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \B_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \B_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \B_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \B_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \B_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0 \genblk1[0].wsu 
       (.B(B),
        .D(D),
        .P(P),
        .Q({\genblk1[0].wsu_n_10 ,\genblk1[0].wsu_n_11 ,\genblk1[0].wsu_n_12 ,\genblk1[0].wsu_n_13 ,\genblk1[0].wsu_n_14 ,\genblk1[0].wsu_n_15 ,\genblk1[0].wsu_n_16 ,\genblk1[0].wsu_n_17 ,\genblk1[0].wsu_n_18 ,\genblk1[0].wsu_n_19 ,\genblk1[0].wsu_n_20 ,\genblk1[0].wsu_n_21 ,\genblk1[0].wsu_n_22 ,\genblk1[0].wsu_n_23 ,\genblk1[0].wsu_n_24 ,\genblk1[0].wsu_n_25 ,\genblk1[0].wsu_n_26 ,\genblk1[0].wsu_n_27 ,\genblk1[0].wsu_n_28 ,\genblk1[0].wsu_n_29 ,\genblk1[0].wsu_n_30 ,\genblk1[0].wsu_n_31 ,\genblk1[0].wsu_n_32 ,\genblk1[0].wsu_n_33 ,\genblk1[0].wsu_n_34 ,\genblk1[0].wsu_n_35 ,\genblk1[0].wsu_n_36 ,\genblk1[0].wsu_n_37 ,\genblk1[0].wsu_n_38 ,\genblk1[0].wsu_n_39 ,\genblk1[0].wsu_n_40 ,\genblk1[0].wsu_n_41 ,\genblk1[0].wsu_n_42 ,\genblk1[0].wsu_n_43 ,\genblk1[0].wsu_n_44 ,\genblk1[0].wsu_n_45 ,\genblk1[0].wsu_n_46 ,\genblk1[0].wsu_n_47 ,\genblk1[0].wsu_n_48 ,\genblk1[0].wsu_n_49 ,\genblk1[0].wsu_n_50 ,\genblk1[0].wsu_n_51 ,\genblk1[0].wsu_n_52 ,\genblk1[0].wsu_n_53 ,\genblk1[0].wsu_n_54 ,\genblk1[0].wsu_n_55 ,\genblk1[0].wsu_n_56 }),
        .\T2H_reg_reg[1][10]_0 (\T2H_reg_reg[1][10] ),
        .\T2H_reg_reg[1][11]_0 (\T2H_reg_reg[1][11] ),
        .\T2H_reg_reg[1][12]_0 (\T2H_reg_reg[1][12] ),
        .\T2H_reg_reg[1][13]_0 (\T2H_reg_reg[1][13] ),
        .\T2H_reg_reg[1][14]_0 (\T2H_reg_reg[1][14] ),
        .\T2H_reg_reg[1][15]_0 (\T2H_reg_reg[1][15] ),
        .\T2H_reg_reg[1][16]_0 (\T2H_reg_reg[1][16] ),
        .\T2H_reg_reg[1][17]_0 (\T2H_reg_reg[1][17] ),
        .\T2H_reg_reg[1][18]_0 (\T2H_reg_reg[1][18] ),
        .\T2H_reg_reg[1][19]_0 (\T2H_reg_reg[1][19] ),
        .\T2H_reg_reg[1][20]_0 (\T2H_reg_reg[1][20] ),
        .\T2H_reg_reg[1][21]_0 (\T2H_reg_reg[1][21] ),
        .\T2H_reg_reg[1][8]_0 (\T2H_reg_reg[1][8] ),
        .\T2H_reg_reg[1][9]_0 (\T2H_reg_reg[1][9] ),
        .\To_reg[8]_0 (\genblk1[0].wsu_n_0 ),
        .\To_reg[8]_1 ({T2,\genblk1[0].wsu_n_2 ,\genblk1[0].wsu_n_3 ,\genblk1[0].wsu_n_4 ,\genblk1[0].wsu_n_5 ,\genblk1[0].wsu_n_6 ,\genblk1[0].wsu_n_7 ,\genblk1[0].wsu_n_8 ,\genblk1[0].wsu_n_9 }),
        .clk(clk),
        .\m_delay_reg[0] (\m_delay_reg[0] ),
        .\m_delay_reg[0]_0 (\m_delay_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized0 \genblk1[1].wsu 
       (.B({T2_0,\genblk1[1].wsu_n_42 ,\genblk1[1].wsu_n_43 ,\genblk1[1].wsu_n_44 ,\genblk1[1].wsu_n_45 ,\genblk1[1].wsu_n_46 ,\genblk1[1].wsu_n_47 ,\genblk1[1].wsu_n_48 }),
        .P({\genblk1[1].wsu_n_0 ,\genblk1[1].wsu_n_1 ,\genblk1[1].wsu_n_2 ,\genblk1[1].wsu_n_3 ,\genblk1[1].wsu_n_4 ,\genblk1[1].wsu_n_5 ,\genblk1[1].wsu_n_6 ,\genblk1[1].wsu_n_7 ,\genblk1[1].wsu_n_8 ,\genblk1[1].wsu_n_9 ,\genblk1[1].wsu_n_10 ,\genblk1[1].wsu_n_11 ,\genblk1[1].wsu_n_12 ,\genblk1[1].wsu_n_13 ,\genblk1[1].wsu_n_14 ,\genblk1[1].wsu_n_15 ,\genblk1[1].wsu_n_16 ,\genblk1[1].wsu_n_17 ,\genblk1[1].wsu_n_18 ,\genblk1[1].wsu_n_19 ,\genblk1[1].wsu_n_20 ,\genblk1[1].wsu_n_21 ,\genblk1[1].wsu_n_22 ,\genblk1[1].wsu_n_23 ,\genblk1[1].wsu_n_24 ,\genblk1[1].wsu_n_25 ,\genblk1[1].wsu_n_26 ,\genblk1[1].wsu_n_27 ,\genblk1[1].wsu_n_28 ,\genblk1[1].wsu_n_29 ,\genblk1[1].wsu_n_30 ,\genblk1[1].wsu_n_31 ,\genblk1[1].wsu_n_32 ,\genblk1[1].wsu_n_33 ,\genblk1[1].wsu_n_34 ,\genblk1[1].wsu_n_35 ,\genblk1[1].wsu_n_36 ,\genblk1[1].wsu_n_37 ,\genblk1[1].wsu_n_38 ,\genblk1[1].wsu_n_39 }),
        .Q({\genblk1[0].wsu_n_10 ,\genblk1[0].wsu_n_11 ,\genblk1[0].wsu_n_12 ,\genblk1[0].wsu_n_13 ,\genblk1[0].wsu_n_14 ,\genblk1[0].wsu_n_15 ,\genblk1[0].wsu_n_16 ,\genblk1[0].wsu_n_17 ,\genblk1[0].wsu_n_18 ,\genblk1[0].wsu_n_19 ,\genblk1[0].wsu_n_20 ,\genblk1[0].wsu_n_21 ,\genblk1[0].wsu_n_22 ,\genblk1[0].wsu_n_23 ,\genblk1[0].wsu_n_24 ,\genblk1[0].wsu_n_25 ,\genblk1[0].wsu_n_26 ,\genblk1[0].wsu_n_27 ,\genblk1[0].wsu_n_28 ,\genblk1[0].wsu_n_29 ,\genblk1[0].wsu_n_30 ,\genblk1[0].wsu_n_31 ,\genblk1[0].wsu_n_32 ,\genblk1[0].wsu_n_33 ,\genblk1[0].wsu_n_34 ,\genblk1[0].wsu_n_35 ,\genblk1[0].wsu_n_36 ,\genblk1[0].wsu_n_37 ,\genblk1[0].wsu_n_38 ,\genblk1[0].wsu_n_39 ,\genblk1[0].wsu_n_40 ,\genblk1[0].wsu_n_41 ,\genblk1[0].wsu_n_42 ,\genblk1[0].wsu_n_43 ,\genblk1[0].wsu_n_44 ,\genblk1[0].wsu_n_45 ,\genblk1[0].wsu_n_46 ,\genblk1[0].wsu_n_47 ,\genblk1[0].wsu_n_48 ,\genblk1[0].wsu_n_49 ,\genblk1[0].wsu_n_50 ,\genblk1[0].wsu_n_51 ,\genblk1[0].wsu_n_52 ,\genblk1[0].wsu_n_53 ,\genblk1[0].wsu_n_54 ,\genblk1[0].wsu_n_55 ,\genblk1[0].wsu_n_56 }),
        .clk(clk),
        .\m_delay_reg[0] (\genblk1[1].wsu_n_40 ),
        .\m_delay_reg[0]_0 (\genblk1[0].wsu_n_0 ),
        .\m_delay_reg[0]_1 ({T2,\genblk1[0].wsu_n_2 ,\genblk1[0].wsu_n_3 ,\genblk1[0].wsu_n_4 ,\genblk1[0].wsu_n_5 ,\genblk1[0].wsu_n_6 ,\genblk1[0].wsu_n_7 ,\genblk1[0].wsu_n_8 ,\genblk1[0].wsu_n_9 }),
        .\m_delay_reg[0]_2 (\m_delay_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized1 \genblk1[2].wsu 
       (.B({T2_0,\genblk1[1].wsu_n_42 ,\genblk1[1].wsu_n_43 ,\genblk1[1].wsu_n_44 ,\genblk1[1].wsu_n_45 ,\genblk1[1].wsu_n_46 ,\genblk1[1].wsu_n_47 ,\genblk1[1].wsu_n_48 ,\genblk1[1].wsu_n_39 }),
        .P({\genblk1[2].wsu_n_0 ,\genblk1[2].wsu_n_1 ,\genblk1[2].wsu_n_2 ,\genblk1[2].wsu_n_3 ,\genblk1[2].wsu_n_4 ,\genblk1[2].wsu_n_5 ,\genblk1[2].wsu_n_6 ,\genblk1[2].wsu_n_7 ,\genblk1[2].wsu_n_8 ,\genblk1[2].wsu_n_9 ,\genblk1[2].wsu_n_10 ,\genblk1[2].wsu_n_11 ,\genblk1[2].wsu_n_12 ,\genblk1[2].wsu_n_13 ,\genblk1[2].wsu_n_14 ,\genblk1[2].wsu_n_15 ,\genblk1[2].wsu_n_16 ,\genblk1[2].wsu_n_17 ,\genblk1[2].wsu_n_18 ,\genblk1[2].wsu_n_19 ,\genblk1[2].wsu_n_20 ,\genblk1[2].wsu_n_21 ,\genblk1[2].wsu_n_22 ,\genblk1[2].wsu_n_23 ,\genblk1[2].wsu_n_24 ,\genblk1[2].wsu_n_25 ,\genblk1[2].wsu_n_26 ,\genblk1[2].wsu_n_27 ,\genblk1[2].wsu_n_28 ,\genblk1[2].wsu_n_29 ,\genblk1[2].wsu_n_30 ,\genblk1[2].wsu_n_31 }),
        .clk(clk),
        .\m_delay_reg[0] (\genblk1[2].wsu_n_32 ),
        .\m_delay_reg[0]_0 ({T2_1,\genblk1[2].wsu_n_34 ,\genblk1[2].wsu_n_35 ,\genblk1[2].wsu_n_36 ,\genblk1[2].wsu_n_37 ,\genblk1[2].wsu_n_38 ,\genblk1[2].wsu_n_39 ,\genblk1[2].wsu_n_40 }),
        .\m_delay_reg[0]_1 (\genblk1[1].wsu_n_40 ),
        .\m_delay_reg[0]_2 (\m_delay_reg[0]_0 ),
        .\m_delay_reg[0]_3 ({\genblk1[1].wsu_n_0 ,\genblk1[1].wsu_n_1 ,\genblk1[1].wsu_n_2 ,\genblk1[1].wsu_n_3 ,\genblk1[1].wsu_n_4 ,\genblk1[1].wsu_n_5 ,\genblk1[1].wsu_n_6 ,\genblk1[1].wsu_n_7 ,\genblk1[1].wsu_n_8 ,\genblk1[1].wsu_n_9 ,\genblk1[1].wsu_n_10 ,\genblk1[1].wsu_n_11 ,\genblk1[1].wsu_n_12 ,\genblk1[1].wsu_n_13 ,\genblk1[1].wsu_n_14 ,\genblk1[1].wsu_n_15 ,\genblk1[1].wsu_n_16 ,\genblk1[1].wsu_n_17 ,\genblk1[1].wsu_n_18 ,\genblk1[1].wsu_n_19 ,\genblk1[1].wsu_n_20 ,\genblk1[1].wsu_n_21 ,\genblk1[1].wsu_n_22 ,\genblk1[1].wsu_n_23 ,\genblk1[1].wsu_n_24 ,\genblk1[1].wsu_n_25 ,\genblk1[1].wsu_n_26 ,\genblk1[1].wsu_n_27 ,\genblk1[1].wsu_n_28 ,\genblk1[1].wsu_n_29 ,\genblk1[1].wsu_n_30 ,\genblk1[1].wsu_n_31 ,\genblk1[1].wsu_n_32 ,\genblk1[1].wsu_n_33 ,\genblk1[1].wsu_n_34 ,\genblk1[1].wsu_n_35 ,\genblk1[1].wsu_n_36 ,\genblk1[1].wsu_n_37 ,\genblk1[1].wsu_n_38 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized2 \genblk1[3].wsu 
       (.B({T2_1,\genblk1[2].wsu_n_34 ,\genblk1[2].wsu_n_35 ,\genblk1[2].wsu_n_36 ,\genblk1[2].wsu_n_37 ,\genblk1[2].wsu_n_38 ,\genblk1[2].wsu_n_39 ,\genblk1[2].wsu_n_40 ,\genblk1[2].wsu_n_31 }),
        .P({\genblk1[3].wsu_n_0 ,\genblk1[3].wsu_n_1 ,\genblk1[3].wsu_n_2 ,\genblk1[3].wsu_n_3 ,\genblk1[3].wsu_n_4 ,\genblk1[3].wsu_n_5 ,\genblk1[3].wsu_n_6 ,\genblk1[3].wsu_n_7 ,\genblk1[3].wsu_n_8 ,\genblk1[3].wsu_n_9 ,\genblk1[3].wsu_n_10 ,\genblk1[3].wsu_n_11 ,\genblk1[3].wsu_n_12 ,\genblk1[3].wsu_n_13 ,\genblk1[3].wsu_n_14 ,\genblk1[3].wsu_n_15 ,\genblk1[3].wsu_n_16 ,\genblk1[3].wsu_n_17 ,\genblk1[3].wsu_n_18 ,\genblk1[3].wsu_n_19 ,\genblk1[3].wsu_n_20 ,\genblk1[3].wsu_n_21 ,\genblk1[3].wsu_n_22 ,\genblk1[3].wsu_n_23 ,\genblk1[3].wsu_n_24 ,\genblk1[3].wsu_n_25 ,\genblk1[3].wsu_n_26 ,\genblk1[3].wsu_n_27 ,\genblk1[3].wsu_n_28 ,\genblk1[3].wsu_n_29 ,\genblk1[3].wsu_n_30 ,\genblk1[3].wsu_n_31 }),
        .S({\genblk1[3].wsu_n_32 ,\genblk1[3].wsu_n_33 ,\genblk1[3].wsu_n_34 ,\genblk1[3].wsu_n_35 }),
        .clk(clk),
        .\genblk1[0].q_reg (\genblk1[0].q_reg ),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .\m_delay_reg[0] ({\genblk1[3].wsu_n_36 ,\genblk1[3].wsu_n_37 ,\genblk1[3].wsu_n_38 ,\genblk1[3].wsu_n_39 }),
        .\m_delay_reg[0]_0 ({\genblk1[3].wsu_n_40 ,\genblk1[3].wsu_n_41 ,\genblk1[3].wsu_n_42 ,\genblk1[3].wsu_n_43 }),
        .\m_delay_reg[0]_1 ({\genblk1[3].wsu_n_44 ,\genblk1[3].wsu_n_45 ,\genblk1[3].wsu_n_46 ,\genblk1[3].wsu_n_47 }),
        .\m_delay_reg[0]_2 ({\genblk1[3].wsu_n_48 ,\genblk1[3].wsu_n_49 ,\genblk1[3].wsu_n_50 ,\genblk1[3].wsu_n_51 }),
        .\m_delay_reg[0]_3 ({\genblk1[3].wsu_n_52 ,\genblk1[3].wsu_n_53 ,\genblk1[3].wsu_n_54 ,\genblk1[3].wsu_n_55 }),
        .\m_delay_reg[0]_4 ({\genblk1[3].wsu_n_56 ,\genblk1[3].wsu_n_57 ,\genblk1[3].wsu_n_58 ,\genblk1[3].wsu_n_59 }),
        .\m_delay_reg[0]_5 ({\genblk1[3].wsu_n_60 ,\genblk1[3].wsu_n_61 ,\genblk1[3].wsu_n_62 ,\genblk1[3].wsu_n_63 }),
        .\m_delay_reg[0]_6 (\genblk1[3].wsu_n_64 ),
        .\m_delay_reg[0]_7 (\genblk1[2].wsu_n_32 ),
        .\m_delay_reg[0]_8 (\m_delay_reg[0]_0 ),
        .\m_delay_reg[0]_9 ({\genblk1[2].wsu_n_0 ,\genblk1[2].wsu_n_1 ,\genblk1[2].wsu_n_2 ,\genblk1[2].wsu_n_3 ,\genblk1[2].wsu_n_4 ,\genblk1[2].wsu_n_5 ,\genblk1[2].wsu_n_6 ,\genblk1[2].wsu_n_7 ,\genblk1[2].wsu_n_8 ,\genblk1[2].wsu_n_9 ,\genblk1[2].wsu_n_10 ,\genblk1[2].wsu_n_11 ,\genblk1[2].wsu_n_12 ,\genblk1[2].wsu_n_13 ,\genblk1[2].wsu_n_14 ,\genblk1[2].wsu_n_15 ,\genblk1[2].wsu_n_16 ,\genblk1[2].wsu_n_17 ,\genblk1[2].wsu_n_18 ,\genblk1[2].wsu_n_19 ,\genblk1[2].wsu_n_20 ,\genblk1[2].wsu_n_21 ,\genblk1[2].wsu_n_22 ,\genblk1[2].wsu_n_23 ,\genblk1[2].wsu_n_24 ,\genblk1[2].wsu_n_25 ,\genblk1[2].wsu_n_26 ,\genblk1[2].wsu_n_27 ,\genblk1[2].wsu_n_28 ,\genblk1[2].wsu_n_29 ,\genblk1[2].wsu_n_30 }));
endmodule

(* ORIG_REF_NAME = "wlmont_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_p0_30
   (S,
    Q,
    \B_reg[7]_0 ,
    \B_reg[11]_0 ,
    \B_reg[15]_0 ,
    \B_reg[19]_0 ,
    \B_reg[23]_0 ,
    \B_reg[27]_0 ,
    \B_reg[31]_0 ,
    \T2H_reg_reg[1][21] ,
    clk,
    \T2H_reg_reg[1][20] ,
    \T2H_reg_reg[1][19] ,
    \T2H_reg_reg[1][18] ,
    \T2H_reg_reg[1][17] ,
    \T2H_reg_reg[1][16] ,
    \T2H_reg_reg[1][15] ,
    \T2H_reg_reg[1][14] ,
    \T2H_reg_reg[1][13] ,
    \T2H_reg_reg[1][12] ,
    \T2H_reg_reg[1][11] ,
    \T2H_reg_reg[1][10] ,
    \T2H_reg_reg[1][9] ,
    \T2H_reg_reg[1][8] ,
    P,
    \m_delay_reg[0] ,
    B,
    \m_delay_reg[0]_0 ,
    DI,
    \msub_reg_reg[7] ,
    \msub_reg_reg[11] ,
    \msub_reg_reg[15] ,
    \msub_reg_reg[19] ,
    \msub_reg_reg[23] ,
    \msub_reg_reg[27] ,
    \msub_reg_reg[31] ,
    \genblk1[0].q_reg ,
    \genblk8[0].q_reg ,
    D);
  output [3:0]S;
  output [31:0]Q;
  output [3:0]\B_reg[7]_0 ;
  output [3:0]\B_reg[11]_0 ;
  output [3:0]\B_reg[15]_0 ;
  output [3:0]\B_reg[19]_0 ;
  output [3:0]\B_reg[23]_0 ;
  output [3:0]\B_reg[27]_0 ;
  output [3:0]\B_reg[31]_0 ;
  input \T2H_reg_reg[1][21] ;
  input clk;
  input \T2H_reg_reg[1][20] ;
  input \T2H_reg_reg[1][19] ;
  input \T2H_reg_reg[1][18] ;
  input \T2H_reg_reg[1][17] ;
  input \T2H_reg_reg[1][16] ;
  input \T2H_reg_reg[1][15] ;
  input \T2H_reg_reg[1][14] ;
  input \T2H_reg_reg[1][13] ;
  input \T2H_reg_reg[1][12] ;
  input \T2H_reg_reg[1][11] ;
  input \T2H_reg_reg[1][10] ;
  input \T2H_reg_reg[1][9] ;
  input \T2H_reg_reg[1][8] ;
  input [7:0]P;
  input \m_delay_reg[0] ;
  input [8:0]B;
  input [22:0]\m_delay_reg[0]_0 ;
  input [3:0]DI;
  input [3:0]\msub_reg_reg[7] ;
  input [3:0]\msub_reg_reg[11] ;
  input [3:0]\msub_reg_reg[15] ;
  input [3:0]\msub_reg_reg[19] ;
  input [3:0]\msub_reg_reg[23] ;
  input [3:0]\msub_reg_reg[27] ;
  input [3:0]\msub_reg_reg[31] ;
  input [18:0]\genblk1[0].q_reg ;
  input [12:0]\genblk8[0].q_reg ;
  input [32:0]D;

  wire [8:0]B;
  wire \B[0]_i_1__0_n_0 ;
  wire \B[10]_i_1__0_n_0 ;
  wire \B[11]_i_1__0_n_0 ;
  wire \B[12]_i_1__0_n_0 ;
  wire \B[13]_i_1__0_n_0 ;
  wire \B[14]_i_1__0_n_0 ;
  wire \B[15]_i_1__0_n_0 ;
  wire \B[16]_i_1__0_n_0 ;
  wire \B[17]_i_1__0_n_0 ;
  wire \B[18]_i_1__0_n_0 ;
  wire \B[19]_i_1__0_n_0 ;
  wire \B[1]_i_1__0_n_0 ;
  wire \B[20]_i_1__0_n_0 ;
  wire \B[21]_i_1__0_n_0 ;
  wire \B[22]_i_1__0_n_0 ;
  wire \B[23]_i_1__0_n_0 ;
  wire \B[24]_i_1__0_n_0 ;
  wire \B[25]_i_1__0_n_0 ;
  wire \B[26]_i_1__0_n_0 ;
  wire \B[27]_i_1__0_n_0 ;
  wire \B[28]_i_1__0_n_0 ;
  wire \B[29]_i_1__0_n_0 ;
  wire \B[2]_i_1__0_n_0 ;
  wire \B[30]_i_1__0_n_0 ;
  wire \B[31]_i_1__0_n_0 ;
  wire \B[3]_i_1__0_n_0 ;
  wire \B[4]_i_1__0_n_0 ;
  wire \B[5]_i_1__0_n_0 ;
  wire \B[6]_i_1__0_n_0 ;
  wire \B[7]_i_1__0_n_0 ;
  wire \B[8]_i_1__0_n_0 ;
  wire \B[9]_i_1__0_n_0 ;
  wire [32:0]B_q;
  wire B_q_carry__0_n_0;
  wire B_q_carry__0_n_1;
  wire B_q_carry__0_n_2;
  wire B_q_carry__0_n_3;
  wire B_q_carry__1_n_0;
  wire B_q_carry__1_n_1;
  wire B_q_carry__1_n_2;
  wire B_q_carry__1_n_3;
  wire B_q_carry__2_n_0;
  wire B_q_carry__2_n_1;
  wire B_q_carry__2_n_2;
  wire B_q_carry__2_n_3;
  wire B_q_carry__3_n_0;
  wire B_q_carry__3_n_1;
  wire B_q_carry__3_n_2;
  wire B_q_carry__3_n_3;
  wire B_q_carry__4_n_0;
  wire B_q_carry__4_n_1;
  wire B_q_carry__4_n_2;
  wire B_q_carry__4_n_3;
  wire B_q_carry__5_n_0;
  wire B_q_carry__5_n_1;
  wire B_q_carry__5_n_2;
  wire B_q_carry__5_n_3;
  wire B_q_carry__6_n_0;
  wire B_q_carry__6_n_1;
  wire B_q_carry__6_n_2;
  wire B_q_carry__6_n_3;
  wire B_q_carry_n_0;
  wire B_q_carry_n_1;
  wire B_q_carry_n_2;
  wire B_q_carry_n_3;
  wire [3:0]\B_reg[11]_0 ;
  wire [3:0]\B_reg[15]_0 ;
  wire [3:0]\B_reg[19]_0 ;
  wire [3:0]\B_reg[23]_0 ;
  wire [3:0]\B_reg[27]_0 ;
  wire [3:0]\B_reg[31]_0 ;
  wire [3:0]\B_reg[7]_0 ;
  wire [32:0]D;
  wire [3:0]DI;
  wire [7:0]P;
  wire [31:0]Q;
  wire [3:0]S;
  wire [8:8]T2;
  wire \T2H_reg_reg[1][10] ;
  wire \T2H_reg_reg[1][11] ;
  wire \T2H_reg_reg[1][12] ;
  wire \T2H_reg_reg[1][13] ;
  wire \T2H_reg_reg[1][14] ;
  wire \T2H_reg_reg[1][15] ;
  wire \T2H_reg_reg[1][16] ;
  wire \T2H_reg_reg[1][17] ;
  wire \T2H_reg_reg[1][18] ;
  wire \T2H_reg_reg[1][19] ;
  wire \T2H_reg_reg[1][20] ;
  wire \T2H_reg_reg[1][21] ;
  wire \T2H_reg_reg[1][8] ;
  wire \T2H_reg_reg[1][9] ;
  wire [8:8]T2_0;
  wire [8:8]T2_1;
  wire clk;
  wire [18:0]\genblk1[0].q_reg ;
  wire \genblk1[0].wsu_n_0 ;
  wire \genblk1[0].wsu_n_10 ;
  wire \genblk1[0].wsu_n_11 ;
  wire \genblk1[0].wsu_n_12 ;
  wire \genblk1[0].wsu_n_13 ;
  wire \genblk1[0].wsu_n_14 ;
  wire \genblk1[0].wsu_n_15 ;
  wire \genblk1[0].wsu_n_16 ;
  wire \genblk1[0].wsu_n_17 ;
  wire \genblk1[0].wsu_n_18 ;
  wire \genblk1[0].wsu_n_19 ;
  wire \genblk1[0].wsu_n_2 ;
  wire \genblk1[0].wsu_n_20 ;
  wire \genblk1[0].wsu_n_21 ;
  wire \genblk1[0].wsu_n_22 ;
  wire \genblk1[0].wsu_n_23 ;
  wire \genblk1[0].wsu_n_24 ;
  wire \genblk1[0].wsu_n_25 ;
  wire \genblk1[0].wsu_n_26 ;
  wire \genblk1[0].wsu_n_27 ;
  wire \genblk1[0].wsu_n_28 ;
  wire \genblk1[0].wsu_n_29 ;
  wire \genblk1[0].wsu_n_3 ;
  wire \genblk1[0].wsu_n_30 ;
  wire \genblk1[0].wsu_n_31 ;
  wire \genblk1[0].wsu_n_32 ;
  wire \genblk1[0].wsu_n_33 ;
  wire \genblk1[0].wsu_n_34 ;
  wire \genblk1[0].wsu_n_35 ;
  wire \genblk1[0].wsu_n_36 ;
  wire \genblk1[0].wsu_n_37 ;
  wire \genblk1[0].wsu_n_38 ;
  wire \genblk1[0].wsu_n_39 ;
  wire \genblk1[0].wsu_n_4 ;
  wire \genblk1[0].wsu_n_40 ;
  wire \genblk1[0].wsu_n_41 ;
  wire \genblk1[0].wsu_n_42 ;
  wire \genblk1[0].wsu_n_43 ;
  wire \genblk1[0].wsu_n_44 ;
  wire \genblk1[0].wsu_n_45 ;
  wire \genblk1[0].wsu_n_46 ;
  wire \genblk1[0].wsu_n_47 ;
  wire \genblk1[0].wsu_n_48 ;
  wire \genblk1[0].wsu_n_49 ;
  wire \genblk1[0].wsu_n_5 ;
  wire \genblk1[0].wsu_n_50 ;
  wire \genblk1[0].wsu_n_51 ;
  wire \genblk1[0].wsu_n_52 ;
  wire \genblk1[0].wsu_n_53 ;
  wire \genblk1[0].wsu_n_54 ;
  wire \genblk1[0].wsu_n_55 ;
  wire \genblk1[0].wsu_n_56 ;
  wire \genblk1[0].wsu_n_6 ;
  wire \genblk1[0].wsu_n_7 ;
  wire \genblk1[0].wsu_n_8 ;
  wire \genblk1[0].wsu_n_9 ;
  wire \genblk1[1].wsu_n_0 ;
  wire \genblk1[1].wsu_n_1 ;
  wire \genblk1[1].wsu_n_10 ;
  wire \genblk1[1].wsu_n_11 ;
  wire \genblk1[1].wsu_n_12 ;
  wire \genblk1[1].wsu_n_13 ;
  wire \genblk1[1].wsu_n_14 ;
  wire \genblk1[1].wsu_n_15 ;
  wire \genblk1[1].wsu_n_16 ;
  wire \genblk1[1].wsu_n_17 ;
  wire \genblk1[1].wsu_n_18 ;
  wire \genblk1[1].wsu_n_19 ;
  wire \genblk1[1].wsu_n_2 ;
  wire \genblk1[1].wsu_n_20 ;
  wire \genblk1[1].wsu_n_21 ;
  wire \genblk1[1].wsu_n_22 ;
  wire \genblk1[1].wsu_n_23 ;
  wire \genblk1[1].wsu_n_24 ;
  wire \genblk1[1].wsu_n_25 ;
  wire \genblk1[1].wsu_n_26 ;
  wire \genblk1[1].wsu_n_27 ;
  wire \genblk1[1].wsu_n_28 ;
  wire \genblk1[1].wsu_n_29 ;
  wire \genblk1[1].wsu_n_3 ;
  wire \genblk1[1].wsu_n_30 ;
  wire \genblk1[1].wsu_n_31 ;
  wire \genblk1[1].wsu_n_32 ;
  wire \genblk1[1].wsu_n_33 ;
  wire \genblk1[1].wsu_n_34 ;
  wire \genblk1[1].wsu_n_35 ;
  wire \genblk1[1].wsu_n_36 ;
  wire \genblk1[1].wsu_n_37 ;
  wire \genblk1[1].wsu_n_38 ;
  wire \genblk1[1].wsu_n_39 ;
  wire \genblk1[1].wsu_n_4 ;
  wire \genblk1[1].wsu_n_40 ;
  wire \genblk1[1].wsu_n_42 ;
  wire \genblk1[1].wsu_n_43 ;
  wire \genblk1[1].wsu_n_44 ;
  wire \genblk1[1].wsu_n_45 ;
  wire \genblk1[1].wsu_n_46 ;
  wire \genblk1[1].wsu_n_47 ;
  wire \genblk1[1].wsu_n_48 ;
  wire \genblk1[1].wsu_n_5 ;
  wire \genblk1[1].wsu_n_6 ;
  wire \genblk1[1].wsu_n_7 ;
  wire \genblk1[1].wsu_n_8 ;
  wire \genblk1[1].wsu_n_9 ;
  wire \genblk1[2].wsu_n_0 ;
  wire \genblk1[2].wsu_n_1 ;
  wire \genblk1[2].wsu_n_10 ;
  wire \genblk1[2].wsu_n_11 ;
  wire \genblk1[2].wsu_n_12 ;
  wire \genblk1[2].wsu_n_13 ;
  wire \genblk1[2].wsu_n_14 ;
  wire \genblk1[2].wsu_n_15 ;
  wire \genblk1[2].wsu_n_16 ;
  wire \genblk1[2].wsu_n_17 ;
  wire \genblk1[2].wsu_n_18 ;
  wire \genblk1[2].wsu_n_19 ;
  wire \genblk1[2].wsu_n_2 ;
  wire \genblk1[2].wsu_n_20 ;
  wire \genblk1[2].wsu_n_21 ;
  wire \genblk1[2].wsu_n_22 ;
  wire \genblk1[2].wsu_n_23 ;
  wire \genblk1[2].wsu_n_24 ;
  wire \genblk1[2].wsu_n_25 ;
  wire \genblk1[2].wsu_n_26 ;
  wire \genblk1[2].wsu_n_27 ;
  wire \genblk1[2].wsu_n_28 ;
  wire \genblk1[2].wsu_n_29 ;
  wire \genblk1[2].wsu_n_3 ;
  wire \genblk1[2].wsu_n_30 ;
  wire \genblk1[2].wsu_n_31 ;
  wire \genblk1[2].wsu_n_32 ;
  wire \genblk1[2].wsu_n_34 ;
  wire \genblk1[2].wsu_n_35 ;
  wire \genblk1[2].wsu_n_36 ;
  wire \genblk1[2].wsu_n_37 ;
  wire \genblk1[2].wsu_n_38 ;
  wire \genblk1[2].wsu_n_39 ;
  wire \genblk1[2].wsu_n_4 ;
  wire \genblk1[2].wsu_n_40 ;
  wire \genblk1[2].wsu_n_5 ;
  wire \genblk1[2].wsu_n_6 ;
  wire \genblk1[2].wsu_n_7 ;
  wire \genblk1[2].wsu_n_8 ;
  wire \genblk1[2].wsu_n_9 ;
  wire \genblk1[3].wsu_n_0 ;
  wire \genblk1[3].wsu_n_1 ;
  wire \genblk1[3].wsu_n_10 ;
  wire \genblk1[3].wsu_n_11 ;
  wire \genblk1[3].wsu_n_12 ;
  wire \genblk1[3].wsu_n_13 ;
  wire \genblk1[3].wsu_n_14 ;
  wire \genblk1[3].wsu_n_15 ;
  wire \genblk1[3].wsu_n_16 ;
  wire \genblk1[3].wsu_n_17 ;
  wire \genblk1[3].wsu_n_18 ;
  wire \genblk1[3].wsu_n_19 ;
  wire \genblk1[3].wsu_n_2 ;
  wire \genblk1[3].wsu_n_20 ;
  wire \genblk1[3].wsu_n_21 ;
  wire \genblk1[3].wsu_n_22 ;
  wire \genblk1[3].wsu_n_23 ;
  wire \genblk1[3].wsu_n_24 ;
  wire \genblk1[3].wsu_n_25 ;
  wire \genblk1[3].wsu_n_26 ;
  wire \genblk1[3].wsu_n_27 ;
  wire \genblk1[3].wsu_n_28 ;
  wire \genblk1[3].wsu_n_29 ;
  wire \genblk1[3].wsu_n_3 ;
  wire \genblk1[3].wsu_n_30 ;
  wire \genblk1[3].wsu_n_31 ;
  wire \genblk1[3].wsu_n_32 ;
  wire \genblk1[3].wsu_n_33 ;
  wire \genblk1[3].wsu_n_34 ;
  wire \genblk1[3].wsu_n_35 ;
  wire \genblk1[3].wsu_n_36 ;
  wire \genblk1[3].wsu_n_37 ;
  wire \genblk1[3].wsu_n_38 ;
  wire \genblk1[3].wsu_n_39 ;
  wire \genblk1[3].wsu_n_4 ;
  wire \genblk1[3].wsu_n_40 ;
  wire \genblk1[3].wsu_n_41 ;
  wire \genblk1[3].wsu_n_42 ;
  wire \genblk1[3].wsu_n_43 ;
  wire \genblk1[3].wsu_n_44 ;
  wire \genblk1[3].wsu_n_45 ;
  wire \genblk1[3].wsu_n_46 ;
  wire \genblk1[3].wsu_n_47 ;
  wire \genblk1[3].wsu_n_48 ;
  wire \genblk1[3].wsu_n_49 ;
  wire \genblk1[3].wsu_n_5 ;
  wire \genblk1[3].wsu_n_50 ;
  wire \genblk1[3].wsu_n_51 ;
  wire \genblk1[3].wsu_n_52 ;
  wire \genblk1[3].wsu_n_53 ;
  wire \genblk1[3].wsu_n_54 ;
  wire \genblk1[3].wsu_n_55 ;
  wire \genblk1[3].wsu_n_56 ;
  wire \genblk1[3].wsu_n_57 ;
  wire \genblk1[3].wsu_n_58 ;
  wire \genblk1[3].wsu_n_59 ;
  wire \genblk1[3].wsu_n_6 ;
  wire \genblk1[3].wsu_n_60 ;
  wire \genblk1[3].wsu_n_61 ;
  wire \genblk1[3].wsu_n_62 ;
  wire \genblk1[3].wsu_n_63 ;
  wire \genblk1[3].wsu_n_64 ;
  wire \genblk1[3].wsu_n_7 ;
  wire \genblk1[3].wsu_n_8 ;
  wire \genblk1[3].wsu_n_9 ;
  wire [12:0]\genblk8[0].q_reg ;
  wire \m_delay_reg[0] ;
  wire [22:0]\m_delay_reg[0]_0 ;
  wire [3:0]\msub_reg_reg[11] ;
  wire [3:0]\msub_reg_reg[15] ;
  wire [3:0]\msub_reg_reg[19] ;
  wire [3:0]\msub_reg_reg[23] ;
  wire [3:0]\msub_reg_reg[27] ;
  wire [3:0]\msub_reg_reg[31] ;
  wire [3:0]\msub_reg_reg[7] ;
  wire [3:0]NLW_B_q_carry__7_CO_UNCONNECTED;
  wire [3:1]NLW_B_q_carry__7_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[0]_i_1__0 
       (.I0(\genblk1[3].wsu_n_31 ),
        .I1(B_q[32]),
        .I2(B_q[0]),
        .O(\B[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[10]_i_1__0 
       (.I0(\genblk1[3].wsu_n_21 ),
        .I1(B_q[32]),
        .I2(B_q[10]),
        .O(\B[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[11]_i_1__0 
       (.I0(\genblk1[3].wsu_n_20 ),
        .I1(B_q[32]),
        .I2(B_q[11]),
        .O(\B[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[12]_i_1__0 
       (.I0(\genblk1[3].wsu_n_19 ),
        .I1(B_q[32]),
        .I2(B_q[12]),
        .O(\B[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[13]_i_1__0 
       (.I0(\genblk1[3].wsu_n_18 ),
        .I1(B_q[32]),
        .I2(B_q[13]),
        .O(\B[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[14]_i_1__0 
       (.I0(\genblk1[3].wsu_n_17 ),
        .I1(B_q[32]),
        .I2(B_q[14]),
        .O(\B[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[15]_i_1__0 
       (.I0(\genblk1[3].wsu_n_16 ),
        .I1(B_q[32]),
        .I2(B_q[15]),
        .O(\B[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[16]_i_1__0 
       (.I0(\genblk1[3].wsu_n_15 ),
        .I1(B_q[32]),
        .I2(B_q[16]),
        .O(\B[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[17]_i_1__0 
       (.I0(\genblk1[3].wsu_n_14 ),
        .I1(B_q[32]),
        .I2(B_q[17]),
        .O(\B[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[18]_i_1__0 
       (.I0(\genblk1[3].wsu_n_13 ),
        .I1(B_q[32]),
        .I2(B_q[18]),
        .O(\B[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[19]_i_1__0 
       (.I0(\genblk1[3].wsu_n_12 ),
        .I1(B_q[32]),
        .I2(B_q[19]),
        .O(\B[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[1]_i_1__0 
       (.I0(\genblk1[3].wsu_n_30 ),
        .I1(B_q[32]),
        .I2(B_q[1]),
        .O(\B[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[20]_i_1__0 
       (.I0(\genblk1[3].wsu_n_11 ),
        .I1(B_q[32]),
        .I2(B_q[20]),
        .O(\B[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[21]_i_1__0 
       (.I0(\genblk1[3].wsu_n_10 ),
        .I1(B_q[32]),
        .I2(B_q[21]),
        .O(\B[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[22]_i_1__0 
       (.I0(\genblk1[3].wsu_n_9 ),
        .I1(B_q[32]),
        .I2(B_q[22]),
        .O(\B[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[23]_i_1__0 
       (.I0(\genblk1[3].wsu_n_8 ),
        .I1(B_q[32]),
        .I2(B_q[23]),
        .O(\B[23]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[24]_i_1__0 
       (.I0(\genblk1[3].wsu_n_7 ),
        .I1(B_q[32]),
        .I2(B_q[24]),
        .O(\B[24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[25]_i_1__0 
       (.I0(\genblk1[3].wsu_n_6 ),
        .I1(B_q[32]),
        .I2(B_q[25]),
        .O(\B[25]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[26]_i_1__0 
       (.I0(\genblk1[3].wsu_n_5 ),
        .I1(B_q[32]),
        .I2(B_q[26]),
        .O(\B[26]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[27]_i_1__0 
       (.I0(\genblk1[3].wsu_n_4 ),
        .I1(B_q[32]),
        .I2(B_q[27]),
        .O(\B[27]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[28]_i_1__0 
       (.I0(\genblk1[3].wsu_n_3 ),
        .I1(B_q[32]),
        .I2(B_q[28]),
        .O(\B[28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[29]_i_1__0 
       (.I0(\genblk1[3].wsu_n_2 ),
        .I1(B_q[32]),
        .I2(B_q[29]),
        .O(\B[29]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[2]_i_1__0 
       (.I0(\genblk1[3].wsu_n_29 ),
        .I1(B_q[32]),
        .I2(B_q[2]),
        .O(\B[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[30]_i_1__0 
       (.I0(\genblk1[3].wsu_n_1 ),
        .I1(B_q[32]),
        .I2(B_q[30]),
        .O(\B[30]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[31]_i_1__0 
       (.I0(\genblk1[3].wsu_n_0 ),
        .I1(B_q[32]),
        .I2(B_q[31]),
        .O(\B[31]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[3]_i_1__0 
       (.I0(\genblk1[3].wsu_n_28 ),
        .I1(B_q[32]),
        .I2(B_q[3]),
        .O(\B[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[4]_i_1__0 
       (.I0(\genblk1[3].wsu_n_27 ),
        .I1(B_q[32]),
        .I2(B_q[4]),
        .O(\B[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[5]_i_1__0 
       (.I0(\genblk1[3].wsu_n_26 ),
        .I1(B_q[32]),
        .I2(B_q[5]),
        .O(\B[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[6]_i_1__0 
       (.I0(\genblk1[3].wsu_n_25 ),
        .I1(B_q[32]),
        .I2(B_q[6]),
        .O(\B[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[7]_i_1__0 
       (.I0(\genblk1[3].wsu_n_24 ),
        .I1(B_q[32]),
        .I2(B_q[7]),
        .O(\B[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[8]_i_1__0 
       (.I0(\genblk1[3].wsu_n_23 ),
        .I1(B_q[32]),
        .I2(B_q[8]),
        .O(\B[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[9]_i_1__0 
       (.I0(\genblk1[3].wsu_n_22 ),
        .I1(B_q[32]),
        .I2(B_q[9]),
        .O(\B[9]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry
       (.CI(1'b0),
        .CO({B_q_carry_n_0,B_q_carry_n_1,B_q_carry_n_2,B_q_carry_n_3}),
        .CYINIT(1'b1),
        .DI({\genblk1[3].wsu_n_28 ,\genblk1[3].wsu_n_29 ,\genblk1[3].wsu_n_30 ,\genblk1[3].wsu_n_31 }),
        .O(B_q[3:0]),
        .S({\genblk1[3].wsu_n_56 ,\genblk1[3].wsu_n_57 ,\genblk1[3].wsu_n_58 ,\genblk1[3].wsu_n_59 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__0
       (.CI(B_q_carry_n_0),
        .CO({B_q_carry__0_n_0,B_q_carry__0_n_1,B_q_carry__0_n_2,B_q_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_24 ,\genblk1[3].wsu_n_25 ,\genblk1[3].wsu_n_26 ,\genblk1[3].wsu_n_27 }),
        .O(B_q[7:4]),
        .S({\genblk1[3].wsu_n_60 ,\genblk1[3].wsu_n_61 ,\genblk1[3].wsu_n_62 ,\genblk1[3].wsu_n_63 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__1
       (.CI(B_q_carry__0_n_0),
        .CO({B_q_carry__1_n_0,B_q_carry__1_n_1,B_q_carry__1_n_2,B_q_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_20 ,\genblk1[3].wsu_n_21 ,\genblk1[3].wsu_n_22 ,\genblk1[3].wsu_n_23 }),
        .O(B_q[11:8]),
        .S({\genblk1[3].wsu_n_36 ,\genblk1[3].wsu_n_37 ,\genblk1[3].wsu_n_38 ,\genblk1[3].wsu_n_39 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__2
       (.CI(B_q_carry__1_n_0),
        .CO({B_q_carry__2_n_0,B_q_carry__2_n_1,B_q_carry__2_n_2,B_q_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_16 ,\genblk1[3].wsu_n_17 ,\genblk1[3].wsu_n_18 ,\genblk1[3].wsu_n_19 }),
        .O(B_q[15:12]),
        .S({\genblk1[3].wsu_n_32 ,\genblk1[3].wsu_n_33 ,\genblk1[3].wsu_n_34 ,\genblk1[3].wsu_n_35 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__3
       (.CI(B_q_carry__2_n_0),
        .CO({B_q_carry__3_n_0,B_q_carry__3_n_1,B_q_carry__3_n_2,B_q_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_12 ,\genblk1[3].wsu_n_13 ,\genblk1[3].wsu_n_14 ,\genblk1[3].wsu_n_15 }),
        .O(B_q[19:16]),
        .S({\genblk1[3].wsu_n_40 ,\genblk1[3].wsu_n_41 ,\genblk1[3].wsu_n_42 ,\genblk1[3].wsu_n_43 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__4
       (.CI(B_q_carry__3_n_0),
        .CO({B_q_carry__4_n_0,B_q_carry__4_n_1,B_q_carry__4_n_2,B_q_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_8 ,\genblk1[3].wsu_n_9 ,\genblk1[3].wsu_n_10 ,\genblk1[3].wsu_n_11 }),
        .O(B_q[23:20]),
        .S({\genblk1[3].wsu_n_52 ,\genblk1[3].wsu_n_53 ,\genblk1[3].wsu_n_54 ,\genblk1[3].wsu_n_55 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__5
       (.CI(B_q_carry__4_n_0),
        .CO({B_q_carry__5_n_0,B_q_carry__5_n_1,B_q_carry__5_n_2,B_q_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_4 ,\genblk1[3].wsu_n_5 ,\genblk1[3].wsu_n_6 ,\genblk1[3].wsu_n_7 }),
        .O(B_q[27:24]),
        .S({\genblk1[3].wsu_n_48 ,\genblk1[3].wsu_n_49 ,\genblk1[3].wsu_n_50 ,\genblk1[3].wsu_n_51 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__6
       (.CI(B_q_carry__5_n_0),
        .CO({B_q_carry__6_n_0,B_q_carry__6_n_1,B_q_carry__6_n_2,B_q_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_0 ,\genblk1[3].wsu_n_1 ,\genblk1[3].wsu_n_2 ,\genblk1[3].wsu_n_3 }),
        .O(B_q[31:28]),
        .S({\genblk1[3].wsu_n_44 ,\genblk1[3].wsu_n_45 ,\genblk1[3].wsu_n_46 ,\genblk1[3].wsu_n_47 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__7
       (.CI(B_q_carry__6_n_0),
        .CO(NLW_B_q_carry__7_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_B_q_carry__7_O_UNCONNECTED[3:1],B_q[32]}),
        .S({1'b0,1'b0,1'b0,\genblk1[3].wsu_n_64 }));
  FDRE \B_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \B_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[10]_i_1__0_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \B_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[11]_i_1__0_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \B_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[12]_i_1__0_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \B_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[13]_i_1__0_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \B_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[14]_i_1__0_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \B_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[15]_i_1__0_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \B_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[16]_i_1__0_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \B_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[17]_i_1__0_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \B_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[18]_i_1__0_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \B_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[19]_i_1__0_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \B_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \B_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[20]_i_1__0_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \B_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[21]_i_1__0_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \B_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[22]_i_1__0_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \B_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[23]_i_1__0_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \B_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[24]_i_1__0_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \B_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[25]_i_1__0_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \B_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[26]_i_1__0_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \B_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[27]_i_1__0_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \B_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[28]_i_1__0_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \B_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[29]_i_1__0_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \B_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \B_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[30]_i_1__0_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \B_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[31]_i_1__0_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \B_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \B_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \B_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \B_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \B_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \B_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[8]_i_1__0_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \B_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[9]_i_1__0_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0_31 \genblk1[0].wsu 
       (.B(B),
        .D(D),
        .P(P),
        .Q({\genblk1[0].wsu_n_10 ,\genblk1[0].wsu_n_11 ,\genblk1[0].wsu_n_12 ,\genblk1[0].wsu_n_13 ,\genblk1[0].wsu_n_14 ,\genblk1[0].wsu_n_15 ,\genblk1[0].wsu_n_16 ,\genblk1[0].wsu_n_17 ,\genblk1[0].wsu_n_18 ,\genblk1[0].wsu_n_19 ,\genblk1[0].wsu_n_20 ,\genblk1[0].wsu_n_21 ,\genblk1[0].wsu_n_22 ,\genblk1[0].wsu_n_23 ,\genblk1[0].wsu_n_24 ,\genblk1[0].wsu_n_25 ,\genblk1[0].wsu_n_26 ,\genblk1[0].wsu_n_27 ,\genblk1[0].wsu_n_28 ,\genblk1[0].wsu_n_29 ,\genblk1[0].wsu_n_30 ,\genblk1[0].wsu_n_31 ,\genblk1[0].wsu_n_32 ,\genblk1[0].wsu_n_33 ,\genblk1[0].wsu_n_34 ,\genblk1[0].wsu_n_35 ,\genblk1[0].wsu_n_36 ,\genblk1[0].wsu_n_37 ,\genblk1[0].wsu_n_38 ,\genblk1[0].wsu_n_39 ,\genblk1[0].wsu_n_40 ,\genblk1[0].wsu_n_41 ,\genblk1[0].wsu_n_42 ,\genblk1[0].wsu_n_43 ,\genblk1[0].wsu_n_44 ,\genblk1[0].wsu_n_45 ,\genblk1[0].wsu_n_46 ,\genblk1[0].wsu_n_47 ,\genblk1[0].wsu_n_48 ,\genblk1[0].wsu_n_49 ,\genblk1[0].wsu_n_50 ,\genblk1[0].wsu_n_51 ,\genblk1[0].wsu_n_52 ,\genblk1[0].wsu_n_53 ,\genblk1[0].wsu_n_54 ,\genblk1[0].wsu_n_55 ,\genblk1[0].wsu_n_56 }),
        .\T2H_reg_reg[1][10]_0 (\T2H_reg_reg[1][10] ),
        .\T2H_reg_reg[1][11]_0 (\T2H_reg_reg[1][11] ),
        .\T2H_reg_reg[1][12]_0 (\T2H_reg_reg[1][12] ),
        .\T2H_reg_reg[1][13]_0 (\T2H_reg_reg[1][13] ),
        .\T2H_reg_reg[1][14]_0 (\T2H_reg_reg[1][14] ),
        .\T2H_reg_reg[1][15]_0 (\T2H_reg_reg[1][15] ),
        .\T2H_reg_reg[1][16]_0 (\T2H_reg_reg[1][16] ),
        .\T2H_reg_reg[1][17]_0 (\T2H_reg_reg[1][17] ),
        .\T2H_reg_reg[1][18]_0 (\T2H_reg_reg[1][18] ),
        .\T2H_reg_reg[1][19]_0 (\T2H_reg_reg[1][19] ),
        .\T2H_reg_reg[1][20]_0 (\T2H_reg_reg[1][20] ),
        .\T2H_reg_reg[1][21]_0 (\T2H_reg_reg[1][21] ),
        .\T2H_reg_reg[1][8]_0 (\T2H_reg_reg[1][8] ),
        .\T2H_reg_reg[1][9]_0 (\T2H_reg_reg[1][9] ),
        .\To_reg[8]_0 (\genblk1[0].wsu_n_0 ),
        .\To_reg[8]_1 ({T2,\genblk1[0].wsu_n_2 ,\genblk1[0].wsu_n_3 ,\genblk1[0].wsu_n_4 ,\genblk1[0].wsu_n_5 ,\genblk1[0].wsu_n_6 ,\genblk1[0].wsu_n_7 ,\genblk1[0].wsu_n_8 ,\genblk1[0].wsu_n_9 }),
        .clk(clk),
        .\m_delay_reg[0] (\m_delay_reg[0] ),
        .\m_delay_reg[0]_0 (\m_delay_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized0_32 \genblk1[1].wsu 
       (.B({T2_0,\genblk1[1].wsu_n_42 ,\genblk1[1].wsu_n_43 ,\genblk1[1].wsu_n_44 ,\genblk1[1].wsu_n_45 ,\genblk1[1].wsu_n_46 ,\genblk1[1].wsu_n_47 ,\genblk1[1].wsu_n_48 }),
        .P({\genblk1[1].wsu_n_0 ,\genblk1[1].wsu_n_1 ,\genblk1[1].wsu_n_2 ,\genblk1[1].wsu_n_3 ,\genblk1[1].wsu_n_4 ,\genblk1[1].wsu_n_5 ,\genblk1[1].wsu_n_6 ,\genblk1[1].wsu_n_7 ,\genblk1[1].wsu_n_8 ,\genblk1[1].wsu_n_9 ,\genblk1[1].wsu_n_10 ,\genblk1[1].wsu_n_11 ,\genblk1[1].wsu_n_12 ,\genblk1[1].wsu_n_13 ,\genblk1[1].wsu_n_14 ,\genblk1[1].wsu_n_15 ,\genblk1[1].wsu_n_16 ,\genblk1[1].wsu_n_17 ,\genblk1[1].wsu_n_18 ,\genblk1[1].wsu_n_19 ,\genblk1[1].wsu_n_20 ,\genblk1[1].wsu_n_21 ,\genblk1[1].wsu_n_22 ,\genblk1[1].wsu_n_23 ,\genblk1[1].wsu_n_24 ,\genblk1[1].wsu_n_25 ,\genblk1[1].wsu_n_26 ,\genblk1[1].wsu_n_27 ,\genblk1[1].wsu_n_28 ,\genblk1[1].wsu_n_29 ,\genblk1[1].wsu_n_30 ,\genblk1[1].wsu_n_31 ,\genblk1[1].wsu_n_32 ,\genblk1[1].wsu_n_33 ,\genblk1[1].wsu_n_34 ,\genblk1[1].wsu_n_35 ,\genblk1[1].wsu_n_36 ,\genblk1[1].wsu_n_37 ,\genblk1[1].wsu_n_38 ,\genblk1[1].wsu_n_39 }),
        .Q({\genblk1[0].wsu_n_10 ,\genblk1[0].wsu_n_11 ,\genblk1[0].wsu_n_12 ,\genblk1[0].wsu_n_13 ,\genblk1[0].wsu_n_14 ,\genblk1[0].wsu_n_15 ,\genblk1[0].wsu_n_16 ,\genblk1[0].wsu_n_17 ,\genblk1[0].wsu_n_18 ,\genblk1[0].wsu_n_19 ,\genblk1[0].wsu_n_20 ,\genblk1[0].wsu_n_21 ,\genblk1[0].wsu_n_22 ,\genblk1[0].wsu_n_23 ,\genblk1[0].wsu_n_24 ,\genblk1[0].wsu_n_25 ,\genblk1[0].wsu_n_26 ,\genblk1[0].wsu_n_27 ,\genblk1[0].wsu_n_28 ,\genblk1[0].wsu_n_29 ,\genblk1[0].wsu_n_30 ,\genblk1[0].wsu_n_31 ,\genblk1[0].wsu_n_32 ,\genblk1[0].wsu_n_33 ,\genblk1[0].wsu_n_34 ,\genblk1[0].wsu_n_35 ,\genblk1[0].wsu_n_36 ,\genblk1[0].wsu_n_37 ,\genblk1[0].wsu_n_38 ,\genblk1[0].wsu_n_39 ,\genblk1[0].wsu_n_40 ,\genblk1[0].wsu_n_41 ,\genblk1[0].wsu_n_42 ,\genblk1[0].wsu_n_43 ,\genblk1[0].wsu_n_44 ,\genblk1[0].wsu_n_45 ,\genblk1[0].wsu_n_46 ,\genblk1[0].wsu_n_47 ,\genblk1[0].wsu_n_48 ,\genblk1[0].wsu_n_49 ,\genblk1[0].wsu_n_50 ,\genblk1[0].wsu_n_51 ,\genblk1[0].wsu_n_52 ,\genblk1[0].wsu_n_53 ,\genblk1[0].wsu_n_54 ,\genblk1[0].wsu_n_55 ,\genblk1[0].wsu_n_56 }),
        .clk(clk),
        .\m_delay_reg[0] (\genblk1[1].wsu_n_40 ),
        .\m_delay_reg[0]_0 (\genblk1[0].wsu_n_0 ),
        .\m_delay_reg[0]_1 ({T2,\genblk1[0].wsu_n_2 ,\genblk1[0].wsu_n_3 ,\genblk1[0].wsu_n_4 ,\genblk1[0].wsu_n_5 ,\genblk1[0].wsu_n_6 ,\genblk1[0].wsu_n_7 ,\genblk1[0].wsu_n_8 ,\genblk1[0].wsu_n_9 }),
        .\m_delay_reg[0]_2 (\m_delay_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized1_33 \genblk1[2].wsu 
       (.B({T2_0,\genblk1[1].wsu_n_42 ,\genblk1[1].wsu_n_43 ,\genblk1[1].wsu_n_44 ,\genblk1[1].wsu_n_45 ,\genblk1[1].wsu_n_46 ,\genblk1[1].wsu_n_47 ,\genblk1[1].wsu_n_48 ,\genblk1[1].wsu_n_39 }),
        .P({\genblk1[2].wsu_n_0 ,\genblk1[2].wsu_n_1 ,\genblk1[2].wsu_n_2 ,\genblk1[2].wsu_n_3 ,\genblk1[2].wsu_n_4 ,\genblk1[2].wsu_n_5 ,\genblk1[2].wsu_n_6 ,\genblk1[2].wsu_n_7 ,\genblk1[2].wsu_n_8 ,\genblk1[2].wsu_n_9 ,\genblk1[2].wsu_n_10 ,\genblk1[2].wsu_n_11 ,\genblk1[2].wsu_n_12 ,\genblk1[2].wsu_n_13 ,\genblk1[2].wsu_n_14 ,\genblk1[2].wsu_n_15 ,\genblk1[2].wsu_n_16 ,\genblk1[2].wsu_n_17 ,\genblk1[2].wsu_n_18 ,\genblk1[2].wsu_n_19 ,\genblk1[2].wsu_n_20 ,\genblk1[2].wsu_n_21 ,\genblk1[2].wsu_n_22 ,\genblk1[2].wsu_n_23 ,\genblk1[2].wsu_n_24 ,\genblk1[2].wsu_n_25 ,\genblk1[2].wsu_n_26 ,\genblk1[2].wsu_n_27 ,\genblk1[2].wsu_n_28 ,\genblk1[2].wsu_n_29 ,\genblk1[2].wsu_n_30 ,\genblk1[2].wsu_n_31 }),
        .clk(clk),
        .\m_delay_reg[0] (\genblk1[2].wsu_n_32 ),
        .\m_delay_reg[0]_0 ({T2_1,\genblk1[2].wsu_n_34 ,\genblk1[2].wsu_n_35 ,\genblk1[2].wsu_n_36 ,\genblk1[2].wsu_n_37 ,\genblk1[2].wsu_n_38 ,\genblk1[2].wsu_n_39 ,\genblk1[2].wsu_n_40 }),
        .\m_delay_reg[0]_1 (\genblk1[1].wsu_n_40 ),
        .\m_delay_reg[0]_2 (\m_delay_reg[0]_0 ),
        .\m_delay_reg[0]_3 ({\genblk1[1].wsu_n_0 ,\genblk1[1].wsu_n_1 ,\genblk1[1].wsu_n_2 ,\genblk1[1].wsu_n_3 ,\genblk1[1].wsu_n_4 ,\genblk1[1].wsu_n_5 ,\genblk1[1].wsu_n_6 ,\genblk1[1].wsu_n_7 ,\genblk1[1].wsu_n_8 ,\genblk1[1].wsu_n_9 ,\genblk1[1].wsu_n_10 ,\genblk1[1].wsu_n_11 ,\genblk1[1].wsu_n_12 ,\genblk1[1].wsu_n_13 ,\genblk1[1].wsu_n_14 ,\genblk1[1].wsu_n_15 ,\genblk1[1].wsu_n_16 ,\genblk1[1].wsu_n_17 ,\genblk1[1].wsu_n_18 ,\genblk1[1].wsu_n_19 ,\genblk1[1].wsu_n_20 ,\genblk1[1].wsu_n_21 ,\genblk1[1].wsu_n_22 ,\genblk1[1].wsu_n_23 ,\genblk1[1].wsu_n_24 ,\genblk1[1].wsu_n_25 ,\genblk1[1].wsu_n_26 ,\genblk1[1].wsu_n_27 ,\genblk1[1].wsu_n_28 ,\genblk1[1].wsu_n_29 ,\genblk1[1].wsu_n_30 ,\genblk1[1].wsu_n_31 ,\genblk1[1].wsu_n_32 ,\genblk1[1].wsu_n_33 ,\genblk1[1].wsu_n_34 ,\genblk1[1].wsu_n_35 ,\genblk1[1].wsu_n_36 ,\genblk1[1].wsu_n_37 ,\genblk1[1].wsu_n_38 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized2_34 \genblk1[3].wsu 
       (.B({T2_1,\genblk1[2].wsu_n_34 ,\genblk1[2].wsu_n_35 ,\genblk1[2].wsu_n_36 ,\genblk1[2].wsu_n_37 ,\genblk1[2].wsu_n_38 ,\genblk1[2].wsu_n_39 ,\genblk1[2].wsu_n_40 ,\genblk1[2].wsu_n_31 }),
        .P({\genblk1[3].wsu_n_0 ,\genblk1[3].wsu_n_1 ,\genblk1[3].wsu_n_2 ,\genblk1[3].wsu_n_3 ,\genblk1[3].wsu_n_4 ,\genblk1[3].wsu_n_5 ,\genblk1[3].wsu_n_6 ,\genblk1[3].wsu_n_7 ,\genblk1[3].wsu_n_8 ,\genblk1[3].wsu_n_9 ,\genblk1[3].wsu_n_10 ,\genblk1[3].wsu_n_11 ,\genblk1[3].wsu_n_12 ,\genblk1[3].wsu_n_13 ,\genblk1[3].wsu_n_14 ,\genblk1[3].wsu_n_15 ,\genblk1[3].wsu_n_16 ,\genblk1[3].wsu_n_17 ,\genblk1[3].wsu_n_18 ,\genblk1[3].wsu_n_19 ,\genblk1[3].wsu_n_20 ,\genblk1[3].wsu_n_21 ,\genblk1[3].wsu_n_22 ,\genblk1[3].wsu_n_23 ,\genblk1[3].wsu_n_24 ,\genblk1[3].wsu_n_25 ,\genblk1[3].wsu_n_26 ,\genblk1[3].wsu_n_27 ,\genblk1[3].wsu_n_28 ,\genblk1[3].wsu_n_29 ,\genblk1[3].wsu_n_30 ,\genblk1[3].wsu_n_31 }),
        .S({\genblk1[3].wsu_n_32 ,\genblk1[3].wsu_n_33 ,\genblk1[3].wsu_n_34 ,\genblk1[3].wsu_n_35 }),
        .clk(clk),
        .\genblk1[0].q_reg (\genblk1[0].q_reg ),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .\m_delay_reg[0] ({\genblk1[3].wsu_n_36 ,\genblk1[3].wsu_n_37 ,\genblk1[3].wsu_n_38 ,\genblk1[3].wsu_n_39 }),
        .\m_delay_reg[0]_0 ({\genblk1[3].wsu_n_40 ,\genblk1[3].wsu_n_41 ,\genblk1[3].wsu_n_42 ,\genblk1[3].wsu_n_43 }),
        .\m_delay_reg[0]_1 ({\genblk1[3].wsu_n_44 ,\genblk1[3].wsu_n_45 ,\genblk1[3].wsu_n_46 ,\genblk1[3].wsu_n_47 }),
        .\m_delay_reg[0]_2 ({\genblk1[3].wsu_n_48 ,\genblk1[3].wsu_n_49 ,\genblk1[3].wsu_n_50 ,\genblk1[3].wsu_n_51 }),
        .\m_delay_reg[0]_3 ({\genblk1[3].wsu_n_52 ,\genblk1[3].wsu_n_53 ,\genblk1[3].wsu_n_54 ,\genblk1[3].wsu_n_55 }),
        .\m_delay_reg[0]_4 ({\genblk1[3].wsu_n_56 ,\genblk1[3].wsu_n_57 ,\genblk1[3].wsu_n_58 ,\genblk1[3].wsu_n_59 }),
        .\m_delay_reg[0]_5 ({\genblk1[3].wsu_n_60 ,\genblk1[3].wsu_n_61 ,\genblk1[3].wsu_n_62 ,\genblk1[3].wsu_n_63 }),
        .\m_delay_reg[0]_6 (\genblk1[3].wsu_n_64 ),
        .\m_delay_reg[0]_7 (\genblk1[2].wsu_n_32 ),
        .\m_delay_reg[0]_8 (\m_delay_reg[0]_0 ),
        .\m_delay_reg[0]_9 ({\genblk1[2].wsu_n_0 ,\genblk1[2].wsu_n_1 ,\genblk1[2].wsu_n_2 ,\genblk1[2].wsu_n_3 ,\genblk1[2].wsu_n_4 ,\genblk1[2].wsu_n_5 ,\genblk1[2].wsu_n_6 ,\genblk1[2].wsu_n_7 ,\genblk1[2].wsu_n_8 ,\genblk1[2].wsu_n_9 ,\genblk1[2].wsu_n_10 ,\genblk1[2].wsu_n_11 ,\genblk1[2].wsu_n_12 ,\genblk1[2].wsu_n_13 ,\genblk1[2].wsu_n_14 ,\genblk1[2].wsu_n_15 ,\genblk1[2].wsu_n_16 ,\genblk1[2].wsu_n_17 ,\genblk1[2].wsu_n_18 ,\genblk1[2].wsu_n_19 ,\genblk1[2].wsu_n_20 ,\genblk1[2].wsu_n_21 ,\genblk1[2].wsu_n_22 ,\genblk1[2].wsu_n_23 ,\genblk1[2].wsu_n_24 ,\genblk1[2].wsu_n_25 ,\genblk1[2].wsu_n_26 ,\genblk1[2].wsu_n_27 ,\genblk1[2].wsu_n_28 ,\genblk1[2].wsu_n_29 ,\genblk1[2].wsu_n_30 }));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__0_i_1__0
       (.I0(Q[7]),
        .I1(\msub_reg_reg[7] [3]),
        .O(\B_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__0_i_2__0
       (.I0(Q[6]),
        .I1(\msub_reg_reg[7] [2]),
        .O(\B_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__0_i_3__0
       (.I0(Q[5]),
        .I1(\msub_reg_reg[7] [1]),
        .O(\B_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__0_i_4__0
       (.I0(Q[4]),
        .I1(\msub_reg_reg[7] [0]),
        .O(\B_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__1_i_1__0
       (.I0(Q[11]),
        .I1(\msub_reg_reg[11] [3]),
        .O(\B_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__1_i_2__0
       (.I0(Q[10]),
        .I1(\msub_reg_reg[11] [2]),
        .O(\B_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__1_i_3__0
       (.I0(Q[9]),
        .I1(\msub_reg_reg[11] [1]),
        .O(\B_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__1_i_4__0
       (.I0(Q[8]),
        .I1(\msub_reg_reg[11] [0]),
        .O(\B_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__2_i_1__0
       (.I0(Q[15]),
        .I1(\msub_reg_reg[15] [3]),
        .O(\B_reg[15]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__2_i_2__0
       (.I0(Q[14]),
        .I1(\msub_reg_reg[15] [2]),
        .O(\B_reg[15]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__2_i_3__0
       (.I0(Q[13]),
        .I1(\msub_reg_reg[15] [1]),
        .O(\B_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__2_i_4__0
       (.I0(Q[12]),
        .I1(\msub_reg_reg[15] [0]),
        .O(\B_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__3_i_1__0
       (.I0(Q[19]),
        .I1(\msub_reg_reg[19] [3]),
        .O(\B_reg[19]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__3_i_2__0
       (.I0(Q[18]),
        .I1(\msub_reg_reg[19] [2]),
        .O(\B_reg[19]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__3_i_3__0
       (.I0(Q[17]),
        .I1(\msub_reg_reg[19] [1]),
        .O(\B_reg[19]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__3_i_4__0
       (.I0(Q[16]),
        .I1(\msub_reg_reg[19] [0]),
        .O(\B_reg[19]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__4_i_1__0
       (.I0(Q[23]),
        .I1(\msub_reg_reg[23] [3]),
        .O(\B_reg[23]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__4_i_2__0
       (.I0(Q[22]),
        .I1(\msub_reg_reg[23] [2]),
        .O(\B_reg[23]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__4_i_3__0
       (.I0(Q[21]),
        .I1(\msub_reg_reg[23] [1]),
        .O(\B_reg[23]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__4_i_4__0
       (.I0(Q[20]),
        .I1(\msub_reg_reg[23] [0]),
        .O(\B_reg[23]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__5_i_1__0
       (.I0(Q[27]),
        .I1(\msub_reg_reg[27] [3]),
        .O(\B_reg[27]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__5_i_2__0
       (.I0(Q[26]),
        .I1(\msub_reg_reg[27] [2]),
        .O(\B_reg[27]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__5_i_3__0
       (.I0(Q[25]),
        .I1(\msub_reg_reg[27] [1]),
        .O(\B_reg[27]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__5_i_4__0
       (.I0(Q[24]),
        .I1(\msub_reg_reg[27] [0]),
        .O(\B_reg[27]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__6_i_1__0
       (.I0(Q[31]),
        .I1(\msub_reg_reg[31] [3]),
        .O(\B_reg[31]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__6_i_2__0
       (.I0(Q[30]),
        .I1(\msub_reg_reg[31] [2]),
        .O(\B_reg[31]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__6_i_3__0
       (.I0(Q[29]),
        .I1(\msub_reg_reg[31] [1]),
        .O(\B_reg[31]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__6_i_4__0
       (.I0(Q[28]),
        .I1(\msub_reg_reg[31] [0]),
        .O(\B_reg[31]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry_i_1__0
       (.I0(Q[3]),
        .I1(DI[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry_i_2__0
       (.I0(Q[2]),
        .I1(DI[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry_i_3__0
       (.I0(Q[1]),
        .I1(DI[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry_i_4__0
       (.I0(Q[0]),
        .I1(DI[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "wlmont_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_p0_50
   (S,
    Q,
    \B_reg[7]_0 ,
    \B_reg[11]_0 ,
    \B_reg[15]_0 ,
    \B_reg[19]_0 ,
    \B_reg[23]_0 ,
    \B_reg[27]_0 ,
    \B_reg[31]_0 ,
    \T2H_reg_reg[1][21] ,
    clk,
    \T2H_reg_reg[1][20] ,
    \T2H_reg_reg[1][19] ,
    \T2H_reg_reg[1][18] ,
    \T2H_reg_reg[1][17] ,
    \T2H_reg_reg[1][16] ,
    \T2H_reg_reg[1][15] ,
    \T2H_reg_reg[1][14] ,
    \T2H_reg_reg[1][13] ,
    \T2H_reg_reg[1][12] ,
    \T2H_reg_reg[1][11] ,
    \T2H_reg_reg[1][10] ,
    \T2H_reg_reg[1][9] ,
    \T2H_reg_reg[1][8] ,
    P,
    \m_delay_reg[0] ,
    B,
    \m_delay_reg[0]_0 ,
    DI,
    \msub_reg_reg[7] ,
    \msub_reg_reg[11] ,
    \msub_reg_reg[15] ,
    \msub_reg_reg[19] ,
    \msub_reg_reg[23] ,
    \msub_reg_reg[27] ,
    \msub_reg_reg[31] ,
    \genblk1[0].q_reg ,
    \genblk8[0].q_reg ,
    D);
  output [3:0]S;
  output [31:0]Q;
  output [3:0]\B_reg[7]_0 ;
  output [3:0]\B_reg[11]_0 ;
  output [3:0]\B_reg[15]_0 ;
  output [3:0]\B_reg[19]_0 ;
  output [3:0]\B_reg[23]_0 ;
  output [3:0]\B_reg[27]_0 ;
  output [3:0]\B_reg[31]_0 ;
  input \T2H_reg_reg[1][21] ;
  input clk;
  input \T2H_reg_reg[1][20] ;
  input \T2H_reg_reg[1][19] ;
  input \T2H_reg_reg[1][18] ;
  input \T2H_reg_reg[1][17] ;
  input \T2H_reg_reg[1][16] ;
  input \T2H_reg_reg[1][15] ;
  input \T2H_reg_reg[1][14] ;
  input \T2H_reg_reg[1][13] ;
  input \T2H_reg_reg[1][12] ;
  input \T2H_reg_reg[1][11] ;
  input \T2H_reg_reg[1][10] ;
  input \T2H_reg_reg[1][9] ;
  input \T2H_reg_reg[1][8] ;
  input [7:0]P;
  input \m_delay_reg[0] ;
  input [8:0]B;
  input [22:0]\m_delay_reg[0]_0 ;
  input [3:0]DI;
  input [3:0]\msub_reg_reg[7] ;
  input [3:0]\msub_reg_reg[11] ;
  input [3:0]\msub_reg_reg[15] ;
  input [3:0]\msub_reg_reg[19] ;
  input [3:0]\msub_reg_reg[23] ;
  input [3:0]\msub_reg_reg[27] ;
  input [3:0]\msub_reg_reg[31] ;
  input [18:0]\genblk1[0].q_reg ;
  input [12:0]\genblk8[0].q_reg ;
  input [32:0]D;

  wire [8:0]B;
  wire \B[0]_i_1_n_0 ;
  wire \B[10]_i_1_n_0 ;
  wire \B[11]_i_1_n_0 ;
  wire \B[12]_i_1_n_0 ;
  wire \B[13]_i_1_n_0 ;
  wire \B[14]_i_1_n_0 ;
  wire \B[15]_i_1_n_0 ;
  wire \B[16]_i_1_n_0 ;
  wire \B[17]_i_1_n_0 ;
  wire \B[18]_i_1_n_0 ;
  wire \B[19]_i_1_n_0 ;
  wire \B[1]_i_1_n_0 ;
  wire \B[20]_i_1_n_0 ;
  wire \B[21]_i_1_n_0 ;
  wire \B[22]_i_1_n_0 ;
  wire \B[23]_i_1_n_0 ;
  wire \B[24]_i_1_n_0 ;
  wire \B[25]_i_1_n_0 ;
  wire \B[26]_i_1_n_0 ;
  wire \B[27]_i_1_n_0 ;
  wire \B[28]_i_1_n_0 ;
  wire \B[29]_i_1_n_0 ;
  wire \B[2]_i_1_n_0 ;
  wire \B[30]_i_1_n_0 ;
  wire \B[31]_i_1_n_0 ;
  wire \B[3]_i_1_n_0 ;
  wire \B[4]_i_1_n_0 ;
  wire \B[5]_i_1_n_0 ;
  wire \B[6]_i_1_n_0 ;
  wire \B[7]_i_1_n_0 ;
  wire \B[8]_i_1_n_0 ;
  wire \B[9]_i_1_n_0 ;
  wire [32:0]B_q;
  wire B_q_carry__0_n_0;
  wire B_q_carry__0_n_1;
  wire B_q_carry__0_n_2;
  wire B_q_carry__0_n_3;
  wire B_q_carry__1_n_0;
  wire B_q_carry__1_n_1;
  wire B_q_carry__1_n_2;
  wire B_q_carry__1_n_3;
  wire B_q_carry__2_n_0;
  wire B_q_carry__2_n_1;
  wire B_q_carry__2_n_2;
  wire B_q_carry__2_n_3;
  wire B_q_carry__3_n_0;
  wire B_q_carry__3_n_1;
  wire B_q_carry__3_n_2;
  wire B_q_carry__3_n_3;
  wire B_q_carry__4_n_0;
  wire B_q_carry__4_n_1;
  wire B_q_carry__4_n_2;
  wire B_q_carry__4_n_3;
  wire B_q_carry__5_n_0;
  wire B_q_carry__5_n_1;
  wire B_q_carry__5_n_2;
  wire B_q_carry__5_n_3;
  wire B_q_carry__6_n_0;
  wire B_q_carry__6_n_1;
  wire B_q_carry__6_n_2;
  wire B_q_carry__6_n_3;
  wire B_q_carry_n_0;
  wire B_q_carry_n_1;
  wire B_q_carry_n_2;
  wire B_q_carry_n_3;
  wire [3:0]\B_reg[11]_0 ;
  wire [3:0]\B_reg[15]_0 ;
  wire [3:0]\B_reg[19]_0 ;
  wire [3:0]\B_reg[23]_0 ;
  wire [3:0]\B_reg[27]_0 ;
  wire [3:0]\B_reg[31]_0 ;
  wire [3:0]\B_reg[7]_0 ;
  wire [32:0]D;
  wire [3:0]DI;
  wire [7:0]P;
  wire [31:0]Q;
  wire [3:0]S;
  wire [8:8]T2;
  wire \T2H_reg_reg[1][10] ;
  wire \T2H_reg_reg[1][11] ;
  wire \T2H_reg_reg[1][12] ;
  wire \T2H_reg_reg[1][13] ;
  wire \T2H_reg_reg[1][14] ;
  wire \T2H_reg_reg[1][15] ;
  wire \T2H_reg_reg[1][16] ;
  wire \T2H_reg_reg[1][17] ;
  wire \T2H_reg_reg[1][18] ;
  wire \T2H_reg_reg[1][19] ;
  wire \T2H_reg_reg[1][20] ;
  wire \T2H_reg_reg[1][21] ;
  wire \T2H_reg_reg[1][8] ;
  wire \T2H_reg_reg[1][9] ;
  wire [8:8]T2_0;
  wire [8:8]T2_1;
  wire clk;
  wire [18:0]\genblk1[0].q_reg ;
  wire \genblk1[0].wsu_n_0 ;
  wire \genblk1[0].wsu_n_10 ;
  wire \genblk1[0].wsu_n_11 ;
  wire \genblk1[0].wsu_n_12 ;
  wire \genblk1[0].wsu_n_13 ;
  wire \genblk1[0].wsu_n_14 ;
  wire \genblk1[0].wsu_n_15 ;
  wire \genblk1[0].wsu_n_16 ;
  wire \genblk1[0].wsu_n_17 ;
  wire \genblk1[0].wsu_n_18 ;
  wire \genblk1[0].wsu_n_19 ;
  wire \genblk1[0].wsu_n_2 ;
  wire \genblk1[0].wsu_n_20 ;
  wire \genblk1[0].wsu_n_21 ;
  wire \genblk1[0].wsu_n_22 ;
  wire \genblk1[0].wsu_n_23 ;
  wire \genblk1[0].wsu_n_24 ;
  wire \genblk1[0].wsu_n_25 ;
  wire \genblk1[0].wsu_n_26 ;
  wire \genblk1[0].wsu_n_27 ;
  wire \genblk1[0].wsu_n_28 ;
  wire \genblk1[0].wsu_n_29 ;
  wire \genblk1[0].wsu_n_3 ;
  wire \genblk1[0].wsu_n_30 ;
  wire \genblk1[0].wsu_n_31 ;
  wire \genblk1[0].wsu_n_32 ;
  wire \genblk1[0].wsu_n_33 ;
  wire \genblk1[0].wsu_n_34 ;
  wire \genblk1[0].wsu_n_35 ;
  wire \genblk1[0].wsu_n_36 ;
  wire \genblk1[0].wsu_n_37 ;
  wire \genblk1[0].wsu_n_38 ;
  wire \genblk1[0].wsu_n_39 ;
  wire \genblk1[0].wsu_n_4 ;
  wire \genblk1[0].wsu_n_40 ;
  wire \genblk1[0].wsu_n_41 ;
  wire \genblk1[0].wsu_n_42 ;
  wire \genblk1[0].wsu_n_43 ;
  wire \genblk1[0].wsu_n_44 ;
  wire \genblk1[0].wsu_n_45 ;
  wire \genblk1[0].wsu_n_46 ;
  wire \genblk1[0].wsu_n_47 ;
  wire \genblk1[0].wsu_n_48 ;
  wire \genblk1[0].wsu_n_49 ;
  wire \genblk1[0].wsu_n_5 ;
  wire \genblk1[0].wsu_n_50 ;
  wire \genblk1[0].wsu_n_51 ;
  wire \genblk1[0].wsu_n_52 ;
  wire \genblk1[0].wsu_n_53 ;
  wire \genblk1[0].wsu_n_54 ;
  wire \genblk1[0].wsu_n_55 ;
  wire \genblk1[0].wsu_n_56 ;
  wire \genblk1[0].wsu_n_6 ;
  wire \genblk1[0].wsu_n_7 ;
  wire \genblk1[0].wsu_n_8 ;
  wire \genblk1[0].wsu_n_9 ;
  wire \genblk1[1].wsu_n_0 ;
  wire \genblk1[1].wsu_n_1 ;
  wire \genblk1[1].wsu_n_10 ;
  wire \genblk1[1].wsu_n_11 ;
  wire \genblk1[1].wsu_n_12 ;
  wire \genblk1[1].wsu_n_13 ;
  wire \genblk1[1].wsu_n_14 ;
  wire \genblk1[1].wsu_n_15 ;
  wire \genblk1[1].wsu_n_16 ;
  wire \genblk1[1].wsu_n_17 ;
  wire \genblk1[1].wsu_n_18 ;
  wire \genblk1[1].wsu_n_19 ;
  wire \genblk1[1].wsu_n_2 ;
  wire \genblk1[1].wsu_n_20 ;
  wire \genblk1[1].wsu_n_21 ;
  wire \genblk1[1].wsu_n_22 ;
  wire \genblk1[1].wsu_n_23 ;
  wire \genblk1[1].wsu_n_24 ;
  wire \genblk1[1].wsu_n_25 ;
  wire \genblk1[1].wsu_n_26 ;
  wire \genblk1[1].wsu_n_27 ;
  wire \genblk1[1].wsu_n_28 ;
  wire \genblk1[1].wsu_n_29 ;
  wire \genblk1[1].wsu_n_3 ;
  wire \genblk1[1].wsu_n_30 ;
  wire \genblk1[1].wsu_n_31 ;
  wire \genblk1[1].wsu_n_32 ;
  wire \genblk1[1].wsu_n_33 ;
  wire \genblk1[1].wsu_n_34 ;
  wire \genblk1[1].wsu_n_35 ;
  wire \genblk1[1].wsu_n_36 ;
  wire \genblk1[1].wsu_n_37 ;
  wire \genblk1[1].wsu_n_38 ;
  wire \genblk1[1].wsu_n_39 ;
  wire \genblk1[1].wsu_n_4 ;
  wire \genblk1[1].wsu_n_40 ;
  wire \genblk1[1].wsu_n_42 ;
  wire \genblk1[1].wsu_n_43 ;
  wire \genblk1[1].wsu_n_44 ;
  wire \genblk1[1].wsu_n_45 ;
  wire \genblk1[1].wsu_n_46 ;
  wire \genblk1[1].wsu_n_47 ;
  wire \genblk1[1].wsu_n_48 ;
  wire \genblk1[1].wsu_n_5 ;
  wire \genblk1[1].wsu_n_6 ;
  wire \genblk1[1].wsu_n_7 ;
  wire \genblk1[1].wsu_n_8 ;
  wire \genblk1[1].wsu_n_9 ;
  wire \genblk1[2].wsu_n_0 ;
  wire \genblk1[2].wsu_n_1 ;
  wire \genblk1[2].wsu_n_10 ;
  wire \genblk1[2].wsu_n_11 ;
  wire \genblk1[2].wsu_n_12 ;
  wire \genblk1[2].wsu_n_13 ;
  wire \genblk1[2].wsu_n_14 ;
  wire \genblk1[2].wsu_n_15 ;
  wire \genblk1[2].wsu_n_16 ;
  wire \genblk1[2].wsu_n_17 ;
  wire \genblk1[2].wsu_n_18 ;
  wire \genblk1[2].wsu_n_19 ;
  wire \genblk1[2].wsu_n_2 ;
  wire \genblk1[2].wsu_n_20 ;
  wire \genblk1[2].wsu_n_21 ;
  wire \genblk1[2].wsu_n_22 ;
  wire \genblk1[2].wsu_n_23 ;
  wire \genblk1[2].wsu_n_24 ;
  wire \genblk1[2].wsu_n_25 ;
  wire \genblk1[2].wsu_n_26 ;
  wire \genblk1[2].wsu_n_27 ;
  wire \genblk1[2].wsu_n_28 ;
  wire \genblk1[2].wsu_n_29 ;
  wire \genblk1[2].wsu_n_3 ;
  wire \genblk1[2].wsu_n_30 ;
  wire \genblk1[2].wsu_n_31 ;
  wire \genblk1[2].wsu_n_32 ;
  wire \genblk1[2].wsu_n_34 ;
  wire \genblk1[2].wsu_n_35 ;
  wire \genblk1[2].wsu_n_36 ;
  wire \genblk1[2].wsu_n_37 ;
  wire \genblk1[2].wsu_n_38 ;
  wire \genblk1[2].wsu_n_39 ;
  wire \genblk1[2].wsu_n_4 ;
  wire \genblk1[2].wsu_n_40 ;
  wire \genblk1[2].wsu_n_5 ;
  wire \genblk1[2].wsu_n_6 ;
  wire \genblk1[2].wsu_n_7 ;
  wire \genblk1[2].wsu_n_8 ;
  wire \genblk1[2].wsu_n_9 ;
  wire \genblk1[3].wsu_n_0 ;
  wire \genblk1[3].wsu_n_1 ;
  wire \genblk1[3].wsu_n_10 ;
  wire \genblk1[3].wsu_n_11 ;
  wire \genblk1[3].wsu_n_12 ;
  wire \genblk1[3].wsu_n_13 ;
  wire \genblk1[3].wsu_n_14 ;
  wire \genblk1[3].wsu_n_15 ;
  wire \genblk1[3].wsu_n_16 ;
  wire \genblk1[3].wsu_n_17 ;
  wire \genblk1[3].wsu_n_18 ;
  wire \genblk1[3].wsu_n_19 ;
  wire \genblk1[3].wsu_n_2 ;
  wire \genblk1[3].wsu_n_20 ;
  wire \genblk1[3].wsu_n_21 ;
  wire \genblk1[3].wsu_n_22 ;
  wire \genblk1[3].wsu_n_23 ;
  wire \genblk1[3].wsu_n_24 ;
  wire \genblk1[3].wsu_n_25 ;
  wire \genblk1[3].wsu_n_26 ;
  wire \genblk1[3].wsu_n_27 ;
  wire \genblk1[3].wsu_n_28 ;
  wire \genblk1[3].wsu_n_29 ;
  wire \genblk1[3].wsu_n_3 ;
  wire \genblk1[3].wsu_n_30 ;
  wire \genblk1[3].wsu_n_31 ;
  wire \genblk1[3].wsu_n_32 ;
  wire \genblk1[3].wsu_n_33 ;
  wire \genblk1[3].wsu_n_34 ;
  wire \genblk1[3].wsu_n_35 ;
  wire \genblk1[3].wsu_n_36 ;
  wire \genblk1[3].wsu_n_37 ;
  wire \genblk1[3].wsu_n_38 ;
  wire \genblk1[3].wsu_n_39 ;
  wire \genblk1[3].wsu_n_4 ;
  wire \genblk1[3].wsu_n_40 ;
  wire \genblk1[3].wsu_n_41 ;
  wire \genblk1[3].wsu_n_42 ;
  wire \genblk1[3].wsu_n_43 ;
  wire \genblk1[3].wsu_n_44 ;
  wire \genblk1[3].wsu_n_45 ;
  wire \genblk1[3].wsu_n_46 ;
  wire \genblk1[3].wsu_n_47 ;
  wire \genblk1[3].wsu_n_48 ;
  wire \genblk1[3].wsu_n_49 ;
  wire \genblk1[3].wsu_n_5 ;
  wire \genblk1[3].wsu_n_50 ;
  wire \genblk1[3].wsu_n_51 ;
  wire \genblk1[3].wsu_n_52 ;
  wire \genblk1[3].wsu_n_53 ;
  wire \genblk1[3].wsu_n_54 ;
  wire \genblk1[3].wsu_n_55 ;
  wire \genblk1[3].wsu_n_56 ;
  wire \genblk1[3].wsu_n_57 ;
  wire \genblk1[3].wsu_n_58 ;
  wire \genblk1[3].wsu_n_59 ;
  wire \genblk1[3].wsu_n_6 ;
  wire \genblk1[3].wsu_n_60 ;
  wire \genblk1[3].wsu_n_61 ;
  wire \genblk1[3].wsu_n_62 ;
  wire \genblk1[3].wsu_n_63 ;
  wire \genblk1[3].wsu_n_64 ;
  wire \genblk1[3].wsu_n_7 ;
  wire \genblk1[3].wsu_n_8 ;
  wire \genblk1[3].wsu_n_9 ;
  wire [12:0]\genblk8[0].q_reg ;
  wire \m_delay_reg[0] ;
  wire [22:0]\m_delay_reg[0]_0 ;
  wire [3:0]\msub_reg_reg[11] ;
  wire [3:0]\msub_reg_reg[15] ;
  wire [3:0]\msub_reg_reg[19] ;
  wire [3:0]\msub_reg_reg[23] ;
  wire [3:0]\msub_reg_reg[27] ;
  wire [3:0]\msub_reg_reg[31] ;
  wire [3:0]\msub_reg_reg[7] ;
  wire [3:0]NLW_B_q_carry__7_CO_UNCONNECTED;
  wire [3:1]NLW_B_q_carry__7_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[0]_i_1 
       (.I0(\genblk1[3].wsu_n_31 ),
        .I1(B_q[32]),
        .I2(B_q[0]),
        .O(\B[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[10]_i_1 
       (.I0(\genblk1[3].wsu_n_21 ),
        .I1(B_q[32]),
        .I2(B_q[10]),
        .O(\B[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[11]_i_1 
       (.I0(\genblk1[3].wsu_n_20 ),
        .I1(B_q[32]),
        .I2(B_q[11]),
        .O(\B[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[12]_i_1 
       (.I0(\genblk1[3].wsu_n_19 ),
        .I1(B_q[32]),
        .I2(B_q[12]),
        .O(\B[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[13]_i_1 
       (.I0(\genblk1[3].wsu_n_18 ),
        .I1(B_q[32]),
        .I2(B_q[13]),
        .O(\B[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[14]_i_1 
       (.I0(\genblk1[3].wsu_n_17 ),
        .I1(B_q[32]),
        .I2(B_q[14]),
        .O(\B[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[15]_i_1 
       (.I0(\genblk1[3].wsu_n_16 ),
        .I1(B_q[32]),
        .I2(B_q[15]),
        .O(\B[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[16]_i_1 
       (.I0(\genblk1[3].wsu_n_15 ),
        .I1(B_q[32]),
        .I2(B_q[16]),
        .O(\B[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[17]_i_1 
       (.I0(\genblk1[3].wsu_n_14 ),
        .I1(B_q[32]),
        .I2(B_q[17]),
        .O(\B[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[18]_i_1 
       (.I0(\genblk1[3].wsu_n_13 ),
        .I1(B_q[32]),
        .I2(B_q[18]),
        .O(\B[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[19]_i_1 
       (.I0(\genblk1[3].wsu_n_12 ),
        .I1(B_q[32]),
        .I2(B_q[19]),
        .O(\B[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[1]_i_1 
       (.I0(\genblk1[3].wsu_n_30 ),
        .I1(B_q[32]),
        .I2(B_q[1]),
        .O(\B[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[20]_i_1 
       (.I0(\genblk1[3].wsu_n_11 ),
        .I1(B_q[32]),
        .I2(B_q[20]),
        .O(\B[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[21]_i_1 
       (.I0(\genblk1[3].wsu_n_10 ),
        .I1(B_q[32]),
        .I2(B_q[21]),
        .O(\B[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[22]_i_1 
       (.I0(\genblk1[3].wsu_n_9 ),
        .I1(B_q[32]),
        .I2(B_q[22]),
        .O(\B[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[23]_i_1 
       (.I0(\genblk1[3].wsu_n_8 ),
        .I1(B_q[32]),
        .I2(B_q[23]),
        .O(\B[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[24]_i_1 
       (.I0(\genblk1[3].wsu_n_7 ),
        .I1(B_q[32]),
        .I2(B_q[24]),
        .O(\B[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[25]_i_1 
       (.I0(\genblk1[3].wsu_n_6 ),
        .I1(B_q[32]),
        .I2(B_q[25]),
        .O(\B[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[26]_i_1 
       (.I0(\genblk1[3].wsu_n_5 ),
        .I1(B_q[32]),
        .I2(B_q[26]),
        .O(\B[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[27]_i_1 
       (.I0(\genblk1[3].wsu_n_4 ),
        .I1(B_q[32]),
        .I2(B_q[27]),
        .O(\B[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[28]_i_1 
       (.I0(\genblk1[3].wsu_n_3 ),
        .I1(B_q[32]),
        .I2(B_q[28]),
        .O(\B[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[29]_i_1 
       (.I0(\genblk1[3].wsu_n_2 ),
        .I1(B_q[32]),
        .I2(B_q[29]),
        .O(\B[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[2]_i_1 
       (.I0(\genblk1[3].wsu_n_29 ),
        .I1(B_q[32]),
        .I2(B_q[2]),
        .O(\B[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[30]_i_1 
       (.I0(\genblk1[3].wsu_n_1 ),
        .I1(B_q[32]),
        .I2(B_q[30]),
        .O(\B[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[31]_i_1 
       (.I0(\genblk1[3].wsu_n_0 ),
        .I1(B_q[32]),
        .I2(B_q[31]),
        .O(\B[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[3]_i_1 
       (.I0(\genblk1[3].wsu_n_28 ),
        .I1(B_q[32]),
        .I2(B_q[3]),
        .O(\B[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[4]_i_1 
       (.I0(\genblk1[3].wsu_n_27 ),
        .I1(B_q[32]),
        .I2(B_q[4]),
        .O(\B[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[5]_i_1 
       (.I0(\genblk1[3].wsu_n_26 ),
        .I1(B_q[32]),
        .I2(B_q[5]),
        .O(\B[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[6]_i_1 
       (.I0(\genblk1[3].wsu_n_25 ),
        .I1(B_q[32]),
        .I2(B_q[6]),
        .O(\B[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[7]_i_1 
       (.I0(\genblk1[3].wsu_n_24 ),
        .I1(B_q[32]),
        .I2(B_q[7]),
        .O(\B[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[8]_i_1 
       (.I0(\genblk1[3].wsu_n_23 ),
        .I1(B_q[32]),
        .I2(B_q[8]),
        .O(\B[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[9]_i_1 
       (.I0(\genblk1[3].wsu_n_22 ),
        .I1(B_q[32]),
        .I2(B_q[9]),
        .O(\B[9]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry
       (.CI(1'b0),
        .CO({B_q_carry_n_0,B_q_carry_n_1,B_q_carry_n_2,B_q_carry_n_3}),
        .CYINIT(1'b1),
        .DI({\genblk1[3].wsu_n_28 ,\genblk1[3].wsu_n_29 ,\genblk1[3].wsu_n_30 ,\genblk1[3].wsu_n_31 }),
        .O(B_q[3:0]),
        .S({\genblk1[3].wsu_n_56 ,\genblk1[3].wsu_n_57 ,\genblk1[3].wsu_n_58 ,\genblk1[3].wsu_n_59 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__0
       (.CI(B_q_carry_n_0),
        .CO({B_q_carry__0_n_0,B_q_carry__0_n_1,B_q_carry__0_n_2,B_q_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_24 ,\genblk1[3].wsu_n_25 ,\genblk1[3].wsu_n_26 ,\genblk1[3].wsu_n_27 }),
        .O(B_q[7:4]),
        .S({\genblk1[3].wsu_n_60 ,\genblk1[3].wsu_n_61 ,\genblk1[3].wsu_n_62 ,\genblk1[3].wsu_n_63 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__1
       (.CI(B_q_carry__0_n_0),
        .CO({B_q_carry__1_n_0,B_q_carry__1_n_1,B_q_carry__1_n_2,B_q_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_20 ,\genblk1[3].wsu_n_21 ,\genblk1[3].wsu_n_22 ,\genblk1[3].wsu_n_23 }),
        .O(B_q[11:8]),
        .S({\genblk1[3].wsu_n_36 ,\genblk1[3].wsu_n_37 ,\genblk1[3].wsu_n_38 ,\genblk1[3].wsu_n_39 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__2
       (.CI(B_q_carry__1_n_0),
        .CO({B_q_carry__2_n_0,B_q_carry__2_n_1,B_q_carry__2_n_2,B_q_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_16 ,\genblk1[3].wsu_n_17 ,\genblk1[3].wsu_n_18 ,\genblk1[3].wsu_n_19 }),
        .O(B_q[15:12]),
        .S({\genblk1[3].wsu_n_32 ,\genblk1[3].wsu_n_33 ,\genblk1[3].wsu_n_34 ,\genblk1[3].wsu_n_35 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__3
       (.CI(B_q_carry__2_n_0),
        .CO({B_q_carry__3_n_0,B_q_carry__3_n_1,B_q_carry__3_n_2,B_q_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_12 ,\genblk1[3].wsu_n_13 ,\genblk1[3].wsu_n_14 ,\genblk1[3].wsu_n_15 }),
        .O(B_q[19:16]),
        .S({\genblk1[3].wsu_n_40 ,\genblk1[3].wsu_n_41 ,\genblk1[3].wsu_n_42 ,\genblk1[3].wsu_n_43 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__4
       (.CI(B_q_carry__3_n_0),
        .CO({B_q_carry__4_n_0,B_q_carry__4_n_1,B_q_carry__4_n_2,B_q_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_8 ,\genblk1[3].wsu_n_9 ,\genblk1[3].wsu_n_10 ,\genblk1[3].wsu_n_11 }),
        .O(B_q[23:20]),
        .S({\genblk1[3].wsu_n_52 ,\genblk1[3].wsu_n_53 ,\genblk1[3].wsu_n_54 ,\genblk1[3].wsu_n_55 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__5
       (.CI(B_q_carry__4_n_0),
        .CO({B_q_carry__5_n_0,B_q_carry__5_n_1,B_q_carry__5_n_2,B_q_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_4 ,\genblk1[3].wsu_n_5 ,\genblk1[3].wsu_n_6 ,\genblk1[3].wsu_n_7 }),
        .O(B_q[27:24]),
        .S({\genblk1[3].wsu_n_48 ,\genblk1[3].wsu_n_49 ,\genblk1[3].wsu_n_50 ,\genblk1[3].wsu_n_51 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__6
       (.CI(B_q_carry__5_n_0),
        .CO({B_q_carry__6_n_0,B_q_carry__6_n_1,B_q_carry__6_n_2,B_q_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_0 ,\genblk1[3].wsu_n_1 ,\genblk1[3].wsu_n_2 ,\genblk1[3].wsu_n_3 }),
        .O(B_q[31:28]),
        .S({\genblk1[3].wsu_n_44 ,\genblk1[3].wsu_n_45 ,\genblk1[3].wsu_n_46 ,\genblk1[3].wsu_n_47 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__7
       (.CI(B_q_carry__6_n_0),
        .CO(NLW_B_q_carry__7_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_B_q_carry__7_O_UNCONNECTED[3:1],B_q[32]}),
        .S({1'b0,1'b0,1'b0,\genblk1[3].wsu_n_64 }));
  FDRE \B_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \B_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \B_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \B_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[12]_i_1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \B_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[13]_i_1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \B_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[14]_i_1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \B_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[15]_i_1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \B_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[16]_i_1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \B_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[17]_i_1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \B_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[18]_i_1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \B_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[19]_i_1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \B_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \B_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[20]_i_1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \B_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[21]_i_1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \B_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[22]_i_1_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \B_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[23]_i_1_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \B_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[24]_i_1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \B_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[25]_i_1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \B_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[26]_i_1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \B_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[27]_i_1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \B_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[28]_i_1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \B_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[29]_i_1_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \B_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \B_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[30]_i_1_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \B_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[31]_i_1_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \B_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \B_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \B_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \B_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \B_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \B_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \B_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0_51 \genblk1[0].wsu 
       (.B(B),
        .D(D),
        .P(P),
        .Q({\genblk1[0].wsu_n_10 ,\genblk1[0].wsu_n_11 ,\genblk1[0].wsu_n_12 ,\genblk1[0].wsu_n_13 ,\genblk1[0].wsu_n_14 ,\genblk1[0].wsu_n_15 ,\genblk1[0].wsu_n_16 ,\genblk1[0].wsu_n_17 ,\genblk1[0].wsu_n_18 ,\genblk1[0].wsu_n_19 ,\genblk1[0].wsu_n_20 ,\genblk1[0].wsu_n_21 ,\genblk1[0].wsu_n_22 ,\genblk1[0].wsu_n_23 ,\genblk1[0].wsu_n_24 ,\genblk1[0].wsu_n_25 ,\genblk1[0].wsu_n_26 ,\genblk1[0].wsu_n_27 ,\genblk1[0].wsu_n_28 ,\genblk1[0].wsu_n_29 ,\genblk1[0].wsu_n_30 ,\genblk1[0].wsu_n_31 ,\genblk1[0].wsu_n_32 ,\genblk1[0].wsu_n_33 ,\genblk1[0].wsu_n_34 ,\genblk1[0].wsu_n_35 ,\genblk1[0].wsu_n_36 ,\genblk1[0].wsu_n_37 ,\genblk1[0].wsu_n_38 ,\genblk1[0].wsu_n_39 ,\genblk1[0].wsu_n_40 ,\genblk1[0].wsu_n_41 ,\genblk1[0].wsu_n_42 ,\genblk1[0].wsu_n_43 ,\genblk1[0].wsu_n_44 ,\genblk1[0].wsu_n_45 ,\genblk1[0].wsu_n_46 ,\genblk1[0].wsu_n_47 ,\genblk1[0].wsu_n_48 ,\genblk1[0].wsu_n_49 ,\genblk1[0].wsu_n_50 ,\genblk1[0].wsu_n_51 ,\genblk1[0].wsu_n_52 ,\genblk1[0].wsu_n_53 ,\genblk1[0].wsu_n_54 ,\genblk1[0].wsu_n_55 ,\genblk1[0].wsu_n_56 }),
        .\T2H_reg_reg[1][10]_0 (\T2H_reg_reg[1][10] ),
        .\T2H_reg_reg[1][11]_0 (\T2H_reg_reg[1][11] ),
        .\T2H_reg_reg[1][12]_0 (\T2H_reg_reg[1][12] ),
        .\T2H_reg_reg[1][13]_0 (\T2H_reg_reg[1][13] ),
        .\T2H_reg_reg[1][14]_0 (\T2H_reg_reg[1][14] ),
        .\T2H_reg_reg[1][15]_0 (\T2H_reg_reg[1][15] ),
        .\T2H_reg_reg[1][16]_0 (\T2H_reg_reg[1][16] ),
        .\T2H_reg_reg[1][17]_0 (\T2H_reg_reg[1][17] ),
        .\T2H_reg_reg[1][18]_0 (\T2H_reg_reg[1][18] ),
        .\T2H_reg_reg[1][19]_0 (\T2H_reg_reg[1][19] ),
        .\T2H_reg_reg[1][20]_0 (\T2H_reg_reg[1][20] ),
        .\T2H_reg_reg[1][21]_0 (\T2H_reg_reg[1][21] ),
        .\T2H_reg_reg[1][8]_0 (\T2H_reg_reg[1][8] ),
        .\T2H_reg_reg[1][9]_0 (\T2H_reg_reg[1][9] ),
        .\To_reg[8]_0 (\genblk1[0].wsu_n_0 ),
        .\To_reg[8]_1 ({T2,\genblk1[0].wsu_n_2 ,\genblk1[0].wsu_n_3 ,\genblk1[0].wsu_n_4 ,\genblk1[0].wsu_n_5 ,\genblk1[0].wsu_n_6 ,\genblk1[0].wsu_n_7 ,\genblk1[0].wsu_n_8 ,\genblk1[0].wsu_n_9 }),
        .clk(clk),
        .\m_delay_reg[0] (\m_delay_reg[0] ),
        .\m_delay_reg[0]_0 (\m_delay_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized0_52 \genblk1[1].wsu 
       (.B({T2_0,\genblk1[1].wsu_n_42 ,\genblk1[1].wsu_n_43 ,\genblk1[1].wsu_n_44 ,\genblk1[1].wsu_n_45 ,\genblk1[1].wsu_n_46 ,\genblk1[1].wsu_n_47 ,\genblk1[1].wsu_n_48 }),
        .P({\genblk1[1].wsu_n_0 ,\genblk1[1].wsu_n_1 ,\genblk1[1].wsu_n_2 ,\genblk1[1].wsu_n_3 ,\genblk1[1].wsu_n_4 ,\genblk1[1].wsu_n_5 ,\genblk1[1].wsu_n_6 ,\genblk1[1].wsu_n_7 ,\genblk1[1].wsu_n_8 ,\genblk1[1].wsu_n_9 ,\genblk1[1].wsu_n_10 ,\genblk1[1].wsu_n_11 ,\genblk1[1].wsu_n_12 ,\genblk1[1].wsu_n_13 ,\genblk1[1].wsu_n_14 ,\genblk1[1].wsu_n_15 ,\genblk1[1].wsu_n_16 ,\genblk1[1].wsu_n_17 ,\genblk1[1].wsu_n_18 ,\genblk1[1].wsu_n_19 ,\genblk1[1].wsu_n_20 ,\genblk1[1].wsu_n_21 ,\genblk1[1].wsu_n_22 ,\genblk1[1].wsu_n_23 ,\genblk1[1].wsu_n_24 ,\genblk1[1].wsu_n_25 ,\genblk1[1].wsu_n_26 ,\genblk1[1].wsu_n_27 ,\genblk1[1].wsu_n_28 ,\genblk1[1].wsu_n_29 ,\genblk1[1].wsu_n_30 ,\genblk1[1].wsu_n_31 ,\genblk1[1].wsu_n_32 ,\genblk1[1].wsu_n_33 ,\genblk1[1].wsu_n_34 ,\genblk1[1].wsu_n_35 ,\genblk1[1].wsu_n_36 ,\genblk1[1].wsu_n_37 ,\genblk1[1].wsu_n_38 ,\genblk1[1].wsu_n_39 }),
        .Q({\genblk1[0].wsu_n_10 ,\genblk1[0].wsu_n_11 ,\genblk1[0].wsu_n_12 ,\genblk1[0].wsu_n_13 ,\genblk1[0].wsu_n_14 ,\genblk1[0].wsu_n_15 ,\genblk1[0].wsu_n_16 ,\genblk1[0].wsu_n_17 ,\genblk1[0].wsu_n_18 ,\genblk1[0].wsu_n_19 ,\genblk1[0].wsu_n_20 ,\genblk1[0].wsu_n_21 ,\genblk1[0].wsu_n_22 ,\genblk1[0].wsu_n_23 ,\genblk1[0].wsu_n_24 ,\genblk1[0].wsu_n_25 ,\genblk1[0].wsu_n_26 ,\genblk1[0].wsu_n_27 ,\genblk1[0].wsu_n_28 ,\genblk1[0].wsu_n_29 ,\genblk1[0].wsu_n_30 ,\genblk1[0].wsu_n_31 ,\genblk1[0].wsu_n_32 ,\genblk1[0].wsu_n_33 ,\genblk1[0].wsu_n_34 ,\genblk1[0].wsu_n_35 ,\genblk1[0].wsu_n_36 ,\genblk1[0].wsu_n_37 ,\genblk1[0].wsu_n_38 ,\genblk1[0].wsu_n_39 ,\genblk1[0].wsu_n_40 ,\genblk1[0].wsu_n_41 ,\genblk1[0].wsu_n_42 ,\genblk1[0].wsu_n_43 ,\genblk1[0].wsu_n_44 ,\genblk1[0].wsu_n_45 ,\genblk1[0].wsu_n_46 ,\genblk1[0].wsu_n_47 ,\genblk1[0].wsu_n_48 ,\genblk1[0].wsu_n_49 ,\genblk1[0].wsu_n_50 ,\genblk1[0].wsu_n_51 ,\genblk1[0].wsu_n_52 ,\genblk1[0].wsu_n_53 ,\genblk1[0].wsu_n_54 ,\genblk1[0].wsu_n_55 ,\genblk1[0].wsu_n_56 }),
        .clk(clk),
        .\m_delay_reg[0] (\genblk1[1].wsu_n_40 ),
        .\m_delay_reg[0]_0 (\genblk1[0].wsu_n_0 ),
        .\m_delay_reg[0]_1 ({T2,\genblk1[0].wsu_n_2 ,\genblk1[0].wsu_n_3 ,\genblk1[0].wsu_n_4 ,\genblk1[0].wsu_n_5 ,\genblk1[0].wsu_n_6 ,\genblk1[0].wsu_n_7 ,\genblk1[0].wsu_n_8 ,\genblk1[0].wsu_n_9 }),
        .\m_delay_reg[0]_2 (\m_delay_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized1_53 \genblk1[2].wsu 
       (.B({T2_0,\genblk1[1].wsu_n_42 ,\genblk1[1].wsu_n_43 ,\genblk1[1].wsu_n_44 ,\genblk1[1].wsu_n_45 ,\genblk1[1].wsu_n_46 ,\genblk1[1].wsu_n_47 ,\genblk1[1].wsu_n_48 ,\genblk1[1].wsu_n_39 }),
        .P({\genblk1[2].wsu_n_0 ,\genblk1[2].wsu_n_1 ,\genblk1[2].wsu_n_2 ,\genblk1[2].wsu_n_3 ,\genblk1[2].wsu_n_4 ,\genblk1[2].wsu_n_5 ,\genblk1[2].wsu_n_6 ,\genblk1[2].wsu_n_7 ,\genblk1[2].wsu_n_8 ,\genblk1[2].wsu_n_9 ,\genblk1[2].wsu_n_10 ,\genblk1[2].wsu_n_11 ,\genblk1[2].wsu_n_12 ,\genblk1[2].wsu_n_13 ,\genblk1[2].wsu_n_14 ,\genblk1[2].wsu_n_15 ,\genblk1[2].wsu_n_16 ,\genblk1[2].wsu_n_17 ,\genblk1[2].wsu_n_18 ,\genblk1[2].wsu_n_19 ,\genblk1[2].wsu_n_20 ,\genblk1[2].wsu_n_21 ,\genblk1[2].wsu_n_22 ,\genblk1[2].wsu_n_23 ,\genblk1[2].wsu_n_24 ,\genblk1[2].wsu_n_25 ,\genblk1[2].wsu_n_26 ,\genblk1[2].wsu_n_27 ,\genblk1[2].wsu_n_28 ,\genblk1[2].wsu_n_29 ,\genblk1[2].wsu_n_30 ,\genblk1[2].wsu_n_31 }),
        .clk(clk),
        .\m_delay_reg[0] (\genblk1[2].wsu_n_32 ),
        .\m_delay_reg[0]_0 ({T2_1,\genblk1[2].wsu_n_34 ,\genblk1[2].wsu_n_35 ,\genblk1[2].wsu_n_36 ,\genblk1[2].wsu_n_37 ,\genblk1[2].wsu_n_38 ,\genblk1[2].wsu_n_39 ,\genblk1[2].wsu_n_40 }),
        .\m_delay_reg[0]_1 (\genblk1[1].wsu_n_40 ),
        .\m_delay_reg[0]_2 (\m_delay_reg[0]_0 ),
        .\m_delay_reg[0]_3 ({\genblk1[1].wsu_n_0 ,\genblk1[1].wsu_n_1 ,\genblk1[1].wsu_n_2 ,\genblk1[1].wsu_n_3 ,\genblk1[1].wsu_n_4 ,\genblk1[1].wsu_n_5 ,\genblk1[1].wsu_n_6 ,\genblk1[1].wsu_n_7 ,\genblk1[1].wsu_n_8 ,\genblk1[1].wsu_n_9 ,\genblk1[1].wsu_n_10 ,\genblk1[1].wsu_n_11 ,\genblk1[1].wsu_n_12 ,\genblk1[1].wsu_n_13 ,\genblk1[1].wsu_n_14 ,\genblk1[1].wsu_n_15 ,\genblk1[1].wsu_n_16 ,\genblk1[1].wsu_n_17 ,\genblk1[1].wsu_n_18 ,\genblk1[1].wsu_n_19 ,\genblk1[1].wsu_n_20 ,\genblk1[1].wsu_n_21 ,\genblk1[1].wsu_n_22 ,\genblk1[1].wsu_n_23 ,\genblk1[1].wsu_n_24 ,\genblk1[1].wsu_n_25 ,\genblk1[1].wsu_n_26 ,\genblk1[1].wsu_n_27 ,\genblk1[1].wsu_n_28 ,\genblk1[1].wsu_n_29 ,\genblk1[1].wsu_n_30 ,\genblk1[1].wsu_n_31 ,\genblk1[1].wsu_n_32 ,\genblk1[1].wsu_n_33 ,\genblk1[1].wsu_n_34 ,\genblk1[1].wsu_n_35 ,\genblk1[1].wsu_n_36 ,\genblk1[1].wsu_n_37 ,\genblk1[1].wsu_n_38 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized2_54 \genblk1[3].wsu 
       (.B({T2_1,\genblk1[2].wsu_n_34 ,\genblk1[2].wsu_n_35 ,\genblk1[2].wsu_n_36 ,\genblk1[2].wsu_n_37 ,\genblk1[2].wsu_n_38 ,\genblk1[2].wsu_n_39 ,\genblk1[2].wsu_n_40 ,\genblk1[2].wsu_n_31 }),
        .P({\genblk1[3].wsu_n_0 ,\genblk1[3].wsu_n_1 ,\genblk1[3].wsu_n_2 ,\genblk1[3].wsu_n_3 ,\genblk1[3].wsu_n_4 ,\genblk1[3].wsu_n_5 ,\genblk1[3].wsu_n_6 ,\genblk1[3].wsu_n_7 ,\genblk1[3].wsu_n_8 ,\genblk1[3].wsu_n_9 ,\genblk1[3].wsu_n_10 ,\genblk1[3].wsu_n_11 ,\genblk1[3].wsu_n_12 ,\genblk1[3].wsu_n_13 ,\genblk1[3].wsu_n_14 ,\genblk1[3].wsu_n_15 ,\genblk1[3].wsu_n_16 ,\genblk1[3].wsu_n_17 ,\genblk1[3].wsu_n_18 ,\genblk1[3].wsu_n_19 ,\genblk1[3].wsu_n_20 ,\genblk1[3].wsu_n_21 ,\genblk1[3].wsu_n_22 ,\genblk1[3].wsu_n_23 ,\genblk1[3].wsu_n_24 ,\genblk1[3].wsu_n_25 ,\genblk1[3].wsu_n_26 ,\genblk1[3].wsu_n_27 ,\genblk1[3].wsu_n_28 ,\genblk1[3].wsu_n_29 ,\genblk1[3].wsu_n_30 ,\genblk1[3].wsu_n_31 }),
        .S({\genblk1[3].wsu_n_32 ,\genblk1[3].wsu_n_33 ,\genblk1[3].wsu_n_34 ,\genblk1[3].wsu_n_35 }),
        .clk(clk),
        .\genblk1[0].q_reg (\genblk1[0].q_reg ),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .\m_delay_reg[0] ({\genblk1[3].wsu_n_36 ,\genblk1[3].wsu_n_37 ,\genblk1[3].wsu_n_38 ,\genblk1[3].wsu_n_39 }),
        .\m_delay_reg[0]_0 ({\genblk1[3].wsu_n_40 ,\genblk1[3].wsu_n_41 ,\genblk1[3].wsu_n_42 ,\genblk1[3].wsu_n_43 }),
        .\m_delay_reg[0]_1 ({\genblk1[3].wsu_n_44 ,\genblk1[3].wsu_n_45 ,\genblk1[3].wsu_n_46 ,\genblk1[3].wsu_n_47 }),
        .\m_delay_reg[0]_2 ({\genblk1[3].wsu_n_48 ,\genblk1[3].wsu_n_49 ,\genblk1[3].wsu_n_50 ,\genblk1[3].wsu_n_51 }),
        .\m_delay_reg[0]_3 ({\genblk1[3].wsu_n_52 ,\genblk1[3].wsu_n_53 ,\genblk1[3].wsu_n_54 ,\genblk1[3].wsu_n_55 }),
        .\m_delay_reg[0]_4 ({\genblk1[3].wsu_n_56 ,\genblk1[3].wsu_n_57 ,\genblk1[3].wsu_n_58 ,\genblk1[3].wsu_n_59 }),
        .\m_delay_reg[0]_5 ({\genblk1[3].wsu_n_60 ,\genblk1[3].wsu_n_61 ,\genblk1[3].wsu_n_62 ,\genblk1[3].wsu_n_63 }),
        .\m_delay_reg[0]_6 (\genblk1[3].wsu_n_64 ),
        .\m_delay_reg[0]_7 (\genblk1[2].wsu_n_32 ),
        .\m_delay_reg[0]_8 (\m_delay_reg[0]_0 ),
        .\m_delay_reg[0]_9 ({\genblk1[2].wsu_n_0 ,\genblk1[2].wsu_n_1 ,\genblk1[2].wsu_n_2 ,\genblk1[2].wsu_n_3 ,\genblk1[2].wsu_n_4 ,\genblk1[2].wsu_n_5 ,\genblk1[2].wsu_n_6 ,\genblk1[2].wsu_n_7 ,\genblk1[2].wsu_n_8 ,\genblk1[2].wsu_n_9 ,\genblk1[2].wsu_n_10 ,\genblk1[2].wsu_n_11 ,\genblk1[2].wsu_n_12 ,\genblk1[2].wsu_n_13 ,\genblk1[2].wsu_n_14 ,\genblk1[2].wsu_n_15 ,\genblk1[2].wsu_n_16 ,\genblk1[2].wsu_n_17 ,\genblk1[2].wsu_n_18 ,\genblk1[2].wsu_n_19 ,\genblk1[2].wsu_n_20 ,\genblk1[2].wsu_n_21 ,\genblk1[2].wsu_n_22 ,\genblk1[2].wsu_n_23 ,\genblk1[2].wsu_n_24 ,\genblk1[2].wsu_n_25 ,\genblk1[2].wsu_n_26 ,\genblk1[2].wsu_n_27 ,\genblk1[2].wsu_n_28 ,\genblk1[2].wsu_n_29 ,\genblk1[2].wsu_n_30 }));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__0_i_1
       (.I0(Q[7]),
        .I1(\msub_reg_reg[7] [3]),
        .O(\B_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__0_i_2
       (.I0(Q[6]),
        .I1(\msub_reg_reg[7] [2]),
        .O(\B_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__0_i_3
       (.I0(Q[5]),
        .I1(\msub_reg_reg[7] [1]),
        .O(\B_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__0_i_4
       (.I0(Q[4]),
        .I1(\msub_reg_reg[7] [0]),
        .O(\B_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__1_i_1
       (.I0(Q[11]),
        .I1(\msub_reg_reg[11] [3]),
        .O(\B_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__1_i_2
       (.I0(Q[10]),
        .I1(\msub_reg_reg[11] [2]),
        .O(\B_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__1_i_3
       (.I0(Q[9]),
        .I1(\msub_reg_reg[11] [1]),
        .O(\B_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__1_i_4
       (.I0(Q[8]),
        .I1(\msub_reg_reg[11] [0]),
        .O(\B_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__2_i_1
       (.I0(Q[15]),
        .I1(\msub_reg_reg[15] [3]),
        .O(\B_reg[15]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__2_i_2
       (.I0(Q[14]),
        .I1(\msub_reg_reg[15] [2]),
        .O(\B_reg[15]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__2_i_3
       (.I0(Q[13]),
        .I1(\msub_reg_reg[15] [1]),
        .O(\B_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__2_i_4
       (.I0(Q[12]),
        .I1(\msub_reg_reg[15] [0]),
        .O(\B_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__3_i_1
       (.I0(Q[19]),
        .I1(\msub_reg_reg[19] [3]),
        .O(\B_reg[19]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__3_i_2
       (.I0(Q[18]),
        .I1(\msub_reg_reg[19] [2]),
        .O(\B_reg[19]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__3_i_3
       (.I0(Q[17]),
        .I1(\msub_reg_reg[19] [1]),
        .O(\B_reg[19]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__3_i_4
       (.I0(Q[16]),
        .I1(\msub_reg_reg[19] [0]),
        .O(\B_reg[19]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__4_i_1
       (.I0(Q[23]),
        .I1(\msub_reg_reg[23] [3]),
        .O(\B_reg[23]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__4_i_2
       (.I0(Q[22]),
        .I1(\msub_reg_reg[23] [2]),
        .O(\B_reg[23]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__4_i_3
       (.I0(Q[21]),
        .I1(\msub_reg_reg[23] [1]),
        .O(\B_reg[23]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__4_i_4
       (.I0(Q[20]),
        .I1(\msub_reg_reg[23] [0]),
        .O(\B_reg[23]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__5_i_1
       (.I0(Q[27]),
        .I1(\msub_reg_reg[27] [3]),
        .O(\B_reg[27]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__5_i_2
       (.I0(Q[26]),
        .I1(\msub_reg_reg[27] [2]),
        .O(\B_reg[27]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__5_i_3
       (.I0(Q[25]),
        .I1(\msub_reg_reg[27] [1]),
        .O(\B_reg[27]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__5_i_4
       (.I0(Q[24]),
        .I1(\msub_reg_reg[27] [0]),
        .O(\B_reg[27]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__6_i_1
       (.I0(Q[31]),
        .I1(\msub_reg_reg[31] [3]),
        .O(\B_reg[31]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__6_i_2
       (.I0(Q[30]),
        .I1(\msub_reg_reg[31] [2]),
        .O(\B_reg[31]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__6_i_3
       (.I0(Q[29]),
        .I1(\msub_reg_reg[31] [1]),
        .O(\B_reg[31]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry__6_i_4
       (.I0(Q[28]),
        .I1(\msub_reg_reg[31] [0]),
        .O(\B_reg[31]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry_i_1
       (.I0(Q[3]),
        .I1(DI[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry_i_2
       (.I0(Q[2]),
        .I1(DI[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry_i_3
       (.I0(Q[1]),
        .I1(DI[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    msub_carry_i_4
       (.I0(Q[0]),
        .I1(DI[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "wlmont_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_p0_6
   (Q,
    \T2H_reg_reg[1][21] ,
    clk,
    \T2H_reg_reg[1][20] ,
    \T2H_reg_reg[1][19] ,
    \T2H_reg_reg[1][18] ,
    \T2H_reg_reg[1][17] ,
    \T2H_reg_reg[1][16] ,
    \T2H_reg_reg[1][15] ,
    \T2H_reg_reg[1][14] ,
    \T2H_reg_reg[1][13] ,
    \T2H_reg_reg[1][12] ,
    \T2H_reg_reg[1][11] ,
    \T2H_reg_reg[1][10] ,
    \T2H_reg_reg[1][9] ,
    \T2H_reg_reg[1][8] ,
    P,
    \m_delay_reg[0] ,
    B,
    \m_delay_reg[0]_0 ,
    \genblk8[0].q_reg ,
    \genblk1[0].q_reg ,
    D);
  output [31:0]Q;
  input \T2H_reg_reg[1][21] ;
  input clk;
  input \T2H_reg_reg[1][20] ;
  input \T2H_reg_reg[1][19] ;
  input \T2H_reg_reg[1][18] ;
  input \T2H_reg_reg[1][17] ;
  input \T2H_reg_reg[1][16] ;
  input \T2H_reg_reg[1][15] ;
  input \T2H_reg_reg[1][14] ;
  input \T2H_reg_reg[1][13] ;
  input \T2H_reg_reg[1][12] ;
  input \T2H_reg_reg[1][11] ;
  input \T2H_reg_reg[1][10] ;
  input \T2H_reg_reg[1][9] ;
  input \T2H_reg_reg[1][8] ;
  input [7:0]P;
  input \m_delay_reg[0] ;
  input [8:0]B;
  input [22:0]\m_delay_reg[0]_0 ;
  input [12:0]\genblk8[0].q_reg ;
  input [18:0]\genblk1[0].q_reg ;
  input [32:0]D;

  wire [8:0]B;
  wire \B[0]_i_1_n_0 ;
  wire \B[10]_i_1_n_0 ;
  wire \B[11]_i_1_n_0 ;
  wire \B[12]_i_1_n_0 ;
  wire \B[13]_i_1_n_0 ;
  wire \B[14]_i_1_n_0 ;
  wire \B[15]_i_1_n_0 ;
  wire \B[16]_i_1_n_0 ;
  wire \B[17]_i_1_n_0 ;
  wire \B[18]_i_1_n_0 ;
  wire \B[19]_i_1_n_0 ;
  wire \B[1]_i_1_n_0 ;
  wire \B[20]_i_1_n_0 ;
  wire \B[21]_i_1_n_0 ;
  wire \B[22]_i_1_n_0 ;
  wire \B[23]_i_1_n_0 ;
  wire \B[24]_i_1_n_0 ;
  wire \B[25]_i_1_n_0 ;
  wire \B[26]_i_1_n_0 ;
  wire \B[27]_i_1_n_0 ;
  wire \B[28]_i_1_n_0 ;
  wire \B[29]_i_1_n_0 ;
  wire \B[2]_i_1_n_0 ;
  wire \B[30]_i_1_n_0 ;
  wire \B[31]_i_1_n_0 ;
  wire \B[3]_i_1_n_0 ;
  wire \B[4]_i_1_n_0 ;
  wire \B[5]_i_1_n_0 ;
  wire \B[6]_i_1_n_0 ;
  wire \B[7]_i_1_n_0 ;
  wire \B[8]_i_1_n_0 ;
  wire \B[9]_i_1_n_0 ;
  wire [32:0]B_q;
  wire B_q_carry__0_n_0;
  wire B_q_carry__0_n_1;
  wire B_q_carry__0_n_2;
  wire B_q_carry__0_n_3;
  wire B_q_carry__1_n_0;
  wire B_q_carry__1_n_1;
  wire B_q_carry__1_n_2;
  wire B_q_carry__1_n_3;
  wire B_q_carry__2_n_0;
  wire B_q_carry__2_n_1;
  wire B_q_carry__2_n_2;
  wire B_q_carry__2_n_3;
  wire B_q_carry__3_n_0;
  wire B_q_carry__3_n_1;
  wire B_q_carry__3_n_2;
  wire B_q_carry__3_n_3;
  wire B_q_carry__4_n_0;
  wire B_q_carry__4_n_1;
  wire B_q_carry__4_n_2;
  wire B_q_carry__4_n_3;
  wire B_q_carry__5_n_0;
  wire B_q_carry__5_n_1;
  wire B_q_carry__5_n_2;
  wire B_q_carry__5_n_3;
  wire B_q_carry__6_n_0;
  wire B_q_carry__6_n_1;
  wire B_q_carry__6_n_2;
  wire B_q_carry__6_n_3;
  wire B_q_carry_n_0;
  wire B_q_carry_n_1;
  wire B_q_carry_n_2;
  wire B_q_carry_n_3;
  wire [32:0]D;
  wire [7:0]P;
  wire [31:0]Q;
  wire [8:8]T2;
  wire \T2H_reg_reg[1][10] ;
  wire \T2H_reg_reg[1][11] ;
  wire \T2H_reg_reg[1][12] ;
  wire \T2H_reg_reg[1][13] ;
  wire \T2H_reg_reg[1][14] ;
  wire \T2H_reg_reg[1][15] ;
  wire \T2H_reg_reg[1][16] ;
  wire \T2H_reg_reg[1][17] ;
  wire \T2H_reg_reg[1][18] ;
  wire \T2H_reg_reg[1][19] ;
  wire \T2H_reg_reg[1][20] ;
  wire \T2H_reg_reg[1][21] ;
  wire \T2H_reg_reg[1][8] ;
  wire \T2H_reg_reg[1][9] ;
  wire [8:8]T2_0;
  wire [8:8]T2_1;
  wire clk;
  wire [18:0]\genblk1[0].q_reg ;
  wire \genblk1[0].wsu_n_0 ;
  wire \genblk1[0].wsu_n_10 ;
  wire \genblk1[0].wsu_n_11 ;
  wire \genblk1[0].wsu_n_12 ;
  wire \genblk1[0].wsu_n_13 ;
  wire \genblk1[0].wsu_n_14 ;
  wire \genblk1[0].wsu_n_15 ;
  wire \genblk1[0].wsu_n_16 ;
  wire \genblk1[0].wsu_n_17 ;
  wire \genblk1[0].wsu_n_18 ;
  wire \genblk1[0].wsu_n_19 ;
  wire \genblk1[0].wsu_n_2 ;
  wire \genblk1[0].wsu_n_20 ;
  wire \genblk1[0].wsu_n_21 ;
  wire \genblk1[0].wsu_n_22 ;
  wire \genblk1[0].wsu_n_23 ;
  wire \genblk1[0].wsu_n_24 ;
  wire \genblk1[0].wsu_n_25 ;
  wire \genblk1[0].wsu_n_26 ;
  wire \genblk1[0].wsu_n_27 ;
  wire \genblk1[0].wsu_n_28 ;
  wire \genblk1[0].wsu_n_29 ;
  wire \genblk1[0].wsu_n_3 ;
  wire \genblk1[0].wsu_n_30 ;
  wire \genblk1[0].wsu_n_31 ;
  wire \genblk1[0].wsu_n_32 ;
  wire \genblk1[0].wsu_n_33 ;
  wire \genblk1[0].wsu_n_34 ;
  wire \genblk1[0].wsu_n_35 ;
  wire \genblk1[0].wsu_n_36 ;
  wire \genblk1[0].wsu_n_37 ;
  wire \genblk1[0].wsu_n_38 ;
  wire \genblk1[0].wsu_n_39 ;
  wire \genblk1[0].wsu_n_4 ;
  wire \genblk1[0].wsu_n_40 ;
  wire \genblk1[0].wsu_n_41 ;
  wire \genblk1[0].wsu_n_42 ;
  wire \genblk1[0].wsu_n_43 ;
  wire \genblk1[0].wsu_n_44 ;
  wire \genblk1[0].wsu_n_45 ;
  wire \genblk1[0].wsu_n_46 ;
  wire \genblk1[0].wsu_n_47 ;
  wire \genblk1[0].wsu_n_48 ;
  wire \genblk1[0].wsu_n_49 ;
  wire \genblk1[0].wsu_n_5 ;
  wire \genblk1[0].wsu_n_50 ;
  wire \genblk1[0].wsu_n_51 ;
  wire \genblk1[0].wsu_n_52 ;
  wire \genblk1[0].wsu_n_53 ;
  wire \genblk1[0].wsu_n_54 ;
  wire \genblk1[0].wsu_n_55 ;
  wire \genblk1[0].wsu_n_56 ;
  wire \genblk1[0].wsu_n_6 ;
  wire \genblk1[0].wsu_n_7 ;
  wire \genblk1[0].wsu_n_8 ;
  wire \genblk1[0].wsu_n_9 ;
  wire \genblk1[1].wsu_n_0 ;
  wire \genblk1[1].wsu_n_1 ;
  wire \genblk1[1].wsu_n_10 ;
  wire \genblk1[1].wsu_n_11 ;
  wire \genblk1[1].wsu_n_12 ;
  wire \genblk1[1].wsu_n_13 ;
  wire \genblk1[1].wsu_n_14 ;
  wire \genblk1[1].wsu_n_15 ;
  wire \genblk1[1].wsu_n_16 ;
  wire \genblk1[1].wsu_n_17 ;
  wire \genblk1[1].wsu_n_18 ;
  wire \genblk1[1].wsu_n_19 ;
  wire \genblk1[1].wsu_n_2 ;
  wire \genblk1[1].wsu_n_20 ;
  wire \genblk1[1].wsu_n_21 ;
  wire \genblk1[1].wsu_n_22 ;
  wire \genblk1[1].wsu_n_23 ;
  wire \genblk1[1].wsu_n_24 ;
  wire \genblk1[1].wsu_n_25 ;
  wire \genblk1[1].wsu_n_26 ;
  wire \genblk1[1].wsu_n_27 ;
  wire \genblk1[1].wsu_n_28 ;
  wire \genblk1[1].wsu_n_29 ;
  wire \genblk1[1].wsu_n_3 ;
  wire \genblk1[1].wsu_n_30 ;
  wire \genblk1[1].wsu_n_31 ;
  wire \genblk1[1].wsu_n_32 ;
  wire \genblk1[1].wsu_n_33 ;
  wire \genblk1[1].wsu_n_34 ;
  wire \genblk1[1].wsu_n_35 ;
  wire \genblk1[1].wsu_n_36 ;
  wire \genblk1[1].wsu_n_37 ;
  wire \genblk1[1].wsu_n_38 ;
  wire \genblk1[1].wsu_n_39 ;
  wire \genblk1[1].wsu_n_4 ;
  wire \genblk1[1].wsu_n_40 ;
  wire \genblk1[1].wsu_n_42 ;
  wire \genblk1[1].wsu_n_43 ;
  wire \genblk1[1].wsu_n_44 ;
  wire \genblk1[1].wsu_n_45 ;
  wire \genblk1[1].wsu_n_46 ;
  wire \genblk1[1].wsu_n_47 ;
  wire \genblk1[1].wsu_n_48 ;
  wire \genblk1[1].wsu_n_5 ;
  wire \genblk1[1].wsu_n_6 ;
  wire \genblk1[1].wsu_n_7 ;
  wire \genblk1[1].wsu_n_8 ;
  wire \genblk1[1].wsu_n_9 ;
  wire \genblk1[2].wsu_n_0 ;
  wire \genblk1[2].wsu_n_1 ;
  wire \genblk1[2].wsu_n_10 ;
  wire \genblk1[2].wsu_n_11 ;
  wire \genblk1[2].wsu_n_12 ;
  wire \genblk1[2].wsu_n_13 ;
  wire \genblk1[2].wsu_n_14 ;
  wire \genblk1[2].wsu_n_15 ;
  wire \genblk1[2].wsu_n_16 ;
  wire \genblk1[2].wsu_n_17 ;
  wire \genblk1[2].wsu_n_18 ;
  wire \genblk1[2].wsu_n_19 ;
  wire \genblk1[2].wsu_n_2 ;
  wire \genblk1[2].wsu_n_20 ;
  wire \genblk1[2].wsu_n_21 ;
  wire \genblk1[2].wsu_n_22 ;
  wire \genblk1[2].wsu_n_23 ;
  wire \genblk1[2].wsu_n_24 ;
  wire \genblk1[2].wsu_n_25 ;
  wire \genblk1[2].wsu_n_26 ;
  wire \genblk1[2].wsu_n_27 ;
  wire \genblk1[2].wsu_n_28 ;
  wire \genblk1[2].wsu_n_29 ;
  wire \genblk1[2].wsu_n_3 ;
  wire \genblk1[2].wsu_n_30 ;
  wire \genblk1[2].wsu_n_31 ;
  wire \genblk1[2].wsu_n_32 ;
  wire \genblk1[2].wsu_n_34 ;
  wire \genblk1[2].wsu_n_35 ;
  wire \genblk1[2].wsu_n_36 ;
  wire \genblk1[2].wsu_n_37 ;
  wire \genblk1[2].wsu_n_38 ;
  wire \genblk1[2].wsu_n_39 ;
  wire \genblk1[2].wsu_n_4 ;
  wire \genblk1[2].wsu_n_40 ;
  wire \genblk1[2].wsu_n_5 ;
  wire \genblk1[2].wsu_n_6 ;
  wire \genblk1[2].wsu_n_7 ;
  wire \genblk1[2].wsu_n_8 ;
  wire \genblk1[2].wsu_n_9 ;
  wire \genblk1[3].wsu_n_0 ;
  wire \genblk1[3].wsu_n_1 ;
  wire \genblk1[3].wsu_n_10 ;
  wire \genblk1[3].wsu_n_11 ;
  wire \genblk1[3].wsu_n_12 ;
  wire \genblk1[3].wsu_n_13 ;
  wire \genblk1[3].wsu_n_14 ;
  wire \genblk1[3].wsu_n_15 ;
  wire \genblk1[3].wsu_n_16 ;
  wire \genblk1[3].wsu_n_17 ;
  wire \genblk1[3].wsu_n_18 ;
  wire \genblk1[3].wsu_n_19 ;
  wire \genblk1[3].wsu_n_2 ;
  wire \genblk1[3].wsu_n_20 ;
  wire \genblk1[3].wsu_n_21 ;
  wire \genblk1[3].wsu_n_22 ;
  wire \genblk1[3].wsu_n_23 ;
  wire \genblk1[3].wsu_n_24 ;
  wire \genblk1[3].wsu_n_25 ;
  wire \genblk1[3].wsu_n_26 ;
  wire \genblk1[3].wsu_n_27 ;
  wire \genblk1[3].wsu_n_28 ;
  wire \genblk1[3].wsu_n_29 ;
  wire \genblk1[3].wsu_n_3 ;
  wire \genblk1[3].wsu_n_30 ;
  wire \genblk1[3].wsu_n_31 ;
  wire \genblk1[3].wsu_n_32 ;
  wire \genblk1[3].wsu_n_33 ;
  wire \genblk1[3].wsu_n_34 ;
  wire \genblk1[3].wsu_n_35 ;
  wire \genblk1[3].wsu_n_36 ;
  wire \genblk1[3].wsu_n_37 ;
  wire \genblk1[3].wsu_n_38 ;
  wire \genblk1[3].wsu_n_39 ;
  wire \genblk1[3].wsu_n_4 ;
  wire \genblk1[3].wsu_n_40 ;
  wire \genblk1[3].wsu_n_41 ;
  wire \genblk1[3].wsu_n_42 ;
  wire \genblk1[3].wsu_n_43 ;
  wire \genblk1[3].wsu_n_44 ;
  wire \genblk1[3].wsu_n_45 ;
  wire \genblk1[3].wsu_n_46 ;
  wire \genblk1[3].wsu_n_47 ;
  wire \genblk1[3].wsu_n_48 ;
  wire \genblk1[3].wsu_n_49 ;
  wire \genblk1[3].wsu_n_5 ;
  wire \genblk1[3].wsu_n_50 ;
  wire \genblk1[3].wsu_n_51 ;
  wire \genblk1[3].wsu_n_52 ;
  wire \genblk1[3].wsu_n_53 ;
  wire \genblk1[3].wsu_n_54 ;
  wire \genblk1[3].wsu_n_55 ;
  wire \genblk1[3].wsu_n_56 ;
  wire \genblk1[3].wsu_n_57 ;
  wire \genblk1[3].wsu_n_58 ;
  wire \genblk1[3].wsu_n_59 ;
  wire \genblk1[3].wsu_n_6 ;
  wire \genblk1[3].wsu_n_60 ;
  wire \genblk1[3].wsu_n_61 ;
  wire \genblk1[3].wsu_n_62 ;
  wire \genblk1[3].wsu_n_63 ;
  wire \genblk1[3].wsu_n_64 ;
  wire \genblk1[3].wsu_n_7 ;
  wire \genblk1[3].wsu_n_8 ;
  wire \genblk1[3].wsu_n_9 ;
  wire [12:0]\genblk8[0].q_reg ;
  wire \m_delay_reg[0] ;
  wire [22:0]\m_delay_reg[0]_0 ;
  wire [3:0]NLW_B_q_carry__7_CO_UNCONNECTED;
  wire [3:1]NLW_B_q_carry__7_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[0]_i_1 
       (.I0(\genblk1[3].wsu_n_31 ),
        .I1(B_q[32]),
        .I2(B_q[0]),
        .O(\B[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[10]_i_1 
       (.I0(\genblk1[3].wsu_n_21 ),
        .I1(B_q[32]),
        .I2(B_q[10]),
        .O(\B[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[11]_i_1 
       (.I0(\genblk1[3].wsu_n_20 ),
        .I1(B_q[32]),
        .I2(B_q[11]),
        .O(\B[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[12]_i_1 
       (.I0(\genblk1[3].wsu_n_19 ),
        .I1(B_q[32]),
        .I2(B_q[12]),
        .O(\B[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[13]_i_1 
       (.I0(\genblk1[3].wsu_n_18 ),
        .I1(B_q[32]),
        .I2(B_q[13]),
        .O(\B[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[14]_i_1 
       (.I0(\genblk1[3].wsu_n_17 ),
        .I1(B_q[32]),
        .I2(B_q[14]),
        .O(\B[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[15]_i_1 
       (.I0(\genblk1[3].wsu_n_16 ),
        .I1(B_q[32]),
        .I2(B_q[15]),
        .O(\B[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[16]_i_1 
       (.I0(\genblk1[3].wsu_n_15 ),
        .I1(B_q[32]),
        .I2(B_q[16]),
        .O(\B[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[17]_i_1 
       (.I0(\genblk1[3].wsu_n_14 ),
        .I1(B_q[32]),
        .I2(B_q[17]),
        .O(\B[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[18]_i_1 
       (.I0(\genblk1[3].wsu_n_13 ),
        .I1(B_q[32]),
        .I2(B_q[18]),
        .O(\B[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[19]_i_1 
       (.I0(\genblk1[3].wsu_n_12 ),
        .I1(B_q[32]),
        .I2(B_q[19]),
        .O(\B[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[1]_i_1 
       (.I0(\genblk1[3].wsu_n_30 ),
        .I1(B_q[32]),
        .I2(B_q[1]),
        .O(\B[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[20]_i_1 
       (.I0(\genblk1[3].wsu_n_11 ),
        .I1(B_q[32]),
        .I2(B_q[20]),
        .O(\B[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[21]_i_1 
       (.I0(\genblk1[3].wsu_n_10 ),
        .I1(B_q[32]),
        .I2(B_q[21]),
        .O(\B[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[22]_i_1 
       (.I0(\genblk1[3].wsu_n_9 ),
        .I1(B_q[32]),
        .I2(B_q[22]),
        .O(\B[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[23]_i_1 
       (.I0(\genblk1[3].wsu_n_8 ),
        .I1(B_q[32]),
        .I2(B_q[23]),
        .O(\B[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[24]_i_1 
       (.I0(\genblk1[3].wsu_n_7 ),
        .I1(B_q[32]),
        .I2(B_q[24]),
        .O(\B[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[25]_i_1 
       (.I0(\genblk1[3].wsu_n_6 ),
        .I1(B_q[32]),
        .I2(B_q[25]),
        .O(\B[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[26]_i_1 
       (.I0(\genblk1[3].wsu_n_5 ),
        .I1(B_q[32]),
        .I2(B_q[26]),
        .O(\B[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[27]_i_1 
       (.I0(\genblk1[3].wsu_n_4 ),
        .I1(B_q[32]),
        .I2(B_q[27]),
        .O(\B[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[28]_i_1 
       (.I0(\genblk1[3].wsu_n_3 ),
        .I1(B_q[32]),
        .I2(B_q[28]),
        .O(\B[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[29]_i_1 
       (.I0(\genblk1[3].wsu_n_2 ),
        .I1(B_q[32]),
        .I2(B_q[29]),
        .O(\B[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[2]_i_1 
       (.I0(\genblk1[3].wsu_n_29 ),
        .I1(B_q[32]),
        .I2(B_q[2]),
        .O(\B[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[30]_i_1 
       (.I0(\genblk1[3].wsu_n_1 ),
        .I1(B_q[32]),
        .I2(B_q[30]),
        .O(\B[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[31]_i_1 
       (.I0(\genblk1[3].wsu_n_0 ),
        .I1(B_q[32]),
        .I2(B_q[31]),
        .O(\B[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[3]_i_1 
       (.I0(\genblk1[3].wsu_n_28 ),
        .I1(B_q[32]),
        .I2(B_q[3]),
        .O(\B[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[4]_i_1 
       (.I0(\genblk1[3].wsu_n_27 ),
        .I1(B_q[32]),
        .I2(B_q[4]),
        .O(\B[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[5]_i_1 
       (.I0(\genblk1[3].wsu_n_26 ),
        .I1(B_q[32]),
        .I2(B_q[5]),
        .O(\B[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[6]_i_1 
       (.I0(\genblk1[3].wsu_n_25 ),
        .I1(B_q[32]),
        .I2(B_q[6]),
        .O(\B[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[7]_i_1 
       (.I0(\genblk1[3].wsu_n_24 ),
        .I1(B_q[32]),
        .I2(B_q[7]),
        .O(\B[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[8]_i_1 
       (.I0(\genblk1[3].wsu_n_23 ),
        .I1(B_q[32]),
        .I2(B_q[8]),
        .O(\B[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \B[9]_i_1 
       (.I0(\genblk1[3].wsu_n_22 ),
        .I1(B_q[32]),
        .I2(B_q[9]),
        .O(\B[9]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry
       (.CI(1'b0),
        .CO({B_q_carry_n_0,B_q_carry_n_1,B_q_carry_n_2,B_q_carry_n_3}),
        .CYINIT(1'b1),
        .DI({\genblk1[3].wsu_n_28 ,\genblk1[3].wsu_n_29 ,\genblk1[3].wsu_n_30 ,\genblk1[3].wsu_n_31 }),
        .O(B_q[3:0]),
        .S({\genblk1[3].wsu_n_32 ,\genblk1[3].wsu_n_33 ,\genblk1[3].wsu_n_34 ,\genblk1[3].wsu_n_35 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__0
       (.CI(B_q_carry_n_0),
        .CO({B_q_carry__0_n_0,B_q_carry__0_n_1,B_q_carry__0_n_2,B_q_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_24 ,\genblk1[3].wsu_n_25 ,\genblk1[3].wsu_n_26 ,\genblk1[3].wsu_n_27 }),
        .O(B_q[7:4]),
        .S({\genblk1[3].wsu_n_36 ,\genblk1[3].wsu_n_37 ,\genblk1[3].wsu_n_38 ,\genblk1[3].wsu_n_39 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__1
       (.CI(B_q_carry__0_n_0),
        .CO({B_q_carry__1_n_0,B_q_carry__1_n_1,B_q_carry__1_n_2,B_q_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_20 ,\genblk1[3].wsu_n_21 ,\genblk1[3].wsu_n_22 ,\genblk1[3].wsu_n_23 }),
        .O(B_q[11:8]),
        .S({\genblk1[3].wsu_n_40 ,\genblk1[3].wsu_n_41 ,\genblk1[3].wsu_n_42 ,\genblk1[3].wsu_n_43 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__2
       (.CI(B_q_carry__1_n_0),
        .CO({B_q_carry__2_n_0,B_q_carry__2_n_1,B_q_carry__2_n_2,B_q_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_16 ,\genblk1[3].wsu_n_17 ,\genblk1[3].wsu_n_18 ,\genblk1[3].wsu_n_19 }),
        .O(B_q[15:12]),
        .S({\genblk1[3].wsu_n_44 ,\genblk1[3].wsu_n_45 ,\genblk1[3].wsu_n_46 ,\genblk1[3].wsu_n_47 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__3
       (.CI(B_q_carry__2_n_0),
        .CO({B_q_carry__3_n_0,B_q_carry__3_n_1,B_q_carry__3_n_2,B_q_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_12 ,\genblk1[3].wsu_n_13 ,\genblk1[3].wsu_n_14 ,\genblk1[3].wsu_n_15 }),
        .O(B_q[19:16]),
        .S({\genblk1[3].wsu_n_48 ,\genblk1[3].wsu_n_49 ,\genblk1[3].wsu_n_50 ,\genblk1[3].wsu_n_51 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__4
       (.CI(B_q_carry__3_n_0),
        .CO({B_q_carry__4_n_0,B_q_carry__4_n_1,B_q_carry__4_n_2,B_q_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_8 ,\genblk1[3].wsu_n_9 ,\genblk1[3].wsu_n_10 ,\genblk1[3].wsu_n_11 }),
        .O(B_q[23:20]),
        .S({\genblk1[3].wsu_n_52 ,\genblk1[3].wsu_n_53 ,\genblk1[3].wsu_n_54 ,\genblk1[3].wsu_n_55 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__5
       (.CI(B_q_carry__4_n_0),
        .CO({B_q_carry__5_n_0,B_q_carry__5_n_1,B_q_carry__5_n_2,B_q_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_4 ,\genblk1[3].wsu_n_5 ,\genblk1[3].wsu_n_6 ,\genblk1[3].wsu_n_7 }),
        .O(B_q[27:24]),
        .S({\genblk1[3].wsu_n_56 ,\genblk1[3].wsu_n_57 ,\genblk1[3].wsu_n_58 ,\genblk1[3].wsu_n_59 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__6
       (.CI(B_q_carry__5_n_0),
        .CO({B_q_carry__6_n_0,B_q_carry__6_n_1,B_q_carry__6_n_2,B_q_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({\genblk1[3].wsu_n_0 ,\genblk1[3].wsu_n_1 ,\genblk1[3].wsu_n_2 ,\genblk1[3].wsu_n_3 }),
        .O(B_q[31:28]),
        .S({\genblk1[3].wsu_n_60 ,\genblk1[3].wsu_n_61 ,\genblk1[3].wsu_n_62 ,\genblk1[3].wsu_n_63 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 B_q_carry__7
       (.CI(B_q_carry__6_n_0),
        .CO(NLW_B_q_carry__7_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_B_q_carry__7_O_UNCONNECTED[3:1],B_q[32]}),
        .S({1'b0,1'b0,1'b0,\genblk1[3].wsu_n_64 }));
  FDRE \B_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \B_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \B_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \B_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[12]_i_1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \B_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[13]_i_1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \B_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[14]_i_1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \B_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[15]_i_1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \B_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[16]_i_1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \B_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[17]_i_1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \B_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[18]_i_1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \B_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[19]_i_1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \B_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \B_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[20]_i_1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \B_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[21]_i_1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \B_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[22]_i_1_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \B_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[23]_i_1_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \B_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[24]_i_1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \B_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[25]_i_1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \B_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[26]_i_1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \B_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[27]_i_1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \B_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[28]_i_1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \B_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[29]_i_1_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \B_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \B_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[30]_i_1_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \B_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[31]_i_1_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \B_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \B_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \B_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \B_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \B_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \B_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \B_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\B[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0_7 \genblk1[0].wsu 
       (.B(B),
        .D(D),
        .P(P),
        .Q({\genblk1[0].wsu_n_10 ,\genblk1[0].wsu_n_11 ,\genblk1[0].wsu_n_12 ,\genblk1[0].wsu_n_13 ,\genblk1[0].wsu_n_14 ,\genblk1[0].wsu_n_15 ,\genblk1[0].wsu_n_16 ,\genblk1[0].wsu_n_17 ,\genblk1[0].wsu_n_18 ,\genblk1[0].wsu_n_19 ,\genblk1[0].wsu_n_20 ,\genblk1[0].wsu_n_21 ,\genblk1[0].wsu_n_22 ,\genblk1[0].wsu_n_23 ,\genblk1[0].wsu_n_24 ,\genblk1[0].wsu_n_25 ,\genblk1[0].wsu_n_26 ,\genblk1[0].wsu_n_27 ,\genblk1[0].wsu_n_28 ,\genblk1[0].wsu_n_29 ,\genblk1[0].wsu_n_30 ,\genblk1[0].wsu_n_31 ,\genblk1[0].wsu_n_32 ,\genblk1[0].wsu_n_33 ,\genblk1[0].wsu_n_34 ,\genblk1[0].wsu_n_35 ,\genblk1[0].wsu_n_36 ,\genblk1[0].wsu_n_37 ,\genblk1[0].wsu_n_38 ,\genblk1[0].wsu_n_39 ,\genblk1[0].wsu_n_40 ,\genblk1[0].wsu_n_41 ,\genblk1[0].wsu_n_42 ,\genblk1[0].wsu_n_43 ,\genblk1[0].wsu_n_44 ,\genblk1[0].wsu_n_45 ,\genblk1[0].wsu_n_46 ,\genblk1[0].wsu_n_47 ,\genblk1[0].wsu_n_48 ,\genblk1[0].wsu_n_49 ,\genblk1[0].wsu_n_50 ,\genblk1[0].wsu_n_51 ,\genblk1[0].wsu_n_52 ,\genblk1[0].wsu_n_53 ,\genblk1[0].wsu_n_54 ,\genblk1[0].wsu_n_55 ,\genblk1[0].wsu_n_56 }),
        .\T2H_reg_reg[1][10]_0 (\T2H_reg_reg[1][10] ),
        .\T2H_reg_reg[1][11]_0 (\T2H_reg_reg[1][11] ),
        .\T2H_reg_reg[1][12]_0 (\T2H_reg_reg[1][12] ),
        .\T2H_reg_reg[1][13]_0 (\T2H_reg_reg[1][13] ),
        .\T2H_reg_reg[1][14]_0 (\T2H_reg_reg[1][14] ),
        .\T2H_reg_reg[1][15]_0 (\T2H_reg_reg[1][15] ),
        .\T2H_reg_reg[1][16]_0 (\T2H_reg_reg[1][16] ),
        .\T2H_reg_reg[1][17]_0 (\T2H_reg_reg[1][17] ),
        .\T2H_reg_reg[1][18]_0 (\T2H_reg_reg[1][18] ),
        .\T2H_reg_reg[1][19]_0 (\T2H_reg_reg[1][19] ),
        .\T2H_reg_reg[1][20]_0 (\T2H_reg_reg[1][20] ),
        .\T2H_reg_reg[1][21]_0 (\T2H_reg_reg[1][21] ),
        .\T2H_reg_reg[1][8]_0 (\T2H_reg_reg[1][8] ),
        .\T2H_reg_reg[1][9]_0 (\T2H_reg_reg[1][9] ),
        .\To_reg[8]_0 (\genblk1[0].wsu_n_0 ),
        .\To_reg[8]_1 ({T2,\genblk1[0].wsu_n_2 ,\genblk1[0].wsu_n_3 ,\genblk1[0].wsu_n_4 ,\genblk1[0].wsu_n_5 ,\genblk1[0].wsu_n_6 ,\genblk1[0].wsu_n_7 ,\genblk1[0].wsu_n_8 ,\genblk1[0].wsu_n_9 }),
        .clk(clk),
        .\m_delay_reg[0] (\m_delay_reg[0] ),
        .\m_delay_reg[0]_0 (\m_delay_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized0_8 \genblk1[1].wsu 
       (.B({T2_0,\genblk1[1].wsu_n_42 ,\genblk1[1].wsu_n_43 ,\genblk1[1].wsu_n_44 ,\genblk1[1].wsu_n_45 ,\genblk1[1].wsu_n_46 ,\genblk1[1].wsu_n_47 ,\genblk1[1].wsu_n_48 }),
        .P({\genblk1[1].wsu_n_0 ,\genblk1[1].wsu_n_1 ,\genblk1[1].wsu_n_2 ,\genblk1[1].wsu_n_3 ,\genblk1[1].wsu_n_4 ,\genblk1[1].wsu_n_5 ,\genblk1[1].wsu_n_6 ,\genblk1[1].wsu_n_7 ,\genblk1[1].wsu_n_8 ,\genblk1[1].wsu_n_9 ,\genblk1[1].wsu_n_10 ,\genblk1[1].wsu_n_11 ,\genblk1[1].wsu_n_12 ,\genblk1[1].wsu_n_13 ,\genblk1[1].wsu_n_14 ,\genblk1[1].wsu_n_15 ,\genblk1[1].wsu_n_16 ,\genblk1[1].wsu_n_17 ,\genblk1[1].wsu_n_18 ,\genblk1[1].wsu_n_19 ,\genblk1[1].wsu_n_20 ,\genblk1[1].wsu_n_21 ,\genblk1[1].wsu_n_22 ,\genblk1[1].wsu_n_23 ,\genblk1[1].wsu_n_24 ,\genblk1[1].wsu_n_25 ,\genblk1[1].wsu_n_26 ,\genblk1[1].wsu_n_27 ,\genblk1[1].wsu_n_28 ,\genblk1[1].wsu_n_29 ,\genblk1[1].wsu_n_30 ,\genblk1[1].wsu_n_31 ,\genblk1[1].wsu_n_32 ,\genblk1[1].wsu_n_33 ,\genblk1[1].wsu_n_34 ,\genblk1[1].wsu_n_35 ,\genblk1[1].wsu_n_36 ,\genblk1[1].wsu_n_37 ,\genblk1[1].wsu_n_38 ,\genblk1[1].wsu_n_39 }),
        .Q({\genblk1[0].wsu_n_10 ,\genblk1[0].wsu_n_11 ,\genblk1[0].wsu_n_12 ,\genblk1[0].wsu_n_13 ,\genblk1[0].wsu_n_14 ,\genblk1[0].wsu_n_15 ,\genblk1[0].wsu_n_16 ,\genblk1[0].wsu_n_17 ,\genblk1[0].wsu_n_18 ,\genblk1[0].wsu_n_19 ,\genblk1[0].wsu_n_20 ,\genblk1[0].wsu_n_21 ,\genblk1[0].wsu_n_22 ,\genblk1[0].wsu_n_23 ,\genblk1[0].wsu_n_24 ,\genblk1[0].wsu_n_25 ,\genblk1[0].wsu_n_26 ,\genblk1[0].wsu_n_27 ,\genblk1[0].wsu_n_28 ,\genblk1[0].wsu_n_29 ,\genblk1[0].wsu_n_30 ,\genblk1[0].wsu_n_31 ,\genblk1[0].wsu_n_32 ,\genblk1[0].wsu_n_33 ,\genblk1[0].wsu_n_34 ,\genblk1[0].wsu_n_35 ,\genblk1[0].wsu_n_36 ,\genblk1[0].wsu_n_37 ,\genblk1[0].wsu_n_38 ,\genblk1[0].wsu_n_39 ,\genblk1[0].wsu_n_40 ,\genblk1[0].wsu_n_41 ,\genblk1[0].wsu_n_42 ,\genblk1[0].wsu_n_43 ,\genblk1[0].wsu_n_44 ,\genblk1[0].wsu_n_45 ,\genblk1[0].wsu_n_46 ,\genblk1[0].wsu_n_47 ,\genblk1[0].wsu_n_48 ,\genblk1[0].wsu_n_49 ,\genblk1[0].wsu_n_50 ,\genblk1[0].wsu_n_51 ,\genblk1[0].wsu_n_52 ,\genblk1[0].wsu_n_53 ,\genblk1[0].wsu_n_54 ,\genblk1[0].wsu_n_55 ,\genblk1[0].wsu_n_56 }),
        .clk(clk),
        .\m_delay_reg[0] (\genblk1[1].wsu_n_40 ),
        .\m_delay_reg[0]_0 (\genblk1[0].wsu_n_0 ),
        .\m_delay_reg[0]_1 ({T2,\genblk1[0].wsu_n_2 ,\genblk1[0].wsu_n_3 ,\genblk1[0].wsu_n_4 ,\genblk1[0].wsu_n_5 ,\genblk1[0].wsu_n_6 ,\genblk1[0].wsu_n_7 ,\genblk1[0].wsu_n_8 ,\genblk1[0].wsu_n_9 }),
        .\m_delay_reg[0]_2 (\m_delay_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized1_9 \genblk1[2].wsu 
       (.B({T2_0,\genblk1[1].wsu_n_42 ,\genblk1[1].wsu_n_43 ,\genblk1[1].wsu_n_44 ,\genblk1[1].wsu_n_45 ,\genblk1[1].wsu_n_46 ,\genblk1[1].wsu_n_47 ,\genblk1[1].wsu_n_48 ,\genblk1[1].wsu_n_39 }),
        .P({\genblk1[2].wsu_n_0 ,\genblk1[2].wsu_n_1 ,\genblk1[2].wsu_n_2 ,\genblk1[2].wsu_n_3 ,\genblk1[2].wsu_n_4 ,\genblk1[2].wsu_n_5 ,\genblk1[2].wsu_n_6 ,\genblk1[2].wsu_n_7 ,\genblk1[2].wsu_n_8 ,\genblk1[2].wsu_n_9 ,\genblk1[2].wsu_n_10 ,\genblk1[2].wsu_n_11 ,\genblk1[2].wsu_n_12 ,\genblk1[2].wsu_n_13 ,\genblk1[2].wsu_n_14 ,\genblk1[2].wsu_n_15 ,\genblk1[2].wsu_n_16 ,\genblk1[2].wsu_n_17 ,\genblk1[2].wsu_n_18 ,\genblk1[2].wsu_n_19 ,\genblk1[2].wsu_n_20 ,\genblk1[2].wsu_n_21 ,\genblk1[2].wsu_n_22 ,\genblk1[2].wsu_n_23 ,\genblk1[2].wsu_n_24 ,\genblk1[2].wsu_n_25 ,\genblk1[2].wsu_n_26 ,\genblk1[2].wsu_n_27 ,\genblk1[2].wsu_n_28 ,\genblk1[2].wsu_n_29 ,\genblk1[2].wsu_n_30 ,\genblk1[2].wsu_n_31 }),
        .clk(clk),
        .\m_delay_reg[0] (\genblk1[2].wsu_n_32 ),
        .\m_delay_reg[0]_0 ({T2_1,\genblk1[2].wsu_n_34 ,\genblk1[2].wsu_n_35 ,\genblk1[2].wsu_n_36 ,\genblk1[2].wsu_n_37 ,\genblk1[2].wsu_n_38 ,\genblk1[2].wsu_n_39 ,\genblk1[2].wsu_n_40 }),
        .\m_delay_reg[0]_1 (\genblk1[1].wsu_n_40 ),
        .\m_delay_reg[0]_2 (\m_delay_reg[0]_0 ),
        .\m_delay_reg[0]_3 ({\genblk1[1].wsu_n_0 ,\genblk1[1].wsu_n_1 ,\genblk1[1].wsu_n_2 ,\genblk1[1].wsu_n_3 ,\genblk1[1].wsu_n_4 ,\genblk1[1].wsu_n_5 ,\genblk1[1].wsu_n_6 ,\genblk1[1].wsu_n_7 ,\genblk1[1].wsu_n_8 ,\genblk1[1].wsu_n_9 ,\genblk1[1].wsu_n_10 ,\genblk1[1].wsu_n_11 ,\genblk1[1].wsu_n_12 ,\genblk1[1].wsu_n_13 ,\genblk1[1].wsu_n_14 ,\genblk1[1].wsu_n_15 ,\genblk1[1].wsu_n_16 ,\genblk1[1].wsu_n_17 ,\genblk1[1].wsu_n_18 ,\genblk1[1].wsu_n_19 ,\genblk1[1].wsu_n_20 ,\genblk1[1].wsu_n_21 ,\genblk1[1].wsu_n_22 ,\genblk1[1].wsu_n_23 ,\genblk1[1].wsu_n_24 ,\genblk1[1].wsu_n_25 ,\genblk1[1].wsu_n_26 ,\genblk1[1].wsu_n_27 ,\genblk1[1].wsu_n_28 ,\genblk1[1].wsu_n_29 ,\genblk1[1].wsu_n_30 ,\genblk1[1].wsu_n_31 ,\genblk1[1].wsu_n_32 ,\genblk1[1].wsu_n_33 ,\genblk1[1].wsu_n_34 ,\genblk1[1].wsu_n_35 ,\genblk1[1].wsu_n_36 ,\genblk1[1].wsu_n_37 ,\genblk1[1].wsu_n_38 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized2_10 \genblk1[3].wsu 
       (.B({T2_1,\genblk1[2].wsu_n_34 ,\genblk1[2].wsu_n_35 ,\genblk1[2].wsu_n_36 ,\genblk1[2].wsu_n_37 ,\genblk1[2].wsu_n_38 ,\genblk1[2].wsu_n_39 ,\genblk1[2].wsu_n_40 ,\genblk1[2].wsu_n_31 }),
        .P({\genblk1[3].wsu_n_0 ,\genblk1[3].wsu_n_1 ,\genblk1[3].wsu_n_2 ,\genblk1[3].wsu_n_3 ,\genblk1[3].wsu_n_4 ,\genblk1[3].wsu_n_5 ,\genblk1[3].wsu_n_6 ,\genblk1[3].wsu_n_7 ,\genblk1[3].wsu_n_8 ,\genblk1[3].wsu_n_9 ,\genblk1[3].wsu_n_10 ,\genblk1[3].wsu_n_11 ,\genblk1[3].wsu_n_12 ,\genblk1[3].wsu_n_13 ,\genblk1[3].wsu_n_14 ,\genblk1[3].wsu_n_15 ,\genblk1[3].wsu_n_16 ,\genblk1[3].wsu_n_17 ,\genblk1[3].wsu_n_18 ,\genblk1[3].wsu_n_19 ,\genblk1[3].wsu_n_20 ,\genblk1[3].wsu_n_21 ,\genblk1[3].wsu_n_22 ,\genblk1[3].wsu_n_23 ,\genblk1[3].wsu_n_24 ,\genblk1[3].wsu_n_25 ,\genblk1[3].wsu_n_26 ,\genblk1[3].wsu_n_27 ,\genblk1[3].wsu_n_28 ,\genblk1[3].wsu_n_29 ,\genblk1[3].wsu_n_30 ,\genblk1[3].wsu_n_31 }),
        .S({\genblk1[3].wsu_n_32 ,\genblk1[3].wsu_n_33 ,\genblk1[3].wsu_n_34 ,\genblk1[3].wsu_n_35 }),
        .clk(clk),
        .\genblk1[0].q_reg (\genblk1[0].q_reg ),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .\m_delay_reg[0] ({\genblk1[3].wsu_n_36 ,\genblk1[3].wsu_n_37 ,\genblk1[3].wsu_n_38 ,\genblk1[3].wsu_n_39 }),
        .\m_delay_reg[0]_0 ({\genblk1[3].wsu_n_40 ,\genblk1[3].wsu_n_41 ,\genblk1[3].wsu_n_42 ,\genblk1[3].wsu_n_43 }),
        .\m_delay_reg[0]_1 ({\genblk1[3].wsu_n_44 ,\genblk1[3].wsu_n_45 ,\genblk1[3].wsu_n_46 ,\genblk1[3].wsu_n_47 }),
        .\m_delay_reg[0]_2 ({\genblk1[3].wsu_n_48 ,\genblk1[3].wsu_n_49 ,\genblk1[3].wsu_n_50 ,\genblk1[3].wsu_n_51 }),
        .\m_delay_reg[0]_3 ({\genblk1[3].wsu_n_52 ,\genblk1[3].wsu_n_53 ,\genblk1[3].wsu_n_54 ,\genblk1[3].wsu_n_55 }),
        .\m_delay_reg[0]_4 ({\genblk1[3].wsu_n_56 ,\genblk1[3].wsu_n_57 ,\genblk1[3].wsu_n_58 ,\genblk1[3].wsu_n_59 }),
        .\m_delay_reg[0]_5 ({\genblk1[3].wsu_n_60 ,\genblk1[3].wsu_n_61 ,\genblk1[3].wsu_n_62 ,\genblk1[3].wsu_n_63 }),
        .\m_delay_reg[0]_6 (\genblk1[3].wsu_n_64 ),
        .\m_delay_reg[0]_7 (\genblk1[2].wsu_n_32 ),
        .\m_delay_reg[0]_8 (\m_delay_reg[0]_0 ),
        .\m_delay_reg[0]_9 ({\genblk1[2].wsu_n_0 ,\genblk1[2].wsu_n_1 ,\genblk1[2].wsu_n_2 ,\genblk1[2].wsu_n_3 ,\genblk1[2].wsu_n_4 ,\genblk1[2].wsu_n_5 ,\genblk1[2].wsu_n_6 ,\genblk1[2].wsu_n_7 ,\genblk1[2].wsu_n_8 ,\genblk1[2].wsu_n_9 ,\genblk1[2].wsu_n_10 ,\genblk1[2].wsu_n_11 ,\genblk1[2].wsu_n_12 ,\genblk1[2].wsu_n_13 ,\genblk1[2].wsu_n_14 ,\genblk1[2].wsu_n_15 ,\genblk1[2].wsu_n_16 ,\genblk1[2].wsu_n_17 ,\genblk1[2].wsu_n_18 ,\genblk1[2].wsu_n_19 ,\genblk1[2].wsu_n_20 ,\genblk1[2].wsu_n_21 ,\genblk1[2].wsu_n_22 ,\genblk1[2].wsu_n_23 ,\genblk1[2].wsu_n_24 ,\genblk1[2].wsu_n_25 ,\genblk1[2].wsu_n_26 ,\genblk1[2].wsu_n_27 ,\genblk1[2].wsu_n_28 ,\genblk1[2].wsu_n_29 ,\genblk1[2].wsu_n_30 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0
   (\To_reg[8]_0 ,
    \To_reg[8]_1 ,
    Q,
    \T2H_reg_reg[1][21]_0 ,
    clk,
    \T2H_reg_reg[1][20]_0 ,
    \T2H_reg_reg[1][19]_0 ,
    \T2H_reg_reg[1][18]_0 ,
    \T2H_reg_reg[1][17]_0 ,
    \T2H_reg_reg[1][16]_0 ,
    \T2H_reg_reg[1][15]_0 ,
    \T2H_reg_reg[1][14]_0 ,
    \T2H_reg_reg[1][13]_0 ,
    \T2H_reg_reg[1][12]_0 ,
    \T2H_reg_reg[1][11]_0 ,
    \T2H_reg_reg[1][10]_0 ,
    \T2H_reg_reg[1][9]_0 ,
    \T2H_reg_reg[1][8]_0 ,
    P,
    \m_delay_reg[0] ,
    B,
    \m_delay_reg[0]_0 ,
    D);
  output \To_reg[8]_0 ;
  output [8:0]\To_reg[8]_1 ;
  output [46:0]Q;
  input \T2H_reg_reg[1][21]_0 ;
  input clk;
  input \T2H_reg_reg[1][20]_0 ;
  input \T2H_reg_reg[1][19]_0 ;
  input \T2H_reg_reg[1][18]_0 ;
  input \T2H_reg_reg[1][17]_0 ;
  input \T2H_reg_reg[1][16]_0 ;
  input \T2H_reg_reg[1][15]_0 ;
  input \T2H_reg_reg[1][14]_0 ;
  input \T2H_reg_reg[1][13]_0 ;
  input \T2H_reg_reg[1][12]_0 ;
  input \T2H_reg_reg[1][11]_0 ;
  input \T2H_reg_reg[1][10]_0 ;
  input \T2H_reg_reg[1][9]_0 ;
  input \T2H_reg_reg[1][8]_0 ;
  input [7:0]P;
  input \m_delay_reg[0] ;
  input [8:0]B;
  input [22:0]\m_delay_reg[0]_0 ;
  input [32:0]D;

  wire [8:0]B;
  wire [32:0]D;
  wire [7:0]P;
  wire [46:0]Q;
  wire \T2H_reg_reg[0][0]_srl3_n_0 ;
  wire \T2H_reg_reg[0][10]_srl2_n_0 ;
  wire \T2H_reg_reg[0][11]_srl2_n_0 ;
  wire \T2H_reg_reg[0][12]_srl2_n_0 ;
  wire \T2H_reg_reg[0][13]_srl2_n_0 ;
  wire \T2H_reg_reg[0][14]_srl2_n_0 ;
  wire \T2H_reg_reg[0][15]_srl2_n_0 ;
  wire \T2H_reg_reg[0][16]_srl2_n_0 ;
  wire \T2H_reg_reg[0][17]_srl2_n_0 ;
  wire \T2H_reg_reg[0][18]_srl2_n_0 ;
  wire \T2H_reg_reg[0][19]_srl2_n_0 ;
  wire \T2H_reg_reg[0][1]_srl3_n_0 ;
  wire \T2H_reg_reg[0][20]_srl2_n_0 ;
  wire \T2H_reg_reg[0][21]_srl2_n_0 ;
  wire \T2H_reg_reg[0][2]_srl3_n_0 ;
  wire \T2H_reg_reg[0][3]_srl3_n_0 ;
  wire \T2H_reg_reg[0][4]_srl3_n_0 ;
  wire \T2H_reg_reg[0][5]_srl3_n_0 ;
  wire \T2H_reg_reg[0][6]_srl3_n_0 ;
  wire \T2H_reg_reg[0][7]_srl3_n_0 ;
  wire \T2H_reg_reg[0][8]_srl2_n_0 ;
  wire \T2H_reg_reg[0][9]_srl2_n_0 ;
  wire [54:22]\T2H_reg_reg[0]_55 ;
  wire \T2H_reg_reg[1][10]_0 ;
  wire \T2H_reg_reg[1][11]_0 ;
  wire \T2H_reg_reg[1][12]_0 ;
  wire \T2H_reg_reg[1][13]_0 ;
  wire \T2H_reg_reg[1][14]_0 ;
  wire \T2H_reg_reg[1][15]_0 ;
  wire \T2H_reg_reg[1][16]_0 ;
  wire \T2H_reg_reg[1][17]_0 ;
  wire \T2H_reg_reg[1][18]_0 ;
  wire \T2H_reg_reg[1][19]_0 ;
  wire \T2H_reg_reg[1][20]_0 ;
  wire \T2H_reg_reg[1][21]_0 ;
  wire \T2H_reg_reg[1][8]_0 ;
  wire \T2H_reg_reg[1][9]_0 ;
  wire [54:0]\T2H_reg_reg[1]_4 ;
  wire \To[11]_i_2_n_0 ;
  wire \To[11]_i_3_n_0 ;
  wire \To[11]_i_4_n_0 ;
  wire \To[11]_i_5_n_0 ;
  wire \To[15]_i_2_n_0 ;
  wire \To[15]_i_3_n_0 ;
  wire \To[15]_i_4_n_0 ;
  wire \To[15]_i_5_n_0 ;
  wire \To[19]_i_2_n_0 ;
  wire \To[19]_i_3_n_0 ;
  wire \To[19]_i_4_n_0 ;
  wire \To[19]_i_5_n_0 ;
  wire \To[23]_i_2_n_0 ;
  wire \To[23]_i_3_n_0 ;
  wire \To[23]_i_4_n_0 ;
  wire \To[23]_i_5_n_0 ;
  wire \To[27]_i_2_n_0 ;
  wire \To[27]_i_3_n_0 ;
  wire \To[27]_i_4_n_0 ;
  wire \To[27]_i_5_n_0 ;
  wire \To[31]_i_2_n_0 ;
  wire \To[31]_i_3_n_0 ;
  wire \To[31]_i_4_n_0 ;
  wire \To[31]_i_5_n_0 ;
  wire \To[35]_i_2_n_0 ;
  wire \To[3]_i_2_n_0 ;
  wire \To[3]_i_3_n_0 ;
  wire \To[3]_i_4_n_0 ;
  wire \To[3]_i_5_n_0 ;
  wire \To[7]_i_2_n_0 ;
  wire \To[7]_i_3_n_0 ;
  wire \To[7]_i_4_n_0 ;
  wire \To[7]_i_5_n_0 ;
  wire \To_reg[11]_i_1_n_0 ;
  wire \To_reg[11]_i_1_n_1 ;
  wire \To_reg[11]_i_1_n_2 ;
  wire \To_reg[11]_i_1_n_3 ;
  wire \To_reg[15]_i_1_n_0 ;
  wire \To_reg[15]_i_1_n_1 ;
  wire \To_reg[15]_i_1_n_2 ;
  wire \To_reg[15]_i_1_n_3 ;
  wire \To_reg[19]_i_1_n_0 ;
  wire \To_reg[19]_i_1_n_1 ;
  wire \To_reg[19]_i_1_n_2 ;
  wire \To_reg[19]_i_1_n_3 ;
  wire \To_reg[23]_i_1_n_0 ;
  wire \To_reg[23]_i_1_n_1 ;
  wire \To_reg[23]_i_1_n_2 ;
  wire \To_reg[23]_i_1_n_3 ;
  wire \To_reg[27]_i_1_n_0 ;
  wire \To_reg[27]_i_1_n_1 ;
  wire \To_reg[27]_i_1_n_2 ;
  wire \To_reg[27]_i_1_n_3 ;
  wire \To_reg[31]_i_1_n_0 ;
  wire \To_reg[31]_i_1_n_1 ;
  wire \To_reg[31]_i_1_n_2 ;
  wire \To_reg[31]_i_1_n_3 ;
  wire \To_reg[35]_i_1_n_0 ;
  wire \To_reg[35]_i_1_n_1 ;
  wire \To_reg[35]_i_1_n_2 ;
  wire \To_reg[35]_i_1_n_3 ;
  wire \To_reg[39]_i_1_n_0 ;
  wire \To_reg[39]_i_1_n_1 ;
  wire \To_reg[39]_i_1_n_2 ;
  wire \To_reg[39]_i_1_n_3 ;
  wire \To_reg[3]_i_1_n_0 ;
  wire \To_reg[3]_i_1_n_1 ;
  wire \To_reg[3]_i_1_n_2 ;
  wire \To_reg[3]_i_1_n_3 ;
  wire \To_reg[43]_i_1_n_0 ;
  wire \To_reg[43]_i_1_n_1 ;
  wire \To_reg[43]_i_1_n_2 ;
  wire \To_reg[43]_i_1_n_3 ;
  wire \To_reg[47]_i_1_n_0 ;
  wire \To_reg[47]_i_1_n_1 ;
  wire \To_reg[47]_i_1_n_2 ;
  wire \To_reg[47]_i_1_n_3 ;
  wire \To_reg[51]_i_1_n_0 ;
  wire \To_reg[51]_i_1_n_1 ;
  wire \To_reg[51]_i_1_n_2 ;
  wire \To_reg[51]_i_1_n_3 ;
  wire \To_reg[55]_i_1_n_2 ;
  wire \To_reg[55]_i_1_n_3 ;
  wire \To_reg[7]_i_1_n_0 ;
  wire \To_reg[7]_i_1_n_1 ;
  wire \To_reg[7]_i_1_n_2 ;
  wire \To_reg[7]_i_1_n_3 ;
  wire \To_reg[8]_0 ;
  wire [8:0]\To_reg[8]_1 ;
  wire \To_reg_n_0_[1] ;
  wire \To_reg_n_0_[2] ;
  wire \To_reg_n_0_[3] ;
  wire \To_reg_n_0_[4] ;
  wire \To_reg_n_0_[5] ;
  wire \To_reg_n_0_[6] ;
  wire \To_reg_n_0_[7] ;
  wire clk;
  wire [8:8]\loop_o[0]_56 ;
  wire \m_delay_reg[0] ;
  wire [22:0]\m_delay_reg[0]_0 ;
  wire [32:0]\m_delay_reg[0]__0 ;
  wire [55:0]p_0_in;
  wire [2:2]\NLW_To_reg[55]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_To_reg[55]_i_1_O_UNCONNECTED ;

  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][0]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[0]),
        .Q(\T2H_reg_reg[0][0]_srl3_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][10]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][10]_0 ),
        .Q(\T2H_reg_reg[0][10]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][11]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][11]_0 ),
        .Q(\T2H_reg_reg[0][11]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][12]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][12]_0 ),
        .Q(\T2H_reg_reg[0][12]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][13]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][13]_0 ),
        .Q(\T2H_reg_reg[0][13]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][14]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][14]_0 ),
        .Q(\T2H_reg_reg[0][14]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][15]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][15]_0 ),
        .Q(\T2H_reg_reg[0][15]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][16]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][16]_0 ),
        .Q(\T2H_reg_reg[0][16]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][17]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][17]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][17]_0 ),
        .Q(\T2H_reg_reg[0][17]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][18]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][18]_0 ),
        .Q(\T2H_reg_reg[0][18]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][19]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][19]_0 ),
        .Q(\T2H_reg_reg[0][19]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][1]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[1]),
        .Q(\T2H_reg_reg[0][1]_srl3_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][20]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][20]_0 ),
        .Q(\T2H_reg_reg[0][20]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][21]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][21]_0 ),
        .Q(\T2H_reg_reg[0][21]_srl2_n_0 ));
  FDRE \T2H_reg_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\T2H_reg_reg[0]_55 [22]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\T2H_reg_reg[0]_55 [23]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\T2H_reg_reg[0]_55 [24]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\T2H_reg_reg[0]_55 [25]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\T2H_reg_reg[0]_55 [26]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\T2H_reg_reg[0]_55 [27]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\T2H_reg_reg[0]_55 [28]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\T2H_reg_reg[0]_55 [29]),
        .R(1'b0));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][2]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[2]),
        .Q(\T2H_reg_reg[0][2]_srl3_n_0 ));
  FDRE \T2H_reg_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\T2H_reg_reg[0]_55 [30]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\T2H_reg_reg[0]_55 [31]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][32] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\T2H_reg_reg[0]_55 [32]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][33] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\T2H_reg_reg[0]_55 [33]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][34] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\T2H_reg_reg[0]_55 [34]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][35] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\T2H_reg_reg[0]_55 [35]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][36] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\T2H_reg_reg[0]_55 [36]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][37] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\T2H_reg_reg[0]_55 [37]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][38] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\T2H_reg_reg[0]_55 [38]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][39] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\T2H_reg_reg[0]_55 [39]),
        .R(1'b0));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][3]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[3]),
        .Q(\T2H_reg_reg[0][3]_srl3_n_0 ));
  FDRE \T2H_reg_reg[0][40] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\T2H_reg_reg[0]_55 [40]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][41] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\T2H_reg_reg[0]_55 [41]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][42] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\T2H_reg_reg[0]_55 [42]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][43] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(\T2H_reg_reg[0]_55 [43]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][44] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(\T2H_reg_reg[0]_55 [44]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][45] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(\T2H_reg_reg[0]_55 [45]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][46] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(\T2H_reg_reg[0]_55 [46]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][47] 
       (.C(clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(\T2H_reg_reg[0]_55 [47]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][48] 
       (.C(clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(\T2H_reg_reg[0]_55 [48]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][49] 
       (.C(clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(\T2H_reg_reg[0]_55 [49]),
        .R(1'b0));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][4]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[4]),
        .Q(\T2H_reg_reg[0][4]_srl3_n_0 ));
  FDRE \T2H_reg_reg[0][50] 
       (.C(clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(\T2H_reg_reg[0]_55 [50]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][51] 
       (.C(clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(\T2H_reg_reg[0]_55 [51]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][52] 
       (.C(clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(\T2H_reg_reg[0]_55 [52]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][53] 
       (.C(clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(\T2H_reg_reg[0]_55 [53]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][54] 
       (.C(clk),
        .CE(1'b1),
        .D(D[32]),
        .Q(\T2H_reg_reg[0]_55 [54]),
        .R(1'b0));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][5]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[5]),
        .Q(\T2H_reg_reg[0][5]_srl3_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][6]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[6]),
        .Q(\T2H_reg_reg[0][6]_srl3_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][7]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[7]),
        .Q(\T2H_reg_reg[0][7]_srl3_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][8]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][8]_0 ),
        .Q(\T2H_reg_reg[0][8]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[1].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][9]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][9]_0 ),
        .Q(\T2H_reg_reg[0][9]_srl2_n_0 ));
  FDRE \T2H_reg_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][0]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_4 [0]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][10]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_4 [10]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][11]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_4 [11]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][12]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_4 [12]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][13]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_4 [13]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][14]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_4 [14]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][15]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_4 [15]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][16]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_4 [16]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][17]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_4 [17]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][18]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_4 [18]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][19]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_4 [19]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][1]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_4 [1]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][20]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_4 [20]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][21]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_4 [21]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_55 [22]),
        .Q(\T2H_reg_reg[1]_4 [22]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_55 [23]),
        .Q(\T2H_reg_reg[1]_4 [23]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_55 [24]),
        .Q(\T2H_reg_reg[1]_4 [24]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_55 [25]),
        .Q(\T2H_reg_reg[1]_4 [25]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_55 [26]),
        .Q(\T2H_reg_reg[1]_4 [26]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_55 [27]),
        .Q(\T2H_reg_reg[1]_4 [27]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_55 [28]),
        .Q(\T2H_reg_reg[1]_4 [28]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_55 [29]),
        .Q(\T2H_reg_reg[1]_4 [29]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][2]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_4 [2]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_55 [30]),
        .Q(\T2H_reg_reg[1]_4 [30]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_55 [31]),
        .Q(\T2H_reg_reg[1]_4 [31]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][32] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_55 [32]),
        .Q(\T2H_reg_reg[1]_4 [32]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][33] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_55 [33]),
        .Q(\T2H_reg_reg[1]_4 [33]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][34] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_55 [34]),
        .Q(\T2H_reg_reg[1]_4 [34]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][35] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_55 [35]),
        .Q(\T2H_reg_reg[1]_4 [35]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][36] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_55 [36]),
        .Q(\T2H_reg_reg[1]_4 [36]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][37] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_55 [37]),
        .Q(\T2H_reg_reg[1]_4 [37]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][38] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_55 [38]),
        .Q(\T2H_reg_reg[1]_4 [38]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][39] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_55 [39]),
        .Q(\T2H_reg_reg[1]_4 [39]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][3]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_4 [3]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][40] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_55 [40]),
        .Q(\T2H_reg_reg[1]_4 [40]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][41] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_55 [41]),
        .Q(\T2H_reg_reg[1]_4 [41]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][42] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_55 [42]),
        .Q(\T2H_reg_reg[1]_4 [42]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][43] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_55 [43]),
        .Q(\T2H_reg_reg[1]_4 [43]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][44] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_55 [44]),
        .Q(\T2H_reg_reg[1]_4 [44]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][45] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_55 [45]),
        .Q(\T2H_reg_reg[1]_4 [45]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][46] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_55 [46]),
        .Q(\T2H_reg_reg[1]_4 [46]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][47] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_55 [47]),
        .Q(\T2H_reg_reg[1]_4 [47]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][48] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_55 [48]),
        .Q(\T2H_reg_reg[1]_4 [48]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][49] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_55 [49]),
        .Q(\T2H_reg_reg[1]_4 [49]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][4]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_4 [4]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][50] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_55 [50]),
        .Q(\T2H_reg_reg[1]_4 [50]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][51] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_55 [51]),
        .Q(\T2H_reg_reg[1]_4 [51]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][52] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_55 [52]),
        .Q(\T2H_reg_reg[1]_4 [52]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][53] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_55 [53]),
        .Q(\T2H_reg_reg[1]_4 [53]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][54] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_55 [54]),
        .Q(\T2H_reg_reg[1]_4 [54]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][5]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_4 [5]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][6]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_4 [6]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][7]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_4 [7]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][8]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_4 [8]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][9]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_4 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \To[11]_i_2 
       (.I0(\m_delay_reg[0]__0 [11]),
        .I1(\T2H_reg_reg[1]_4 [11]),
        .O(\To[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[11]_i_3 
       (.I0(\m_delay_reg[0]__0 [10]),
        .I1(\T2H_reg_reg[1]_4 [10]),
        .O(\To[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[11]_i_4 
       (.I0(\m_delay_reg[0]__0 [9]),
        .I1(\T2H_reg_reg[1]_4 [9]),
        .O(\To[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[11]_i_5 
       (.I0(\m_delay_reg[0]__0 [8]),
        .I1(\T2H_reg_reg[1]_4 [8]),
        .O(\To[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[15]_i_2 
       (.I0(\m_delay_reg[0]__0 [15]),
        .I1(\T2H_reg_reg[1]_4 [15]),
        .O(\To[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[15]_i_3 
       (.I0(\m_delay_reg[0]__0 [14]),
        .I1(\T2H_reg_reg[1]_4 [14]),
        .O(\To[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[15]_i_4 
       (.I0(\m_delay_reg[0]__0 [13]),
        .I1(\T2H_reg_reg[1]_4 [13]),
        .O(\To[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[15]_i_5 
       (.I0(\m_delay_reg[0]__0 [12]),
        .I1(\T2H_reg_reg[1]_4 [12]),
        .O(\To[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[19]_i_2 
       (.I0(\m_delay_reg[0]__0 [19]),
        .I1(\T2H_reg_reg[1]_4 [19]),
        .O(\To[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[19]_i_3 
       (.I0(\m_delay_reg[0]__0 [18]),
        .I1(\T2H_reg_reg[1]_4 [18]),
        .O(\To[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[19]_i_4 
       (.I0(\m_delay_reg[0]__0 [17]),
        .I1(\T2H_reg_reg[1]_4 [17]),
        .O(\To[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[19]_i_5 
       (.I0(\m_delay_reg[0]__0 [16]),
        .I1(\T2H_reg_reg[1]_4 [16]),
        .O(\To[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[23]_i_2 
       (.I0(\m_delay_reg[0]__0 [23]),
        .I1(\T2H_reg_reg[1]_4 [23]),
        .O(\To[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[23]_i_3 
       (.I0(\m_delay_reg[0]__0 [22]),
        .I1(\T2H_reg_reg[1]_4 [22]),
        .O(\To[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[23]_i_4 
       (.I0(\m_delay_reg[0]__0 [21]),
        .I1(\T2H_reg_reg[1]_4 [21]),
        .O(\To[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[23]_i_5 
       (.I0(\m_delay_reg[0]__0 [20]),
        .I1(\T2H_reg_reg[1]_4 [20]),
        .O(\To[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[27]_i_2 
       (.I0(\m_delay_reg[0]__0 [27]),
        .I1(\T2H_reg_reg[1]_4 [27]),
        .O(\To[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[27]_i_3 
       (.I0(\m_delay_reg[0]__0 [26]),
        .I1(\T2H_reg_reg[1]_4 [26]),
        .O(\To[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[27]_i_4 
       (.I0(\m_delay_reg[0]__0 [25]),
        .I1(\T2H_reg_reg[1]_4 [25]),
        .O(\To[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[27]_i_5 
       (.I0(\m_delay_reg[0]__0 [24]),
        .I1(\T2H_reg_reg[1]_4 [24]),
        .O(\To[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[31]_i_2 
       (.I0(\m_delay_reg[0]__0 [31]),
        .I1(\T2H_reg_reg[1]_4 [31]),
        .O(\To[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[31]_i_3 
       (.I0(\m_delay_reg[0]__0 [30]),
        .I1(\T2H_reg_reg[1]_4 [30]),
        .O(\To[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[31]_i_4 
       (.I0(\m_delay_reg[0]__0 [29]),
        .I1(\T2H_reg_reg[1]_4 [29]),
        .O(\To[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[31]_i_5 
       (.I0(\m_delay_reg[0]__0 [28]),
        .I1(\T2H_reg_reg[1]_4 [28]),
        .O(\To[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[35]_i_2 
       (.I0(\m_delay_reg[0]__0 [32]),
        .I1(\T2H_reg_reg[1]_4 [32]),
        .O(\To[35]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[3]_i_2 
       (.I0(\m_delay_reg[0]__0 [3]),
        .I1(\T2H_reg_reg[1]_4 [3]),
        .O(\To[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[3]_i_3 
       (.I0(\m_delay_reg[0]__0 [2]),
        .I1(\T2H_reg_reg[1]_4 [2]),
        .O(\To[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[3]_i_4 
       (.I0(\m_delay_reg[0]__0 [1]),
        .I1(\T2H_reg_reg[1]_4 [1]),
        .O(\To[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[3]_i_5 
       (.I0(\m_delay_reg[0]__0 [0]),
        .I1(\T2H_reg_reg[1]_4 [0]),
        .O(\To[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[7]_i_2 
       (.I0(\m_delay_reg[0]__0 [7]),
        .I1(\T2H_reg_reg[1]_4 [7]),
        .O(\To[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[7]_i_3 
       (.I0(\m_delay_reg[0]__0 [6]),
        .I1(\T2H_reg_reg[1]_4 [6]),
        .O(\To[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[7]_i_4 
       (.I0(\m_delay_reg[0]__0 [5]),
        .I1(\T2H_reg_reg[1]_4 [5]),
        .O(\To[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[7]_i_5 
       (.I0(\m_delay_reg[0]__0 [4]),
        .I1(\T2H_reg_reg[1]_4 [4]),
        .O(\To[7]_i_5_n_0 ));
  FDRE \To_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\To_reg[8]_1 [0]),
        .R(1'b0));
  FDRE \To_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \To_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(Q[2]),
        .R(1'b0));
  CARRY4 \To_reg[11]_i_1 
       (.CI(\To_reg[7]_i_1_n_0 ),
        .CO({\To_reg[11]_i_1_n_0 ,\To_reg[11]_i_1_n_1 ,\To_reg[11]_i_1_n_2 ,\To_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [11:8]),
        .O(p_0_in[11:8]),
        .S({\To[11]_i_2_n_0 ,\To[11]_i_3_n_0 ,\To[11]_i_4_n_0 ,\To[11]_i_5_n_0 }));
  FDRE \To_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \To_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \To_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \To_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(Q[6]),
        .R(1'b0));
  CARRY4 \To_reg[15]_i_1 
       (.CI(\To_reg[11]_i_1_n_0 ),
        .CO({\To_reg[15]_i_1_n_0 ,\To_reg[15]_i_1_n_1 ,\To_reg[15]_i_1_n_2 ,\To_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [15:12]),
        .O(p_0_in[15:12]),
        .S({\To[15]_i_2_n_0 ,\To[15]_i_3_n_0 ,\To[15]_i_4_n_0 ,\To[15]_i_5_n_0 }));
  FDRE \To_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[16]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \To_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[17]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \To_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[18]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \To_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[19]),
        .Q(Q[10]),
        .R(1'b0));
  CARRY4 \To_reg[19]_i_1 
       (.CI(\To_reg[15]_i_1_n_0 ),
        .CO({\To_reg[19]_i_1_n_0 ,\To_reg[19]_i_1_n_1 ,\To_reg[19]_i_1_n_2 ,\To_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [19:16]),
        .O(p_0_in[19:16]),
        .S({\To[19]_i_2_n_0 ,\To[19]_i_3_n_0 ,\To[19]_i_4_n_0 ,\To[19]_i_5_n_0 }));
  FDRE \To_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\To_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \To_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[20]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \To_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[21]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \To_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[22]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \To_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[23]),
        .Q(Q[14]),
        .R(1'b0));
  CARRY4 \To_reg[23]_i_1 
       (.CI(\To_reg[19]_i_1_n_0 ),
        .CO({\To_reg[23]_i_1_n_0 ,\To_reg[23]_i_1_n_1 ,\To_reg[23]_i_1_n_2 ,\To_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [23:20]),
        .O(p_0_in[23:20]),
        .S({\To[23]_i_2_n_0 ,\To[23]_i_3_n_0 ,\To[23]_i_4_n_0 ,\To[23]_i_5_n_0 }));
  FDRE \To_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[24]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \To_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[25]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \To_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[26]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \To_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[27]),
        .Q(Q[18]),
        .R(1'b0));
  CARRY4 \To_reg[27]_i_1 
       (.CI(\To_reg[23]_i_1_n_0 ),
        .CO({\To_reg[27]_i_1_n_0 ,\To_reg[27]_i_1_n_1 ,\To_reg[27]_i_1_n_2 ,\To_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [27:24]),
        .O(p_0_in[27:24]),
        .S({\To[27]_i_2_n_0 ,\To[27]_i_3_n_0 ,\To[27]_i_4_n_0 ,\To[27]_i_5_n_0 }));
  FDRE \To_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[28]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \To_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[29]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \To_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\To_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \To_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[30]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \To_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[31]),
        .Q(Q[22]),
        .R(1'b0));
  CARRY4 \To_reg[31]_i_1 
       (.CI(\To_reg[27]_i_1_n_0 ),
        .CO({\To_reg[31]_i_1_n_0 ,\To_reg[31]_i_1_n_1 ,\To_reg[31]_i_1_n_2 ,\To_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [31:28]),
        .O(p_0_in[31:28]),
        .S({\To[31]_i_2_n_0 ,\To[31]_i_3_n_0 ,\To[31]_i_4_n_0 ,\To[31]_i_5_n_0 }));
  FDRE \To_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[32]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \To_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[33]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \To_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[34]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \To_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[35]),
        .Q(Q[26]),
        .R(1'b0));
  CARRY4 \To_reg[35]_i_1 
       (.CI(\To_reg[31]_i_1_n_0 ),
        .CO({\To_reg[35]_i_1_n_0 ,\To_reg[35]_i_1_n_1 ,\To_reg[35]_i_1_n_2 ,\To_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\m_delay_reg[0]__0 [32]}),
        .O(p_0_in[35:32]),
        .S({\T2H_reg_reg[1]_4 [35:33],\To[35]_i_2_n_0 }));
  FDRE \To_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[36]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \To_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[37]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \To_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[38]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \To_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[39]),
        .Q(Q[30]),
        .R(1'b0));
  CARRY4 \To_reg[39]_i_1 
       (.CI(\To_reg[35]_i_1_n_0 ),
        .CO({\To_reg[39]_i_1_n_0 ,\To_reg[39]_i_1_n_1 ,\To_reg[39]_i_1_n_2 ,\To_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[39:36]),
        .S(\T2H_reg_reg[1]_4 [39:36]));
  FDRE \To_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\To_reg_n_0_[3] ),
        .R(1'b0));
  CARRY4 \To_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\To_reg[3]_i_1_n_0 ,\To_reg[3]_i_1_n_1 ,\To_reg[3]_i_1_n_2 ,\To_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [3:0]),
        .O(p_0_in[3:0]),
        .S({\To[3]_i_2_n_0 ,\To[3]_i_3_n_0 ,\To[3]_i_4_n_0 ,\To[3]_i_5_n_0 }));
  FDRE \To_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[40]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \To_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[41]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \To_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[42]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \To_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[43]),
        .Q(Q[34]),
        .R(1'b0));
  CARRY4 \To_reg[43]_i_1 
       (.CI(\To_reg[39]_i_1_n_0 ),
        .CO({\To_reg[43]_i_1_n_0 ,\To_reg[43]_i_1_n_1 ,\To_reg[43]_i_1_n_2 ,\To_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[43:40]),
        .S(\T2H_reg_reg[1]_4 [43:40]));
  FDRE \To_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[44]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \To_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[45]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \To_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[46]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \To_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[47]),
        .Q(Q[38]),
        .R(1'b0));
  CARRY4 \To_reg[47]_i_1 
       (.CI(\To_reg[43]_i_1_n_0 ),
        .CO({\To_reg[47]_i_1_n_0 ,\To_reg[47]_i_1_n_1 ,\To_reg[47]_i_1_n_2 ,\To_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[47:44]),
        .S(\T2H_reg_reg[1]_4 [47:44]));
  FDRE \To_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[48]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \To_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[49]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \To_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(\To_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \To_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[50]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \To_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[51]),
        .Q(Q[42]),
        .R(1'b0));
  CARRY4 \To_reg[51]_i_1 
       (.CI(\To_reg[47]_i_1_n_0 ),
        .CO({\To_reg[51]_i_1_n_0 ,\To_reg[51]_i_1_n_1 ,\To_reg[51]_i_1_n_2 ,\To_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[51:48]),
        .S(\T2H_reg_reg[1]_4 [51:48]));
  FDRE \To_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[52]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \To_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[53]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \To_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[54]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \To_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[55]),
        .Q(Q[46]),
        .R(1'b0));
  CARRY4 \To_reg[55]_i_1 
       (.CI(\To_reg[51]_i_1_n_0 ),
        .CO({p_0_in[55],\NLW_To_reg[55]_i_1_CO_UNCONNECTED [2],\To_reg[55]_i_1_n_2 ,\To_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_To_reg[55]_i_1_O_UNCONNECTED [3],p_0_in[54:52]}),
        .S({1'b1,\T2H_reg_reg[1]_4 [54:52]}));
  FDRE \To_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(\To_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \To_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(\To_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \To_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(\To_reg_n_0_[7] ),
        .R(1'b0));
  CARRY4 \To_reg[7]_i_1 
       (.CI(\To_reg[3]_i_1_n_0 ),
        .CO({\To_reg[7]_i_1_n_0 ,\To_reg[7]_i_1_n_1 ,\To_reg[7]_i_1_n_2 ,\To_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [7:4]),
        .O(p_0_in[7:4]),
        .S({\To[7]_i_2_n_0 ,\To[7]_i_3_n_0 ,\To[7]_i_4_n_0 ,\To[7]_i_5_n_0 }));
  FDRE \To_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(\loop_o[0]_56 ),
        .R(1'b0));
  FDRE \To_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(Q[0]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0 \genblk1[0].imuu 
       (.B(B),
        .Q({\loop_o[0]_56 ,\To_reg_n_0_[7] ,\To_reg_n_0_[6] ,\To_reg_n_0_[5] ,\To_reg_n_0_[4] ,\To_reg_n_0_[3] ,\To_reg_n_0_[2] ,\To_reg_n_0_[1] ,\To_reg[8]_1 [0]}),
        .\To_reg[8] (\To_reg[8]_0 ),
        .\To_reg[8]_0 (\To_reg[8]_1 [8:1]),
        .clk(clk),
        .\m_delay_reg[0]_0 (\m_delay_reg[0]__0 ),
        .\m_delay_reg[0]_1 (\m_delay_reg[0] ),
        .\m_delay_reg[0]_2 (\m_delay_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "wlmont_sub_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0_31
   (\To_reg[8]_0 ,
    \To_reg[8]_1 ,
    Q,
    \T2H_reg_reg[1][21]_0 ,
    clk,
    \T2H_reg_reg[1][20]_0 ,
    \T2H_reg_reg[1][19]_0 ,
    \T2H_reg_reg[1][18]_0 ,
    \T2H_reg_reg[1][17]_0 ,
    \T2H_reg_reg[1][16]_0 ,
    \T2H_reg_reg[1][15]_0 ,
    \T2H_reg_reg[1][14]_0 ,
    \T2H_reg_reg[1][13]_0 ,
    \T2H_reg_reg[1][12]_0 ,
    \T2H_reg_reg[1][11]_0 ,
    \T2H_reg_reg[1][10]_0 ,
    \T2H_reg_reg[1][9]_0 ,
    \T2H_reg_reg[1][8]_0 ,
    P,
    \m_delay_reg[0] ,
    B,
    \m_delay_reg[0]_0 ,
    D);
  output \To_reg[8]_0 ;
  output [8:0]\To_reg[8]_1 ;
  output [46:0]Q;
  input \T2H_reg_reg[1][21]_0 ;
  input clk;
  input \T2H_reg_reg[1][20]_0 ;
  input \T2H_reg_reg[1][19]_0 ;
  input \T2H_reg_reg[1][18]_0 ;
  input \T2H_reg_reg[1][17]_0 ;
  input \T2H_reg_reg[1][16]_0 ;
  input \T2H_reg_reg[1][15]_0 ;
  input \T2H_reg_reg[1][14]_0 ;
  input \T2H_reg_reg[1][13]_0 ;
  input \T2H_reg_reg[1][12]_0 ;
  input \T2H_reg_reg[1][11]_0 ;
  input \T2H_reg_reg[1][10]_0 ;
  input \T2H_reg_reg[1][9]_0 ;
  input \T2H_reg_reg[1][8]_0 ;
  input [7:0]P;
  input \m_delay_reg[0] ;
  input [8:0]B;
  input [22:0]\m_delay_reg[0]_0 ;
  input [32:0]D;

  wire [8:0]B;
  wire [32:0]D;
  wire [7:0]P;
  wire [46:0]Q;
  wire \T2H_reg_reg[0][0]_srl3_n_0 ;
  wire \T2H_reg_reg[0][10]_srl2_n_0 ;
  wire \T2H_reg_reg[0][11]_srl2_n_0 ;
  wire \T2H_reg_reg[0][12]_srl2_n_0 ;
  wire \T2H_reg_reg[0][13]_srl2_n_0 ;
  wire \T2H_reg_reg[0][14]_srl2_n_0 ;
  wire \T2H_reg_reg[0][15]_srl2_n_0 ;
  wire \T2H_reg_reg[0][16]_srl2_n_0 ;
  wire \T2H_reg_reg[0][17]_srl2_n_0 ;
  wire \T2H_reg_reg[0][18]_srl2_n_0 ;
  wire \T2H_reg_reg[0][19]_srl2_n_0 ;
  wire \T2H_reg_reg[0][1]_srl3_n_0 ;
  wire \T2H_reg_reg[0][20]_srl2_n_0 ;
  wire \T2H_reg_reg[0][21]_srl2_n_0 ;
  wire \T2H_reg_reg[0][2]_srl3_n_0 ;
  wire \T2H_reg_reg[0][3]_srl3_n_0 ;
  wire \T2H_reg_reg[0][4]_srl3_n_0 ;
  wire \T2H_reg_reg[0][5]_srl3_n_0 ;
  wire \T2H_reg_reg[0][6]_srl3_n_0 ;
  wire \T2H_reg_reg[0][7]_srl3_n_0 ;
  wire \T2H_reg_reg[0][8]_srl2_n_0 ;
  wire \T2H_reg_reg[0][9]_srl2_n_0 ;
  wire [54:22]\T2H_reg_reg[0]_26 ;
  wire \T2H_reg_reg[1][10]_0 ;
  wire \T2H_reg_reg[1][11]_0 ;
  wire \T2H_reg_reg[1][12]_0 ;
  wire \T2H_reg_reg[1][13]_0 ;
  wire \T2H_reg_reg[1][14]_0 ;
  wire \T2H_reg_reg[1][15]_0 ;
  wire \T2H_reg_reg[1][16]_0 ;
  wire \T2H_reg_reg[1][17]_0 ;
  wire \T2H_reg_reg[1][18]_0 ;
  wire \T2H_reg_reg[1][19]_0 ;
  wire \T2H_reg_reg[1][20]_0 ;
  wire \T2H_reg_reg[1][21]_0 ;
  wire \T2H_reg_reg[1][8]_0 ;
  wire \T2H_reg_reg[1][9]_0 ;
  wire [54:0]\T2H_reg_reg[1]_2 ;
  wire \To[11]_i_2_n_0 ;
  wire \To[11]_i_3_n_0 ;
  wire \To[11]_i_4_n_0 ;
  wire \To[11]_i_5_n_0 ;
  wire \To[15]_i_2_n_0 ;
  wire \To[15]_i_3_n_0 ;
  wire \To[15]_i_4_n_0 ;
  wire \To[15]_i_5_n_0 ;
  wire \To[19]_i_2_n_0 ;
  wire \To[19]_i_3_n_0 ;
  wire \To[19]_i_4_n_0 ;
  wire \To[19]_i_5_n_0 ;
  wire \To[23]_i_2_n_0 ;
  wire \To[23]_i_3_n_0 ;
  wire \To[23]_i_4_n_0 ;
  wire \To[23]_i_5_n_0 ;
  wire \To[27]_i_2_n_0 ;
  wire \To[27]_i_3_n_0 ;
  wire \To[27]_i_4_n_0 ;
  wire \To[27]_i_5_n_0 ;
  wire \To[31]_i_2_n_0 ;
  wire \To[31]_i_3_n_0 ;
  wire \To[31]_i_4_n_0 ;
  wire \To[31]_i_5_n_0 ;
  wire \To[35]_i_2_n_0 ;
  wire \To[3]_i_2_n_0 ;
  wire \To[3]_i_3_n_0 ;
  wire \To[3]_i_4_n_0 ;
  wire \To[3]_i_5_n_0 ;
  wire \To[7]_i_2_n_0 ;
  wire \To[7]_i_3_n_0 ;
  wire \To[7]_i_4_n_0 ;
  wire \To[7]_i_5_n_0 ;
  wire \To_reg[11]_i_1_n_0 ;
  wire \To_reg[11]_i_1_n_1 ;
  wire \To_reg[11]_i_1_n_2 ;
  wire \To_reg[11]_i_1_n_3 ;
  wire \To_reg[11]_i_1_n_4 ;
  wire \To_reg[11]_i_1_n_5 ;
  wire \To_reg[11]_i_1_n_6 ;
  wire \To_reg[11]_i_1_n_7 ;
  wire \To_reg[15]_i_1_n_0 ;
  wire \To_reg[15]_i_1_n_1 ;
  wire \To_reg[15]_i_1_n_2 ;
  wire \To_reg[15]_i_1_n_3 ;
  wire \To_reg[15]_i_1_n_4 ;
  wire \To_reg[15]_i_1_n_5 ;
  wire \To_reg[15]_i_1_n_6 ;
  wire \To_reg[15]_i_1_n_7 ;
  wire \To_reg[19]_i_1_n_0 ;
  wire \To_reg[19]_i_1_n_1 ;
  wire \To_reg[19]_i_1_n_2 ;
  wire \To_reg[19]_i_1_n_3 ;
  wire \To_reg[19]_i_1_n_4 ;
  wire \To_reg[19]_i_1_n_5 ;
  wire \To_reg[19]_i_1_n_6 ;
  wire \To_reg[19]_i_1_n_7 ;
  wire \To_reg[23]_i_1_n_0 ;
  wire \To_reg[23]_i_1_n_1 ;
  wire \To_reg[23]_i_1_n_2 ;
  wire \To_reg[23]_i_1_n_3 ;
  wire \To_reg[23]_i_1_n_4 ;
  wire \To_reg[23]_i_1_n_5 ;
  wire \To_reg[23]_i_1_n_6 ;
  wire \To_reg[23]_i_1_n_7 ;
  wire \To_reg[27]_i_1_n_0 ;
  wire \To_reg[27]_i_1_n_1 ;
  wire \To_reg[27]_i_1_n_2 ;
  wire \To_reg[27]_i_1_n_3 ;
  wire \To_reg[27]_i_1_n_4 ;
  wire \To_reg[27]_i_1_n_5 ;
  wire \To_reg[27]_i_1_n_6 ;
  wire \To_reg[27]_i_1_n_7 ;
  wire \To_reg[31]_i_1_n_0 ;
  wire \To_reg[31]_i_1_n_1 ;
  wire \To_reg[31]_i_1_n_2 ;
  wire \To_reg[31]_i_1_n_3 ;
  wire \To_reg[31]_i_1_n_4 ;
  wire \To_reg[31]_i_1_n_5 ;
  wire \To_reg[31]_i_1_n_6 ;
  wire \To_reg[31]_i_1_n_7 ;
  wire \To_reg[35]_i_1_n_0 ;
  wire \To_reg[35]_i_1_n_1 ;
  wire \To_reg[35]_i_1_n_2 ;
  wire \To_reg[35]_i_1_n_3 ;
  wire \To_reg[35]_i_1_n_4 ;
  wire \To_reg[35]_i_1_n_5 ;
  wire \To_reg[35]_i_1_n_6 ;
  wire \To_reg[35]_i_1_n_7 ;
  wire \To_reg[39]_i_1_n_0 ;
  wire \To_reg[39]_i_1_n_1 ;
  wire \To_reg[39]_i_1_n_2 ;
  wire \To_reg[39]_i_1_n_3 ;
  wire \To_reg[39]_i_1_n_4 ;
  wire \To_reg[39]_i_1_n_5 ;
  wire \To_reg[39]_i_1_n_6 ;
  wire \To_reg[39]_i_1_n_7 ;
  wire \To_reg[3]_i_1_n_0 ;
  wire \To_reg[3]_i_1_n_1 ;
  wire \To_reg[3]_i_1_n_2 ;
  wire \To_reg[3]_i_1_n_3 ;
  wire \To_reg[3]_i_1_n_4 ;
  wire \To_reg[3]_i_1_n_5 ;
  wire \To_reg[3]_i_1_n_6 ;
  wire \To_reg[3]_i_1_n_7 ;
  wire \To_reg[43]_i_1_n_0 ;
  wire \To_reg[43]_i_1_n_1 ;
  wire \To_reg[43]_i_1_n_2 ;
  wire \To_reg[43]_i_1_n_3 ;
  wire \To_reg[43]_i_1_n_4 ;
  wire \To_reg[43]_i_1_n_5 ;
  wire \To_reg[43]_i_1_n_6 ;
  wire \To_reg[43]_i_1_n_7 ;
  wire \To_reg[47]_i_1_n_0 ;
  wire \To_reg[47]_i_1_n_1 ;
  wire \To_reg[47]_i_1_n_2 ;
  wire \To_reg[47]_i_1_n_3 ;
  wire \To_reg[47]_i_1_n_4 ;
  wire \To_reg[47]_i_1_n_5 ;
  wire \To_reg[47]_i_1_n_6 ;
  wire \To_reg[47]_i_1_n_7 ;
  wire \To_reg[51]_i_1_n_0 ;
  wire \To_reg[51]_i_1_n_1 ;
  wire \To_reg[51]_i_1_n_2 ;
  wire \To_reg[51]_i_1_n_3 ;
  wire \To_reg[51]_i_1_n_4 ;
  wire \To_reg[51]_i_1_n_5 ;
  wire \To_reg[51]_i_1_n_6 ;
  wire \To_reg[51]_i_1_n_7 ;
  wire \To_reg[55]_i_1_n_0 ;
  wire \To_reg[55]_i_1_n_2 ;
  wire \To_reg[55]_i_1_n_3 ;
  wire \To_reg[55]_i_1_n_5 ;
  wire \To_reg[55]_i_1_n_6 ;
  wire \To_reg[55]_i_1_n_7 ;
  wire \To_reg[7]_i_1_n_0 ;
  wire \To_reg[7]_i_1_n_1 ;
  wire \To_reg[7]_i_1_n_2 ;
  wire \To_reg[7]_i_1_n_3 ;
  wire \To_reg[7]_i_1_n_4 ;
  wire \To_reg[7]_i_1_n_5 ;
  wire \To_reg[7]_i_1_n_6 ;
  wire \To_reg[7]_i_1_n_7 ;
  wire \To_reg[8]_0 ;
  wire [8:0]\To_reg[8]_1 ;
  wire \To_reg_n_0_[1] ;
  wire \To_reg_n_0_[2] ;
  wire \To_reg_n_0_[3] ;
  wire \To_reg_n_0_[4] ;
  wire \To_reg_n_0_[5] ;
  wire \To_reg_n_0_[6] ;
  wire \To_reg_n_0_[7] ;
  wire clk;
  wire [8:8]\loop_o[0]_27 ;
  wire \m_delay_reg[0] ;
  wire [22:0]\m_delay_reg[0]_0 ;
  wire [32:0]\m_delay_reg[0]__0 ;
  wire [2:2]\NLW_To_reg[55]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_To_reg[55]_i_1_O_UNCONNECTED ;

  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][0]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[0]),
        .Q(\T2H_reg_reg[0][0]_srl3_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][10]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][10]_0 ),
        .Q(\T2H_reg_reg[0][10]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][11]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][11]_0 ),
        .Q(\T2H_reg_reg[0][11]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][12]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][12]_0 ),
        .Q(\T2H_reg_reg[0][12]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][13]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][13]_0 ),
        .Q(\T2H_reg_reg[0][13]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][14]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][14]_0 ),
        .Q(\T2H_reg_reg[0][14]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][15]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][15]_0 ),
        .Q(\T2H_reg_reg[0][15]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][16]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][16]_0 ),
        .Q(\T2H_reg_reg[0][16]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][17]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][17]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][17]_0 ),
        .Q(\T2H_reg_reg[0][17]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][18]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][18]_0 ),
        .Q(\T2H_reg_reg[0][18]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][19]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][19]_0 ),
        .Q(\T2H_reg_reg[0][19]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][1]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[1]),
        .Q(\T2H_reg_reg[0][1]_srl3_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][20]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][20]_0 ),
        .Q(\T2H_reg_reg[0][20]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][21]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][21]_0 ),
        .Q(\T2H_reg_reg[0][21]_srl2_n_0 ));
  FDRE \T2H_reg_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\T2H_reg_reg[0]_26 [22]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\T2H_reg_reg[0]_26 [23]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\T2H_reg_reg[0]_26 [24]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\T2H_reg_reg[0]_26 [25]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\T2H_reg_reg[0]_26 [26]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\T2H_reg_reg[0]_26 [27]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\T2H_reg_reg[0]_26 [28]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\T2H_reg_reg[0]_26 [29]),
        .R(1'b0));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][2]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[2]),
        .Q(\T2H_reg_reg[0][2]_srl3_n_0 ));
  FDRE \T2H_reg_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\T2H_reg_reg[0]_26 [30]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\T2H_reg_reg[0]_26 [31]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][32] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\T2H_reg_reg[0]_26 [32]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][33] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\T2H_reg_reg[0]_26 [33]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][34] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\T2H_reg_reg[0]_26 [34]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][35] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\T2H_reg_reg[0]_26 [35]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][36] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\T2H_reg_reg[0]_26 [36]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][37] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\T2H_reg_reg[0]_26 [37]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][38] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\T2H_reg_reg[0]_26 [38]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][39] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\T2H_reg_reg[0]_26 [39]),
        .R(1'b0));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][3]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[3]),
        .Q(\T2H_reg_reg[0][3]_srl3_n_0 ));
  FDRE \T2H_reg_reg[0][40] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\T2H_reg_reg[0]_26 [40]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][41] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\T2H_reg_reg[0]_26 [41]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][42] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\T2H_reg_reg[0]_26 [42]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][43] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(\T2H_reg_reg[0]_26 [43]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][44] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(\T2H_reg_reg[0]_26 [44]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][45] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(\T2H_reg_reg[0]_26 [45]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][46] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(\T2H_reg_reg[0]_26 [46]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][47] 
       (.C(clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(\T2H_reg_reg[0]_26 [47]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][48] 
       (.C(clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(\T2H_reg_reg[0]_26 [48]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][49] 
       (.C(clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(\T2H_reg_reg[0]_26 [49]),
        .R(1'b0));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][4]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[4]),
        .Q(\T2H_reg_reg[0][4]_srl3_n_0 ));
  FDRE \T2H_reg_reg[0][50] 
       (.C(clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(\T2H_reg_reg[0]_26 [50]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][51] 
       (.C(clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(\T2H_reg_reg[0]_26 [51]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][52] 
       (.C(clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(\T2H_reg_reg[0]_26 [52]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][53] 
       (.C(clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(\T2H_reg_reg[0]_26 [53]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][54] 
       (.C(clk),
        .CE(1'b1),
        .D(D[32]),
        .Q(\T2H_reg_reg[0]_26 [54]),
        .R(1'b0));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][5]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[5]),
        .Q(\T2H_reg_reg[0][5]_srl3_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][6]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[6]),
        .Q(\T2H_reg_reg[0][6]_srl3_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][7]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[7]),
        .Q(\T2H_reg_reg[0][7]_srl3_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][8]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][8]_0 ),
        .Q(\T2H_reg_reg[0][8]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][9]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][9]_0 ),
        .Q(\T2H_reg_reg[0][9]_srl2_n_0 ));
  FDRE \T2H_reg_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][0]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [0]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][10]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [10]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][11]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [11]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][12]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [12]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][13]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [13]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][14]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [14]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][15]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [15]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][16]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [16]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][17]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [17]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][18]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [18]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][19]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [19]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][1]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [1]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][20]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [20]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][21]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [21]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_26 [22]),
        .Q(\T2H_reg_reg[1]_2 [22]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_26 [23]),
        .Q(\T2H_reg_reg[1]_2 [23]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_26 [24]),
        .Q(\T2H_reg_reg[1]_2 [24]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_26 [25]),
        .Q(\T2H_reg_reg[1]_2 [25]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_26 [26]),
        .Q(\T2H_reg_reg[1]_2 [26]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_26 [27]),
        .Q(\T2H_reg_reg[1]_2 [27]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_26 [28]),
        .Q(\T2H_reg_reg[1]_2 [28]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_26 [29]),
        .Q(\T2H_reg_reg[1]_2 [29]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][2]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [2]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_26 [30]),
        .Q(\T2H_reg_reg[1]_2 [30]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_26 [31]),
        .Q(\T2H_reg_reg[1]_2 [31]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][32] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_26 [32]),
        .Q(\T2H_reg_reg[1]_2 [32]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][33] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_26 [33]),
        .Q(\T2H_reg_reg[1]_2 [33]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][34] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_26 [34]),
        .Q(\T2H_reg_reg[1]_2 [34]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][35] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_26 [35]),
        .Q(\T2H_reg_reg[1]_2 [35]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][36] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_26 [36]),
        .Q(\T2H_reg_reg[1]_2 [36]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][37] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_26 [37]),
        .Q(\T2H_reg_reg[1]_2 [37]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][38] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_26 [38]),
        .Q(\T2H_reg_reg[1]_2 [38]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][39] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_26 [39]),
        .Q(\T2H_reg_reg[1]_2 [39]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][3]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [3]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][40] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_26 [40]),
        .Q(\T2H_reg_reg[1]_2 [40]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][41] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_26 [41]),
        .Q(\T2H_reg_reg[1]_2 [41]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][42] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_26 [42]),
        .Q(\T2H_reg_reg[1]_2 [42]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][43] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_26 [43]),
        .Q(\T2H_reg_reg[1]_2 [43]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][44] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_26 [44]),
        .Q(\T2H_reg_reg[1]_2 [44]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][45] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_26 [45]),
        .Q(\T2H_reg_reg[1]_2 [45]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][46] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_26 [46]),
        .Q(\T2H_reg_reg[1]_2 [46]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][47] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_26 [47]),
        .Q(\T2H_reg_reg[1]_2 [47]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][48] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_26 [48]),
        .Q(\T2H_reg_reg[1]_2 [48]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][49] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_26 [49]),
        .Q(\T2H_reg_reg[1]_2 [49]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][4]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [4]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][50] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_26 [50]),
        .Q(\T2H_reg_reg[1]_2 [50]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][51] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_26 [51]),
        .Q(\T2H_reg_reg[1]_2 [51]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][52] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_26 [52]),
        .Q(\T2H_reg_reg[1]_2 [52]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][53] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_26 [53]),
        .Q(\T2H_reg_reg[1]_2 [53]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][54] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_26 [54]),
        .Q(\T2H_reg_reg[1]_2 [54]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][5]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [5]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][6]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [6]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][7]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [7]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][8]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [8]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][9]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_2 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \To[11]_i_2 
       (.I0(\m_delay_reg[0]__0 [11]),
        .I1(\T2H_reg_reg[1]_2 [11]),
        .O(\To[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[11]_i_3 
       (.I0(\m_delay_reg[0]__0 [10]),
        .I1(\T2H_reg_reg[1]_2 [10]),
        .O(\To[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[11]_i_4 
       (.I0(\m_delay_reg[0]__0 [9]),
        .I1(\T2H_reg_reg[1]_2 [9]),
        .O(\To[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[11]_i_5 
       (.I0(\m_delay_reg[0]__0 [8]),
        .I1(\T2H_reg_reg[1]_2 [8]),
        .O(\To[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[15]_i_2 
       (.I0(\m_delay_reg[0]__0 [15]),
        .I1(\T2H_reg_reg[1]_2 [15]),
        .O(\To[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[15]_i_3 
       (.I0(\m_delay_reg[0]__0 [14]),
        .I1(\T2H_reg_reg[1]_2 [14]),
        .O(\To[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[15]_i_4 
       (.I0(\m_delay_reg[0]__0 [13]),
        .I1(\T2H_reg_reg[1]_2 [13]),
        .O(\To[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[15]_i_5 
       (.I0(\m_delay_reg[0]__0 [12]),
        .I1(\T2H_reg_reg[1]_2 [12]),
        .O(\To[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[19]_i_2 
       (.I0(\m_delay_reg[0]__0 [19]),
        .I1(\T2H_reg_reg[1]_2 [19]),
        .O(\To[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[19]_i_3 
       (.I0(\m_delay_reg[0]__0 [18]),
        .I1(\T2H_reg_reg[1]_2 [18]),
        .O(\To[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[19]_i_4 
       (.I0(\m_delay_reg[0]__0 [17]),
        .I1(\T2H_reg_reg[1]_2 [17]),
        .O(\To[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[19]_i_5 
       (.I0(\m_delay_reg[0]__0 [16]),
        .I1(\T2H_reg_reg[1]_2 [16]),
        .O(\To[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[23]_i_2 
       (.I0(\m_delay_reg[0]__0 [23]),
        .I1(\T2H_reg_reg[1]_2 [23]),
        .O(\To[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[23]_i_3 
       (.I0(\m_delay_reg[0]__0 [22]),
        .I1(\T2H_reg_reg[1]_2 [22]),
        .O(\To[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[23]_i_4 
       (.I0(\m_delay_reg[0]__0 [21]),
        .I1(\T2H_reg_reg[1]_2 [21]),
        .O(\To[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[23]_i_5 
       (.I0(\m_delay_reg[0]__0 [20]),
        .I1(\T2H_reg_reg[1]_2 [20]),
        .O(\To[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[27]_i_2 
       (.I0(\m_delay_reg[0]__0 [27]),
        .I1(\T2H_reg_reg[1]_2 [27]),
        .O(\To[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[27]_i_3 
       (.I0(\m_delay_reg[0]__0 [26]),
        .I1(\T2H_reg_reg[1]_2 [26]),
        .O(\To[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[27]_i_4 
       (.I0(\m_delay_reg[0]__0 [25]),
        .I1(\T2H_reg_reg[1]_2 [25]),
        .O(\To[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[27]_i_5 
       (.I0(\m_delay_reg[0]__0 [24]),
        .I1(\T2H_reg_reg[1]_2 [24]),
        .O(\To[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[31]_i_2 
       (.I0(\m_delay_reg[0]__0 [31]),
        .I1(\T2H_reg_reg[1]_2 [31]),
        .O(\To[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[31]_i_3 
       (.I0(\m_delay_reg[0]__0 [30]),
        .I1(\T2H_reg_reg[1]_2 [30]),
        .O(\To[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[31]_i_4 
       (.I0(\m_delay_reg[0]__0 [29]),
        .I1(\T2H_reg_reg[1]_2 [29]),
        .O(\To[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[31]_i_5 
       (.I0(\m_delay_reg[0]__0 [28]),
        .I1(\T2H_reg_reg[1]_2 [28]),
        .O(\To[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[35]_i_2 
       (.I0(\m_delay_reg[0]__0 [32]),
        .I1(\T2H_reg_reg[1]_2 [32]),
        .O(\To[35]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[3]_i_2 
       (.I0(\m_delay_reg[0]__0 [3]),
        .I1(\T2H_reg_reg[1]_2 [3]),
        .O(\To[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[3]_i_3 
       (.I0(\m_delay_reg[0]__0 [2]),
        .I1(\T2H_reg_reg[1]_2 [2]),
        .O(\To[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[3]_i_4 
       (.I0(\m_delay_reg[0]__0 [1]),
        .I1(\T2H_reg_reg[1]_2 [1]),
        .O(\To[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[3]_i_5 
       (.I0(\m_delay_reg[0]__0 [0]),
        .I1(\T2H_reg_reg[1]_2 [0]),
        .O(\To[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[7]_i_2 
       (.I0(\m_delay_reg[0]__0 [7]),
        .I1(\T2H_reg_reg[1]_2 [7]),
        .O(\To[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[7]_i_3 
       (.I0(\m_delay_reg[0]__0 [6]),
        .I1(\T2H_reg_reg[1]_2 [6]),
        .O(\To[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[7]_i_4 
       (.I0(\m_delay_reg[0]__0 [5]),
        .I1(\T2H_reg_reg[1]_2 [5]),
        .O(\To[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[7]_i_5 
       (.I0(\m_delay_reg[0]__0 [4]),
        .I1(\T2H_reg_reg[1]_2 [4]),
        .O(\To[7]_i_5_n_0 ));
  FDRE \To_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[3]_i_1_n_7 ),
        .Q(\To_reg[8]_1 [0]),
        .R(1'b0));
  FDRE \To_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[11]_i_1_n_5 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \To_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[11]_i_1_n_4 ),
        .Q(Q[2]),
        .R(1'b0));
  CARRY4 \To_reg[11]_i_1 
       (.CI(\To_reg[7]_i_1_n_0 ),
        .CO({\To_reg[11]_i_1_n_0 ,\To_reg[11]_i_1_n_1 ,\To_reg[11]_i_1_n_2 ,\To_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [11:8]),
        .O({\To_reg[11]_i_1_n_4 ,\To_reg[11]_i_1_n_5 ,\To_reg[11]_i_1_n_6 ,\To_reg[11]_i_1_n_7 }),
        .S({\To[11]_i_2_n_0 ,\To[11]_i_3_n_0 ,\To[11]_i_4_n_0 ,\To[11]_i_5_n_0 }));
  FDRE \To_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[15]_i_1_n_7 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \To_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[15]_i_1_n_6 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \To_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[15]_i_1_n_5 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \To_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[15]_i_1_n_4 ),
        .Q(Q[6]),
        .R(1'b0));
  CARRY4 \To_reg[15]_i_1 
       (.CI(\To_reg[11]_i_1_n_0 ),
        .CO({\To_reg[15]_i_1_n_0 ,\To_reg[15]_i_1_n_1 ,\To_reg[15]_i_1_n_2 ,\To_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [15:12]),
        .O({\To_reg[15]_i_1_n_4 ,\To_reg[15]_i_1_n_5 ,\To_reg[15]_i_1_n_6 ,\To_reg[15]_i_1_n_7 }),
        .S({\To[15]_i_2_n_0 ,\To[15]_i_3_n_0 ,\To[15]_i_4_n_0 ,\To[15]_i_5_n_0 }));
  FDRE \To_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[19]_i_1_n_7 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \To_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[19]_i_1_n_6 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \To_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[19]_i_1_n_5 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \To_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[19]_i_1_n_4 ),
        .Q(Q[10]),
        .R(1'b0));
  CARRY4 \To_reg[19]_i_1 
       (.CI(\To_reg[15]_i_1_n_0 ),
        .CO({\To_reg[19]_i_1_n_0 ,\To_reg[19]_i_1_n_1 ,\To_reg[19]_i_1_n_2 ,\To_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [19:16]),
        .O({\To_reg[19]_i_1_n_4 ,\To_reg[19]_i_1_n_5 ,\To_reg[19]_i_1_n_6 ,\To_reg[19]_i_1_n_7 }),
        .S({\To[19]_i_2_n_0 ,\To[19]_i_3_n_0 ,\To[19]_i_4_n_0 ,\To[19]_i_5_n_0 }));
  FDRE \To_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[3]_i_1_n_6 ),
        .Q(\To_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \To_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[23]_i_1_n_7 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \To_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[23]_i_1_n_6 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \To_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[23]_i_1_n_5 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \To_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[23]_i_1_n_4 ),
        .Q(Q[14]),
        .R(1'b0));
  CARRY4 \To_reg[23]_i_1 
       (.CI(\To_reg[19]_i_1_n_0 ),
        .CO({\To_reg[23]_i_1_n_0 ,\To_reg[23]_i_1_n_1 ,\To_reg[23]_i_1_n_2 ,\To_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [23:20]),
        .O({\To_reg[23]_i_1_n_4 ,\To_reg[23]_i_1_n_5 ,\To_reg[23]_i_1_n_6 ,\To_reg[23]_i_1_n_7 }),
        .S({\To[23]_i_2_n_0 ,\To[23]_i_3_n_0 ,\To[23]_i_4_n_0 ,\To[23]_i_5_n_0 }));
  FDRE \To_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[27]_i_1_n_7 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \To_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[27]_i_1_n_6 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \To_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[27]_i_1_n_5 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \To_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[27]_i_1_n_4 ),
        .Q(Q[18]),
        .R(1'b0));
  CARRY4 \To_reg[27]_i_1 
       (.CI(\To_reg[23]_i_1_n_0 ),
        .CO({\To_reg[27]_i_1_n_0 ,\To_reg[27]_i_1_n_1 ,\To_reg[27]_i_1_n_2 ,\To_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [27:24]),
        .O({\To_reg[27]_i_1_n_4 ,\To_reg[27]_i_1_n_5 ,\To_reg[27]_i_1_n_6 ,\To_reg[27]_i_1_n_7 }),
        .S({\To[27]_i_2_n_0 ,\To[27]_i_3_n_0 ,\To[27]_i_4_n_0 ,\To[27]_i_5_n_0 }));
  FDRE \To_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[31]_i_1_n_7 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \To_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[31]_i_1_n_6 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \To_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[3]_i_1_n_5 ),
        .Q(\To_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \To_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[31]_i_1_n_5 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \To_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[31]_i_1_n_4 ),
        .Q(Q[22]),
        .R(1'b0));
  CARRY4 \To_reg[31]_i_1 
       (.CI(\To_reg[27]_i_1_n_0 ),
        .CO({\To_reg[31]_i_1_n_0 ,\To_reg[31]_i_1_n_1 ,\To_reg[31]_i_1_n_2 ,\To_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [31:28]),
        .O({\To_reg[31]_i_1_n_4 ,\To_reg[31]_i_1_n_5 ,\To_reg[31]_i_1_n_6 ,\To_reg[31]_i_1_n_7 }),
        .S({\To[31]_i_2_n_0 ,\To[31]_i_3_n_0 ,\To[31]_i_4_n_0 ,\To[31]_i_5_n_0 }));
  FDRE \To_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[35]_i_1_n_7 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \To_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[35]_i_1_n_6 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \To_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[35]_i_1_n_5 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \To_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[35]_i_1_n_4 ),
        .Q(Q[26]),
        .R(1'b0));
  CARRY4 \To_reg[35]_i_1 
       (.CI(\To_reg[31]_i_1_n_0 ),
        .CO({\To_reg[35]_i_1_n_0 ,\To_reg[35]_i_1_n_1 ,\To_reg[35]_i_1_n_2 ,\To_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\m_delay_reg[0]__0 [32]}),
        .O({\To_reg[35]_i_1_n_4 ,\To_reg[35]_i_1_n_5 ,\To_reg[35]_i_1_n_6 ,\To_reg[35]_i_1_n_7 }),
        .S({\T2H_reg_reg[1]_2 [35:33],\To[35]_i_2_n_0 }));
  FDRE \To_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[39]_i_1_n_7 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \To_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[39]_i_1_n_6 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \To_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[39]_i_1_n_5 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \To_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[39]_i_1_n_4 ),
        .Q(Q[30]),
        .R(1'b0));
  CARRY4 \To_reg[39]_i_1 
       (.CI(\To_reg[35]_i_1_n_0 ),
        .CO({\To_reg[39]_i_1_n_0 ,\To_reg[39]_i_1_n_1 ,\To_reg[39]_i_1_n_2 ,\To_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\To_reg[39]_i_1_n_4 ,\To_reg[39]_i_1_n_5 ,\To_reg[39]_i_1_n_6 ,\To_reg[39]_i_1_n_7 }),
        .S(\T2H_reg_reg[1]_2 [39:36]));
  FDRE \To_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[3]_i_1_n_4 ),
        .Q(\To_reg_n_0_[3] ),
        .R(1'b0));
  CARRY4 \To_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\To_reg[3]_i_1_n_0 ,\To_reg[3]_i_1_n_1 ,\To_reg[3]_i_1_n_2 ,\To_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [3:0]),
        .O({\To_reg[3]_i_1_n_4 ,\To_reg[3]_i_1_n_5 ,\To_reg[3]_i_1_n_6 ,\To_reg[3]_i_1_n_7 }),
        .S({\To[3]_i_2_n_0 ,\To[3]_i_3_n_0 ,\To[3]_i_4_n_0 ,\To[3]_i_5_n_0 }));
  FDRE \To_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[43]_i_1_n_7 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \To_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[43]_i_1_n_6 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \To_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[43]_i_1_n_5 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \To_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[43]_i_1_n_4 ),
        .Q(Q[34]),
        .R(1'b0));
  CARRY4 \To_reg[43]_i_1 
       (.CI(\To_reg[39]_i_1_n_0 ),
        .CO({\To_reg[43]_i_1_n_0 ,\To_reg[43]_i_1_n_1 ,\To_reg[43]_i_1_n_2 ,\To_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\To_reg[43]_i_1_n_4 ,\To_reg[43]_i_1_n_5 ,\To_reg[43]_i_1_n_6 ,\To_reg[43]_i_1_n_7 }),
        .S(\T2H_reg_reg[1]_2 [43:40]));
  FDRE \To_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[47]_i_1_n_7 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \To_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[47]_i_1_n_6 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \To_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[47]_i_1_n_5 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \To_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[47]_i_1_n_4 ),
        .Q(Q[38]),
        .R(1'b0));
  CARRY4 \To_reg[47]_i_1 
       (.CI(\To_reg[43]_i_1_n_0 ),
        .CO({\To_reg[47]_i_1_n_0 ,\To_reg[47]_i_1_n_1 ,\To_reg[47]_i_1_n_2 ,\To_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\To_reg[47]_i_1_n_4 ,\To_reg[47]_i_1_n_5 ,\To_reg[47]_i_1_n_6 ,\To_reg[47]_i_1_n_7 }),
        .S(\T2H_reg_reg[1]_2 [47:44]));
  FDRE \To_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[51]_i_1_n_7 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \To_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[51]_i_1_n_6 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \To_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[7]_i_1_n_7 ),
        .Q(\To_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \To_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[51]_i_1_n_5 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \To_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[51]_i_1_n_4 ),
        .Q(Q[42]),
        .R(1'b0));
  CARRY4 \To_reg[51]_i_1 
       (.CI(\To_reg[47]_i_1_n_0 ),
        .CO({\To_reg[51]_i_1_n_0 ,\To_reg[51]_i_1_n_1 ,\To_reg[51]_i_1_n_2 ,\To_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\To_reg[51]_i_1_n_4 ,\To_reg[51]_i_1_n_5 ,\To_reg[51]_i_1_n_6 ,\To_reg[51]_i_1_n_7 }),
        .S(\T2H_reg_reg[1]_2 [51:48]));
  FDRE \To_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[55]_i_1_n_7 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \To_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[55]_i_1_n_6 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \To_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[55]_i_1_n_5 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \To_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[55]_i_1_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  CARRY4 \To_reg[55]_i_1 
       (.CI(\To_reg[51]_i_1_n_0 ),
        .CO({\To_reg[55]_i_1_n_0 ,\NLW_To_reg[55]_i_1_CO_UNCONNECTED [2],\To_reg[55]_i_1_n_2 ,\To_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_To_reg[55]_i_1_O_UNCONNECTED [3],\To_reg[55]_i_1_n_5 ,\To_reg[55]_i_1_n_6 ,\To_reg[55]_i_1_n_7 }),
        .S({1'b1,\T2H_reg_reg[1]_2 [54:52]}));
  FDRE \To_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[7]_i_1_n_6 ),
        .Q(\To_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \To_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[7]_i_1_n_5 ),
        .Q(\To_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \To_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[7]_i_1_n_4 ),
        .Q(\To_reg_n_0_[7] ),
        .R(1'b0));
  CARRY4 \To_reg[7]_i_1 
       (.CI(\To_reg[3]_i_1_n_0 ),
        .CO({\To_reg[7]_i_1_n_0 ,\To_reg[7]_i_1_n_1 ,\To_reg[7]_i_1_n_2 ,\To_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [7:4]),
        .O({\To_reg[7]_i_1_n_4 ,\To_reg[7]_i_1_n_5 ,\To_reg[7]_i_1_n_6 ,\To_reg[7]_i_1_n_7 }),
        .S({\To[7]_i_2_n_0 ,\To[7]_i_3_n_0 ,\To[7]_i_4_n_0 ,\To[7]_i_5_n_0 }));
  FDRE \To_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[11]_i_1_n_7 ),
        .Q(\loop_o[0]_27 ),
        .R(1'b0));
  FDRE \To_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[11]_i_1_n_6 ),
        .Q(Q[0]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0_38 \genblk1[0].imuu 
       (.B(B),
        .Q({\loop_o[0]_27 ,\To_reg_n_0_[7] ,\To_reg_n_0_[6] ,\To_reg_n_0_[5] ,\To_reg_n_0_[4] ,\To_reg_n_0_[3] ,\To_reg_n_0_[2] ,\To_reg_n_0_[1] ,\To_reg[8]_1 [0]}),
        .\To_reg[8] (\To_reg[8]_0 ),
        .\To_reg[8]_0 (\To_reg[8]_1 [8:1]),
        .clk(clk),
        .\m_delay_reg[0]_0 (\m_delay_reg[0]__0 ),
        .\m_delay_reg[0]_1 (\m_delay_reg[0] ),
        .\m_delay_reg[0]_2 (\m_delay_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "wlmont_sub_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0_51
   (\To_reg[8]_0 ,
    \To_reg[8]_1 ,
    Q,
    \T2H_reg_reg[1][21]_0 ,
    clk,
    \T2H_reg_reg[1][20]_0 ,
    \T2H_reg_reg[1][19]_0 ,
    \T2H_reg_reg[1][18]_0 ,
    \T2H_reg_reg[1][17]_0 ,
    \T2H_reg_reg[1][16]_0 ,
    \T2H_reg_reg[1][15]_0 ,
    \T2H_reg_reg[1][14]_0 ,
    \T2H_reg_reg[1][13]_0 ,
    \T2H_reg_reg[1][12]_0 ,
    \T2H_reg_reg[1][11]_0 ,
    \T2H_reg_reg[1][10]_0 ,
    \T2H_reg_reg[1][9]_0 ,
    \T2H_reg_reg[1][8]_0 ,
    P,
    \m_delay_reg[0] ,
    B,
    \m_delay_reg[0]_0 ,
    D);
  output \To_reg[8]_0 ;
  output [8:0]\To_reg[8]_1 ;
  output [46:0]Q;
  input \T2H_reg_reg[1][21]_0 ;
  input clk;
  input \T2H_reg_reg[1][20]_0 ;
  input \T2H_reg_reg[1][19]_0 ;
  input \T2H_reg_reg[1][18]_0 ;
  input \T2H_reg_reg[1][17]_0 ;
  input \T2H_reg_reg[1][16]_0 ;
  input \T2H_reg_reg[1][15]_0 ;
  input \T2H_reg_reg[1][14]_0 ;
  input \T2H_reg_reg[1][13]_0 ;
  input \T2H_reg_reg[1][12]_0 ;
  input \T2H_reg_reg[1][11]_0 ;
  input \T2H_reg_reg[1][10]_0 ;
  input \T2H_reg_reg[1][9]_0 ;
  input \T2H_reg_reg[1][8]_0 ;
  input [7:0]P;
  input \m_delay_reg[0] ;
  input [8:0]B;
  input [22:0]\m_delay_reg[0]_0 ;
  input [32:0]D;

  wire [8:0]B;
  wire [32:0]D;
  wire [7:0]P;
  wire [46:0]Q;
  wire \T2H_reg_reg[0][0]_srl3_n_0 ;
  wire \T2H_reg_reg[0][10]_srl2_n_0 ;
  wire \T2H_reg_reg[0][11]_srl2_n_0 ;
  wire \T2H_reg_reg[0][12]_srl2_n_0 ;
  wire \T2H_reg_reg[0][13]_srl2_n_0 ;
  wire \T2H_reg_reg[0][14]_srl2_n_0 ;
  wire \T2H_reg_reg[0][15]_srl2_n_0 ;
  wire \T2H_reg_reg[0][16]_srl2_n_0 ;
  wire \T2H_reg_reg[0][17]_srl2_n_0 ;
  wire \T2H_reg_reg[0][18]_srl2_n_0 ;
  wire \T2H_reg_reg[0][19]_srl2_n_0 ;
  wire \T2H_reg_reg[0][1]_srl3_n_0 ;
  wire \T2H_reg_reg[0][20]_srl2_n_0 ;
  wire \T2H_reg_reg[0][21]_srl2_n_0 ;
  wire \T2H_reg_reg[0][2]_srl3_n_0 ;
  wire \T2H_reg_reg[0][3]_srl3_n_0 ;
  wire \T2H_reg_reg[0][4]_srl3_n_0 ;
  wire \T2H_reg_reg[0][5]_srl3_n_0 ;
  wire \T2H_reg_reg[0][6]_srl3_n_0 ;
  wire \T2H_reg_reg[0][7]_srl3_n_0 ;
  wire \T2H_reg_reg[0][8]_srl2_n_0 ;
  wire \T2H_reg_reg[0][9]_srl2_n_0 ;
  wire [54:22]\T2H_reg_reg[0]_18 ;
  wire \T2H_reg_reg[1][10]_0 ;
  wire \T2H_reg_reg[1][11]_0 ;
  wire \T2H_reg_reg[1][12]_0 ;
  wire \T2H_reg_reg[1][13]_0 ;
  wire \T2H_reg_reg[1][14]_0 ;
  wire \T2H_reg_reg[1][15]_0 ;
  wire \T2H_reg_reg[1][16]_0 ;
  wire \T2H_reg_reg[1][17]_0 ;
  wire \T2H_reg_reg[1][18]_0 ;
  wire \T2H_reg_reg[1][19]_0 ;
  wire \T2H_reg_reg[1][20]_0 ;
  wire \T2H_reg_reg[1][21]_0 ;
  wire \T2H_reg_reg[1][8]_0 ;
  wire \T2H_reg_reg[1][9]_0 ;
  wire [54:0]\T2H_reg_reg[1]_1 ;
  wire \To[11]_i_2_n_0 ;
  wire \To[11]_i_3_n_0 ;
  wire \To[11]_i_4_n_0 ;
  wire \To[11]_i_5_n_0 ;
  wire \To[15]_i_2_n_0 ;
  wire \To[15]_i_3_n_0 ;
  wire \To[15]_i_4_n_0 ;
  wire \To[15]_i_5_n_0 ;
  wire \To[19]_i_2_n_0 ;
  wire \To[19]_i_3_n_0 ;
  wire \To[19]_i_4_n_0 ;
  wire \To[19]_i_5_n_0 ;
  wire \To[23]_i_2_n_0 ;
  wire \To[23]_i_3_n_0 ;
  wire \To[23]_i_4_n_0 ;
  wire \To[23]_i_5_n_0 ;
  wire \To[27]_i_2_n_0 ;
  wire \To[27]_i_3_n_0 ;
  wire \To[27]_i_4_n_0 ;
  wire \To[27]_i_5_n_0 ;
  wire \To[31]_i_2_n_0 ;
  wire \To[31]_i_3_n_0 ;
  wire \To[31]_i_4_n_0 ;
  wire \To[31]_i_5_n_0 ;
  wire \To[35]_i_2_n_0 ;
  wire \To[3]_i_2_n_0 ;
  wire \To[3]_i_3_n_0 ;
  wire \To[3]_i_4_n_0 ;
  wire \To[3]_i_5_n_0 ;
  wire \To[7]_i_2_n_0 ;
  wire \To[7]_i_3_n_0 ;
  wire \To[7]_i_4_n_0 ;
  wire \To[7]_i_5_n_0 ;
  wire \To_reg[11]_i_1_n_0 ;
  wire \To_reg[11]_i_1_n_1 ;
  wire \To_reg[11]_i_1_n_2 ;
  wire \To_reg[11]_i_1_n_3 ;
  wire \To_reg[11]_i_1_n_4 ;
  wire \To_reg[11]_i_1_n_5 ;
  wire \To_reg[11]_i_1_n_6 ;
  wire \To_reg[11]_i_1_n_7 ;
  wire \To_reg[15]_i_1_n_0 ;
  wire \To_reg[15]_i_1_n_1 ;
  wire \To_reg[15]_i_1_n_2 ;
  wire \To_reg[15]_i_1_n_3 ;
  wire \To_reg[15]_i_1_n_4 ;
  wire \To_reg[15]_i_1_n_5 ;
  wire \To_reg[15]_i_1_n_6 ;
  wire \To_reg[15]_i_1_n_7 ;
  wire \To_reg[19]_i_1_n_0 ;
  wire \To_reg[19]_i_1_n_1 ;
  wire \To_reg[19]_i_1_n_2 ;
  wire \To_reg[19]_i_1_n_3 ;
  wire \To_reg[19]_i_1_n_4 ;
  wire \To_reg[19]_i_1_n_5 ;
  wire \To_reg[19]_i_1_n_6 ;
  wire \To_reg[19]_i_1_n_7 ;
  wire \To_reg[23]_i_1_n_0 ;
  wire \To_reg[23]_i_1_n_1 ;
  wire \To_reg[23]_i_1_n_2 ;
  wire \To_reg[23]_i_1_n_3 ;
  wire \To_reg[23]_i_1_n_4 ;
  wire \To_reg[23]_i_1_n_5 ;
  wire \To_reg[23]_i_1_n_6 ;
  wire \To_reg[23]_i_1_n_7 ;
  wire \To_reg[27]_i_1_n_0 ;
  wire \To_reg[27]_i_1_n_1 ;
  wire \To_reg[27]_i_1_n_2 ;
  wire \To_reg[27]_i_1_n_3 ;
  wire \To_reg[27]_i_1_n_4 ;
  wire \To_reg[27]_i_1_n_5 ;
  wire \To_reg[27]_i_1_n_6 ;
  wire \To_reg[27]_i_1_n_7 ;
  wire \To_reg[31]_i_1_n_0 ;
  wire \To_reg[31]_i_1_n_1 ;
  wire \To_reg[31]_i_1_n_2 ;
  wire \To_reg[31]_i_1_n_3 ;
  wire \To_reg[31]_i_1_n_4 ;
  wire \To_reg[31]_i_1_n_5 ;
  wire \To_reg[31]_i_1_n_6 ;
  wire \To_reg[31]_i_1_n_7 ;
  wire \To_reg[35]_i_1_n_0 ;
  wire \To_reg[35]_i_1_n_1 ;
  wire \To_reg[35]_i_1_n_2 ;
  wire \To_reg[35]_i_1_n_3 ;
  wire \To_reg[35]_i_1_n_4 ;
  wire \To_reg[35]_i_1_n_5 ;
  wire \To_reg[35]_i_1_n_6 ;
  wire \To_reg[35]_i_1_n_7 ;
  wire \To_reg[39]_i_1_n_0 ;
  wire \To_reg[39]_i_1_n_1 ;
  wire \To_reg[39]_i_1_n_2 ;
  wire \To_reg[39]_i_1_n_3 ;
  wire \To_reg[39]_i_1_n_4 ;
  wire \To_reg[39]_i_1_n_5 ;
  wire \To_reg[39]_i_1_n_6 ;
  wire \To_reg[39]_i_1_n_7 ;
  wire \To_reg[3]_i_1_n_0 ;
  wire \To_reg[3]_i_1_n_1 ;
  wire \To_reg[3]_i_1_n_2 ;
  wire \To_reg[3]_i_1_n_3 ;
  wire \To_reg[3]_i_1_n_4 ;
  wire \To_reg[3]_i_1_n_5 ;
  wire \To_reg[3]_i_1_n_6 ;
  wire \To_reg[3]_i_1_n_7 ;
  wire \To_reg[43]_i_1_n_0 ;
  wire \To_reg[43]_i_1_n_1 ;
  wire \To_reg[43]_i_1_n_2 ;
  wire \To_reg[43]_i_1_n_3 ;
  wire \To_reg[43]_i_1_n_4 ;
  wire \To_reg[43]_i_1_n_5 ;
  wire \To_reg[43]_i_1_n_6 ;
  wire \To_reg[43]_i_1_n_7 ;
  wire \To_reg[47]_i_1_n_0 ;
  wire \To_reg[47]_i_1_n_1 ;
  wire \To_reg[47]_i_1_n_2 ;
  wire \To_reg[47]_i_1_n_3 ;
  wire \To_reg[47]_i_1_n_4 ;
  wire \To_reg[47]_i_1_n_5 ;
  wire \To_reg[47]_i_1_n_6 ;
  wire \To_reg[47]_i_1_n_7 ;
  wire \To_reg[51]_i_1_n_0 ;
  wire \To_reg[51]_i_1_n_1 ;
  wire \To_reg[51]_i_1_n_2 ;
  wire \To_reg[51]_i_1_n_3 ;
  wire \To_reg[51]_i_1_n_4 ;
  wire \To_reg[51]_i_1_n_5 ;
  wire \To_reg[51]_i_1_n_6 ;
  wire \To_reg[51]_i_1_n_7 ;
  wire \To_reg[55]_i_1_n_0 ;
  wire \To_reg[55]_i_1_n_2 ;
  wire \To_reg[55]_i_1_n_3 ;
  wire \To_reg[55]_i_1_n_5 ;
  wire \To_reg[55]_i_1_n_6 ;
  wire \To_reg[55]_i_1_n_7 ;
  wire \To_reg[7]_i_1_n_0 ;
  wire \To_reg[7]_i_1_n_1 ;
  wire \To_reg[7]_i_1_n_2 ;
  wire \To_reg[7]_i_1_n_3 ;
  wire \To_reg[7]_i_1_n_4 ;
  wire \To_reg[7]_i_1_n_5 ;
  wire \To_reg[7]_i_1_n_6 ;
  wire \To_reg[7]_i_1_n_7 ;
  wire \To_reg[8]_0 ;
  wire [8:0]\To_reg[8]_1 ;
  wire \To_reg_n_0_[1] ;
  wire \To_reg_n_0_[2] ;
  wire \To_reg_n_0_[3] ;
  wire \To_reg_n_0_[4] ;
  wire \To_reg_n_0_[5] ;
  wire \To_reg_n_0_[6] ;
  wire \To_reg_n_0_[7] ;
  wire clk;
  wire [8:8]\loop_o[0]_19 ;
  wire \m_delay_reg[0] ;
  wire [22:0]\m_delay_reg[0]_0 ;
  wire [32:0]\m_delay_reg[0]__0 ;
  wire [2:2]\NLW_To_reg[55]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_To_reg[55]_i_1_O_UNCONNECTED ;

  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][0]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[0]),
        .Q(\T2H_reg_reg[0][0]_srl3_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][10]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][10]_0 ),
        .Q(\T2H_reg_reg[0][10]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][11]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][11]_0 ),
        .Q(\T2H_reg_reg[0][11]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][12]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][12]_0 ),
        .Q(\T2H_reg_reg[0][12]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][13]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][13]_0 ),
        .Q(\T2H_reg_reg[0][13]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][14]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][14]_0 ),
        .Q(\T2H_reg_reg[0][14]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][15]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][15]_0 ),
        .Q(\T2H_reg_reg[0][15]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][16]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][16]_0 ),
        .Q(\T2H_reg_reg[0][16]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][17]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][17]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][17]_0 ),
        .Q(\T2H_reg_reg[0][17]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][18]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][18]_0 ),
        .Q(\T2H_reg_reg[0][18]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][19]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][19]_0 ),
        .Q(\T2H_reg_reg[0][19]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][1]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[1]),
        .Q(\T2H_reg_reg[0][1]_srl3_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][20]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][20]_0 ),
        .Q(\T2H_reg_reg[0][20]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][21]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][21]_0 ),
        .Q(\T2H_reg_reg[0][21]_srl2_n_0 ));
  FDRE \T2H_reg_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\T2H_reg_reg[0]_18 [22]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\T2H_reg_reg[0]_18 [23]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\T2H_reg_reg[0]_18 [24]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\T2H_reg_reg[0]_18 [25]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\T2H_reg_reg[0]_18 [26]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\T2H_reg_reg[0]_18 [27]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\T2H_reg_reg[0]_18 [28]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\T2H_reg_reg[0]_18 [29]),
        .R(1'b0));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][2]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[2]),
        .Q(\T2H_reg_reg[0][2]_srl3_n_0 ));
  FDRE \T2H_reg_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\T2H_reg_reg[0]_18 [30]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\T2H_reg_reg[0]_18 [31]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][32] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\T2H_reg_reg[0]_18 [32]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][33] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\T2H_reg_reg[0]_18 [33]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][34] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\T2H_reg_reg[0]_18 [34]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][35] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\T2H_reg_reg[0]_18 [35]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][36] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\T2H_reg_reg[0]_18 [36]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][37] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\T2H_reg_reg[0]_18 [37]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][38] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\T2H_reg_reg[0]_18 [38]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][39] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\T2H_reg_reg[0]_18 [39]),
        .R(1'b0));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][3]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[3]),
        .Q(\T2H_reg_reg[0][3]_srl3_n_0 ));
  FDRE \T2H_reg_reg[0][40] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\T2H_reg_reg[0]_18 [40]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][41] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\T2H_reg_reg[0]_18 [41]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][42] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\T2H_reg_reg[0]_18 [42]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][43] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(\T2H_reg_reg[0]_18 [43]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][44] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(\T2H_reg_reg[0]_18 [44]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][45] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(\T2H_reg_reg[0]_18 [45]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][46] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(\T2H_reg_reg[0]_18 [46]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][47] 
       (.C(clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(\T2H_reg_reg[0]_18 [47]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][48] 
       (.C(clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(\T2H_reg_reg[0]_18 [48]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][49] 
       (.C(clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(\T2H_reg_reg[0]_18 [49]),
        .R(1'b0));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][4]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[4]),
        .Q(\T2H_reg_reg[0][4]_srl3_n_0 ));
  FDRE \T2H_reg_reg[0][50] 
       (.C(clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(\T2H_reg_reg[0]_18 [50]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][51] 
       (.C(clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(\T2H_reg_reg[0]_18 [51]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][52] 
       (.C(clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(\T2H_reg_reg[0]_18 [52]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][53] 
       (.C(clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(\T2H_reg_reg[0]_18 [53]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][54] 
       (.C(clk),
        .CE(1'b1),
        .D(D[32]),
        .Q(\T2H_reg_reg[0]_18 [54]),
        .R(1'b0));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][5]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[5]),
        .Q(\T2H_reg_reg[0][5]_srl3_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][6]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[6]),
        .Q(\T2H_reg_reg[0][6]_srl3_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][7]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[7]),
        .Q(\T2H_reg_reg[0][7]_srl3_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][8]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][8]_0 ),
        .Q(\T2H_reg_reg[0][8]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][9]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][9]_0 ),
        .Q(\T2H_reg_reg[0][9]_srl2_n_0 ));
  FDRE \T2H_reg_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][0]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][10]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][11]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][12]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][13]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][14]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][15]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][16]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][17]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][18]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][19]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][1]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][20]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][21]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_18 [22]),
        .Q(\T2H_reg_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_18 [23]),
        .Q(\T2H_reg_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_18 [24]),
        .Q(\T2H_reg_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_18 [25]),
        .Q(\T2H_reg_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_18 [26]),
        .Q(\T2H_reg_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_18 [27]),
        .Q(\T2H_reg_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_18 [28]),
        .Q(\T2H_reg_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_18 [29]),
        .Q(\T2H_reg_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][2]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_18 [30]),
        .Q(\T2H_reg_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_18 [31]),
        .Q(\T2H_reg_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][32] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_18 [32]),
        .Q(\T2H_reg_reg[1]_1 [32]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][33] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_18 [33]),
        .Q(\T2H_reg_reg[1]_1 [33]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][34] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_18 [34]),
        .Q(\T2H_reg_reg[1]_1 [34]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][35] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_18 [35]),
        .Q(\T2H_reg_reg[1]_1 [35]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][36] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_18 [36]),
        .Q(\T2H_reg_reg[1]_1 [36]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][37] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_18 [37]),
        .Q(\T2H_reg_reg[1]_1 [37]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][38] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_18 [38]),
        .Q(\T2H_reg_reg[1]_1 [38]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][39] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_18 [39]),
        .Q(\T2H_reg_reg[1]_1 [39]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][3]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][40] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_18 [40]),
        .Q(\T2H_reg_reg[1]_1 [40]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][41] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_18 [41]),
        .Q(\T2H_reg_reg[1]_1 [41]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][42] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_18 [42]),
        .Q(\T2H_reg_reg[1]_1 [42]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][43] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_18 [43]),
        .Q(\T2H_reg_reg[1]_1 [43]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][44] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_18 [44]),
        .Q(\T2H_reg_reg[1]_1 [44]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][45] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_18 [45]),
        .Q(\T2H_reg_reg[1]_1 [45]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][46] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_18 [46]),
        .Q(\T2H_reg_reg[1]_1 [46]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][47] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_18 [47]),
        .Q(\T2H_reg_reg[1]_1 [47]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][48] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_18 [48]),
        .Q(\T2H_reg_reg[1]_1 [48]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][49] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_18 [49]),
        .Q(\T2H_reg_reg[1]_1 [49]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][4]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][50] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_18 [50]),
        .Q(\T2H_reg_reg[1]_1 [50]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][51] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_18 [51]),
        .Q(\T2H_reg_reg[1]_1 [51]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][52] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_18 [52]),
        .Q(\T2H_reg_reg[1]_1 [52]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][53] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_18 [53]),
        .Q(\T2H_reg_reg[1]_1 [53]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][54] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_18 [54]),
        .Q(\T2H_reg_reg[1]_1 [54]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][5]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][6]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][7]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][8]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][9]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_1 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \To[11]_i_2 
       (.I0(\m_delay_reg[0]__0 [11]),
        .I1(\T2H_reg_reg[1]_1 [11]),
        .O(\To[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[11]_i_3 
       (.I0(\m_delay_reg[0]__0 [10]),
        .I1(\T2H_reg_reg[1]_1 [10]),
        .O(\To[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[11]_i_4 
       (.I0(\m_delay_reg[0]__0 [9]),
        .I1(\T2H_reg_reg[1]_1 [9]),
        .O(\To[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[11]_i_5 
       (.I0(\m_delay_reg[0]__0 [8]),
        .I1(\T2H_reg_reg[1]_1 [8]),
        .O(\To[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[15]_i_2 
       (.I0(\m_delay_reg[0]__0 [15]),
        .I1(\T2H_reg_reg[1]_1 [15]),
        .O(\To[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[15]_i_3 
       (.I0(\m_delay_reg[0]__0 [14]),
        .I1(\T2H_reg_reg[1]_1 [14]),
        .O(\To[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[15]_i_4 
       (.I0(\m_delay_reg[0]__0 [13]),
        .I1(\T2H_reg_reg[1]_1 [13]),
        .O(\To[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[15]_i_5 
       (.I0(\m_delay_reg[0]__0 [12]),
        .I1(\T2H_reg_reg[1]_1 [12]),
        .O(\To[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[19]_i_2 
       (.I0(\m_delay_reg[0]__0 [19]),
        .I1(\T2H_reg_reg[1]_1 [19]),
        .O(\To[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[19]_i_3 
       (.I0(\m_delay_reg[0]__0 [18]),
        .I1(\T2H_reg_reg[1]_1 [18]),
        .O(\To[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[19]_i_4 
       (.I0(\m_delay_reg[0]__0 [17]),
        .I1(\T2H_reg_reg[1]_1 [17]),
        .O(\To[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[19]_i_5 
       (.I0(\m_delay_reg[0]__0 [16]),
        .I1(\T2H_reg_reg[1]_1 [16]),
        .O(\To[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[23]_i_2 
       (.I0(\m_delay_reg[0]__0 [23]),
        .I1(\T2H_reg_reg[1]_1 [23]),
        .O(\To[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[23]_i_3 
       (.I0(\m_delay_reg[0]__0 [22]),
        .I1(\T2H_reg_reg[1]_1 [22]),
        .O(\To[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[23]_i_4 
       (.I0(\m_delay_reg[0]__0 [21]),
        .I1(\T2H_reg_reg[1]_1 [21]),
        .O(\To[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[23]_i_5 
       (.I0(\m_delay_reg[0]__0 [20]),
        .I1(\T2H_reg_reg[1]_1 [20]),
        .O(\To[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[27]_i_2 
       (.I0(\m_delay_reg[0]__0 [27]),
        .I1(\T2H_reg_reg[1]_1 [27]),
        .O(\To[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[27]_i_3 
       (.I0(\m_delay_reg[0]__0 [26]),
        .I1(\T2H_reg_reg[1]_1 [26]),
        .O(\To[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[27]_i_4 
       (.I0(\m_delay_reg[0]__0 [25]),
        .I1(\T2H_reg_reg[1]_1 [25]),
        .O(\To[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[27]_i_5 
       (.I0(\m_delay_reg[0]__0 [24]),
        .I1(\T2H_reg_reg[1]_1 [24]),
        .O(\To[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[31]_i_2 
       (.I0(\m_delay_reg[0]__0 [31]),
        .I1(\T2H_reg_reg[1]_1 [31]),
        .O(\To[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[31]_i_3 
       (.I0(\m_delay_reg[0]__0 [30]),
        .I1(\T2H_reg_reg[1]_1 [30]),
        .O(\To[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[31]_i_4 
       (.I0(\m_delay_reg[0]__0 [29]),
        .I1(\T2H_reg_reg[1]_1 [29]),
        .O(\To[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[31]_i_5 
       (.I0(\m_delay_reg[0]__0 [28]),
        .I1(\T2H_reg_reg[1]_1 [28]),
        .O(\To[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[35]_i_2 
       (.I0(\m_delay_reg[0]__0 [32]),
        .I1(\T2H_reg_reg[1]_1 [32]),
        .O(\To[35]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[3]_i_2 
       (.I0(\m_delay_reg[0]__0 [3]),
        .I1(\T2H_reg_reg[1]_1 [3]),
        .O(\To[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[3]_i_3 
       (.I0(\m_delay_reg[0]__0 [2]),
        .I1(\T2H_reg_reg[1]_1 [2]),
        .O(\To[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[3]_i_4 
       (.I0(\m_delay_reg[0]__0 [1]),
        .I1(\T2H_reg_reg[1]_1 [1]),
        .O(\To[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[3]_i_5 
       (.I0(\m_delay_reg[0]__0 [0]),
        .I1(\T2H_reg_reg[1]_1 [0]),
        .O(\To[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[7]_i_2 
       (.I0(\m_delay_reg[0]__0 [7]),
        .I1(\T2H_reg_reg[1]_1 [7]),
        .O(\To[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[7]_i_3 
       (.I0(\m_delay_reg[0]__0 [6]),
        .I1(\T2H_reg_reg[1]_1 [6]),
        .O(\To[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[7]_i_4 
       (.I0(\m_delay_reg[0]__0 [5]),
        .I1(\T2H_reg_reg[1]_1 [5]),
        .O(\To[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[7]_i_5 
       (.I0(\m_delay_reg[0]__0 [4]),
        .I1(\T2H_reg_reg[1]_1 [4]),
        .O(\To[7]_i_5_n_0 ));
  FDRE \To_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[3]_i_1_n_7 ),
        .Q(\To_reg[8]_1 [0]),
        .R(1'b0));
  FDRE \To_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[11]_i_1_n_5 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \To_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[11]_i_1_n_4 ),
        .Q(Q[2]),
        .R(1'b0));
  CARRY4 \To_reg[11]_i_1 
       (.CI(\To_reg[7]_i_1_n_0 ),
        .CO({\To_reg[11]_i_1_n_0 ,\To_reg[11]_i_1_n_1 ,\To_reg[11]_i_1_n_2 ,\To_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [11:8]),
        .O({\To_reg[11]_i_1_n_4 ,\To_reg[11]_i_1_n_5 ,\To_reg[11]_i_1_n_6 ,\To_reg[11]_i_1_n_7 }),
        .S({\To[11]_i_2_n_0 ,\To[11]_i_3_n_0 ,\To[11]_i_4_n_0 ,\To[11]_i_5_n_0 }));
  FDRE \To_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[15]_i_1_n_7 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \To_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[15]_i_1_n_6 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \To_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[15]_i_1_n_5 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \To_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[15]_i_1_n_4 ),
        .Q(Q[6]),
        .R(1'b0));
  CARRY4 \To_reg[15]_i_1 
       (.CI(\To_reg[11]_i_1_n_0 ),
        .CO({\To_reg[15]_i_1_n_0 ,\To_reg[15]_i_1_n_1 ,\To_reg[15]_i_1_n_2 ,\To_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [15:12]),
        .O({\To_reg[15]_i_1_n_4 ,\To_reg[15]_i_1_n_5 ,\To_reg[15]_i_1_n_6 ,\To_reg[15]_i_1_n_7 }),
        .S({\To[15]_i_2_n_0 ,\To[15]_i_3_n_0 ,\To[15]_i_4_n_0 ,\To[15]_i_5_n_0 }));
  FDRE \To_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[19]_i_1_n_7 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \To_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[19]_i_1_n_6 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \To_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[19]_i_1_n_5 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \To_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[19]_i_1_n_4 ),
        .Q(Q[10]),
        .R(1'b0));
  CARRY4 \To_reg[19]_i_1 
       (.CI(\To_reg[15]_i_1_n_0 ),
        .CO({\To_reg[19]_i_1_n_0 ,\To_reg[19]_i_1_n_1 ,\To_reg[19]_i_1_n_2 ,\To_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [19:16]),
        .O({\To_reg[19]_i_1_n_4 ,\To_reg[19]_i_1_n_5 ,\To_reg[19]_i_1_n_6 ,\To_reg[19]_i_1_n_7 }),
        .S({\To[19]_i_2_n_0 ,\To[19]_i_3_n_0 ,\To[19]_i_4_n_0 ,\To[19]_i_5_n_0 }));
  FDRE \To_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[3]_i_1_n_6 ),
        .Q(\To_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \To_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[23]_i_1_n_7 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \To_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[23]_i_1_n_6 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \To_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[23]_i_1_n_5 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \To_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[23]_i_1_n_4 ),
        .Q(Q[14]),
        .R(1'b0));
  CARRY4 \To_reg[23]_i_1 
       (.CI(\To_reg[19]_i_1_n_0 ),
        .CO({\To_reg[23]_i_1_n_0 ,\To_reg[23]_i_1_n_1 ,\To_reg[23]_i_1_n_2 ,\To_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [23:20]),
        .O({\To_reg[23]_i_1_n_4 ,\To_reg[23]_i_1_n_5 ,\To_reg[23]_i_1_n_6 ,\To_reg[23]_i_1_n_7 }),
        .S({\To[23]_i_2_n_0 ,\To[23]_i_3_n_0 ,\To[23]_i_4_n_0 ,\To[23]_i_5_n_0 }));
  FDRE \To_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[27]_i_1_n_7 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \To_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[27]_i_1_n_6 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \To_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[27]_i_1_n_5 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \To_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[27]_i_1_n_4 ),
        .Q(Q[18]),
        .R(1'b0));
  CARRY4 \To_reg[27]_i_1 
       (.CI(\To_reg[23]_i_1_n_0 ),
        .CO({\To_reg[27]_i_1_n_0 ,\To_reg[27]_i_1_n_1 ,\To_reg[27]_i_1_n_2 ,\To_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [27:24]),
        .O({\To_reg[27]_i_1_n_4 ,\To_reg[27]_i_1_n_5 ,\To_reg[27]_i_1_n_6 ,\To_reg[27]_i_1_n_7 }),
        .S({\To[27]_i_2_n_0 ,\To[27]_i_3_n_0 ,\To[27]_i_4_n_0 ,\To[27]_i_5_n_0 }));
  FDRE \To_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[31]_i_1_n_7 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \To_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[31]_i_1_n_6 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \To_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[3]_i_1_n_5 ),
        .Q(\To_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \To_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[31]_i_1_n_5 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \To_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[31]_i_1_n_4 ),
        .Q(Q[22]),
        .R(1'b0));
  CARRY4 \To_reg[31]_i_1 
       (.CI(\To_reg[27]_i_1_n_0 ),
        .CO({\To_reg[31]_i_1_n_0 ,\To_reg[31]_i_1_n_1 ,\To_reg[31]_i_1_n_2 ,\To_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [31:28]),
        .O({\To_reg[31]_i_1_n_4 ,\To_reg[31]_i_1_n_5 ,\To_reg[31]_i_1_n_6 ,\To_reg[31]_i_1_n_7 }),
        .S({\To[31]_i_2_n_0 ,\To[31]_i_3_n_0 ,\To[31]_i_4_n_0 ,\To[31]_i_5_n_0 }));
  FDRE \To_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[35]_i_1_n_7 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \To_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[35]_i_1_n_6 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \To_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[35]_i_1_n_5 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \To_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[35]_i_1_n_4 ),
        .Q(Q[26]),
        .R(1'b0));
  CARRY4 \To_reg[35]_i_1 
       (.CI(\To_reg[31]_i_1_n_0 ),
        .CO({\To_reg[35]_i_1_n_0 ,\To_reg[35]_i_1_n_1 ,\To_reg[35]_i_1_n_2 ,\To_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\m_delay_reg[0]__0 [32]}),
        .O({\To_reg[35]_i_1_n_4 ,\To_reg[35]_i_1_n_5 ,\To_reg[35]_i_1_n_6 ,\To_reg[35]_i_1_n_7 }),
        .S({\T2H_reg_reg[1]_1 [35:33],\To[35]_i_2_n_0 }));
  FDRE \To_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[39]_i_1_n_7 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \To_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[39]_i_1_n_6 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \To_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[39]_i_1_n_5 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \To_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[39]_i_1_n_4 ),
        .Q(Q[30]),
        .R(1'b0));
  CARRY4 \To_reg[39]_i_1 
       (.CI(\To_reg[35]_i_1_n_0 ),
        .CO({\To_reg[39]_i_1_n_0 ,\To_reg[39]_i_1_n_1 ,\To_reg[39]_i_1_n_2 ,\To_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\To_reg[39]_i_1_n_4 ,\To_reg[39]_i_1_n_5 ,\To_reg[39]_i_1_n_6 ,\To_reg[39]_i_1_n_7 }),
        .S(\T2H_reg_reg[1]_1 [39:36]));
  FDRE \To_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[3]_i_1_n_4 ),
        .Q(\To_reg_n_0_[3] ),
        .R(1'b0));
  CARRY4 \To_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\To_reg[3]_i_1_n_0 ,\To_reg[3]_i_1_n_1 ,\To_reg[3]_i_1_n_2 ,\To_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [3:0]),
        .O({\To_reg[3]_i_1_n_4 ,\To_reg[3]_i_1_n_5 ,\To_reg[3]_i_1_n_6 ,\To_reg[3]_i_1_n_7 }),
        .S({\To[3]_i_2_n_0 ,\To[3]_i_3_n_0 ,\To[3]_i_4_n_0 ,\To[3]_i_5_n_0 }));
  FDRE \To_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[43]_i_1_n_7 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \To_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[43]_i_1_n_6 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \To_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[43]_i_1_n_5 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \To_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[43]_i_1_n_4 ),
        .Q(Q[34]),
        .R(1'b0));
  CARRY4 \To_reg[43]_i_1 
       (.CI(\To_reg[39]_i_1_n_0 ),
        .CO({\To_reg[43]_i_1_n_0 ,\To_reg[43]_i_1_n_1 ,\To_reg[43]_i_1_n_2 ,\To_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\To_reg[43]_i_1_n_4 ,\To_reg[43]_i_1_n_5 ,\To_reg[43]_i_1_n_6 ,\To_reg[43]_i_1_n_7 }),
        .S(\T2H_reg_reg[1]_1 [43:40]));
  FDRE \To_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[47]_i_1_n_7 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \To_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[47]_i_1_n_6 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \To_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[47]_i_1_n_5 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \To_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[47]_i_1_n_4 ),
        .Q(Q[38]),
        .R(1'b0));
  CARRY4 \To_reg[47]_i_1 
       (.CI(\To_reg[43]_i_1_n_0 ),
        .CO({\To_reg[47]_i_1_n_0 ,\To_reg[47]_i_1_n_1 ,\To_reg[47]_i_1_n_2 ,\To_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\To_reg[47]_i_1_n_4 ,\To_reg[47]_i_1_n_5 ,\To_reg[47]_i_1_n_6 ,\To_reg[47]_i_1_n_7 }),
        .S(\T2H_reg_reg[1]_1 [47:44]));
  FDRE \To_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[51]_i_1_n_7 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \To_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[51]_i_1_n_6 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \To_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[7]_i_1_n_7 ),
        .Q(\To_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \To_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[51]_i_1_n_5 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \To_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[51]_i_1_n_4 ),
        .Q(Q[42]),
        .R(1'b0));
  CARRY4 \To_reg[51]_i_1 
       (.CI(\To_reg[47]_i_1_n_0 ),
        .CO({\To_reg[51]_i_1_n_0 ,\To_reg[51]_i_1_n_1 ,\To_reg[51]_i_1_n_2 ,\To_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\To_reg[51]_i_1_n_4 ,\To_reg[51]_i_1_n_5 ,\To_reg[51]_i_1_n_6 ,\To_reg[51]_i_1_n_7 }),
        .S(\T2H_reg_reg[1]_1 [51:48]));
  FDRE \To_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[55]_i_1_n_7 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \To_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[55]_i_1_n_6 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \To_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[55]_i_1_n_5 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \To_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[55]_i_1_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  CARRY4 \To_reg[55]_i_1 
       (.CI(\To_reg[51]_i_1_n_0 ),
        .CO({\To_reg[55]_i_1_n_0 ,\NLW_To_reg[55]_i_1_CO_UNCONNECTED [2],\To_reg[55]_i_1_n_2 ,\To_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_To_reg[55]_i_1_O_UNCONNECTED [3],\To_reg[55]_i_1_n_5 ,\To_reg[55]_i_1_n_6 ,\To_reg[55]_i_1_n_7 }),
        .S({1'b1,\T2H_reg_reg[1]_1 [54:52]}));
  FDRE \To_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[7]_i_1_n_6 ),
        .Q(\To_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \To_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[7]_i_1_n_5 ),
        .Q(\To_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \To_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[7]_i_1_n_4 ),
        .Q(\To_reg_n_0_[7] ),
        .R(1'b0));
  CARRY4 \To_reg[7]_i_1 
       (.CI(\To_reg[3]_i_1_n_0 ),
        .CO({\To_reg[7]_i_1_n_0 ,\To_reg[7]_i_1_n_1 ,\To_reg[7]_i_1_n_2 ,\To_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [7:4]),
        .O({\To_reg[7]_i_1_n_4 ,\To_reg[7]_i_1_n_5 ,\To_reg[7]_i_1_n_6 ,\To_reg[7]_i_1_n_7 }),
        .S({\To[7]_i_2_n_0 ,\To[7]_i_3_n_0 ,\To[7]_i_4_n_0 ,\To[7]_i_5_n_0 }));
  FDRE \To_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[11]_i_1_n_7 ),
        .Q(\loop_o[0]_19 ),
        .R(1'b0));
  FDRE \To_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\To_reg[11]_i_1_n_6 ),
        .Q(Q[0]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0_58 \genblk1[0].imuu 
       (.B(B),
        .Q({\loop_o[0]_19 ,\To_reg_n_0_[7] ,\To_reg_n_0_[6] ,\To_reg_n_0_[5] ,\To_reg_n_0_[4] ,\To_reg_n_0_[3] ,\To_reg_n_0_[2] ,\To_reg_n_0_[1] ,\To_reg[8]_1 [0]}),
        .\To_reg[8] (\To_reg[8]_0 ),
        .\To_reg[8]_0 (\To_reg[8]_1 [8:1]),
        .clk(clk),
        .\m_delay_reg[0]_0 (\m_delay_reg[0]__0 ),
        .\m_delay_reg[0]_1 (\m_delay_reg[0] ),
        .\m_delay_reg[0]_2 (\m_delay_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "wlmont_sub_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0_7
   (\To_reg[8]_0 ,
    \To_reg[8]_1 ,
    Q,
    \T2H_reg_reg[1][21]_0 ,
    clk,
    \T2H_reg_reg[1][20]_0 ,
    \T2H_reg_reg[1][19]_0 ,
    \T2H_reg_reg[1][18]_0 ,
    \T2H_reg_reg[1][17]_0 ,
    \T2H_reg_reg[1][16]_0 ,
    \T2H_reg_reg[1][15]_0 ,
    \T2H_reg_reg[1][14]_0 ,
    \T2H_reg_reg[1][13]_0 ,
    \T2H_reg_reg[1][12]_0 ,
    \T2H_reg_reg[1][11]_0 ,
    \T2H_reg_reg[1][10]_0 ,
    \T2H_reg_reg[1][9]_0 ,
    \T2H_reg_reg[1][8]_0 ,
    P,
    \m_delay_reg[0] ,
    B,
    \m_delay_reg[0]_0 ,
    D);
  output \To_reg[8]_0 ;
  output [8:0]\To_reg[8]_1 ;
  output [46:0]Q;
  input \T2H_reg_reg[1][21]_0 ;
  input clk;
  input \T2H_reg_reg[1][20]_0 ;
  input \T2H_reg_reg[1][19]_0 ;
  input \T2H_reg_reg[1][18]_0 ;
  input \T2H_reg_reg[1][17]_0 ;
  input \T2H_reg_reg[1][16]_0 ;
  input \T2H_reg_reg[1][15]_0 ;
  input \T2H_reg_reg[1][14]_0 ;
  input \T2H_reg_reg[1][13]_0 ;
  input \T2H_reg_reg[1][12]_0 ;
  input \T2H_reg_reg[1][11]_0 ;
  input \T2H_reg_reg[1][10]_0 ;
  input \T2H_reg_reg[1][9]_0 ;
  input \T2H_reg_reg[1][8]_0 ;
  input [7:0]P;
  input \m_delay_reg[0] ;
  input [8:0]B;
  input [22:0]\m_delay_reg[0]_0 ;
  input [32:0]D;

  wire [8:0]B;
  wire [32:0]D;
  wire [7:0]P;
  wire [46:0]Q;
  wire \T2H_reg_reg[0][0]_srl3_n_0 ;
  wire \T2H_reg_reg[0][10]_srl2_n_0 ;
  wire \T2H_reg_reg[0][11]_srl2_n_0 ;
  wire \T2H_reg_reg[0][12]_srl2_n_0 ;
  wire \T2H_reg_reg[0][13]_srl2_n_0 ;
  wire \T2H_reg_reg[0][14]_srl2_n_0 ;
  wire \T2H_reg_reg[0][15]_srl2_n_0 ;
  wire \T2H_reg_reg[0][16]_srl2_n_0 ;
  wire \T2H_reg_reg[0][17]_srl2_n_0 ;
  wire \T2H_reg_reg[0][18]_srl2_n_0 ;
  wire \T2H_reg_reg[0][19]_srl2_n_0 ;
  wire \T2H_reg_reg[0][1]_srl3_n_0 ;
  wire \T2H_reg_reg[0][20]_srl2_n_0 ;
  wire \T2H_reg_reg[0][21]_srl2_n_0 ;
  wire \T2H_reg_reg[0][2]_srl3_n_0 ;
  wire \T2H_reg_reg[0][3]_srl3_n_0 ;
  wire \T2H_reg_reg[0][4]_srl3_n_0 ;
  wire \T2H_reg_reg[0][5]_srl3_n_0 ;
  wire \T2H_reg_reg[0][6]_srl3_n_0 ;
  wire \T2H_reg_reg[0][7]_srl3_n_0 ;
  wire \T2H_reg_reg[0][8]_srl2_n_0 ;
  wire \T2H_reg_reg[0][9]_srl2_n_0 ;
  wire [54:22]\T2H_reg_reg[0]_48 ;
  wire \T2H_reg_reg[1][10]_0 ;
  wire \T2H_reg_reg[1][11]_0 ;
  wire \T2H_reg_reg[1][12]_0 ;
  wire \T2H_reg_reg[1][13]_0 ;
  wire \T2H_reg_reg[1][14]_0 ;
  wire \T2H_reg_reg[1][15]_0 ;
  wire \T2H_reg_reg[1][16]_0 ;
  wire \T2H_reg_reg[1][17]_0 ;
  wire \T2H_reg_reg[1][18]_0 ;
  wire \T2H_reg_reg[1][19]_0 ;
  wire \T2H_reg_reg[1][20]_0 ;
  wire \T2H_reg_reg[1][21]_0 ;
  wire \T2H_reg_reg[1][8]_0 ;
  wire \T2H_reg_reg[1][9]_0 ;
  wire [54:0]\T2H_reg_reg[1]_3 ;
  wire \To[11]_i_2_n_0 ;
  wire \To[11]_i_3_n_0 ;
  wire \To[11]_i_4_n_0 ;
  wire \To[11]_i_5_n_0 ;
  wire \To[15]_i_2_n_0 ;
  wire \To[15]_i_3_n_0 ;
  wire \To[15]_i_4_n_0 ;
  wire \To[15]_i_5_n_0 ;
  wire \To[19]_i_2_n_0 ;
  wire \To[19]_i_3_n_0 ;
  wire \To[19]_i_4_n_0 ;
  wire \To[19]_i_5_n_0 ;
  wire \To[23]_i_2_n_0 ;
  wire \To[23]_i_3_n_0 ;
  wire \To[23]_i_4_n_0 ;
  wire \To[23]_i_5_n_0 ;
  wire \To[27]_i_2_n_0 ;
  wire \To[27]_i_3_n_0 ;
  wire \To[27]_i_4_n_0 ;
  wire \To[27]_i_5_n_0 ;
  wire \To[31]_i_2_n_0 ;
  wire \To[31]_i_3_n_0 ;
  wire \To[31]_i_4_n_0 ;
  wire \To[31]_i_5_n_0 ;
  wire \To[35]_i_2_n_0 ;
  wire \To[3]_i_2_n_0 ;
  wire \To[3]_i_3_n_0 ;
  wire \To[3]_i_4_n_0 ;
  wire \To[3]_i_5_n_0 ;
  wire \To[7]_i_2_n_0 ;
  wire \To[7]_i_3_n_0 ;
  wire \To[7]_i_4_n_0 ;
  wire \To[7]_i_5_n_0 ;
  wire \To_reg[11]_i_1_n_0 ;
  wire \To_reg[11]_i_1_n_1 ;
  wire \To_reg[11]_i_1_n_2 ;
  wire \To_reg[11]_i_1_n_3 ;
  wire \To_reg[15]_i_1_n_0 ;
  wire \To_reg[15]_i_1_n_1 ;
  wire \To_reg[15]_i_1_n_2 ;
  wire \To_reg[15]_i_1_n_3 ;
  wire \To_reg[19]_i_1_n_0 ;
  wire \To_reg[19]_i_1_n_1 ;
  wire \To_reg[19]_i_1_n_2 ;
  wire \To_reg[19]_i_1_n_3 ;
  wire \To_reg[23]_i_1_n_0 ;
  wire \To_reg[23]_i_1_n_1 ;
  wire \To_reg[23]_i_1_n_2 ;
  wire \To_reg[23]_i_1_n_3 ;
  wire \To_reg[27]_i_1_n_0 ;
  wire \To_reg[27]_i_1_n_1 ;
  wire \To_reg[27]_i_1_n_2 ;
  wire \To_reg[27]_i_1_n_3 ;
  wire \To_reg[31]_i_1_n_0 ;
  wire \To_reg[31]_i_1_n_1 ;
  wire \To_reg[31]_i_1_n_2 ;
  wire \To_reg[31]_i_1_n_3 ;
  wire \To_reg[35]_i_1_n_0 ;
  wire \To_reg[35]_i_1_n_1 ;
  wire \To_reg[35]_i_1_n_2 ;
  wire \To_reg[35]_i_1_n_3 ;
  wire \To_reg[39]_i_1_n_0 ;
  wire \To_reg[39]_i_1_n_1 ;
  wire \To_reg[39]_i_1_n_2 ;
  wire \To_reg[39]_i_1_n_3 ;
  wire \To_reg[3]_i_1_n_0 ;
  wire \To_reg[3]_i_1_n_1 ;
  wire \To_reg[3]_i_1_n_2 ;
  wire \To_reg[3]_i_1_n_3 ;
  wire \To_reg[43]_i_1_n_0 ;
  wire \To_reg[43]_i_1_n_1 ;
  wire \To_reg[43]_i_1_n_2 ;
  wire \To_reg[43]_i_1_n_3 ;
  wire \To_reg[47]_i_1_n_0 ;
  wire \To_reg[47]_i_1_n_1 ;
  wire \To_reg[47]_i_1_n_2 ;
  wire \To_reg[47]_i_1_n_3 ;
  wire \To_reg[51]_i_1_n_0 ;
  wire \To_reg[51]_i_1_n_1 ;
  wire \To_reg[51]_i_1_n_2 ;
  wire \To_reg[51]_i_1_n_3 ;
  wire \To_reg[55]_i_1_n_2 ;
  wire \To_reg[55]_i_1_n_3 ;
  wire \To_reg[7]_i_1_n_0 ;
  wire \To_reg[7]_i_1_n_1 ;
  wire \To_reg[7]_i_1_n_2 ;
  wire \To_reg[7]_i_1_n_3 ;
  wire \To_reg[8]_0 ;
  wire [8:0]\To_reg[8]_1 ;
  wire \To_reg_n_0_[1] ;
  wire \To_reg_n_0_[2] ;
  wire \To_reg_n_0_[3] ;
  wire \To_reg_n_0_[4] ;
  wire \To_reg_n_0_[5] ;
  wire \To_reg_n_0_[6] ;
  wire \To_reg_n_0_[7] ;
  wire clk;
  wire [8:8]\loop_o[0]_49 ;
  wire \m_delay_reg[0] ;
  wire [22:0]\m_delay_reg[0]_0 ;
  wire [32:0]\m_delay_reg[0]__0 ;
  wire [55:0]p_0_in;
  wire [2:2]\NLW_To_reg[55]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_To_reg[55]_i_1_O_UNCONNECTED ;

  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][0]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[0]),
        .Q(\T2H_reg_reg[0][0]_srl3_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][10]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][10]_0 ),
        .Q(\T2H_reg_reg[0][10]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][11]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][11]_0 ),
        .Q(\T2H_reg_reg[0][11]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][12]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][12]_0 ),
        .Q(\T2H_reg_reg[0][12]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][13]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][13]_0 ),
        .Q(\T2H_reg_reg[0][13]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][14]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][14]_0 ),
        .Q(\T2H_reg_reg[0][14]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][15]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][15]_0 ),
        .Q(\T2H_reg_reg[0][15]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][16]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][16]_0 ),
        .Q(\T2H_reg_reg[0][16]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][17]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][17]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][17]_0 ),
        .Q(\T2H_reg_reg[0][17]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][18]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][18]_0 ),
        .Q(\T2H_reg_reg[0][18]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][19]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][19]_0 ),
        .Q(\T2H_reg_reg[0][19]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][1]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[1]),
        .Q(\T2H_reg_reg[0][1]_srl3_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][20]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][20]_0 ),
        .Q(\T2H_reg_reg[0][20]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][21]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][21]_0 ),
        .Q(\T2H_reg_reg[0][21]_srl2_n_0 ));
  FDRE \T2H_reg_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\T2H_reg_reg[0]_48 [22]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\T2H_reg_reg[0]_48 [23]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\T2H_reg_reg[0]_48 [24]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\T2H_reg_reg[0]_48 [25]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\T2H_reg_reg[0]_48 [26]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\T2H_reg_reg[0]_48 [27]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\T2H_reg_reg[0]_48 [28]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\T2H_reg_reg[0]_48 [29]),
        .R(1'b0));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][2]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[2]),
        .Q(\T2H_reg_reg[0][2]_srl3_n_0 ));
  FDRE \T2H_reg_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\T2H_reg_reg[0]_48 [30]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\T2H_reg_reg[0]_48 [31]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][32] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\T2H_reg_reg[0]_48 [32]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][33] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\T2H_reg_reg[0]_48 [33]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][34] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\T2H_reg_reg[0]_48 [34]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][35] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\T2H_reg_reg[0]_48 [35]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][36] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\T2H_reg_reg[0]_48 [36]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][37] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\T2H_reg_reg[0]_48 [37]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][38] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\T2H_reg_reg[0]_48 [38]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][39] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\T2H_reg_reg[0]_48 [39]),
        .R(1'b0));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][3]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[3]),
        .Q(\T2H_reg_reg[0][3]_srl3_n_0 ));
  FDRE \T2H_reg_reg[0][40] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\T2H_reg_reg[0]_48 [40]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][41] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\T2H_reg_reg[0]_48 [41]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][42] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\T2H_reg_reg[0]_48 [42]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][43] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(\T2H_reg_reg[0]_48 [43]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][44] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(\T2H_reg_reg[0]_48 [44]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][45] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(\T2H_reg_reg[0]_48 [45]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][46] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(\T2H_reg_reg[0]_48 [46]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][47] 
       (.C(clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(\T2H_reg_reg[0]_48 [47]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][48] 
       (.C(clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(\T2H_reg_reg[0]_48 [48]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][49] 
       (.C(clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(\T2H_reg_reg[0]_48 [49]),
        .R(1'b0));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][4]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[4]),
        .Q(\T2H_reg_reg[0][4]_srl3_n_0 ));
  FDRE \T2H_reg_reg[0][50] 
       (.C(clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(\T2H_reg_reg[0]_48 [50]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][51] 
       (.C(clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(\T2H_reg_reg[0]_48 [51]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][52] 
       (.C(clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(\T2H_reg_reg[0]_48 [52]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][53] 
       (.C(clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(\T2H_reg_reg[0]_48 [53]),
        .R(1'b0));
  FDRE \T2H_reg_reg[0][54] 
       (.C(clk),
        .CE(1'b1),
        .D(D[32]),
        .Q(\T2H_reg_reg[0]_48 [54]),
        .R(1'b0));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][5]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[5]),
        .Q(\T2H_reg_reg[0][5]_srl3_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][6]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[6]),
        .Q(\T2H_reg_reg[0][6]_srl3_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][7]_srl3 " *) 
  SRL16E \T2H_reg_reg[0][7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(P[7]),
        .Q(\T2H_reg_reg[0][7]_srl3_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][8]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][8]_0 ),
        .Q(\T2H_reg_reg[0][8]_srl2_n_0 ));
  (* srl_bus_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0] " *) 
  (* srl_name = "\inst/CORE/open_ntt/ntt_core/tw_gen/genblk1[0].modred_i/mr/genblk1[0].wsu/T2H_reg_reg[0][9]_srl2 " *) 
  SRL16E \T2H_reg_reg[0][9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\T2H_reg_reg[1][9]_0 ),
        .Q(\T2H_reg_reg[0][9]_srl2_n_0 ));
  FDRE \T2H_reg_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][0]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_3 [0]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][10]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_3 [10]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][11]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_3 [11]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][12]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_3 [12]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][13]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_3 [13]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][14]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_3 [14]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][15]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_3 [15]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][16]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_3 [16]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][17]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_3 [17]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][18]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_3 [18]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][19]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_3 [19]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][1]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_3 [1]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][20]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_3 [20]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][21]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_3 [21]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_48 [22]),
        .Q(\T2H_reg_reg[1]_3 [22]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_48 [23]),
        .Q(\T2H_reg_reg[1]_3 [23]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_48 [24]),
        .Q(\T2H_reg_reg[1]_3 [24]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_48 [25]),
        .Q(\T2H_reg_reg[1]_3 [25]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_48 [26]),
        .Q(\T2H_reg_reg[1]_3 [26]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_48 [27]),
        .Q(\T2H_reg_reg[1]_3 [27]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_48 [28]),
        .Q(\T2H_reg_reg[1]_3 [28]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_48 [29]),
        .Q(\T2H_reg_reg[1]_3 [29]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][2]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_3 [2]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_48 [30]),
        .Q(\T2H_reg_reg[1]_3 [30]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_48 [31]),
        .Q(\T2H_reg_reg[1]_3 [31]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][32] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_48 [32]),
        .Q(\T2H_reg_reg[1]_3 [32]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][33] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_48 [33]),
        .Q(\T2H_reg_reg[1]_3 [33]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][34] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_48 [34]),
        .Q(\T2H_reg_reg[1]_3 [34]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][35] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_48 [35]),
        .Q(\T2H_reg_reg[1]_3 [35]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][36] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_48 [36]),
        .Q(\T2H_reg_reg[1]_3 [36]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][37] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_48 [37]),
        .Q(\T2H_reg_reg[1]_3 [37]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][38] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_48 [38]),
        .Q(\T2H_reg_reg[1]_3 [38]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][39] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_48 [39]),
        .Q(\T2H_reg_reg[1]_3 [39]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][3]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_3 [3]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][40] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_48 [40]),
        .Q(\T2H_reg_reg[1]_3 [40]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][41] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_48 [41]),
        .Q(\T2H_reg_reg[1]_3 [41]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][42] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_48 [42]),
        .Q(\T2H_reg_reg[1]_3 [42]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][43] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_48 [43]),
        .Q(\T2H_reg_reg[1]_3 [43]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][44] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_48 [44]),
        .Q(\T2H_reg_reg[1]_3 [44]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][45] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_48 [45]),
        .Q(\T2H_reg_reg[1]_3 [45]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][46] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_48 [46]),
        .Q(\T2H_reg_reg[1]_3 [46]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][47] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_48 [47]),
        .Q(\T2H_reg_reg[1]_3 [47]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][48] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_48 [48]),
        .Q(\T2H_reg_reg[1]_3 [48]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][49] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_48 [49]),
        .Q(\T2H_reg_reg[1]_3 [49]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][4]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_3 [4]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][50] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_48 [50]),
        .Q(\T2H_reg_reg[1]_3 [50]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][51] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_48 [51]),
        .Q(\T2H_reg_reg[1]_3 [51]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][52] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_48 [52]),
        .Q(\T2H_reg_reg[1]_3 [52]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][53] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_48 [53]),
        .Q(\T2H_reg_reg[1]_3 [53]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][54] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0]_48 [54]),
        .Q(\T2H_reg_reg[1]_3 [54]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][5]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_3 [5]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][6]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_3 [6]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][7]_srl3_n_0 ),
        .Q(\T2H_reg_reg[1]_3 [7]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][8]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_3 [8]),
        .R(1'b0));
  FDRE \T2H_reg_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\T2H_reg_reg[0][9]_srl2_n_0 ),
        .Q(\T2H_reg_reg[1]_3 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \To[11]_i_2 
       (.I0(\m_delay_reg[0]__0 [11]),
        .I1(\T2H_reg_reg[1]_3 [11]),
        .O(\To[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[11]_i_3 
       (.I0(\m_delay_reg[0]__0 [10]),
        .I1(\T2H_reg_reg[1]_3 [10]),
        .O(\To[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[11]_i_4 
       (.I0(\m_delay_reg[0]__0 [9]),
        .I1(\T2H_reg_reg[1]_3 [9]),
        .O(\To[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[11]_i_5 
       (.I0(\m_delay_reg[0]__0 [8]),
        .I1(\T2H_reg_reg[1]_3 [8]),
        .O(\To[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[15]_i_2 
       (.I0(\m_delay_reg[0]__0 [15]),
        .I1(\T2H_reg_reg[1]_3 [15]),
        .O(\To[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[15]_i_3 
       (.I0(\m_delay_reg[0]__0 [14]),
        .I1(\T2H_reg_reg[1]_3 [14]),
        .O(\To[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[15]_i_4 
       (.I0(\m_delay_reg[0]__0 [13]),
        .I1(\T2H_reg_reg[1]_3 [13]),
        .O(\To[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[15]_i_5 
       (.I0(\m_delay_reg[0]__0 [12]),
        .I1(\T2H_reg_reg[1]_3 [12]),
        .O(\To[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[19]_i_2 
       (.I0(\m_delay_reg[0]__0 [19]),
        .I1(\T2H_reg_reg[1]_3 [19]),
        .O(\To[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[19]_i_3 
       (.I0(\m_delay_reg[0]__0 [18]),
        .I1(\T2H_reg_reg[1]_3 [18]),
        .O(\To[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[19]_i_4 
       (.I0(\m_delay_reg[0]__0 [17]),
        .I1(\T2H_reg_reg[1]_3 [17]),
        .O(\To[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[19]_i_5 
       (.I0(\m_delay_reg[0]__0 [16]),
        .I1(\T2H_reg_reg[1]_3 [16]),
        .O(\To[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[23]_i_2 
       (.I0(\m_delay_reg[0]__0 [23]),
        .I1(\T2H_reg_reg[1]_3 [23]),
        .O(\To[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[23]_i_3 
       (.I0(\m_delay_reg[0]__0 [22]),
        .I1(\T2H_reg_reg[1]_3 [22]),
        .O(\To[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[23]_i_4 
       (.I0(\m_delay_reg[0]__0 [21]),
        .I1(\T2H_reg_reg[1]_3 [21]),
        .O(\To[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[23]_i_5 
       (.I0(\m_delay_reg[0]__0 [20]),
        .I1(\T2H_reg_reg[1]_3 [20]),
        .O(\To[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[27]_i_2 
       (.I0(\m_delay_reg[0]__0 [27]),
        .I1(\T2H_reg_reg[1]_3 [27]),
        .O(\To[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[27]_i_3 
       (.I0(\m_delay_reg[0]__0 [26]),
        .I1(\T2H_reg_reg[1]_3 [26]),
        .O(\To[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[27]_i_4 
       (.I0(\m_delay_reg[0]__0 [25]),
        .I1(\T2H_reg_reg[1]_3 [25]),
        .O(\To[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[27]_i_5 
       (.I0(\m_delay_reg[0]__0 [24]),
        .I1(\T2H_reg_reg[1]_3 [24]),
        .O(\To[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[31]_i_2 
       (.I0(\m_delay_reg[0]__0 [31]),
        .I1(\T2H_reg_reg[1]_3 [31]),
        .O(\To[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[31]_i_3 
       (.I0(\m_delay_reg[0]__0 [30]),
        .I1(\T2H_reg_reg[1]_3 [30]),
        .O(\To[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[31]_i_4 
       (.I0(\m_delay_reg[0]__0 [29]),
        .I1(\T2H_reg_reg[1]_3 [29]),
        .O(\To[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[31]_i_5 
       (.I0(\m_delay_reg[0]__0 [28]),
        .I1(\T2H_reg_reg[1]_3 [28]),
        .O(\To[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[35]_i_2 
       (.I0(\m_delay_reg[0]__0 [32]),
        .I1(\T2H_reg_reg[1]_3 [32]),
        .O(\To[35]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[3]_i_2 
       (.I0(\m_delay_reg[0]__0 [3]),
        .I1(\T2H_reg_reg[1]_3 [3]),
        .O(\To[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[3]_i_3 
       (.I0(\m_delay_reg[0]__0 [2]),
        .I1(\T2H_reg_reg[1]_3 [2]),
        .O(\To[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[3]_i_4 
       (.I0(\m_delay_reg[0]__0 [1]),
        .I1(\T2H_reg_reg[1]_3 [1]),
        .O(\To[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[3]_i_5 
       (.I0(\m_delay_reg[0]__0 [0]),
        .I1(\T2H_reg_reg[1]_3 [0]),
        .O(\To[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[7]_i_2 
       (.I0(\m_delay_reg[0]__0 [7]),
        .I1(\T2H_reg_reg[1]_3 [7]),
        .O(\To[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[7]_i_3 
       (.I0(\m_delay_reg[0]__0 [6]),
        .I1(\T2H_reg_reg[1]_3 [6]),
        .O(\To[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[7]_i_4 
       (.I0(\m_delay_reg[0]__0 [5]),
        .I1(\T2H_reg_reg[1]_3 [5]),
        .O(\To[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \To[7]_i_5 
       (.I0(\m_delay_reg[0]__0 [4]),
        .I1(\T2H_reg_reg[1]_3 [4]),
        .O(\To[7]_i_5_n_0 ));
  FDRE \To_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\To_reg[8]_1 [0]),
        .R(1'b0));
  FDRE \To_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \To_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(Q[2]),
        .R(1'b0));
  CARRY4 \To_reg[11]_i_1 
       (.CI(\To_reg[7]_i_1_n_0 ),
        .CO({\To_reg[11]_i_1_n_0 ,\To_reg[11]_i_1_n_1 ,\To_reg[11]_i_1_n_2 ,\To_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [11:8]),
        .O(p_0_in[11:8]),
        .S({\To[11]_i_2_n_0 ,\To[11]_i_3_n_0 ,\To[11]_i_4_n_0 ,\To[11]_i_5_n_0 }));
  FDRE \To_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \To_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \To_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \To_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(Q[6]),
        .R(1'b0));
  CARRY4 \To_reg[15]_i_1 
       (.CI(\To_reg[11]_i_1_n_0 ),
        .CO({\To_reg[15]_i_1_n_0 ,\To_reg[15]_i_1_n_1 ,\To_reg[15]_i_1_n_2 ,\To_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [15:12]),
        .O(p_0_in[15:12]),
        .S({\To[15]_i_2_n_0 ,\To[15]_i_3_n_0 ,\To[15]_i_4_n_0 ,\To[15]_i_5_n_0 }));
  FDRE \To_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[16]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \To_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[17]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \To_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[18]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \To_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[19]),
        .Q(Q[10]),
        .R(1'b0));
  CARRY4 \To_reg[19]_i_1 
       (.CI(\To_reg[15]_i_1_n_0 ),
        .CO({\To_reg[19]_i_1_n_0 ,\To_reg[19]_i_1_n_1 ,\To_reg[19]_i_1_n_2 ,\To_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [19:16]),
        .O(p_0_in[19:16]),
        .S({\To[19]_i_2_n_0 ,\To[19]_i_3_n_0 ,\To[19]_i_4_n_0 ,\To[19]_i_5_n_0 }));
  FDRE \To_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\To_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \To_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[20]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \To_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[21]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \To_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[22]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \To_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[23]),
        .Q(Q[14]),
        .R(1'b0));
  CARRY4 \To_reg[23]_i_1 
       (.CI(\To_reg[19]_i_1_n_0 ),
        .CO({\To_reg[23]_i_1_n_0 ,\To_reg[23]_i_1_n_1 ,\To_reg[23]_i_1_n_2 ,\To_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [23:20]),
        .O(p_0_in[23:20]),
        .S({\To[23]_i_2_n_0 ,\To[23]_i_3_n_0 ,\To[23]_i_4_n_0 ,\To[23]_i_5_n_0 }));
  FDRE \To_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[24]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \To_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[25]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \To_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[26]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \To_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[27]),
        .Q(Q[18]),
        .R(1'b0));
  CARRY4 \To_reg[27]_i_1 
       (.CI(\To_reg[23]_i_1_n_0 ),
        .CO({\To_reg[27]_i_1_n_0 ,\To_reg[27]_i_1_n_1 ,\To_reg[27]_i_1_n_2 ,\To_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [27:24]),
        .O(p_0_in[27:24]),
        .S({\To[27]_i_2_n_0 ,\To[27]_i_3_n_0 ,\To[27]_i_4_n_0 ,\To[27]_i_5_n_0 }));
  FDRE \To_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[28]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \To_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[29]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \To_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\To_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \To_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[30]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \To_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[31]),
        .Q(Q[22]),
        .R(1'b0));
  CARRY4 \To_reg[31]_i_1 
       (.CI(\To_reg[27]_i_1_n_0 ),
        .CO({\To_reg[31]_i_1_n_0 ,\To_reg[31]_i_1_n_1 ,\To_reg[31]_i_1_n_2 ,\To_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [31:28]),
        .O(p_0_in[31:28]),
        .S({\To[31]_i_2_n_0 ,\To[31]_i_3_n_0 ,\To[31]_i_4_n_0 ,\To[31]_i_5_n_0 }));
  FDRE \To_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[32]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \To_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[33]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \To_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[34]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \To_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[35]),
        .Q(Q[26]),
        .R(1'b0));
  CARRY4 \To_reg[35]_i_1 
       (.CI(\To_reg[31]_i_1_n_0 ),
        .CO({\To_reg[35]_i_1_n_0 ,\To_reg[35]_i_1_n_1 ,\To_reg[35]_i_1_n_2 ,\To_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\m_delay_reg[0]__0 [32]}),
        .O(p_0_in[35:32]),
        .S({\T2H_reg_reg[1]_3 [35:33],\To[35]_i_2_n_0 }));
  FDRE \To_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[36]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \To_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[37]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \To_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[38]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \To_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[39]),
        .Q(Q[30]),
        .R(1'b0));
  CARRY4 \To_reg[39]_i_1 
       (.CI(\To_reg[35]_i_1_n_0 ),
        .CO({\To_reg[39]_i_1_n_0 ,\To_reg[39]_i_1_n_1 ,\To_reg[39]_i_1_n_2 ,\To_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[39:36]),
        .S(\T2H_reg_reg[1]_3 [39:36]));
  FDRE \To_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\To_reg_n_0_[3] ),
        .R(1'b0));
  CARRY4 \To_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\To_reg[3]_i_1_n_0 ,\To_reg[3]_i_1_n_1 ,\To_reg[3]_i_1_n_2 ,\To_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [3:0]),
        .O(p_0_in[3:0]),
        .S({\To[3]_i_2_n_0 ,\To[3]_i_3_n_0 ,\To[3]_i_4_n_0 ,\To[3]_i_5_n_0 }));
  FDRE \To_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[40]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \To_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[41]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \To_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[42]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \To_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[43]),
        .Q(Q[34]),
        .R(1'b0));
  CARRY4 \To_reg[43]_i_1 
       (.CI(\To_reg[39]_i_1_n_0 ),
        .CO({\To_reg[43]_i_1_n_0 ,\To_reg[43]_i_1_n_1 ,\To_reg[43]_i_1_n_2 ,\To_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[43:40]),
        .S(\T2H_reg_reg[1]_3 [43:40]));
  FDRE \To_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[44]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \To_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[45]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \To_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[46]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \To_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[47]),
        .Q(Q[38]),
        .R(1'b0));
  CARRY4 \To_reg[47]_i_1 
       (.CI(\To_reg[43]_i_1_n_0 ),
        .CO({\To_reg[47]_i_1_n_0 ,\To_reg[47]_i_1_n_1 ,\To_reg[47]_i_1_n_2 ,\To_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[47:44]),
        .S(\T2H_reg_reg[1]_3 [47:44]));
  FDRE \To_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[48]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \To_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[49]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \To_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(\To_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \To_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[50]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \To_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[51]),
        .Q(Q[42]),
        .R(1'b0));
  CARRY4 \To_reg[51]_i_1 
       (.CI(\To_reg[47]_i_1_n_0 ),
        .CO({\To_reg[51]_i_1_n_0 ,\To_reg[51]_i_1_n_1 ,\To_reg[51]_i_1_n_2 ,\To_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[51:48]),
        .S(\T2H_reg_reg[1]_3 [51:48]));
  FDRE \To_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[52]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \To_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[53]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \To_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[54]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \To_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[55]),
        .Q(Q[46]),
        .R(1'b0));
  CARRY4 \To_reg[55]_i_1 
       (.CI(\To_reg[51]_i_1_n_0 ),
        .CO({p_0_in[55],\NLW_To_reg[55]_i_1_CO_UNCONNECTED [2],\To_reg[55]_i_1_n_2 ,\To_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_To_reg[55]_i_1_O_UNCONNECTED [3],p_0_in[54:52]}),
        .S({1'b1,\T2H_reg_reg[1]_3 [54:52]}));
  FDRE \To_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(\To_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \To_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(\To_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \To_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(\To_reg_n_0_[7] ),
        .R(1'b0));
  CARRY4 \To_reg[7]_i_1 
       (.CI(\To_reg[3]_i_1_n_0 ),
        .CO({\To_reg[7]_i_1_n_0 ,\To_reg[7]_i_1_n_1 ,\To_reg[7]_i_1_n_2 ,\To_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\m_delay_reg[0]__0 [7:4]),
        .O(p_0_in[7:4]),
        .S({\To[7]_i_2_n_0 ,\To[7]_i_3_n_0 ,\To[7]_i_4_n_0 ,\To[7]_i_5_n_0 }));
  FDRE \To_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(\loop_o[0]_49 ),
        .R(1'b0));
  FDRE \To_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(Q[0]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0_14 \genblk1[0].imuu 
       (.B(B),
        .Q({\loop_o[0]_49 ,\To_reg_n_0_[7] ,\To_reg_n_0_[6] ,\To_reg_n_0_[5] ,\To_reg_n_0_[4] ,\To_reg_n_0_[3] ,\To_reg_n_0_[2] ,\To_reg_n_0_[1] ,\To_reg[8]_1 [0]}),
        .\To_reg[8] (\To_reg[8]_0 ),
        .\To_reg[8]_0 (\To_reg[8]_1 [8:1]),
        .clk(clk),
        .\m_delay_reg[0]_0 (\m_delay_reg[0]__0 ),
        .\m_delay_reg[0]_1 (\m_delay_reg[0] ),
        .\m_delay_reg[0]_2 (\m_delay_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "wlmont_sub_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized0
   (P,
    \m_delay_reg[0] ,
    B,
    \m_delay_reg[0]_0 ,
    clk,
    \m_delay_reg[0]_1 ,
    \m_delay_reg[0]_2 ,
    Q);
  output [39:0]P;
  output \m_delay_reg[0] ;
  output [7:0]B;
  input \m_delay_reg[0]_0 ;
  input clk;
  input [8:0]\m_delay_reg[0]_1 ;
  input [22:0]\m_delay_reg[0]_2 ;
  input [46:0]Q;

  wire [7:0]B;
  wire [39:0]P;
  wire [46:0]Q;
  wire clk;
  wire \m_delay_reg[0] ;
  wire \m_delay_reg[0]_0 ;
  wire [8:0]\m_delay_reg[0]_1 ;
  wire [22:0]\m_delay_reg[0]_2 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized0 \genblk1[0].imuu 
       (.B(B),
        .P(P),
        .Q(Q),
        .clk(clk),
        .\m_delay_reg[0]_0 (\m_delay_reg[0] ),
        .\m_delay_reg[0]_1 (\m_delay_reg[0]_0 ),
        .\m_delay_reg[0]_2 (\m_delay_reg[0]_1 ),
        .\m_delay_reg[0]_3 (\m_delay_reg[0]_2 ));
endmodule

(* ORIG_REF_NAME = "wlmont_sub_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized0_32
   (P,
    \m_delay_reg[0] ,
    B,
    \m_delay_reg[0]_0 ,
    clk,
    \m_delay_reg[0]_1 ,
    \m_delay_reg[0]_2 ,
    Q);
  output [39:0]P;
  output \m_delay_reg[0] ;
  output [7:0]B;
  input \m_delay_reg[0]_0 ;
  input clk;
  input [8:0]\m_delay_reg[0]_1 ;
  input [22:0]\m_delay_reg[0]_2 ;
  input [46:0]Q;

  wire [7:0]B;
  wire [39:0]P;
  wire [46:0]Q;
  wire clk;
  wire \m_delay_reg[0] ;
  wire \m_delay_reg[0]_0 ;
  wire [8:0]\m_delay_reg[0]_1 ;
  wire [22:0]\m_delay_reg[0]_2 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized0_37 \genblk1[0].imuu 
       (.B(B),
        .P(P),
        .Q(Q),
        .clk(clk),
        .\m_delay_reg[0]_0 (\m_delay_reg[0] ),
        .\m_delay_reg[0]_1 (\m_delay_reg[0]_0 ),
        .\m_delay_reg[0]_2 (\m_delay_reg[0]_1 ),
        .\m_delay_reg[0]_3 (\m_delay_reg[0]_2 ));
endmodule

(* ORIG_REF_NAME = "wlmont_sub_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized0_52
   (P,
    \m_delay_reg[0] ,
    B,
    \m_delay_reg[0]_0 ,
    clk,
    \m_delay_reg[0]_1 ,
    \m_delay_reg[0]_2 ,
    Q);
  output [39:0]P;
  output \m_delay_reg[0] ;
  output [7:0]B;
  input \m_delay_reg[0]_0 ;
  input clk;
  input [8:0]\m_delay_reg[0]_1 ;
  input [22:0]\m_delay_reg[0]_2 ;
  input [46:0]Q;

  wire [7:0]B;
  wire [39:0]P;
  wire [46:0]Q;
  wire clk;
  wire \m_delay_reg[0] ;
  wire \m_delay_reg[0]_0 ;
  wire [8:0]\m_delay_reg[0]_1 ;
  wire [22:0]\m_delay_reg[0]_2 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized0_57 \genblk1[0].imuu 
       (.B(B),
        .P(P),
        .Q(Q),
        .clk(clk),
        .\m_delay_reg[0]_0 (\m_delay_reg[0] ),
        .\m_delay_reg[0]_1 (\m_delay_reg[0]_0 ),
        .\m_delay_reg[0]_2 (\m_delay_reg[0]_1 ),
        .\m_delay_reg[0]_3 (\m_delay_reg[0]_2 ));
endmodule

(* ORIG_REF_NAME = "wlmont_sub_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized0_8
   (P,
    \m_delay_reg[0] ,
    B,
    \m_delay_reg[0]_0 ,
    clk,
    \m_delay_reg[0]_1 ,
    \m_delay_reg[0]_2 ,
    Q);
  output [39:0]P;
  output \m_delay_reg[0] ;
  output [7:0]B;
  input \m_delay_reg[0]_0 ;
  input clk;
  input [8:0]\m_delay_reg[0]_1 ;
  input [22:0]\m_delay_reg[0]_2 ;
  input [46:0]Q;

  wire [7:0]B;
  wire [39:0]P;
  wire [46:0]Q;
  wire clk;
  wire \m_delay_reg[0] ;
  wire \m_delay_reg[0]_0 ;
  wire [8:0]\m_delay_reg[0]_1 ;
  wire [22:0]\m_delay_reg[0]_2 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized0_13 \genblk1[0].imuu 
       (.B(B),
        .P(P),
        .Q(Q),
        .clk(clk),
        .\m_delay_reg[0]_0 (\m_delay_reg[0] ),
        .\m_delay_reg[0]_1 (\m_delay_reg[0]_0 ),
        .\m_delay_reg[0]_2 (\m_delay_reg[0]_1 ),
        .\m_delay_reg[0]_3 (\m_delay_reg[0]_2 ));
endmodule

(* ORIG_REF_NAME = "wlmont_sub_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized1
   (P,
    \m_delay_reg[0] ,
    \m_delay_reg[0]_0 ,
    \m_delay_reg[0]_1 ,
    clk,
    B,
    \m_delay_reg[0]_2 ,
    \m_delay_reg[0]_3 );
  output [31:0]P;
  output \m_delay_reg[0] ;
  output [7:0]\m_delay_reg[0]_0 ;
  input \m_delay_reg[0]_1 ;
  input clk;
  input [8:0]B;
  input [22:0]\m_delay_reg[0]_2 ;
  input [38:0]\m_delay_reg[0]_3 ;

  wire [8:0]B;
  wire [31:0]P;
  wire clk;
  wire \m_delay_reg[0] ;
  wire [7:0]\m_delay_reg[0]_0 ;
  wire \m_delay_reg[0]_1 ;
  wire [22:0]\m_delay_reg[0]_2 ;
  wire [38:0]\m_delay_reg[0]_3 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized1 \genblk1[0].imuu 
       (.B(B),
        .P(P),
        .clk(clk),
        .\m_delay_reg[0]_0 (\m_delay_reg[0] ),
        .\m_delay_reg[0]_1 (\m_delay_reg[0]_0 ),
        .\m_delay_reg[0]_2 (\m_delay_reg[0]_1 ),
        .\m_delay_reg[0]_3 (\m_delay_reg[0]_2 ),
        .\m_delay_reg[0]_4 (\m_delay_reg[0]_3 ));
endmodule

(* ORIG_REF_NAME = "wlmont_sub_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized1_33
   (P,
    \m_delay_reg[0] ,
    \m_delay_reg[0]_0 ,
    \m_delay_reg[0]_1 ,
    clk,
    B,
    \m_delay_reg[0]_2 ,
    \m_delay_reg[0]_3 );
  output [31:0]P;
  output \m_delay_reg[0] ;
  output [7:0]\m_delay_reg[0]_0 ;
  input \m_delay_reg[0]_1 ;
  input clk;
  input [8:0]B;
  input [22:0]\m_delay_reg[0]_2 ;
  input [38:0]\m_delay_reg[0]_3 ;

  wire [8:0]B;
  wire [31:0]P;
  wire clk;
  wire \m_delay_reg[0] ;
  wire [7:0]\m_delay_reg[0]_0 ;
  wire \m_delay_reg[0]_1 ;
  wire [22:0]\m_delay_reg[0]_2 ;
  wire [38:0]\m_delay_reg[0]_3 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized1_36 \genblk1[0].imuu 
       (.B(B),
        .P(P),
        .clk(clk),
        .\m_delay_reg[0]_0 (\m_delay_reg[0] ),
        .\m_delay_reg[0]_1 (\m_delay_reg[0]_0 ),
        .\m_delay_reg[0]_2 (\m_delay_reg[0]_1 ),
        .\m_delay_reg[0]_3 (\m_delay_reg[0]_2 ),
        .\m_delay_reg[0]_4 (\m_delay_reg[0]_3 ));
endmodule

(* ORIG_REF_NAME = "wlmont_sub_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized1_53
   (P,
    \m_delay_reg[0] ,
    \m_delay_reg[0]_0 ,
    \m_delay_reg[0]_1 ,
    clk,
    B,
    \m_delay_reg[0]_2 ,
    \m_delay_reg[0]_3 );
  output [31:0]P;
  output \m_delay_reg[0] ;
  output [7:0]\m_delay_reg[0]_0 ;
  input \m_delay_reg[0]_1 ;
  input clk;
  input [8:0]B;
  input [22:0]\m_delay_reg[0]_2 ;
  input [38:0]\m_delay_reg[0]_3 ;

  wire [8:0]B;
  wire [31:0]P;
  wire clk;
  wire \m_delay_reg[0] ;
  wire [7:0]\m_delay_reg[0]_0 ;
  wire \m_delay_reg[0]_1 ;
  wire [22:0]\m_delay_reg[0]_2 ;
  wire [38:0]\m_delay_reg[0]_3 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized1_56 \genblk1[0].imuu 
       (.B(B),
        .P(P),
        .clk(clk),
        .\m_delay_reg[0]_0 (\m_delay_reg[0] ),
        .\m_delay_reg[0]_1 (\m_delay_reg[0]_0 ),
        .\m_delay_reg[0]_2 (\m_delay_reg[0]_1 ),
        .\m_delay_reg[0]_3 (\m_delay_reg[0]_2 ),
        .\m_delay_reg[0]_4 (\m_delay_reg[0]_3 ));
endmodule

(* ORIG_REF_NAME = "wlmont_sub_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized1_9
   (P,
    \m_delay_reg[0] ,
    \m_delay_reg[0]_0 ,
    \m_delay_reg[0]_1 ,
    clk,
    B,
    \m_delay_reg[0]_2 ,
    \m_delay_reg[0]_3 );
  output [31:0]P;
  output \m_delay_reg[0] ;
  output [7:0]\m_delay_reg[0]_0 ;
  input \m_delay_reg[0]_1 ;
  input clk;
  input [8:0]B;
  input [22:0]\m_delay_reg[0]_2 ;
  input [38:0]\m_delay_reg[0]_3 ;

  wire [8:0]B;
  wire [31:0]P;
  wire clk;
  wire \m_delay_reg[0] ;
  wire [7:0]\m_delay_reg[0]_0 ;
  wire \m_delay_reg[0]_1 ;
  wire [22:0]\m_delay_reg[0]_2 ;
  wire [38:0]\m_delay_reg[0]_3 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized1_12 \genblk1[0].imuu 
       (.B(B),
        .P(P),
        .clk(clk),
        .\m_delay_reg[0]_0 (\m_delay_reg[0] ),
        .\m_delay_reg[0]_1 (\m_delay_reg[0]_0 ),
        .\m_delay_reg[0]_2 (\m_delay_reg[0]_1 ),
        .\m_delay_reg[0]_3 (\m_delay_reg[0]_2 ),
        .\m_delay_reg[0]_4 (\m_delay_reg[0]_3 ));
endmodule

(* ORIG_REF_NAME = "wlmont_sub_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized2
   (P,
    S,
    \m_delay_reg[0] ,
    \m_delay_reg[0]_0 ,
    \m_delay_reg[0]_1 ,
    \m_delay_reg[0]_2 ,
    \m_delay_reg[0]_3 ,
    \m_delay_reg[0]_4 ,
    \m_delay_reg[0]_5 ,
    \m_delay_reg[0]_6 ,
    \m_delay_reg[0]_7 ,
    clk,
    B,
    \m_delay_reg[0]_8 ,
    \m_delay_reg[0]_9 ,
    \genblk8[0].q_reg ,
    \genblk1[0].q_reg );
  output [31:0]P;
  output [3:0]S;
  output [3:0]\m_delay_reg[0] ;
  output [3:0]\m_delay_reg[0]_0 ;
  output [3:0]\m_delay_reg[0]_1 ;
  output [3:0]\m_delay_reg[0]_2 ;
  output [3:0]\m_delay_reg[0]_3 ;
  output [3:0]\m_delay_reg[0]_4 ;
  output [3:0]\m_delay_reg[0]_5 ;
  output [0:0]\m_delay_reg[0]_6 ;
  input \m_delay_reg[0]_7 ;
  input clk;
  input [8:0]B;
  input [22:0]\m_delay_reg[0]_8 ;
  input [30:0]\m_delay_reg[0]_9 ;
  input [12:0]\genblk8[0].q_reg ;
  input [18:0]\genblk1[0].q_reg ;

  wire [8:0]B;
  wire [31:0]P;
  wire [3:0]S;
  wire clk;
  wire [18:0]\genblk1[0].q_reg ;
  wire [12:0]\genblk8[0].q_reg ;
  wire [3:0]\m_delay_reg[0] ;
  wire [3:0]\m_delay_reg[0]_0 ;
  wire [3:0]\m_delay_reg[0]_1 ;
  wire [3:0]\m_delay_reg[0]_2 ;
  wire [3:0]\m_delay_reg[0]_3 ;
  wire [3:0]\m_delay_reg[0]_4 ;
  wire [3:0]\m_delay_reg[0]_5 ;
  wire [0:0]\m_delay_reg[0]_6 ;
  wire \m_delay_reg[0]_7 ;
  wire [22:0]\m_delay_reg[0]_8 ;
  wire [30:0]\m_delay_reg[0]_9 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized2 \genblk1[0].imuu 
       (.B(B),
        .P(P),
        .S(S),
        .clk(clk),
        .\genblk1[0].q_reg (\genblk1[0].q_reg ),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .\m_delay_reg[0]_0 (\m_delay_reg[0] ),
        .\m_delay_reg[0]_1 (\m_delay_reg[0]_0 ),
        .\m_delay_reg[0]_10 (\m_delay_reg[0]_9 ),
        .\m_delay_reg[0]_2 (\m_delay_reg[0]_1 ),
        .\m_delay_reg[0]_3 (\m_delay_reg[0]_2 ),
        .\m_delay_reg[0]_4 (\m_delay_reg[0]_3 ),
        .\m_delay_reg[0]_5 (\m_delay_reg[0]_4 ),
        .\m_delay_reg[0]_6 (\m_delay_reg[0]_5 ),
        .\m_delay_reg[0]_7 (\m_delay_reg[0]_6 ),
        .\m_delay_reg[0]_8 (\m_delay_reg[0]_7 ),
        .\m_delay_reg[0]_9 (\m_delay_reg[0]_8 ));
endmodule

(* ORIG_REF_NAME = "wlmont_sub_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized2_10
   (P,
    S,
    \m_delay_reg[0] ,
    \m_delay_reg[0]_0 ,
    \m_delay_reg[0]_1 ,
    \m_delay_reg[0]_2 ,
    \m_delay_reg[0]_3 ,
    \m_delay_reg[0]_4 ,
    \m_delay_reg[0]_5 ,
    \m_delay_reg[0]_6 ,
    \m_delay_reg[0]_7 ,
    clk,
    B,
    \m_delay_reg[0]_8 ,
    \m_delay_reg[0]_9 ,
    \genblk8[0].q_reg ,
    \genblk1[0].q_reg );
  output [31:0]P;
  output [3:0]S;
  output [3:0]\m_delay_reg[0] ;
  output [3:0]\m_delay_reg[0]_0 ;
  output [3:0]\m_delay_reg[0]_1 ;
  output [3:0]\m_delay_reg[0]_2 ;
  output [3:0]\m_delay_reg[0]_3 ;
  output [3:0]\m_delay_reg[0]_4 ;
  output [3:0]\m_delay_reg[0]_5 ;
  output [0:0]\m_delay_reg[0]_6 ;
  input \m_delay_reg[0]_7 ;
  input clk;
  input [8:0]B;
  input [22:0]\m_delay_reg[0]_8 ;
  input [30:0]\m_delay_reg[0]_9 ;
  input [12:0]\genblk8[0].q_reg ;
  input [18:0]\genblk1[0].q_reg ;

  wire [8:0]B;
  wire [31:0]P;
  wire [3:0]S;
  wire clk;
  wire [18:0]\genblk1[0].q_reg ;
  wire [12:0]\genblk8[0].q_reg ;
  wire [3:0]\m_delay_reg[0] ;
  wire [3:0]\m_delay_reg[0]_0 ;
  wire [3:0]\m_delay_reg[0]_1 ;
  wire [3:0]\m_delay_reg[0]_2 ;
  wire [3:0]\m_delay_reg[0]_3 ;
  wire [3:0]\m_delay_reg[0]_4 ;
  wire [3:0]\m_delay_reg[0]_5 ;
  wire [0:0]\m_delay_reg[0]_6 ;
  wire \m_delay_reg[0]_7 ;
  wire [22:0]\m_delay_reg[0]_8 ;
  wire [30:0]\m_delay_reg[0]_9 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized2_11 \genblk1[0].imuu 
       (.B(B),
        .P(P),
        .S(S),
        .clk(clk),
        .\genblk1[0].q_reg (\genblk1[0].q_reg ),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .\m_delay_reg[0]_0 (\m_delay_reg[0] ),
        .\m_delay_reg[0]_1 (\m_delay_reg[0]_0 ),
        .\m_delay_reg[0]_10 (\m_delay_reg[0]_9 ),
        .\m_delay_reg[0]_2 (\m_delay_reg[0]_1 ),
        .\m_delay_reg[0]_3 (\m_delay_reg[0]_2 ),
        .\m_delay_reg[0]_4 (\m_delay_reg[0]_3 ),
        .\m_delay_reg[0]_5 (\m_delay_reg[0]_4 ),
        .\m_delay_reg[0]_6 (\m_delay_reg[0]_5 ),
        .\m_delay_reg[0]_7 (\m_delay_reg[0]_6 ),
        .\m_delay_reg[0]_8 (\m_delay_reg[0]_7 ),
        .\m_delay_reg[0]_9 (\m_delay_reg[0]_8 ));
endmodule

(* ORIG_REF_NAME = "wlmont_sub_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized2_34
   (P,
    S,
    \m_delay_reg[0] ,
    \m_delay_reg[0]_0 ,
    \m_delay_reg[0]_1 ,
    \m_delay_reg[0]_2 ,
    \m_delay_reg[0]_3 ,
    \m_delay_reg[0]_4 ,
    \m_delay_reg[0]_5 ,
    \m_delay_reg[0]_6 ,
    \m_delay_reg[0]_7 ,
    clk,
    B,
    \m_delay_reg[0]_8 ,
    \m_delay_reg[0]_9 ,
    \genblk1[0].q_reg ,
    \genblk8[0].q_reg );
  output [31:0]P;
  output [3:0]S;
  output [3:0]\m_delay_reg[0] ;
  output [3:0]\m_delay_reg[0]_0 ;
  output [3:0]\m_delay_reg[0]_1 ;
  output [3:0]\m_delay_reg[0]_2 ;
  output [3:0]\m_delay_reg[0]_3 ;
  output [3:0]\m_delay_reg[0]_4 ;
  output [3:0]\m_delay_reg[0]_5 ;
  output [0:0]\m_delay_reg[0]_6 ;
  input \m_delay_reg[0]_7 ;
  input clk;
  input [8:0]B;
  input [22:0]\m_delay_reg[0]_8 ;
  input [30:0]\m_delay_reg[0]_9 ;
  input [18:0]\genblk1[0].q_reg ;
  input [12:0]\genblk8[0].q_reg ;

  wire [8:0]B;
  wire [31:0]P;
  wire [3:0]S;
  wire clk;
  wire [18:0]\genblk1[0].q_reg ;
  wire [12:0]\genblk8[0].q_reg ;
  wire [3:0]\m_delay_reg[0] ;
  wire [3:0]\m_delay_reg[0]_0 ;
  wire [3:0]\m_delay_reg[0]_1 ;
  wire [3:0]\m_delay_reg[0]_2 ;
  wire [3:0]\m_delay_reg[0]_3 ;
  wire [3:0]\m_delay_reg[0]_4 ;
  wire [3:0]\m_delay_reg[0]_5 ;
  wire [0:0]\m_delay_reg[0]_6 ;
  wire \m_delay_reg[0]_7 ;
  wire [22:0]\m_delay_reg[0]_8 ;
  wire [30:0]\m_delay_reg[0]_9 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized2_35 \genblk1[0].imuu 
       (.B(B),
        .P(P),
        .S(S),
        .clk(clk),
        .\genblk1[0].q_reg (\genblk1[0].q_reg ),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .\m_delay_reg[0]_0 (\m_delay_reg[0] ),
        .\m_delay_reg[0]_1 (\m_delay_reg[0]_0 ),
        .\m_delay_reg[0]_10 (\m_delay_reg[0]_9 ),
        .\m_delay_reg[0]_2 (\m_delay_reg[0]_1 ),
        .\m_delay_reg[0]_3 (\m_delay_reg[0]_2 ),
        .\m_delay_reg[0]_4 (\m_delay_reg[0]_3 ),
        .\m_delay_reg[0]_5 (\m_delay_reg[0]_4 ),
        .\m_delay_reg[0]_6 (\m_delay_reg[0]_5 ),
        .\m_delay_reg[0]_7 (\m_delay_reg[0]_6 ),
        .\m_delay_reg[0]_8 (\m_delay_reg[0]_7 ),
        .\m_delay_reg[0]_9 (\m_delay_reg[0]_8 ));
endmodule

(* ORIG_REF_NAME = "wlmont_sub_p0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wlmont_sub_p0__parameterized2_54
   (P,
    S,
    \m_delay_reg[0] ,
    \m_delay_reg[0]_0 ,
    \m_delay_reg[0]_1 ,
    \m_delay_reg[0]_2 ,
    \m_delay_reg[0]_3 ,
    \m_delay_reg[0]_4 ,
    \m_delay_reg[0]_5 ,
    \m_delay_reg[0]_6 ,
    \m_delay_reg[0]_7 ,
    clk,
    B,
    \m_delay_reg[0]_8 ,
    \m_delay_reg[0]_9 ,
    \genblk1[0].q_reg ,
    \genblk8[0].q_reg );
  output [31:0]P;
  output [3:0]S;
  output [3:0]\m_delay_reg[0] ;
  output [3:0]\m_delay_reg[0]_0 ;
  output [3:0]\m_delay_reg[0]_1 ;
  output [3:0]\m_delay_reg[0]_2 ;
  output [3:0]\m_delay_reg[0]_3 ;
  output [3:0]\m_delay_reg[0]_4 ;
  output [3:0]\m_delay_reg[0]_5 ;
  output [0:0]\m_delay_reg[0]_6 ;
  input \m_delay_reg[0]_7 ;
  input clk;
  input [8:0]B;
  input [22:0]\m_delay_reg[0]_8 ;
  input [30:0]\m_delay_reg[0]_9 ;
  input [18:0]\genblk1[0].q_reg ;
  input [12:0]\genblk8[0].q_reg ;

  wire [8:0]B;
  wire [31:0]P;
  wire [3:0]S;
  wire clk;
  wire [18:0]\genblk1[0].q_reg ;
  wire [12:0]\genblk8[0].q_reg ;
  wire [3:0]\m_delay_reg[0] ;
  wire [3:0]\m_delay_reg[0]_0 ;
  wire [3:0]\m_delay_reg[0]_1 ;
  wire [3:0]\m_delay_reg[0]_2 ;
  wire [3:0]\m_delay_reg[0]_3 ;
  wire [3:0]\m_delay_reg[0]_4 ;
  wire [3:0]\m_delay_reg[0]_5 ;
  wire [0:0]\m_delay_reg[0]_6 ;
  wire \m_delay_reg[0]_7 ;
  wire [22:0]\m_delay_reg[0]_8 ;
  wire [30:0]\m_delay_reg[0]_9 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_int_mult_add_p0__parameterized2_55 \genblk1[0].imuu 
       (.B(B),
        .P(P),
        .S(S),
        .clk(clk),
        .\genblk1[0].q_reg (\genblk1[0].q_reg ),
        .\genblk8[0].q_reg (\genblk8[0].q_reg ),
        .\m_delay_reg[0]_0 (\m_delay_reg[0] ),
        .\m_delay_reg[0]_1 (\m_delay_reg[0]_0 ),
        .\m_delay_reg[0]_10 (\m_delay_reg[0]_9 ),
        .\m_delay_reg[0]_2 (\m_delay_reg[0]_1 ),
        .\m_delay_reg[0]_3 (\m_delay_reg[0]_2 ),
        .\m_delay_reg[0]_4 (\m_delay_reg[0]_3 ),
        .\m_delay_reg[0]_5 (\m_delay_reg[0]_4 ),
        .\m_delay_reg[0]_6 (\m_delay_reg[0]_5 ),
        .\m_delay_reg[0]_7 (\m_delay_reg[0]_6 ),
        .\m_delay_reg[0]_8 (\m_delay_reg[0]_7 ),
        .\m_delay_reg[0]_9 (\m_delay_reg[0]_8 ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
