<!doctype html>
<head>
<meta charset="utf-8">
<title>ich10_lan_v2</title>
<link rel="stylesheet" href="simics.css">
<script>function postUrl() {
    window.parent.postMessage({ content_url: window.location.href }, "*");
}
if (window.parent != null && window.parent != window) {
    postUrl();
    window.addEventListener("hashchange", function () {
        postUrl();
    });
} else {
    // Check if we are part of a Simics doc site and redirect if we are
    fetch("../simics-doc-site-marker", { method: "HEAD" }).then(response => {
        if (response.ok) {
            window.location = "..#" + window.location.href;
        } else {
            console.info("Not part of a Simics documentation site");
        }
    }).catch(error => {
        console.warn("Failed to check if this is a Simics documentation site:",
            error);
    });
}</script>
</head>
<div class="chain">
<a href="__rm_class_ich10_hpe_timer.html">ich10_hpe_timer</a>
<a href="__rm_class_ich10_lpc.html">ich10_lpc</a>
</div>
<div class="path">
<a href="index.html">Quick-Start Platform x86 Reference Manual</a>
&nbsp;/&nbsp;
<a href="classes.html">4 Classes</a>
&nbsp;/&nbsp;</div>
<h1 class="jdocu"><a class="not-numbered" name="__rm_class_ich10_lan_v2">ich10_lan_v2</a></h1>
<p>

<a name="ich10_lan_v2"></a></p><dl class="jdocu_di">
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="modules.html#__rm_module_ich10-lan-v2">ich10-lan-v2</a>
</dd>
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">Gigabit Ethernet Controller in IntelÂ® ICH10.
</dd>
<dt class="jdocu_descitem"><b>Interfaces Implemented</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="undocumented-interfaces.html#__rm_interface_conf_object">conf_object</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_ieee_802_3_mac">ieee_802_3_mac</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_ieee_802_3_mac_v3">ieee_802_3_mac_v3</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_io_memory">io_memory</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_log_object">log_object</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_pci_device">pci_device</a></dd>
<dt class="jdocu_descitem"><b>Port Objects</b></dt><dd class="jdocu_descitem"><b>bank.csr</b> (bank_instrumentation_subscribe, instrumentation_order, int_register, io_memory, register_view)<br><b>bank.io_mapped</b> (bank_instrumentation_subscribe, instrumentation_order, int_register, io_memory, register_view)<br><b>bank.pci_config</b> (bank_instrumentation_subscribe, instrumentation_order, int_register, io_memory, register_view)<br><b>port.HRESET</b> (signal)<br><b>port.SRESET</b> (signal)</dd>
<dt class="jdocu_descitem"><b>Port Interfaces</b></dt><dd class="jdocu_descitem">core_dev_access_count (<a class="jdocu" href="undocumented-interfaces.html#__rm_interface_probe">probe</a>) : Port for generic device access count</dd>
</dl><p></p><h2 class="jdocu"><a class="not-numbered" name="Attributes">Attributes</a></h2>
<p></p><dl><dt id="dt:aes_gcm"><b><i>aes_gcm</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_aes_gcm"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[os]</code>, <code>object</code>, or <code>nil</code>.
connect to the AES-GCM crypto engine
<p>
Required interfaces: <code>gcm_cipher</code>.</p></dd></dl><p></p><dl><dt id="dt:chipset_config"><b><i>chipset_config</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_chipset_config"></a></p><dd><b>Required</b> attribute; <b>read/write</b> access; type: <code>[os]</code> or <code>object</code>.
Chipset configuration registers
<p>
Required interfaces: <code>int_register</code>.</p></dd></dl><p></p><dl><dt id="dt:config_registers"><b><i>config_registers</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_config_registers"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>[i*]</code>.
The PCI configuration registers, each 32 bits in size.</dd></dl><p></p><dl><dt id="dt:context"><b><i>context</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_context"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[ii]</code>.
TCP/IP context</dd></dl><p></p><dl><dt id="dt:eeprom"><b><i>eeprom</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_eeprom"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[i{64}]</code>.
EEPROM (for mac address)</dd></dl><p></p><dl><dt id="dt:expansion_rom_size"><b><i>expansion_rom_size</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_expansion_rom_size"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
The size of the expansion ROM mapping.</dd></dl><p></p><dl><dt id="dt:ext_interrupt_raised"><b><i>ext_interrupt_raised</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_ext_interrupt_raised"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Extended Interrupt Output State</dd></dl><p></p><dl><dt id="dt:flash"><b><i>flash</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_flash"></a></p><dd><b>Required</b> attribute; <b>read/write</b> access; type: <code>[os]</code> or <code>object</code>.
Connection to the SPI interface in the ICH</dd></dl><p></p><dl><dt id="dt:flash_func"><b><i>flash_func</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_flash_func"></a></p><dd><b>Required</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Function number of GbE SPI flash program register bank in the SPI</dd></dl><p></p><dl><dt id="dt:interrupt_raised"><b><i>interrupt_raised</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_interrupt_raised"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Interrupt Output State</dd></dl><p></p><dl><dt id="dt:legacy_interrupt_raised"><b><i>legacy_interrupt_raised</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_legacy_interrupt_raised"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>boolean</code>.
Legacy Interrupt Output State</dd></dl><p></p><dl><dt id="dt:mac_address"><b><i>mac_address</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_mac_address"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>string</code>.
MAC address ('XX:XX:XX:XX:XX:XX' string)</dd></dl><p></p><dl><dt id="dt:mii"><b><i>mii</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_mii"></a></p><dd><b>Required</b> attribute; <b>read/write</b> access; type: <code>[os]</code> or <code>object</code>.
connect to external PHY for MDIO access
<p>
Required interfaces: <code>mii_management</code>.</p></dd></dl><p></p><dl><dt id="dt:pci_bus"><b><i>pci_bus</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_pci_bus"></a></p><dd><b>Required</b> attribute; <b>read/write</b> access; type: <code>[os]</code> or <code>object</code>.
The PCI bus this device is connected to, implementing the <code>pci-bus</code> interface.
<p>
Required interfaces: <code>io_memory</code>, <code>pci_bus</code>.</p></dd></dl><p></p><dl><dt id="dt:bank-pci_config-bist"><b><i>bank.pci_config.bist</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_pci_config.bist"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Build-in Self Test</dd></dl><p></p><dl><dt id="dt:bank-pci_config-cache_line_size"><b><i>bank.pci_config.cache_line_size</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_pci_config.cache_line_size"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
CacheLine Size</dd></dl><p></p><dl><dt id="dt:bank-pci_config-capabilities_ptr"><b><i>bank.pci_config.capabilities_ptr</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_pci_config.capabilities_ptr"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Capabilities Pointer</dd></dl><p></p><dl><dt id="dt:bank-pci_config-cardbus_cis_ptr"><b><i>bank.pci_config.cardbus_cis_ptr</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_pci_config.cardbus_cis_ptr"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Cardbus CIS Pointer</dd></dl><p></p><dl><dt id="dt:bank-pci_config-class_code"><b><i>bank.pci_config.class_code</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_pci_config.class_code"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Class Code</dd></dl><p></p><dl><dt id="dt:bank-pci_config-command"><b><i>bank.pci_config.command</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_pci_config.command"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Command Register</dd></dl><p></p><dl><dt id="dt:bank-pci_config-device_id"><b><i>bank.pci_config.device_id</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_pci_config.device_id"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Device ID</dd></dl><p></p><dl><dt id="dt:bank-pci_config-header_type"><b><i>bank.pci_config.header_type</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_pci_config.header_type"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Header Type</dd></dl><p></p><dl><dt id="dt:bank-pci_config-interrupt_line"><b><i>bank.pci_config.interrupt_line</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_pci_config.interrupt_line"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Interrupt Line</dd></dl><p></p><dl><dt id="dt:bank-pci_config-interrupt_pin"><b><i>bank.pci_config.interrupt_pin</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_pci_config.interrupt_pin"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Interrupt Pin</dd></dl><p></p><dl><dt id="dt:bank-pci_config-interrupts"><b><i>bank.pci_config.interrupts</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_pci_config.interrupts"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Raised _internal_ interrupts</dd></dl><p></p><dl><dt id="dt:bank-pci_config-latency_timer"><b><i>bank.pci_config.latency_timer</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_pci_config.latency_timer"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Latency Timer</dd></dl><p></p><dl><dt id="dt:bank-pci_config-max_lat"><b><i>bank.pci_config.max_lat</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_pci_config.max_lat"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
MAX_LAT</dd></dl><p></p><dl><dt id="dt:bank-pci_config-min_gnt"><b><i>bank.pci_config.min_gnt</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_pci_config.min_gnt"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
MIN_GNT</dd></dl><p></p><dl><dt id="dt:bank-pci_config-msi_address"><b><i>bank.pci_config.msi_address</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_pci_config.msi_address"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Message Address</dd></dl><p></p><dl><dt id="dt:bank-pci_config-msi_capability_header"><b><i>bank.pci_config.msi_capability_header</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_pci_config.msi_capability_header"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Capability Header</dd></dl><p></p><dl><dt id="dt:bank-pci_config-msi_control"><b><i>bank.pci_config.msi_control</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_pci_config.msi_control"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Message Control</dd></dl><p></p><dl><dt id="dt:bank-pci_config-msi_data"><b><i>bank.pci_config.msi_data</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_pci_config.msi_data"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Message Data</dd></dl><p></p><dl><dt id="dt:bank-pci_config-msi_upper_address"><b><i>bank.pci_config.msi_upper_address</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_pci_config.msi_upper_address"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Message Upper Address</dd></dl><p></p><dl><dt id="dt:bank-pci_config-pm_capabilities"><b><i>bank.pci_config.pm_capabilities</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_pci_config.pm_capabilities"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Power Management Capabilities</dd></dl><p></p><dl><dt id="dt:bank-pci_config-pm_capability_header"><b><i>bank.pci_config.pm_capability_header</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_pci_config.pm_capability_header"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Capability Header</dd></dl><p></p><dl><dt id="dt:bank-pci_config-pm_data"><b><i>bank.pci_config.pm_data</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_pci_config.pm_data"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Power Management Data</dd></dl><p></p><dl><dt id="dt:bank-pci_config-pm_sc_bridge"><b><i>bank.pci_config.pm_sc_bridge</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_pci_config.pm_sc_bridge"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Power Management Control/Status Bridge Extensions</dd></dl><p></p><dl><dt id="dt:bank-pci_config-pm_status_control"><b><i>bank.pci_config.pm_status_control</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_pci_config.pm_status_control"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Power Management Status and Control</dd></dl><p></p><dl><dt id="dt:bank-pci_config-revision_id"><b><i>bank.pci_config.revision_id</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_pci_config.revision_id"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Revision ID</dd></dl><p></p><dl><dt id="dt:bank-pci_config-status"><b><i>bank.pci_config.status</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_pci_config.status"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Status Register</dd></dl><p></p><dl><dt id="dt:bank-pci_config-subsystem_id"><b><i>bank.pci_config.subsystem_id</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_pci_config.subsystem_id"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Subsystem ID</dd></dl><p></p><dl><dt id="dt:bank-pci_config-subsystem_vendor_id"><b><i>bank.pci_config.subsystem_vendor_id</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_pci_config.subsystem_vendor_id"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Subsystem Vendor ID</dd></dl><p></p><dl><dt id="dt:bank-pci_config-vendor_id"><b><i>bank.pci_config.vendor_id</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_pci_config.vendor_id"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Vendor ID</dd></dl><p></p><dl><dt id="dt:phy"><b><i>phy</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_phy"></a></p><dd><b>Required</b> attribute; <b>read/write</b> access; type: <code>[os]</code> or <code>object</code>.
connects to external PHY
<p>
Required interfaces: <code>ieee_802_3_phy_v2</code>.</p></dd></dl><p></p><dl><dt id="dt:phy_address"><b><i>phy_address</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_phy_address"></a></p><dd><b>Required</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Address of attached external PHY</dd></dl><p></p><dl><dt id="dt:tx_descriptor"><b><i>tx_descriptor</i></b></dt><p><a name="__rm_attribute_ich10_lan_v2_tx_descriptor"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>[id]</code>.
Current transmit descriptor</dd></dl><p>
</p><h2 class="jdocu"><a class="not-numbered" name="Command-List">Command List</a></h2>
<p>

</p><dl class="jdocu_di">
<dt class="jdocu_descitem"><b>Commands</b></dt><dd class="jdocu_descitem"><table>

<tbody><tr><td class="jdocu_noborder"><b><a class="jdocu" href="namespace-commands-by-class.html#__rm_command__lt_ich10_lan_v2_gt_.info">info</a></b></td><td class="jdocu_noborder">print information about the object</td></tr>

<tr><td class="jdocu_noborder"><b><a class="jdocu" href="namespace-commands-by-class.html#__rm_command__lt_ich10_lan_v2_gt_.print-pci-config-regs">print-pci-config-regs</a></b></td><td class="jdocu_noborder">print PCI configuration registers</td></tr>

<tr><td class="jdocu_noborder"><b><a class="jdocu" href="namespace-commands-by-class.html#__rm_command__lt_ich10_lan_v2_gt_.status">status</a></b></td><td class="jdocu_noborder">print status of the object</td></tr>

</tbody></table>
</dd>
</dl><p>
</p>
<div class="chain">
<a href="__rm_class_ich10_hpe_timer.html">ich10_hpe_timer</a>
<a href="__rm_class_ich10_lpc.html">ich10_lpc</a>
</div>