// Seed: 2793200141
module module_0 (
    input wor id_0,
    output supply1 id_1,
    output wor id_2,
    output supply1 id_3
);
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd48,
    parameter id_3 = 32'd11
) (
    input supply0 id_0,
    input tri1 _id_1,
    input supply1 id_2,
    output tri1 _id_3,
    input supply0 id_4,
    input uwire id_5,
    input supply0 id_6,
    output uwire id_7,
    output tri id_8,
    output wor id_9,
    output wand id_10,
    input supply0 id_11,
    output wor id_12,
    input wand id_13,
    output supply1 id_14
);
  module_0 modCall_1 (
      id_0,
      id_12,
      id_8,
      id_7
  );
  assign modCall_1.id_2 = 0;
  logic [id_1 : -1] id_16[id_3 : -1];
  logic id_17;
  ;
  assign id_8 = -1 - 1;
endmodule
