INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BELGELER/PROJERLER/VVADO/VERLOG/bit_4toplayici/bit_4toplayici.srcs/sources_1/new/sdg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BELGELER/PROJERLER/VVADO/VERLOG/bit_4toplayici/bit_4toplayici.srcs/sim_1/new/full_4bit_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_4bit_adder_tb
INFO: [VRFC 10-2458] undeclared symbol c0, assumed default net type wire [D:/BELGELER/PROJERLER/VVADO/VERLOG/bit_4toplayici/bit_4toplayici.srcs/sim_1/new/full_4bit_adder_tb.v:33]
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [D:/BELGELER/PROJERLER/VVADO/VERLOG/bit_4toplayici/bit_4toplayici.srcs/sim_1/new/full_4bit_adder_tb.v:34]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [D:/BELGELER/PROJERLER/VVADO/VERLOG/bit_4toplayici/bit_4toplayici.srcs/sim_1/new/full_4bit_adder_tb.v:35]
