// Seed: 2574438692
module module_0 (
    input tri   id_0,
    input uwire id_1
);
  tri1 id_3;
  wor  id_4 = id_0;
  id_5 :
  assert property (@(posedge 1) id_0)
  else;
  assign id_3 = 1;
  wire id_6;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1
);
  assign id_0 = 1 + id_3;
  assign id_1 = 1;
  assign id_0 = 1;
  not primCall (id_0, id_5);
  uwire id_4 = 1'b0;
  assign id_1 = id_4;
  wire id_5;
  assign id_3 = id_3;
  assign id_0 = id_3;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign modCall_1.type_8 = 0;
  wire id_6;
  assign id_4 = 1;
endmodule
