sys = {
  cores = {
    c = {
	  cores = 16;
      type = "OOO";
      dcache = "l1d";
      icache = "l1i";
    };
  };

  caches = {
    l1d = {
      array = {
        type = "SetAssoc";
        ways = 8;
      };
      caches = 16;
      latency = 1;
      size = 32768;
    };
    
    l1i = {
      array = {
        type = "SetAssoc";
        ways = 4;
      };
      caches = 16;
      latency = 1;
      size = 32768;
    };

    l2 = {
      array = {
        type = "SetAssoc";
        ways = 8;
      };
      caches = 16;
      latency = 4;
      size = 131072;
      children = "l1i|l1d";
    };

    l3 = {
      array = {
        hash = "H3";
        type = "SetAssoc";
        ways = 16;
      };
      type = "Timing";
	  banks = 16;
      caches = 1;
      latency = 27;
      #size = 16777216;
      #size = 4194304;
	  size = 8388608;
      children = "l2";
    };
  };
  
  frequency = 2700;
  lineSize = 64;
  mem = {
    type = "DRAMSim";
		capacityMB=2048;
		techIni = "/home/yuhang/DRAMSim2_adj/ini/DDR3_micron_64M_8B_x4_sg15.ini";
		systemIni = "/home/yuhang/DRAMSim2_adj/system.ini.example";
		outputDir = "/home/yuhang/DRAMSim2_adj/";
		traceName = "/home/yuhang/DRAMSim2_adj/traces";
		latency = 1
  };
};

sim = {
  maxTotalInstrs = 100000000000L;
  phaseLength = 10000;
  schedQuantum = 50;
  gmMBytes = 8192;
  enableTLB = true; 
};

process0 = { command = "ls"; };
process1 = { command = "ls"; };
process2 = { command = "ls"; };
process3 = { command = "ls"; };
