# do /home/borg/.local/lib/python3.6/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/borg/Documents/Insper/2021.1/EleSis/Z01.1-Iodo/Projetos/C-UnidadeLogicaAritmetica/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Documents/Insper/2021.1/EleSis/Z01.1-Iodo/Projetos/C-UnidadeLogicaAritmetica/vunit_out/test_output/lib.tb_zerador16.all_45f7988ffd33f2e3938d5b4b7eee25de1517305e/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_zerador16(tb) -L vunit_lib -L lib -g/tb_zerador16/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Documents/Insper/2021.1/EleSis/Z01.1-Iodo/Projetos/C-UnidadeLogicaAritmetica/vunit_out/test_output/lib.tb_zerador16.all_45f7988ffd33f2e3938d5b4b7eee25de1517305e/,tb path : /home/borg/Documents/Insper/2021.1/EleSis/Z01.1-Iodo/Projetos/C-UnidadeLogicaAritmetica/testes/,use_color : true" 
# Start time: 18:14:45 on Apr 03,2021
# ** Warning: Design size of 21384 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Error: a=A5A5, z=0, y=A5A5
#    Time: 80 ns  Iteration: 1  Process: /tb_zerador16/main File: /home/borg/Documents/Insper/2021.1/EleSis/Z01.1-Iodo/Projetos/C-UnidadeLogicaAritmetica/testes/tb_zerador16.vhd
# Break in Process main at /home/borg/Documents/Insper/2021.1/EleSis/Z01.1-Iodo/Projetos/C-UnidadeLogicaAritmetica/testes/tb_zerador16.vhd line 50
# Stopped at /home/borg/Documents/Insper/2021.1/EleSis/Z01.1-Iodo/Projetos/C-UnidadeLogicaAritmetica/testes/tb_zerador16.vhd line 50
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/borg/Documents/Insper/2021.1/EleSis/Z01.1-Iodo/Projetos/C-UnidadeLogicaAritmetica/testes/tb_zerador16.vhd 50 return [address 0xf6f09817] Process main
# 
# 
# Surrounding code from 'see' command
#   45 :     assert(y = x"0000") report "a=0000, z=1";
#   46 :     wait until clk'event and clk='1';
#   47 :     a <= x"A5A5";
#   48 :     z <= '0';
#   49 :     wait until clk'event and clk='1';
# ->50 :     assert(y = x"A5A5") report "a=A5A5, z=0, y=A5A5";
#   51 :     test_runner_cleanup(runner); -- Simulacao acaba aqui
#   52 :   end process;
#   53 : end architecture;
# 
# End time: 18:14:45 on Apr 03,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
