library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.STD_LOGIC_TEXTIO.ALL; 
use std.textio.all;

entity Adder_TB is
end Adder_TB;

architecture behavior of Adder_TB is

    -- Component declaration for the Adder
    component Adder
        generic (N : natural := 64);
        port (
            A     : in std_logic_vector(N-1 downto 0);
            B     : in std_logic_vector(N-1 downto 0);
            S     : out std_logic_vector(N-1 downto 0);
            Cin   : in std_logic;
            Cout  : out std_logic;
            Ovfl  : out std_logic
        );
    end component;

    -- Signal declarations
    signal sigA     : std_logic_vector(63 downto 0) := (others => '0');
    signal sigB     : std_logic_vector(63 downto 0) := (others => '0');
    signal sigCin   : std_logic := '0';
    signal sigS     : std_logic_vector(63 downto 0);
    signal sigCout  : std_logic;
    signal sigOvfl  : std_logic;

    -- File and variables for reading test vectors
    file TestFile : text open read_mode is "test_vectors.txt";
    variable LineData : line;
    variable A_hex, B_hex, S_hex : string(1 to 16);
    variable Cin_bin, Cout_bin, Ovfl_bin : bit;
    variable A_int, B_int, S_int : integer;

    -- Clock period definition
    constant clock_period : time := 10 ns;

begin

    -- Instantiate the Unit Under Test (UUT)
    uut: Adder
        generic map (N => 64)
        port map (
            A     => sigA,
            B     => sigB,
            Cin   => sigCin,
            S     => sigS,
            Cout  => sigCout,
            Ovfl  => sigOvfl
        );

    -- Stimulus process to read test vectors from file
    stim_proc: process
    begin
        while not endfile(TestFile) loop
            readline(TestFile, LineData);
			
            -- Read the inputs A, B, Cin
            hread(LineData, A_hex);      
            hread(LineData, B_hex);      
            read(LineData, Cin_bin);    
            
            -- Read the expected outputs S, Cout, Ovfl (for comparison)
            hread(LineData, S_hex);     	 -- Expected Sum in hex
            read(LineData, Cout_bin);    -- Expected Cout in binary
            read(LineData, Ovfl_bin);    -- Expected Ovfl in binary
            
            -- Convert inputs from string to std_logic_vector
            sigA <= std_logic_vector(to_unsigned(htext2integer(A_hex), 64));
            sigB <= std_logic_vector(to_unsigned(htext2integer(B_hex), 64));
            sigCin <= to_stdlogic(Cin_bin);
            
            -- Wait for a clock period to simulate the adder processing the inputs
            wait for clock_period;
            
            -- Compare outputs with expected values (for debugging and checking correctness)
            assert (sigS = std_logic_vector(to_unsigned(htext2integer(S_hex), 64)))
                report "Mismatch in sum (S)" severity error;
                
            assert (sigCout = to_stdlogic(Cout_bin))
                report "Mismatch in carry out (Cout)" severity error;
                
            assert (sigOvfl = to_stdlogic(Ovfl_bin))
                report "Mismatch in overflow (Ovfl)" severity error;

        end loop;

        -- Close the file and finish the simulation
        file_close(TestFile);
        report "Simulation completed successfully.";
        wait;
    end process;

end behavior;
