// Generated by CIRCT unknown git version
module PAL_44307C(	// file.cleaned.mlir:2:3
  input  TERM_n,	// file.cleaned.mlir:2:28
         CC0_n,	// file.cleaned.mlir:2:45
         CC1_n,	// file.cleaned.mlir:2:61
         CC2_n,	// file.cleaned.mlir:2:77
         CC3_n,	// file.cleaned.mlir:2:93
         FORM_n,	// file.cleaned.mlir:2:109
         BRK_n,	// file.cleaned.mlir:2:126
         RWCS_n,	// file.cleaned.mlir:2:142
         TRAP_n,	// file.cleaned.mlir:2:159
         VEX,	// file.cleaned.mlir:2:176
  output MCLK_n,	// file.cleaned.mlir:2:191
         MACLK_n,	// file.cleaned.mlir:2:208
         WRFSTB,	// file.cleaned.mlir:2:226
         CYD,	// file.cleaned.mlir:2:243
         EORF_n,	// file.cleaned.mlir:2:257
         UCLK,	// file.cleaned.mlir:2:274
         ETRAP_n,	// file.cleaned.mlir:2:289
         MAP_n	// file.cleaned.mlir:2:307
);

  wire _GEN = ~RWCS_n & CC3_n;	// file.cleaned.mlir:10:10, :13:10
  wire _GEN_0 = ~RWCS_n & ~CC2_n;	// file.cleaned.mlir:7:10, :10:10, :14:11
  wire _GEN_1 = ~CC3_n | ~CC2_n;	// file.cleaned.mlir:7:10, :8:10, :17:11
  wire MAP = ~FORM_n & BRK_n & ~CC2_n & TERM_n;	// file.cleaned.mlir:7:10, :9:10, :27:11
  wire _GEN_2 = TERM_n & ~VEX;	// file.cleaned.mlir:12:10, :34:11
  assign MCLK_n = ~(_GEN | _GEN_0);	// file.cleaned.mlir:13:10, :14:11, :15:11, :16:11, :41:5
  assign MACLK_n =
    ~(MAP & CC3_n & ~CC1_n | ~TRAP_n & CC3_n & ~CC1_n & CC0_n | _GEN | _GEN_0 & CC1_n);	// file.cleaned.mlir:6:10, :11:10, :13:10, :14:11, :27:11, :29:11, :30:11, :31:11, :32:11, :33:11, :41:5
  assign WRFSTB = ~(_GEN_1 | ~CC1_n | CC0_n | ~TERM_n);	// file.cleaned.mlir:4:10, :6:10, :17:11, :18:11, :19:11, :41:5
  assign CYD = ~(~CC3_n | CC1_n | CC2_n & ~CC0_n | ~TERM_n);	// file.cleaned.mlir:4:10, :5:10, :8:10, :20:11, :21:11, :22:11, :41:5
  assign EORF_n = ~(CC3_n & CC2_n & ~CC1_n & CC0_n & TERM_n);	// file.cleaned.mlir:6:10, :23:11, :24:11, :41:5
  assign UCLK = ~(_GEN_1 | CC1_n | CC0_n | ~TERM_n);	// file.cleaned.mlir:4:10, :17:11, :25:11, :26:11, :41:5
  assign ETRAP_n =
    ~(_GEN_2 & ~CC3_n | _GEN_2 & ~CC2_n | _GEN_2 & ~CC1_n | _GEN_2 & ~CC0_n);	// file.cleaned.mlir:5:10, :6:10, :7:10, :8:10, :34:11, :35:11, :36:11, :37:11, :38:11, :39:11, :40:11, :41:5
  assign MAP_n = ~MAP;	// file.cleaned.mlir:27:11, :28:11, :41:5
endmodule

