============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  01:34:40 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (6476 ps) Setup Check with Pin FMbuffers_reg[1][127][1]/CK->D
          Group: reg2reg
     Startpoint: (R) waddr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) FMbuffers_reg[1][127][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     216                  
       Uncertainty:-      50                  
     Required Time:=    9734                  
      Launch Clock:-       0                  
         Data Path:-    3257                  
             Slack:=    6476                  

#--------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge       Cell        Fanout Trans Delay Arrival 
#                                                                         (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------
  waddr_reg[1]/CK            -       -     R     (arrival)           520     0     0       0 
  waddr_reg[1]/Q             -       CK->Q F     DFFRPQ_X1M_A9TL       5   166   364     364 
  g42950/Y                   -       A->Y  R     INV_X3M_A9TL         15   279   225     589 
  g42949/Y                   -       A->Y  F     INV_X4M_A9TL         14   135   144     733 
  g42937/Y                   -       A->Y  R     INV_X2M_A9TL         15   300   223     956 
  g42936/Y                   -       A->Y  F     INV_X2M_A9TL         12   177   192    1148 
  g42935/Y                   -       A->Y  R     INV_X2M_A9TL         14   284   233    1381 
  g42933/Y                   -       A->Y  F     INV_X2M_A9TL          5   124   133    1514 
  g42932/Y                   -       A->Y  R     INV_X2M_A9TL         15   270   202    1716 
  g42520/Y                   -       S0->Y R     MXIT2_X0P5M_A9TL      1   273   213    1929 
  g41937/Y                   -       C1->Y F     OAI222_X1M_A9TL       1   179   191    2120 
  g41876/Y                   -       A0->Y R     AOI32_X1M_A9TL        1   196   196    2316 
  g41855/Y                   -       B1->Y F     OAI222_X1M_A9TL       1   179   192    2508 
  g41848/Y                   -       B1->Y R     OAI221_X1M_A9TL       1   296   227    2735 
  g41842/Y                   -       C->Y  R     AND3_X3M_A9TL        16   291   314    3048 
  drc_bufs43081/Y            -       A->Y  F     INV_X2M_A9TL         16   193   209    3257 
  FMbuffers_reg[1][127][1]/D -       -     F     SDFFQ_X1M_A9TL       16     -     0    3257 
#--------------------------------------------------------------------------------------------

