
BALANCE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ac40  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e18  0800ad50  0800ad50  0001ad50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bb68  0800bb68  000200bc  2**0
                  CONTENTS
  4 .ARM          00000008  0800bb68  0800bb68  0001bb68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bb70  0800bb70  000200bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bb70  0800bb70  0001bb70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bb74  0800bb74  0001bb74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000bc  20000000  0800bb78  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000023c  200000bc  0800bc34  000200bc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002f8  0800bc34  000202f8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019d19  00000000  00000000  000200e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000040e9  00000000  00000000  00039dfe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001710  00000000  00000000  0003dee8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001588  00000000  00000000  0003f5f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ea85  00000000  00000000  00040b80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a3b4  00000000  00000000  0005f605  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e400  00000000  00000000  000799b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00117db9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d04  00000000  00000000  00117e0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200000bc 	.word	0x200000bc
 800012c:	00000000 	.word	0x00000000
 8000130:	0800ad38 	.word	0x0800ad38

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000c0 	.word	0x200000c0
 800014c:	0800ad38 	.word	0x0800ad38

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2f>:
 8000a28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a30:	bf24      	itt	cs
 8000a32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a3a:	d90d      	bls.n	8000a58 <__aeabi_d2f+0x30>
 8000a3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a50:	bf08      	it	eq
 8000a52:	f020 0001 	biceq.w	r0, r0, #1
 8000a56:	4770      	bx	lr
 8000a58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a5c:	d121      	bne.n	8000aa2 <__aeabi_d2f+0x7a>
 8000a5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a62:	bfbc      	itt	lt
 8000a64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a68:	4770      	bxlt	lr
 8000a6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a72:	f1c2 0218 	rsb	r2, r2, #24
 8000a76:	f1c2 0c20 	rsb	ip, r2, #32
 8000a7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a82:	bf18      	it	ne
 8000a84:	f040 0001 	orrne.w	r0, r0, #1
 8000a88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a94:	ea40 000c 	orr.w	r0, r0, ip
 8000a98:	fa23 f302 	lsr.w	r3, r3, r2
 8000a9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa0:	e7cc      	b.n	8000a3c <__aeabi_d2f+0x14>
 8000aa2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aa6:	d107      	bne.n	8000ab8 <__aeabi_d2f+0x90>
 8000aa8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aac:	bf1e      	ittt	ne
 8000aae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ab2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ab6:	4770      	bxne	lr
 8000ab8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000abc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ac0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_frsub>:
 8000ac8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000acc:	e002      	b.n	8000ad4 <__addsf3>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_fsub>:
 8000ad0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ad4 <__addsf3>:
 8000ad4:	0042      	lsls	r2, r0, #1
 8000ad6:	bf1f      	itttt	ne
 8000ad8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000adc:	ea92 0f03 	teqne	r2, r3
 8000ae0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ae4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ae8:	d06a      	beq.n	8000bc0 <__addsf3+0xec>
 8000aea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000af2:	bfc1      	itttt	gt
 8000af4:	18d2      	addgt	r2, r2, r3
 8000af6:	4041      	eorgt	r1, r0
 8000af8:	4048      	eorgt	r0, r1
 8000afa:	4041      	eorgt	r1, r0
 8000afc:	bfb8      	it	lt
 8000afe:	425b      	neglt	r3, r3
 8000b00:	2b19      	cmp	r3, #25
 8000b02:	bf88      	it	hi
 8000b04:	4770      	bxhi	lr
 8000b06:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b0a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b0e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4240      	negne	r0, r0
 8000b16:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b1a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b1e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b22:	bf18      	it	ne
 8000b24:	4249      	negne	r1, r1
 8000b26:	ea92 0f03 	teq	r2, r3
 8000b2a:	d03f      	beq.n	8000bac <__addsf3+0xd8>
 8000b2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b30:	fa41 fc03 	asr.w	ip, r1, r3
 8000b34:	eb10 000c 	adds.w	r0, r0, ip
 8000b38:	f1c3 0320 	rsb	r3, r3, #32
 8000b3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b40:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b44:	d502      	bpl.n	8000b4c <__addsf3+0x78>
 8000b46:	4249      	negs	r1, r1
 8000b48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b4c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b50:	d313      	bcc.n	8000b7a <__addsf3+0xa6>
 8000b52:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b56:	d306      	bcc.n	8000b66 <__addsf3+0x92>
 8000b58:	0840      	lsrs	r0, r0, #1
 8000b5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b5e:	f102 0201 	add.w	r2, r2, #1
 8000b62:	2afe      	cmp	r2, #254	; 0xfe
 8000b64:	d251      	bcs.n	8000c0a <__addsf3+0x136>
 8000b66:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b6e:	bf08      	it	eq
 8000b70:	f020 0001 	biceq.w	r0, r0, #1
 8000b74:	ea40 0003 	orr.w	r0, r0, r3
 8000b78:	4770      	bx	lr
 8000b7a:	0049      	lsls	r1, r1, #1
 8000b7c:	eb40 0000 	adc.w	r0, r0, r0
 8000b80:	3a01      	subs	r2, #1
 8000b82:	bf28      	it	cs
 8000b84:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b88:	d2ed      	bcs.n	8000b66 <__addsf3+0x92>
 8000b8a:	fab0 fc80 	clz	ip, r0
 8000b8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b92:	ebb2 020c 	subs.w	r2, r2, ip
 8000b96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b9a:	bfaa      	itet	ge
 8000b9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ba0:	4252      	neglt	r2, r2
 8000ba2:	4318      	orrge	r0, r3
 8000ba4:	bfbc      	itt	lt
 8000ba6:	40d0      	lsrlt	r0, r2
 8000ba8:	4318      	orrlt	r0, r3
 8000baa:	4770      	bx	lr
 8000bac:	f092 0f00 	teq	r2, #0
 8000bb0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bb4:	bf06      	itte	eq
 8000bb6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bba:	3201      	addeq	r2, #1
 8000bbc:	3b01      	subne	r3, #1
 8000bbe:	e7b5      	b.n	8000b2c <__addsf3+0x58>
 8000bc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bc8:	bf18      	it	ne
 8000bca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bce:	d021      	beq.n	8000c14 <__addsf3+0x140>
 8000bd0:	ea92 0f03 	teq	r2, r3
 8000bd4:	d004      	beq.n	8000be0 <__addsf3+0x10c>
 8000bd6:	f092 0f00 	teq	r2, #0
 8000bda:	bf08      	it	eq
 8000bdc:	4608      	moveq	r0, r1
 8000bde:	4770      	bx	lr
 8000be0:	ea90 0f01 	teq	r0, r1
 8000be4:	bf1c      	itt	ne
 8000be6:	2000      	movne	r0, #0
 8000be8:	4770      	bxne	lr
 8000bea:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bee:	d104      	bne.n	8000bfa <__addsf3+0x126>
 8000bf0:	0040      	lsls	r0, r0, #1
 8000bf2:	bf28      	it	cs
 8000bf4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bf8:	4770      	bx	lr
 8000bfa:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bfe:	bf3c      	itt	cc
 8000c00:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c04:	4770      	bxcc	lr
 8000c06:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c0a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c0e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c12:	4770      	bx	lr
 8000c14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c18:	bf16      	itet	ne
 8000c1a:	4608      	movne	r0, r1
 8000c1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c20:	4601      	movne	r1, r0
 8000c22:	0242      	lsls	r2, r0, #9
 8000c24:	bf06      	itte	eq
 8000c26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c2a:	ea90 0f01 	teqeq	r0, r1
 8000c2e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c32:	4770      	bx	lr

08000c34 <__aeabi_ui2f>:
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e004      	b.n	8000c44 <__aeabi_i2f+0x8>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_i2f>:
 8000c3c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c40:	bf48      	it	mi
 8000c42:	4240      	negmi	r0, r0
 8000c44:	ea5f 0c00 	movs.w	ip, r0
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c50:	4601      	mov	r1, r0
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	e01c      	b.n	8000c92 <__aeabi_l2f+0x2a>

08000c58 <__aeabi_ul2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e00a      	b.n	8000c7c <__aeabi_l2f+0x14>
 8000c66:	bf00      	nop

08000c68 <__aeabi_l2f>:
 8000c68:	ea50 0201 	orrs.w	r2, r0, r1
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c74:	d502      	bpl.n	8000c7c <__aeabi_l2f+0x14>
 8000c76:	4240      	negs	r0, r0
 8000c78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c7c:	ea5f 0c01 	movs.w	ip, r1
 8000c80:	bf02      	ittt	eq
 8000c82:	4684      	moveq	ip, r0
 8000c84:	4601      	moveq	r1, r0
 8000c86:	2000      	moveq	r0, #0
 8000c88:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c8c:	bf08      	it	eq
 8000c8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c92:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c96:	fabc f28c 	clz	r2, ip
 8000c9a:	3a08      	subs	r2, #8
 8000c9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ca0:	db10      	blt.n	8000cc4 <__aeabi_l2f+0x5c>
 8000ca2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca6:	4463      	add	r3, ip
 8000ca8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cac:	f1c2 0220 	rsb	r2, r2, #32
 8000cb0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb8:	eb43 0002 	adc.w	r0, r3, r2
 8000cbc:	bf08      	it	eq
 8000cbe:	f020 0001 	biceq.w	r0, r0, #1
 8000cc2:	4770      	bx	lr
 8000cc4:	f102 0220 	add.w	r2, r2, #32
 8000cc8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ccc:	f1c2 0220 	rsb	r2, r2, #32
 8000cd0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cd4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cd8:	eb43 0002 	adc.w	r0, r3, r2
 8000cdc:	bf08      	it	eq
 8000cde:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ce2:	4770      	bx	lr

08000ce4 <__aeabi_fmul>:
 8000ce4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ce8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cec:	bf1e      	ittt	ne
 8000cee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cf2:	ea92 0f0c 	teqne	r2, ip
 8000cf6:	ea93 0f0c 	teqne	r3, ip
 8000cfa:	d06f      	beq.n	8000ddc <__aeabi_fmul+0xf8>
 8000cfc:	441a      	add	r2, r3
 8000cfe:	ea80 0c01 	eor.w	ip, r0, r1
 8000d02:	0240      	lsls	r0, r0, #9
 8000d04:	bf18      	it	ne
 8000d06:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d0a:	d01e      	beq.n	8000d4a <__aeabi_fmul+0x66>
 8000d0c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d10:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d14:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d18:	fba0 3101 	umull	r3, r1, r0, r1
 8000d1c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d20:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d24:	bf3e      	ittt	cc
 8000d26:	0049      	lslcc	r1, r1, #1
 8000d28:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d2c:	005b      	lslcc	r3, r3, #1
 8000d2e:	ea40 0001 	orr.w	r0, r0, r1
 8000d32:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d36:	2afd      	cmp	r2, #253	; 0xfd
 8000d38:	d81d      	bhi.n	8000d76 <__aeabi_fmul+0x92>
 8000d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d42:	bf08      	it	eq
 8000d44:	f020 0001 	biceq.w	r0, r0, #1
 8000d48:	4770      	bx	lr
 8000d4a:	f090 0f00 	teq	r0, #0
 8000d4e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d52:	bf08      	it	eq
 8000d54:	0249      	lsleq	r1, r1, #9
 8000d56:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d5a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d5e:	3a7f      	subs	r2, #127	; 0x7f
 8000d60:	bfc2      	ittt	gt
 8000d62:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d66:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d6a:	4770      	bxgt	lr
 8000d6c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d70:	f04f 0300 	mov.w	r3, #0
 8000d74:	3a01      	subs	r2, #1
 8000d76:	dc5d      	bgt.n	8000e34 <__aeabi_fmul+0x150>
 8000d78:	f112 0f19 	cmn.w	r2, #25
 8000d7c:	bfdc      	itt	le
 8000d7e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d82:	4770      	bxle	lr
 8000d84:	f1c2 0200 	rsb	r2, r2, #0
 8000d88:	0041      	lsls	r1, r0, #1
 8000d8a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d8e:	f1c2 0220 	rsb	r2, r2, #32
 8000d92:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d96:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d9a:	f140 0000 	adc.w	r0, r0, #0
 8000d9e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000da2:	bf08      	it	eq
 8000da4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000da8:	4770      	bx	lr
 8000daa:	f092 0f00 	teq	r2, #0
 8000dae:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000db2:	bf02      	ittt	eq
 8000db4:	0040      	lsleq	r0, r0, #1
 8000db6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dba:	3a01      	subeq	r2, #1
 8000dbc:	d0f9      	beq.n	8000db2 <__aeabi_fmul+0xce>
 8000dbe:	ea40 000c 	orr.w	r0, r0, ip
 8000dc2:	f093 0f00 	teq	r3, #0
 8000dc6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dca:	bf02      	ittt	eq
 8000dcc:	0049      	lsleq	r1, r1, #1
 8000dce:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dd2:	3b01      	subeq	r3, #1
 8000dd4:	d0f9      	beq.n	8000dca <__aeabi_fmul+0xe6>
 8000dd6:	ea41 010c 	orr.w	r1, r1, ip
 8000dda:	e78f      	b.n	8000cfc <__aeabi_fmul+0x18>
 8000ddc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000de0:	ea92 0f0c 	teq	r2, ip
 8000de4:	bf18      	it	ne
 8000de6:	ea93 0f0c 	teqne	r3, ip
 8000dea:	d00a      	beq.n	8000e02 <__aeabi_fmul+0x11e>
 8000dec:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000df0:	bf18      	it	ne
 8000df2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000df6:	d1d8      	bne.n	8000daa <__aeabi_fmul+0xc6>
 8000df8:	ea80 0001 	eor.w	r0, r0, r1
 8000dfc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e00:	4770      	bx	lr
 8000e02:	f090 0f00 	teq	r0, #0
 8000e06:	bf17      	itett	ne
 8000e08:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e0c:	4608      	moveq	r0, r1
 8000e0e:	f091 0f00 	teqne	r1, #0
 8000e12:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e16:	d014      	beq.n	8000e42 <__aeabi_fmul+0x15e>
 8000e18:	ea92 0f0c 	teq	r2, ip
 8000e1c:	d101      	bne.n	8000e22 <__aeabi_fmul+0x13e>
 8000e1e:	0242      	lsls	r2, r0, #9
 8000e20:	d10f      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e22:	ea93 0f0c 	teq	r3, ip
 8000e26:	d103      	bne.n	8000e30 <__aeabi_fmul+0x14c>
 8000e28:	024b      	lsls	r3, r1, #9
 8000e2a:	bf18      	it	ne
 8000e2c:	4608      	movne	r0, r1
 8000e2e:	d108      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e30:	ea80 0001 	eor.w	r0, r0, r1
 8000e34:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e38:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e3c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e40:	4770      	bx	lr
 8000e42:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e46:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e4a:	4770      	bx	lr

08000e4c <__aeabi_fdiv>:
 8000e4c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e50:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e54:	bf1e      	ittt	ne
 8000e56:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e5a:	ea92 0f0c 	teqne	r2, ip
 8000e5e:	ea93 0f0c 	teqne	r3, ip
 8000e62:	d069      	beq.n	8000f38 <__aeabi_fdiv+0xec>
 8000e64:	eba2 0203 	sub.w	r2, r2, r3
 8000e68:	ea80 0c01 	eor.w	ip, r0, r1
 8000e6c:	0249      	lsls	r1, r1, #9
 8000e6e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e72:	d037      	beq.n	8000ee4 <__aeabi_fdiv+0x98>
 8000e74:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e78:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e7c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e80:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e84:	428b      	cmp	r3, r1
 8000e86:	bf38      	it	cc
 8000e88:	005b      	lslcc	r3, r3, #1
 8000e8a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e8e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e92:	428b      	cmp	r3, r1
 8000e94:	bf24      	itt	cs
 8000e96:	1a5b      	subcs	r3, r3, r1
 8000e98:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e9c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ea0:	bf24      	itt	cs
 8000ea2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ea6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000eaa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000eae:	bf24      	itt	cs
 8000eb0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000eb4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eb8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ebc:	bf24      	itt	cs
 8000ebe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ec2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ec6:	011b      	lsls	r3, r3, #4
 8000ec8:	bf18      	it	ne
 8000eca:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ece:	d1e0      	bne.n	8000e92 <__aeabi_fdiv+0x46>
 8000ed0:	2afd      	cmp	r2, #253	; 0xfd
 8000ed2:	f63f af50 	bhi.w	8000d76 <__aeabi_fmul+0x92>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000edc:	bf08      	it	eq
 8000ede:	f020 0001 	biceq.w	r0, r0, #1
 8000ee2:	4770      	bx	lr
 8000ee4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ee8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eec:	327f      	adds	r2, #127	; 0x7f
 8000eee:	bfc2      	ittt	gt
 8000ef0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ef4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ef8:	4770      	bxgt	lr
 8000efa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000efe:	f04f 0300 	mov.w	r3, #0
 8000f02:	3a01      	subs	r2, #1
 8000f04:	e737      	b.n	8000d76 <__aeabi_fmul+0x92>
 8000f06:	f092 0f00 	teq	r2, #0
 8000f0a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f0e:	bf02      	ittt	eq
 8000f10:	0040      	lsleq	r0, r0, #1
 8000f12:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f16:	3a01      	subeq	r2, #1
 8000f18:	d0f9      	beq.n	8000f0e <__aeabi_fdiv+0xc2>
 8000f1a:	ea40 000c 	orr.w	r0, r0, ip
 8000f1e:	f093 0f00 	teq	r3, #0
 8000f22:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f26:	bf02      	ittt	eq
 8000f28:	0049      	lsleq	r1, r1, #1
 8000f2a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f2e:	3b01      	subeq	r3, #1
 8000f30:	d0f9      	beq.n	8000f26 <__aeabi_fdiv+0xda>
 8000f32:	ea41 010c 	orr.w	r1, r1, ip
 8000f36:	e795      	b.n	8000e64 <__aeabi_fdiv+0x18>
 8000f38:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f3c:	ea92 0f0c 	teq	r2, ip
 8000f40:	d108      	bne.n	8000f54 <__aeabi_fdiv+0x108>
 8000f42:	0242      	lsls	r2, r0, #9
 8000f44:	f47f af7d 	bne.w	8000e42 <__aeabi_fmul+0x15e>
 8000f48:	ea93 0f0c 	teq	r3, ip
 8000f4c:	f47f af70 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f50:	4608      	mov	r0, r1
 8000f52:	e776      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f54:	ea93 0f0c 	teq	r3, ip
 8000f58:	d104      	bne.n	8000f64 <__aeabi_fdiv+0x118>
 8000f5a:	024b      	lsls	r3, r1, #9
 8000f5c:	f43f af4c 	beq.w	8000df8 <__aeabi_fmul+0x114>
 8000f60:	4608      	mov	r0, r1
 8000f62:	e76e      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f6e:	d1ca      	bne.n	8000f06 <__aeabi_fdiv+0xba>
 8000f70:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f74:	f47f af5c 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f78:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f7c:	f47f af3c 	bne.w	8000df8 <__aeabi_fmul+0x114>
 8000f80:	e75f      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f82:	bf00      	nop

08000f84 <__gesf2>:
 8000f84:	f04f 3cff 	mov.w	ip, #4294967295
 8000f88:	e006      	b.n	8000f98 <__cmpsf2+0x4>
 8000f8a:	bf00      	nop

08000f8c <__lesf2>:
 8000f8c:	f04f 0c01 	mov.w	ip, #1
 8000f90:	e002      	b.n	8000f98 <__cmpsf2+0x4>
 8000f92:	bf00      	nop

08000f94 <__cmpsf2>:
 8000f94:	f04f 0c01 	mov.w	ip, #1
 8000f98:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f9c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fa0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fa4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fa8:	bf18      	it	ne
 8000faa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fae:	d011      	beq.n	8000fd4 <__cmpsf2+0x40>
 8000fb0:	b001      	add	sp, #4
 8000fb2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fb6:	bf18      	it	ne
 8000fb8:	ea90 0f01 	teqne	r0, r1
 8000fbc:	bf58      	it	pl
 8000fbe:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fc2:	bf88      	it	hi
 8000fc4:	17c8      	asrhi	r0, r1, #31
 8000fc6:	bf38      	it	cc
 8000fc8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fcc:	bf18      	it	ne
 8000fce:	f040 0001 	orrne.w	r0, r0, #1
 8000fd2:	4770      	bx	lr
 8000fd4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fd8:	d102      	bne.n	8000fe0 <__cmpsf2+0x4c>
 8000fda:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fde:	d105      	bne.n	8000fec <__cmpsf2+0x58>
 8000fe0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fe4:	d1e4      	bne.n	8000fb0 <__cmpsf2+0x1c>
 8000fe6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fea:	d0e1      	beq.n	8000fb0 <__cmpsf2+0x1c>
 8000fec:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_cfrcmple>:
 8000ff4:	4684      	mov	ip, r0
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	4661      	mov	r1, ip
 8000ffa:	e7ff      	b.n	8000ffc <__aeabi_cfcmpeq>

08000ffc <__aeabi_cfcmpeq>:
 8000ffc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ffe:	f7ff ffc9 	bl	8000f94 <__cmpsf2>
 8001002:	2800      	cmp	r0, #0
 8001004:	bf48      	it	mi
 8001006:	f110 0f00 	cmnmi.w	r0, #0
 800100a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800100c <__aeabi_fcmpeq>:
 800100c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001010:	f7ff fff4 	bl	8000ffc <__aeabi_cfcmpeq>
 8001014:	bf0c      	ite	eq
 8001016:	2001      	moveq	r0, #1
 8001018:	2000      	movne	r0, #0
 800101a:	f85d fb08 	ldr.w	pc, [sp], #8
 800101e:	bf00      	nop

08001020 <__aeabi_fcmplt>:
 8001020:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001024:	f7ff ffea 	bl	8000ffc <__aeabi_cfcmpeq>
 8001028:	bf34      	ite	cc
 800102a:	2001      	movcc	r0, #1
 800102c:	2000      	movcs	r0, #0
 800102e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001032:	bf00      	nop

08001034 <__aeabi_fcmple>:
 8001034:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001038:	f7ff ffe0 	bl	8000ffc <__aeabi_cfcmpeq>
 800103c:	bf94      	ite	ls
 800103e:	2001      	movls	r0, #1
 8001040:	2000      	movhi	r0, #0
 8001042:	f85d fb08 	ldr.w	pc, [sp], #8
 8001046:	bf00      	nop

08001048 <__aeabi_fcmpge>:
 8001048:	f84d ed08 	str.w	lr, [sp, #-8]!
 800104c:	f7ff ffd2 	bl	8000ff4 <__aeabi_cfrcmple>
 8001050:	bf94      	ite	ls
 8001052:	2001      	movls	r0, #1
 8001054:	2000      	movhi	r0, #0
 8001056:	f85d fb08 	ldr.w	pc, [sp], #8
 800105a:	bf00      	nop

0800105c <__aeabi_fcmpgt>:
 800105c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001060:	f7ff ffc8 	bl	8000ff4 <__aeabi_cfrcmple>
 8001064:	bf34      	ite	cc
 8001066:	2001      	movcc	r0, #1
 8001068:	2000      	movcs	r0, #0
 800106a:	f85d fb08 	ldr.w	pc, [sp], #8
 800106e:	bf00      	nop

08001070 <__aeabi_f2iz>:
 8001070:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001074:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001078:	d30f      	bcc.n	800109a <__aeabi_f2iz+0x2a>
 800107a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800107e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001082:	d90d      	bls.n	80010a0 <__aeabi_f2iz+0x30>
 8001084:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001088:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800108c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001090:	fa23 f002 	lsr.w	r0, r3, r2
 8001094:	bf18      	it	ne
 8001096:	4240      	negne	r0, r0
 8001098:	4770      	bx	lr
 800109a:	f04f 0000 	mov.w	r0, #0
 800109e:	4770      	bx	lr
 80010a0:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010a4:	d101      	bne.n	80010aa <__aeabi_f2iz+0x3a>
 80010a6:	0242      	lsls	r2, r0, #9
 80010a8:	d105      	bne.n	80010b6 <__aeabi_f2iz+0x46>
 80010aa:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80010ae:	bf08      	it	eq
 80010b0:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80010b4:	4770      	bx	lr
 80010b6:	f04f 0000 	mov.w	r0, #0
 80010ba:	4770      	bx	lr

080010bc <__aeabi_f2uiz>:
 80010bc:	0042      	lsls	r2, r0, #1
 80010be:	d20e      	bcs.n	80010de <__aeabi_f2uiz+0x22>
 80010c0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010c4:	d30b      	bcc.n	80010de <__aeabi_f2uiz+0x22>
 80010c6:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010ca:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010ce:	d409      	bmi.n	80010e4 <__aeabi_f2uiz+0x28>
 80010d0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010d4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010d8:	fa23 f002 	lsr.w	r0, r3, r2
 80010dc:	4770      	bx	lr
 80010de:	f04f 0000 	mov.w	r0, #0
 80010e2:	4770      	bx	lr
 80010e4:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010e8:	d101      	bne.n	80010ee <__aeabi_f2uiz+0x32>
 80010ea:	0242      	lsls	r2, r0, #9
 80010ec:	d102      	bne.n	80010f4 <__aeabi_f2uiz+0x38>
 80010ee:	f04f 30ff 	mov.w	r0, #4294967295
 80010f2:	4770      	bx	lr
 80010f4:	f04f 0000 	mov.w	r0, #0
 80010f8:	4770      	bx	lr
 80010fa:	bf00      	nop

080010fc <__aeabi_ldivmod>:
 80010fc:	b97b      	cbnz	r3, 800111e <__aeabi_ldivmod+0x22>
 80010fe:	b972      	cbnz	r2, 800111e <__aeabi_ldivmod+0x22>
 8001100:	2900      	cmp	r1, #0
 8001102:	bfbe      	ittt	lt
 8001104:	2000      	movlt	r0, #0
 8001106:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800110a:	e006      	blt.n	800111a <__aeabi_ldivmod+0x1e>
 800110c:	bf08      	it	eq
 800110e:	2800      	cmpeq	r0, #0
 8001110:	bf1c      	itt	ne
 8001112:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8001116:	f04f 30ff 	movne.w	r0, #4294967295
 800111a:	f000 b9a1 	b.w	8001460 <__aeabi_idiv0>
 800111e:	f1ad 0c08 	sub.w	ip, sp, #8
 8001122:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001126:	2900      	cmp	r1, #0
 8001128:	db09      	blt.n	800113e <__aeabi_ldivmod+0x42>
 800112a:	2b00      	cmp	r3, #0
 800112c:	db1a      	blt.n	8001164 <__aeabi_ldivmod+0x68>
 800112e:	f000 f835 	bl	800119c <__udivmoddi4>
 8001132:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001136:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800113a:	b004      	add	sp, #16
 800113c:	4770      	bx	lr
 800113e:	4240      	negs	r0, r0
 8001140:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001144:	2b00      	cmp	r3, #0
 8001146:	db1b      	blt.n	8001180 <__aeabi_ldivmod+0x84>
 8001148:	f000 f828 	bl	800119c <__udivmoddi4>
 800114c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001150:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001154:	b004      	add	sp, #16
 8001156:	4240      	negs	r0, r0
 8001158:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800115c:	4252      	negs	r2, r2
 800115e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001162:	4770      	bx	lr
 8001164:	4252      	negs	r2, r2
 8001166:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800116a:	f000 f817 	bl	800119c <__udivmoddi4>
 800116e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001172:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001176:	b004      	add	sp, #16
 8001178:	4240      	negs	r0, r0
 800117a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800117e:	4770      	bx	lr
 8001180:	4252      	negs	r2, r2
 8001182:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001186:	f000 f809 	bl	800119c <__udivmoddi4>
 800118a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800118e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001192:	b004      	add	sp, #16
 8001194:	4252      	negs	r2, r2
 8001196:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800119a:	4770      	bx	lr

0800119c <__udivmoddi4>:
 800119c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80011a0:	9e08      	ldr	r6, [sp, #32]
 80011a2:	460d      	mov	r5, r1
 80011a4:	4604      	mov	r4, r0
 80011a6:	468e      	mov	lr, r1
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	f040 8083 	bne.w	80012b4 <__udivmoddi4+0x118>
 80011ae:	428a      	cmp	r2, r1
 80011b0:	4617      	mov	r7, r2
 80011b2:	d947      	bls.n	8001244 <__udivmoddi4+0xa8>
 80011b4:	fab2 f382 	clz	r3, r2
 80011b8:	b14b      	cbz	r3, 80011ce <__udivmoddi4+0x32>
 80011ba:	f1c3 0120 	rsb	r1, r3, #32
 80011be:	fa05 fe03 	lsl.w	lr, r5, r3
 80011c2:	fa20 f101 	lsr.w	r1, r0, r1
 80011c6:	409f      	lsls	r7, r3
 80011c8:	ea41 0e0e 	orr.w	lr, r1, lr
 80011cc:	409c      	lsls	r4, r3
 80011ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80011d2:	fbbe fcf8 	udiv	ip, lr, r8
 80011d6:	fa1f f987 	uxth.w	r9, r7
 80011da:	fb08 e21c 	mls	r2, r8, ip, lr
 80011de:	fb0c f009 	mul.w	r0, ip, r9
 80011e2:	0c21      	lsrs	r1, r4, #16
 80011e4:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 80011e8:	4290      	cmp	r0, r2
 80011ea:	d90a      	bls.n	8001202 <__udivmoddi4+0x66>
 80011ec:	18ba      	adds	r2, r7, r2
 80011ee:	f10c 31ff 	add.w	r1, ip, #4294967295
 80011f2:	f080 8118 	bcs.w	8001426 <__udivmoddi4+0x28a>
 80011f6:	4290      	cmp	r0, r2
 80011f8:	f240 8115 	bls.w	8001426 <__udivmoddi4+0x28a>
 80011fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8001200:	443a      	add	r2, r7
 8001202:	1a12      	subs	r2, r2, r0
 8001204:	fbb2 f0f8 	udiv	r0, r2, r8
 8001208:	fb08 2210 	mls	r2, r8, r0, r2
 800120c:	fb00 f109 	mul.w	r1, r0, r9
 8001210:	b2a4      	uxth	r4, r4
 8001212:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8001216:	42a1      	cmp	r1, r4
 8001218:	d909      	bls.n	800122e <__udivmoddi4+0x92>
 800121a:	193c      	adds	r4, r7, r4
 800121c:	f100 32ff 	add.w	r2, r0, #4294967295
 8001220:	f080 8103 	bcs.w	800142a <__udivmoddi4+0x28e>
 8001224:	42a1      	cmp	r1, r4
 8001226:	f240 8100 	bls.w	800142a <__udivmoddi4+0x28e>
 800122a:	3802      	subs	r0, #2
 800122c:	443c      	add	r4, r7
 800122e:	1a64      	subs	r4, r4, r1
 8001230:	2100      	movs	r1, #0
 8001232:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8001236:	b11e      	cbz	r6, 8001240 <__udivmoddi4+0xa4>
 8001238:	2200      	movs	r2, #0
 800123a:	40dc      	lsrs	r4, r3
 800123c:	e9c6 4200 	strd	r4, r2, [r6]
 8001240:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001244:	b902      	cbnz	r2, 8001248 <__udivmoddi4+0xac>
 8001246:	deff      	udf	#255	; 0xff
 8001248:	fab2 f382 	clz	r3, r2
 800124c:	2b00      	cmp	r3, #0
 800124e:	d14f      	bne.n	80012f0 <__udivmoddi4+0x154>
 8001250:	1a8d      	subs	r5, r1, r2
 8001252:	2101      	movs	r1, #1
 8001254:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8001258:	fa1f f882 	uxth.w	r8, r2
 800125c:	fbb5 fcfe 	udiv	ip, r5, lr
 8001260:	fb0e 551c 	mls	r5, lr, ip, r5
 8001264:	fb08 f00c 	mul.w	r0, r8, ip
 8001268:	0c22      	lsrs	r2, r4, #16
 800126a:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 800126e:	42a8      	cmp	r0, r5
 8001270:	d907      	bls.n	8001282 <__udivmoddi4+0xe6>
 8001272:	197d      	adds	r5, r7, r5
 8001274:	f10c 32ff 	add.w	r2, ip, #4294967295
 8001278:	d202      	bcs.n	8001280 <__udivmoddi4+0xe4>
 800127a:	42a8      	cmp	r0, r5
 800127c:	f200 80e9 	bhi.w	8001452 <__udivmoddi4+0x2b6>
 8001280:	4694      	mov	ip, r2
 8001282:	1a2d      	subs	r5, r5, r0
 8001284:	fbb5 f0fe 	udiv	r0, r5, lr
 8001288:	fb0e 5510 	mls	r5, lr, r0, r5
 800128c:	fb08 f800 	mul.w	r8, r8, r0
 8001290:	b2a4      	uxth	r4, r4
 8001292:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8001296:	45a0      	cmp	r8, r4
 8001298:	d907      	bls.n	80012aa <__udivmoddi4+0x10e>
 800129a:	193c      	adds	r4, r7, r4
 800129c:	f100 32ff 	add.w	r2, r0, #4294967295
 80012a0:	d202      	bcs.n	80012a8 <__udivmoddi4+0x10c>
 80012a2:	45a0      	cmp	r8, r4
 80012a4:	f200 80d9 	bhi.w	800145a <__udivmoddi4+0x2be>
 80012a8:	4610      	mov	r0, r2
 80012aa:	eba4 0408 	sub.w	r4, r4, r8
 80012ae:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80012b2:	e7c0      	b.n	8001236 <__udivmoddi4+0x9a>
 80012b4:	428b      	cmp	r3, r1
 80012b6:	d908      	bls.n	80012ca <__udivmoddi4+0x12e>
 80012b8:	2e00      	cmp	r6, #0
 80012ba:	f000 80b1 	beq.w	8001420 <__udivmoddi4+0x284>
 80012be:	2100      	movs	r1, #0
 80012c0:	e9c6 0500 	strd	r0, r5, [r6]
 80012c4:	4608      	mov	r0, r1
 80012c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012ca:	fab3 f183 	clz	r1, r3
 80012ce:	2900      	cmp	r1, #0
 80012d0:	d14b      	bne.n	800136a <__udivmoddi4+0x1ce>
 80012d2:	42ab      	cmp	r3, r5
 80012d4:	d302      	bcc.n	80012dc <__udivmoddi4+0x140>
 80012d6:	4282      	cmp	r2, r0
 80012d8:	f200 80b9 	bhi.w	800144e <__udivmoddi4+0x2b2>
 80012dc:	1a84      	subs	r4, r0, r2
 80012de:	eb65 0303 	sbc.w	r3, r5, r3
 80012e2:	2001      	movs	r0, #1
 80012e4:	469e      	mov	lr, r3
 80012e6:	2e00      	cmp	r6, #0
 80012e8:	d0aa      	beq.n	8001240 <__udivmoddi4+0xa4>
 80012ea:	e9c6 4e00 	strd	r4, lr, [r6]
 80012ee:	e7a7      	b.n	8001240 <__udivmoddi4+0xa4>
 80012f0:	409f      	lsls	r7, r3
 80012f2:	f1c3 0220 	rsb	r2, r3, #32
 80012f6:	40d1      	lsrs	r1, r2
 80012f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80012fc:	fbb1 f0fe 	udiv	r0, r1, lr
 8001300:	fa1f f887 	uxth.w	r8, r7
 8001304:	fb0e 1110 	mls	r1, lr, r0, r1
 8001308:	fa24 f202 	lsr.w	r2, r4, r2
 800130c:	409d      	lsls	r5, r3
 800130e:	fb00 fc08 	mul.w	ip, r0, r8
 8001312:	432a      	orrs	r2, r5
 8001314:	0c15      	lsrs	r5, r2, #16
 8001316:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 800131a:	45ac      	cmp	ip, r5
 800131c:	fa04 f403 	lsl.w	r4, r4, r3
 8001320:	d909      	bls.n	8001336 <__udivmoddi4+0x19a>
 8001322:	197d      	adds	r5, r7, r5
 8001324:	f100 31ff 	add.w	r1, r0, #4294967295
 8001328:	f080 808f 	bcs.w	800144a <__udivmoddi4+0x2ae>
 800132c:	45ac      	cmp	ip, r5
 800132e:	f240 808c 	bls.w	800144a <__udivmoddi4+0x2ae>
 8001332:	3802      	subs	r0, #2
 8001334:	443d      	add	r5, r7
 8001336:	eba5 050c 	sub.w	r5, r5, ip
 800133a:	fbb5 f1fe 	udiv	r1, r5, lr
 800133e:	fb0e 5c11 	mls	ip, lr, r1, r5
 8001342:	fb01 f908 	mul.w	r9, r1, r8
 8001346:	b295      	uxth	r5, r2
 8001348:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800134c:	45a9      	cmp	r9, r5
 800134e:	d907      	bls.n	8001360 <__udivmoddi4+0x1c4>
 8001350:	197d      	adds	r5, r7, r5
 8001352:	f101 32ff 	add.w	r2, r1, #4294967295
 8001356:	d274      	bcs.n	8001442 <__udivmoddi4+0x2a6>
 8001358:	45a9      	cmp	r9, r5
 800135a:	d972      	bls.n	8001442 <__udivmoddi4+0x2a6>
 800135c:	3902      	subs	r1, #2
 800135e:	443d      	add	r5, r7
 8001360:	eba5 0509 	sub.w	r5, r5, r9
 8001364:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001368:	e778      	b.n	800125c <__udivmoddi4+0xc0>
 800136a:	f1c1 0720 	rsb	r7, r1, #32
 800136e:	408b      	lsls	r3, r1
 8001370:	fa22 fc07 	lsr.w	ip, r2, r7
 8001374:	ea4c 0c03 	orr.w	ip, ip, r3
 8001378:	fa25 f407 	lsr.w	r4, r5, r7
 800137c:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8001380:	fbb4 f9fe 	udiv	r9, r4, lr
 8001384:	fa1f f88c 	uxth.w	r8, ip
 8001388:	fb0e 4419 	mls	r4, lr, r9, r4
 800138c:	fa20 f307 	lsr.w	r3, r0, r7
 8001390:	fb09 fa08 	mul.w	sl, r9, r8
 8001394:	408d      	lsls	r5, r1
 8001396:	431d      	orrs	r5, r3
 8001398:	0c2b      	lsrs	r3, r5, #16
 800139a:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800139e:	45a2      	cmp	sl, r4
 80013a0:	fa02 f201 	lsl.w	r2, r2, r1
 80013a4:	fa00 f301 	lsl.w	r3, r0, r1
 80013a8:	d909      	bls.n	80013be <__udivmoddi4+0x222>
 80013aa:	eb1c 0404 	adds.w	r4, ip, r4
 80013ae:	f109 30ff 	add.w	r0, r9, #4294967295
 80013b2:	d248      	bcs.n	8001446 <__udivmoddi4+0x2aa>
 80013b4:	45a2      	cmp	sl, r4
 80013b6:	d946      	bls.n	8001446 <__udivmoddi4+0x2aa>
 80013b8:	f1a9 0902 	sub.w	r9, r9, #2
 80013bc:	4464      	add	r4, ip
 80013be:	eba4 040a 	sub.w	r4, r4, sl
 80013c2:	fbb4 f0fe 	udiv	r0, r4, lr
 80013c6:	fb0e 4410 	mls	r4, lr, r0, r4
 80013ca:	fb00 fa08 	mul.w	sl, r0, r8
 80013ce:	b2ad      	uxth	r5, r5
 80013d0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80013d4:	45a2      	cmp	sl, r4
 80013d6:	d908      	bls.n	80013ea <__udivmoddi4+0x24e>
 80013d8:	eb1c 0404 	adds.w	r4, ip, r4
 80013dc:	f100 35ff 	add.w	r5, r0, #4294967295
 80013e0:	d22d      	bcs.n	800143e <__udivmoddi4+0x2a2>
 80013e2:	45a2      	cmp	sl, r4
 80013e4:	d92b      	bls.n	800143e <__udivmoddi4+0x2a2>
 80013e6:	3802      	subs	r0, #2
 80013e8:	4464      	add	r4, ip
 80013ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80013ee:	fba0 8902 	umull	r8, r9, r0, r2
 80013f2:	eba4 040a 	sub.w	r4, r4, sl
 80013f6:	454c      	cmp	r4, r9
 80013f8:	46c6      	mov	lr, r8
 80013fa:	464d      	mov	r5, r9
 80013fc:	d319      	bcc.n	8001432 <__udivmoddi4+0x296>
 80013fe:	d016      	beq.n	800142e <__udivmoddi4+0x292>
 8001400:	b15e      	cbz	r6, 800141a <__udivmoddi4+0x27e>
 8001402:	ebb3 020e 	subs.w	r2, r3, lr
 8001406:	eb64 0405 	sbc.w	r4, r4, r5
 800140a:	fa04 f707 	lsl.w	r7, r4, r7
 800140e:	fa22 f301 	lsr.w	r3, r2, r1
 8001412:	431f      	orrs	r7, r3
 8001414:	40cc      	lsrs	r4, r1
 8001416:	e9c6 7400 	strd	r7, r4, [r6]
 800141a:	2100      	movs	r1, #0
 800141c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001420:	4631      	mov	r1, r6
 8001422:	4630      	mov	r0, r6
 8001424:	e70c      	b.n	8001240 <__udivmoddi4+0xa4>
 8001426:	468c      	mov	ip, r1
 8001428:	e6eb      	b.n	8001202 <__udivmoddi4+0x66>
 800142a:	4610      	mov	r0, r2
 800142c:	e6ff      	b.n	800122e <__udivmoddi4+0x92>
 800142e:	4543      	cmp	r3, r8
 8001430:	d2e6      	bcs.n	8001400 <__udivmoddi4+0x264>
 8001432:	ebb8 0e02 	subs.w	lr, r8, r2
 8001436:	eb69 050c 	sbc.w	r5, r9, ip
 800143a:	3801      	subs	r0, #1
 800143c:	e7e0      	b.n	8001400 <__udivmoddi4+0x264>
 800143e:	4628      	mov	r0, r5
 8001440:	e7d3      	b.n	80013ea <__udivmoddi4+0x24e>
 8001442:	4611      	mov	r1, r2
 8001444:	e78c      	b.n	8001360 <__udivmoddi4+0x1c4>
 8001446:	4681      	mov	r9, r0
 8001448:	e7b9      	b.n	80013be <__udivmoddi4+0x222>
 800144a:	4608      	mov	r0, r1
 800144c:	e773      	b.n	8001336 <__udivmoddi4+0x19a>
 800144e:	4608      	mov	r0, r1
 8001450:	e749      	b.n	80012e6 <__udivmoddi4+0x14a>
 8001452:	f1ac 0c02 	sub.w	ip, ip, #2
 8001456:	443d      	add	r5, r7
 8001458:	e713      	b.n	8001282 <__udivmoddi4+0xe6>
 800145a:	3802      	subs	r0, #2
 800145c:	443c      	add	r4, r7
 800145e:	e724      	b.n	80012aa <__udivmoddi4+0x10e>

08001460 <__aeabi_idiv0>:
 8001460:	4770      	bx	lr
 8001462:	bf00      	nop

08001464 <APP_Init>:
extern PID_t Straight_PID;
extern Encoder_struct encoder_t;
extern float fianl_speed;

void APP_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b08a      	sub	sp, #40	; 0x28
 8001468:	af00      	add	r7, sp, #0
	ClockInit();
 800146a:	f000 f881 	bl	8001570 <ClockInit>

	SetJustFloatPort(USART1);
 800146e:	482f      	ldr	r0, [pc, #188]	; (800152c <APP_Init+0xc8>)
 8001470:	f000 fa3c 	bl	80018ec <SetJustFloatPort>
	SetSerialPrintfTarget(USART1);
 8001474:	482d      	ldr	r0, [pc, #180]	; (800152c <APP_Init+0xc8>)
 8001476:	f000 fd07 	bl	8001e88 <SetSerialPrintfTarget>

	TB6612_IO_Iint();
 800147a:	f000 fd6b 	bl	8001f54 <TB6612_IO_Iint>
	TB6612_init(&TB6612_IO);
 800147e:	482c      	ldr	r0, [pc, #176]	; (8001530 <APP_Init+0xcc>)
 8001480:	f000 fda2 	bl	8001fc8 <TB6612_init>

	encoder_init();
 8001484:	f000 fed2 	bl	800222c <encoder_init>
	PID_Init();
 8001488:	f000 faa8 	bl	80019dc <PID_Init>

	printf("Start.\r\n");
 800148c:	4829      	ldr	r0, [pc, #164]	; (8001534 <APP_Init+0xd0>)
 800148e:	f007 ffc3 	bl	8009418 <puts>
	MPU_Error_t ret = MPU_DMP_Init(&hi2c1, 100);
 8001492:	2164      	movs	r1, #100	; 0x64
 8001494:	4828      	ldr	r0, [pc, #160]	; (8001538 <APP_Init+0xd4>)
 8001496:	f003 ff4d 	bl	8005334 <MPU_DMP_Init>
 800149a:	4603      	mov	r3, r0
 800149c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while(ret != MPU_OK)
 80014a0:	e010      	b.n	80014c4 <APP_Init+0x60>
	{
		printf("MPU Init error with code: %d\r\n", ret);
 80014a2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014a6:	4619      	mov	r1, r3
 80014a8:	4824      	ldr	r0, [pc, #144]	; (800153c <APP_Init+0xd8>)
 80014aa:	f007 ff2f 	bl	800930c <iprintf>
		SleepMillisecond(400);
 80014ae:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80014b2:	f000 f879 	bl	80015a8 <SleepMillisecond>
		ret = MPU_DMP_Init(&hi2c1, 100);
 80014b6:	2164      	movs	r1, #100	; 0x64
 80014b8:	481f      	ldr	r0, [pc, #124]	; (8001538 <APP_Init+0xd4>)
 80014ba:	f003 ff3b 	bl	8005334 <MPU_DMP_Init>
 80014be:	4603      	mov	r3, r0
 80014c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while(ret != MPU_OK)
 80014c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d1ea      	bne.n	80014a2 <APP_Init+0x3e>
	}
	printf("MPU OK\r\n");
 80014cc:	481c      	ldr	r0, [pc, #112]	; (8001540 <APP_Init+0xdc>)
 80014ce:	f007 ffa3 	bl	8009418 <puts>
	set_int_enable(1);
 80014d2:	2001      	movs	r0, #1
 80014d4:	f001 fecc 	bl	8003270 <set_int_enable>

	while(1)
	{
		waitPID_Flag();
 80014d8:	f000 fc10 	bl	8001cfc <waitPID_Flag>
		float data[] = {Speed_PID.proportion,Speed_PID.integral,Speed_PID.integral_output,fianl_speed,Speed_PID.differential,Speed_PID.PID_Output,straught_out,pitch};
 80014dc:	4b19      	ldr	r3, [pc, #100]	; (8001544 <APP_Init+0xe0>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	607b      	str	r3, [r7, #4]
 80014e2:	4b18      	ldr	r3, [pc, #96]	; (8001544 <APP_Init+0xe0>)
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	60bb      	str	r3, [r7, #8]
 80014e8:	4b16      	ldr	r3, [pc, #88]	; (8001544 <APP_Init+0xe0>)
 80014ea:	695b      	ldr	r3, [r3, #20]
 80014ec:	60fb      	str	r3, [r7, #12]
 80014ee:	4b16      	ldr	r3, [pc, #88]	; (8001548 <APP_Init+0xe4>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	613b      	str	r3, [r7, #16]
 80014f4:	4b13      	ldr	r3, [pc, #76]	; (8001544 <APP_Init+0xe0>)
 80014f6:	689b      	ldr	r3, [r3, #8]
 80014f8:	617b      	str	r3, [r7, #20]
 80014fa:	4b12      	ldr	r3, [pc, #72]	; (8001544 <APP_Init+0xe0>)
 80014fc:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff fb9b 	bl	8000c3c <__aeabi_i2f>
 8001506:	4603      	mov	r3, r0
 8001508:	61bb      	str	r3, [r7, #24]
 800150a:	4b10      	ldr	r3, [pc, #64]	; (800154c <APP_Init+0xe8>)
 800150c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001510:	4618      	mov	r0, r3
 8001512:	f7ff fb93 	bl	8000c3c <__aeabi_i2f>
 8001516:	4603      	mov	r3, r0
 8001518:	61fb      	str	r3, [r7, #28]
 800151a:	4b0d      	ldr	r3, [pc, #52]	; (8001550 <APP_Init+0xec>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	623b      	str	r3, [r7, #32]
		SendJustFloatFrame(data, 8);
 8001520:	1d3b      	adds	r3, r7, #4
 8001522:	2108      	movs	r1, #8
 8001524:	4618      	mov	r0, r3
 8001526:	f000 f9ef 	bl	8001908 <SendJustFloatFrame>
	{
 800152a:	e7d5      	b.n	80014d8 <APP_Init+0x74>
 800152c:	40013800 	.word	0x40013800
 8001530:	200001b0 	.word	0x200001b0
 8001534:	0800ad50 	.word	0x0800ad50
 8001538:	20000200 	.word	0x20000200
 800153c:	0800ad58 	.word	0x0800ad58
 8001540:	0800ad78 	.word	0x0800ad78
 8001544:	2000017c 	.word	0x2000017c
 8001548:	2000011c 	.word	0x2000011c
 800154c:	20000122 	.word	0x20000122
 8001550:	20000108 	.word	0x20000108

08001554 <SysTickInterruptHandler>:
/**
 * @brief: Systick interrupt function handle.
 * @note:  Place it in the systick function with a period of 1ms.
 */
__attribute__((always_inline)) inline void SysTickInterruptHandler(void)
{
 8001554:	b480      	push	{r7}
 8001556:	af00      	add	r7, sp, #0
	_milliseconds ++;
 8001558:	4b04      	ldr	r3, [pc, #16]	; (800156c <SysTickInterruptHandler+0x18>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	3301      	adds	r3, #1
 800155e:	4a03      	ldr	r2, [pc, #12]	; (800156c <SysTickInterruptHandler+0x18>)
 8001560:	6013      	str	r3, [r2, #0]
}
 8001562:	bf00      	nop
 8001564:	46bd      	mov	sp, r7
 8001566:	bc80      	pop	{r7}
 8001568:	4770      	bx	lr
 800156a:	bf00      	nop
 800156c:	200000d8 	.word	0x200000d8

08001570 <ClockInit>:

void ClockInit(void)
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0
	microsecondProportion = (SysTick -> LOAD + 1) / 1000;
 8001574:	4b09      	ldr	r3, [pc, #36]	; (800159c <ClockInit+0x2c>)
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	3301      	adds	r3, #1
 800157a:	4a09      	ldr	r2, [pc, #36]	; (80015a0 <ClockInit+0x30>)
 800157c:	fba2 2303 	umull	r2, r3, r2, r3
 8001580:	099b      	lsrs	r3, r3, #6
 8001582:	4a08      	ldr	r2, [pc, #32]	; (80015a4 <ClockInit+0x34>)
 8001584:	6013      	str	r3, [r2, #0]
	SysTick -> CTRL |= (SysTick_CTRL_ENABLE_Msk | SysTick_CTRL_TICKINT_Msk);
 8001586:	4b05      	ldr	r3, [pc, #20]	; (800159c <ClockInit+0x2c>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4a04      	ldr	r2, [pc, #16]	; (800159c <ClockInit+0x2c>)
 800158c:	f043 0303 	orr.w	r3, r3, #3
 8001590:	6013      	str	r3, [r2, #0]
}
 8001592:	bf00      	nop
 8001594:	46bd      	mov	sp, r7
 8001596:	bc80      	pop	{r7}
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	e000e010 	.word	0xe000e010
 80015a0:	10624dd3 	.word	0x10624dd3
 80015a4:	200000dc 	.word	0x200000dc

080015a8 <SleepMillisecond>:
/**
 * @brief: Sleep milliseconds.
 * @param: Milliseconds.
 */
void SleepMillisecond(mtime_t milliseconds)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b085      	sub	sp, #20
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
	uint32_t startVal = SysTick -> VAL;
 80015b0:	4b0c      	ldr	r3, [pc, #48]	; (80015e4 <SleepMillisecond+0x3c>)
 80015b2:	689b      	ldr	r3, [r3, #8]
 80015b4:	60fb      	str	r3, [r7, #12]
	mtime_t startMillisecond = _milliseconds;
 80015b6:	4b0c      	ldr	r3, [pc, #48]	; (80015e8 <SleepMillisecond+0x40>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	60bb      	str	r3, [r7, #8]

	while(startMillisecond + milliseconds > _milliseconds);
 80015bc:	bf00      	nop
 80015be:	68ba      	ldr	r2, [r7, #8]
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	441a      	add	r2, r3
 80015c4:	4b08      	ldr	r3, [pc, #32]	; (80015e8 <SleepMillisecond+0x40>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	429a      	cmp	r2, r3
 80015ca:	d8f8      	bhi.n	80015be <SleepMillisecond+0x16>
	while(startVal < SysTick -> VAL);
 80015cc:	bf00      	nop
 80015ce:	4b05      	ldr	r3, [pc, #20]	; (80015e4 <SleepMillisecond+0x3c>)
 80015d0:	689b      	ldr	r3, [r3, #8]
 80015d2:	68fa      	ldr	r2, [r7, #12]
 80015d4:	429a      	cmp	r2, r3
 80015d6:	d3fa      	bcc.n	80015ce <SleepMillisecond+0x26>
}
 80015d8:	bf00      	nop
 80015da:	bf00      	nop
 80015dc:	3714      	adds	r7, #20
 80015de:	46bd      	mov	sp, r7
 80015e0:	bc80      	pop	{r7}
 80015e2:	4770      	bx	lr
 80015e4:	e000e010 	.word	0xe000e010
 80015e8:	200000d8 	.word	0x200000d8

080015ec <GetCurrentTimeMillisecond>:
/**
 * @brief:  Get system running time.
 * @return: Time in Milliseconds.
 */
__attribute__((always_inline)) inline mtime_t GetCurrentTimeMillisecond(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0
	return _milliseconds;
 80015f0:	4b02      	ldr	r3, [pc, #8]	; (80015fc <GetCurrentTimeMillisecond+0x10>)
 80015f2:	681b      	ldr	r3, [r3, #0]
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bc80      	pop	{r7}
 80015fa:	4770      	bx	lr
 80015fc:	200000d8 	.word	0x200000d8

08001600 <DebugHandler>:
/**
 * @brief: Debug handler.
 * @param: Debug Port raw data.
 */
__attribute__((always_inline)) inline void DebugHandler(uint8_t data)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
 8001606:	4603      	mov	r3, r0
 8001608:	71fb      	strb	r3, [r7, #7]
	static uint8_t buffer[32] = { '\0' };
	static uint8_t len = 0;
	GeneratePraiseWithSuffixMethod(data, "\r\n", 2, buffer, 32, len, PIDAdjust(buffer, len - 2));
 800160a:	4b21      	ldr	r3, [pc, #132]	; (8001690 <DebugHandler+0x90>)
 800160c:	781b      	ldrb	r3, [r3, #0]
 800160e:	2b1f      	cmp	r3, #31
 8001610:	d832      	bhi.n	8001678 <DebugHandler+0x78>
 8001612:	4b1f      	ldr	r3, [pc, #124]	; (8001690 <DebugHandler+0x90>)
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	461a      	mov	r2, r3
 8001618:	4b1e      	ldr	r3, [pc, #120]	; (8001694 <DebugHandler+0x94>)
 800161a:	4413      	add	r3, r2
 800161c:	79fa      	ldrb	r2, [r7, #7]
 800161e:	701a      	strb	r2, [r3, #0]
 8001620:	4b1b      	ldr	r3, [pc, #108]	; (8001690 <DebugHandler+0x90>)
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	3301      	adds	r3, #1
 8001626:	b2da      	uxtb	r2, r3
 8001628:	4b19      	ldr	r3, [pc, #100]	; (8001690 <DebugHandler+0x90>)
 800162a:	701a      	strb	r2, [r3, #0]
 800162c:	4b18      	ldr	r3, [pc, #96]	; (8001690 <DebugHandler+0x90>)
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	2b01      	cmp	r3, #1
 8001632:	d929      	bls.n	8001688 <DebugHandler+0x88>
 8001634:	4b16      	ldr	r3, [pc, #88]	; (8001690 <DebugHandler+0x90>)
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	3b02      	subs	r3, #2
 800163a:	4a16      	ldr	r2, [pc, #88]	; (8001694 <DebugHandler+0x94>)
 800163c:	4413      	add	r3, r2
 800163e:	2202      	movs	r2, #2
 8001640:	4915      	ldr	r1, [pc, #84]	; (8001698 <DebugHandler+0x98>)
 8001642:	4618      	mov	r0, r3
 8001644:	f007 fe4c 	bl	80092e0 <memcmp>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d11c      	bne.n	8001688 <DebugHandler+0x88>
 800164e:	4b10      	ldr	r3, [pc, #64]	; (8001690 <DebugHandler+0x90>)
 8001650:	781a      	ldrb	r2, [r3, #0]
 8001652:	4b12      	ldr	r3, [pc, #72]	; (800169c <DebugHandler+0x9c>)
 8001654:	701a      	strb	r2, [r3, #0]
 8001656:	4b11      	ldr	r3, [pc, #68]	; (800169c <DebugHandler+0x9c>)
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	3b02      	subs	r3, #2
 800165c:	b2db      	uxtb	r3, r3
 800165e:	4619      	mov	r1, r3
 8001660:	480c      	ldr	r0, [pc, #48]	; (8001694 <DebugHandler+0x94>)
 8001662:	f000 f81d 	bl	80016a0 <PIDAdjust>
 8001666:	4b0a      	ldr	r3, [pc, #40]	; (8001690 <DebugHandler+0x90>)
 8001668:	2200      	movs	r2, #0
 800166a:	701a      	strb	r2, [r3, #0]
 800166c:	2220      	movs	r2, #32
 800166e:	2100      	movs	r1, #0
 8001670:	4808      	ldr	r0, [pc, #32]	; (8001694 <DebugHandler+0x94>)
 8001672:	f007 fe43 	bl	80092fc <memset>
}
 8001676:	e007      	b.n	8001688 <DebugHandler+0x88>
	GeneratePraiseWithSuffixMethod(data, "\r\n", 2, buffer, 32, len, PIDAdjust(buffer, len - 2));
 8001678:	4b05      	ldr	r3, [pc, #20]	; (8001690 <DebugHandler+0x90>)
 800167a:	2200      	movs	r2, #0
 800167c:	701a      	strb	r2, [r3, #0]
 800167e:	2220      	movs	r2, #32
 8001680:	2100      	movs	r1, #0
 8001682:	4804      	ldr	r0, [pc, #16]	; (8001694 <DebugHandler+0x94>)
 8001684:	f007 fe3a 	bl	80092fc <memset>
}
 8001688:	bf00      	nop
 800168a:	3708      	adds	r7, #8
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	200000e0 	.word	0x200000e0
 8001694:	200000e4 	.word	0x200000e4
 8001698:	0800ad80 	.word	0x0800ad80
 800169c:	20000104 	.word	0x20000104

080016a0 <PIDAdjust>:

extern PID_t Speed_PID;
extern PID_t Straight_PID;

void PIDAdjust(uint8_t *data, uint8_t len)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b08a      	sub	sp, #40	; 0x28
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
 80016a8:	460b      	mov	r3, r1
 80016aa:	70fb      	strb	r3, [r7, #3]
	MatchKeyFloat(data, len, "AP:", 3, Straight_PID.proportion);
 80016ac:	78fb      	ldrb	r3, [r7, #3]
 80016ae:	2b07      	cmp	r3, #7
 80016b0:	d112      	bne.n	80016d8 <PIDAdjust+0x38>
 80016b2:	2203      	movs	r2, #3
 80016b4:	4957      	ldr	r1, [pc, #348]	; (8001814 <PIDAdjust+0x174>)
 80016b6:	6878      	ldr	r0, [r7, #4]
 80016b8:	f007 fe12 	bl	80092e0 <memcmp>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d10a      	bne.n	80016d8 <PIDAdjust+0x38>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	3303      	adds	r3, #3
 80016c6:	607b      	str	r3, [r7, #4]
 80016c8:	4b53      	ldr	r3, [pc, #332]	; (8001818 <PIDAdjust+0x178>)
 80016ca:	627b      	str	r3, [r7, #36]	; 0x24
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	461a      	mov	r2, r3
 80016d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016d4:	601a      	str	r2, [r3, #0]
 80016d6:	e099      	b.n	800180c <PIDAdjust+0x16c>
	MatchKeyFloat(data, len, "AI:", 3, Straight_PID.integral);
 80016d8:	78fb      	ldrb	r3, [r7, #3]
 80016da:	2b07      	cmp	r3, #7
 80016dc:	d112      	bne.n	8001704 <PIDAdjust+0x64>
 80016de:	2203      	movs	r2, #3
 80016e0:	494e      	ldr	r1, [pc, #312]	; (800181c <PIDAdjust+0x17c>)
 80016e2:	6878      	ldr	r0, [r7, #4]
 80016e4:	f007 fdfc 	bl	80092e0 <memcmp>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d10a      	bne.n	8001704 <PIDAdjust+0x64>
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	3303      	adds	r3, #3
 80016f2:	607b      	str	r3, [r7, #4]
 80016f4:	4b4a      	ldr	r3, [pc, #296]	; (8001820 <PIDAdjust+0x180>)
 80016f6:	623b      	str	r3, [r7, #32]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	461a      	mov	r2, r3
 80016fe:	6a3b      	ldr	r3, [r7, #32]
 8001700:	601a      	str	r2, [r3, #0]
 8001702:	e083      	b.n	800180c <PIDAdjust+0x16c>
	MatchKeyFloat(data, len, "AD:", 3, Straight_PID.differential);
 8001704:	78fb      	ldrb	r3, [r7, #3]
 8001706:	2b07      	cmp	r3, #7
 8001708:	d112      	bne.n	8001730 <PIDAdjust+0x90>
 800170a:	2203      	movs	r2, #3
 800170c:	4945      	ldr	r1, [pc, #276]	; (8001824 <PIDAdjust+0x184>)
 800170e:	6878      	ldr	r0, [r7, #4]
 8001710:	f007 fde6 	bl	80092e0 <memcmp>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d10a      	bne.n	8001730 <PIDAdjust+0x90>
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	3303      	adds	r3, #3
 800171e:	607b      	str	r3, [r7, #4]
 8001720:	4b41      	ldr	r3, [pc, #260]	; (8001828 <PIDAdjust+0x188>)
 8001722:	61fb      	str	r3, [r7, #28]
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	461a      	mov	r2, r3
 800172a:	69fb      	ldr	r3, [r7, #28]
 800172c:	601a      	str	r2, [r3, #0]
 800172e:	e06d      	b.n	800180c <PIDAdjust+0x16c>
	MatchKeyFloat(data, len, "AT:", 3, Straight_PID.target_value);
 8001730:	78fb      	ldrb	r3, [r7, #3]
 8001732:	2b07      	cmp	r3, #7
 8001734:	d112      	bne.n	800175c <PIDAdjust+0xbc>
 8001736:	2203      	movs	r2, #3
 8001738:	493c      	ldr	r1, [pc, #240]	; (800182c <PIDAdjust+0x18c>)
 800173a:	6878      	ldr	r0, [r7, #4]
 800173c:	f007 fdd0 	bl	80092e0 <memcmp>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d10a      	bne.n	800175c <PIDAdjust+0xbc>
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	3303      	adds	r3, #3
 800174a:	607b      	str	r3, [r7, #4]
 800174c:	4b38      	ldr	r3, [pc, #224]	; (8001830 <PIDAdjust+0x190>)
 800174e:	61bb      	str	r3, [r7, #24]
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	461a      	mov	r2, r3
 8001756:	69bb      	ldr	r3, [r7, #24]
 8001758:	601a      	str	r2, [r3, #0]
 800175a:	e057      	b.n	800180c <PIDAdjust+0x16c>
//	MatchKeyFloat(data, len, "AMI:", 4, Straight_PID.maximumAbsValueOfIntegrationOutput);

	MatchKeyFloat(data, len, "SP:", 3, Speed_PID.proportion);
 800175c:	78fb      	ldrb	r3, [r7, #3]
 800175e:	2b07      	cmp	r3, #7
 8001760:	d112      	bne.n	8001788 <PIDAdjust+0xe8>
 8001762:	2203      	movs	r2, #3
 8001764:	4933      	ldr	r1, [pc, #204]	; (8001834 <PIDAdjust+0x194>)
 8001766:	6878      	ldr	r0, [r7, #4]
 8001768:	f007 fdba 	bl	80092e0 <memcmp>
 800176c:	4603      	mov	r3, r0
 800176e:	2b00      	cmp	r3, #0
 8001770:	d10a      	bne.n	8001788 <PIDAdjust+0xe8>
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	3303      	adds	r3, #3
 8001776:	607b      	str	r3, [r7, #4]
 8001778:	4b2f      	ldr	r3, [pc, #188]	; (8001838 <PIDAdjust+0x198>)
 800177a:	617b      	str	r3, [r7, #20]
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	461a      	mov	r2, r3
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	601a      	str	r2, [r3, #0]
 8001786:	e041      	b.n	800180c <PIDAdjust+0x16c>
	MatchKeyFloat(data, len, "SI:", 3, Speed_PID.integral);
 8001788:	78fb      	ldrb	r3, [r7, #3]
 800178a:	2b07      	cmp	r3, #7
 800178c:	d112      	bne.n	80017b4 <PIDAdjust+0x114>
 800178e:	2203      	movs	r2, #3
 8001790:	492a      	ldr	r1, [pc, #168]	; (800183c <PIDAdjust+0x19c>)
 8001792:	6878      	ldr	r0, [r7, #4]
 8001794:	f007 fda4 	bl	80092e0 <memcmp>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d10a      	bne.n	80017b4 <PIDAdjust+0x114>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	3303      	adds	r3, #3
 80017a2:	607b      	str	r3, [r7, #4]
 80017a4:	4b26      	ldr	r3, [pc, #152]	; (8001840 <PIDAdjust+0x1a0>)
 80017a6:	613b      	str	r3, [r7, #16]
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	461a      	mov	r2, r3
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	601a      	str	r2, [r3, #0]
 80017b2:	e02b      	b.n	800180c <PIDAdjust+0x16c>
	MatchKeyFloat(data, len, "SD:", 3, Speed_PID.differential);
 80017b4:	78fb      	ldrb	r3, [r7, #3]
 80017b6:	2b07      	cmp	r3, #7
 80017b8:	d112      	bne.n	80017e0 <PIDAdjust+0x140>
 80017ba:	2203      	movs	r2, #3
 80017bc:	4921      	ldr	r1, [pc, #132]	; (8001844 <PIDAdjust+0x1a4>)
 80017be:	6878      	ldr	r0, [r7, #4]
 80017c0:	f007 fd8e 	bl	80092e0 <memcmp>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d10a      	bne.n	80017e0 <PIDAdjust+0x140>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	3303      	adds	r3, #3
 80017ce:	607b      	str	r3, [r7, #4]
 80017d0:	4b1d      	ldr	r3, [pc, #116]	; (8001848 <PIDAdjust+0x1a8>)
 80017d2:	60fb      	str	r3, [r7, #12]
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	461a      	mov	r2, r3
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	601a      	str	r2, [r3, #0]
 80017de:	e015      	b.n	800180c <PIDAdjust+0x16c>
	MatchKeyFloat(data, len, "SL:", 3, Speed_PID.limitintegral);
 80017e0:	78fb      	ldrb	r3, [r7, #3]
 80017e2:	2b07      	cmp	r3, #7
 80017e4:	d112      	bne.n	800180c <PIDAdjust+0x16c>
 80017e6:	2203      	movs	r2, #3
 80017e8:	4918      	ldr	r1, [pc, #96]	; (800184c <PIDAdjust+0x1ac>)
 80017ea:	6878      	ldr	r0, [r7, #4]
 80017ec:	f007 fd78 	bl	80092e0 <memcmp>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d10a      	bne.n	800180c <PIDAdjust+0x16c>
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	3303      	adds	r3, #3
 80017fa:	607b      	str	r3, [r7, #4]
 80017fc:	4b14      	ldr	r3, [pc, #80]	; (8001850 <PIDAdjust+0x1b0>)
 80017fe:	60bb      	str	r3, [r7, #8]
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	461a      	mov	r2, r3
 8001806:	68bb      	ldr	r3, [r7, #8]
 8001808:	601a      	str	r2, [r3, #0]
 800180a:	bf00      	nop
}
 800180c:	3728      	adds	r7, #40	; 0x28
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	0800ad84 	.word	0x0800ad84
 8001818:	20000148 	.word	0x20000148
 800181c:	0800ad88 	.word	0x0800ad88
 8001820:	2000014c 	.word	0x2000014c
 8001824:	0800ad8c 	.word	0x0800ad8c
 8001828:	20000150 	.word	0x20000150
 800182c:	0800ad90 	.word	0x0800ad90
 8001830:	20000174 	.word	0x20000174
 8001834:	0800ad94 	.word	0x0800ad94
 8001838:	2000017c 	.word	0x2000017c
 800183c:	0800ad98 	.word	0x0800ad98
 8001840:	20000180 	.word	0x20000180
 8001844:	0800ad9c 	.word	0x0800ad9c
 8001848:	20000184 	.word	0x20000184
 800184c:	0800ada0 	.word	0x0800ada0
 8001850:	20000188 	.word	0x20000188

08001854 <LowPassFilterCalc>:
 *      Author: h13
 */
#include "Filter.h"

float LowPassFilterCalc(LowPassFilter_t *Filter, float Current)
{
 8001854:	b590      	push	{r4, r7, lr}
 8001856:	b083      	sub	sp, #12
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
 800185c:	6039      	str	r1, [r7, #0]
	Filter -> LastOutPut = Filter -> FilterCoefficient * Current + (1 - Filter -> FilterCoefficient) * Filter -> LastOutPut;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	6839      	ldr	r1, [r7, #0]
 8001864:	4618      	mov	r0, r3
 8001866:	f7ff fa3d 	bl	8000ce4 <__aeabi_fmul>
 800186a:	4603      	mov	r3, r0
 800186c:	461c      	mov	r4, r3
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	4619      	mov	r1, r3
 8001874:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8001878:	f7ff f92a 	bl	8000ad0 <__aeabi_fsub>
 800187c:	4603      	mov	r3, r0
 800187e:	461a      	mov	r2, r3
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4619      	mov	r1, r3
 8001886:	4610      	mov	r0, r2
 8001888:	f7ff fa2c 	bl	8000ce4 <__aeabi_fmul>
 800188c:	4603      	mov	r3, r0
 800188e:	4619      	mov	r1, r3
 8001890:	4620      	mov	r0, r4
 8001892:	f7ff f91f 	bl	8000ad4 <__addsf3>
 8001896:	4603      	mov	r3, r0
 8001898:	461a      	mov	r2, r3
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	601a      	str	r2, [r3, #0]
	return Filter -> LastOutPut;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	370c      	adds	r7, #12
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd90      	pop	{r4, r7, pc}

080018aa <LL_USART_IsActiveFlag_TC>:
  * @rmtoll SR           TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
 80018aa:	b480      	push	{r7}
 80018ac:	b083      	sub	sp, #12
 80018ae:	af00      	add	r7, sp, #0
 80018b0:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TC) == (USART_SR_TC));
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018ba:	2b40      	cmp	r3, #64	; 0x40
 80018bc:	bf0c      	ite	eq
 80018be:	2301      	moveq	r3, #1
 80018c0:	2300      	movne	r3, #0
 80018c2:	b2db      	uxtb	r3, r3
}
 80018c4:	4618      	mov	r0, r3
 80018c6:	370c      	adds	r7, #12
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bc80      	pop	{r7}
 80018cc:	4770      	bx	lr

080018ce <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 80018ce:	b480      	push	{r7}
 80018d0:	b083      	sub	sp, #12
 80018d2:	af00      	add	r7, sp, #0
 80018d4:	6078      	str	r0, [r7, #4]
 80018d6:	460b      	mov	r3, r1
 80018d8:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 80018da:	78fa      	ldrb	r2, [r7, #3]
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	605a      	str	r2, [r3, #4]
}
 80018e0:	bf00      	nop
 80018e2:	370c      	adds	r7, #12
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bc80      	pop	{r7}
 80018e8:	4770      	bx	lr
	...

080018ec <SetJustFloatPort>:
#include "JustFloat.h"

static USART_TypeDef *port = USART1;

void SetJustFloatPort(USART_TypeDef *USARTx)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
	port = USARTx;
 80018f4:	4a03      	ldr	r2, [pc, #12]	; (8001904 <SetJustFloatPort+0x18>)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6013      	str	r3, [r2, #0]
}
 80018fa:	bf00      	nop
 80018fc:	370c      	adds	r7, #12
 80018fe:	46bd      	mov	sp, r7
 8001900:	bc80      	pop	{r7}
 8001902:	4770      	bx	lr
 8001904:	20000000 	.word	0x20000000

08001908 <SendJustFloatFrame>:

void SendJustFloatFrame(float data[], uint8_t len) {
 8001908:	b580      	push	{r7, lr}
 800190a:	b084      	sub	sp, #16
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
 8001910:	460b      	mov	r3, r1
 8001912:	70fb      	strb	r3, [r7, #3]
	uint8_t *hexPtr = (uint8_t*) data;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	60fb      	str	r3, [r7, #12]
	for (uint8_t index = 0; index < len * 4; index++) {
 8001918:	2300      	movs	r3, #0
 800191a:	72fb      	strb	r3, [r7, #11]
 800191c:	e016      	b.n	800194c <SendJustFloatFrame+0x44>
		while (LL_USART_IsActiveFlag_TC(port) == RESET);
 800191e:	bf00      	nop
 8001920:	4b2d      	ldr	r3, [pc, #180]	; (80019d8 <SendJustFloatFrame+0xd0>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4618      	mov	r0, r3
 8001926:	f7ff ffc0 	bl	80018aa <LL_USART_IsActiveFlag_TC>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d0f7      	beq.n	8001920 <SendJustFloatFrame+0x18>
		LL_USART_TransmitData8(port, *hexPtr);
 8001930:	4b29      	ldr	r3, [pc, #164]	; (80019d8 <SendJustFloatFrame+0xd0>)
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	4619      	mov	r1, r3
 800193a:	4610      	mov	r0, r2
 800193c:	f7ff ffc7 	bl	80018ce <LL_USART_TransmitData8>
		hexPtr++;
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	3301      	adds	r3, #1
 8001944:	60fb      	str	r3, [r7, #12]
	for (uint8_t index = 0; index < len * 4; index++) {
 8001946:	7afb      	ldrb	r3, [r7, #11]
 8001948:	3301      	adds	r3, #1
 800194a:	72fb      	strb	r3, [r7, #11]
 800194c:	7afa      	ldrb	r2, [r7, #11]
 800194e:	78fb      	ldrb	r3, [r7, #3]
 8001950:	009b      	lsls	r3, r3, #2
 8001952:	429a      	cmp	r2, r3
 8001954:	dbe3      	blt.n	800191e <SendJustFloatFrame+0x16>
	}

	while (LL_USART_IsActiveFlag_TC(port) == RESET);
 8001956:	bf00      	nop
 8001958:	4b1f      	ldr	r3, [pc, #124]	; (80019d8 <SendJustFloatFrame+0xd0>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4618      	mov	r0, r3
 800195e:	f7ff ffa4 	bl	80018aa <LL_USART_IsActiveFlag_TC>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d0f7      	beq.n	8001958 <SendJustFloatFrame+0x50>
	LL_USART_TransmitData8(port, 0x00);
 8001968:	4b1b      	ldr	r3, [pc, #108]	; (80019d8 <SendJustFloatFrame+0xd0>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	2100      	movs	r1, #0
 800196e:	4618      	mov	r0, r3
 8001970:	f7ff ffad 	bl	80018ce <LL_USART_TransmitData8>

	while (LL_USART_IsActiveFlag_TC(port) == RESET);
 8001974:	bf00      	nop
 8001976:	4b18      	ldr	r3, [pc, #96]	; (80019d8 <SendJustFloatFrame+0xd0>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4618      	mov	r0, r3
 800197c:	f7ff ff95 	bl	80018aa <LL_USART_IsActiveFlag_TC>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d0f7      	beq.n	8001976 <SendJustFloatFrame+0x6e>
	LL_USART_TransmitData8(port, 0x00);
 8001986:	4b14      	ldr	r3, [pc, #80]	; (80019d8 <SendJustFloatFrame+0xd0>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	2100      	movs	r1, #0
 800198c:	4618      	mov	r0, r3
 800198e:	f7ff ff9e 	bl	80018ce <LL_USART_TransmitData8>

	while (LL_USART_IsActiveFlag_TC(port) == RESET);
 8001992:	bf00      	nop
 8001994:	4b10      	ldr	r3, [pc, #64]	; (80019d8 <SendJustFloatFrame+0xd0>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4618      	mov	r0, r3
 800199a:	f7ff ff86 	bl	80018aa <LL_USART_IsActiveFlag_TC>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d0f7      	beq.n	8001994 <SendJustFloatFrame+0x8c>
	LL_USART_TransmitData8(port, 0x80);
 80019a4:	4b0c      	ldr	r3, [pc, #48]	; (80019d8 <SendJustFloatFrame+0xd0>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	2180      	movs	r1, #128	; 0x80
 80019aa:	4618      	mov	r0, r3
 80019ac:	f7ff ff8f 	bl	80018ce <LL_USART_TransmitData8>

	while (LL_USART_IsActiveFlag_TC(port) == RESET);
 80019b0:	bf00      	nop
 80019b2:	4b09      	ldr	r3, [pc, #36]	; (80019d8 <SendJustFloatFrame+0xd0>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4618      	mov	r0, r3
 80019b8:	f7ff ff77 	bl	80018aa <LL_USART_IsActiveFlag_TC>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d0f7      	beq.n	80019b2 <SendJustFloatFrame+0xaa>
	LL_USART_TransmitData8(port, 0x7f);
 80019c2:	4b05      	ldr	r3, [pc, #20]	; (80019d8 <SendJustFloatFrame+0xd0>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	217f      	movs	r1, #127	; 0x7f
 80019c8:	4618      	mov	r0, r3
 80019ca:	f7ff ff80 	bl	80018ce <LL_USART_TransmitData8>
}
 80019ce:	bf00      	nop
 80019d0:	3710      	adds	r7, #16
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	20000000 	.word	0x20000000

080019dc <PID_Init>:

float fianl_speed=0;
int16_t speed_out=0,straught_out=0;

void PID_Init(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
	Speed_PID.differential=0;
 80019e0:	4b14      	ldr	r3, [pc, #80]	; (8001a34 <PID_Init+0x58>)
 80019e2:	f04f 0200 	mov.w	r2, #0
 80019e6:	609a      	str	r2, [r3, #8]
	Speed_PID.target_value=0.0;
 80019e8:	4b12      	ldr	r3, [pc, #72]	; (8001a34 <PID_Init+0x58>)
 80019ea:	f04f 0200 	mov.w	r2, #0
 80019ee:	62da      	str	r2, [r3, #44]	; 0x2c
	Speed_PID.proportion=-0.825;//-0.918;
 80019f0:	4b10      	ldr	r3, [pc, #64]	; (8001a34 <PID_Init+0x58>)
 80019f2:	4a11      	ldr	r2, [pc, #68]	; (8001a38 <PID_Init+0x5c>)
 80019f4:	601a      	str	r2, [r3, #0]
	Speed_PID.limitintegral=3;
 80019f6:	4b0f      	ldr	r3, [pc, #60]	; (8001a34 <PID_Init+0x58>)
 80019f8:	2203      	movs	r2, #3
 80019fa:	819a      	strh	r2, [r3, #12]
	Speed_PID.integral=Speed_PID.proportion/200;
 80019fc:	4b0d      	ldr	r3, [pc, #52]	; (8001a34 <PID_Init+0x58>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	490e      	ldr	r1, [pc, #56]	; (8001a3c <PID_Init+0x60>)
 8001a02:	4618      	mov	r0, r3
 8001a04:	f7ff fa22 	bl	8000e4c <__aeabi_fdiv>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	4b09      	ldr	r3, [pc, #36]	; (8001a34 <PID_Init+0x58>)
 8001a0e:	605a      	str	r2, [r3, #4]

	Straight_PID.target_value=-2.3;
 8001a10:	4b0b      	ldr	r3, [pc, #44]	; (8001a40 <PID_Init+0x64>)
 8001a12:	4a0c      	ldr	r2, [pc, #48]	; (8001a44 <PID_Init+0x68>)
 8001a14:	62da      	str	r2, [r3, #44]	; 0x2c
	Straight_PID.proportion=68.68;//73.06;
 8001a16:	4b0a      	ldr	r3, [pc, #40]	; (8001a40 <PID_Init+0x64>)
 8001a18:	4a0b      	ldr	r2, [pc, #44]	; (8001a48 <PID_Init+0x6c>)
 8001a1a:	601a      	str	r2, [r3, #0]
	Straight_PID.limitintegral=200;
 8001a1c:	4b08      	ldr	r3, [pc, #32]	; (8001a40 <PID_Init+0x64>)
 8001a1e:	22c8      	movs	r2, #200	; 0xc8
 8001a20:	819a      	strh	r2, [r3, #12]
	Straight_PID.integral=0;
 8001a22:	4b07      	ldr	r3, [pc, #28]	; (8001a40 <PID_Init+0x64>)
 8001a24:	f04f 0200 	mov.w	r2, #0
 8001a28:	605a      	str	r2, [r3, #4]
	Straight_PID.differential=0.18;//0.21;
 8001a2a:	4b05      	ldr	r3, [pc, #20]	; (8001a40 <PID_Init+0x64>)
 8001a2c:	4a07      	ldr	r2, [pc, #28]	; (8001a4c <PID_Init+0x70>)
 8001a2e:	609a      	str	r2, [r3, #8]
}
 8001a30:	bf00      	nop
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	2000017c 	.word	0x2000017c
 8001a38:	bf533333 	.word	0xbf533333
 8001a3c:	43480000 	.word	0x43480000
 8001a40:	20000148 	.word	0x20000148
 8001a44:	c0133333 	.word	0xc0133333
 8001a48:	42895c29 	.word	0x42895c29
 8001a4c:	3e3851ec 	.word	0x3e3851ec

08001a50 <speed_PID>:

int16_t speed_PID(PID_t *PID,float current_speed)
{
 8001a50:	b590      	push	{r4, r7, lr}
 8001a52:	b083      	sub	sp, #12
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
 8001a58:	6039      	str	r1, [r7, #0]
	PID->least_error=PID->target_value-current_speed;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a5e:	6839      	ldr	r1, [r7, #0]
 8001a60:	4618      	mov	r0, r3
 8001a62:	f7ff f835 	bl	8000ad0 <__aeabi_fsub>
 8001a66:	4603      	mov	r3, r0
 8001a68:	461a      	mov	r2, r3
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	621a      	str	r2, [r3, #32]
	PID->errorsum+=PID->least_error;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6a1b      	ldr	r3, [r3, #32]
 8001a76:	4619      	mov	r1, r3
 8001a78:	4610      	mov	r0, r2
 8001a7a:	f7ff f82b 	bl	8000ad4 <__addsf3>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	461a      	mov	r2, r3
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	629a      	str	r2, [r3, #40]	; 0x28

	PID->proportion_output=PID->proportion*PID->least_error;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681a      	ldr	r2, [r3, #0]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6a1b      	ldr	r3, [r3, #32]
 8001a8e:	4619      	mov	r1, r3
 8001a90:	4610      	mov	r0, r2
 8001a92:	f7ff f927 	bl	8000ce4 <__aeabi_fmul>
 8001a96:	4603      	mov	r3, r0
 8001a98:	461a      	mov	r2, r3
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	611a      	str	r2, [r3, #16]
	Speed_PID.integral=Speed_PID.proportion/200;
 8001a9e:	4b40      	ldr	r3, [pc, #256]	; (8001ba0 <speed_PID+0x150>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4940      	ldr	r1, [pc, #256]	; (8001ba4 <speed_PID+0x154>)
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f7ff f9d1 	bl	8000e4c <__aeabi_fdiv>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	461a      	mov	r2, r3
 8001aae:	4b3c      	ldr	r3, [pc, #240]	; (8001ba0 <speed_PID+0x150>)
 8001ab0:	605a      	str	r2, [r3, #4]
	PID->integral_output=PID->integral*PID->errorsum;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	685a      	ldr	r2, [r3, #4]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aba:	4619      	mov	r1, r3
 8001abc:	4610      	mov	r0, r2
 8001abe:	f7ff f911 	bl	8000ce4 <__aeabi_fmul>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	615a      	str	r2, [r3, #20]
	PID->differential_output=PID->differential*(PID->least_error-PID->last_error);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	689c      	ldr	r4, [r3, #8]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6a1a      	ldr	r2, [r3, #32]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	4610      	mov	r0, r2
 8001ada:	f7fe fff9 	bl	8000ad0 <__aeabi_fsub>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	4620      	mov	r0, r4
 8001ae4:	f7ff f8fe 	bl	8000ce4 <__aeabi_fmul>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	461a      	mov	r2, r3
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	619a      	str	r2, [r3, #24]

	if(PID->integral_output>=PID->limitintegral)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	695c      	ldr	r4, [r3, #20]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	899b      	ldrh	r3, [r3, #12]
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7ff f89f 	bl	8000c3c <__aeabi_i2f>
 8001afe:	4603      	mov	r3, r0
 8001b00:	4619      	mov	r1, r3
 8001b02:	4620      	mov	r0, r4
 8001b04:	f7ff faa0 	bl	8001048 <__aeabi_fcmpge>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d00c      	beq.n	8001b28 <speed_PID+0xd8>
	{
		PID->integral_output=PID->limitintegral;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	899b      	ldrh	r3, [r3, #12]
 8001b12:	4618      	mov	r0, r3
 8001b14:	f7ff f88e 	bl	8000c34 <__aeabi_ui2f>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	615a      	str	r2, [r3, #20]
		PID->errorsum=0;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	f04f 0200 	mov.w	r2, #0
 8001b24:	629a      	str	r2, [r3, #40]	; 0x28
 8001b26:	e01c      	b.n	8001b62 <speed_PID+0x112>
	}else if(PID->integral_output< - PID->limitintegral)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	695c      	ldr	r4, [r3, #20]
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	899b      	ldrh	r3, [r3, #12]
 8001b30:	425b      	negs	r3, r3
 8001b32:	4618      	mov	r0, r3
 8001b34:	f7ff f882 	bl	8000c3c <__aeabi_i2f>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	4620      	mov	r0, r4
 8001b3e:	f7ff fa6f 	bl	8001020 <__aeabi_fcmplt>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d00c      	beq.n	8001b62 <speed_PID+0x112>
	{
		PID->integral_output=-PID->limitintegral;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	899b      	ldrh	r3, [r3, #12]
 8001b4c:	425b      	negs	r3, r3
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f7ff f874 	bl	8000c3c <__aeabi_i2f>
 8001b54:	4602      	mov	r2, r0
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	615a      	str	r2, [r3, #20]
		PID->errorsum=0;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	f04f 0200 	mov.w	r2, #0
 8001b60:	629a      	str	r2, [r3, #40]	; 0x28
	}

	PID->PID_Output=PID->differential_output+PID->integral_output+PID->proportion_output;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	699a      	ldr	r2, [r3, #24]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	695b      	ldr	r3, [r3, #20]
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	4610      	mov	r0, r2
 8001b6e:	f7fe ffb1 	bl	8000ad4 <__addsf3>
 8001b72:	4603      	mov	r3, r0
 8001b74:	461a      	mov	r2, r3
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	691b      	ldr	r3, [r3, #16]
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	4610      	mov	r0, r2
 8001b7e:	f7fe ffa9 	bl	8000ad4 <__addsf3>
 8001b82:	4603      	mov	r3, r0
 8001b84:	4618      	mov	r0, r3
 8001b86:	f7ff fa73 	bl	8001070 <__aeabi_f2iz>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	b21a      	sxth	r2, r3
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	839a      	strh	r2, [r3, #28]

	return PID->PID_Output;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	370c      	adds	r7, #12
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd90      	pop	{r4, r7, pc}
 8001ba0:	2000017c 	.word	0x2000017c
 8001ba4:	43480000 	.word	0x43480000

08001ba8 <straight_PID>:

int16_t straight_PID(PID_t *PID,float current_anger,short current_gyro)
{
 8001ba8:	b590      	push	{r4, r7, lr}
 8001baa:	b085      	sub	sp, #20
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	60f8      	str	r0, [r7, #12]
 8001bb0:	60b9      	str	r1, [r7, #8]
 8001bb2:	4613      	mov	r3, r2
 8001bb4:	80fb      	strh	r3, [r7, #6]
	PID->least_error=current_anger-PID->target_value;
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bba:	4619      	mov	r1, r3
 8001bbc:	68b8      	ldr	r0, [r7, #8]
 8001bbe:	f7fe ff87 	bl	8000ad0 <__aeabi_fsub>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	621a      	str	r2, [r3, #32]

	PID->proportion_output=PID->proportion*PID->least_error;
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	681a      	ldr	r2, [r3, #0]
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	6a1b      	ldr	r3, [r3, #32]
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	4610      	mov	r0, r2
 8001bd6:	f7ff f885 	bl	8000ce4 <__aeabi_fmul>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	461a      	mov	r2, r3
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	611a      	str	r2, [r3, #16]
	PID->differential_output=PID->differential*current_gyro;
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	689c      	ldr	r4, [r3, #8]
 8001be6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001bea:	4618      	mov	r0, r3
 8001bec:	f7ff f826 	bl	8000c3c <__aeabi_i2f>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	4620      	mov	r0, r4
 8001bf6:	f7ff f875 	bl	8000ce4 <__aeabi_fmul>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	461a      	mov	r2, r3
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	619a      	str	r2, [r3, #24]
	PID->errorsum+=PID->least_error;
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	6a1b      	ldr	r3, [r3, #32]
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	4610      	mov	r0, r2
 8001c0e:	f7fe ff61 	bl	8000ad4 <__addsf3>
 8001c12:	4603      	mov	r3, r0
 8001c14:	461a      	mov	r2, r3
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	629a      	str	r2, [r3, #40]	; 0x28
	PID->integral_output=PID->integral*PID->errorsum;
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	685a      	ldr	r2, [r3, #4]
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c22:	4619      	mov	r1, r3
 8001c24:	4610      	mov	r0, r2
 8001c26:	f7ff f85d 	bl	8000ce4 <__aeabi_fmul>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	461a      	mov	r2, r3
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	615a      	str	r2, [r3, #20]

	if(PID->integral_output>=PID->limitintegral)
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	695c      	ldr	r4, [r3, #20]
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	899b      	ldrh	r3, [r3, #12]
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f7fe fffe 	bl	8000c3c <__aeabi_i2f>
 8001c40:	4603      	mov	r3, r0
 8001c42:	4619      	mov	r1, r3
 8001c44:	4620      	mov	r0, r4
 8001c46:	f7ff f9ff 	bl	8001048 <__aeabi_fcmpge>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d00c      	beq.n	8001c6a <straight_PID+0xc2>
	{
		PID->integral_output=PID->limitintegral;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	899b      	ldrh	r3, [r3, #12]
 8001c54:	4618      	mov	r0, r3
 8001c56:	f7fe ffed 	bl	8000c34 <__aeabi_ui2f>
 8001c5a:	4602      	mov	r2, r0
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	615a      	str	r2, [r3, #20]
		PID->errorsum=0;
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	f04f 0200 	mov.w	r2, #0
 8001c66:	629a      	str	r2, [r3, #40]	; 0x28
 8001c68:	e01c      	b.n	8001ca4 <straight_PID+0xfc>
	}else if(PID->integral_output< - PID->limitintegral)
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	695c      	ldr	r4, [r3, #20]
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	899b      	ldrh	r3, [r3, #12]
 8001c72:	425b      	negs	r3, r3
 8001c74:	4618      	mov	r0, r3
 8001c76:	f7fe ffe1 	bl	8000c3c <__aeabi_i2f>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	4620      	mov	r0, r4
 8001c80:	f7ff f9ce 	bl	8001020 <__aeabi_fcmplt>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d00c      	beq.n	8001ca4 <straight_PID+0xfc>
	{
		PID->integral_output=-PID->limitintegral;
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	899b      	ldrh	r3, [r3, #12]
 8001c8e:	425b      	negs	r3, r3
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7fe ffd3 	bl	8000c3c <__aeabi_i2f>
 8001c96:	4602      	mov	r2, r0
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	615a      	str	r2, [r3, #20]
		PID->errorsum=0;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	f04f 0200 	mov.w	r2, #0
 8001ca2:	629a      	str	r2, [r3, #40]	; 0x28
	}

	PID->PID_Output=PID->differential_output+PID->proportion_output+PID->integral_output;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	699a      	ldr	r2, [r3, #24]
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	691b      	ldr	r3, [r3, #16]
 8001cac:	4619      	mov	r1, r3
 8001cae:	4610      	mov	r0, r2
 8001cb0:	f7fe ff10 	bl	8000ad4 <__addsf3>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	695b      	ldr	r3, [r3, #20]
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	4610      	mov	r0, r2
 8001cc0:	f7fe ff08 	bl	8000ad4 <__addsf3>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f7ff f9d2 	bl	8001070 <__aeabi_f2iz>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	b21a      	sxth	r2, r3
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	839a      	strh	r2, [r3, #28]

	return PID->PID_Output;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3714      	adds	r7, #20
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd90      	pop	{r4, r7, pc}
	...

08001ce4 <updatePID_Flag>:

void updatePID_Flag(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
	flag = 1;
 8001ce8:	4b03      	ldr	r3, [pc, #12]	; (8001cf8 <updatePID_Flag+0x14>)
 8001cea:	2201      	movs	r2, #1
 8001cec:	701a      	strb	r2, [r3, #0]
}
 8001cee:	bf00      	nop
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bc80      	pop	{r7}
 8001cf4:	4770      	bx	lr
 8001cf6:	bf00      	nop
 8001cf8:	20000105 	.word	0x20000105

08001cfc <waitPID_Flag>:

void waitPID_Flag(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0
	while(!flag);
 8001d00:	bf00      	nop
 8001d02:	4b05      	ldr	r3, [pc, #20]	; (8001d18 <waitPID_Flag+0x1c>)
 8001d04:	781b      	ldrb	r3, [r3, #0]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d0fb      	beq.n	8001d02 <waitPID_Flag+0x6>
	flag = 0;
 8001d0a:	4b03      	ldr	r3, [pc, #12]	; (8001d18 <waitPID_Flag+0x1c>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	701a      	strb	r2, [r3, #0]
}
 8001d10:	bf00      	nop
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bc80      	pop	{r7}
 8001d16:	4770      	bx	lr
 8001d18:	20000105 	.word	0x20000105
 8001d1c:	00000000 	.word	0x00000000

08001d20 <PID_Handel>:

void PID_Handel(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	af00      	add	r7, sp, #0
	MPU_DMP_GetEularAngle(&pitch, &roll, &yaw);  //pitch
 8001d24:	4a2c      	ldr	r2, [pc, #176]	; (8001dd8 <PID_Handel+0xb8>)
 8001d26:	492d      	ldr	r1, [pc, #180]	; (8001ddc <PID_Handel+0xbc>)
 8001d28:	482d      	ldr	r0, [pc, #180]	; (8001de0 <PID_Handel+0xc0>)
 8001d2a:	f003 fb65 	bl	80053f8 <MPU_DMP_GetEularAngle>
	MPU_GetGyroscope(&gx, &gy, &gz);   		     //gy
 8001d2e:	4a2d      	ldr	r2, [pc, #180]	; (8001de4 <PID_Handel+0xc4>)
 8001d30:	492d      	ldr	r1, [pc, #180]	; (8001de8 <PID_Handel+0xc8>)
 8001d32:	482e      	ldr	r0, [pc, #184]	; (8001dec <PID_Handel+0xcc>)
 8001d34:	f003 fcb0 	bl	8005698 <MPU_GetGyroscope>

	static LowPassFilter_t filter = {0, 0.25};
	fianl_speed = LowPassFilterCalc(&filter, getspeed_channel2(&encoder_t));
 8001d38:	482d      	ldr	r0, [pc, #180]	; (8001df0 <PID_Handel+0xd0>)
 8001d3a:	f000 faa1 	bl	8002280 <getspeed_channel2>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	4619      	mov	r1, r3
 8001d42:	482c      	ldr	r0, [pc, #176]	; (8001df4 <PID_Handel+0xd4>)
 8001d44:	f7ff fd86 	bl	8001854 <LowPassFilterCalc>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	4a2b      	ldr	r2, [pc, #172]	; (8001df8 <PID_Handel+0xd8>)
 8001d4c:	6013      	str	r3, [r2, #0]

	speed_out = speed_PID(&Speed_PID, fianl_speed);
 8001d4e:	4b2a      	ldr	r3, [pc, #168]	; (8001df8 <PID_Handel+0xd8>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4619      	mov	r1, r3
 8001d54:	4829      	ldr	r0, [pc, #164]	; (8001dfc <PID_Handel+0xdc>)
 8001d56:	f7ff fe7b 	bl	8001a50 <speed_PID>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	461a      	mov	r2, r3
 8001d5e:	4b28      	ldr	r3, [pc, #160]	; (8001e00 <PID_Handel+0xe0>)
 8001d60:	801a      	strh	r2, [r3, #0]
	Straight_PID.target_value = -2.3 + speed_out;
 8001d62:	4b27      	ldr	r3, [pc, #156]	; (8001e00 <PID_Handel+0xe0>)
 8001d64:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f7fe fb43 	bl	80003f4 <__aeabi_i2d>
 8001d6e:	a318      	add	r3, pc, #96	; (adr r3, 8001dd0 <PID_Handel+0xb0>)
 8001d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d74:	f7fe f9f0 	bl	8000158 <__aeabi_dsub>
 8001d78:	4602      	mov	r2, r0
 8001d7a:	460b      	mov	r3, r1
 8001d7c:	4610      	mov	r0, r2
 8001d7e:	4619      	mov	r1, r3
 8001d80:	f7fe fe52 	bl	8000a28 <__aeabi_d2f>
 8001d84:	4603      	mov	r3, r0
 8001d86:	4a1f      	ldr	r2, [pc, #124]	; (8001e04 <PID_Handel+0xe4>)
 8001d88:	62d3      	str	r3, [r2, #44]	; 0x2c
	straught_out = straight_PID(&Straight_PID, pitch, gy);
 8001d8a:	4b15      	ldr	r3, [pc, #84]	; (8001de0 <PID_Handel+0xc0>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a16      	ldr	r2, [pc, #88]	; (8001de8 <PID_Handel+0xc8>)
 8001d90:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001d94:	4619      	mov	r1, r3
 8001d96:	481b      	ldr	r0, [pc, #108]	; (8001e04 <PID_Handel+0xe4>)
 8001d98:	f7ff ff06 	bl	8001ba8 <straight_PID>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	461a      	mov	r2, r3
 8001da0:	4b19      	ldr	r3, [pc, #100]	; (8001e08 <PID_Handel+0xe8>)
 8001da2:	801a      	strh	r2, [r3, #0]

	Set_Left_PWMValue(&TB6612_IO,straught_out);
 8001da4:	4b18      	ldr	r3, [pc, #96]	; (8001e08 <PID_Handel+0xe8>)
 8001da6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001daa:	4619      	mov	r1, r3
 8001dac:	4817      	ldr	r0, [pc, #92]	; (8001e0c <PID_Handel+0xec>)
 8001dae:	f000 f948 	bl	8002042 <Set_Left_PWMValue>
	Set_Right_PWMValue(&TB6612_IO,-straught_out);
 8001db2:	4b15      	ldr	r3, [pc, #84]	; (8001e08 <PID_Handel+0xe8>)
 8001db4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001db8:	b29b      	uxth	r3, r3
 8001dba:	425b      	negs	r3, r3
 8001dbc:	b29b      	uxth	r3, r3
 8001dbe:	b21b      	sxth	r3, r3
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	4812      	ldr	r0, [pc, #72]	; (8001e0c <PID_Handel+0xec>)
 8001dc4:	f000 f9b7 	bl	8002136 <Set_Right_PWMValue>

	updatePID_Flag();
 8001dc8:	f7ff ff8c 	bl	8001ce4 <updatePID_Flag>
}
 8001dcc:	bf00      	nop
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	66666666 	.word	0x66666666
 8001dd4:	40026666 	.word	0x40026666
 8001dd8:	20000110 	.word	0x20000110
 8001ddc:	2000010c 	.word	0x2000010c
 8001de0:	20000108 	.word	0x20000108
 8001de4:	20000118 	.word	0x20000118
 8001de8:	20000116 	.word	0x20000116
 8001dec:	20000114 	.word	0x20000114
 8001df0:	200001e0 	.word	0x200001e0
 8001df4:	20000004 	.word	0x20000004
 8001df8:	2000011c 	.word	0x2000011c
 8001dfc:	2000017c 	.word	0x2000017c
 8001e00:	20000120 	.word	0x20000120
 8001e04:	20000148 	.word	0x20000148
 8001e08:	20000122 	.word	0x20000122
 8001e0c:	200001b0 	.word	0x200001b0

08001e10 <LL_USART_IsActiveFlag_TC>:
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TC) == (USART_SR_TC));
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e20:	2b40      	cmp	r3, #64	; 0x40
 8001e22:	bf0c      	ite	eq
 8001e24:	2301      	moveq	r3, #1
 8001e26:	2300      	movne	r3, #0
 8001e28:	b2db      	uxtb	r3, r3
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	370c      	adds	r7, #12
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bc80      	pop	{r7}
 8001e32:	4770      	bx	lr

08001e34 <LL_USART_TransmitData8>:
{
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8001e40:	78fa      	ldrb	r2, [r7, #3]
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	605a      	str	r2, [r3, #4]
}
 8001e46:	bf00      	nop
 8001e48:	370c      	adds	r7, #12
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bc80      	pop	{r7}
 8001e4e:	4770      	bx	lr

08001e50 <__io_putchar>:

//USART1
static USART_TypeDef *target = USART1;

#ifdef __GNUC__
int __io_putchar(int ch) {
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b082      	sub	sp, #8
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
	while (LL_USART_IsActiveFlag_TC(target) == RESET)
 8001e58:	bf00      	nop
 8001e5a:	4b0a      	ldr	r3, [pc, #40]	; (8001e84 <__io_putchar+0x34>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f7ff ffd6 	bl	8001e10 <LL_USART_IsActiveFlag_TC>
 8001e64:	4603      	mov	r3, r0
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d0f7      	beq.n	8001e5a <__io_putchar+0xa>
		;
	LL_USART_TransmitData8(target, (uint8_t) ch);
 8001e6a:	4b06      	ldr	r3, [pc, #24]	; (8001e84 <__io_putchar+0x34>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	687a      	ldr	r2, [r7, #4]
 8001e70:	b2d2      	uxtb	r2, r2
 8001e72:	4611      	mov	r1, r2
 8001e74:	4618      	mov	r0, r3
 8001e76:	f7ff ffdd 	bl	8001e34 <LL_USART_TransmitData8>
	return ch;
 8001e7a:	687b      	ldr	r3, [r7, #4]
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3708      	adds	r7, #8
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	2000000c 	.word	0x2000000c

08001e88 <SetSerialPrintfTarget>:
	return ch;
}
#endif

void SetSerialPrintfTarget(USART_TypeDef *USARTx)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b083      	sub	sp, #12
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
	target = USARTx;
 8001e90:	4a03      	ldr	r2, [pc, #12]	; (8001ea0 <SetSerialPrintfTarget+0x18>)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6013      	str	r3, [r2, #0]
}
 8001e96:	bf00      	nop
 8001e98:	370c      	adds	r7, #12
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bc80      	pop	{r7}
 8001e9e:	4770      	bx	lr
 8001ea0:	2000000c 	.word	0x2000000c

08001ea4 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b083      	sub	sp, #12
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f043 0201 	orr.w	r2, r3, #1
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	601a      	str	r2, [r3, #0]
}
 8001eb8:	bf00      	nop
 8001eba:	370c      	adds	r7, #12
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bc80      	pop	{r7}
 8001ec0:	4770      	bx	lr

08001ec2 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8001ec2:	b480      	push	{r7}
 8001ec4:	b083      	sub	sp, #12
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	6078      	str	r0, [r7, #4]
 8001eca:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6a1a      	ldr	r2, [r3, #32]
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	431a      	orrs	r2, r3
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	621a      	str	r2, [r3, #32]
}
 8001ed8:	bf00      	nop
 8001eda:	370c      	adds	r7, #12
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bc80      	pop	{r7}
 8001ee0:	4770      	bx	lr

08001ee2 <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8001ee2:	b480      	push	{r7}
 8001ee4:	b083      	sub	sp, #12
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	6078      	str	r0, [r7, #4]
 8001eea:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	683a      	ldr	r2, [r7, #0]
 8001ef0:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001ef2:	bf00      	nop
 8001ef4:	370c      	adds	r7, #12
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bc80      	pop	{r7}
 8001efa:	4770      	bx	lr

08001efc <LL_TIM_OC_SetCompareCH2>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b083      	sub	sp, #12
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
 8001f04:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	683a      	ldr	r2, [r7, #0]
 8001f0a:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001f0c:	bf00      	nop
 8001f0e:	370c      	adds	r7, #12
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bc80      	pop	{r7}
 8001f14:	4770      	bx	lr

08001f16 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001f16:	b480      	push	{r7}
 8001f18:	b083      	sub	sp, #12
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	6078      	str	r0, [r7, #4]
 8001f1e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	0a1b      	lsrs	r3, r3, #8
 8001f24:	b29a      	uxth	r2, r3
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	611a      	str	r2, [r3, #16]
}
 8001f2a:	bf00      	nop
 8001f2c:	370c      	adds	r7, #12
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bc80      	pop	{r7}
 8001f32:	4770      	bx	lr

08001f34 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
 8001f3c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	0a1b      	lsrs	r3, r3, #8
 8001f42:	b29a      	uxth	r2, r3
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	615a      	str	r2, [r3, #20]
}
 8001f48:	bf00      	nop
 8001f4a:	370c      	adds	r7, #12
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bc80      	pop	{r7}
 8001f50:	4770      	bx	lr
	...

08001f54 <TB6612_IO_Iint>:
#include "TB6612.h"

TB6612_t TB6612_IO;

void TB6612_IO_Iint(void)
{
 8001f54:	b480      	push	{r7}
 8001f56:	af00      	add	r7, sp, #0
	TB6612_IO.AIN1Pin=LL_GPIO_PIN_12;
 8001f58:	4b14      	ldr	r3, [pc, #80]	; (8001fac <TB6612_IO_Iint+0x58>)
 8001f5a:	4a15      	ldr	r2, [pc, #84]	; (8001fb0 <TB6612_IO_Iint+0x5c>)
 8001f5c:	611a      	str	r2, [r3, #16]
	TB6612_IO.AIN1Port=GPIOB;
 8001f5e:	4b13      	ldr	r3, [pc, #76]	; (8001fac <TB6612_IO_Iint+0x58>)
 8001f60:	4a14      	ldr	r2, [pc, #80]	; (8001fb4 <TB6612_IO_Iint+0x60>)
 8001f62:	60da      	str	r2, [r3, #12]
	TB6612_IO.AIN2Pin=LL_GPIO_PIN_13;
 8001f64:	4b11      	ldr	r3, [pc, #68]	; (8001fac <TB6612_IO_Iint+0x58>)
 8001f66:	4a14      	ldr	r2, [pc, #80]	; (8001fb8 <TB6612_IO_Iint+0x64>)
 8001f68:	619a      	str	r2, [r3, #24]
	TB6612_IO.AIN2Port=GPIOB;
 8001f6a:	4b10      	ldr	r3, [pc, #64]	; (8001fac <TB6612_IO_Iint+0x58>)
 8001f6c:	4a11      	ldr	r2, [pc, #68]	; (8001fb4 <TB6612_IO_Iint+0x60>)
 8001f6e:	615a      	str	r2, [r3, #20]
	TB6612_IO.BIN1Pin=LL_GPIO_PIN_14;
 8001f70:	4b0e      	ldr	r3, [pc, #56]	; (8001fac <TB6612_IO_Iint+0x58>)
 8001f72:	4a12      	ldr	r2, [pc, #72]	; (8001fbc <TB6612_IO_Iint+0x68>)
 8001f74:	621a      	str	r2, [r3, #32]
	TB6612_IO.BIN1Port=GPIOB;
 8001f76:	4b0d      	ldr	r3, [pc, #52]	; (8001fac <TB6612_IO_Iint+0x58>)
 8001f78:	4a0e      	ldr	r2, [pc, #56]	; (8001fb4 <TB6612_IO_Iint+0x60>)
 8001f7a:	61da      	str	r2, [r3, #28]
	TB6612_IO.BIN2Pin=LL_GPIO_PIN_15;
 8001f7c:	4b0b      	ldr	r3, [pc, #44]	; (8001fac <TB6612_IO_Iint+0x58>)
 8001f7e:	4a10      	ldr	r2, [pc, #64]	; (8001fc0 <TB6612_IO_Iint+0x6c>)
 8001f80:	629a      	str	r2, [r3, #40]	; 0x28
	TB6612_IO.BIN2Port=GPIOB;
 8001f82:	4b0a      	ldr	r3, [pc, #40]	; (8001fac <TB6612_IO_Iint+0x58>)
 8001f84:	4a0b      	ldr	r2, [pc, #44]	; (8001fb4 <TB6612_IO_Iint+0x60>)
 8001f86:	625a      	str	r2, [r3, #36]	; 0x24
	TB6612_IO.MaxPWM_Value=1000;
 8001f88:	4b08      	ldr	r3, [pc, #32]	; (8001fac <TB6612_IO_Iint+0x58>)
 8001f8a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001f8e:	859a      	strh	r2, [r3, #44]	; 0x2c
	TB6612_IO.PWMA_Channel=LL_TIM_CHANNEL_CH1;
 8001f90:	4b06      	ldr	r3, [pc, #24]	; (8001fac <TB6612_IO_Iint+0x58>)
 8001f92:	2201      	movs	r2, #1
 8001f94:	605a      	str	r2, [r3, #4]
	TB6612_IO.PWMB_Channel=LL_TIM_CHANNEL_CH2;
 8001f96:	4b05      	ldr	r3, [pc, #20]	; (8001fac <TB6612_IO_Iint+0x58>)
 8001f98:	2210      	movs	r2, #16
 8001f9a:	609a      	str	r2, [r3, #8]
	TB6612_IO.TimPort=TIM4;
 8001f9c:	4b03      	ldr	r3, [pc, #12]	; (8001fac <TB6612_IO_Iint+0x58>)
 8001f9e:	4a09      	ldr	r2, [pc, #36]	; (8001fc4 <TB6612_IO_Iint+0x70>)
 8001fa0:	601a      	str	r2, [r3, #0]
}
 8001fa2:	bf00      	nop
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bc80      	pop	{r7}
 8001fa8:	4770      	bx	lr
 8001faa:	bf00      	nop
 8001fac:	200001b0 	.word	0x200001b0
 8001fb0:	04100010 	.word	0x04100010
 8001fb4:	40010c00 	.word	0x40010c00
 8001fb8:	04200020 	.word	0x04200020
 8001fbc:	04400040 	.word	0x04400040
 8001fc0:	04800080 	.word	0x04800080
 8001fc4:	40000800 	.word	0x40000800

08001fc8 <TB6612_init>:

void TB6612_init(TB6612_t *TB6612)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
	LL_TIM_CC_EnableChannel(TB6612->TimPort,TB6612->PWMA_Channel);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681a      	ldr	r2, [r3, #0]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	4619      	mov	r1, r3
 8001fda:	4610      	mov	r0, r2
 8001fdc:	f7ff ff71 	bl	8001ec2 <LL_TIM_CC_EnableChannel>
	LL_TIM_CC_EnableChannel(TB6612->TimPort,TB6612->PWMB_Channel);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681a      	ldr	r2, [r3, #0]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	689b      	ldr	r3, [r3, #8]
 8001fe8:	4619      	mov	r1, r3
 8001fea:	4610      	mov	r0, r2
 8001fec:	f7ff ff69 	bl	8001ec2 <LL_TIM_CC_EnableChannel>
	LL_TIM_EnableCounter(TB6612->TimPort);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f7ff ff55 	bl	8001ea4 <LL_TIM_EnableCounter>

	LL_GPIO_ResetOutputPin(TB6612->AIN1Port,TB6612->AIN1Pin);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	68da      	ldr	r2, [r3, #12]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	691b      	ldr	r3, [r3, #16]
 8002002:	4619      	mov	r1, r3
 8002004:	4610      	mov	r0, r2
 8002006:	f7ff ff95 	bl	8001f34 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(TB6612->AIN2Port,TB6612->AIN2Pin);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	695a      	ldr	r2, [r3, #20]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	699b      	ldr	r3, [r3, #24]
 8002012:	4619      	mov	r1, r3
 8002014:	4610      	mov	r0, r2
 8002016:	f7ff ff8d 	bl	8001f34 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(TB6612->BIN1Port,TB6612->BIN1Pin);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	69da      	ldr	r2, [r3, #28]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6a1b      	ldr	r3, [r3, #32]
 8002022:	4619      	mov	r1, r3
 8002024:	4610      	mov	r0, r2
 8002026:	f7ff ff85 	bl	8001f34 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(TB6612->BIN2Port,TB6612->BIN2Pin);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002032:	4619      	mov	r1, r3
 8002034:	4610      	mov	r0, r2
 8002036:	f7ff ff7d 	bl	8001f34 <LL_GPIO_ResetOutputPin>

}
 800203a:	bf00      	nop
 800203c:	3708      	adds	r7, #8
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}

08002042 <Set_Left_PWMValue>:

void Set_Left_PWMValue(TB6612_t *TB6612,int16_t Value)
{
 8002042:	b580      	push	{r7, lr}
 8002044:	b084      	sub	sp, #16
 8002046:	af00      	add	r7, sp, #0
 8002048:	6078      	str	r0, [r7, #4]
 800204a:	460b      	mov	r3, r1
 800204c:	807b      	strh	r3, [r7, #2]
	uint32_t finalvalue=0;
 800204e:	2300      	movs	r3, #0
 8002050:	60fb      	str	r3, [r7, #12]
	if(Value>0)
 8002052:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002056:	2b00      	cmp	r3, #0
 8002058:	dd29      	ble.n	80020ae <Set_Left_PWMValue+0x6c>
	{
		LL_GPIO_ResetOutputPin(TB6612->AIN1Port,TB6612->AIN1Pin);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	68da      	ldr	r2, [r3, #12]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	691b      	ldr	r3, [r3, #16]
 8002062:	4619      	mov	r1, r3
 8002064:	4610      	mov	r0, r2
 8002066:	f7ff ff65 	bl	8001f34 <LL_GPIO_ResetOutputPin>
		LL_GPIO_SetOutputPin(TB6612->AIN2Port,TB6612->AIN2Pin);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	695a      	ldr	r2, [r3, #20]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	699b      	ldr	r3, [r3, #24]
 8002072:	4619      	mov	r1, r3
 8002074:	4610      	mov	r0, r2
 8002076:	f7ff ff4e 	bl	8001f16 <LL_GPIO_SetOutputPin>
		if(Value>=TB6612->MaxPWM_Value)
 800207a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800207e:	687a      	ldr	r2, [r7, #4]
 8002080:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 8002082:	4293      	cmp	r3, r2
 8002084:	db09      	blt.n	800209a <Set_Left_PWMValue+0x58>
		{
			finalvalue=TB6612->MaxPWM_Value;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800208a:	60fb      	str	r3, [r7, #12]
			LL_TIM_OC_SetCompareCH1(TB6612->TimPort,finalvalue);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	68f9      	ldr	r1, [r7, #12]
 8002092:	4618      	mov	r0, r3
 8002094:	f7ff ff25 	bl	8001ee2 <LL_TIM_OC_SetCompareCH1>
		}else{
			finalvalue= - Value;
			LL_TIM_OC_SetCompareCH1(TB6612->TimPort,finalvalue);
		}
	}
}
 8002098:	e049      	b.n	800212e <Set_Left_PWMValue+0xec>
			finalvalue=Value;
 800209a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800209e:	60fb      	str	r3, [r7, #12]
			LL_TIM_OC_SetCompareCH1(TB6612->TimPort,finalvalue);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	68f9      	ldr	r1, [r7, #12]
 80020a6:	4618      	mov	r0, r3
 80020a8:	f7ff ff1b 	bl	8001ee2 <LL_TIM_OC_SetCompareCH1>
}
 80020ac:	e03f      	b.n	800212e <Set_Left_PWMValue+0xec>
	}else if(Value==0){
 80020ae:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d110      	bne.n	80020d8 <Set_Left_PWMValue+0x96>
		LL_GPIO_ResetOutputPin(TB6612->AIN1Port,TB6612->AIN1Pin);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	68da      	ldr	r2, [r3, #12]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	691b      	ldr	r3, [r3, #16]
 80020be:	4619      	mov	r1, r3
 80020c0:	4610      	mov	r0, r2
 80020c2:	f7ff ff37 	bl	8001f34 <LL_GPIO_ResetOutputPin>
		LL_GPIO_ResetOutputPin(TB6612->AIN2Port,TB6612->AIN2Pin);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	695a      	ldr	r2, [r3, #20]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	699b      	ldr	r3, [r3, #24]
 80020ce:	4619      	mov	r1, r3
 80020d0:	4610      	mov	r0, r2
 80020d2:	f7ff ff2f 	bl	8001f34 <LL_GPIO_ResetOutputPin>
}
 80020d6:	e02a      	b.n	800212e <Set_Left_PWMValue+0xec>
		LL_GPIO_SetOutputPin(TB6612->AIN1Port,TB6612->AIN1Pin);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	68da      	ldr	r2, [r3, #12]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	691b      	ldr	r3, [r3, #16]
 80020e0:	4619      	mov	r1, r3
 80020e2:	4610      	mov	r0, r2
 80020e4:	f7ff ff17 	bl	8001f16 <LL_GPIO_SetOutputPin>
		LL_GPIO_ResetOutputPin(TB6612->AIN2Port,TB6612->AIN2Pin);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	695a      	ldr	r2, [r3, #20]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	699b      	ldr	r3, [r3, #24]
 80020f0:	4619      	mov	r1, r3
 80020f2:	4610      	mov	r0, r2
 80020f4:	f7ff ff1e 	bl	8001f34 <LL_GPIO_ResetOutputPin>
		if(Value< - TB6612->MaxPWM_Value)
 80020f8:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002100:	425b      	negs	r3, r3
 8002102:	429a      	cmp	r2, r3
 8002104:	da09      	bge.n	800211a <Set_Left_PWMValue+0xd8>
			finalvalue=TB6612->MaxPWM_Value;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800210a:	60fb      	str	r3, [r7, #12]
			LL_TIM_OC_SetCompareCH1(TB6612->TimPort,finalvalue);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	68f9      	ldr	r1, [r7, #12]
 8002112:	4618      	mov	r0, r3
 8002114:	f7ff fee5 	bl	8001ee2 <LL_TIM_OC_SetCompareCH1>
}
 8002118:	e009      	b.n	800212e <Set_Left_PWMValue+0xec>
			finalvalue= - Value;
 800211a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800211e:	425b      	negs	r3, r3
 8002120:	60fb      	str	r3, [r7, #12]
			LL_TIM_OC_SetCompareCH1(TB6612->TimPort,finalvalue);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	68f9      	ldr	r1, [r7, #12]
 8002128:	4618      	mov	r0, r3
 800212a:	f7ff feda 	bl	8001ee2 <LL_TIM_OC_SetCompareCH1>
}
 800212e:	bf00      	nop
 8002130:	3710      	adds	r7, #16
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}

08002136 <Set_Right_PWMValue>:

void Set_Right_PWMValue(TB6612_t *TB6612,int16_t Value)
{
 8002136:	b580      	push	{r7, lr}
 8002138:	b084      	sub	sp, #16
 800213a:	af00      	add	r7, sp, #0
 800213c:	6078      	str	r0, [r7, #4]
 800213e:	460b      	mov	r3, r1
 8002140:	807b      	strh	r3, [r7, #2]
	uint32_t finalvalue=0;
 8002142:	2300      	movs	r3, #0
 8002144:	60fb      	str	r3, [r7, #12]
	if(Value>0)
 8002146:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800214a:	2b00      	cmp	r3, #0
 800214c:	dd29      	ble.n	80021a2 <Set_Right_PWMValue+0x6c>
	{
		LL_GPIO_ResetOutputPin(TB6612->BIN1Port,TB6612->BIN1Pin);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	69da      	ldr	r2, [r3, #28]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6a1b      	ldr	r3, [r3, #32]
 8002156:	4619      	mov	r1, r3
 8002158:	4610      	mov	r0, r2
 800215a:	f7ff feeb 	bl	8001f34 <LL_GPIO_ResetOutputPin>
		LL_GPIO_SetOutputPin(TB6612->BIN2Port,TB6612->BIN2Pin);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002166:	4619      	mov	r1, r3
 8002168:	4610      	mov	r0, r2
 800216a:	f7ff fed4 	bl	8001f16 <LL_GPIO_SetOutputPin>
		if(Value>=TB6612->MaxPWM_Value)
 800216e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002172:	687a      	ldr	r2, [r7, #4]
 8002174:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 8002176:	4293      	cmp	r3, r2
 8002178:	db09      	blt.n	800218e <Set_Right_PWMValue+0x58>
		{
			finalvalue=TB6612->MaxPWM_Value;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800217e:	60fb      	str	r3, [r7, #12]
			LL_TIM_OC_SetCompareCH2(TB6612->TimPort,finalvalue);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	68f9      	ldr	r1, [r7, #12]
 8002186:	4618      	mov	r0, r3
 8002188:	f7ff feb8 	bl	8001efc <LL_TIM_OC_SetCompareCH2>
		}else{
			finalvalue=-Value;
			LL_TIM_OC_SetCompareCH2(TB6612->TimPort,finalvalue);
		}
	}
}
 800218c:	e049      	b.n	8002222 <Set_Right_PWMValue+0xec>
			finalvalue=Value;
 800218e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002192:	60fb      	str	r3, [r7, #12]
			LL_TIM_OC_SetCompareCH2(TB6612->TimPort,finalvalue);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	68f9      	ldr	r1, [r7, #12]
 800219a:	4618      	mov	r0, r3
 800219c:	f7ff feae 	bl	8001efc <LL_TIM_OC_SetCompareCH2>
}
 80021a0:	e03f      	b.n	8002222 <Set_Right_PWMValue+0xec>
	}else if(Value==0){
 80021a2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d110      	bne.n	80021cc <Set_Right_PWMValue+0x96>
		LL_GPIO_ResetOutputPin(TB6612->BIN1Port,TB6612->BIN1Pin);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	69da      	ldr	r2, [r3, #28]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6a1b      	ldr	r3, [r3, #32]
 80021b2:	4619      	mov	r1, r3
 80021b4:	4610      	mov	r0, r2
 80021b6:	f7ff febd 	bl	8001f34 <LL_GPIO_ResetOutputPin>
		LL_GPIO_ResetOutputPin(TB6612->BIN2Port,TB6612->BIN2Pin);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021c2:	4619      	mov	r1, r3
 80021c4:	4610      	mov	r0, r2
 80021c6:	f7ff feb5 	bl	8001f34 <LL_GPIO_ResetOutputPin>
}
 80021ca:	e02a      	b.n	8002222 <Set_Right_PWMValue+0xec>
		LL_GPIO_SetOutputPin(TB6612->BIN1Port,TB6612->BIN1Pin);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	69da      	ldr	r2, [r3, #28]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6a1b      	ldr	r3, [r3, #32]
 80021d4:	4619      	mov	r1, r3
 80021d6:	4610      	mov	r0, r2
 80021d8:	f7ff fe9d 	bl	8001f16 <LL_GPIO_SetOutputPin>
		LL_GPIO_ResetOutputPin(TB6612->BIN2Port,TB6612->BIN2Pin);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021e4:	4619      	mov	r1, r3
 80021e6:	4610      	mov	r0, r2
 80021e8:	f7ff fea4 	bl	8001f34 <LL_GPIO_ResetOutputPin>
		if(Value< - TB6612->MaxPWM_Value)
 80021ec:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80021f4:	425b      	negs	r3, r3
 80021f6:	429a      	cmp	r2, r3
 80021f8:	da09      	bge.n	800220e <Set_Right_PWMValue+0xd8>
			finalvalue=TB6612->MaxPWM_Value;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80021fe:	60fb      	str	r3, [r7, #12]
			LL_TIM_OC_SetCompareCH2(TB6612->TimPort,finalvalue);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	68f9      	ldr	r1, [r7, #12]
 8002206:	4618      	mov	r0, r3
 8002208:	f7ff fe78 	bl	8001efc <LL_TIM_OC_SetCompareCH2>
}
 800220c:	e009      	b.n	8002222 <Set_Right_PWMValue+0xec>
			finalvalue=-Value;
 800220e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002212:	425b      	negs	r3, r3
 8002214:	60fb      	str	r3, [r7, #12]
			LL_TIM_OC_SetCompareCH2(TB6612->TimPort,finalvalue);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	68f9      	ldr	r1, [r7, #12]
 800221c:	4618      	mov	r0, r3
 800221e:	f7ff fe6d 	bl	8001efc <LL_TIM_OC_SetCompareCH2>
}
 8002222:	bf00      	nop
 8002224:	3710      	adds	r7, #16
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
	...

0800222c <encoder_init>:
const uint16_t maxtime=5;

Encoder_struct encoder_t;

void    encoder_init(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	af00      	add	r7, sp, #0
	encoder_t.derition1=0;
 8002230:	4b11      	ldr	r3, [pc, #68]	; (8002278 <encoder_init+0x4c>)
 8002232:	2200      	movs	r2, #0
 8002234:	839a      	strh	r2, [r3, #28]
	encoder_t.derition2=0;
 8002236:	4b10      	ldr	r3, [pc, #64]	; (8002278 <encoder_init+0x4c>)
 8002238:	2200      	movs	r2, #0
 800223a:	83da      	strh	r2, [r3, #30]
	encoder_t.difftime_channel1=0;
 800223c:	4b0e      	ldr	r3, [pc, #56]	; (8002278 <encoder_init+0x4c>)
 800223e:	2200      	movs	r2, #0
 8002240:	609a      	str	r2, [r3, #8]
	encoder_t.difftime_channel2=0;
 8002242:	4b0d      	ldr	r3, [pc, #52]	; (8002278 <encoder_init+0x4c>)
 8002244:	2200      	movs	r2, #0
 8002246:	615a      	str	r2, [r3, #20]
	encoder_t.lasttime_channel1=0;
 8002248:	4b0b      	ldr	r3, [pc, #44]	; (8002278 <encoder_init+0x4c>)
 800224a:	2200      	movs	r2, #0
 800224c:	601a      	str	r2, [r3, #0]
	encoder_t.lasttime_channel2=0;
 800224e:	4b0a      	ldr	r3, [pc, #40]	; (8002278 <encoder_init+0x4c>)
 8002250:	2200      	movs	r2, #0
 8002252:	60da      	str	r2, [r3, #12]
	encoder_t.leasttime_channel1=0;
 8002254:	4b08      	ldr	r3, [pc, #32]	; (8002278 <encoder_init+0x4c>)
 8002256:	2200      	movs	r2, #0
 8002258:	605a      	str	r2, [r3, #4]
	encoder_t.leasttime_channel2=0;
 800225a:	4b07      	ldr	r3, [pc, #28]	; (8002278 <encoder_init+0x4c>)
 800225c:	2200      	movs	r2, #0
 800225e:	611a      	str	r2, [r3, #16]
	encoder_t.pulsesnow_channel1=0;
 8002260:	4b05      	ldr	r3, [pc, #20]	; (8002278 <encoder_init+0x4c>)
 8002262:	2200      	movs	r2, #0
 8002264:	831a      	strh	r2, [r3, #24]
	encoder_t.pulsesnow_channel2=0;
 8002266:	4b04      	ldr	r3, [pc, #16]	; (8002278 <encoder_init+0x4c>)
 8002268:	2200      	movs	r2, #0
 800226a:	835a      	strh	r2, [r3, #26]

	HAL_TIM_Encoder_Start(&encoder2_tim,TIM_CHANNEL_ALL);
 800226c:	213c      	movs	r1, #60	; 0x3c
 800226e:	4803      	ldr	r0, [pc, #12]	; (800227c <encoder_init+0x50>)
 8002270:	f005 ffbe 	bl	80081f0 <HAL_TIM_Encoder_Start>
}
 8002274:	bf00      	nop
 8002276:	bd80      	pop	{r7, pc}
 8002278:	200001e0 	.word	0x200001e0
 800227c:	20000254 	.word	0x20000254

08002280 <getspeed_channel2>:
//	return speed;
//}


float	getspeed_channel2(Encoder_struct *encoder)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
	encoder->leasttime_channel2=Get_ms();
 8002288:	f7ff f9b0 	bl	80015ec <GetCurrentTimeMillisecond>
 800228c:	4602      	mov	r2, r0
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	611a      	str	r2, [r3, #16]
	encoder->difftime_channel2=encoder->leasttime_channel2-encoder->lasttime_channel2;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	691a      	ldr	r2, [r3, #16]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	68db      	ldr	r3, [r3, #12]
 800229a:	1ad2      	subs	r2, r2, r3
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	615a      	str	r2, [r3, #20]

	if(encoder->difftime_channel2>=maxtime)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	695b      	ldr	r3, [r3, #20]
 80022a4:	2205      	movs	r2, #5
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d340      	bcc.n	800232c <getspeed_channel2+0xac>
	{
		encoder->derition2=__HAL_TIM_IS_TIM_COUNTING_DOWN(&encoder2_tim);
 80022aa:	4b23      	ldr	r3, [pc, #140]	; (8002338 <getspeed_channel2+0xb8>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f003 0310 	and.w	r3, r3, #16
 80022b4:	2b10      	cmp	r3, #16
 80022b6:	bf0c      	ite	eq
 80022b8:	2301      	moveq	r3, #1
 80022ba:	2300      	movne	r3, #0
 80022bc:	b2db      	uxtb	r3, r3
 80022be:	b29a      	uxth	r2, r3
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	83da      	strh	r2, [r3, #30]
		encoder->pulsesnow_channel2=__HAL_TIM_GET_COUNTER(&encoder2_tim);
 80022c4:	4b1c      	ldr	r3, [pc, #112]	; (8002338 <getspeed_channel2+0xb8>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ca:	b29a      	uxth	r2, r3
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	835a      	strh	r2, [r3, #26]
		__HAL_TIM_SET_COUNTER(&encoder2_tim,0);
 80022d0:	4b19      	ldr	r3, [pc, #100]	; (8002338 <getspeed_channel2+0xb8>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	2200      	movs	r2, #0
 80022d6:	625a      	str	r2, [r3, #36]	; 0x24
		encoder->lasttime_channel2=encoder->leasttime_channel2;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	691a      	ldr	r2, [r3, #16]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	60da      	str	r2, [r3, #12]
		if(encoder->derition2==1)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	8bdb      	ldrh	r3, [r3, #30]
 80022e4:	2b01      	cmp	r3, #1
 80022e6:	d10b      	bne.n	8002300 <getspeed_channel2+0x80>
		{
			speed=(65535-encoder->pulsesnow_channel2);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	8b5b      	ldrh	r3, [r3, #26]
 80022ec:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 80022f0:	33ff      	adds	r3, #255	; 0xff
 80022f2:	4618      	mov	r0, r3
 80022f4:	f7fe fca2 	bl	8000c3c <__aeabi_i2f>
 80022f8:	4603      	mov	r3, r0
 80022fa:	4a10      	ldr	r2, [pc, #64]	; (800233c <getspeed_channel2+0xbc>)
 80022fc:	6013      	str	r3, [r2, #0]
 80022fe:	e008      	b.n	8002312 <getspeed_channel2+0x92>
		}else{
			speed= - encoder->pulsesnow_channel2;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	8b5b      	ldrh	r3, [r3, #26]
 8002304:	425b      	negs	r3, r3
 8002306:	4618      	mov	r0, r3
 8002308:	f7fe fc98 	bl	8000c3c <__aeabi_i2f>
 800230c:	4603      	mov	r3, r0
 800230e:	4a0b      	ldr	r2, [pc, #44]	; (800233c <getspeed_channel2+0xbc>)
 8002310:	6013      	str	r3, [r2, #0]
		}
		if(speed>=13090)
 8002312:	4b0a      	ldr	r3, [pc, #40]	; (800233c <getspeed_channel2+0xbc>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	490a      	ldr	r1, [pc, #40]	; (8002340 <getspeed_channel2+0xc0>)
 8002318:	4618      	mov	r0, r3
 800231a:	f7fe fe95 	bl	8001048 <__aeabi_fcmpge>
 800231e:	4603      	mov	r3, r0
 8002320:	2b00      	cmp	r3, #0
 8002322:	d003      	beq.n	800232c <getspeed_channel2+0xac>
		{
			speed=0;
 8002324:	4b05      	ldr	r3, [pc, #20]	; (800233c <getspeed_channel2+0xbc>)
 8002326:	f04f 0200 	mov.w	r2, #0
 800232a:	601a      	str	r2, [r3, #0]
		}
	}
	return speed;
 800232c:	4b03      	ldr	r3, [pc, #12]	; (800233c <getspeed_channel2+0xbc>)
 800232e:	681b      	ldr	r3, [r3, #0]
}
 8002330:	4618      	mov	r0, r3
 8002332:	3708      	adds	r7, #8
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}
 8002338:	20000254 	.word	0x20000254
 800233c:	20000124 	.word	0x20000124
 8002340:	464c8800 	.word	0x464c8800

08002344 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002348:	4b04      	ldr	r3, [pc, #16]	; (800235c <__NVIC_GetPriorityGrouping+0x18>)
 800234a:	68db      	ldr	r3, [r3, #12]
 800234c:	0a1b      	lsrs	r3, r3, #8
 800234e:	f003 0307 	and.w	r3, r3, #7
}
 8002352:	4618      	mov	r0, r3
 8002354:	46bd      	mov	sp, r7
 8002356:	bc80      	pop	{r7}
 8002358:	4770      	bx	lr
 800235a:	bf00      	nop
 800235c:	e000ed00 	.word	0xe000ed00

08002360 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002360:	b480      	push	{r7}
 8002362:	b083      	sub	sp, #12
 8002364:	af00      	add	r7, sp, #0
 8002366:	4603      	mov	r3, r0
 8002368:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800236a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800236e:	2b00      	cmp	r3, #0
 8002370:	db0b      	blt.n	800238a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002372:	79fb      	ldrb	r3, [r7, #7]
 8002374:	f003 021f 	and.w	r2, r3, #31
 8002378:	4906      	ldr	r1, [pc, #24]	; (8002394 <__NVIC_EnableIRQ+0x34>)
 800237a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800237e:	095b      	lsrs	r3, r3, #5
 8002380:	2001      	movs	r0, #1
 8002382:	fa00 f202 	lsl.w	r2, r0, r2
 8002386:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800238a:	bf00      	nop
 800238c:	370c      	adds	r7, #12
 800238e:	46bd      	mov	sp, r7
 8002390:	bc80      	pop	{r7}
 8002392:	4770      	bx	lr
 8002394:	e000e100 	.word	0xe000e100

08002398 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002398:	b480      	push	{r7}
 800239a:	b083      	sub	sp, #12
 800239c:	af00      	add	r7, sp, #0
 800239e:	4603      	mov	r3, r0
 80023a0:	6039      	str	r1, [r7, #0]
 80023a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	db0a      	blt.n	80023c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	b2da      	uxtb	r2, r3
 80023b0:	490c      	ldr	r1, [pc, #48]	; (80023e4 <__NVIC_SetPriority+0x4c>)
 80023b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023b6:	0112      	lsls	r2, r2, #4
 80023b8:	b2d2      	uxtb	r2, r2
 80023ba:	440b      	add	r3, r1
 80023bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023c0:	e00a      	b.n	80023d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	b2da      	uxtb	r2, r3
 80023c6:	4908      	ldr	r1, [pc, #32]	; (80023e8 <__NVIC_SetPriority+0x50>)
 80023c8:	79fb      	ldrb	r3, [r7, #7]
 80023ca:	f003 030f 	and.w	r3, r3, #15
 80023ce:	3b04      	subs	r3, #4
 80023d0:	0112      	lsls	r2, r2, #4
 80023d2:	b2d2      	uxtb	r2, r2
 80023d4:	440b      	add	r3, r1
 80023d6:	761a      	strb	r2, [r3, #24]
}
 80023d8:	bf00      	nop
 80023da:	370c      	adds	r7, #12
 80023dc:	46bd      	mov	sp, r7
 80023de:	bc80      	pop	{r7}
 80023e0:	4770      	bx	lr
 80023e2:	bf00      	nop
 80023e4:	e000e100 	.word	0xe000e100
 80023e8:	e000ed00 	.word	0xe000ed00

080023ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b089      	sub	sp, #36	; 0x24
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	60f8      	str	r0, [r7, #12]
 80023f4:	60b9      	str	r1, [r7, #8]
 80023f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	f003 0307 	and.w	r3, r3, #7
 80023fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002400:	69fb      	ldr	r3, [r7, #28]
 8002402:	f1c3 0307 	rsb	r3, r3, #7
 8002406:	2b04      	cmp	r3, #4
 8002408:	bf28      	it	cs
 800240a:	2304      	movcs	r3, #4
 800240c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800240e:	69fb      	ldr	r3, [r7, #28]
 8002410:	3304      	adds	r3, #4
 8002412:	2b06      	cmp	r3, #6
 8002414:	d902      	bls.n	800241c <NVIC_EncodePriority+0x30>
 8002416:	69fb      	ldr	r3, [r7, #28]
 8002418:	3b03      	subs	r3, #3
 800241a:	e000      	b.n	800241e <NVIC_EncodePriority+0x32>
 800241c:	2300      	movs	r3, #0
 800241e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002420:	f04f 32ff 	mov.w	r2, #4294967295
 8002424:	69bb      	ldr	r3, [r7, #24]
 8002426:	fa02 f303 	lsl.w	r3, r2, r3
 800242a:	43da      	mvns	r2, r3
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	401a      	ands	r2, r3
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002434:	f04f 31ff 	mov.w	r1, #4294967295
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	fa01 f303 	lsl.w	r3, r1, r3
 800243e:	43d9      	mvns	r1, r3
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002444:	4313      	orrs	r3, r2
         );
}
 8002446:	4618      	mov	r0, r3
 8002448:	3724      	adds	r7, #36	; 0x24
 800244a:	46bd      	mov	sp, r7
 800244c:	bc80      	pop	{r7}
 800244e:	4770      	bx	lr

08002450 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8002450:	b480      	push	{r7}
 8002452:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8002454:	4b04      	ldr	r3, [pc, #16]	; (8002468 <LL_RCC_HSE_Enable+0x18>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a03      	ldr	r2, [pc, #12]	; (8002468 <LL_RCC_HSE_Enable+0x18>)
 800245a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800245e:	6013      	str	r3, [r2, #0]
}
 8002460:	bf00      	nop
 8002462:	46bd      	mov	sp, r7
 8002464:	bc80      	pop	{r7}
 8002466:	4770      	bx	lr
 8002468:	40021000 	.word	0x40021000

0800246c <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8002470:	4b06      	ldr	r3, [pc, #24]	; (800248c <LL_RCC_HSE_IsReady+0x20>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002478:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800247c:	bf0c      	ite	eq
 800247e:	2301      	moveq	r3, #1
 8002480:	2300      	movne	r3, #0
 8002482:	b2db      	uxtb	r3, r3
}
 8002484:	4618      	mov	r0, r3
 8002486:	46bd      	mov	sp, r7
 8002488:	bc80      	pop	{r7}
 800248a:	4770      	bx	lr
 800248c:	40021000 	.word	0x40021000

08002490 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8002490:	b480      	push	{r7}
 8002492:	b083      	sub	sp, #12
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8002498:	4b06      	ldr	r3, [pc, #24]	; (80024b4 <LL_RCC_SetSysClkSource+0x24>)
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	f023 0203 	bic.w	r2, r3, #3
 80024a0:	4904      	ldr	r1, [pc, #16]	; (80024b4 <LL_RCC_SetSysClkSource+0x24>)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	4313      	orrs	r3, r2
 80024a6:	604b      	str	r3, [r1, #4]
}
 80024a8:	bf00      	nop
 80024aa:	370c      	adds	r7, #12
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bc80      	pop	{r7}
 80024b0:	4770      	bx	lr
 80024b2:	bf00      	nop
 80024b4:	40021000 	.word	0x40021000

080024b8 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80024bc:	4b03      	ldr	r3, [pc, #12]	; (80024cc <LL_RCC_GetSysClkSource+0x14>)
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	f003 030c 	and.w	r3, r3, #12
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bc80      	pop	{r7}
 80024ca:	4770      	bx	lr
 80024cc:	40021000 	.word	0x40021000

080024d0 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80024d8:	4b06      	ldr	r3, [pc, #24]	; (80024f4 <LL_RCC_SetAHBPrescaler+0x24>)
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80024e0:	4904      	ldr	r1, [pc, #16]	; (80024f4 <LL_RCC_SetAHBPrescaler+0x24>)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	4313      	orrs	r3, r2
 80024e6:	604b      	str	r3, [r1, #4]
}
 80024e8:	bf00      	nop
 80024ea:	370c      	adds	r7, #12
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bc80      	pop	{r7}
 80024f0:	4770      	bx	lr
 80024f2:	bf00      	nop
 80024f4:	40021000 	.word	0x40021000

080024f8 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b083      	sub	sp, #12
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8002500:	4b06      	ldr	r3, [pc, #24]	; (800251c <LL_RCC_SetAPB1Prescaler+0x24>)
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002508:	4904      	ldr	r1, [pc, #16]	; (800251c <LL_RCC_SetAPB1Prescaler+0x24>)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	4313      	orrs	r3, r2
 800250e:	604b      	str	r3, [r1, #4]
}
 8002510:	bf00      	nop
 8002512:	370c      	adds	r7, #12
 8002514:	46bd      	mov	sp, r7
 8002516:	bc80      	pop	{r7}
 8002518:	4770      	bx	lr
 800251a:	bf00      	nop
 800251c:	40021000 	.word	0x40021000

08002520 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8002520:	b480      	push	{r7}
 8002522:	b083      	sub	sp, #12
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8002528:	4b06      	ldr	r3, [pc, #24]	; (8002544 <LL_RCC_SetAPB2Prescaler+0x24>)
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002530:	4904      	ldr	r1, [pc, #16]	; (8002544 <LL_RCC_SetAPB2Prescaler+0x24>)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	4313      	orrs	r3, r2
 8002536:	604b      	str	r3, [r1, #4]
}
 8002538:	bf00      	nop
 800253a:	370c      	adds	r7, #12
 800253c:	46bd      	mov	sp, r7
 800253e:	bc80      	pop	{r7}
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop
 8002544:	40021000 	.word	0x40021000

08002548 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8002548:	b480      	push	{r7}
 800254a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800254c:	4b04      	ldr	r3, [pc, #16]	; (8002560 <LL_RCC_PLL_Enable+0x18>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a03      	ldr	r2, [pc, #12]	; (8002560 <LL_RCC_PLL_Enable+0x18>)
 8002552:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002556:	6013      	str	r3, [r2, #0]
}
 8002558:	bf00      	nop
 800255a:	46bd      	mov	sp, r7
 800255c:	bc80      	pop	{r7}
 800255e:	4770      	bx	lr
 8002560:	40021000 	.word	0x40021000

08002564 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8002568:	4b06      	ldr	r3, [pc, #24]	; (8002584 <LL_RCC_PLL_IsReady+0x20>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002570:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002574:	bf0c      	ite	eq
 8002576:	2301      	moveq	r3, #1
 8002578:	2300      	movne	r3, #0
 800257a:	b2db      	uxtb	r3, r3
}
 800257c:	4618      	mov	r0, r3
 800257e:	46bd      	mov	sp, r7
 8002580:	bc80      	pop	{r7}
 8002582:	4770      	bx	lr
 8002584:	40021000 	.word	0x40021000

08002588 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)
{
 8002588:	b480      	push	{r7}
 800258a:	b083      	sub	sp, #12
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
 8002590:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL,
 8002592:	4b08      	ldr	r3, [pc, #32]	; (80025b4 <LL_RCC_PLL_ConfigDomain_SYS+0x2c>)
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	430b      	orrs	r3, r1
 80025a4:	4903      	ldr	r1, [pc, #12]	; (80025b4 <LL_RCC_PLL_ConfigDomain_SYS+0x2c>)
 80025a6:	4313      	orrs	r3, r2
 80025a8:	604b      	str	r3, [r1, #4]
             (Source & RCC_CFGR2_PREDIV1) | ((Source & (RCC_CFGR2_PREDIV1SRC << 4U)) >> 4U));
#else
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV1, (Source & RCC_CFGR2_PREDIV1));
#endif /*RCC_CFGR2_PREDIV1SRC*/
#endif /*RCC_CFGR2_PREDIV1*/
}
 80025aa:	bf00      	nop
 80025ac:	370c      	adds	r7, #12
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bc80      	pop	{r7}
 80025b2:	4770      	bx	lr
 80025b4:	40021000 	.word	0x40021000

080025b8 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b085      	sub	sp, #20
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80025c0:	4b08      	ldr	r3, [pc, #32]	; (80025e4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80025c2:	69da      	ldr	r2, [r3, #28]
 80025c4:	4907      	ldr	r1, [pc, #28]	; (80025e4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	4313      	orrs	r3, r2
 80025ca:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80025cc:	4b05      	ldr	r3, [pc, #20]	; (80025e4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80025ce:	69da      	ldr	r2, [r3, #28]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	4013      	ands	r3, r2
 80025d4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80025d6:	68fb      	ldr	r3, [r7, #12]
}
 80025d8:	bf00      	nop
 80025da:	3714      	adds	r7, #20
 80025dc:	46bd      	mov	sp, r7
 80025de:	bc80      	pop	{r7}
 80025e0:	4770      	bx	lr
 80025e2:	bf00      	nop
 80025e4:	40021000 	.word	0x40021000

080025e8 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b085      	sub	sp, #20
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80025f0:	4b08      	ldr	r3, [pc, #32]	; (8002614 <LL_APB2_GRP1_EnableClock+0x2c>)
 80025f2:	699a      	ldr	r2, [r3, #24]
 80025f4:	4907      	ldr	r1, [pc, #28]	; (8002614 <LL_APB2_GRP1_EnableClock+0x2c>)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	4313      	orrs	r3, r2
 80025fa:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80025fc:	4b05      	ldr	r3, [pc, #20]	; (8002614 <LL_APB2_GRP1_EnableClock+0x2c>)
 80025fe:	699a      	ldr	r2, [r3, #24]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	4013      	ands	r3, r2
 8002604:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002606:	68fb      	ldr	r3, [r7, #12]
}
 8002608:	bf00      	nop
 800260a:	3714      	adds	r7, #20
 800260c:	46bd      	mov	sp, r7
 800260e:	bc80      	pop	{r7}
 8002610:	4770      	bx	lr
 8002612:	bf00      	nop
 8002614:	40021000 	.word	0x40021000

08002618 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8002618:	b480      	push	{r7}
 800261a:	b083      	sub	sp, #12
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8002620:	4b06      	ldr	r3, [pc, #24]	; (800263c <LL_FLASH_SetLatency+0x24>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f023 0207 	bic.w	r2, r3, #7
 8002628:	4904      	ldr	r1, [pc, #16]	; (800263c <LL_FLASH_SetLatency+0x24>)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	4313      	orrs	r3, r2
 800262e:	600b      	str	r3, [r1, #0]
}
 8002630:	bf00      	nop
 8002632:	370c      	adds	r7, #12
 8002634:	46bd      	mov	sp, r7
 8002636:	bc80      	pop	{r7}
 8002638:	4770      	bx	lr
 800263a:	bf00      	nop
 800263c:	40022000 	.word	0x40022000

08002640 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8002640:	b480      	push	{r7}
 8002642:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8002644:	4b03      	ldr	r3, [pc, #12]	; (8002654 <LL_FLASH_GetLatency+0x14>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f003 0307 	and.w	r3, r3, #7
}
 800264c:	4618      	mov	r0, r3
 800264e:	46bd      	mov	sp, r7
 8002650:	bc80      	pop	{r7}
 8002652:	4770      	bx	lr
 8002654:	40022000 	.word	0x40022000

08002658 <LL_TIM_DisableARRPreload>:
{
 8002658:	b480      	push	{r7}
 800265a:	b083      	sub	sp, #12
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	601a      	str	r2, [r3, #0]
}
 800266c:	bf00      	nop
 800266e:	370c      	adds	r7, #12
 8002670:	46bd      	mov	sp, r7
 8002672:	bc80      	pop	{r7}
 8002674:	4770      	bx	lr
	...

08002678 <LL_TIM_OC_DisableFast>:
{
 8002678:	b480      	push	{r7}
 800267a:	b085      	sub	sp, #20
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
 8002680:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	2b01      	cmp	r3, #1
 8002686:	d01c      	beq.n	80026c2 <LL_TIM_OC_DisableFast+0x4a>
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	2b04      	cmp	r3, #4
 800268c:	d017      	beq.n	80026be <LL_TIM_OC_DisableFast+0x46>
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	2b10      	cmp	r3, #16
 8002692:	d012      	beq.n	80026ba <LL_TIM_OC_DisableFast+0x42>
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	2b40      	cmp	r3, #64	; 0x40
 8002698:	d00d      	beq.n	80026b6 <LL_TIM_OC_DisableFast+0x3e>
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80026a0:	d007      	beq.n	80026b2 <LL_TIM_OC_DisableFast+0x3a>
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80026a8:	d101      	bne.n	80026ae <LL_TIM_OC_DisableFast+0x36>
 80026aa:	2305      	movs	r3, #5
 80026ac:	e00a      	b.n	80026c4 <LL_TIM_OC_DisableFast+0x4c>
 80026ae:	2306      	movs	r3, #6
 80026b0:	e008      	b.n	80026c4 <LL_TIM_OC_DisableFast+0x4c>
 80026b2:	2304      	movs	r3, #4
 80026b4:	e006      	b.n	80026c4 <LL_TIM_OC_DisableFast+0x4c>
 80026b6:	2303      	movs	r3, #3
 80026b8:	e004      	b.n	80026c4 <LL_TIM_OC_DisableFast+0x4c>
 80026ba:	2302      	movs	r3, #2
 80026bc:	e002      	b.n	80026c4 <LL_TIM_OC_DisableFast+0x4c>
 80026be:	2301      	movs	r3, #1
 80026c0:	e000      	b.n	80026c4 <LL_TIM_OC_DisableFast+0x4c>
 80026c2:	2300      	movs	r3, #0
 80026c4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	3318      	adds	r3, #24
 80026ca:	4619      	mov	r1, r3
 80026cc:	7bfb      	ldrb	r3, [r7, #15]
 80026ce:	4a0a      	ldr	r2, [pc, #40]	; (80026f8 <LL_TIM_OC_DisableFast+0x80>)
 80026d0:	5cd3      	ldrb	r3, [r2, r3]
 80026d2:	440b      	add	r3, r1
 80026d4:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	7bfb      	ldrb	r3, [r7, #15]
 80026dc:	4907      	ldr	r1, [pc, #28]	; (80026fc <LL_TIM_OC_DisableFast+0x84>)
 80026de:	5ccb      	ldrb	r3, [r1, r3]
 80026e0:	4619      	mov	r1, r3
 80026e2:	2304      	movs	r3, #4
 80026e4:	408b      	lsls	r3, r1
 80026e6:	43db      	mvns	r3, r3
 80026e8:	401a      	ands	r2, r3
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	601a      	str	r2, [r3, #0]
}
 80026ee:	bf00      	nop
 80026f0:	3714      	adds	r7, #20
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bc80      	pop	{r7}
 80026f6:	4770      	bx	lr
 80026f8:	0800adf0 	.word	0x0800adf0
 80026fc:	0800adf8 	.word	0x0800adf8

08002700 <LL_TIM_OC_EnablePreload>:
{
 8002700:	b480      	push	{r7}
 8002702:	b085      	sub	sp, #20
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
 8002708:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	2b01      	cmp	r3, #1
 800270e:	d01c      	beq.n	800274a <LL_TIM_OC_EnablePreload+0x4a>
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	2b04      	cmp	r3, #4
 8002714:	d017      	beq.n	8002746 <LL_TIM_OC_EnablePreload+0x46>
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	2b10      	cmp	r3, #16
 800271a:	d012      	beq.n	8002742 <LL_TIM_OC_EnablePreload+0x42>
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	2b40      	cmp	r3, #64	; 0x40
 8002720:	d00d      	beq.n	800273e <LL_TIM_OC_EnablePreload+0x3e>
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002728:	d007      	beq.n	800273a <LL_TIM_OC_EnablePreload+0x3a>
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002730:	d101      	bne.n	8002736 <LL_TIM_OC_EnablePreload+0x36>
 8002732:	2305      	movs	r3, #5
 8002734:	e00a      	b.n	800274c <LL_TIM_OC_EnablePreload+0x4c>
 8002736:	2306      	movs	r3, #6
 8002738:	e008      	b.n	800274c <LL_TIM_OC_EnablePreload+0x4c>
 800273a:	2304      	movs	r3, #4
 800273c:	e006      	b.n	800274c <LL_TIM_OC_EnablePreload+0x4c>
 800273e:	2303      	movs	r3, #3
 8002740:	e004      	b.n	800274c <LL_TIM_OC_EnablePreload+0x4c>
 8002742:	2302      	movs	r3, #2
 8002744:	e002      	b.n	800274c <LL_TIM_OC_EnablePreload+0x4c>
 8002746:	2301      	movs	r3, #1
 8002748:	e000      	b.n	800274c <LL_TIM_OC_EnablePreload+0x4c>
 800274a:	2300      	movs	r3, #0
 800274c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	3318      	adds	r3, #24
 8002752:	4619      	mov	r1, r3
 8002754:	7bfb      	ldrb	r3, [r7, #15]
 8002756:	4a0a      	ldr	r2, [pc, #40]	; (8002780 <LL_TIM_OC_EnablePreload+0x80>)
 8002758:	5cd3      	ldrb	r3, [r2, r3]
 800275a:	440b      	add	r3, r1
 800275c:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800275e:	68bb      	ldr	r3, [r7, #8]
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	7bfb      	ldrb	r3, [r7, #15]
 8002764:	4907      	ldr	r1, [pc, #28]	; (8002784 <LL_TIM_OC_EnablePreload+0x84>)
 8002766:	5ccb      	ldrb	r3, [r1, r3]
 8002768:	4619      	mov	r1, r3
 800276a:	2308      	movs	r3, #8
 800276c:	408b      	lsls	r3, r1
 800276e:	431a      	orrs	r2, r3
 8002770:	68bb      	ldr	r3, [r7, #8]
 8002772:	601a      	str	r2, [r3, #0]
}
 8002774:	bf00      	nop
 8002776:	3714      	adds	r7, #20
 8002778:	46bd      	mov	sp, r7
 800277a:	bc80      	pop	{r7}
 800277c:	4770      	bx	lr
 800277e:	bf00      	nop
 8002780:	0800adf0 	.word	0x0800adf0
 8002784:	0800adf8 	.word	0x0800adf8

08002788 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8002788:	b480      	push	{r7}
 800278a:	b083      	sub	sp, #12
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
 8002790:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	431a      	orrs	r2, r3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	605a      	str	r2, [r3, #4]
}
 80027a2:	bf00      	nop
 80027a4:	370c      	adds	r7, #12
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bc80      	pop	{r7}
 80027aa:	4770      	bx	lr

080027ac <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b083      	sub	sp, #12
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	609a      	str	r2, [r3, #8]
}
 80027c0:	bf00      	nop
 80027c2:	370c      	adds	r7, #12
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bc80      	pop	{r7}
 80027c8:	4770      	bx	lr

080027ca <LL_USART_Enable>:
{
 80027ca:	b480      	push	{r7}
 80027cc:	b083      	sub	sp, #12
 80027ce:	af00      	add	r7, sp, #0
 80027d0:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	68db      	ldr	r3, [r3, #12]
 80027d6:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	60da      	str	r2, [r3, #12]
}
 80027de:	bf00      	nop
 80027e0:	370c      	adds	r7, #12
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bc80      	pop	{r7}
 80027e6:	4770      	bx	lr

080027e8 <LL_USART_ConfigAsyncMode>:
{
 80027e8:	b480      	push	{r7}
 80027ea:	b083      	sub	sp, #12
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	691b      	ldr	r3, [r3, #16]
 80027f4:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	695b      	ldr	r3, [r3, #20]
 8002800:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	615a      	str	r2, [r3, #20]
}
 8002808:	bf00      	nop
 800280a:	370c      	adds	r7, #12
 800280c:	46bd      	mov	sp, r7
 800280e:	bc80      	pop	{r7}
 8002810:	4770      	bx	lr

08002812 <LL_USART_EnableIT_RXNE>:
{
 8002812:	b480      	push	{r7}
 8002814:	b083      	sub	sp, #12
 8002816:	af00      	add	r7, sp, #0
 8002818:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	68db      	ldr	r3, [r3, #12]
 800281e:	f043 0220 	orr.w	r2, r3, #32
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	60da      	str	r2, [r3, #12]
}
 8002826:	bf00      	nop
 8002828:	370c      	adds	r7, #12
 800282a:	46bd      	mov	sp, r7
 800282c:	bc80      	pop	{r7}
 800282e:	4770      	bx	lr

08002830 <LL_GPIO_SetPinMode>:
{
 8002830:	b490      	push	{r4, r7}
 8002832:	b088      	sub	sp, #32
 8002834:	af00      	add	r7, sp, #0
 8002836:	60f8      	str	r0, [r7, #12]
 8002838:	60b9      	str	r1, [r7, #8]
 800283a:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	461a      	mov	r2, r3
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	0e1b      	lsrs	r3, r3, #24
 8002844:	4413      	add	r3, r2
 8002846:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 8002848:	6822      	ldr	r2, [r4, #0]
 800284a:	68bb      	ldr	r3, [r7, #8]
 800284c:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800284e:	697b      	ldr	r3, [r7, #20]
 8002850:	fa93 f3a3 	rbit	r3, r3
 8002854:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002856:	693b      	ldr	r3, [r7, #16]
 8002858:	fab3 f383 	clz	r3, r3
 800285c:	b2db      	uxtb	r3, r3
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	210f      	movs	r1, #15
 8002862:	fa01 f303 	lsl.w	r3, r1, r3
 8002866:	43db      	mvns	r3, r3
 8002868:	401a      	ands	r2, r3
 800286a:	68bb      	ldr	r3, [r7, #8]
 800286c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800286e:	69fb      	ldr	r3, [r7, #28]
 8002870:	fa93 f3a3 	rbit	r3, r3
 8002874:	61bb      	str	r3, [r7, #24]
  return result;
 8002876:	69bb      	ldr	r3, [r7, #24]
 8002878:	fab3 f383 	clz	r3, r3
 800287c:	b2db      	uxtb	r3, r3
 800287e:	009b      	lsls	r3, r3, #2
 8002880:	6879      	ldr	r1, [r7, #4]
 8002882:	fa01 f303 	lsl.w	r3, r1, r3
 8002886:	4313      	orrs	r3, r2
 8002888:	6023      	str	r3, [r4, #0]
}
 800288a:	bf00      	nop
 800288c:	3720      	adds	r7, #32
 800288e:	46bd      	mov	sp, r7
 8002890:	bc90      	pop	{r4, r7}
 8002892:	4770      	bx	lr

08002894 <LL_GPIO_ResetOutputPin>:
{
 8002894:	b480      	push	{r7}
 8002896:	b083      	sub	sp, #12
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
 800289c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	0a1b      	lsrs	r3, r3, #8
 80028a2:	b29a      	uxth	r2, r3
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	615a      	str	r2, [r3, #20]
}
 80028a8:	bf00      	nop
 80028aa:	370c      	adds	r7, #12
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bc80      	pop	{r7}
 80028b0:	4770      	bx	lr
	...

080028b4 <LL_GPIO_AF_SetEXTISource>:
  *         @arg @ref LL_GPIO_AF_EXTI_LINE14
  *         @arg @ref LL_GPIO_AF_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_SetEXTISource(uint32_t Port, uint32_t Line)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b085      	sub	sp, #20
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
 80028bc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(AFIO->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 80028be:	4a13      	ldr	r2, [pc, #76]	; (800290c <LL_GPIO_AF_SetEXTISource+0x58>)
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	b2db      	uxtb	r3, r3
 80028c4:	3302      	adds	r3, #2
 80028c6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	0c1b      	lsrs	r3, r3, #16
 80028ce:	43db      	mvns	r3, r3
 80028d0:	ea02 0103 	and.w	r1, r2, r3
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	0c1b      	lsrs	r3, r3, #16
 80028d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	fa93 f3a3 	rbit	r3, r3
 80028e0:	60bb      	str	r3, [r7, #8]
  return result;
 80028e2:	68bb      	ldr	r3, [r7, #8]
 80028e4:	fab3 f383 	clz	r3, r3
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	461a      	mov	r2, r3
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	fa03 f202 	lsl.w	r2, r3, r2
 80028f2:	4806      	ldr	r0, [pc, #24]	; (800290c <LL_GPIO_AF_SetEXTISource+0x58>)
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	b2db      	uxtb	r3, r3
 80028f8:	430a      	orrs	r2, r1
 80028fa:	3302      	adds	r3, #2
 80028fc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8002900:	bf00      	nop
 8002902:	3714      	adds	r7, #20
 8002904:	46bd      	mov	sp, r7
 8002906:	bc80      	pop	{r7}
 8002908:	4770      	bx	lr
 800290a:	bf00      	nop
 800290c:	40010000 	.word	0x40010000

08002910 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002914:	f003 ffc6 	bl	80068a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002918:	f000 f814 	bl	8002944 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800291c:	f000 fa0a 	bl	8002d34 <MX_GPIO_Init>
  MX_I2C1_Init();
 8002920:	f000 f854 	bl	80029cc <MX_I2C1_Init>
  MX_TIM4_Init();
 8002924:	f000 f928 	bl	8002b78 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8002928:	f000 f99c 	bl	8002c64 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 800292c:	f000 f87c 	bl	8002a28 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002930:	f000 f8ce 	bl	8002ad0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  LL_USART_EnableIT_RXNE(USART1);
 8002934:	4802      	ldr	r0, [pc, #8]	; (8002940 <main+0x30>)
 8002936:	f7ff ff6c 	bl	8002812 <LL_USART_EnableIT_RXNE>
  APP_Init();
 800293a:	f7fe fd93 	bl	8001464 <APP_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800293e:	e7fe      	b.n	800293e <main+0x2e>
 8002940:	40013800 	.word	0x40013800

08002944 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 8002948:	2002      	movs	r0, #2
 800294a:	f7ff fe65 	bl	8002618 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_2)
 800294e:	bf00      	nop
 8002950:	f7ff fe76 	bl	8002640 <LL_FLASH_GetLatency>
 8002954:	4603      	mov	r3, r0
 8002956:	2b02      	cmp	r3, #2
 8002958:	d1fa      	bne.n	8002950 <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSE_Enable();
 800295a:	f7ff fd79 	bl	8002450 <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 800295e:	bf00      	nop
 8002960:	f7ff fd84 	bl	800246c <LL_RCC_HSE_IsReady>
 8002964:	4603      	mov	r3, r0
 8002966:	2b01      	cmp	r3, #1
 8002968:	d1fa      	bne.n	8002960 <SystemClock_Config+0x1c>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE_DIV_1, LL_RCC_PLL_MUL_9);
 800296a:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 800296e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8002972:	f7ff fe09 	bl	8002588 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8002976:	f7ff fde7 	bl	8002548 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 800297a:	bf00      	nop
 800297c:	f7ff fdf2 	bl	8002564 <LL_RCC_PLL_IsReady>
 8002980:	4603      	mov	r3, r0
 8002982:	2b01      	cmp	r3, #1
 8002984:	d1fa      	bne.n	800297c <SystemClock_Config+0x38>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8002986:	2000      	movs	r0, #0
 8002988:	f7ff fda2 	bl	80024d0 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 800298c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002990:	f7ff fdb2 	bl	80024f8 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8002994:	2000      	movs	r0, #0
 8002996:	f7ff fdc3 	bl	8002520 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 800299a:	2002      	movs	r0, #2
 800299c:	f7ff fd78 	bl	8002490 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80029a0:	bf00      	nop
 80029a2:	f7ff fd89 	bl	80024b8 <LL_RCC_GetSysClkSource>
 80029a6:	4603      	mov	r3, r0
 80029a8:	2b08      	cmp	r3, #8
 80029aa:	d1fa      	bne.n	80029a2 <SystemClock_Config+0x5e>
  {

  }
  LL_SetSystemCoreClock(72000000);
 80029ac:	4806      	ldr	r0, [pc, #24]	; (80029c8 <SystemClock_Config+0x84>)
 80029ae:	f006 fc5f 	bl	8009270 <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 80029b2:	2000      	movs	r0, #0
 80029b4:	f003 ff8c 	bl	80068d0 <HAL_InitTick>
 80029b8:	4603      	mov	r3, r0
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d001      	beq.n	80029c2 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80029be:	f000 fa17 	bl	8002df0 <Error_Handler>
  }
}
 80029c2:	bf00      	nop
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	044aa200 	.word	0x044aa200

080029cc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80029d0:	4b12      	ldr	r3, [pc, #72]	; (8002a1c <MX_I2C1_Init+0x50>)
 80029d2:	4a13      	ldr	r2, [pc, #76]	; (8002a20 <MX_I2C1_Init+0x54>)
 80029d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80029d6:	4b11      	ldr	r3, [pc, #68]	; (8002a1c <MX_I2C1_Init+0x50>)
 80029d8:	4a12      	ldr	r2, [pc, #72]	; (8002a24 <MX_I2C1_Init+0x58>)
 80029da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80029dc:	4b0f      	ldr	r3, [pc, #60]	; (8002a1c <MX_I2C1_Init+0x50>)
 80029de:	2200      	movs	r2, #0
 80029e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80029e2:	4b0e      	ldr	r3, [pc, #56]	; (8002a1c <MX_I2C1_Init+0x50>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80029e8:	4b0c      	ldr	r3, [pc, #48]	; (8002a1c <MX_I2C1_Init+0x50>)
 80029ea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80029ee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80029f0:	4b0a      	ldr	r3, [pc, #40]	; (8002a1c <MX_I2C1_Init+0x50>)
 80029f2:	2200      	movs	r2, #0
 80029f4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80029f6:	4b09      	ldr	r3, [pc, #36]	; (8002a1c <MX_I2C1_Init+0x50>)
 80029f8:	2200      	movs	r2, #0
 80029fa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80029fc:	4b07      	ldr	r3, [pc, #28]	; (8002a1c <MX_I2C1_Init+0x50>)
 80029fe:	2200      	movs	r2, #0
 8002a00:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002a02:	4b06      	ldr	r3, [pc, #24]	; (8002a1c <MX_I2C1_Init+0x50>)
 8002a04:	2200      	movs	r2, #0
 8002a06:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002a08:	4804      	ldr	r0, [pc, #16]	; (8002a1c <MX_I2C1_Init+0x50>)
 8002a0a:	f004 fa03 	bl	8006e14 <HAL_I2C_Init>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d001      	beq.n	8002a18 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002a14:	f000 f9ec 	bl	8002df0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002a18:	bf00      	nop
 8002a1a:	bd80      	pop	{r7, pc}
 8002a1c:	20000200 	.word	0x20000200
 8002a20:	40005400 	.word	0x40005400
 8002a24:	000186a0 	.word	0x000186a0

08002a28 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b08c      	sub	sp, #48	; 0x30
 8002a2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002a2e:	f107 030c 	add.w	r3, r7, #12
 8002a32:	2224      	movs	r2, #36	; 0x24
 8002a34:	2100      	movs	r1, #0
 8002a36:	4618      	mov	r0, r3
 8002a38:	f006 fc60 	bl	80092fc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a3c:	1d3b      	adds	r3, r7, #4
 8002a3e:	2200      	movs	r2, #0
 8002a40:	601a      	str	r2, [r3, #0]
 8002a42:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002a44:	4b21      	ldr	r3, [pc, #132]	; (8002acc <MX_TIM2_Init+0xa4>)
 8002a46:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002a4a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002a4c:	4b1f      	ldr	r3, [pc, #124]	; (8002acc <MX_TIM2_Init+0xa4>)
 8002a4e:	2200      	movs	r2, #0
 8002a50:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a52:	4b1e      	ldr	r3, [pc, #120]	; (8002acc <MX_TIM2_Init+0xa4>)
 8002a54:	2200      	movs	r2, #0
 8002a56:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002a58:	4b1c      	ldr	r3, [pc, #112]	; (8002acc <MX_TIM2_Init+0xa4>)
 8002a5a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002a5e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a60:	4b1a      	ldr	r3, [pc, #104]	; (8002acc <MX_TIM2_Init+0xa4>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a66:	4b19      	ldr	r3, [pc, #100]	; (8002acc <MX_TIM2_Init+0xa4>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002a6c:	2303      	movs	r3, #3
 8002a6e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002a70:	2300      	movs	r3, #0
 8002a72:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002a74:	2301      	movs	r3, #1
 8002a76:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002a80:	2300      	movs	r3, #0
 8002a82:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002a84:	2301      	movs	r3, #1
 8002a86:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002a90:	f107 030c 	add.w	r3, r7, #12
 8002a94:	4619      	mov	r1, r3
 8002a96:	480d      	ldr	r0, [pc, #52]	; (8002acc <MX_TIM2_Init+0xa4>)
 8002a98:	f005 fb08 	bl	80080ac <HAL_TIM_Encoder_Init>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d001      	beq.n	8002aa6 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002aa2:	f000 f9a5 	bl	8002df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002aae:	1d3b      	adds	r3, r7, #4
 8002ab0:	4619      	mov	r1, r3
 8002ab2:	4806      	ldr	r0, [pc, #24]	; (8002acc <MX_TIM2_Init+0xa4>)
 8002ab4:	f005 fcb0 	bl	8008418 <HAL_TIMEx_MasterConfigSynchronization>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d001      	beq.n	8002ac2 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002abe:	f000 f997 	bl	8002df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002ac2:	bf00      	nop
 8002ac4:	3730      	adds	r7, #48	; 0x30
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	2000029c 	.word	0x2000029c

08002ad0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b08c      	sub	sp, #48	; 0x30
 8002ad4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002ad6:	f107 030c 	add.w	r3, r7, #12
 8002ada:	2224      	movs	r2, #36	; 0x24
 8002adc:	2100      	movs	r1, #0
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f006 fc0c 	bl	80092fc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ae4:	1d3b      	adds	r3, r7, #4
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	601a      	str	r2, [r3, #0]
 8002aea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002aec:	4b20      	ldr	r3, [pc, #128]	; (8002b70 <MX_TIM3_Init+0xa0>)
 8002aee:	4a21      	ldr	r2, [pc, #132]	; (8002b74 <MX_TIM3_Init+0xa4>)
 8002af0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002af2:	4b1f      	ldr	r3, [pc, #124]	; (8002b70 <MX_TIM3_Init+0xa0>)
 8002af4:	2200      	movs	r2, #0
 8002af6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002af8:	4b1d      	ldr	r3, [pc, #116]	; (8002b70 <MX_TIM3_Init+0xa0>)
 8002afa:	2200      	movs	r2, #0
 8002afc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002afe:	4b1c      	ldr	r3, [pc, #112]	; (8002b70 <MX_TIM3_Init+0xa0>)
 8002b00:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002b04:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b06:	4b1a      	ldr	r3, [pc, #104]	; (8002b70 <MX_TIM3_Init+0xa0>)
 8002b08:	2200      	movs	r2, #0
 8002b0a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b0c:	4b18      	ldr	r3, [pc, #96]	; (8002b70 <MX_TIM3_Init+0xa0>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002b12:	2303      	movs	r3, #3
 8002b14:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002b16:	2300      	movs	r3, #0
 8002b18:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002b22:	2300      	movs	r3, #0
 8002b24:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002b26:	2300      	movs	r3, #0
 8002b28:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002b32:	2300      	movs	r3, #0
 8002b34:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002b36:	f107 030c 	add.w	r3, r7, #12
 8002b3a:	4619      	mov	r1, r3
 8002b3c:	480c      	ldr	r0, [pc, #48]	; (8002b70 <MX_TIM3_Init+0xa0>)
 8002b3e:	f005 fab5 	bl	80080ac <HAL_TIM_Encoder_Init>
 8002b42:	4603      	mov	r3, r0
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d001      	beq.n	8002b4c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002b48:	f000 f952 	bl	8002df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b50:	2300      	movs	r3, #0
 8002b52:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002b54:	1d3b      	adds	r3, r7, #4
 8002b56:	4619      	mov	r1, r3
 8002b58:	4805      	ldr	r0, [pc, #20]	; (8002b70 <MX_TIM3_Init+0xa0>)
 8002b5a:	f005 fc5d 	bl	8008418 <HAL_TIMEx_MasterConfigSynchronization>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d001      	beq.n	8002b68 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8002b64:	f000 f944 	bl	8002df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002b68:	bf00      	nop
 8002b6a:	3730      	adds	r7, #48	; 0x30
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bd80      	pop	{r7, pc}
 8002b70:	20000254 	.word	0x20000254
 8002b74:	40000400 	.word	0x40000400

08002b78 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b092      	sub	sp, #72	; 0x48
 8002b7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002b7e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002b82:	2200      	movs	r2, #0
 8002b84:	601a      	str	r2, [r3, #0]
 8002b86:	605a      	str	r2, [r3, #4]
 8002b88:	609a      	str	r2, [r3, #8]
 8002b8a:	60da      	str	r2, [r3, #12]
 8002b8c:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8002b8e:	f107 0314 	add.w	r3, r7, #20
 8002b92:	2220      	movs	r2, #32
 8002b94:	2100      	movs	r1, #0
 8002b96:	4618      	mov	r0, r3
 8002b98:	f006 fbb0 	bl	80092fc <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b9c:	463b      	mov	r3, r7
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	601a      	str	r2, [r3, #0]
 8002ba2:	605a      	str	r2, [r3, #4]
 8002ba4:	609a      	str	r2, [r3, #8]
 8002ba6:	60da      	str	r2, [r3, #12]
 8002ba8:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 8002baa:	2004      	movs	r0, #4
 8002bac:	f7ff fd04 	bl	80025b8 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  TIM_InitStruct.Prescaler = 71;
 8002bb0:	2347      	movs	r3, #71	; 0x47
 8002bb2:	86bb      	strh	r3, [r7, #52]	; 0x34
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	63bb      	str	r3, [r7, #56]	; 0x38
  TIM_InitStruct.Autoreload = 999;
 8002bb8:	f240 33e7 	movw	r3, #999	; 0x3e7
 8002bbc:	63fb      	str	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	643b      	str	r3, [r7, #64]	; 0x40
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8002bc2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002bc6:	4619      	mov	r1, r3
 8002bc8:	4824      	ldr	r0, [pc, #144]	; (8002c5c <MX_TIM4_Init+0xe4>)
 8002bca:	f006 f82f 	bl	8008c2c <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 8002bce:	4823      	ldr	r0, [pc, #140]	; (8002c5c <MX_TIM4_Init+0xe4>)
 8002bd0:	f7ff fd42 	bl	8002658 <LL_TIM_DisableARRPreload>
  LL_TIM_OC_EnablePreload(TIM4, LL_TIM_CHANNEL_CH1);
 8002bd4:	2101      	movs	r1, #1
 8002bd6:	4821      	ldr	r0, [pc, #132]	; (8002c5c <MX_TIM4_Init+0xe4>)
 8002bd8:	f7ff fd92 	bl	8002700 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8002bdc:	2360      	movs	r3, #96	; 0x60
 8002bde:	617b      	str	r3, [r7, #20]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8002be0:	2300      	movs	r3, #0
 8002be2:	61bb      	str	r3, [r7, #24]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8002be4:	2300      	movs	r3, #0
 8002be6:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.CompareValue = 0;
 8002be8:	2300      	movs	r3, #0
 8002bea:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8002bec:	2300      	movs	r3, #0
 8002bee:	627b      	str	r3, [r7, #36]	; 0x24
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8002bf0:	f107 0314 	add.w	r3, r7, #20
 8002bf4:	461a      	mov	r2, r3
 8002bf6:	2101      	movs	r1, #1
 8002bf8:	4818      	ldr	r0, [pc, #96]	; (8002c5c <MX_TIM4_Init+0xe4>)
 8002bfa:	f006 f875 	bl	8008ce8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH1);
 8002bfe:	2101      	movs	r1, #1
 8002c00:	4816      	ldr	r0, [pc, #88]	; (8002c5c <MX_TIM4_Init+0xe4>)
 8002c02:	f7ff fd39 	bl	8002678 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM4, LL_TIM_CHANNEL_CH2);
 8002c06:	2110      	movs	r1, #16
 8002c08:	4814      	ldr	r0, [pc, #80]	; (8002c5c <MX_TIM4_Init+0xe4>)
 8002c0a:	f7ff fd79 	bl	8002700 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8002c0e:	f107 0314 	add.w	r3, r7, #20
 8002c12:	461a      	mov	r2, r3
 8002c14:	2110      	movs	r1, #16
 8002c16:	4811      	ldr	r0, [pc, #68]	; (8002c5c <MX_TIM4_Init+0xe4>)
 8002c18:	f006 f866 	bl	8008ce8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH2);
 8002c1c:	2110      	movs	r1, #16
 8002c1e:	480f      	ldr	r0, [pc, #60]	; (8002c5c <MX_TIM4_Init+0xe4>)
 8002c20:	f7ff fd2a 	bl	8002678 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 8002c24:	2100      	movs	r1, #0
 8002c26:	480d      	ldr	r0, [pc, #52]	; (8002c5c <MX_TIM4_Init+0xe4>)
 8002c28:	f7ff fdae 	bl	8002788 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 8002c2c:	480b      	ldr	r0, [pc, #44]	; (8002c5c <MX_TIM4_Init+0xe4>)
 8002c2e:	f7ff fdbd 	bl	80027ac <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 8002c32:	2008      	movs	r0, #8
 8002c34:	f7ff fcd8 	bl	80025e8 <LL_APB2_GRP1_EnableClock>
  /**TIM4 GPIO Configuration
  PB6   ------> TIM4_CH1
  PB7   ------> TIM4_CH2
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8002c38:	f24c 03c0 	movw	r3, #49344	; 0xc0c0
 8002c3c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002c3e:	2309      	movs	r3, #9
 8002c40:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002c42:	2302      	movs	r3, #2
 8002c44:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002c46:	2300      	movs	r3, #0
 8002c48:	60fb      	str	r3, [r7, #12]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c4a:	463b      	mov	r3, r7
 8002c4c:	4619      	mov	r1, r3
 8002c4e:	4804      	ldr	r0, [pc, #16]	; (8002c60 <MX_TIM4_Init+0xe8>)
 8002c50:	f005 fe09 	bl	8008866 <LL_GPIO_Init>

}
 8002c54:	bf00      	nop
 8002c56:	3748      	adds	r7, #72	; 0x48
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}
 8002c5c:	40000800 	.word	0x40000800
 8002c60:	40010c00 	.word	0x40010c00

08002c64 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b08c      	sub	sp, #48	; 0x30
 8002c68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002c6a:	f107 0314 	add.w	r3, r7, #20
 8002c6e:	2200      	movs	r2, #0
 8002c70:	601a      	str	r2, [r3, #0]
 8002c72:	605a      	str	r2, [r3, #4]
 8002c74:	609a      	str	r2, [r3, #8]
 8002c76:	60da      	str	r2, [r3, #12]
 8002c78:	611a      	str	r2, [r3, #16]
 8002c7a:	615a      	str	r2, [r3, #20]
 8002c7c:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c7e:	463b      	mov	r3, r7
 8002c80:	2200      	movs	r2, #0
 8002c82:	601a      	str	r2, [r3, #0]
 8002c84:	605a      	str	r2, [r3, #4]
 8002c86:	609a      	str	r2, [r3, #8]
 8002c88:	60da      	str	r2, [r3, #12]
 8002c8a:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8002c8c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002c90:	f7ff fcaa 	bl	80025e8 <LL_APB2_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8002c94:	2004      	movs	r0, #4
 8002c96:	f7ff fca7 	bl	80025e8 <LL_APB2_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  PA10   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8002c9a:	4b22      	ldr	r3, [pc, #136]	; (8002d24 <MX_USART1_UART_Init+0xc0>)
 8002c9c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002c9e:	2309      	movs	r3, #9
 8002ca0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002ca2:	2303      	movs	r3, #3
 8002ca4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	60fb      	str	r3, [r7, #12]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002caa:	463b      	mov	r3, r7
 8002cac:	4619      	mov	r1, r3
 8002cae:	481e      	ldr	r0, [pc, #120]	; (8002d28 <MX_USART1_UART_Init+0xc4>)
 8002cb0:	f005 fdd9 	bl	8008866 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 8002cb4:	4b1d      	ldr	r3, [pc, #116]	; (8002d2c <MX_USART1_UART_Init+0xc8>)
 8002cb6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 8002cb8:	2304      	movs	r3, #4
 8002cba:	607b      	str	r3, [r7, #4]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cbc:	463b      	mov	r3, r7
 8002cbe:	4619      	mov	r1, r3
 8002cc0:	4819      	ldr	r0, [pc, #100]	; (8002d28 <MX_USART1_UART_Init+0xc4>)
 8002cc2:	f005 fdd0 	bl	8008866 <LL_GPIO_Init>

  /* USART1 interrupt Init */
  NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),1, 0));
 8002cc6:	f7ff fb3d 	bl	8002344 <__NVIC_GetPriorityGrouping>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	2200      	movs	r2, #0
 8002cce:	2101      	movs	r1, #1
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f7ff fb8b 	bl	80023ec <NVIC_EncodePriority>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	4619      	mov	r1, r3
 8002cda:	2025      	movs	r0, #37	; 0x25
 8002cdc:	f7ff fb5c 	bl	8002398 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 8002ce0:	2025      	movs	r0, #37	; 0x25
 8002ce2:	f7ff fb3d 	bl	8002360 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8002ce6:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002cea:	617b      	str	r3, [r7, #20]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002cec:	2300      	movs	r3, #0
 8002cee:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	623b      	str	r3, [r7, #32]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002cf8:	230c      	movs	r3, #12
 8002cfa:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002d00:	2300      	movs	r3, #0
 8002d02:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_USART_Init(USART1, &USART_InitStruct);
 8002d04:	f107 0314 	add.w	r3, r7, #20
 8002d08:	4619      	mov	r1, r3
 8002d0a:	4809      	ldr	r0, [pc, #36]	; (8002d30 <MX_USART1_UART_Init+0xcc>)
 8002d0c:	f006 fa50 	bl	80091b0 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART1);
 8002d10:	4807      	ldr	r0, [pc, #28]	; (8002d30 <MX_USART1_UART_Init+0xcc>)
 8002d12:	f7ff fd69 	bl	80027e8 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART1);
 8002d16:	4806      	ldr	r0, [pc, #24]	; (8002d30 <MX_USART1_UART_Init+0xcc>)
 8002d18:	f7ff fd57 	bl	80027ca <LL_USART_Enable>
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002d1c:	bf00      	nop
 8002d1e:	3730      	adds	r7, #48	; 0x30
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}
 8002d24:	04020002 	.word	0x04020002
 8002d28:	40010800 	.word	0x40010800
 8002d2c:	04040004 	.word	0x04040004
 8002d30:	40013800 	.word	0x40013800

08002d34 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b088      	sub	sp, #32
 8002d38:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8002d3a:	f107 0318 	add.w	r3, r7, #24
 8002d3e:	2200      	movs	r2, #0
 8002d40:	601a      	str	r2, [r3, #0]
 8002d42:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d44:	1d3b      	adds	r3, r7, #4
 8002d46:	2200      	movs	r2, #0
 8002d48:	601a      	str	r2, [r3, #0]
 8002d4a:	605a      	str	r2, [r3, #4]
 8002d4c:	609a      	str	r2, [r3, #8]
 8002d4e:	60da      	str	r2, [r3, #12]
 8002d50:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOD);
 8002d52:	2020      	movs	r0, #32
 8002d54:	f7ff fc48 	bl	80025e8 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8002d58:	2004      	movs	r0, #4
 8002d5a:	f7ff fc45 	bl	80025e8 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 8002d5e:	2008      	movs	r0, #8
 8002d60:	f7ff fc42 	bl	80025e8 <LL_APB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_12|LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15);
 8002d64:	491d      	ldr	r1, [pc, #116]	; (8002ddc <MX_GPIO_Init+0xa8>)
 8002d66:	481e      	ldr	r0, [pc, #120]	; (8002de0 <MX_GPIO_Init+0xac>)
 8002d68:	f7ff fd94 	bl	8002894 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12|LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 8002d6c:	4b1b      	ldr	r3, [pc, #108]	; (8002ddc <MX_GPIO_Init+0xa8>)
 8002d6e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002d70:	2301      	movs	r3, #1
 8002d72:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002d74:	2302      	movs	r3, #2
 8002d76:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d7c:	1d3b      	adds	r3, r7, #4
 8002d7e:	4619      	mov	r1, r3
 8002d80:	4817      	ldr	r0, [pc, #92]	; (8002de0 <MX_GPIO_Init+0xac>)
 8002d82:	f005 fd70 	bl	8008866 <LL_GPIO_Init>

  /**/
  LL_GPIO_AF_SetEXTISource(LL_GPIO_AF_EXTI_PORTA, LL_GPIO_AF_EXTI_LINE8);
 8002d86:	4917      	ldr	r1, [pc, #92]	; (8002de4 <MX_GPIO_Init+0xb0>)
 8002d88:	2000      	movs	r0, #0
 8002d8a:	f7ff fd93 	bl	80028b4 <LL_GPIO_AF_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_8;
 8002d8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d92:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8002d94:	2301      	movs	r3, #1
 8002d96:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8002d9c:	2302      	movs	r3, #2
 8002d9e:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8002da0:	f107 0318 	add.w	r3, r7, #24
 8002da4:	4618      	mov	r0, r3
 8002da6:	f005 fc25 	bl	80085f4 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinMode(GPIOA, LL_GPIO_PIN_8, LL_GPIO_MODE_FLOATING);
 8002daa:	2204      	movs	r2, #4
 8002dac:	490e      	ldr	r1, [pc, #56]	; (8002de8 <MX_GPIO_Init+0xb4>)
 8002dae:	480f      	ldr	r0, [pc, #60]	; (8002dec <MX_GPIO_Init+0xb8>)
 8002db0:	f7ff fd3e 	bl	8002830 <LL_GPIO_SetPinMode>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI9_5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),1, 0));
 8002db4:	f7ff fac6 	bl	8002344 <__NVIC_GetPriorityGrouping>
 8002db8:	4603      	mov	r3, r0
 8002dba:	2200      	movs	r2, #0
 8002dbc:	2101      	movs	r1, #1
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f7ff fb14 	bl	80023ec <NVIC_EncodePriority>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	4619      	mov	r1, r3
 8002dc8:	2017      	movs	r0, #23
 8002dca:	f7ff fae5 	bl	8002398 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002dce:	2017      	movs	r0, #23
 8002dd0:	f7ff fac6 	bl	8002360 <__NVIC_EnableIRQ>

}
 8002dd4:	bf00      	nop
 8002dd6:	3720      	adds	r7, #32
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}
 8002ddc:	04f000f0 	.word	0x04f000f0
 8002de0:	40010c00 	.word	0x40010c00
 8002de4:	000f0002 	.word	0x000f0002
 8002de8:	04010001 	.word	0x04010001
 8002dec:	40010800 	.word	0x40010800

08002df0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002df0:	b480      	push	{r7}
 8002df2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002df4:	b672      	cpsid	i
}
 8002df6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002df8:	e7fe      	b.n	8002df8 <Error_Handler+0x8>
	...

08002dfc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b085      	sub	sp, #20
 8002e00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002e02:	4b15      	ldr	r3, [pc, #84]	; (8002e58 <HAL_MspInit+0x5c>)
 8002e04:	699b      	ldr	r3, [r3, #24]
 8002e06:	4a14      	ldr	r2, [pc, #80]	; (8002e58 <HAL_MspInit+0x5c>)
 8002e08:	f043 0301 	orr.w	r3, r3, #1
 8002e0c:	6193      	str	r3, [r2, #24]
 8002e0e:	4b12      	ldr	r3, [pc, #72]	; (8002e58 <HAL_MspInit+0x5c>)
 8002e10:	699b      	ldr	r3, [r3, #24]
 8002e12:	f003 0301 	and.w	r3, r3, #1
 8002e16:	60bb      	str	r3, [r7, #8]
 8002e18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e1a:	4b0f      	ldr	r3, [pc, #60]	; (8002e58 <HAL_MspInit+0x5c>)
 8002e1c:	69db      	ldr	r3, [r3, #28]
 8002e1e:	4a0e      	ldr	r2, [pc, #56]	; (8002e58 <HAL_MspInit+0x5c>)
 8002e20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e24:	61d3      	str	r3, [r2, #28]
 8002e26:	4b0c      	ldr	r3, [pc, #48]	; (8002e58 <HAL_MspInit+0x5c>)
 8002e28:	69db      	ldr	r3, [r3, #28]
 8002e2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e2e:	607b      	str	r3, [r7, #4]
 8002e30:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002e32:	4b0a      	ldr	r3, [pc, #40]	; (8002e5c <HAL_MspInit+0x60>)
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	60fb      	str	r3, [r7, #12]
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002e3e:	60fb      	str	r3, [r7, #12]
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002e46:	60fb      	str	r3, [r7, #12]
 8002e48:	4a04      	ldr	r2, [pc, #16]	; (8002e5c <HAL_MspInit+0x60>)
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e4e:	bf00      	nop
 8002e50:	3714      	adds	r7, #20
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bc80      	pop	{r7}
 8002e56:	4770      	bx	lr
 8002e58:	40021000 	.word	0x40021000
 8002e5c:	40010000 	.word	0x40010000

08002e60 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b08a      	sub	sp, #40	; 0x28
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e68:	f107 0314 	add.w	r3, r7, #20
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	601a      	str	r2, [r3, #0]
 8002e70:	605a      	str	r2, [r3, #4]
 8002e72:	609a      	str	r2, [r3, #8]
 8002e74:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4a1d      	ldr	r2, [pc, #116]	; (8002ef0 <HAL_I2C_MspInit+0x90>)
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	d132      	bne.n	8002ee6 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e80:	4b1c      	ldr	r3, [pc, #112]	; (8002ef4 <HAL_I2C_MspInit+0x94>)
 8002e82:	699b      	ldr	r3, [r3, #24]
 8002e84:	4a1b      	ldr	r2, [pc, #108]	; (8002ef4 <HAL_I2C_MspInit+0x94>)
 8002e86:	f043 0308 	orr.w	r3, r3, #8
 8002e8a:	6193      	str	r3, [r2, #24]
 8002e8c:	4b19      	ldr	r3, [pc, #100]	; (8002ef4 <HAL_I2C_MspInit+0x94>)
 8002e8e:	699b      	ldr	r3, [r3, #24]
 8002e90:	f003 0308 	and.w	r3, r3, #8
 8002e94:	613b      	str	r3, [r7, #16]
 8002e96:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002e98:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002e9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e9e:	2312      	movs	r3, #18
 8002ea0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ea2:	2303      	movs	r3, #3
 8002ea4:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ea6:	f107 0314 	add.w	r3, r7, #20
 8002eaa:	4619      	mov	r1, r3
 8002eac:	4812      	ldr	r0, [pc, #72]	; (8002ef8 <HAL_I2C_MspInit+0x98>)
 8002eae:	f003 fe2d 	bl	8006b0c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8002eb2:	4b12      	ldr	r3, [pc, #72]	; (8002efc <HAL_I2C_MspInit+0x9c>)
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	627b      	str	r3, [r7, #36]	; 0x24
 8002eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eba:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002ebe:	627b      	str	r3, [r7, #36]	; 0x24
 8002ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec2:	f043 0302 	orr.w	r3, r3, #2
 8002ec6:	627b      	str	r3, [r7, #36]	; 0x24
 8002ec8:	4a0c      	ldr	r2, [pc, #48]	; (8002efc <HAL_I2C_MspInit+0x9c>)
 8002eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ecc:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002ece:	4b09      	ldr	r3, [pc, #36]	; (8002ef4 <HAL_I2C_MspInit+0x94>)
 8002ed0:	69db      	ldr	r3, [r3, #28]
 8002ed2:	4a08      	ldr	r2, [pc, #32]	; (8002ef4 <HAL_I2C_MspInit+0x94>)
 8002ed4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002ed8:	61d3      	str	r3, [r2, #28]
 8002eda:	4b06      	ldr	r3, [pc, #24]	; (8002ef4 <HAL_I2C_MspInit+0x94>)
 8002edc:	69db      	ldr	r3, [r3, #28]
 8002ede:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ee2:	60fb      	str	r3, [r7, #12]
 8002ee4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002ee6:	bf00      	nop
 8002ee8:	3728      	adds	r7, #40	; 0x28
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}
 8002eee:	bf00      	nop
 8002ef0:	40005400 	.word	0x40005400
 8002ef4:	40021000 	.word	0x40021000
 8002ef8:	40010c00 	.word	0x40010c00
 8002efc:	40010000 	.word	0x40010000

08002f00 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b08a      	sub	sp, #40	; 0x28
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f08:	f107 0318 	add.w	r3, r7, #24
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	601a      	str	r2, [r3, #0]
 8002f10:	605a      	str	r2, [r3, #4]
 8002f12:	609a      	str	r2, [r3, #8]
 8002f14:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM2)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f1e:	d124      	bne.n	8002f6a <HAL_TIM_Encoder_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002f20:	4b28      	ldr	r3, [pc, #160]	; (8002fc4 <HAL_TIM_Encoder_MspInit+0xc4>)
 8002f22:	69db      	ldr	r3, [r3, #28]
 8002f24:	4a27      	ldr	r2, [pc, #156]	; (8002fc4 <HAL_TIM_Encoder_MspInit+0xc4>)
 8002f26:	f043 0301 	orr.w	r3, r3, #1
 8002f2a:	61d3      	str	r3, [r2, #28]
 8002f2c:	4b25      	ldr	r3, [pc, #148]	; (8002fc4 <HAL_TIM_Encoder_MspInit+0xc4>)
 8002f2e:	69db      	ldr	r3, [r3, #28]
 8002f30:	f003 0301 	and.w	r3, r3, #1
 8002f34:	617b      	str	r3, [r7, #20]
 8002f36:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f38:	4b22      	ldr	r3, [pc, #136]	; (8002fc4 <HAL_TIM_Encoder_MspInit+0xc4>)
 8002f3a:	699b      	ldr	r3, [r3, #24]
 8002f3c:	4a21      	ldr	r2, [pc, #132]	; (8002fc4 <HAL_TIM_Encoder_MspInit+0xc4>)
 8002f3e:	f043 0304 	orr.w	r3, r3, #4
 8002f42:	6193      	str	r3, [r2, #24]
 8002f44:	4b1f      	ldr	r3, [pc, #124]	; (8002fc4 <HAL_TIM_Encoder_MspInit+0xc4>)
 8002f46:	699b      	ldr	r3, [r3, #24]
 8002f48:	f003 0304 	and.w	r3, r3, #4
 8002f4c:	613b      	str	r3, [r7, #16]
 8002f4e:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002f50:	2303      	movs	r3, #3
 8002f52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f54:	2300      	movs	r3, #0
 8002f56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f5c:	f107 0318 	add.w	r3, r7, #24
 8002f60:	4619      	mov	r1, r3
 8002f62:	4819      	ldr	r0, [pc, #100]	; (8002fc8 <HAL_TIM_Encoder_MspInit+0xc8>)
 8002f64:	f003 fdd2 	bl	8006b0c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002f68:	e028      	b.n	8002fbc <HAL_TIM_Encoder_MspInit+0xbc>
  else if(htim_encoder->Instance==TIM3)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a17      	ldr	r2, [pc, #92]	; (8002fcc <HAL_TIM_Encoder_MspInit+0xcc>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d123      	bne.n	8002fbc <HAL_TIM_Encoder_MspInit+0xbc>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002f74:	4b13      	ldr	r3, [pc, #76]	; (8002fc4 <HAL_TIM_Encoder_MspInit+0xc4>)
 8002f76:	69db      	ldr	r3, [r3, #28]
 8002f78:	4a12      	ldr	r2, [pc, #72]	; (8002fc4 <HAL_TIM_Encoder_MspInit+0xc4>)
 8002f7a:	f043 0302 	orr.w	r3, r3, #2
 8002f7e:	61d3      	str	r3, [r2, #28]
 8002f80:	4b10      	ldr	r3, [pc, #64]	; (8002fc4 <HAL_TIM_Encoder_MspInit+0xc4>)
 8002f82:	69db      	ldr	r3, [r3, #28]
 8002f84:	f003 0302 	and.w	r3, r3, #2
 8002f88:	60fb      	str	r3, [r7, #12]
 8002f8a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f8c:	4b0d      	ldr	r3, [pc, #52]	; (8002fc4 <HAL_TIM_Encoder_MspInit+0xc4>)
 8002f8e:	699b      	ldr	r3, [r3, #24]
 8002f90:	4a0c      	ldr	r2, [pc, #48]	; (8002fc4 <HAL_TIM_Encoder_MspInit+0xc4>)
 8002f92:	f043 0304 	orr.w	r3, r3, #4
 8002f96:	6193      	str	r3, [r2, #24]
 8002f98:	4b0a      	ldr	r3, [pc, #40]	; (8002fc4 <HAL_TIM_Encoder_MspInit+0xc4>)
 8002f9a:	699b      	ldr	r3, [r3, #24]
 8002f9c:	f003 0304 	and.w	r3, r3, #4
 8002fa0:	60bb      	str	r3, [r7, #8]
 8002fa2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002fa4:	23c0      	movs	r3, #192	; 0xc0
 8002fa6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002fac:	2301      	movs	r3, #1
 8002fae:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fb0:	f107 0318 	add.w	r3, r7, #24
 8002fb4:	4619      	mov	r1, r3
 8002fb6:	4804      	ldr	r0, [pc, #16]	; (8002fc8 <HAL_TIM_Encoder_MspInit+0xc8>)
 8002fb8:	f003 fda8 	bl	8006b0c <HAL_GPIO_Init>
}
 8002fbc:	bf00      	nop
 8002fbe:	3728      	adds	r7, #40	; 0x28
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}
 8002fc4:	40021000 	.word	0x40021000
 8002fc8:	40010800 	.word	0x40010800
 8002fcc:	40000400 	.word	0x40000400

08002fd0 <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_19
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b083      	sub	sp, #12
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 8002fd8:	4b07      	ldr	r3, [pc, #28]	; (8002ff8 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8002fda:	695a      	ldr	r2, [r3, #20]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	4013      	ands	r3, r2
 8002fe0:	687a      	ldr	r2, [r7, #4]
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	bf0c      	ite	eq
 8002fe6:	2301      	moveq	r3, #1
 8002fe8:	2300      	movne	r3, #0
 8002fea:	b2db      	uxtb	r3, r3
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	370c      	adds	r7, #12
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bc80      	pop	{r7}
 8002ff4:	4770      	bx	lr
 8002ff6:	bf00      	nop
 8002ff8:	40010400 	.word	0x40010400

08002ffc <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_19
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b083      	sub	sp, #12
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
 8003004:	4a03      	ldr	r2, [pc, #12]	; (8003014 <LL_EXTI_ClearFlag_0_31+0x18>)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6153      	str	r3, [r2, #20]
}
 800300a:	bf00      	nop
 800300c:	370c      	adds	r7, #12
 800300e:	46bd      	mov	sp, r7
 8003010:	bc80      	pop	{r7}
 8003012:	4770      	bx	lr
 8003014:	40010400 	.word	0x40010400

08003018 <LL_USART_IsActiveFlag_RXNE>:
{
 8003018:	b480      	push	{r7}
 800301a:	b083      	sub	sp, #12
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 0320 	and.w	r3, r3, #32
 8003028:	2b20      	cmp	r3, #32
 800302a:	bf0c      	ite	eq
 800302c:	2301      	moveq	r3, #1
 800302e:	2300      	movne	r3, #0
 8003030:	b2db      	uxtb	r3, r3
}
 8003032:	4618      	mov	r0, r3
 8003034:	370c      	adds	r7, #12
 8003036:	46bd      	mov	sp, r7
 8003038:	bc80      	pop	{r7}
 800303a:	4770      	bx	lr

0800303c <LL_USART_ClearFlag_RXNE>:
{
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	f06f 0220 	mvn.w	r2, #32
 800304a:	601a      	str	r2, [r3, #0]
}
 800304c:	bf00      	nop
 800304e:	370c      	adds	r7, #12
 8003050:	46bd      	mov	sp, r7
 8003052:	bc80      	pop	{r7}
 8003054:	4770      	bx	lr

08003056 <LL_USART_ReceiveData8>:
{
 8003056:	b480      	push	{r7}
 8003058:	b083      	sub	sp, #12
 800305a:	af00      	add	r7, sp, #0
 800305c:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	b2db      	uxtb	r3, r3
}
 8003064:	4618      	mov	r0, r3
 8003066:	370c      	adds	r7, #12
 8003068:	46bd      	mov	sp, r7
 800306a:	bc80      	pop	{r7}
 800306c:	4770      	bx	lr

0800306e <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800306e:	b480      	push	{r7}
 8003070:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003072:	e7fe      	b.n	8003072 <NMI_Handler+0x4>

08003074 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003074:	b480      	push	{r7}
 8003076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003078:	e7fe      	b.n	8003078 <HardFault_Handler+0x4>

0800307a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800307a:	b480      	push	{r7}
 800307c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800307e:	e7fe      	b.n	800307e <MemManage_Handler+0x4>

08003080 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003080:	b480      	push	{r7}
 8003082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003084:	e7fe      	b.n	8003084 <BusFault_Handler+0x4>

08003086 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003086:	b480      	push	{r7}
 8003088:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800308a:	e7fe      	b.n	800308a <UsageFault_Handler+0x4>

0800308c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800308c:	b480      	push	{r7}
 800308e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003090:	bf00      	nop
 8003092:	46bd      	mov	sp, r7
 8003094:	bc80      	pop	{r7}
 8003096:	4770      	bx	lr

08003098 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003098:	b480      	push	{r7}
 800309a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800309c:	bf00      	nop
 800309e:	46bd      	mov	sp, r7
 80030a0:	bc80      	pop	{r7}
 80030a2:	4770      	bx	lr

080030a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80030a4:	b480      	push	{r7}
 80030a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80030a8:	bf00      	nop
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bc80      	pop	{r7}
 80030ae:	4770      	bx	lr

080030b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */
	SysTickInterruptHandler();
 80030b4:	f7fe fa4e 	bl	8001554 <SysTickInterruptHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 80030b8:	bf00      	nop
 80030ba:	bd80      	pop	{r7, pc}

080030bc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_8) != RESET)
 80030c0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80030c4:	f7ff ff84 	bl	8002fd0 <LL_EXTI_IsActiveFlag_0_31>
 80030c8:	4603      	mov	r3, r0
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d00c      	beq.n	80030e8 <EXTI9_5_IRQHandler+0x2c>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_8);
 80030ce:	f44f 7080 	mov.w	r0, #256	; 0x100
 80030d2:	f7ff ff93 	bl	8002ffc <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_8 */
    if(GetCurrentTimeMillisecond()>=5000)
 80030d6:	f7fe fa89 	bl	80015ec <GetCurrentTimeMillisecond>
 80030da:	4603      	mov	r3, r0
 80030dc:	f241 3287 	movw	r2, #4999	; 0x1387
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d901      	bls.n	80030e8 <EXTI9_5_IRQHandler+0x2c>
    {
    PID_Handel();
 80030e4:	f7fe fe1c 	bl	8001d20 <PID_Handel>
    /* USER CODE END LL_EXTI_LINE_8 */
  }
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80030e8:	bf00      	nop
 80030ea:	bd80      	pop	{r7, pc}

080030ec <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b082      	sub	sp, #8
 80030f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	if(LL_USART_IsActiveFlag_RXNE(USART1))
 80030f2:	480b      	ldr	r0, [pc, #44]	; (8003120 <USART1_IRQHandler+0x34>)
 80030f4:	f7ff ff90 	bl	8003018 <LL_USART_IsActiveFlag_RXNE>
 80030f8:	4603      	mov	r3, r0
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d00b      	beq.n	8003116 <USART1_IRQHandler+0x2a>
		{
			int8_t data = LL_USART_ReceiveData8(USART1);
 80030fe:	4808      	ldr	r0, [pc, #32]	; (8003120 <USART1_IRQHandler+0x34>)
 8003100:	f7ff ffa9 	bl	8003056 <LL_USART_ReceiveData8>
 8003104:	4603      	mov	r3, r0
 8003106:	71fb      	strb	r3, [r7, #7]
			LL_USART_ClearFlag_RXNE(USART1);
 8003108:	4805      	ldr	r0, [pc, #20]	; (8003120 <USART1_IRQHandler+0x34>)
 800310a:	f7ff ff97 	bl	800303c <LL_USART_ClearFlag_RXNE>
			DebugHandler(data);
 800310e:	79fb      	ldrb	r3, [r7, #7]
 8003110:	4618      	mov	r0, r3
 8003112:	f7fe fa75 	bl	8001600 <DebugHandler>
		}
  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003116:	bf00      	nop
 8003118:	3708      	adds	r7, #8
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}
 800311e:	bf00      	nop
 8003120:	40013800 	.word	0x40013800

08003124 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b086      	sub	sp, #24
 8003128:	af00      	add	r7, sp, #0
 800312a:	60f8      	str	r0, [r7, #12]
 800312c:	60b9      	str	r1, [r7, #8]
 800312e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003130:	2300      	movs	r3, #0
 8003132:	617b      	str	r3, [r7, #20]
 8003134:	e00a      	b.n	800314c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003136:	f3af 8000 	nop.w
 800313a:	4601      	mov	r1, r0
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	1c5a      	adds	r2, r3, #1
 8003140:	60ba      	str	r2, [r7, #8]
 8003142:	b2ca      	uxtb	r2, r1
 8003144:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	3301      	adds	r3, #1
 800314a:	617b      	str	r3, [r7, #20]
 800314c:	697a      	ldr	r2, [r7, #20]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	429a      	cmp	r2, r3
 8003152:	dbf0      	blt.n	8003136 <_read+0x12>
	}

return len;
 8003154:	687b      	ldr	r3, [r7, #4]
}
 8003156:	4618      	mov	r0, r3
 8003158:	3718      	adds	r7, #24
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}

0800315e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800315e:	b580      	push	{r7, lr}
 8003160:	b086      	sub	sp, #24
 8003162:	af00      	add	r7, sp, #0
 8003164:	60f8      	str	r0, [r7, #12]
 8003166:	60b9      	str	r1, [r7, #8]
 8003168:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800316a:	2300      	movs	r3, #0
 800316c:	617b      	str	r3, [r7, #20]
 800316e:	e009      	b.n	8003184 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003170:	68bb      	ldr	r3, [r7, #8]
 8003172:	1c5a      	adds	r2, r3, #1
 8003174:	60ba      	str	r2, [r7, #8]
 8003176:	781b      	ldrb	r3, [r3, #0]
 8003178:	4618      	mov	r0, r3
 800317a:	f7fe fe69 	bl	8001e50 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800317e:	697b      	ldr	r3, [r7, #20]
 8003180:	3301      	adds	r3, #1
 8003182:	617b      	str	r3, [r7, #20]
 8003184:	697a      	ldr	r2, [r7, #20]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	429a      	cmp	r2, r3
 800318a:	dbf1      	blt.n	8003170 <_write+0x12>
	}
	return len;
 800318c:	687b      	ldr	r3, [r7, #4]
}
 800318e:	4618      	mov	r0, r3
 8003190:	3718      	adds	r7, #24
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}

08003196 <_close>:

int _close(int file)
{
 8003196:	b480      	push	{r7}
 8003198:	b083      	sub	sp, #12
 800319a:	af00      	add	r7, sp, #0
 800319c:	6078      	str	r0, [r7, #4]
	return -1;
 800319e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	370c      	adds	r7, #12
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bc80      	pop	{r7}
 80031aa:	4770      	bx	lr

080031ac <_fstat>:


int _fstat(int file, struct stat *st)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b083      	sub	sp, #12
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
 80031b4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80031bc:	605a      	str	r2, [r3, #4]
	return 0;
 80031be:	2300      	movs	r3, #0
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	370c      	adds	r7, #12
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bc80      	pop	{r7}
 80031c8:	4770      	bx	lr

080031ca <_isatty>:

int _isatty(int file)
{
 80031ca:	b480      	push	{r7}
 80031cc:	b083      	sub	sp, #12
 80031ce:	af00      	add	r7, sp, #0
 80031d0:	6078      	str	r0, [r7, #4]
	return 1;
 80031d2:	2301      	movs	r3, #1
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	370c      	adds	r7, #12
 80031d8:	46bd      	mov	sp, r7
 80031da:	bc80      	pop	{r7}
 80031dc:	4770      	bx	lr

080031de <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80031de:	b480      	push	{r7}
 80031e0:	b085      	sub	sp, #20
 80031e2:	af00      	add	r7, sp, #0
 80031e4:	60f8      	str	r0, [r7, #12]
 80031e6:	60b9      	str	r1, [r7, #8]
 80031e8:	607a      	str	r2, [r7, #4]
	return 0;
 80031ea:	2300      	movs	r3, #0
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	3714      	adds	r7, #20
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bc80      	pop	{r7}
 80031f4:	4770      	bx	lr
	...

080031f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b086      	sub	sp, #24
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003200:	4a14      	ldr	r2, [pc, #80]	; (8003254 <_sbrk+0x5c>)
 8003202:	4b15      	ldr	r3, [pc, #84]	; (8003258 <_sbrk+0x60>)
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800320c:	4b13      	ldr	r3, [pc, #76]	; (800325c <_sbrk+0x64>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d102      	bne.n	800321a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003214:	4b11      	ldr	r3, [pc, #68]	; (800325c <_sbrk+0x64>)
 8003216:	4a12      	ldr	r2, [pc, #72]	; (8003260 <_sbrk+0x68>)
 8003218:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800321a:	4b10      	ldr	r3, [pc, #64]	; (800325c <_sbrk+0x64>)
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	4413      	add	r3, r2
 8003222:	693a      	ldr	r2, [r7, #16]
 8003224:	429a      	cmp	r2, r3
 8003226:	d207      	bcs.n	8003238 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003228:	f006 f830 	bl	800928c <__errno>
 800322c:	4603      	mov	r3, r0
 800322e:	220c      	movs	r2, #12
 8003230:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003232:	f04f 33ff 	mov.w	r3, #4294967295
 8003236:	e009      	b.n	800324c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003238:	4b08      	ldr	r3, [pc, #32]	; (800325c <_sbrk+0x64>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800323e:	4b07      	ldr	r3, [pc, #28]	; (800325c <_sbrk+0x64>)
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	4413      	add	r3, r2
 8003246:	4a05      	ldr	r2, [pc, #20]	; (800325c <_sbrk+0x64>)
 8003248:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800324a:	68fb      	ldr	r3, [r7, #12]
}
 800324c:	4618      	mov	r0, r3
 800324e:	3718      	adds	r7, #24
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}
 8003254:	20005000 	.word	0x20005000
 8003258:	00000400 	.word	0x00000400
 800325c:	20000128 	.word	0x20000128
 8003260:	200002f8 	.word	0x200002f8

08003264 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003264:	b480      	push	{r7}
 8003266:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003268:	bf00      	nop
 800326a:	46bd      	mov	sp, r7
 800326c:	bc80      	pop	{r7}
 800326e:	4770      	bx	lr

08003270 <set_int_enable>:
 *  interrupt is used.
 *  @param[in]  enable      1 to enable interrupt.
 *  @return     0 if successful.
 */
int set_int_enable(unsigned char enable)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b084      	sub	sp, #16
 8003274:	af00      	add	r7, sp, #0
 8003276:	4603      	mov	r3, r0
 8003278:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.dmp_on) {
 800327a:	4b29      	ldr	r3, [pc, #164]	; (8003320 <set_int_enable+0xb0>)
 800327c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003280:	2b00      	cmp	r3, #0
 8003282:	d01c      	beq.n	80032be <set_int_enable+0x4e>
        if (enable)
 8003284:	79fb      	ldrb	r3, [r7, #7]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d002      	beq.n	8003290 <set_int_enable+0x20>
            tmp = BIT_DMP_INT_EN;
 800328a:	2302      	movs	r3, #2
 800328c:	73fb      	strb	r3, [r7, #15]
 800328e:	e001      	b.n	8003294 <set_int_enable+0x24>
        else
            tmp = 0x00;
 8003290:	2300      	movs	r3, #0
 8003292:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 8003294:	4b22      	ldr	r3, [pc, #136]	; (8003320 <set_int_enable+0xb0>)
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	7818      	ldrb	r0, [r3, #0]
 800329a:	4b21      	ldr	r3, [pc, #132]	; (8003320 <set_int_enable+0xb0>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	7bd9      	ldrb	r1, [r3, #15]
 80032a0:	f107 030f 	add.w	r3, r7, #15
 80032a4:	2201      	movs	r2, #1
 80032a6:	f001 ff63 	bl	8005170 <mpuWriteLen>
 80032aa:	4603      	mov	r3, r0
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d002      	beq.n	80032b6 <set_int_enable+0x46>
            return -1;
 80032b0:	f04f 33ff 	mov.w	r3, #4294967295
 80032b4:	e030      	b.n	8003318 <set_int_enable+0xa8>
        st.chip_cfg.int_enable = tmp;
 80032b6:	7bfa      	ldrb	r2, [r7, #15]
 80032b8:	4b19      	ldr	r3, [pc, #100]	; (8003320 <set_int_enable+0xb0>)
 80032ba:	745a      	strb	r2, [r3, #17]
 80032bc:	e02b      	b.n	8003316 <set_int_enable+0xa6>
    } else {
        if (!st.chip_cfg.sensors)
 80032be:	4b18      	ldr	r3, [pc, #96]	; (8003320 <set_int_enable+0xb0>)
 80032c0:	7a9b      	ldrb	r3, [r3, #10]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d102      	bne.n	80032cc <set_int_enable+0x5c>
            return -1;
 80032c6:	f04f 33ff 	mov.w	r3, #4294967295
 80032ca:	e025      	b.n	8003318 <set_int_enable+0xa8>
        if (enable && st.chip_cfg.int_enable)
 80032cc:	79fb      	ldrb	r3, [r7, #7]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d005      	beq.n	80032de <set_int_enable+0x6e>
 80032d2:	4b13      	ldr	r3, [pc, #76]	; (8003320 <set_int_enable+0xb0>)
 80032d4:	7c5b      	ldrb	r3, [r3, #17]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d001      	beq.n	80032de <set_int_enable+0x6e>
            return 0;
 80032da:	2300      	movs	r3, #0
 80032dc:	e01c      	b.n	8003318 <set_int_enable+0xa8>
        if (enable)
 80032de:	79fb      	ldrb	r3, [r7, #7]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d002      	beq.n	80032ea <set_int_enable+0x7a>
            tmp = BIT_DATA_RDY_EN;
 80032e4:	2301      	movs	r3, #1
 80032e6:	73fb      	strb	r3, [r7, #15]
 80032e8:	e001      	b.n	80032ee <set_int_enable+0x7e>
        else
            tmp = 0x00;
 80032ea:	2300      	movs	r3, #0
 80032ec:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 80032ee:	4b0c      	ldr	r3, [pc, #48]	; (8003320 <set_int_enable+0xb0>)
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	7818      	ldrb	r0, [r3, #0]
 80032f4:	4b0a      	ldr	r3, [pc, #40]	; (8003320 <set_int_enable+0xb0>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	7bd9      	ldrb	r1, [r3, #15]
 80032fa:	f107 030f 	add.w	r3, r7, #15
 80032fe:	2201      	movs	r2, #1
 8003300:	f001 ff36 	bl	8005170 <mpuWriteLen>
 8003304:	4603      	mov	r3, r0
 8003306:	2b00      	cmp	r3, #0
 8003308:	d002      	beq.n	8003310 <set_int_enable+0xa0>
            return -1;
 800330a:	f04f 33ff 	mov.w	r3, #4294967295
 800330e:	e003      	b.n	8003318 <set_int_enable+0xa8>
        st.chip_cfg.int_enable = tmp;
 8003310:	7bfa      	ldrb	r2, [r7, #15]
 8003312:	4b03      	ldr	r3, [pc, #12]	; (8003320 <set_int_enable+0xb0>)
 8003314:	745a      	strb	r2, [r3, #17]
    }
    return 0;
 8003316:	2300      	movs	r3, #0
}
 8003318:	4618      	mov	r0, r3
 800331a:	3710      	adds	r7, #16
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}
 8003320:	20000014 	.word	0x20000014

08003324 <mpu_init>:
 *  Data ready interrupt: Disabled, active low, unlatched.
 *  @param[in]  int_param   Platform-specific parameters to interrupt API.
 *  @return     0 if successful.
 */
int mpu_init(void)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b082      	sub	sp, #8
 8003328:	af00      	add	r7, sp, #0
    unsigned char data[6], rev;

    /* Reset device. */
    data[0] = BIT_RESET;
 800332a:	2380      	movs	r3, #128	; 0x80
 800332c:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 800332e:	4b7c      	ldr	r3, [pc, #496]	; (8003520 <mpu_init+0x1fc>)
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	7818      	ldrb	r0, [r3, #0]
 8003334:	4b7a      	ldr	r3, [pc, #488]	; (8003520 <mpu_init+0x1fc>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	7c99      	ldrb	r1, [r3, #18]
 800333a:	463b      	mov	r3, r7
 800333c:	2201      	movs	r2, #1
 800333e:	f001 ff17 	bl	8005170 <mpuWriteLen>
 8003342:	4603      	mov	r3, r0
 8003344:	2b00      	cmp	r3, #0
 8003346:	d002      	beq.n	800334e <mpu_init+0x2a>
        return -1;
 8003348:	f04f 33ff 	mov.w	r3, #4294967295
 800334c:	e0e4      	b.n	8003518 <mpu_init+0x1f4>
    delay_ms(100);	
 800334e:	2064      	movs	r0, #100	; 0x64
 8003350:	f7fe f92a 	bl	80015a8 <SleepMillisecond>

    /* Wake up chip. */
    data[0] = 0x00;
 8003354:	2300      	movs	r3, #0
 8003356:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8003358:	4b71      	ldr	r3, [pc, #452]	; (8003520 <mpu_init+0x1fc>)
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	7818      	ldrb	r0, [r3, #0]
 800335e:	4b70      	ldr	r3, [pc, #448]	; (8003520 <mpu_init+0x1fc>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	7c99      	ldrb	r1, [r3, #18]
 8003364:	463b      	mov	r3, r7
 8003366:	2201      	movs	r2, #1
 8003368:	f001 ff02 	bl	8005170 <mpuWriteLen>
 800336c:	4603      	mov	r3, r0
 800336e:	2b00      	cmp	r3, #0
 8003370:	d002      	beq.n	8003378 <mpu_init+0x54>
        return -1;
 8003372:	f04f 33ff 	mov.w	r3, #4294967295
 8003376:	e0cf      	b.n	8003518 <mpu_init+0x1f4>

#if defined MPU6050
    /* Check product revision. */
    if (i2c_read(st.hw->addr, st.reg->accel_offs, 6, data))
 8003378:	4b69      	ldr	r3, [pc, #420]	; (8003520 <mpu_init+0x1fc>)
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	7818      	ldrb	r0, [r3, #0]
 800337e:	4b68      	ldr	r3, [pc, #416]	; (8003520 <mpu_init+0x1fc>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	7d99      	ldrb	r1, [r3, #22]
 8003384:	463b      	mov	r3, r7
 8003386:	2206      	movs	r2, #6
 8003388:	f001 ff2c 	bl	80051e4 <mpuReadLen>
 800338c:	4603      	mov	r3, r0
 800338e:	2b00      	cmp	r3, #0
 8003390:	d002      	beq.n	8003398 <mpu_init+0x74>
        return -1;
 8003392:	f04f 33ff 	mov.w	r3, #4294967295
 8003396:	e0bf      	b.n	8003518 <mpu_init+0x1f4>
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 8003398:	797b      	ldrb	r3, [r7, #5]
 800339a:	009b      	lsls	r3, r3, #2
 800339c:	b25b      	sxtb	r3, r3
 800339e:	f003 0304 	and.w	r3, r3, #4
 80033a2:	b25a      	sxtb	r2, r3
 80033a4:	78fb      	ldrb	r3, [r7, #3]
 80033a6:	005b      	lsls	r3, r3, #1
 80033a8:	b25b      	sxtb	r3, r3
 80033aa:	f003 0302 	and.w	r3, r3, #2
 80033ae:	b25b      	sxtb	r3, r3
 80033b0:	4313      	orrs	r3, r2
 80033b2:	b25a      	sxtb	r2, r3
        (data[1] & 0x01);
 80033b4:	787b      	ldrb	r3, [r7, #1]
 80033b6:	b25b      	sxtb	r3, r3
 80033b8:	f003 0301 	and.w	r3, r3, #1
 80033bc:	b25b      	sxtb	r3, r3
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 80033be:	4313      	orrs	r3, r2
 80033c0:	b25b      	sxtb	r3, r3
 80033c2:	71fb      	strb	r3, [r7, #7]

    if (rev) {
 80033c4:	79fb      	ldrb	r3, [r7, #7]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d010      	beq.n	80033ec <mpu_init+0xc8>
        /* Congrats, these parts are better. */
        if (rev == 1)
 80033ca:	79fb      	ldrb	r3, [r7, #7]
 80033cc:	2b01      	cmp	r3, #1
 80033ce:	d103      	bne.n	80033d8 <mpu_init+0xb4>
            st.chip_cfg.accel_half = 1;
 80033d0:	4b53      	ldr	r3, [pc, #332]	; (8003520 <mpu_init+0x1fc>)
 80033d2:	2201      	movs	r2, #1
 80033d4:	74da      	strb	r2, [r3, #19]
 80033d6:	e02d      	b.n	8003434 <mpu_init+0x110>
        else if (rev == 2)
 80033d8:	79fb      	ldrb	r3, [r7, #7]
 80033da:	2b02      	cmp	r3, #2
 80033dc:	d103      	bne.n	80033e6 <mpu_init+0xc2>
            st.chip_cfg.accel_half = 0;
 80033de:	4b50      	ldr	r3, [pc, #320]	; (8003520 <mpu_init+0x1fc>)
 80033e0:	2200      	movs	r2, #0
 80033e2:	74da      	strb	r2, [r3, #19]
 80033e4:	e026      	b.n	8003434 <mpu_init+0x110>
        else {
            log_e("Unsupported software product rev %d.\n", rev);
            return -1;
 80033e6:	f04f 33ff 	mov.w	r3, #4294967295
 80033ea:	e095      	b.n	8003518 <mpu_init+0x1f4>
        }
    } else {
        if (i2c_read(st.hw->addr, st.reg->prod_id, 1, data))
 80033ec:	4b4c      	ldr	r3, [pc, #304]	; (8003520 <mpu_init+0x1fc>)
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	7818      	ldrb	r0, [r3, #0]
 80033f2:	4b4b      	ldr	r3, [pc, #300]	; (8003520 <mpu_init+0x1fc>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	78d9      	ldrb	r1, [r3, #3]
 80033f8:	463b      	mov	r3, r7
 80033fa:	2201      	movs	r2, #1
 80033fc:	f001 fef2 	bl	80051e4 <mpuReadLen>
 8003400:	4603      	mov	r3, r0
 8003402:	2b00      	cmp	r3, #0
 8003404:	d002      	beq.n	800340c <mpu_init+0xe8>
            return -1;
 8003406:	f04f 33ff 	mov.w	r3, #4294967295
 800340a:	e085      	b.n	8003518 <mpu_init+0x1f4>
        rev = data[0] & 0x0F;
 800340c:	783b      	ldrb	r3, [r7, #0]
 800340e:	f003 030f 	and.w	r3, r3, #15
 8003412:	71fb      	strb	r3, [r7, #7]
        if (!rev) {
 8003414:	79fb      	ldrb	r3, [r7, #7]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d102      	bne.n	8003420 <mpu_init+0xfc>
            log_e("Product ID read as 0 indicates device is either "
                "incompatible or an MPU3050.\n");
            return -1;
 800341a:	f04f 33ff 	mov.w	r3, #4294967295
 800341e:	e07b      	b.n	8003518 <mpu_init+0x1f4>
        } else if (rev == 4) {
 8003420:	79fb      	ldrb	r3, [r7, #7]
 8003422:	2b04      	cmp	r3, #4
 8003424:	d103      	bne.n	800342e <mpu_init+0x10a>
            log_i("Half sensitivity part found.\n");
            st.chip_cfg.accel_half = 1;
 8003426:	4b3e      	ldr	r3, [pc, #248]	; (8003520 <mpu_init+0x1fc>)
 8003428:	2201      	movs	r2, #1
 800342a:	74da      	strb	r2, [r3, #19]
 800342c:	e002      	b.n	8003434 <mpu_init+0x110>
        } else
            st.chip_cfg.accel_half = 0;
 800342e:	4b3c      	ldr	r3, [pc, #240]	; (8003520 <mpu_init+0x1fc>)
 8003430:	2200      	movs	r2, #0
 8003432:	74da      	strb	r2, [r3, #19]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
        return -1;
#endif

    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.sensors = 0xFF;
 8003434:	4b3a      	ldr	r3, [pc, #232]	; (8003520 <mpu_init+0x1fc>)
 8003436:	22ff      	movs	r2, #255	; 0xff
 8003438:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.gyro_fsr = 0xFF;
 800343a:	4b39      	ldr	r3, [pc, #228]	; (8003520 <mpu_init+0x1fc>)
 800343c:	22ff      	movs	r2, #255	; 0xff
 800343e:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 8003440:	4b37      	ldr	r3, [pc, #220]	; (8003520 <mpu_init+0x1fc>)
 8003442:	22ff      	movs	r2, #255	; 0xff
 8003444:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 8003446:	4b36      	ldr	r3, [pc, #216]	; (8003520 <mpu_init+0x1fc>)
 8003448:	22ff      	movs	r2, #255	; 0xff
 800344a:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 800344c:	4b34      	ldr	r3, [pc, #208]	; (8003520 <mpu_init+0x1fc>)
 800344e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003452:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.fifo_enable = 0xFF;
 8003454:	4b32      	ldr	r3, [pc, #200]	; (8003520 <mpu_init+0x1fc>)
 8003456:	22ff      	movs	r2, #255	; 0xff
 8003458:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.bypass_mode = 0xFF;
 800345a:	4b31      	ldr	r3, [pc, #196]	; (8003520 <mpu_init+0x1fc>)
 800345c:	22ff      	movs	r2, #255	; 0xff
 800345e:	749a      	strb	r2, [r3, #18]
#ifdef AK89xx_SECONDARY
    st.chip_cfg.compass_sample_rate = 0xFFFF;
#endif
    /* mpu_set_sensors always preserves this setting. */
    st.chip_cfg.clk_src = INV_CLK_PLL;
 8003460:	4b2f      	ldr	r3, [pc, #188]	; (8003520 <mpu_init+0x1fc>)
 8003462:	2201      	movs	r2, #1
 8003464:	731a      	strb	r2, [r3, #12]
    /* Handled in next call to mpu_set_bypass. */
    st.chip_cfg.active_low_int = 1;
 8003466:	4b2e      	ldr	r3, [pc, #184]	; (8003520 <mpu_init+0x1fc>)
 8003468:	2201      	movs	r2, #1
 800346a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
    st.chip_cfg.latched_int = 0;
 800346e:	4b2c      	ldr	r3, [pc, #176]	; (8003520 <mpu_init+0x1fc>)
 8003470:	2200      	movs	r2, #0
 8003472:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    st.chip_cfg.int_motion_only = 0;
 8003476:	4b2a      	ldr	r3, [pc, #168]	; (8003520 <mpu_init+0x1fc>)
 8003478:	2200      	movs	r2, #0
 800347a:	755a      	strb	r2, [r3, #21]
    st.chip_cfg.lp_accel_mode = 0;
 800347c:	4b28      	ldr	r3, [pc, #160]	; (8003520 <mpu_init+0x1fc>)
 800347e:	2200      	movs	r2, #0
 8003480:	751a      	strb	r2, [r3, #20]
    memset(&st.chip_cfg.cache, 0, sizeof(st.chip_cfg.cache));
 8003482:	220c      	movs	r2, #12
 8003484:	2100      	movs	r1, #0
 8003486:	4827      	ldr	r0, [pc, #156]	; (8003524 <mpu_init+0x200>)
 8003488:	f005 ff38 	bl	80092fc <memset>
    st.chip_cfg.dmp_on = 0;
 800348c:	4b24      	ldr	r3, [pc, #144]	; (8003520 <mpu_init+0x1fc>)
 800348e:	2200      	movs	r2, #0
 8003490:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    st.chip_cfg.dmp_loaded = 0;
 8003494:	4b22      	ldr	r3, [pc, #136]	; (8003520 <mpu_init+0x1fc>)
 8003496:	2200      	movs	r2, #0
 8003498:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    st.chip_cfg.dmp_sample_rate = 0;
 800349c:	4b20      	ldr	r3, [pc, #128]	; (8003520 <mpu_init+0x1fc>)
 800349e:	2200      	movs	r2, #0
 80034a0:	84da      	strh	r2, [r3, #38]	; 0x26

    if (mpu_set_gyro_fsr(2000))
 80034a2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80034a6:	f000 f9f3 	bl	8003890 <mpu_set_gyro_fsr>
 80034aa:	4603      	mov	r3, r0
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d002      	beq.n	80034b6 <mpu_init+0x192>
        return -1;
 80034b0:	f04f 33ff 	mov.w	r3, #4294967295
 80034b4:	e030      	b.n	8003518 <mpu_init+0x1f4>
    if (mpu_set_accel_fsr(2))
 80034b6:	2002      	movs	r0, #2
 80034b8:	f000 fa78 	bl	80039ac <mpu_set_accel_fsr>
 80034bc:	4603      	mov	r3, r0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d002      	beq.n	80034c8 <mpu_init+0x1a4>
        return -1;
 80034c2:	f04f 33ff 	mov.w	r3, #4294967295
 80034c6:	e027      	b.n	8003518 <mpu_init+0x1f4>
    if (mpu_set_lpf(42))
 80034c8:	202a      	movs	r0, #42	; 0x2a
 80034ca:	f000 fb13 	bl	8003af4 <mpu_set_lpf>
 80034ce:	4603      	mov	r3, r0
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d002      	beq.n	80034da <mpu_init+0x1b6>
        return -1;
 80034d4:	f04f 33ff 	mov.w	r3, #4294967295
 80034d8:	e01e      	b.n	8003518 <mpu_init+0x1f4>
    if (mpu_set_sample_rate(50))
 80034da:	2032      	movs	r0, #50	; 0x32
 80034dc:	f000 fb70 	bl	8003bc0 <mpu_set_sample_rate>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d002      	beq.n	80034ec <mpu_init+0x1c8>
        return -1;
 80034e6:	f04f 33ff 	mov.w	r3, #4294967295
 80034ea:	e015      	b.n	8003518 <mpu_init+0x1f4>
    if (mpu_configure_fifo(0))
 80034ec:	2000      	movs	r0, #0
 80034ee:	f000 fc53 	bl	8003d98 <mpu_configure_fifo>
 80034f2:	4603      	mov	r3, r0
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d002      	beq.n	80034fe <mpu_init+0x1da>
        return -1;
 80034f8:	f04f 33ff 	mov.w	r3, #4294967295
 80034fc:	e00c      	b.n	8003518 <mpu_init+0x1f4>
    setup_compass();
    if (mpu_set_compass_sample_rate(10))
        return -1;
#else
    /* Already disabled by setup_compass. */
    if (mpu_set_bypass(0))
 80034fe:	2000      	movs	r0, #0
 8003500:	f000 fda0 	bl	8004044 <mpu_set_bypass>
 8003504:	4603      	mov	r3, r0
 8003506:	2b00      	cmp	r3, #0
 8003508:	d002      	beq.n	8003510 <mpu_init+0x1ec>
        return -1;
 800350a:	f04f 33ff 	mov.w	r3, #4294967295
 800350e:	e003      	b.n	8003518 <mpu_init+0x1f4>
#endif

    mpu_set_sensors(0);
 8003510:	2000      	movs	r0, #0
 8003512:	f000 fc93 	bl	8003e3c <mpu_set_sensors>
    return 0;
 8003516:	2300      	movs	r3, #0
}
 8003518:	4618      	mov	r0, r3
 800351a:	3708      	adds	r7, #8
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}
 8003520:	20000014 	.word	0x20000014
 8003524:	2000002a 	.word	0x2000002a

08003528 <mpu_lp_accel_mode>:
 *  @param[in]  rate        Minimum sampling rate, or zero to disable LP
 *                          accel mode.
 *  @return     0 if successful.
 */
int mpu_lp_accel_mode(unsigned char rate)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b084      	sub	sp, #16
 800352c:	af00      	add	r7, sp, #0
 800352e:	4603      	mov	r3, r0
 8003530:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp[2];

    if (rate > 40)
 8003532:	79fb      	ldrb	r3, [r7, #7]
 8003534:	2b28      	cmp	r3, #40	; 0x28
 8003536:	d902      	bls.n	800353e <mpu_lp_accel_mode+0x16>
        return -1;
 8003538:	f04f 33ff 	mov.w	r3, #4294967295
 800353c:	e06a      	b.n	8003614 <mpu_lp_accel_mode+0xec>

    if (!rate) {
 800353e:	79fb      	ldrb	r3, [r7, #7]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d11c      	bne.n	800357e <mpu_lp_accel_mode+0x56>
        mpu_set_int_latched(0);
 8003544:	2000      	movs	r0, #0
 8003546:	f000 fe43 	bl	80041d0 <mpu_set_int_latched>
        tmp[0] = 0;
 800354a:	2300      	movs	r3, #0
 800354c:	733b      	strb	r3, [r7, #12]
        tmp[1] = BIT_STBY_XYZG;
 800354e:	2307      	movs	r3, #7
 8003550:	737b      	strb	r3, [r7, #13]
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 8003552:	4b32      	ldr	r3, [pc, #200]	; (800361c <mpu_lp_accel_mode+0xf4>)
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	7818      	ldrb	r0, [r3, #0]
 8003558:	4b30      	ldr	r3, [pc, #192]	; (800361c <mpu_lp_accel_mode+0xf4>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	7c99      	ldrb	r1, [r3, #18]
 800355e:	f107 030c 	add.w	r3, r7, #12
 8003562:	2202      	movs	r2, #2
 8003564:	f001 fe04 	bl	8005170 <mpuWriteLen>
 8003568:	4603      	mov	r3, r0
 800356a:	2b00      	cmp	r3, #0
 800356c:	d002      	beq.n	8003574 <mpu_lp_accel_mode+0x4c>
            return -1;
 800356e:	f04f 33ff 	mov.w	r3, #4294967295
 8003572:	e04f      	b.n	8003614 <mpu_lp_accel_mode+0xec>
        st.chip_cfg.lp_accel_mode = 0;
 8003574:	4b29      	ldr	r3, [pc, #164]	; (800361c <mpu_lp_accel_mode+0xf4>)
 8003576:	2200      	movs	r2, #0
 8003578:	751a      	strb	r2, [r3, #20]
        return 0;
 800357a:	2300      	movs	r3, #0
 800357c:	e04a      	b.n	8003614 <mpu_lp_accel_mode+0xec>
     * it gets a chance to deassert the interrupt pin; therefore, we shift this
     * responsibility over to the MCU.
     *
     * Any register read will clear the interrupt.
     */
    mpu_set_int_latched(1);
 800357e:	2001      	movs	r0, #1
 8003580:	f000 fe26 	bl	80041d0 <mpu_set_int_latched>
#if defined MPU6050
    tmp[0] = BIT_LPA_CYCLE;
 8003584:	2320      	movs	r3, #32
 8003586:	733b      	strb	r3, [r7, #12]
    if (rate == 1) {
 8003588:	79fb      	ldrb	r3, [r7, #7]
 800358a:	2b01      	cmp	r3, #1
 800358c:	d105      	bne.n	800359a <mpu_lp_accel_mode+0x72>
        tmp[1] = INV_LPA_1_25HZ;
 800358e:	2300      	movs	r3, #0
 8003590:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 8003592:	2005      	movs	r0, #5
 8003594:	f000 faae 	bl	8003af4 <mpu_set_lpf>
 8003598:	e016      	b.n	80035c8 <mpu_lp_accel_mode+0xa0>
    } else if (rate <= 5) {
 800359a:	79fb      	ldrb	r3, [r7, #7]
 800359c:	2b05      	cmp	r3, #5
 800359e:	d805      	bhi.n	80035ac <mpu_lp_accel_mode+0x84>
        tmp[1] = INV_LPA_5HZ;
 80035a0:	2301      	movs	r3, #1
 80035a2:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 80035a4:	2005      	movs	r0, #5
 80035a6:	f000 faa5 	bl	8003af4 <mpu_set_lpf>
 80035aa:	e00d      	b.n	80035c8 <mpu_lp_accel_mode+0xa0>
    } else if (rate <= 20) {
 80035ac:	79fb      	ldrb	r3, [r7, #7]
 80035ae:	2b14      	cmp	r3, #20
 80035b0:	d805      	bhi.n	80035be <mpu_lp_accel_mode+0x96>
        tmp[1] = INV_LPA_20HZ;
 80035b2:	2302      	movs	r3, #2
 80035b4:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(10);
 80035b6:	200a      	movs	r0, #10
 80035b8:	f000 fa9c 	bl	8003af4 <mpu_set_lpf>
 80035bc:	e004      	b.n	80035c8 <mpu_lp_accel_mode+0xa0>
    } else {
        tmp[1] = INV_LPA_40HZ;
 80035be:	2303      	movs	r3, #3
 80035c0:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(20);
 80035c2:	2014      	movs	r0, #20
 80035c4:	f000 fa96 	bl	8003af4 <mpu_set_lpf>
    }
    tmp[1] = (tmp[1] << 6) | BIT_STBY_XYZG;
 80035c8:	7b7b      	ldrb	r3, [r7, #13]
 80035ca:	019b      	lsls	r3, r3, #6
 80035cc:	b25b      	sxtb	r3, r3
 80035ce:	f043 0307 	orr.w	r3, r3, #7
 80035d2:	b25b      	sxtb	r3, r3
 80035d4:	b2db      	uxtb	r3, r3
 80035d6:	737b      	strb	r3, [r7, #13]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 80035d8:	4b10      	ldr	r3, [pc, #64]	; (800361c <mpu_lp_accel_mode+0xf4>)
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	7818      	ldrb	r0, [r3, #0]
 80035de:	4b0f      	ldr	r3, [pc, #60]	; (800361c <mpu_lp_accel_mode+0xf4>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	7c99      	ldrb	r1, [r3, #18]
 80035e4:	f107 030c 	add.w	r3, r7, #12
 80035e8:	2202      	movs	r2, #2
 80035ea:	f001 fdc1 	bl	8005170 <mpuWriteLen>
 80035ee:	4603      	mov	r3, r0
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d002      	beq.n	80035fa <mpu_lp_accel_mode+0xd2>
        return -1;
 80035f4:	f04f 33ff 	mov.w	r3, #4294967295
 80035f8:	e00c      	b.n	8003614 <mpu_lp_accel_mode+0xec>
        return -1;
    tmp[0] = BIT_LPA_CYCLE;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
        return -1;
#endif
    st.chip_cfg.sensors = INV_XYZ_ACCEL;
 80035fa:	4b08      	ldr	r3, [pc, #32]	; (800361c <mpu_lp_accel_mode+0xf4>)
 80035fc:	2208      	movs	r2, #8
 80035fe:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.clk_src = 0;
 8003600:	4b06      	ldr	r3, [pc, #24]	; (800361c <mpu_lp_accel_mode+0xf4>)
 8003602:	2200      	movs	r2, #0
 8003604:	731a      	strb	r2, [r3, #12]
    st.chip_cfg.lp_accel_mode = 1;
 8003606:	4b05      	ldr	r3, [pc, #20]	; (800361c <mpu_lp_accel_mode+0xf4>)
 8003608:	2201      	movs	r2, #1
 800360a:	751a      	strb	r2, [r3, #20]
    mpu_configure_fifo(0);
 800360c:	2000      	movs	r0, #0
 800360e:	f000 fbc3 	bl	8003d98 <mpu_configure_fifo>

    return 0;
 8003612:	2300      	movs	r3, #0
}
 8003614:	4618      	mov	r0, r3
 8003616:	3710      	adds	r7, #16
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}
 800361c:	20000014 	.word	0x20000014

08003620 <mpu_reset_fifo>:
/**
 *  @brief  Reset FIFO read/write pointers.
 *  @return 0 if successful.
 */
int mpu_reset_fifo(void)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b082      	sub	sp, #8
 8003624:	af00      	add	r7, sp, #0
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8003626:	4b7e      	ldr	r3, [pc, #504]	; (8003820 <mpu_reset_fifo+0x200>)
 8003628:	7a9b      	ldrb	r3, [r3, #10]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d102      	bne.n	8003634 <mpu_reset_fifo+0x14>
        return -1;
 800362e:	f04f 33ff 	mov.w	r3, #4294967295
 8003632:	e0f1      	b.n	8003818 <mpu_reset_fifo+0x1f8>

    data = 0;
 8003634:	2300      	movs	r3, #0
 8003636:	71fb      	strb	r3, [r7, #7]
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8003638:	4b79      	ldr	r3, [pc, #484]	; (8003820 <mpu_reset_fifo+0x200>)
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	7818      	ldrb	r0, [r3, #0]
 800363e:	4b78      	ldr	r3, [pc, #480]	; (8003820 <mpu_reset_fifo+0x200>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	7bd9      	ldrb	r1, [r3, #15]
 8003644:	1dfb      	adds	r3, r7, #7
 8003646:	2201      	movs	r2, #1
 8003648:	f001 fd92 	bl	8005170 <mpuWriteLen>
 800364c:	4603      	mov	r3, r0
 800364e:	2b00      	cmp	r3, #0
 8003650:	d002      	beq.n	8003658 <mpu_reset_fifo+0x38>
        return -1;
 8003652:	f04f 33ff 	mov.w	r3, #4294967295
 8003656:	e0df      	b.n	8003818 <mpu_reset_fifo+0x1f8>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8003658:	4b71      	ldr	r3, [pc, #452]	; (8003820 <mpu_reset_fifo+0x200>)
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	7818      	ldrb	r0, [r3, #0]
 800365e:	4b70      	ldr	r3, [pc, #448]	; (8003820 <mpu_reset_fifo+0x200>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	7959      	ldrb	r1, [r3, #5]
 8003664:	1dfb      	adds	r3, r7, #7
 8003666:	2201      	movs	r2, #1
 8003668:	f001 fd82 	bl	8005170 <mpuWriteLen>
 800366c:	4603      	mov	r3, r0
 800366e:	2b00      	cmp	r3, #0
 8003670:	d002      	beq.n	8003678 <mpu_reset_fifo+0x58>
        return -1;
 8003672:	f04f 33ff 	mov.w	r3, #4294967295
 8003676:	e0cf      	b.n	8003818 <mpu_reset_fifo+0x1f8>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8003678:	4b69      	ldr	r3, [pc, #420]	; (8003820 <mpu_reset_fifo+0x200>)
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	7818      	ldrb	r0, [r3, #0]
 800367e:	4b68      	ldr	r3, [pc, #416]	; (8003820 <mpu_reset_fifo+0x200>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	7919      	ldrb	r1, [r3, #4]
 8003684:	1dfb      	adds	r3, r7, #7
 8003686:	2201      	movs	r2, #1
 8003688:	f001 fd72 	bl	8005170 <mpuWriteLen>
 800368c:	4603      	mov	r3, r0
 800368e:	2b00      	cmp	r3, #0
 8003690:	d002      	beq.n	8003698 <mpu_reset_fifo+0x78>
        return -1;
 8003692:	f04f 33ff 	mov.w	r3, #4294967295
 8003696:	e0bf      	b.n	8003818 <mpu_reset_fifo+0x1f8>

    if (st.chip_cfg.dmp_on) {
 8003698:	4b61      	ldr	r3, [pc, #388]	; (8003820 <mpu_reset_fifo+0x200>)
 800369a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d05c      	beq.n	800375c <mpu_reset_fifo+0x13c>
        data = BIT_FIFO_RST | BIT_DMP_RST;
 80036a2:	230c      	movs	r3, #12
 80036a4:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 80036a6:	4b5e      	ldr	r3, [pc, #376]	; (8003820 <mpu_reset_fifo+0x200>)
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	7818      	ldrb	r0, [r3, #0]
 80036ac:	4b5c      	ldr	r3, [pc, #368]	; (8003820 <mpu_reset_fifo+0x200>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	7919      	ldrb	r1, [r3, #4]
 80036b2:	1dfb      	adds	r3, r7, #7
 80036b4:	2201      	movs	r2, #1
 80036b6:	f001 fd5b 	bl	8005170 <mpuWriteLen>
 80036ba:	4603      	mov	r3, r0
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d002      	beq.n	80036c6 <mpu_reset_fifo+0xa6>
            return -1;
 80036c0:	f04f 33ff 	mov.w	r3, #4294967295
 80036c4:	e0a8      	b.n	8003818 <mpu_reset_fifo+0x1f8>
        delay_ms(50);
 80036c6:	2032      	movs	r0, #50	; 0x32
 80036c8:	f7fd ff6e 	bl	80015a8 <SleepMillisecond>
        data = BIT_DMP_EN | BIT_FIFO_EN;
 80036cc:	23c0      	movs	r3, #192	; 0xc0
 80036ce:	71fb      	strb	r3, [r7, #7]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 80036d0:	4b53      	ldr	r3, [pc, #332]	; (8003820 <mpu_reset_fifo+0x200>)
 80036d2:	7a9b      	ldrb	r3, [r3, #10]
 80036d4:	f003 0301 	and.w	r3, r3, #1
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d004      	beq.n	80036e6 <mpu_reset_fifo+0xc6>
            data |= BIT_AUX_IF_EN;
 80036dc:	79fb      	ldrb	r3, [r7, #7]
 80036de:	f043 0320 	orr.w	r3, r3, #32
 80036e2:	b2db      	uxtb	r3, r3
 80036e4:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 80036e6:	4b4e      	ldr	r3, [pc, #312]	; (8003820 <mpu_reset_fifo+0x200>)
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	7818      	ldrb	r0, [r3, #0]
 80036ec:	4b4c      	ldr	r3, [pc, #304]	; (8003820 <mpu_reset_fifo+0x200>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	7919      	ldrb	r1, [r3, #4]
 80036f2:	1dfb      	adds	r3, r7, #7
 80036f4:	2201      	movs	r2, #1
 80036f6:	f001 fd3b 	bl	8005170 <mpuWriteLen>
 80036fa:	4603      	mov	r3, r0
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d002      	beq.n	8003706 <mpu_reset_fifo+0xe6>
            return -1;
 8003700:	f04f 33ff 	mov.w	r3, #4294967295
 8003704:	e088      	b.n	8003818 <mpu_reset_fifo+0x1f8>
        if (st.chip_cfg.int_enable)
 8003706:	4b46      	ldr	r3, [pc, #280]	; (8003820 <mpu_reset_fifo+0x200>)
 8003708:	7c5b      	ldrb	r3, [r3, #17]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d002      	beq.n	8003714 <mpu_reset_fifo+0xf4>
            data = BIT_DMP_INT_EN;
 800370e:	2302      	movs	r3, #2
 8003710:	71fb      	strb	r3, [r7, #7]
 8003712:	e001      	b.n	8003718 <mpu_reset_fifo+0xf8>
        else
            data = 0;
 8003714:	2300      	movs	r3, #0
 8003716:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8003718:	4b41      	ldr	r3, [pc, #260]	; (8003820 <mpu_reset_fifo+0x200>)
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	7818      	ldrb	r0, [r3, #0]
 800371e:	4b40      	ldr	r3, [pc, #256]	; (8003820 <mpu_reset_fifo+0x200>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	7bd9      	ldrb	r1, [r3, #15]
 8003724:	1dfb      	adds	r3, r7, #7
 8003726:	2201      	movs	r2, #1
 8003728:	f001 fd22 	bl	8005170 <mpuWriteLen>
 800372c:	4603      	mov	r3, r0
 800372e:	2b00      	cmp	r3, #0
 8003730:	d002      	beq.n	8003738 <mpu_reset_fifo+0x118>
            return -1;
 8003732:	f04f 33ff 	mov.w	r3, #4294967295
 8003736:	e06f      	b.n	8003818 <mpu_reset_fifo+0x1f8>
        data = 0;
 8003738:	2300      	movs	r3, #0
 800373a:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 800373c:	4b38      	ldr	r3, [pc, #224]	; (8003820 <mpu_reset_fifo+0x200>)
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	7818      	ldrb	r0, [r3, #0]
 8003742:	4b37      	ldr	r3, [pc, #220]	; (8003820 <mpu_reset_fifo+0x200>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	7959      	ldrb	r1, [r3, #5]
 8003748:	1dfb      	adds	r3, r7, #7
 800374a:	2201      	movs	r2, #1
 800374c:	f001 fd10 	bl	8005170 <mpuWriteLen>
 8003750:	4603      	mov	r3, r0
 8003752:	2b00      	cmp	r3, #0
 8003754:	d05f      	beq.n	8003816 <mpu_reset_fifo+0x1f6>
            return -1;
 8003756:	f04f 33ff 	mov.w	r3, #4294967295
 800375a:	e05d      	b.n	8003818 <mpu_reset_fifo+0x1f8>
    } else {
        data = BIT_FIFO_RST;
 800375c:	2304      	movs	r3, #4
 800375e:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8003760:	4b2f      	ldr	r3, [pc, #188]	; (8003820 <mpu_reset_fifo+0x200>)
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	7818      	ldrb	r0, [r3, #0]
 8003766:	4b2e      	ldr	r3, [pc, #184]	; (8003820 <mpu_reset_fifo+0x200>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	7919      	ldrb	r1, [r3, #4]
 800376c:	1dfb      	adds	r3, r7, #7
 800376e:	2201      	movs	r2, #1
 8003770:	f001 fcfe 	bl	8005170 <mpuWriteLen>
 8003774:	4603      	mov	r3, r0
 8003776:	2b00      	cmp	r3, #0
 8003778:	d002      	beq.n	8003780 <mpu_reset_fifo+0x160>
            return -1;
 800377a:	f04f 33ff 	mov.w	r3, #4294967295
 800377e:	e04b      	b.n	8003818 <mpu_reset_fifo+0x1f8>
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
 8003780:	4b27      	ldr	r3, [pc, #156]	; (8003820 <mpu_reset_fifo+0x200>)
 8003782:	7c9b      	ldrb	r3, [r3, #18]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d105      	bne.n	8003794 <mpu_reset_fifo+0x174>
 8003788:	4b25      	ldr	r3, [pc, #148]	; (8003820 <mpu_reset_fifo+0x200>)
 800378a:	7a9b      	ldrb	r3, [r3, #10]
 800378c:	f003 0301 	and.w	r3, r3, #1
 8003790:	2b00      	cmp	r3, #0
 8003792:	d102      	bne.n	800379a <mpu_reset_fifo+0x17a>
            data = BIT_FIFO_EN;
 8003794:	2340      	movs	r3, #64	; 0x40
 8003796:	71fb      	strb	r3, [r7, #7]
 8003798:	e001      	b.n	800379e <mpu_reset_fifo+0x17e>
        else
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
 800379a:	2360      	movs	r3, #96	; 0x60
 800379c:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 800379e:	4b20      	ldr	r3, [pc, #128]	; (8003820 <mpu_reset_fifo+0x200>)
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	7818      	ldrb	r0, [r3, #0]
 80037a4:	4b1e      	ldr	r3, [pc, #120]	; (8003820 <mpu_reset_fifo+0x200>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	7919      	ldrb	r1, [r3, #4]
 80037aa:	1dfb      	adds	r3, r7, #7
 80037ac:	2201      	movs	r2, #1
 80037ae:	f001 fcdf 	bl	8005170 <mpuWriteLen>
 80037b2:	4603      	mov	r3, r0
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d002      	beq.n	80037be <mpu_reset_fifo+0x19e>
            return -1;
 80037b8:	f04f 33ff 	mov.w	r3, #4294967295
 80037bc:	e02c      	b.n	8003818 <mpu_reset_fifo+0x1f8>
        delay_ms(50);
 80037be:	2032      	movs	r0, #50	; 0x32
 80037c0:	f7fd fef2 	bl	80015a8 <SleepMillisecond>
        if (st.chip_cfg.int_enable)
 80037c4:	4b16      	ldr	r3, [pc, #88]	; (8003820 <mpu_reset_fifo+0x200>)
 80037c6:	7c5b      	ldrb	r3, [r3, #17]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d002      	beq.n	80037d2 <mpu_reset_fifo+0x1b2>
            data = BIT_DATA_RDY_EN;
 80037cc:	2301      	movs	r3, #1
 80037ce:	71fb      	strb	r3, [r7, #7]
 80037d0:	e001      	b.n	80037d6 <mpu_reset_fifo+0x1b6>
        else
            data = 0;
 80037d2:	2300      	movs	r3, #0
 80037d4:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 80037d6:	4b12      	ldr	r3, [pc, #72]	; (8003820 <mpu_reset_fifo+0x200>)
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	7818      	ldrb	r0, [r3, #0]
 80037dc:	4b10      	ldr	r3, [pc, #64]	; (8003820 <mpu_reset_fifo+0x200>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	7bd9      	ldrb	r1, [r3, #15]
 80037e2:	1dfb      	adds	r3, r7, #7
 80037e4:	2201      	movs	r2, #1
 80037e6:	f001 fcc3 	bl	8005170 <mpuWriteLen>
 80037ea:	4603      	mov	r3, r0
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d002      	beq.n	80037f6 <mpu_reset_fifo+0x1d6>
            return -1;
 80037f0:	f04f 33ff 	mov.w	r3, #4294967295
 80037f4:	e010      	b.n	8003818 <mpu_reset_fifo+0x1f8>
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
 80037f6:	4b0a      	ldr	r3, [pc, #40]	; (8003820 <mpu_reset_fifo+0x200>)
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	7818      	ldrb	r0, [r3, #0]
 80037fc:	4b08      	ldr	r3, [pc, #32]	; (8003820 <mpu_reset_fifo+0x200>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	7959      	ldrb	r1, [r3, #5]
 8003802:	4b08      	ldr	r3, [pc, #32]	; (8003824 <mpu_reset_fifo+0x204>)
 8003804:	2201      	movs	r2, #1
 8003806:	f001 fcb3 	bl	8005170 <mpuWriteLen>
 800380a:	4603      	mov	r3, r0
 800380c:	2b00      	cmp	r3, #0
 800380e:	d002      	beq.n	8003816 <mpu_reset_fifo+0x1f6>
            return -1;
 8003810:	f04f 33ff 	mov.w	r3, #4294967295
 8003814:	e000      	b.n	8003818 <mpu_reset_fifo+0x1f8>
    }
    return 0;
 8003816:	2300      	movs	r3, #0
}
 8003818:	4618      	mov	r0, r3
 800381a:	3708      	adds	r7, #8
 800381c:	46bd      	mov	sp, r7
 800381e:	bd80      	pop	{r7, pc}
 8003820:	20000014 	.word	0x20000014
 8003824:	20000024 	.word	0x20000024

08003828 <mpu_get_gyro_fsr>:
 *  @brief      Get the gyro full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_gyro_fsr(unsigned short *fsr)
{
 8003828:	b480      	push	{r7}
 800382a:	b083      	sub	sp, #12
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8003830:	4b16      	ldr	r3, [pc, #88]	; (800388c <mpu_get_gyro_fsr+0x64>)
 8003832:	7a1b      	ldrb	r3, [r3, #8]
 8003834:	2b03      	cmp	r3, #3
 8003836:	d81e      	bhi.n	8003876 <mpu_get_gyro_fsr+0x4e>
 8003838:	a201      	add	r2, pc, #4	; (adr r2, 8003840 <mpu_get_gyro_fsr+0x18>)
 800383a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800383e:	bf00      	nop
 8003840:	08003851 	.word	0x08003851
 8003844:	08003859 	.word	0x08003859
 8003848:	08003863 	.word	0x08003863
 800384c:	0800386d 	.word	0x0800386d
    case INV_FSR_250DPS:
        fsr[0] = 250;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	22fa      	movs	r2, #250	; 0xfa
 8003854:	801a      	strh	r2, [r3, #0]
        break;
 8003856:	e012      	b.n	800387e <mpu_get_gyro_fsr+0x56>
    case INV_FSR_500DPS:
        fsr[0] = 500;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800385e:	801a      	strh	r2, [r3, #0]
        break;
 8003860:	e00d      	b.n	800387e <mpu_get_gyro_fsr+0x56>
    case INV_FSR_1000DPS:
        fsr[0] = 1000;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003868:	801a      	strh	r2, [r3, #0]
        break;
 800386a:	e008      	b.n	800387e <mpu_get_gyro_fsr+0x56>
    case INV_FSR_2000DPS:
        fsr[0] = 2000;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003872:	801a      	strh	r2, [r3, #0]
        break;
 8003874:	e003      	b.n	800387e <mpu_get_gyro_fsr+0x56>
    default:
        fsr[0] = 0;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2200      	movs	r2, #0
 800387a:	801a      	strh	r2, [r3, #0]
        break;
 800387c:	bf00      	nop
    }
    return 0;
 800387e:	2300      	movs	r3, #0
}
 8003880:	4618      	mov	r0, r3
 8003882:	370c      	adds	r7, #12
 8003884:	46bd      	mov	sp, r7
 8003886:	bc80      	pop	{r7}
 8003888:	4770      	bx	lr
 800388a:	bf00      	nop
 800388c:	20000014 	.word	0x20000014

08003890 <mpu_set_gyro_fsr>:
 *  @brief      Set the gyro full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_gyro_fsr(unsigned short fsr)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b084      	sub	sp, #16
 8003894:	af00      	add	r7, sp, #0
 8003896:	4603      	mov	r3, r0
 8003898:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 800389a:	4b26      	ldr	r3, [pc, #152]	; (8003934 <mpu_set_gyro_fsr+0xa4>)
 800389c:	7a9b      	ldrb	r3, [r3, #10]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d102      	bne.n	80038a8 <mpu_set_gyro_fsr+0x18>
        return -1;
 80038a2:	f04f 33ff 	mov.w	r3, #4294967295
 80038a6:	e041      	b.n	800392c <mpu_set_gyro_fsr+0x9c>

    switch (fsr) {
 80038a8:	88fb      	ldrh	r3, [r7, #6]
 80038aa:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80038ae:	d017      	beq.n	80038e0 <mpu_set_gyro_fsr+0x50>
 80038b0:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80038b4:	dc17      	bgt.n	80038e6 <mpu_set_gyro_fsr+0x56>
 80038b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80038ba:	d00e      	beq.n	80038da <mpu_set_gyro_fsr+0x4a>
 80038bc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80038c0:	dc11      	bgt.n	80038e6 <mpu_set_gyro_fsr+0x56>
 80038c2:	2bfa      	cmp	r3, #250	; 0xfa
 80038c4:	d003      	beq.n	80038ce <mpu_set_gyro_fsr+0x3e>
 80038c6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80038ca:	d003      	beq.n	80038d4 <mpu_set_gyro_fsr+0x44>
 80038cc:	e00b      	b.n	80038e6 <mpu_set_gyro_fsr+0x56>
    case 250:
        data = INV_FSR_250DPS << 3;
 80038ce:	2300      	movs	r3, #0
 80038d0:	73fb      	strb	r3, [r7, #15]
        break;
 80038d2:	e00b      	b.n	80038ec <mpu_set_gyro_fsr+0x5c>
    case 500:
        data = INV_FSR_500DPS << 3;
 80038d4:	2308      	movs	r3, #8
 80038d6:	73fb      	strb	r3, [r7, #15]
        break;
 80038d8:	e008      	b.n	80038ec <mpu_set_gyro_fsr+0x5c>
    case 1000:
        data = INV_FSR_1000DPS << 3;
 80038da:	2310      	movs	r3, #16
 80038dc:	73fb      	strb	r3, [r7, #15]
        break;
 80038de:	e005      	b.n	80038ec <mpu_set_gyro_fsr+0x5c>
    case 2000:
        data = INV_FSR_2000DPS << 3;
 80038e0:	2318      	movs	r3, #24
 80038e2:	73fb      	strb	r3, [r7, #15]
        break;
 80038e4:	e002      	b.n	80038ec <mpu_set_gyro_fsr+0x5c>
    default:
        return -1;
 80038e6:	f04f 33ff 	mov.w	r3, #4294967295
 80038ea:	e01f      	b.n	800392c <mpu_set_gyro_fsr+0x9c>
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
 80038ec:	4b11      	ldr	r3, [pc, #68]	; (8003934 <mpu_set_gyro_fsr+0xa4>)
 80038ee:	7a1a      	ldrb	r2, [r3, #8]
 80038f0:	7bfb      	ldrb	r3, [r7, #15]
 80038f2:	08db      	lsrs	r3, r3, #3
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	429a      	cmp	r2, r3
 80038f8:	d101      	bne.n	80038fe <mpu_set_gyro_fsr+0x6e>
        return 0;
 80038fa:	2300      	movs	r3, #0
 80038fc:	e016      	b.n	800392c <mpu_set_gyro_fsr+0x9c>
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
 80038fe:	4b0d      	ldr	r3, [pc, #52]	; (8003934 <mpu_set_gyro_fsr+0xa4>)
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	7818      	ldrb	r0, [r3, #0]
 8003904:	4b0b      	ldr	r3, [pc, #44]	; (8003934 <mpu_set_gyro_fsr+0xa4>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	7999      	ldrb	r1, [r3, #6]
 800390a:	f107 030f 	add.w	r3, r7, #15
 800390e:	2201      	movs	r2, #1
 8003910:	f001 fc2e 	bl	8005170 <mpuWriteLen>
 8003914:	4603      	mov	r3, r0
 8003916:	2b00      	cmp	r3, #0
 8003918:	d002      	beq.n	8003920 <mpu_set_gyro_fsr+0x90>
        return -1;
 800391a:	f04f 33ff 	mov.w	r3, #4294967295
 800391e:	e005      	b.n	800392c <mpu_set_gyro_fsr+0x9c>
    st.chip_cfg.gyro_fsr = data >> 3;
 8003920:	7bfb      	ldrb	r3, [r7, #15]
 8003922:	08db      	lsrs	r3, r3, #3
 8003924:	b2da      	uxtb	r2, r3
 8003926:	4b03      	ldr	r3, [pc, #12]	; (8003934 <mpu_set_gyro_fsr+0xa4>)
 8003928:	721a      	strb	r2, [r3, #8]
    return 0;
 800392a:	2300      	movs	r3, #0
}
 800392c:	4618      	mov	r0, r3
 800392e:	3710      	adds	r7, #16
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}
 8003934:	20000014 	.word	0x20000014

08003938 <mpu_get_accel_fsr>:
 *  @brief      Get the accel full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_accel_fsr(unsigned char *fsr)
{
 8003938:	b480      	push	{r7}
 800393a:	b083      	sub	sp, #12
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8003940:	4b19      	ldr	r3, [pc, #100]	; (80039a8 <mpu_get_accel_fsr+0x70>)
 8003942:	7a5b      	ldrb	r3, [r3, #9]
 8003944:	2b03      	cmp	r3, #3
 8003946:	d81b      	bhi.n	8003980 <mpu_get_accel_fsr+0x48>
 8003948:	a201      	add	r2, pc, #4	; (adr r2, 8003950 <mpu_get_accel_fsr+0x18>)
 800394a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800394e:	bf00      	nop
 8003950:	08003961 	.word	0x08003961
 8003954:	08003969 	.word	0x08003969
 8003958:	08003971 	.word	0x08003971
 800395c:	08003979 	.word	0x08003979
    case INV_FSR_2G:
        fsr[0] = 2;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2202      	movs	r2, #2
 8003964:	701a      	strb	r2, [r3, #0]
        break;
 8003966:	e00e      	b.n	8003986 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_4G:
        fsr[0] = 4;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2204      	movs	r2, #4
 800396c:	701a      	strb	r2, [r3, #0]
        break;
 800396e:	e00a      	b.n	8003986 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_8G:
        fsr[0] = 8;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2208      	movs	r2, #8
 8003974:	701a      	strb	r2, [r3, #0]
        break;
 8003976:	e006      	b.n	8003986 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_16G:
        fsr[0] = 16;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2210      	movs	r2, #16
 800397c:	701a      	strb	r2, [r3, #0]
        break;
 800397e:	e002      	b.n	8003986 <mpu_get_accel_fsr+0x4e>
    default:
        return -1;
 8003980:	f04f 33ff 	mov.w	r3, #4294967295
 8003984:	e00a      	b.n	800399c <mpu_get_accel_fsr+0x64>
    }
    if (st.chip_cfg.accel_half)
 8003986:	4b08      	ldr	r3, [pc, #32]	; (80039a8 <mpu_get_accel_fsr+0x70>)
 8003988:	7cdb      	ldrb	r3, [r3, #19]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d005      	beq.n	800399a <mpu_get_accel_fsr+0x62>
        fsr[0] <<= 1;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	781b      	ldrb	r3, [r3, #0]
 8003992:	005b      	lsls	r3, r3, #1
 8003994:	b2da      	uxtb	r2, r3
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	701a      	strb	r2, [r3, #0]
    return 0;
 800399a:	2300      	movs	r3, #0
}
 800399c:	4618      	mov	r0, r3
 800399e:	370c      	adds	r7, #12
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bc80      	pop	{r7}
 80039a4:	4770      	bx	lr
 80039a6:	bf00      	nop
 80039a8:	20000014 	.word	0x20000014

080039ac <mpu_set_accel_fsr>:
 *  @brief      Set the accel full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_accel_fsr(unsigned char fsr)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b084      	sub	sp, #16
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	4603      	mov	r3, r0
 80039b4:	71fb      	strb	r3, [r7, #7]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 80039b6:	4b30      	ldr	r3, [pc, #192]	; (8003a78 <mpu_set_accel_fsr+0xcc>)
 80039b8:	7a9b      	ldrb	r3, [r3, #10]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d102      	bne.n	80039c4 <mpu_set_accel_fsr+0x18>
        return -1;
 80039be:	f04f 33ff 	mov.w	r3, #4294967295
 80039c2:	e054      	b.n	8003a6e <mpu_set_accel_fsr+0xc2>

    switch (fsr) {
 80039c4:	79fb      	ldrb	r3, [r7, #7]
 80039c6:	3b02      	subs	r3, #2
 80039c8:	2b0e      	cmp	r3, #14
 80039ca:	d82d      	bhi.n	8003a28 <mpu_set_accel_fsr+0x7c>
 80039cc:	a201      	add	r2, pc, #4	; (adr r2, 80039d4 <mpu_set_accel_fsr+0x28>)
 80039ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039d2:	bf00      	nop
 80039d4:	08003a11 	.word	0x08003a11
 80039d8:	08003a29 	.word	0x08003a29
 80039dc:	08003a17 	.word	0x08003a17
 80039e0:	08003a29 	.word	0x08003a29
 80039e4:	08003a29 	.word	0x08003a29
 80039e8:	08003a29 	.word	0x08003a29
 80039ec:	08003a1d 	.word	0x08003a1d
 80039f0:	08003a29 	.word	0x08003a29
 80039f4:	08003a29 	.word	0x08003a29
 80039f8:	08003a29 	.word	0x08003a29
 80039fc:	08003a29 	.word	0x08003a29
 8003a00:	08003a29 	.word	0x08003a29
 8003a04:	08003a29 	.word	0x08003a29
 8003a08:	08003a29 	.word	0x08003a29
 8003a0c:	08003a23 	.word	0x08003a23
    case 2:
        data = INV_FSR_2G << 3;
 8003a10:	2300      	movs	r3, #0
 8003a12:	73fb      	strb	r3, [r7, #15]
        break;
 8003a14:	e00b      	b.n	8003a2e <mpu_set_accel_fsr+0x82>
    case 4:
        data = INV_FSR_4G << 3;
 8003a16:	2308      	movs	r3, #8
 8003a18:	73fb      	strb	r3, [r7, #15]
        break;
 8003a1a:	e008      	b.n	8003a2e <mpu_set_accel_fsr+0x82>
    case 8:
        data = INV_FSR_8G << 3;
 8003a1c:	2310      	movs	r3, #16
 8003a1e:	73fb      	strb	r3, [r7, #15]
        break;
 8003a20:	e005      	b.n	8003a2e <mpu_set_accel_fsr+0x82>
    case 16:
        data = INV_FSR_16G << 3;
 8003a22:	2318      	movs	r3, #24
 8003a24:	73fb      	strb	r3, [r7, #15]
        break;
 8003a26:	e002      	b.n	8003a2e <mpu_set_accel_fsr+0x82>
    default:
        return -1;
 8003a28:	f04f 33ff 	mov.w	r3, #4294967295
 8003a2c:	e01f      	b.n	8003a6e <mpu_set_accel_fsr+0xc2>
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
 8003a2e:	4b12      	ldr	r3, [pc, #72]	; (8003a78 <mpu_set_accel_fsr+0xcc>)
 8003a30:	7a5a      	ldrb	r2, [r3, #9]
 8003a32:	7bfb      	ldrb	r3, [r7, #15]
 8003a34:	08db      	lsrs	r3, r3, #3
 8003a36:	b2db      	uxtb	r3, r3
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	d101      	bne.n	8003a40 <mpu_set_accel_fsr+0x94>
        return 0;
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	e016      	b.n	8003a6e <mpu_set_accel_fsr+0xc2>
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
 8003a40:	4b0d      	ldr	r3, [pc, #52]	; (8003a78 <mpu_set_accel_fsr+0xcc>)
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	7818      	ldrb	r0, [r3, #0]
 8003a46:	4b0c      	ldr	r3, [pc, #48]	; (8003a78 <mpu_set_accel_fsr+0xcc>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	79d9      	ldrb	r1, [r3, #7]
 8003a4c:	f107 030f 	add.w	r3, r7, #15
 8003a50:	2201      	movs	r2, #1
 8003a52:	f001 fb8d 	bl	8005170 <mpuWriteLen>
 8003a56:	4603      	mov	r3, r0
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d002      	beq.n	8003a62 <mpu_set_accel_fsr+0xb6>
        return -1;
 8003a5c:	f04f 33ff 	mov.w	r3, #4294967295
 8003a60:	e005      	b.n	8003a6e <mpu_set_accel_fsr+0xc2>
    st.chip_cfg.accel_fsr = data >> 3;
 8003a62:	7bfb      	ldrb	r3, [r7, #15]
 8003a64:	08db      	lsrs	r3, r3, #3
 8003a66:	b2da      	uxtb	r2, r3
 8003a68:	4b03      	ldr	r3, [pc, #12]	; (8003a78 <mpu_set_accel_fsr+0xcc>)
 8003a6a:	725a      	strb	r2, [r3, #9]
    return 0;
 8003a6c:	2300      	movs	r3, #0
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3710      	adds	r7, #16
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	bf00      	nop
 8003a78:	20000014 	.word	0x20000014

08003a7c <mpu_get_lpf>:
 *  @brief      Get the current DLPF setting.
 *  @param[out] lpf Current LPF setting.
 *  0 if successful.
 */
int mpu_get_lpf(unsigned short *lpf)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b083      	sub	sp, #12
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.lpf) {
 8003a84:	4b1a      	ldr	r3, [pc, #104]	; (8003af0 <mpu_get_lpf+0x74>)
 8003a86:	7adb      	ldrb	r3, [r3, #11]
 8003a88:	3b01      	subs	r3, #1
 8003a8a:	2b05      	cmp	r3, #5
 8003a8c:	d826      	bhi.n	8003adc <mpu_get_lpf+0x60>
 8003a8e:	a201      	add	r2, pc, #4	; (adr r2, 8003a94 <mpu_get_lpf+0x18>)
 8003a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a94:	08003aad 	.word	0x08003aad
 8003a98:	08003ab5 	.word	0x08003ab5
 8003a9c:	08003abd 	.word	0x08003abd
 8003aa0:	08003ac5 	.word	0x08003ac5
 8003aa4:	08003acd 	.word	0x08003acd
 8003aa8:	08003ad5 	.word	0x08003ad5
    case INV_FILTER_188HZ:
        lpf[0] = 188;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	22bc      	movs	r2, #188	; 0xbc
 8003ab0:	801a      	strh	r2, [r3, #0]
        break;
 8003ab2:	e017      	b.n	8003ae4 <mpu_get_lpf+0x68>
    case INV_FILTER_98HZ:
        lpf[0] = 98;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2262      	movs	r2, #98	; 0x62
 8003ab8:	801a      	strh	r2, [r3, #0]
        break;
 8003aba:	e013      	b.n	8003ae4 <mpu_get_lpf+0x68>
    case INV_FILTER_42HZ:
        lpf[0] = 42;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	222a      	movs	r2, #42	; 0x2a
 8003ac0:	801a      	strh	r2, [r3, #0]
        break;
 8003ac2:	e00f      	b.n	8003ae4 <mpu_get_lpf+0x68>
    case INV_FILTER_20HZ:
        lpf[0] = 20;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2214      	movs	r2, #20
 8003ac8:	801a      	strh	r2, [r3, #0]
        break;
 8003aca:	e00b      	b.n	8003ae4 <mpu_get_lpf+0x68>
    case INV_FILTER_10HZ:
        lpf[0] = 10;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	220a      	movs	r2, #10
 8003ad0:	801a      	strh	r2, [r3, #0]
        break;
 8003ad2:	e007      	b.n	8003ae4 <mpu_get_lpf+0x68>
    case INV_FILTER_5HZ:
        lpf[0] = 5;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2205      	movs	r2, #5
 8003ad8:	801a      	strh	r2, [r3, #0]
        break;
 8003ada:	e003      	b.n	8003ae4 <mpu_get_lpf+0x68>
    case INV_FILTER_256HZ_NOLPF2:
    case INV_FILTER_2100HZ_NOLPF:
    default:
        lpf[0] = 0;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	801a      	strh	r2, [r3, #0]
        break;
 8003ae2:	bf00      	nop
    }
    return 0;
 8003ae4:	2300      	movs	r3, #0
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	370c      	adds	r7, #12
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bc80      	pop	{r7}
 8003aee:	4770      	bx	lr
 8003af0:	20000014 	.word	0x20000014

08003af4 <mpu_set_lpf>:
 *  The following LPF settings are supported: 188, 98, 42, 20, 10, 5.
 *  @param[in]  lpf Desired LPF setting.
 *  @return     0 if successful.
 */
int mpu_set_lpf(unsigned short lpf)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b084      	sub	sp, #16
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	4603      	mov	r3, r0
 8003afc:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8003afe:	4b23      	ldr	r3, [pc, #140]	; (8003b8c <mpu_set_lpf+0x98>)
 8003b00:	7a9b      	ldrb	r3, [r3, #10]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d102      	bne.n	8003b0c <mpu_set_lpf+0x18>
        return -1;
 8003b06:	f04f 33ff 	mov.w	r3, #4294967295
 8003b0a:	e03b      	b.n	8003b84 <mpu_set_lpf+0x90>

    if (lpf >= 188)
 8003b0c:	88fb      	ldrh	r3, [r7, #6]
 8003b0e:	2bbb      	cmp	r3, #187	; 0xbb
 8003b10:	d902      	bls.n	8003b18 <mpu_set_lpf+0x24>
        data = INV_FILTER_188HZ;
 8003b12:	2301      	movs	r3, #1
 8003b14:	73fb      	strb	r3, [r7, #15]
 8003b16:	e019      	b.n	8003b4c <mpu_set_lpf+0x58>
    else if (lpf >= 98)
 8003b18:	88fb      	ldrh	r3, [r7, #6]
 8003b1a:	2b61      	cmp	r3, #97	; 0x61
 8003b1c:	d902      	bls.n	8003b24 <mpu_set_lpf+0x30>
        data = INV_FILTER_98HZ;
 8003b1e:	2302      	movs	r3, #2
 8003b20:	73fb      	strb	r3, [r7, #15]
 8003b22:	e013      	b.n	8003b4c <mpu_set_lpf+0x58>
    else if (lpf >= 42)
 8003b24:	88fb      	ldrh	r3, [r7, #6]
 8003b26:	2b29      	cmp	r3, #41	; 0x29
 8003b28:	d902      	bls.n	8003b30 <mpu_set_lpf+0x3c>
        data = INV_FILTER_42HZ;
 8003b2a:	2303      	movs	r3, #3
 8003b2c:	73fb      	strb	r3, [r7, #15]
 8003b2e:	e00d      	b.n	8003b4c <mpu_set_lpf+0x58>
    else if (lpf >= 20)
 8003b30:	88fb      	ldrh	r3, [r7, #6]
 8003b32:	2b13      	cmp	r3, #19
 8003b34:	d902      	bls.n	8003b3c <mpu_set_lpf+0x48>
        data = INV_FILTER_20HZ;
 8003b36:	2304      	movs	r3, #4
 8003b38:	73fb      	strb	r3, [r7, #15]
 8003b3a:	e007      	b.n	8003b4c <mpu_set_lpf+0x58>
    else if (lpf >= 10)
 8003b3c:	88fb      	ldrh	r3, [r7, #6]
 8003b3e:	2b09      	cmp	r3, #9
 8003b40:	d902      	bls.n	8003b48 <mpu_set_lpf+0x54>
        data = INV_FILTER_10HZ;
 8003b42:	2305      	movs	r3, #5
 8003b44:	73fb      	strb	r3, [r7, #15]
 8003b46:	e001      	b.n	8003b4c <mpu_set_lpf+0x58>
    else
        data = INV_FILTER_5HZ;
 8003b48:	2306      	movs	r3, #6
 8003b4a:	73fb      	strb	r3, [r7, #15]

    if (st.chip_cfg.lpf == data)
 8003b4c:	4b0f      	ldr	r3, [pc, #60]	; (8003b8c <mpu_set_lpf+0x98>)
 8003b4e:	7ada      	ldrb	r2, [r3, #11]
 8003b50:	7bfb      	ldrb	r3, [r7, #15]
 8003b52:	429a      	cmp	r2, r3
 8003b54:	d101      	bne.n	8003b5a <mpu_set_lpf+0x66>
        return 0;
 8003b56:	2300      	movs	r3, #0
 8003b58:	e014      	b.n	8003b84 <mpu_set_lpf+0x90>
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
 8003b5a:	4b0c      	ldr	r3, [pc, #48]	; (8003b8c <mpu_set_lpf+0x98>)
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	7818      	ldrb	r0, [r3, #0]
 8003b60:	4b0a      	ldr	r3, [pc, #40]	; (8003b8c <mpu_set_lpf+0x98>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	7899      	ldrb	r1, [r3, #2]
 8003b66:	f107 030f 	add.w	r3, r7, #15
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	f001 fb00 	bl	8005170 <mpuWriteLen>
 8003b70:	4603      	mov	r3, r0
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d002      	beq.n	8003b7c <mpu_set_lpf+0x88>
        return -1;
 8003b76:	f04f 33ff 	mov.w	r3, #4294967295
 8003b7a:	e003      	b.n	8003b84 <mpu_set_lpf+0x90>
    st.chip_cfg.lpf = data;
 8003b7c:	7bfa      	ldrb	r2, [r7, #15]
 8003b7e:	4b03      	ldr	r3, [pc, #12]	; (8003b8c <mpu_set_lpf+0x98>)
 8003b80:	72da      	strb	r2, [r3, #11]
    return 0;
 8003b82:	2300      	movs	r3, #0
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	3710      	adds	r7, #16
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bd80      	pop	{r7, pc}
 8003b8c:	20000014 	.word	0x20000014

08003b90 <mpu_get_sample_rate>:
 *  @brief      Get sampling rate.
 *  @param[out] rate    Current sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_get_sample_rate(unsigned short *rate)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b083      	sub	sp, #12
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
    if (st.chip_cfg.dmp_on)
 8003b98:	4b08      	ldr	r3, [pc, #32]	; (8003bbc <mpu_get_sample_rate+0x2c>)
 8003b9a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d002      	beq.n	8003ba8 <mpu_get_sample_rate+0x18>
        return -1;
 8003ba2:	f04f 33ff 	mov.w	r3, #4294967295
 8003ba6:	e004      	b.n	8003bb2 <mpu_get_sample_rate+0x22>
    else
        rate[0] = st.chip_cfg.sample_rate;
 8003ba8:	4b04      	ldr	r3, [pc, #16]	; (8003bbc <mpu_get_sample_rate+0x2c>)
 8003baa:	89da      	ldrh	r2, [r3, #14]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	801a      	strh	r2, [r3, #0]
    return 0;
 8003bb0:	2300      	movs	r3, #0
}
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	370c      	adds	r7, #12
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bc80      	pop	{r7}
 8003bba:	4770      	bx	lr
 8003bbc:	20000014 	.word	0x20000014

08003bc0 <mpu_set_sample_rate>:
 *  Sampling rate must be between 4Hz and 1kHz.
 *  @param[in]  rate    Desired sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_sample_rate(unsigned short rate)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b084      	sub	sp, #16
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8003bca:	4b2f      	ldr	r3, [pc, #188]	; (8003c88 <mpu_set_sample_rate+0xc8>)
 8003bcc:	7a9b      	ldrb	r3, [r3, #10]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d102      	bne.n	8003bd8 <mpu_set_sample_rate+0x18>
        return -1;
 8003bd2:	f04f 33ff 	mov.w	r3, #4294967295
 8003bd6:	e053      	b.n	8003c80 <mpu_set_sample_rate+0xc0>

    if (st.chip_cfg.dmp_on)
 8003bd8:	4b2b      	ldr	r3, [pc, #172]	; (8003c88 <mpu_set_sample_rate+0xc8>)
 8003bda:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d002      	beq.n	8003be8 <mpu_set_sample_rate+0x28>
        return -1;
 8003be2:	f04f 33ff 	mov.w	r3, #4294967295
 8003be6:	e04b      	b.n	8003c80 <mpu_set_sample_rate+0xc0>
    else {
        if (st.chip_cfg.lp_accel_mode) {
 8003be8:	4b27      	ldr	r3, [pc, #156]	; (8003c88 <mpu_set_sample_rate+0xc8>)
 8003bea:	7d1b      	ldrb	r3, [r3, #20]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d00f      	beq.n	8003c10 <mpu_set_sample_rate+0x50>
            if (rate && (rate <= 40)) {
 8003bf0:	88fb      	ldrh	r3, [r7, #6]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d009      	beq.n	8003c0a <mpu_set_sample_rate+0x4a>
 8003bf6:	88fb      	ldrh	r3, [r7, #6]
 8003bf8:	2b28      	cmp	r3, #40	; 0x28
 8003bfa:	d806      	bhi.n	8003c0a <mpu_set_sample_rate+0x4a>
                /* Just stay in low-power accel mode. */
                mpu_lp_accel_mode(rate);
 8003bfc:	88fb      	ldrh	r3, [r7, #6]
 8003bfe:	b2db      	uxtb	r3, r3
 8003c00:	4618      	mov	r0, r3
 8003c02:	f7ff fc91 	bl	8003528 <mpu_lp_accel_mode>
                return 0;
 8003c06:	2300      	movs	r3, #0
 8003c08:	e03a      	b.n	8003c80 <mpu_set_sample_rate+0xc0>
            }
            /* Requested rate exceeds the allowed frequencies in LP accel mode,
             * switch back to full-power mode.
             */
            mpu_lp_accel_mode(0);
 8003c0a:	2000      	movs	r0, #0
 8003c0c:	f7ff fc8c 	bl	8003528 <mpu_lp_accel_mode>
        }
        if (rate < 4)
 8003c10:	88fb      	ldrh	r3, [r7, #6]
 8003c12:	2b03      	cmp	r3, #3
 8003c14:	d802      	bhi.n	8003c1c <mpu_set_sample_rate+0x5c>
            rate = 4;
 8003c16:	2304      	movs	r3, #4
 8003c18:	80fb      	strh	r3, [r7, #6]
 8003c1a:	e006      	b.n	8003c2a <mpu_set_sample_rate+0x6a>
        else if (rate > 1000)
 8003c1c:	88fb      	ldrh	r3, [r7, #6]
 8003c1e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003c22:	d902      	bls.n	8003c2a <mpu_set_sample_rate+0x6a>
            rate = 1000;
 8003c24:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c28:	80fb      	strh	r3, [r7, #6]

        data = 1000 / rate - 1;
 8003c2a:	88fb      	ldrh	r3, [r7, #6]
 8003c2c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003c30:	fb92 f3f3 	sdiv	r3, r2, r3
 8003c34:	b2db      	uxtb	r3, r3
 8003c36:	3b01      	subs	r3, #1
 8003c38:	b2db      	uxtb	r3, r3
 8003c3a:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
 8003c3c:	4b12      	ldr	r3, [pc, #72]	; (8003c88 <mpu_set_sample_rate+0xc8>)
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	7818      	ldrb	r0, [r3, #0]
 8003c42:	4b11      	ldr	r3, [pc, #68]	; (8003c88 <mpu_set_sample_rate+0xc8>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	7859      	ldrb	r1, [r3, #1]
 8003c48:	f107 030f 	add.w	r3, r7, #15
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	f001 fa8f 	bl	8005170 <mpuWriteLen>
 8003c52:	4603      	mov	r3, r0
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d002      	beq.n	8003c5e <mpu_set_sample_rate+0x9e>
            return -1;
 8003c58:	f04f 33ff 	mov.w	r3, #4294967295
 8003c5c:	e010      	b.n	8003c80 <mpu_set_sample_rate+0xc0>

        st.chip_cfg.sample_rate = 1000 / (1 + data);
 8003c5e:	7bfb      	ldrb	r3, [r7, #15]
 8003c60:	3301      	adds	r3, #1
 8003c62:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003c66:	fb92 f3f3 	sdiv	r3, r2, r3
 8003c6a:	b29a      	uxth	r2, r3
 8003c6c:	4b06      	ldr	r3, [pc, #24]	; (8003c88 <mpu_set_sample_rate+0xc8>)
 8003c6e:	81da      	strh	r2, [r3, #14]
#ifdef AK89xx_SECONDARY
        mpu_set_compass_sample_rate(min(st.chip_cfg.compass_sample_rate, MAX_COMPASS_SAMPLE_RATE));
#endif

        /* Automatically set LPF to 1/2 sampling rate. */
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
 8003c70:	4b05      	ldr	r3, [pc, #20]	; (8003c88 <mpu_set_sample_rate+0xc8>)
 8003c72:	89db      	ldrh	r3, [r3, #14]
 8003c74:	085b      	lsrs	r3, r3, #1
 8003c76:	b29b      	uxth	r3, r3
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f7ff ff3b 	bl	8003af4 <mpu_set_lpf>
        return 0;
 8003c7e:	2300      	movs	r3, #0
    }
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	3710      	adds	r7, #16
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}
 8003c88:	20000014 	.word	0x20000014

08003c8c <mpu_get_gyro_sens>:
 *  @brief      Get gyro sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to dps.
 *  @return     0 if successful.
 */
int mpu_get_gyro_sens(float *sens)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b083      	sub	sp, #12
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8003c94:	4b14      	ldr	r3, [pc, #80]	; (8003ce8 <mpu_get_gyro_sens+0x5c>)
 8003c96:	7a1b      	ldrb	r3, [r3, #8]
 8003c98:	2b03      	cmp	r3, #3
 8003c9a:	d81b      	bhi.n	8003cd4 <mpu_get_gyro_sens+0x48>
 8003c9c:	a201      	add	r2, pc, #4	; (adr r2, 8003ca4 <mpu_get_gyro_sens+0x18>)
 8003c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ca2:	bf00      	nop
 8003ca4:	08003cb5 	.word	0x08003cb5
 8003ca8:	08003cbd 	.word	0x08003cbd
 8003cac:	08003cc5 	.word	0x08003cc5
 8003cb0:	08003ccd 	.word	0x08003ccd
    case INV_FSR_250DPS:
        sens[0] = 131.f;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	4a0d      	ldr	r2, [pc, #52]	; (8003cec <mpu_get_gyro_sens+0x60>)
 8003cb8:	601a      	str	r2, [r3, #0]
        break;
 8003cba:	e00e      	b.n	8003cda <mpu_get_gyro_sens+0x4e>
    case INV_FSR_500DPS:
        sens[0] = 65.5f;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	4a0c      	ldr	r2, [pc, #48]	; (8003cf0 <mpu_get_gyro_sens+0x64>)
 8003cc0:	601a      	str	r2, [r3, #0]
        break;
 8003cc2:	e00a      	b.n	8003cda <mpu_get_gyro_sens+0x4e>
    case INV_FSR_1000DPS:
        sens[0] = 32.8f;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	4a0b      	ldr	r2, [pc, #44]	; (8003cf4 <mpu_get_gyro_sens+0x68>)
 8003cc8:	601a      	str	r2, [r3, #0]
        break;
 8003cca:	e006      	b.n	8003cda <mpu_get_gyro_sens+0x4e>
    case INV_FSR_2000DPS:
        sens[0] = 16.4f;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	4a0a      	ldr	r2, [pc, #40]	; (8003cf8 <mpu_get_gyro_sens+0x6c>)
 8003cd0:	601a      	str	r2, [r3, #0]
        break;
 8003cd2:	e002      	b.n	8003cda <mpu_get_gyro_sens+0x4e>
    default:
        return -1;
 8003cd4:	f04f 33ff 	mov.w	r3, #4294967295
 8003cd8:	e000      	b.n	8003cdc <mpu_get_gyro_sens+0x50>
    }
    return 0;
 8003cda:	2300      	movs	r3, #0
}
 8003cdc:	4618      	mov	r0, r3
 8003cde:	370c      	adds	r7, #12
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bc80      	pop	{r7}
 8003ce4:	4770      	bx	lr
 8003ce6:	bf00      	nop
 8003ce8:	20000014 	.word	0x20000014
 8003cec:	43030000 	.word	0x43030000
 8003cf0:	42830000 	.word	0x42830000
 8003cf4:	42033333 	.word	0x42033333
 8003cf8:	41833333 	.word	0x41833333

08003cfc <mpu_get_accel_sens>:
 *  @brief      Get accel sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to g's.
 *  @return     0 if successful.
 */
int mpu_get_accel_sens(unsigned short *sens)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b083      	sub	sp, #12
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8003d04:	4b1b      	ldr	r3, [pc, #108]	; (8003d74 <mpu_get_accel_sens+0x78>)
 8003d06:	7a5b      	ldrb	r3, [r3, #9]
 8003d08:	2b03      	cmp	r3, #3
 8003d0a:	d81f      	bhi.n	8003d4c <mpu_get_accel_sens+0x50>
 8003d0c:	a201      	add	r2, pc, #4	; (adr r2, 8003d14 <mpu_get_accel_sens+0x18>)
 8003d0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d12:	bf00      	nop
 8003d14:	08003d25 	.word	0x08003d25
 8003d18:	08003d2f 	.word	0x08003d2f
 8003d1c:	08003d39 	.word	0x08003d39
 8003d20:	08003d43 	.word	0x08003d43
    case INV_FSR_2G:
        sens[0] = 16384;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003d2a:	801a      	strh	r2, [r3, #0]
        break;
 8003d2c:	e011      	b.n	8003d52 <mpu_get_accel_sens+0x56>
    case INV_FSR_4G:
        sens[0] = 8092;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	f641 729c 	movw	r2, #8092	; 0x1f9c
 8003d34:	801a      	strh	r2, [r3, #0]
        break;
 8003d36:	e00c      	b.n	8003d52 <mpu_get_accel_sens+0x56>
    case INV_FSR_8G:
        sens[0] = 4096;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003d3e:	801a      	strh	r2, [r3, #0]
        break;
 8003d40:	e007      	b.n	8003d52 <mpu_get_accel_sens+0x56>
    case INV_FSR_16G:
        sens[0] = 2048;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003d48:	801a      	strh	r2, [r3, #0]
        break;
 8003d4a:	e002      	b.n	8003d52 <mpu_get_accel_sens+0x56>
    default:
        return -1;
 8003d4c:	f04f 33ff 	mov.w	r3, #4294967295
 8003d50:	e00a      	b.n	8003d68 <mpu_get_accel_sens+0x6c>
    }
    if (st.chip_cfg.accel_half)
 8003d52:	4b08      	ldr	r3, [pc, #32]	; (8003d74 <mpu_get_accel_sens+0x78>)
 8003d54:	7cdb      	ldrb	r3, [r3, #19]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d005      	beq.n	8003d66 <mpu_get_accel_sens+0x6a>
        sens[0] >>= 1;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	881b      	ldrh	r3, [r3, #0]
 8003d5e:	085b      	lsrs	r3, r3, #1
 8003d60:	b29a      	uxth	r2, r3
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	801a      	strh	r2, [r3, #0]
    return 0;
 8003d66:	2300      	movs	r3, #0
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	370c      	adds	r7, #12
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bc80      	pop	{r7}
 8003d70:	4770      	bx	lr
 8003d72:	bf00      	nop
 8003d74:	20000014 	.word	0x20000014

08003d78 <mpu_get_fifo_config>:
 *  \n INV_XYZ_ACCEL
 *  @param[out] sensors Mask of sensors in FIFO.
 *  @return     0 if successful.
 */
int mpu_get_fifo_config(unsigned char *sensors)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b083      	sub	sp, #12
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
    sensors[0] = st.chip_cfg.fifo_enable;
 8003d80:	4b04      	ldr	r3, [pc, #16]	; (8003d94 <mpu_get_fifo_config+0x1c>)
 8003d82:	7c1a      	ldrb	r2, [r3, #16]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	701a      	strb	r2, [r3, #0]
    return 0;
 8003d88:	2300      	movs	r3, #0
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	370c      	adds	r7, #12
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bc80      	pop	{r7}
 8003d92:	4770      	bx	lr
 8003d94:	20000014 	.word	0x20000014

08003d98 <mpu_configure_fifo>:
 *  \n INV_XYZ_ACCEL
 *  @param[in]  sensors Mask of sensors to push to FIFO.
 *  @return     0 if successful.
 */
int mpu_configure_fifo(unsigned char sensors)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b084      	sub	sp, #16
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	4603      	mov	r3, r0
 8003da0:	71fb      	strb	r3, [r7, #7]
    unsigned char prev;
    int result = 0;
 8003da2:	2300      	movs	r3, #0
 8003da4:	60fb      	str	r3, [r7, #12]

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;
 8003da6:	79fb      	ldrb	r3, [r7, #7]
 8003da8:	f023 0301 	bic.w	r3, r3, #1
 8003dac:	71fb      	strb	r3, [r7, #7]

    if (st.chip_cfg.dmp_on)
 8003dae:	4b22      	ldr	r3, [pc, #136]	; (8003e38 <mpu_configure_fifo+0xa0>)
 8003db0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d001      	beq.n	8003dbc <mpu_configure_fifo+0x24>
        return 0;
 8003db8:	2300      	movs	r3, #0
 8003dba:	e038      	b.n	8003e2e <mpu_configure_fifo+0x96>
    else {
        if (!(st.chip_cfg.sensors))
 8003dbc:	4b1e      	ldr	r3, [pc, #120]	; (8003e38 <mpu_configure_fifo+0xa0>)
 8003dbe:	7a9b      	ldrb	r3, [r3, #10]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d102      	bne.n	8003dca <mpu_configure_fifo+0x32>
            return -1;
 8003dc4:	f04f 33ff 	mov.w	r3, #4294967295
 8003dc8:	e031      	b.n	8003e2e <mpu_configure_fifo+0x96>
        prev = st.chip_cfg.fifo_enable;
 8003dca:	4b1b      	ldr	r3, [pc, #108]	; (8003e38 <mpu_configure_fifo+0xa0>)
 8003dcc:	7c1b      	ldrb	r3, [r3, #16]
 8003dce:	72fb      	strb	r3, [r7, #11]
        st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;
 8003dd0:	4b19      	ldr	r3, [pc, #100]	; (8003e38 <mpu_configure_fifo+0xa0>)
 8003dd2:	7a9a      	ldrb	r2, [r3, #10]
 8003dd4:	79fb      	ldrb	r3, [r7, #7]
 8003dd6:	4013      	ands	r3, r2
 8003dd8:	b2da      	uxtb	r2, r3
 8003dda:	4b17      	ldr	r3, [pc, #92]	; (8003e38 <mpu_configure_fifo+0xa0>)
 8003ddc:	741a      	strb	r2, [r3, #16]
        if (st.chip_cfg.fifo_enable != sensors)
 8003dde:	4b16      	ldr	r3, [pc, #88]	; (8003e38 <mpu_configure_fifo+0xa0>)
 8003de0:	7c1b      	ldrb	r3, [r3, #16]
 8003de2:	79fa      	ldrb	r2, [r7, #7]
 8003de4:	429a      	cmp	r2, r3
 8003de6:	d003      	beq.n	8003df0 <mpu_configure_fifo+0x58>
            /* You're not getting what you asked for. Some sensors are
             * asleep.
             */
            result = -1;
 8003de8:	f04f 33ff 	mov.w	r3, #4294967295
 8003dec:	60fb      	str	r3, [r7, #12]
 8003dee:	e001      	b.n	8003df4 <mpu_configure_fifo+0x5c>
        else
            result = 0;
 8003df0:	2300      	movs	r3, #0
 8003df2:	60fb      	str	r3, [r7, #12]
        if (sensors || st.chip_cfg.lp_accel_mode)
 8003df4:	79fb      	ldrb	r3, [r7, #7]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d103      	bne.n	8003e02 <mpu_configure_fifo+0x6a>
 8003dfa:	4b0f      	ldr	r3, [pc, #60]	; (8003e38 <mpu_configure_fifo+0xa0>)
 8003dfc:	7d1b      	ldrb	r3, [r3, #20]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d003      	beq.n	8003e0a <mpu_configure_fifo+0x72>
            set_int_enable(1);
 8003e02:	2001      	movs	r0, #1
 8003e04:	f7ff fa34 	bl	8003270 <set_int_enable>
 8003e08:	e002      	b.n	8003e10 <mpu_configure_fifo+0x78>
        else
            set_int_enable(0);
 8003e0a:	2000      	movs	r0, #0
 8003e0c:	f7ff fa30 	bl	8003270 <set_int_enable>
        if (sensors) {
 8003e10:	79fb      	ldrb	r3, [r7, #7]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d00a      	beq.n	8003e2c <mpu_configure_fifo+0x94>
            if (mpu_reset_fifo()) {
 8003e16:	f7ff fc03 	bl	8003620 <mpu_reset_fifo>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d005      	beq.n	8003e2c <mpu_configure_fifo+0x94>
                st.chip_cfg.fifo_enable = prev;
 8003e20:	4a05      	ldr	r2, [pc, #20]	; (8003e38 <mpu_configure_fifo+0xa0>)
 8003e22:	7afb      	ldrb	r3, [r7, #11]
 8003e24:	7413      	strb	r3, [r2, #16]
                return -1;
 8003e26:	f04f 33ff 	mov.w	r3, #4294967295
 8003e2a:	e000      	b.n	8003e2e <mpu_configure_fifo+0x96>
            }
        }
    }

    return result;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
}
 8003e2e:	4618      	mov	r0, r3
 8003e30:	3710      	adds	r7, #16
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bd80      	pop	{r7, pc}
 8003e36:	bf00      	nop
 8003e38:	20000014 	.word	0x20000014

08003e3c <mpu_set_sensors>:
 *  \n INV_XYZ_COMPASS
 *  @param[in]  sensors    Mask of sensors to wake.
 *  @return     0 if successful.
 */
int mpu_set_sensors(unsigned char sensors)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b084      	sub	sp, #16
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	4603      	mov	r3, r0
 8003e44:	71fb      	strb	r3, [r7, #7]
    unsigned char data;
#ifdef AK89xx_SECONDARY
    unsigned char user_ctrl;
#endif

    if (sensors & INV_XYZ_GYRO)
 8003e46:	79fb      	ldrb	r3, [r7, #7]
 8003e48:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d002      	beq.n	8003e56 <mpu_set_sensors+0x1a>
        data = INV_CLK_PLL;
 8003e50:	2301      	movs	r3, #1
 8003e52:	73fb      	strb	r3, [r7, #15]
 8003e54:	e007      	b.n	8003e66 <mpu_set_sensors+0x2a>
    else if (sensors)
 8003e56:	79fb      	ldrb	r3, [r7, #7]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d002      	beq.n	8003e62 <mpu_set_sensors+0x26>
        data = 0;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	73fb      	strb	r3, [r7, #15]
 8003e60:	e001      	b.n	8003e66 <mpu_set_sensors+0x2a>
    else
        data = BIT_SLEEP;
 8003e62:	2340      	movs	r3, #64	; 0x40
 8003e64:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
 8003e66:	4b37      	ldr	r3, [pc, #220]	; (8003f44 <mpu_set_sensors+0x108>)
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	7818      	ldrb	r0, [r3, #0]
 8003e6c:	4b35      	ldr	r3, [pc, #212]	; (8003f44 <mpu_set_sensors+0x108>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	7c99      	ldrb	r1, [r3, #18]
 8003e72:	f107 030f 	add.w	r3, r7, #15
 8003e76:	2201      	movs	r2, #1
 8003e78:	f001 f97a 	bl	8005170 <mpuWriteLen>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d005      	beq.n	8003e8e <mpu_set_sensors+0x52>
        st.chip_cfg.sensors = 0;
 8003e82:	4b30      	ldr	r3, [pc, #192]	; (8003f44 <mpu_set_sensors+0x108>)
 8003e84:	2200      	movs	r2, #0
 8003e86:	729a      	strb	r2, [r3, #10]
        return -1;
 8003e88:	f04f 33ff 	mov.w	r3, #4294967295
 8003e8c:	e056      	b.n	8003f3c <mpu_set_sensors+0x100>
    }
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
 8003e8e:	7bfb      	ldrb	r3, [r7, #15]
 8003e90:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e94:	b2da      	uxtb	r2, r3
 8003e96:	4b2b      	ldr	r3, [pc, #172]	; (8003f44 <mpu_set_sensors+0x108>)
 8003e98:	731a      	strb	r2, [r3, #12]

    data = 0;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_X_GYRO))
 8003e9e:	79fb      	ldrb	r3, [r7, #7]
 8003ea0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d104      	bne.n	8003eb2 <mpu_set_sensors+0x76>
        data |= BIT_STBY_XG;
 8003ea8:	7bfb      	ldrb	r3, [r7, #15]
 8003eaa:	f043 0304 	orr.w	r3, r3, #4
 8003eae:	b2db      	uxtb	r3, r3
 8003eb0:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Y_GYRO))
 8003eb2:	79fb      	ldrb	r3, [r7, #7]
 8003eb4:	f003 0320 	and.w	r3, r3, #32
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d104      	bne.n	8003ec6 <mpu_set_sensors+0x8a>
        data |= BIT_STBY_YG;
 8003ebc:	7bfb      	ldrb	r3, [r7, #15]
 8003ebe:	f043 0302 	orr.w	r3, r3, #2
 8003ec2:	b2db      	uxtb	r3, r3
 8003ec4:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Z_GYRO))
 8003ec6:	79fb      	ldrb	r3, [r7, #7]
 8003ec8:	f003 0310 	and.w	r3, r3, #16
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d104      	bne.n	8003eda <mpu_set_sensors+0x9e>
        data |= BIT_STBY_ZG;
 8003ed0:	7bfb      	ldrb	r3, [r7, #15]
 8003ed2:	f043 0301 	orr.w	r3, r3, #1
 8003ed6:	b2db      	uxtb	r3, r3
 8003ed8:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_XYZ_ACCEL))
 8003eda:	79fb      	ldrb	r3, [r7, #7]
 8003edc:	f003 0308 	and.w	r3, r3, #8
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d104      	bne.n	8003eee <mpu_set_sensors+0xb2>
        data |= BIT_STBY_XYZA;
 8003ee4:	7bfb      	ldrb	r3, [r7, #15]
 8003ee6:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8003eea:	b2db      	uxtb	r3, r3
 8003eec:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {
 8003eee:	4b15      	ldr	r3, [pc, #84]	; (8003f44 <mpu_set_sensors+0x108>)
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	7818      	ldrb	r0, [r3, #0]
 8003ef4:	4b13      	ldr	r3, [pc, #76]	; (8003f44 <mpu_set_sensors+0x108>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	7cd9      	ldrb	r1, [r3, #19]
 8003efa:	f107 030f 	add.w	r3, r7, #15
 8003efe:	2201      	movs	r2, #1
 8003f00:	f001 f936 	bl	8005170 <mpuWriteLen>
 8003f04:	4603      	mov	r3, r0
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d005      	beq.n	8003f16 <mpu_set_sensors+0xda>
        st.chip_cfg.sensors = 0;
 8003f0a:	4b0e      	ldr	r3, [pc, #56]	; (8003f44 <mpu_set_sensors+0x108>)
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	729a      	strb	r2, [r3, #10]
        return -1;
 8003f10:	f04f 33ff 	mov.w	r3, #4294967295
 8003f14:	e012      	b.n	8003f3c <mpu_set_sensors+0x100>
    }

    if (sensors && (sensors != INV_XYZ_ACCEL))
 8003f16:	79fb      	ldrb	r3, [r7, #7]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d005      	beq.n	8003f28 <mpu_set_sensors+0xec>
 8003f1c:	79fb      	ldrb	r3, [r7, #7]
 8003f1e:	2b08      	cmp	r3, #8
 8003f20:	d002      	beq.n	8003f28 <mpu_set_sensors+0xec>
        /* Latched interrupts only used in LP accel mode. */
        mpu_set_int_latched(0);
 8003f22:	2000      	movs	r0, #0
 8003f24:	f000 f954 	bl	80041d0 <mpu_set_int_latched>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
#endif
#endif

    st.chip_cfg.sensors = sensors;
 8003f28:	4a06      	ldr	r2, [pc, #24]	; (8003f44 <mpu_set_sensors+0x108>)
 8003f2a:	79fb      	ldrb	r3, [r7, #7]
 8003f2c:	7293      	strb	r3, [r2, #10]
    st.chip_cfg.lp_accel_mode = 0;
 8003f2e:	4b05      	ldr	r3, [pc, #20]	; (8003f44 <mpu_set_sensors+0x108>)
 8003f30:	2200      	movs	r2, #0
 8003f32:	751a      	strb	r2, [r3, #20]
    delay_ms(50);
 8003f34:	2032      	movs	r0, #50	; 0x32
 8003f36:	f7fd fb37 	bl	80015a8 <SleepMillisecond>
    return 0;
 8003f3a:	2300      	movs	r3, #0
}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	3710      	adds	r7, #16
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd80      	pop	{r7, pc}
 8003f44:	20000014 	.word	0x20000014

08003f48 <mpu_read_fifo_stream>:
 *  @param[in]  data    FIFO packet.
 *  @param[in]  more    Number of remaining packets.
 */
int mpu_read_fifo_stream(unsigned short length, unsigned char *data,
    unsigned char *more)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b086      	sub	sp, #24
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	4603      	mov	r3, r0
 8003f50:	60b9      	str	r1, [r7, #8]
 8003f52:	607a      	str	r2, [r7, #4]
 8003f54:	81fb      	strh	r3, [r7, #14]
    unsigned char tmp[2];
    unsigned short fifo_count;
    if (!st.chip_cfg.dmp_on)
 8003f56:	4b3a      	ldr	r3, [pc, #232]	; (8004040 <mpu_read_fifo_stream+0xf8>)
 8003f58:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d102      	bne.n	8003f66 <mpu_read_fifo_stream+0x1e>
        return -1;
 8003f60:	f04f 33ff 	mov.w	r3, #4294967295
 8003f64:	e068      	b.n	8004038 <mpu_read_fifo_stream+0xf0>
    if (!st.chip_cfg.sensors)
 8003f66:	4b36      	ldr	r3, [pc, #216]	; (8004040 <mpu_read_fifo_stream+0xf8>)
 8003f68:	7a9b      	ldrb	r3, [r3, #10]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d102      	bne.n	8003f74 <mpu_read_fifo_stream+0x2c>
        return -1;
 8003f6e:	f04f 33ff 	mov.w	r3, #4294967295
 8003f72:	e061      	b.n	8004038 <mpu_read_fifo_stream+0xf0>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, tmp))
 8003f74:	4b32      	ldr	r3, [pc, #200]	; (8004040 <mpu_read_fifo_stream+0xf8>)
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	7818      	ldrb	r0, [r3, #0]
 8003f7a:	4b31      	ldr	r3, [pc, #196]	; (8004040 <mpu_read_fifo_stream+0xf8>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	7a99      	ldrb	r1, [r3, #10]
 8003f80:	f107 0314 	add.w	r3, r7, #20
 8003f84:	2202      	movs	r2, #2
 8003f86:	f001 f92d 	bl	80051e4 <mpuReadLen>
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d002      	beq.n	8003f96 <mpu_read_fifo_stream+0x4e>
        return -1;
 8003f90:	f04f 33ff 	mov.w	r3, #4294967295
 8003f94:	e050      	b.n	8004038 <mpu_read_fifo_stream+0xf0>
    fifo_count = (tmp[0] << 8) | tmp[1];
 8003f96:	7d3b      	ldrb	r3, [r7, #20]
 8003f98:	021b      	lsls	r3, r3, #8
 8003f9a:	b21a      	sxth	r2, r3
 8003f9c:	7d7b      	ldrb	r3, [r7, #21]
 8003f9e:	b21b      	sxth	r3, r3
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	b21b      	sxth	r3, r3
 8003fa4:	82fb      	strh	r3, [r7, #22]
    if (fifo_count < length) {
 8003fa6:	8afa      	ldrh	r2, [r7, #22]
 8003fa8:	89fb      	ldrh	r3, [r7, #14]
 8003faa:	429a      	cmp	r2, r3
 8003fac:	d205      	bcs.n	8003fba <mpu_read_fifo_stream+0x72>
        more[0] = 0;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	701a      	strb	r2, [r3, #0]
        return -1;
 8003fb4:	f04f 33ff 	mov.w	r3, #4294967295
 8003fb8:	e03e      	b.n	8004038 <mpu_read_fifo_stream+0xf0>
    }
    if (fifo_count > (st.hw->max_fifo >> 1)) {
 8003fba:	4b21      	ldr	r3, [pc, #132]	; (8004040 <mpu_read_fifo_stream+0xf8>)
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	885b      	ldrh	r3, [r3, #2]
 8003fc0:	085b      	lsrs	r3, r3, #1
 8003fc2:	b29b      	uxth	r3, r3
 8003fc4:	8afa      	ldrh	r2, [r7, #22]
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	d91a      	bls.n	8004000 <mpu_read_fifo_stream+0xb8>
        /* FIFO is 50% full, better check overflow bit. */
        if (i2c_read(st.hw->addr, st.reg->int_status, 1, tmp))
 8003fca:	4b1d      	ldr	r3, [pc, #116]	; (8004040 <mpu_read_fifo_stream+0xf8>)
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	7818      	ldrb	r0, [r3, #0]
 8003fd0:	4b1b      	ldr	r3, [pc, #108]	; (8004040 <mpu_read_fifo_stream+0xf8>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	7c59      	ldrb	r1, [r3, #17]
 8003fd6:	f107 0314 	add.w	r3, r7, #20
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f001 f902 	bl	80051e4 <mpuReadLen>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d002      	beq.n	8003fec <mpu_read_fifo_stream+0xa4>
            return -1;
 8003fe6:	f04f 33ff 	mov.w	r3, #4294967295
 8003fea:	e025      	b.n	8004038 <mpu_read_fifo_stream+0xf0>
        if (tmp[0] & BIT_FIFO_OVERFLOW) {
 8003fec:	7d3b      	ldrb	r3, [r7, #20]
 8003fee:	f003 0310 	and.w	r3, r3, #16
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d004      	beq.n	8004000 <mpu_read_fifo_stream+0xb8>
            mpu_reset_fifo();
 8003ff6:	f7ff fb13 	bl	8003620 <mpu_reset_fifo>
            return -2;
 8003ffa:	f06f 0301 	mvn.w	r3, #1
 8003ffe:	e01b      	b.n	8004038 <mpu_read_fifo_stream+0xf0>
        }
    }

    if (i2c_read(st.hw->addr, st.reg->fifo_r_w, length, data))
 8004000:	4b0f      	ldr	r3, [pc, #60]	; (8004040 <mpu_read_fifo_stream+0xf8>)
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	7818      	ldrb	r0, [r3, #0]
 8004006:	4b0e      	ldr	r3, [pc, #56]	; (8004040 <mpu_read_fifo_stream+0xf8>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	7ad9      	ldrb	r1, [r3, #11]
 800400c:	89fb      	ldrh	r3, [r7, #14]
 800400e:	b2da      	uxtb	r2, r3
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	f001 f8e7 	bl	80051e4 <mpuReadLen>
 8004016:	4603      	mov	r3, r0
 8004018:	2b00      	cmp	r3, #0
 800401a:	d002      	beq.n	8004022 <mpu_read_fifo_stream+0xda>
        return -1;
 800401c:	f04f 33ff 	mov.w	r3, #4294967295
 8004020:	e00a      	b.n	8004038 <mpu_read_fifo_stream+0xf0>
    more[0] = fifo_count / length - 1;
 8004022:	8afa      	ldrh	r2, [r7, #22]
 8004024:	89fb      	ldrh	r3, [r7, #14]
 8004026:	fbb2 f3f3 	udiv	r3, r2, r3
 800402a:	b29b      	uxth	r3, r3
 800402c:	b2db      	uxtb	r3, r3
 800402e:	3b01      	subs	r3, #1
 8004030:	b2da      	uxtb	r2, r3
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	701a      	strb	r2, [r3, #0]
    return 0;
 8004036:	2300      	movs	r3, #0
}
 8004038:	4618      	mov	r0, r3
 800403a:	3718      	adds	r7, #24
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}
 8004040:	20000014 	.word	0x20000014

08004044 <mpu_set_bypass>:
 *  @brief      Set device to bypass mode.
 *  @param[in]  bypass_on   1 to enable bypass mode.
 *  @return     0 if successful.
 */
int mpu_set_bypass(unsigned char bypass_on)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b084      	sub	sp, #16
 8004048:	af00      	add	r7, sp, #0
 800404a:	4603      	mov	r3, r0
 800404c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
 800404e:	4b5f      	ldr	r3, [pc, #380]	; (80041cc <mpu_set_bypass+0x188>)
 8004050:	7c9b      	ldrb	r3, [r3, #18]
 8004052:	79fa      	ldrb	r2, [r7, #7]
 8004054:	429a      	cmp	r2, r3
 8004056:	d101      	bne.n	800405c <mpu_set_bypass+0x18>
        return 0;
 8004058:	2300      	movs	r3, #0
 800405a:	e0b2      	b.n	80041c2 <mpu_set_bypass+0x17e>

    if (bypass_on) {
 800405c:	79fb      	ldrb	r3, [r7, #7]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d050      	beq.n	8004104 <mpu_set_bypass+0xc0>
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8004062:	4b5a      	ldr	r3, [pc, #360]	; (80041cc <mpu_set_bypass+0x188>)
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	7818      	ldrb	r0, [r3, #0]
 8004068:	4b58      	ldr	r3, [pc, #352]	; (80041cc <mpu_set_bypass+0x188>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	7919      	ldrb	r1, [r3, #4]
 800406e:	f107 030f 	add.w	r3, r7, #15
 8004072:	2201      	movs	r2, #1
 8004074:	f001 f8b6 	bl	80051e4 <mpuReadLen>
 8004078:	4603      	mov	r3, r0
 800407a:	2b00      	cmp	r3, #0
 800407c:	d002      	beq.n	8004084 <mpu_set_bypass+0x40>
            return -1;
 800407e:	f04f 33ff 	mov.w	r3, #4294967295
 8004082:	e09e      	b.n	80041c2 <mpu_set_bypass+0x17e>
        tmp &= ~BIT_AUX_IF_EN;
 8004084:	7bfb      	ldrb	r3, [r7, #15]
 8004086:	f023 0320 	bic.w	r3, r3, #32
 800408a:	b2db      	uxtb	r3, r3
 800408c:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 800408e:	4b4f      	ldr	r3, [pc, #316]	; (80041cc <mpu_set_bypass+0x188>)
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	7818      	ldrb	r0, [r3, #0]
 8004094:	4b4d      	ldr	r3, [pc, #308]	; (80041cc <mpu_set_bypass+0x188>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	7919      	ldrb	r1, [r3, #4]
 800409a:	f107 030f 	add.w	r3, r7, #15
 800409e:	2201      	movs	r2, #1
 80040a0:	f001 f866 	bl	8005170 <mpuWriteLen>
 80040a4:	4603      	mov	r3, r0
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d002      	beq.n	80040b0 <mpu_set_bypass+0x6c>
            return -1;
 80040aa:	f04f 33ff 	mov.w	r3, #4294967295
 80040ae:	e088      	b.n	80041c2 <mpu_set_bypass+0x17e>
        delay_ms(3);
 80040b0:	2003      	movs	r0, #3
 80040b2:	f7fd fa79 	bl	80015a8 <SleepMillisecond>
        tmp = BIT_BYPASS_EN;
 80040b6:	2302      	movs	r3, #2
 80040b8:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.active_low_int)
 80040ba:	4b44      	ldr	r3, [pc, #272]	; (80041cc <mpu_set_bypass+0x188>)
 80040bc:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d004      	beq.n	80040ce <mpu_set_bypass+0x8a>
            tmp |= BIT_ACTL;
 80040c4:	7bfb      	ldrb	r3, [r7, #15]
 80040c6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80040ca:	b2db      	uxtb	r3, r3
 80040cc:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 80040ce:	4b3f      	ldr	r3, [pc, #252]	; (80041cc <mpu_set_bypass+0x188>)
 80040d0:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d004      	beq.n	80040e2 <mpu_set_bypass+0x9e>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 80040d8:	7bfb      	ldrb	r3, [r7, #15]
 80040da:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80040de:	b2db      	uxtb	r3, r3
 80040e0:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 80040e2:	4b3a      	ldr	r3, [pc, #232]	; (80041cc <mpu_set_bypass+0x188>)
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	7818      	ldrb	r0, [r3, #0]
 80040e8:	4b38      	ldr	r3, [pc, #224]	; (80041cc <mpu_set_bypass+0x188>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	7d19      	ldrb	r1, [r3, #20]
 80040ee:	f107 030f 	add.w	r3, r7, #15
 80040f2:	2201      	movs	r2, #1
 80040f4:	f001 f83c 	bl	8005170 <mpuWriteLen>
 80040f8:	4603      	mov	r3, r0
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d05d      	beq.n	80041ba <mpu_set_bypass+0x176>
            return -1;
 80040fe:	f04f 33ff 	mov.w	r3, #4294967295
 8004102:	e05e      	b.n	80041c2 <mpu_set_bypass+0x17e>
    } else {
        /* Enable I2C master mode if compass is being used. */
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8004104:	4b31      	ldr	r3, [pc, #196]	; (80041cc <mpu_set_bypass+0x188>)
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	7818      	ldrb	r0, [r3, #0]
 800410a:	4b30      	ldr	r3, [pc, #192]	; (80041cc <mpu_set_bypass+0x188>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	7919      	ldrb	r1, [r3, #4]
 8004110:	f107 030f 	add.w	r3, r7, #15
 8004114:	2201      	movs	r2, #1
 8004116:	f001 f865 	bl	80051e4 <mpuReadLen>
 800411a:	4603      	mov	r3, r0
 800411c:	2b00      	cmp	r3, #0
 800411e:	d002      	beq.n	8004126 <mpu_set_bypass+0xe2>
            return -1;
 8004120:	f04f 33ff 	mov.w	r3, #4294967295
 8004124:	e04d      	b.n	80041c2 <mpu_set_bypass+0x17e>
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 8004126:	4b29      	ldr	r3, [pc, #164]	; (80041cc <mpu_set_bypass+0x188>)
 8004128:	7a9b      	ldrb	r3, [r3, #10]
 800412a:	f003 0301 	and.w	r3, r3, #1
 800412e:	2b00      	cmp	r3, #0
 8004130:	d005      	beq.n	800413e <mpu_set_bypass+0xfa>
            tmp |= BIT_AUX_IF_EN;
 8004132:	7bfb      	ldrb	r3, [r7, #15]
 8004134:	f043 0320 	orr.w	r3, r3, #32
 8004138:	b2db      	uxtb	r3, r3
 800413a:	73fb      	strb	r3, [r7, #15]
 800413c:	e004      	b.n	8004148 <mpu_set_bypass+0x104>
        else
            tmp &= ~BIT_AUX_IF_EN;
 800413e:	7bfb      	ldrb	r3, [r7, #15]
 8004140:	f023 0320 	bic.w	r3, r3, #32
 8004144:	b2db      	uxtb	r3, r3
 8004146:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8004148:	4b20      	ldr	r3, [pc, #128]	; (80041cc <mpu_set_bypass+0x188>)
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	7818      	ldrb	r0, [r3, #0]
 800414e:	4b1f      	ldr	r3, [pc, #124]	; (80041cc <mpu_set_bypass+0x188>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	7919      	ldrb	r1, [r3, #4]
 8004154:	f107 030f 	add.w	r3, r7, #15
 8004158:	2201      	movs	r2, #1
 800415a:	f001 f809 	bl	8005170 <mpuWriteLen>
 800415e:	4603      	mov	r3, r0
 8004160:	2b00      	cmp	r3, #0
 8004162:	d002      	beq.n	800416a <mpu_set_bypass+0x126>
            return -1;
 8004164:	f04f 33ff 	mov.w	r3, #4294967295
 8004168:	e02b      	b.n	80041c2 <mpu_set_bypass+0x17e>
        delay_ms(3);
 800416a:	2003      	movs	r0, #3
 800416c:	f7fd fa1c 	bl	80015a8 <SleepMillisecond>
        if (st.chip_cfg.active_low_int)
 8004170:	4b16      	ldr	r3, [pc, #88]	; (80041cc <mpu_set_bypass+0x188>)
 8004172:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8004176:	2b00      	cmp	r3, #0
 8004178:	d002      	beq.n	8004180 <mpu_set_bypass+0x13c>
            tmp = BIT_ACTL;
 800417a:	2380      	movs	r3, #128	; 0x80
 800417c:	73fb      	strb	r3, [r7, #15]
 800417e:	e001      	b.n	8004184 <mpu_set_bypass+0x140>
        else
            tmp = 0;
 8004180:	2300      	movs	r3, #0
 8004182:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 8004184:	4b11      	ldr	r3, [pc, #68]	; (80041cc <mpu_set_bypass+0x188>)
 8004186:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800418a:	2b00      	cmp	r3, #0
 800418c:	d004      	beq.n	8004198 <mpu_set_bypass+0x154>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 800418e:	7bfb      	ldrb	r3, [r7, #15]
 8004190:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8004194:	b2db      	uxtb	r3, r3
 8004196:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8004198:	4b0c      	ldr	r3, [pc, #48]	; (80041cc <mpu_set_bypass+0x188>)
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	7818      	ldrb	r0, [r3, #0]
 800419e:	4b0b      	ldr	r3, [pc, #44]	; (80041cc <mpu_set_bypass+0x188>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	7d19      	ldrb	r1, [r3, #20]
 80041a4:	f107 030f 	add.w	r3, r7, #15
 80041a8:	2201      	movs	r2, #1
 80041aa:	f000 ffe1 	bl	8005170 <mpuWriteLen>
 80041ae:	4603      	mov	r3, r0
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d002      	beq.n	80041ba <mpu_set_bypass+0x176>
            return -1;
 80041b4:	f04f 33ff 	mov.w	r3, #4294967295
 80041b8:	e003      	b.n	80041c2 <mpu_set_bypass+0x17e>
    }
    st.chip_cfg.bypass_mode = bypass_on;
 80041ba:	4a04      	ldr	r2, [pc, #16]	; (80041cc <mpu_set_bypass+0x188>)
 80041bc:	79fb      	ldrb	r3, [r7, #7]
 80041be:	7493      	strb	r3, [r2, #18]
    return 0;
 80041c0:	2300      	movs	r3, #0
}
 80041c2:	4618      	mov	r0, r3
 80041c4:	3710      	adds	r7, #16
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}
 80041ca:	bf00      	nop
 80041cc:	20000014 	.word	0x20000014

080041d0 <mpu_set_int_latched>:
 *  Any MPU register will clear the interrupt.
 *  @param[in]  enable  1 to enable, 0 to disable.
 *  @return     0 if successful.
 */
int mpu_set_int_latched(unsigned char enable)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b084      	sub	sp, #16
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	4603      	mov	r3, r0
 80041d8:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
 80041da:	4b1e      	ldr	r3, [pc, #120]	; (8004254 <mpu_set_int_latched+0x84>)
 80041dc:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80041e0:	79fa      	ldrb	r2, [r7, #7]
 80041e2:	429a      	cmp	r2, r3
 80041e4:	d101      	bne.n	80041ea <mpu_set_int_latched+0x1a>
        return 0;
 80041e6:	2300      	movs	r3, #0
 80041e8:	e030      	b.n	800424c <mpu_set_int_latched+0x7c>

    if (enable)
 80041ea:	79fb      	ldrb	r3, [r7, #7]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d002      	beq.n	80041f6 <mpu_set_int_latched+0x26>
        tmp = BIT_LATCH_EN | BIT_ANY_RD_CLR;
 80041f0:	2330      	movs	r3, #48	; 0x30
 80041f2:	73fb      	strb	r3, [r7, #15]
 80041f4:	e001      	b.n	80041fa <mpu_set_int_latched+0x2a>
    else
        tmp = 0;
 80041f6:	2300      	movs	r3, #0
 80041f8:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.bypass_mode)
 80041fa:	4b16      	ldr	r3, [pc, #88]	; (8004254 <mpu_set_int_latched+0x84>)
 80041fc:	7c9b      	ldrb	r3, [r3, #18]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d004      	beq.n	800420c <mpu_set_int_latched+0x3c>
        tmp |= BIT_BYPASS_EN;
 8004202:	7bfb      	ldrb	r3, [r7, #15]
 8004204:	f043 0302 	orr.w	r3, r3, #2
 8004208:	b2db      	uxtb	r3, r3
 800420a:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.active_low_int)
 800420c:	4b11      	ldr	r3, [pc, #68]	; (8004254 <mpu_set_int_latched+0x84>)
 800420e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8004212:	2b00      	cmp	r3, #0
 8004214:	d004      	beq.n	8004220 <mpu_set_int_latched+0x50>
        tmp |= BIT_ACTL;
 8004216:	7bfb      	ldrb	r3, [r7, #15]
 8004218:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800421c:	b2db      	uxtb	r3, r3
 800421e:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8004220:	4b0c      	ldr	r3, [pc, #48]	; (8004254 <mpu_set_int_latched+0x84>)
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	7818      	ldrb	r0, [r3, #0]
 8004226:	4b0b      	ldr	r3, [pc, #44]	; (8004254 <mpu_set_int_latched+0x84>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	7d19      	ldrb	r1, [r3, #20]
 800422c:	f107 030f 	add.w	r3, r7, #15
 8004230:	2201      	movs	r2, #1
 8004232:	f000 ff9d 	bl	8005170 <mpuWriteLen>
 8004236:	4603      	mov	r3, r0
 8004238:	2b00      	cmp	r3, #0
 800423a:	d002      	beq.n	8004242 <mpu_set_int_latched+0x72>
        return -1;
 800423c:	f04f 33ff 	mov.w	r3, #4294967295
 8004240:	e004      	b.n	800424c <mpu_set_int_latched+0x7c>
    st.chip_cfg.latched_int = enable;
 8004242:	4a04      	ldr	r2, [pc, #16]	; (8004254 <mpu_set_int_latched+0x84>)
 8004244:	79fb      	ldrb	r3, [r7, #7]
 8004246:	f882 3023 	strb.w	r3, [r2, #35]	; 0x23
    return 0;
 800424a:	2300      	movs	r3, #0
}
 800424c:	4618      	mov	r0, r3
 800424e:	3710      	adds	r7, #16
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}
 8004254:	20000014 	.word	0x20000014

08004258 <get_accel_prod_shift>:

#ifdef MPU6050
static int get_accel_prod_shift(float *st_shift)
{
 8004258:	b590      	push	{r4, r7, lr}
 800425a:	b087      	sub	sp, #28
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
    unsigned char tmp[4], shift_code[3], ii;

    if (i2c_read(st.hw->addr, 0x0D, 4, tmp))
 8004260:	4b41      	ldr	r3, [pc, #260]	; (8004368 <get_accel_prod_shift+0x110>)
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	7818      	ldrb	r0, [r3, #0]
 8004266:	f107 0310 	add.w	r3, r7, #16
 800426a:	2204      	movs	r2, #4
 800426c:	210d      	movs	r1, #13
 800426e:	f000 ffb9 	bl	80051e4 <mpuReadLen>
 8004272:	4603      	mov	r3, r0
 8004274:	2b00      	cmp	r3, #0
 8004276:	d001      	beq.n	800427c <get_accel_prod_shift+0x24>
        return 0x07;
 8004278:	2307      	movs	r3, #7
 800427a:	e071      	b.n	8004360 <get_accel_prod_shift+0x108>

    shift_code[0] = ((tmp[0] & 0xE0) >> 3) | ((tmp[3] & 0x30) >> 4);
 800427c:	7c3b      	ldrb	r3, [r7, #16]
 800427e:	10db      	asrs	r3, r3, #3
 8004280:	b25b      	sxtb	r3, r3
 8004282:	f003 031c 	and.w	r3, r3, #28
 8004286:	b25a      	sxtb	r2, r3
 8004288:	7cfb      	ldrb	r3, [r7, #19]
 800428a:	111b      	asrs	r3, r3, #4
 800428c:	b25b      	sxtb	r3, r3
 800428e:	f003 0303 	and.w	r3, r3, #3
 8004292:	b25b      	sxtb	r3, r3
 8004294:	4313      	orrs	r3, r2
 8004296:	b25b      	sxtb	r3, r3
 8004298:	b2db      	uxtb	r3, r3
 800429a:	733b      	strb	r3, [r7, #12]
    shift_code[1] = ((tmp[1] & 0xE0) >> 3) | ((tmp[3] & 0x0C) >> 2);
 800429c:	7c7b      	ldrb	r3, [r7, #17]
 800429e:	10db      	asrs	r3, r3, #3
 80042a0:	b25b      	sxtb	r3, r3
 80042a2:	f003 031c 	and.w	r3, r3, #28
 80042a6:	b25a      	sxtb	r2, r3
 80042a8:	7cfb      	ldrb	r3, [r7, #19]
 80042aa:	109b      	asrs	r3, r3, #2
 80042ac:	b25b      	sxtb	r3, r3
 80042ae:	f003 0303 	and.w	r3, r3, #3
 80042b2:	b25b      	sxtb	r3, r3
 80042b4:	4313      	orrs	r3, r2
 80042b6:	b25b      	sxtb	r3, r3
 80042b8:	b2db      	uxtb	r3, r3
 80042ba:	737b      	strb	r3, [r7, #13]
    shift_code[2] = ((tmp[2] & 0xE0) >> 3) | (tmp[3] & 0x03);
 80042bc:	7cbb      	ldrb	r3, [r7, #18]
 80042be:	10db      	asrs	r3, r3, #3
 80042c0:	b25b      	sxtb	r3, r3
 80042c2:	f003 031c 	and.w	r3, r3, #28
 80042c6:	b25a      	sxtb	r2, r3
 80042c8:	7cfb      	ldrb	r3, [r7, #19]
 80042ca:	b25b      	sxtb	r3, r3
 80042cc:	f003 0303 	and.w	r3, r3, #3
 80042d0:	b25b      	sxtb	r3, r3
 80042d2:	4313      	orrs	r3, r2
 80042d4:	b25b      	sxtb	r3, r3
 80042d6:	b2db      	uxtb	r3, r3
 80042d8:	73bb      	strb	r3, [r7, #14]
    for (ii = 0; ii < 3; ii++) {
 80042da:	2300      	movs	r3, #0
 80042dc:	75fb      	strb	r3, [r7, #23]
 80042de:	e03b      	b.n	8004358 <get_accel_prod_shift+0x100>
        if (!shift_code[ii]) {
 80042e0:	7dfb      	ldrb	r3, [r7, #23]
 80042e2:	f107 0218 	add.w	r2, r7, #24
 80042e6:	4413      	add	r3, r2
 80042e8:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d107      	bne.n	8004300 <get_accel_prod_shift+0xa8>
            st_shift[ii] = 0.f;
 80042f0:	7dfb      	ldrb	r3, [r7, #23]
 80042f2:	009b      	lsls	r3, r3, #2
 80042f4:	687a      	ldr	r2, [r7, #4]
 80042f6:	4413      	add	r3, r2
 80042f8:	f04f 0200 	mov.w	r2, #0
 80042fc:	601a      	str	r2, [r3, #0]
            continue;
 80042fe:	e028      	b.n	8004352 <get_accel_prod_shift+0xfa>
        }
        /* Equivalent to..
         * st_shift[ii] = 0.34f * powf(0.92f/0.34f, (shift_code[ii]-1) / 30.f)
         */
        st_shift[ii] = 0.34f;
 8004300:	7dfb      	ldrb	r3, [r7, #23]
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	687a      	ldr	r2, [r7, #4]
 8004306:	4413      	add	r3, r2
 8004308:	4a18      	ldr	r2, [pc, #96]	; (800436c <get_accel_prod_shift+0x114>)
 800430a:	601a      	str	r2, [r3, #0]
        while (--shift_code[ii])
 800430c:	e00d      	b.n	800432a <get_accel_prod_shift+0xd2>
            st_shift[ii] *= 1.034f;
 800430e:	7dfb      	ldrb	r3, [r7, #23]
 8004310:	009b      	lsls	r3, r3, #2
 8004312:	687a      	ldr	r2, [r7, #4]
 8004314:	4413      	add	r3, r2
 8004316:	6818      	ldr	r0, [r3, #0]
 8004318:	7dfb      	ldrb	r3, [r7, #23]
 800431a:	009b      	lsls	r3, r3, #2
 800431c:	687a      	ldr	r2, [r7, #4]
 800431e:	18d4      	adds	r4, r2, r3
 8004320:	4913      	ldr	r1, [pc, #76]	; (8004370 <get_accel_prod_shift+0x118>)
 8004322:	f7fc fcdf 	bl	8000ce4 <__aeabi_fmul>
 8004326:	4603      	mov	r3, r0
 8004328:	6023      	str	r3, [r4, #0]
        while (--shift_code[ii])
 800432a:	7dfb      	ldrb	r3, [r7, #23]
 800432c:	f107 0218 	add.w	r2, r7, #24
 8004330:	441a      	add	r2, r3
 8004332:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8004336:	3a01      	subs	r2, #1
 8004338:	b2d1      	uxtb	r1, r2
 800433a:	f107 0218 	add.w	r2, r7, #24
 800433e:	441a      	add	r2, r3
 8004340:	f802 1c0c 	strb.w	r1, [r2, #-12]
 8004344:	f107 0218 	add.w	r2, r7, #24
 8004348:	4413      	add	r3, r2
 800434a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d1dd      	bne.n	800430e <get_accel_prod_shift+0xb6>
    for (ii = 0; ii < 3; ii++) {
 8004352:	7dfb      	ldrb	r3, [r7, #23]
 8004354:	3301      	adds	r3, #1
 8004356:	75fb      	strb	r3, [r7, #23]
 8004358:	7dfb      	ldrb	r3, [r7, #23]
 800435a:	2b02      	cmp	r3, #2
 800435c:	d9c0      	bls.n	80042e0 <get_accel_prod_shift+0x88>
    }
    return 0;
 800435e:	2300      	movs	r3, #0
}
 8004360:	4618      	mov	r0, r3
 8004362:	371c      	adds	r7, #28
 8004364:	46bd      	mov	sp, r7
 8004366:	bd90      	pop	{r4, r7, pc}
 8004368:	20000014 	.word	0x20000014
 800436c:	3eae147b 	.word	0x3eae147b
 8004370:	3f845a1d 	.word	0x3f845a1d

08004374 <accel_self_test>:

static int accel_self_test(long *bias_regular, long *bias_st)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b08a      	sub	sp, #40	; 0x28
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
 800437c:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 800437e:	2300      	movs	r3, #0
 8004380:	623b      	str	r3, [r7, #32]
    float st_shift[3], st_shift_cust, st_shift_var;

    get_accel_prod_shift(st_shift);
 8004382:	f107 030c 	add.w	r3, r7, #12
 8004386:	4618      	mov	r0, r3
 8004388:	f7ff ff66 	bl	8004258 <get_accel_prod_shift>
    for(jj = 0; jj < 3; jj++) {
 800438c:	2300      	movs	r3, #0
 800438e:	627b      	str	r3, [r7, #36]	; 0x24
 8004390:	e067      	b.n	8004462 <accel_self_test+0xee>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 8004392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004394:	009b      	lsls	r3, r3, #2
 8004396:	687a      	ldr	r2, [r7, #4]
 8004398:	4413      	add	r3, r2
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800439e:	009b      	lsls	r3, r3, #2
 80043a0:	6839      	ldr	r1, [r7, #0]
 80043a2:	440b      	add	r3, r1
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	1ad3      	subs	r3, r2, r3
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	bfb8      	it	lt
 80043ac:	425b      	neglt	r3, r3
 80043ae:	4618      	mov	r0, r3
 80043b0:	f7fc fc44 	bl	8000c3c <__aeabi_i2f>
 80043b4:	4603      	mov	r3, r0
 80043b6:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 80043ba:	4618      	mov	r0, r3
 80043bc:	f7fc fd46 	bl	8000e4c <__aeabi_fdiv>
 80043c0:	4603      	mov	r3, r0
 80043c2:	61fb      	str	r3, [r7, #28]
        if (st_shift[jj]) {
 80043c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043c6:	009b      	lsls	r3, r3, #2
 80043c8:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80043cc:	4413      	add	r3, r2
 80043ce:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80043d2:	f04f 0100 	mov.w	r1, #0
 80043d6:	4618      	mov	r0, r3
 80043d8:	f7fc fe18 	bl	800100c <__aeabi_fcmpeq>
 80043dc:	4603      	mov	r3, r0
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d125      	bne.n	800442e <accel_self_test+0xba>
            st_shift_var = st_shift_cust / st_shift[jj] - 1.f;
 80043e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043e4:	009b      	lsls	r3, r3, #2
 80043e6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80043ea:	4413      	add	r3, r2
 80043ec:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80043f0:	4619      	mov	r1, r3
 80043f2:	69f8      	ldr	r0, [r7, #28]
 80043f4:	f7fc fd2a 	bl	8000e4c <__aeabi_fdiv>
 80043f8:	4603      	mov	r3, r0
 80043fa:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80043fe:	4618      	mov	r0, r3
 8004400:	f7fc fb66 	bl	8000ad0 <__aeabi_fsub>
 8004404:	4603      	mov	r3, r0
 8004406:	61bb      	str	r3, [r7, #24]
            if (fabs(st_shift_var) > test.max_accel_var)
 8004408:	69bb      	ldr	r3, [r7, #24]
 800440a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800440e:	4a19      	ldr	r2, [pc, #100]	; (8004474 <accel_self_test+0x100>)
 8004410:	4611      	mov	r1, r2
 8004412:	4618      	mov	r0, r3
 8004414:	f7fc fe22 	bl	800105c <__aeabi_fcmpgt>
 8004418:	4603      	mov	r3, r0
 800441a:	2b00      	cmp	r3, #0
 800441c:	d01e      	beq.n	800445c <accel_self_test+0xe8>
                result |= 1 << jj;
 800441e:	2201      	movs	r2, #1
 8004420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004422:	fa02 f303 	lsl.w	r3, r2, r3
 8004426:	6a3a      	ldr	r2, [r7, #32]
 8004428:	4313      	orrs	r3, r2
 800442a:	623b      	str	r3, [r7, #32]
 800442c:	e016      	b.n	800445c <accel_self_test+0xe8>
        } else if ((st_shift_cust < test.min_g) ||
 800442e:	4b12      	ldr	r3, [pc, #72]	; (8004478 <accel_self_test+0x104>)
 8004430:	4619      	mov	r1, r3
 8004432:	69f8      	ldr	r0, [r7, #28]
 8004434:	f7fc fdf4 	bl	8001020 <__aeabi_fcmplt>
 8004438:	4603      	mov	r3, r0
 800443a:	2b00      	cmp	r3, #0
 800443c:	d107      	bne.n	800444e <accel_self_test+0xda>
            (st_shift_cust > test.max_g))
 800443e:	4b0f      	ldr	r3, [pc, #60]	; (800447c <accel_self_test+0x108>)
        } else if ((st_shift_cust < test.min_g) ||
 8004440:	4619      	mov	r1, r3
 8004442:	69f8      	ldr	r0, [r7, #28]
 8004444:	f7fc fe0a 	bl	800105c <__aeabi_fcmpgt>
 8004448:	4603      	mov	r3, r0
 800444a:	2b00      	cmp	r3, #0
 800444c:	d006      	beq.n	800445c <accel_self_test+0xe8>
            result |= 1 << jj;
 800444e:	2201      	movs	r2, #1
 8004450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004452:	fa02 f303 	lsl.w	r3, r2, r3
 8004456:	6a3a      	ldr	r2, [r7, #32]
 8004458:	4313      	orrs	r3, r2
 800445a:	623b      	str	r3, [r7, #32]
    for(jj = 0; jj < 3; jj++) {
 800445c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800445e:	3301      	adds	r3, #1
 8004460:	627b      	str	r3, [r7, #36]	; 0x24
 8004462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004464:	2b02      	cmp	r3, #2
 8004466:	dd94      	ble.n	8004392 <accel_self_test+0x1e>
    }

    return result;
 8004468:	6a3b      	ldr	r3, [r7, #32]
}
 800446a:	4618      	mov	r0, r3
 800446c:	3728      	adds	r7, #40	; 0x28
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}
 8004472:	bf00      	nop
 8004474:	3e0f5c29 	.word	0x3e0f5c29
 8004478:	3e99999a 	.word	0x3e99999a
 800447c:	3f733333 	.word	0x3f733333

08004480 <gyro_self_test>:

static int gyro_self_test(long *bias_regular, long *bias_st)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b088      	sub	sp, #32
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
 8004488:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 800448a:	2300      	movs	r3, #0
 800448c:	61bb      	str	r3, [r7, #24]
    unsigned char tmp[3];
    float st_shift, st_shift_cust, st_shift_var;

    if (i2c_read(st.hw->addr, 0x0D, 3, tmp))
 800448e:	4b54      	ldr	r3, [pc, #336]	; (80045e0 <gyro_self_test+0x160>)
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	7818      	ldrb	r0, [r3, #0]
 8004494:	f107 0308 	add.w	r3, r7, #8
 8004498:	2203      	movs	r2, #3
 800449a:	210d      	movs	r1, #13
 800449c:	f000 fea2 	bl	80051e4 <mpuReadLen>
 80044a0:	4603      	mov	r3, r0
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d001      	beq.n	80044aa <gyro_self_test+0x2a>
        return 0x07;
 80044a6:	2307      	movs	r3, #7
 80044a8:	e095      	b.n	80045d6 <gyro_self_test+0x156>

    tmp[0] &= 0x1F;
 80044aa:	7a3b      	ldrb	r3, [r7, #8]
 80044ac:	f003 031f 	and.w	r3, r3, #31
 80044b0:	b2db      	uxtb	r3, r3
 80044b2:	723b      	strb	r3, [r7, #8]
    tmp[1] &= 0x1F;
 80044b4:	7a7b      	ldrb	r3, [r7, #9]
 80044b6:	f003 031f 	and.w	r3, r3, #31
 80044ba:	b2db      	uxtb	r3, r3
 80044bc:	727b      	strb	r3, [r7, #9]
    tmp[2] &= 0x1F;
 80044be:	7abb      	ldrb	r3, [r7, #10]
 80044c0:	f003 031f 	and.w	r3, r3, #31
 80044c4:	b2db      	uxtb	r3, r3
 80044c6:	72bb      	strb	r3, [r7, #10]

    for (jj = 0; jj < 3; jj++) {
 80044c8:	2300      	movs	r3, #0
 80044ca:	61fb      	str	r3, [r7, #28]
 80044cc:	e07e      	b.n	80045cc <gyro_self_test+0x14c>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 80044ce:	69fb      	ldr	r3, [r7, #28]
 80044d0:	009b      	lsls	r3, r3, #2
 80044d2:	687a      	ldr	r2, [r7, #4]
 80044d4:	4413      	add	r3, r2
 80044d6:	681a      	ldr	r2, [r3, #0]
 80044d8:	69fb      	ldr	r3, [r7, #28]
 80044da:	009b      	lsls	r3, r3, #2
 80044dc:	6839      	ldr	r1, [r7, #0]
 80044de:	440b      	add	r3, r1
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	1ad3      	subs	r3, r2, r3
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	bfb8      	it	lt
 80044e8:	425b      	neglt	r3, r3
 80044ea:	4618      	mov	r0, r3
 80044ec:	f7fc fba6 	bl	8000c3c <__aeabi_i2f>
 80044f0:	4603      	mov	r3, r0
 80044f2:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 80044f6:	4618      	mov	r0, r3
 80044f8:	f7fc fca8 	bl	8000e4c <__aeabi_fdiv>
 80044fc:	4603      	mov	r3, r0
 80044fe:	613b      	str	r3, [r7, #16]
        if (tmp[jj]) {
 8004500:	f107 0208 	add.w	r2, r7, #8
 8004504:	69fb      	ldr	r3, [r7, #28]
 8004506:	4413      	add	r3, r2
 8004508:	781b      	ldrb	r3, [r3, #0]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d044      	beq.n	8004598 <gyro_self_test+0x118>
            st_shift = 3275.f / test.gyro_sens;
 800450e:	2383      	movs	r3, #131	; 0x83
 8004510:	4618      	mov	r0, r3
 8004512:	f7fc fb8f 	bl	8000c34 <__aeabi_ui2f>
 8004516:	4603      	mov	r3, r0
 8004518:	4619      	mov	r1, r3
 800451a:	4832      	ldr	r0, [pc, #200]	; (80045e4 <gyro_self_test+0x164>)
 800451c:	f7fc fc96 	bl	8000e4c <__aeabi_fdiv>
 8004520:	4603      	mov	r3, r0
 8004522:	617b      	str	r3, [r7, #20]
            while (--tmp[jj])
 8004524:	e005      	b.n	8004532 <gyro_self_test+0xb2>
                st_shift *= 1.046f;
 8004526:	4930      	ldr	r1, [pc, #192]	; (80045e8 <gyro_self_test+0x168>)
 8004528:	6978      	ldr	r0, [r7, #20]
 800452a:	f7fc fbdb 	bl	8000ce4 <__aeabi_fmul>
 800452e:	4603      	mov	r3, r0
 8004530:	617b      	str	r3, [r7, #20]
            while (--tmp[jj])
 8004532:	f107 0208 	add.w	r2, r7, #8
 8004536:	69fb      	ldr	r3, [r7, #28]
 8004538:	4413      	add	r3, r2
 800453a:	781b      	ldrb	r3, [r3, #0]
 800453c:	3b01      	subs	r3, #1
 800453e:	b2d9      	uxtb	r1, r3
 8004540:	f107 0208 	add.w	r2, r7, #8
 8004544:	69fb      	ldr	r3, [r7, #28]
 8004546:	4413      	add	r3, r2
 8004548:	460a      	mov	r2, r1
 800454a:	701a      	strb	r2, [r3, #0]
 800454c:	f107 0208 	add.w	r2, r7, #8
 8004550:	69fb      	ldr	r3, [r7, #28]
 8004552:	4413      	add	r3, r2
 8004554:	781b      	ldrb	r3, [r3, #0]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d1e5      	bne.n	8004526 <gyro_self_test+0xa6>
            st_shift_var = st_shift_cust / st_shift - 1.f;
 800455a:	6979      	ldr	r1, [r7, #20]
 800455c:	6938      	ldr	r0, [r7, #16]
 800455e:	f7fc fc75 	bl	8000e4c <__aeabi_fdiv>
 8004562:	4603      	mov	r3, r0
 8004564:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8004568:	4618      	mov	r0, r3
 800456a:	f7fc fab1 	bl	8000ad0 <__aeabi_fsub>
 800456e:	4603      	mov	r3, r0
 8004570:	60fb      	str	r3, [r7, #12]
            if (fabs(st_shift_var) > test.max_gyro_var)
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004578:	4a1c      	ldr	r2, [pc, #112]	; (80045ec <gyro_self_test+0x16c>)
 800457a:	4611      	mov	r1, r2
 800457c:	4618      	mov	r0, r3
 800457e:	f7fc fd6d 	bl	800105c <__aeabi_fcmpgt>
 8004582:	4603      	mov	r3, r0
 8004584:	2b00      	cmp	r3, #0
 8004586:	d01e      	beq.n	80045c6 <gyro_self_test+0x146>
                result |= 1 << jj;
 8004588:	2201      	movs	r2, #1
 800458a:	69fb      	ldr	r3, [r7, #28]
 800458c:	fa02 f303 	lsl.w	r3, r2, r3
 8004590:	69ba      	ldr	r2, [r7, #24]
 8004592:	4313      	orrs	r3, r2
 8004594:	61bb      	str	r3, [r7, #24]
 8004596:	e016      	b.n	80045c6 <gyro_self_test+0x146>
        } else if ((st_shift_cust < test.min_dps) ||
 8004598:	4b15      	ldr	r3, [pc, #84]	; (80045f0 <gyro_self_test+0x170>)
 800459a:	4619      	mov	r1, r3
 800459c:	6938      	ldr	r0, [r7, #16]
 800459e:	f7fc fd3f 	bl	8001020 <__aeabi_fcmplt>
 80045a2:	4603      	mov	r3, r0
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d107      	bne.n	80045b8 <gyro_self_test+0x138>
            (st_shift_cust > test.max_dps))
 80045a8:	4b12      	ldr	r3, [pc, #72]	; (80045f4 <gyro_self_test+0x174>)
        } else if ((st_shift_cust < test.min_dps) ||
 80045aa:	4619      	mov	r1, r3
 80045ac:	6938      	ldr	r0, [r7, #16]
 80045ae:	f7fc fd55 	bl	800105c <__aeabi_fcmpgt>
 80045b2:	4603      	mov	r3, r0
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d006      	beq.n	80045c6 <gyro_self_test+0x146>
            result |= 1 << jj;
 80045b8:	2201      	movs	r2, #1
 80045ba:	69fb      	ldr	r3, [r7, #28]
 80045bc:	fa02 f303 	lsl.w	r3, r2, r3
 80045c0:	69ba      	ldr	r2, [r7, #24]
 80045c2:	4313      	orrs	r3, r2
 80045c4:	61bb      	str	r3, [r7, #24]
    for (jj = 0; jj < 3; jj++) {
 80045c6:	69fb      	ldr	r3, [r7, #28]
 80045c8:	3301      	adds	r3, #1
 80045ca:	61fb      	str	r3, [r7, #28]
 80045cc:	69fb      	ldr	r3, [r7, #28]
 80045ce:	2b02      	cmp	r3, #2
 80045d0:	f77f af7d 	ble.w	80044ce <gyro_self_test+0x4e>
    }
    return result;
 80045d4:	69bb      	ldr	r3, [r7, #24]
}
 80045d6:	4618      	mov	r0, r3
 80045d8:	3720      	adds	r7, #32
 80045da:	46bd      	mov	sp, r7
 80045dc:	bd80      	pop	{r7, pc}
 80045de:	bf00      	nop
 80045e0:	20000014 	.word	0x20000014
 80045e4:	454cb000 	.word	0x454cb000
 80045e8:	3f85e354 	.word	0x3f85e354
 80045ec:	3e0f5c29 	.word	0x3e0f5c29
 80045f0:	41200000 	.word	0x41200000
 80045f4:	42d20000 	.word	0x42d20000

080045f8 <get_st_biases>:
}
#endif
#endif

static int get_st_biases(long *gyro, long *accel, unsigned char hw_test)
{
 80045f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80045fc:	b094      	sub	sp, #80	; 0x50
 80045fe:	af00      	add	r7, sp, #0
 8004600:	6278      	str	r0, [r7, #36]	; 0x24
 8004602:	6239      	str	r1, [r7, #32]
 8004604:	4613      	mov	r3, r2
 8004606:	77fb      	strb	r3, [r7, #31]
    unsigned char data[MAX_PACKET_LENGTH];
    unsigned char packet_count, ii;
    unsigned short fifo_count;

    data[0] = 0x01;
 8004608:	2301      	movs	r3, #1
 800460a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    data[1] = 0;
 800460e:	2300      	movs	r3, #0
 8004610:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, data))
 8004614:	4ba3      	ldr	r3, [pc, #652]	; (80048a4 <get_st_biases+0x2ac>)
 8004616:	685b      	ldr	r3, [r3, #4]
 8004618:	7818      	ldrb	r0, [r3, #0]
 800461a:	4ba2      	ldr	r3, [pc, #648]	; (80048a4 <get_st_biases+0x2ac>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	7c99      	ldrb	r1, [r3, #18]
 8004620:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004624:	2202      	movs	r2, #2
 8004626:	f000 fda3 	bl	8005170 <mpuWriteLen>
 800462a:	4603      	mov	r3, r0
 800462c:	2b00      	cmp	r3, #0
 800462e:	d002      	beq.n	8004636 <get_st_biases+0x3e>
        return -1;
 8004630:	f04f 33ff 	mov.w	r3, #4294967295
 8004634:	e2e4      	b.n	8004c00 <get_st_biases+0x608>
    delay_ms(200);
 8004636:	20c8      	movs	r0, #200	; 0xc8
 8004638:	f7fc ffb6 	bl	80015a8 <SleepMillisecond>
    data[0] = 0;
 800463c:	2300      	movs	r3, #0
 800463e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, data))
 8004642:	4b98      	ldr	r3, [pc, #608]	; (80048a4 <get_st_biases+0x2ac>)
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	7818      	ldrb	r0, [r3, #0]
 8004648:	4b96      	ldr	r3, [pc, #600]	; (80048a4 <get_st_biases+0x2ac>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	7bd9      	ldrb	r1, [r3, #15]
 800464e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004652:	2201      	movs	r2, #1
 8004654:	f000 fd8c 	bl	8005170 <mpuWriteLen>
 8004658:	4603      	mov	r3, r0
 800465a:	2b00      	cmp	r3, #0
 800465c:	d002      	beq.n	8004664 <get_st_biases+0x6c>
        return -1;
 800465e:	f04f 33ff 	mov.w	r3, #4294967295
 8004662:	e2cd      	b.n	8004c00 <get_st_biases+0x608>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8004664:	4b8f      	ldr	r3, [pc, #572]	; (80048a4 <get_st_biases+0x2ac>)
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	7818      	ldrb	r0, [r3, #0]
 800466a:	4b8e      	ldr	r3, [pc, #568]	; (80048a4 <get_st_biases+0x2ac>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	7959      	ldrb	r1, [r3, #5]
 8004670:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004674:	2201      	movs	r2, #1
 8004676:	f000 fd7b 	bl	8005170 <mpuWriteLen>
 800467a:	4603      	mov	r3, r0
 800467c:	2b00      	cmp	r3, #0
 800467e:	d002      	beq.n	8004686 <get_st_biases+0x8e>
        return -1;
 8004680:	f04f 33ff 	mov.w	r3, #4294967295
 8004684:	e2bc      	b.n	8004c00 <get_st_biases+0x608>
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8004686:	4b87      	ldr	r3, [pc, #540]	; (80048a4 <get_st_biases+0x2ac>)
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	7818      	ldrb	r0, [r3, #0]
 800468c:	4b85      	ldr	r3, [pc, #532]	; (80048a4 <get_st_biases+0x2ac>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	7c99      	ldrb	r1, [r3, #18]
 8004692:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004696:	2201      	movs	r2, #1
 8004698:	f000 fd6a 	bl	8005170 <mpuWriteLen>
 800469c:	4603      	mov	r3, r0
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d002      	beq.n	80046a8 <get_st_biases+0xb0>
        return -1;
 80046a2:	f04f 33ff 	mov.w	r3, #4294967295
 80046a6:	e2ab      	b.n	8004c00 <get_st_biases+0x608>
    if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))
 80046a8:	4b7e      	ldr	r3, [pc, #504]	; (80048a4 <get_st_biases+0x2ac>)
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	7818      	ldrb	r0, [r3, #0]
 80046ae:	4b7d      	ldr	r3, [pc, #500]	; (80048a4 <get_st_biases+0x2ac>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	7dd9      	ldrb	r1, [r3, #23]
 80046b4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80046b8:	2201      	movs	r2, #1
 80046ba:	f000 fd59 	bl	8005170 <mpuWriteLen>
 80046be:	4603      	mov	r3, r0
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d002      	beq.n	80046ca <get_st_biases+0xd2>
        return -1;
 80046c4:	f04f 33ff 	mov.w	r3, #4294967295
 80046c8:	e29a      	b.n	8004c00 <get_st_biases+0x608>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 80046ca:	4b76      	ldr	r3, [pc, #472]	; (80048a4 <get_st_biases+0x2ac>)
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	7818      	ldrb	r0, [r3, #0]
 80046d0:	4b74      	ldr	r3, [pc, #464]	; (80048a4 <get_st_biases+0x2ac>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	7919      	ldrb	r1, [r3, #4]
 80046d6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80046da:	2201      	movs	r2, #1
 80046dc:	f000 fd48 	bl	8005170 <mpuWriteLen>
 80046e0:	4603      	mov	r3, r0
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d002      	beq.n	80046ec <get_st_biases+0xf4>
        return -1;
 80046e6:	f04f 33ff 	mov.w	r3, #4294967295
 80046ea:	e289      	b.n	8004c00 <get_st_biases+0x608>
    data[0] = BIT_FIFO_RST | BIT_DMP_RST;
 80046ec:	230c      	movs	r3, #12
 80046ee:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 80046f2:	4b6c      	ldr	r3, [pc, #432]	; (80048a4 <get_st_biases+0x2ac>)
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	7818      	ldrb	r0, [r3, #0]
 80046f8:	4b6a      	ldr	r3, [pc, #424]	; (80048a4 <get_st_biases+0x2ac>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	7919      	ldrb	r1, [r3, #4]
 80046fe:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004702:	2201      	movs	r2, #1
 8004704:	f000 fd34 	bl	8005170 <mpuWriteLen>
 8004708:	4603      	mov	r3, r0
 800470a:	2b00      	cmp	r3, #0
 800470c:	d002      	beq.n	8004714 <get_st_biases+0x11c>
        return -1;
 800470e:	f04f 33ff 	mov.w	r3, #4294967295
 8004712:	e275      	b.n	8004c00 <get_st_biases+0x608>
    delay_ms(15);
 8004714:	200f      	movs	r0, #15
 8004716:	f7fc ff47 	bl	80015a8 <SleepMillisecond>
    data[0] = st.test->reg_lpf;
 800471a:	4b62      	ldr	r3, [pc, #392]	; (80048a4 <get_st_biases+0x2ac>)
 800471c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800471e:	7a5b      	ldrb	r3, [r3, #9]
 8004720:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, data))
 8004724:	4b5f      	ldr	r3, [pc, #380]	; (80048a4 <get_st_biases+0x2ac>)
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	7818      	ldrb	r0, [r3, #0]
 800472a:	4b5e      	ldr	r3, [pc, #376]	; (80048a4 <get_st_biases+0x2ac>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	7899      	ldrb	r1, [r3, #2]
 8004730:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004734:	2201      	movs	r2, #1
 8004736:	f000 fd1b 	bl	8005170 <mpuWriteLen>
 800473a:	4603      	mov	r3, r0
 800473c:	2b00      	cmp	r3, #0
 800473e:	d002      	beq.n	8004746 <get_st_biases+0x14e>
        return -1;
 8004740:	f04f 33ff 	mov.w	r3, #4294967295
 8004744:	e25c      	b.n	8004c00 <get_st_biases+0x608>
    data[0] = st.test->reg_rate_div;
 8004746:	4b57      	ldr	r3, [pc, #348]	; (80048a4 <get_st_biases+0x2ac>)
 8004748:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800474a:	7a1b      	ldrb	r3, [r3, #8]
 800474c:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->rate_div, 1, data))
 8004750:	4b54      	ldr	r3, [pc, #336]	; (80048a4 <get_st_biases+0x2ac>)
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	7818      	ldrb	r0, [r3, #0]
 8004756:	4b53      	ldr	r3, [pc, #332]	; (80048a4 <get_st_biases+0x2ac>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	7859      	ldrb	r1, [r3, #1]
 800475c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004760:	2201      	movs	r2, #1
 8004762:	f000 fd05 	bl	8005170 <mpuWriteLen>
 8004766:	4603      	mov	r3, r0
 8004768:	2b00      	cmp	r3, #0
 800476a:	d002      	beq.n	8004772 <get_st_biases+0x17a>
        return -1;
 800476c:	f04f 33ff 	mov.w	r3, #4294967295
 8004770:	e246      	b.n	8004c00 <get_st_biases+0x608>
    if (hw_test)
 8004772:	7ffb      	ldrb	r3, [r7, #31]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d008      	beq.n	800478a <get_st_biases+0x192>
        data[0] = st.test->reg_gyro_fsr | 0xE0;
 8004778:	4b4a      	ldr	r3, [pc, #296]	; (80048a4 <get_st_biases+0x2ac>)
 800477a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800477c:	7a9b      	ldrb	r3, [r3, #10]
 800477e:	f063 031f 	orn	r3, r3, #31
 8004782:	b2db      	uxtb	r3, r3
 8004784:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 8004788:	e004      	b.n	8004794 <get_st_biases+0x19c>
    else
        data[0] = st.test->reg_gyro_fsr;
 800478a:	4b46      	ldr	r3, [pc, #280]	; (80048a4 <get_st_biases+0x2ac>)
 800478c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800478e:	7a9b      	ldrb	r3, [r3, #10]
 8004790:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, data))
 8004794:	4b43      	ldr	r3, [pc, #268]	; (80048a4 <get_st_biases+0x2ac>)
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	7818      	ldrb	r0, [r3, #0]
 800479a:	4b42      	ldr	r3, [pc, #264]	; (80048a4 <get_st_biases+0x2ac>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	7999      	ldrb	r1, [r3, #6]
 80047a0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80047a4:	2201      	movs	r2, #1
 80047a6:	f000 fce3 	bl	8005170 <mpuWriteLen>
 80047aa:	4603      	mov	r3, r0
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d002      	beq.n	80047b6 <get_st_biases+0x1be>
        return -1;
 80047b0:	f04f 33ff 	mov.w	r3, #4294967295
 80047b4:	e224      	b.n	8004c00 <get_st_biases+0x608>

    if (hw_test)
 80047b6:	7ffb      	ldrb	r3, [r7, #31]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d008      	beq.n	80047ce <get_st_biases+0x1d6>
        data[0] = st.test->reg_accel_fsr | 0xE0;
 80047bc:	4b39      	ldr	r3, [pc, #228]	; (80048a4 <get_st_biases+0x2ac>)
 80047be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047c0:	7adb      	ldrb	r3, [r3, #11]
 80047c2:	f063 031f 	orn	r3, r3, #31
 80047c6:	b2db      	uxtb	r3, r3
 80047c8:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 80047cc:	e002      	b.n	80047d4 <get_st_biases+0x1dc>
    else
        data[0] = test.reg_accel_fsr;
 80047ce:	2318      	movs	r3, #24
 80047d0:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, data))
 80047d4:	4b33      	ldr	r3, [pc, #204]	; (80048a4 <get_st_biases+0x2ac>)
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	7818      	ldrb	r0, [r3, #0]
 80047da:	4b32      	ldr	r3, [pc, #200]	; (80048a4 <get_st_biases+0x2ac>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	79d9      	ldrb	r1, [r3, #7]
 80047e0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80047e4:	2201      	movs	r2, #1
 80047e6:	f000 fcc3 	bl	8005170 <mpuWriteLen>
 80047ea:	4603      	mov	r3, r0
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d002      	beq.n	80047f6 <get_st_biases+0x1fe>
        return -1;
 80047f0:	f04f 33ff 	mov.w	r3, #4294967295
 80047f4:	e204      	b.n	8004c00 <get_st_biases+0x608>
    if (hw_test)
 80047f6:	7ffb      	ldrb	r3, [r7, #31]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d002      	beq.n	8004802 <get_st_biases+0x20a>
        delay_ms(200);
 80047fc:	20c8      	movs	r0, #200	; 0xc8
 80047fe:	f7fc fed3 	bl	80015a8 <SleepMillisecond>

    /* Fill FIFO for test.wait_ms milliseconds. */
    data[0] = BIT_FIFO_EN;
 8004802:	2340      	movs	r3, #64	; 0x40
 8004804:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8004808:	4b26      	ldr	r3, [pc, #152]	; (80048a4 <get_st_biases+0x2ac>)
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	7818      	ldrb	r0, [r3, #0]
 800480e:	4b25      	ldr	r3, [pc, #148]	; (80048a4 <get_st_biases+0x2ac>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	7919      	ldrb	r1, [r3, #4]
 8004814:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004818:	2201      	movs	r2, #1
 800481a:	f000 fca9 	bl	8005170 <mpuWriteLen>
 800481e:	4603      	mov	r3, r0
 8004820:	2b00      	cmp	r3, #0
 8004822:	d002      	beq.n	800482a <get_st_biases+0x232>
        return -1;
 8004824:	f04f 33ff 	mov.w	r3, #4294967295
 8004828:	e1ea      	b.n	8004c00 <get_st_biases+0x608>

    data[0] = INV_XYZ_GYRO | INV_XYZ_ACCEL;
 800482a:	2378      	movs	r3, #120	; 0x78
 800482c:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8004830:	4b1c      	ldr	r3, [pc, #112]	; (80048a4 <get_st_biases+0x2ac>)
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	7818      	ldrb	r0, [r3, #0]
 8004836:	4b1b      	ldr	r3, [pc, #108]	; (80048a4 <get_st_biases+0x2ac>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	7959      	ldrb	r1, [r3, #5]
 800483c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004840:	2201      	movs	r2, #1
 8004842:	f000 fc95 	bl	8005170 <mpuWriteLen>
 8004846:	4603      	mov	r3, r0
 8004848:	2b00      	cmp	r3, #0
 800484a:	d002      	beq.n	8004852 <get_st_biases+0x25a>
        return -1;
 800484c:	f04f 33ff 	mov.w	r3, #4294967295
 8004850:	e1d6      	b.n	8004c00 <get_st_biases+0x608>
    delay_ms(test.wait_ms);
 8004852:	2332      	movs	r3, #50	; 0x32
 8004854:	4618      	mov	r0, r3
 8004856:	f7fc fea7 	bl	80015a8 <SleepMillisecond>
    data[0] = 0;
 800485a:	2300      	movs	r3, #0
 800485c:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8004860:	4b10      	ldr	r3, [pc, #64]	; (80048a4 <get_st_biases+0x2ac>)
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	7818      	ldrb	r0, [r3, #0]
 8004866:	4b0f      	ldr	r3, [pc, #60]	; (80048a4 <get_st_biases+0x2ac>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	7959      	ldrb	r1, [r3, #5]
 800486c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004870:	2201      	movs	r2, #1
 8004872:	f000 fc7d 	bl	8005170 <mpuWriteLen>
 8004876:	4603      	mov	r3, r0
 8004878:	2b00      	cmp	r3, #0
 800487a:	d002      	beq.n	8004882 <get_st_biases+0x28a>
        return -1;
 800487c:	f04f 33ff 	mov.w	r3, #4294967295
 8004880:	e1be      	b.n	8004c00 <get_st_biases+0x608>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, data))
 8004882:	4b08      	ldr	r3, [pc, #32]	; (80048a4 <get_st_biases+0x2ac>)
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	7818      	ldrb	r0, [r3, #0]
 8004888:	4b06      	ldr	r3, [pc, #24]	; (80048a4 <get_st_biases+0x2ac>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	7a99      	ldrb	r1, [r3, #10]
 800488e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004892:	2202      	movs	r2, #2
 8004894:	f000 fca6 	bl	80051e4 <mpuReadLen>
 8004898:	4603      	mov	r3, r0
 800489a:	2b00      	cmp	r3, #0
 800489c:	d004      	beq.n	80048a8 <get_st_biases+0x2b0>
        return -1;
 800489e:	f04f 33ff 	mov.w	r3, #4294967295
 80048a2:	e1ad      	b.n	8004c00 <get_st_biases+0x608>
 80048a4:	20000014 	.word	0x20000014

    fifo_count = (data[0] << 8) | data[1];
 80048a8:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80048ac:	021b      	lsls	r3, r3, #8
 80048ae:	b21a      	sxth	r2, r3
 80048b0:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 80048b4:	b21b      	sxth	r3, r3
 80048b6:	4313      	orrs	r3, r2
 80048b8:	b21b      	sxth	r3, r3
 80048ba:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
    packet_count = fifo_count / MAX_PACKET_LENGTH;
 80048be:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80048c2:	4a1a      	ldr	r2, [pc, #104]	; (800492c <get_st_biases+0x334>)
 80048c4:	fba2 2303 	umull	r2, r3, r2, r3
 80048c8:	08db      	lsrs	r3, r3, #3
 80048ca:	b29b      	uxth	r3, r3
 80048cc:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
    gyro[0] = gyro[1] = gyro[2] = 0;
 80048d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048d2:	f103 0108 	add.w	r1, r3, #8
 80048d6:	2300      	movs	r3, #0
 80048d8:	600b      	str	r3, [r1, #0]
 80048da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048dc:	1d1a      	adds	r2, r3, #4
 80048de:	680b      	ldr	r3, [r1, #0]
 80048e0:	6013      	str	r3, [r2, #0]
 80048e2:	6812      	ldr	r2, [r2, #0]
 80048e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048e6:	601a      	str	r2, [r3, #0]
    accel[0] = accel[1] = accel[2] = 0;
 80048e8:	6a3b      	ldr	r3, [r7, #32]
 80048ea:	f103 0108 	add.w	r1, r3, #8
 80048ee:	2300      	movs	r3, #0
 80048f0:	600b      	str	r3, [r1, #0]
 80048f2:	6a3b      	ldr	r3, [r7, #32]
 80048f4:	1d1a      	adds	r2, r3, #4
 80048f6:	680b      	ldr	r3, [r1, #0]
 80048f8:	6013      	str	r3, [r2, #0]
 80048fa:	6812      	ldr	r2, [r2, #0]
 80048fc:	6a3b      	ldr	r3, [r7, #32]
 80048fe:	601a      	str	r2, [r3, #0]

    for (ii = 0; ii < packet_count; ii++) {
 8004900:	2300      	movs	r3, #0
 8004902:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8004906:	e08e      	b.n	8004a26 <get_st_biases+0x42e>
        short accel_cur[3], gyro_cur[3];
        if (i2c_read(st.hw->addr, st.reg->fifo_r_w, MAX_PACKET_LENGTH, data))
 8004908:	4b09      	ldr	r3, [pc, #36]	; (8004930 <get_st_biases+0x338>)
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	7818      	ldrb	r0, [r3, #0]
 800490e:	4b08      	ldr	r3, [pc, #32]	; (8004930 <get_st_biases+0x338>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	7ad9      	ldrb	r1, [r3, #11]
 8004914:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004918:	220c      	movs	r2, #12
 800491a:	f000 fc63 	bl	80051e4 <mpuReadLen>
 800491e:	4603      	mov	r3, r0
 8004920:	2b00      	cmp	r3, #0
 8004922:	d007      	beq.n	8004934 <get_st_biases+0x33c>
            return -1;
 8004924:	f04f 33ff 	mov.w	r3, #4294967295
 8004928:	e16a      	b.n	8004c00 <get_st_biases+0x608>
 800492a:	bf00      	nop
 800492c:	aaaaaaab 	.word	0xaaaaaaab
 8004930:	20000014 	.word	0x20000014
        accel_cur[0] = ((short)data[0] << 8) | data[1];
 8004934:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8004938:	021b      	lsls	r3, r3, #8
 800493a:	b21a      	sxth	r2, r3
 800493c:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8004940:	b21b      	sxth	r3, r3
 8004942:	4313      	orrs	r3, r2
 8004944:	b21b      	sxth	r3, r3
 8004946:	86bb      	strh	r3, [r7, #52]	; 0x34
        accel_cur[1] = ((short)data[2] << 8) | data[3];
 8004948:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800494c:	021b      	lsls	r3, r3, #8
 800494e:	b21a      	sxth	r2, r3
 8004950:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004954:	b21b      	sxth	r3, r3
 8004956:	4313      	orrs	r3, r2
 8004958:	b21b      	sxth	r3, r3
 800495a:	86fb      	strh	r3, [r7, #54]	; 0x36
        accel_cur[2] = ((short)data[4] << 8) | data[5];
 800495c:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8004960:	021b      	lsls	r3, r3, #8
 8004962:	b21a      	sxth	r2, r3
 8004964:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8004968:	b21b      	sxth	r3, r3
 800496a:	4313      	orrs	r3, r2
 800496c:	b21b      	sxth	r3, r3
 800496e:	873b      	strh	r3, [r7, #56]	; 0x38
        accel[0] += (long)accel_cur[0];
 8004970:	6a3b      	ldr	r3, [r7, #32]
 8004972:	681a      	ldr	r2, [r3, #0]
 8004974:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 8004978:	441a      	add	r2, r3
 800497a:	6a3b      	ldr	r3, [r7, #32]
 800497c:	601a      	str	r2, [r3, #0]
        accel[1] += (long)accel_cur[1];
 800497e:	6a3b      	ldr	r3, [r7, #32]
 8004980:	3304      	adds	r3, #4
 8004982:	6819      	ldr	r1, [r3, #0]
 8004984:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8004988:	4618      	mov	r0, r3
 800498a:	6a3b      	ldr	r3, [r7, #32]
 800498c:	1d1a      	adds	r2, r3, #4
 800498e:	180b      	adds	r3, r1, r0
 8004990:	6013      	str	r3, [r2, #0]
        accel[2] += (long)accel_cur[2];
 8004992:	6a3b      	ldr	r3, [r7, #32]
 8004994:	3308      	adds	r3, #8
 8004996:	6819      	ldr	r1, [r3, #0]
 8004998:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	; 0x38
 800499c:	4618      	mov	r0, r3
 800499e:	6a3b      	ldr	r3, [r7, #32]
 80049a0:	f103 0208 	add.w	r2, r3, #8
 80049a4:	180b      	adds	r3, r1, r0
 80049a6:	6013      	str	r3, [r2, #0]
        gyro_cur[0] = (((short)data[6] << 8) | data[7]);
 80049a8:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 80049ac:	021b      	lsls	r3, r3, #8
 80049ae:	b21a      	sxth	r2, r3
 80049b0:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80049b4:	b21b      	sxth	r3, r3
 80049b6:	4313      	orrs	r3, r2
 80049b8:	b21b      	sxth	r3, r3
 80049ba:	85bb      	strh	r3, [r7, #44]	; 0x2c
        gyro_cur[1] = (((short)data[8] << 8) | data[9]);
 80049bc:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80049c0:	021b      	lsls	r3, r3, #8
 80049c2:	b21a      	sxth	r2, r3
 80049c4:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80049c8:	b21b      	sxth	r3, r3
 80049ca:	4313      	orrs	r3, r2
 80049cc:	b21b      	sxth	r3, r3
 80049ce:	85fb      	strh	r3, [r7, #46]	; 0x2e
        gyro_cur[2] = (((short)data[10] << 8) | data[11]);
 80049d0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80049d4:	021b      	lsls	r3, r3, #8
 80049d6:	b21a      	sxth	r2, r3
 80049d8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80049dc:	b21b      	sxth	r3, r3
 80049de:	4313      	orrs	r3, r2
 80049e0:	b21b      	sxth	r3, r3
 80049e2:	863b      	strh	r3, [r7, #48]	; 0x30
        gyro[0] += (long)gyro_cur[0];
 80049e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049e6:	681a      	ldr	r2, [r3, #0]
 80049e8:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 80049ec:	441a      	add	r2, r3
 80049ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049f0:	601a      	str	r2, [r3, #0]
        gyro[1] += (long)gyro_cur[1];
 80049f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049f4:	3304      	adds	r3, #4
 80049f6:	6819      	ldr	r1, [r3, #0]
 80049f8:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80049fc:	4618      	mov	r0, r3
 80049fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a00:	1d1a      	adds	r2, r3, #4
 8004a02:	180b      	adds	r3, r1, r0
 8004a04:	6013      	str	r3, [r2, #0]
        gyro[2] += (long)gyro_cur[2];
 8004a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a08:	3308      	adds	r3, #8
 8004a0a:	6819      	ldr	r1, [r3, #0]
 8004a0c:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 8004a10:	4618      	mov	r0, r3
 8004a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a14:	f103 0208 	add.w	r2, r3, #8
 8004a18:	180b      	adds	r3, r1, r0
 8004a1a:	6013      	str	r3, [r2, #0]
    for (ii = 0; ii < packet_count; ii++) {
 8004a1c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8004a20:	3301      	adds	r3, #1
 8004a22:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8004a26:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8004a2a:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8004a2e:	429a      	cmp	r2, r3
 8004a30:	f4ff af6a 	bcc.w	8004908 <get_st_biases+0x310>
            packet_count);
        /* Don't remove gravity! */
        accel[2] -= 65536L;
    }
#else
    gyro[0] = (long)(((long long)gyro[0]<<16) / test.gyro_sens / packet_count);
 8004a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	461a      	mov	r2, r3
 8004a3a:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8004a3e:	1415      	asrs	r5, r2, #16
 8004a40:	0414      	lsls	r4, r2, #16
 8004a42:	2383      	movs	r3, #131	; 0x83
 8004a44:	461a      	mov	r2, r3
 8004a46:	f04f 0300 	mov.w	r3, #0
 8004a4a:	4620      	mov	r0, r4
 8004a4c:	4629      	mov	r1, r5
 8004a4e:	f7fc fb55 	bl	80010fc <__aeabi_ldivmod>
 8004a52:	4602      	mov	r2, r0
 8004a54:	460b      	mov	r3, r1
 8004a56:	4610      	mov	r0, r2
 8004a58:	4619      	mov	r1, r3
 8004a5a:	f897 204b 	ldrb.w	r2, [r7, #75]	; 0x4b
 8004a5e:	f04f 0300 	mov.w	r3, #0
 8004a62:	f7fc fb4b 	bl	80010fc <__aeabi_ldivmod>
 8004a66:	4602      	mov	r2, r0
 8004a68:	460b      	mov	r3, r1
 8004a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a6c:	601a      	str	r2, [r3, #0]
    gyro[1] = (long)(((long long)gyro[1]<<16) / test.gyro_sens / packet_count);
 8004a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a70:	3304      	adds	r3, #4
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	461a      	mov	r2, r3
 8004a76:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8004a7a:	ea4f 4922 	mov.w	r9, r2, asr #16
 8004a7e:	ea4f 4802 	mov.w	r8, r2, lsl #16
 8004a82:	2383      	movs	r3, #131	; 0x83
 8004a84:	461a      	mov	r2, r3
 8004a86:	f04f 0300 	mov.w	r3, #0
 8004a8a:	4640      	mov	r0, r8
 8004a8c:	4649      	mov	r1, r9
 8004a8e:	f7fc fb35 	bl	80010fc <__aeabi_ldivmod>
 8004a92:	4602      	mov	r2, r0
 8004a94:	460b      	mov	r3, r1
 8004a96:	4610      	mov	r0, r2
 8004a98:	4619      	mov	r1, r3
 8004a9a:	f897 204b 	ldrb.w	r2, [r7, #75]	; 0x4b
 8004a9e:	f04f 0300 	mov.w	r3, #0
 8004aa2:	f7fc fb2b 	bl	80010fc <__aeabi_ldivmod>
 8004aa6:	4602      	mov	r2, r0
 8004aa8:	460b      	mov	r3, r1
 8004aaa:	4610      	mov	r0, r2
 8004aac:	4619      	mov	r1, r3
 8004aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ab0:	3304      	adds	r3, #4
 8004ab2:	4602      	mov	r2, r0
 8004ab4:	601a      	str	r2, [r3, #0]
    gyro[2] = (long)(((long long)gyro[2]<<16) / test.gyro_sens / packet_count);
 8004ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ab8:	3308      	adds	r3, #8
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	461a      	mov	r2, r3
 8004abe:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8004ac2:	1411      	asrs	r1, r2, #16
 8004ac4:	6179      	str	r1, [r7, #20]
 8004ac6:	0413      	lsls	r3, r2, #16
 8004ac8:	613b      	str	r3, [r7, #16]
 8004aca:	2383      	movs	r3, #131	; 0x83
 8004acc:	461a      	mov	r2, r3
 8004ace:	f04f 0300 	mov.w	r3, #0
 8004ad2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004ad6:	f7fc fb11 	bl	80010fc <__aeabi_ldivmod>
 8004ada:	4602      	mov	r2, r0
 8004adc:	460b      	mov	r3, r1
 8004ade:	4610      	mov	r0, r2
 8004ae0:	4619      	mov	r1, r3
 8004ae2:	f897 204b 	ldrb.w	r2, [r7, #75]	; 0x4b
 8004ae6:	f04f 0300 	mov.w	r3, #0
 8004aea:	f7fc fb07 	bl	80010fc <__aeabi_ldivmod>
 8004aee:	4602      	mov	r2, r0
 8004af0:	460b      	mov	r3, r1
 8004af2:	4610      	mov	r0, r2
 8004af4:	4619      	mov	r1, r3
 8004af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af8:	3308      	adds	r3, #8
 8004afa:	4602      	mov	r2, r0
 8004afc:	601a      	str	r2, [r3, #0]
    accel[0] = (long)(((long long)accel[0]<<16) / test.accel_sens /
 8004afe:	6a3b      	ldr	r3, [r7, #32]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	461a      	mov	r2, r3
 8004b04:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8004b08:	1411      	asrs	r1, r2, #16
 8004b0a:	60f9      	str	r1, [r7, #12]
 8004b0c:	0413      	lsls	r3, r2, #16
 8004b0e:	60bb      	str	r3, [r7, #8]
 8004b10:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004b14:	461a      	mov	r2, r3
 8004b16:	f04f 0300 	mov.w	r3, #0
 8004b1a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004b1e:	f7fc faed 	bl	80010fc <__aeabi_ldivmod>
 8004b22:	4602      	mov	r2, r0
 8004b24:	460b      	mov	r3, r1
 8004b26:	4610      	mov	r0, r2
 8004b28:	4619      	mov	r1, r3
 8004b2a:	f897 204b 	ldrb.w	r2, [r7, #75]	; 0x4b
 8004b2e:	f04f 0300 	mov.w	r3, #0
 8004b32:	f7fc fae3 	bl	80010fc <__aeabi_ldivmod>
 8004b36:	4602      	mov	r2, r0
 8004b38:	460b      	mov	r3, r1
 8004b3a:	6a3b      	ldr	r3, [r7, #32]
 8004b3c:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[1] = (long)(((long long)accel[1]<<16) / test.accel_sens /
 8004b3e:	6a3b      	ldr	r3, [r7, #32]
 8004b40:	3304      	adds	r3, #4
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	461a      	mov	r2, r3
 8004b46:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8004b4a:	1411      	asrs	r1, r2, #16
 8004b4c:	6079      	str	r1, [r7, #4]
 8004b4e:	0413      	lsls	r3, r2, #16
 8004b50:	603b      	str	r3, [r7, #0]
 8004b52:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004b56:	461a      	mov	r2, r3
 8004b58:	f04f 0300 	mov.w	r3, #0
 8004b5c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004b60:	f7fc facc 	bl	80010fc <__aeabi_ldivmod>
 8004b64:	4602      	mov	r2, r0
 8004b66:	460b      	mov	r3, r1
 8004b68:	4610      	mov	r0, r2
 8004b6a:	4619      	mov	r1, r3
 8004b6c:	f897 204b 	ldrb.w	r2, [r7, #75]	; 0x4b
 8004b70:	f04f 0300 	mov.w	r3, #0
 8004b74:	f7fc fac2 	bl	80010fc <__aeabi_ldivmod>
 8004b78:	4602      	mov	r2, r0
 8004b7a:	460b      	mov	r3, r1
 8004b7c:	4610      	mov	r0, r2
 8004b7e:	4619      	mov	r1, r3
 8004b80:	6a3b      	ldr	r3, [r7, #32]
 8004b82:	3304      	adds	r3, #4
 8004b84:	4602      	mov	r2, r0
 8004b86:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[2] = (long)(((long long)accel[2]<<16) / test.accel_sens /
 8004b88:	6a3b      	ldr	r3, [r7, #32]
 8004b8a:	3308      	adds	r3, #8
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	461a      	mov	r2, r3
 8004b90:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8004b94:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8004b98:	ea4f 4a02 	mov.w	sl, r2, lsl #16
 8004b9c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004ba0:	461a      	mov	r2, r3
 8004ba2:	f04f 0300 	mov.w	r3, #0
 8004ba6:	4650      	mov	r0, sl
 8004ba8:	4659      	mov	r1, fp
 8004baa:	f7fc faa7 	bl	80010fc <__aeabi_ldivmod>
 8004bae:	4602      	mov	r2, r0
 8004bb0:	460b      	mov	r3, r1
 8004bb2:	4610      	mov	r0, r2
 8004bb4:	4619      	mov	r1, r3
 8004bb6:	f897 204b 	ldrb.w	r2, [r7, #75]	; 0x4b
 8004bba:	f04f 0300 	mov.w	r3, #0
 8004bbe:	f7fc fa9d 	bl	80010fc <__aeabi_ldivmod>
 8004bc2:	4602      	mov	r2, r0
 8004bc4:	460b      	mov	r3, r1
 8004bc6:	4610      	mov	r0, r2
 8004bc8:	4619      	mov	r1, r3
 8004bca:	6a3b      	ldr	r3, [r7, #32]
 8004bcc:	3308      	adds	r3, #8
 8004bce:	4602      	mov	r2, r0
 8004bd0:	601a      	str	r2, [r3, #0]
        packet_count);
    /* Don't remove gravity! */
    if (accel[2] > 0L)
 8004bd2:	6a3b      	ldr	r3, [r7, #32]
 8004bd4:	3308      	adds	r3, #8
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	dd08      	ble.n	8004bee <get_st_biases+0x5f6>
        accel[2] -= 65536L;
 8004bdc:	6a3b      	ldr	r3, [r7, #32]
 8004bde:	3308      	adds	r3, #8
 8004be0:	681a      	ldr	r2, [r3, #0]
 8004be2:	6a3b      	ldr	r3, [r7, #32]
 8004be4:	3308      	adds	r3, #8
 8004be6:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 8004bea:	601a      	str	r2, [r3, #0]
 8004bec:	e007      	b.n	8004bfe <get_st_biases+0x606>
    else
        accel[2] += 65536L;
 8004bee:	6a3b      	ldr	r3, [r7, #32]
 8004bf0:	3308      	adds	r3, #8
 8004bf2:	681a      	ldr	r2, [r3, #0]
 8004bf4:	6a3b      	ldr	r3, [r7, #32]
 8004bf6:	3308      	adds	r3, #8
 8004bf8:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 8004bfc:	601a      	str	r2, [r3, #0]
#endif

    return 0;
 8004bfe:	2300      	movs	r3, #0
}
 8004c00:	4618      	mov	r0, r3
 8004c02:	3750      	adds	r7, #80	; 0x50
 8004c04:	46bd      	mov	sp, r7
 8004c06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c0a:	bf00      	nop

08004c0c <mpu_run_self_test>:
 *  @param[out] gyro        Gyro biases in q16 format.
 *  @param[out] accel       Accel biases (if applicable) in q16 format.
 *  @return     Result mask (see above).
 */
int mpu_run_self_test(long *gyro, long *accel)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b08e      	sub	sp, #56	; 0x38
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
 8004c14:	6039      	str	r1, [r7, #0]
#ifdef MPU6050
    const unsigned char tries = 2;
 8004c16:	2302      	movs	r3, #2
 8004c18:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    int result;
    unsigned char accel_fsr, fifo_sensors, sensors_on;
    unsigned short gyro_fsr, sample_rate, lpf;
    unsigned char dmp_was_on;

    if (st.chip_cfg.dmp_on) {
 8004c1c:	4b64      	ldr	r3, [pc, #400]	; (8004db0 <mpu_run_self_test+0x1a4>)
 8004c1e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d006      	beq.n	8004c34 <mpu_run_self_test+0x28>
        mpu_set_dmp_state(0);
 8004c26:	2000      	movs	r0, #0
 8004c28:	f000 f9e6 	bl	8004ff8 <mpu_set_dmp_state>
        dmp_was_on = 1;
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8004c32:	e002      	b.n	8004c3a <mpu_run_self_test+0x2e>
    } else
        dmp_was_on = 0;
 8004c34:	2300      	movs	r3, #0
 8004c36:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Get initial settings. */
    mpu_get_gyro_fsr(&gyro_fsr);
 8004c3a:	f107 030c 	add.w	r3, r7, #12
 8004c3e:	4618      	mov	r0, r3
 8004c40:	f7fe fdf2 	bl	8003828 <mpu_get_gyro_fsr>
    mpu_get_accel_fsr(&accel_fsr);
 8004c44:	f107 030f 	add.w	r3, r7, #15
 8004c48:	4618      	mov	r0, r3
 8004c4a:	f7fe fe75 	bl	8003938 <mpu_get_accel_fsr>
    mpu_get_lpf(&lpf);
 8004c4e:	f107 0308 	add.w	r3, r7, #8
 8004c52:	4618      	mov	r0, r3
 8004c54:	f7fe ff12 	bl	8003a7c <mpu_get_lpf>
    mpu_get_sample_rate(&sample_rate);
 8004c58:	f107 030a 	add.w	r3, r7, #10
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	f7fe ff97 	bl	8003b90 <mpu_get_sample_rate>
    sensors_on = st.chip_cfg.sensors;
 8004c62:	4b53      	ldr	r3, [pc, #332]	; (8004db0 <mpu_run_self_test+0x1a4>)
 8004c64:	7a9b      	ldrb	r3, [r3, #10]
 8004c66:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    mpu_get_fifo_config(&fifo_sensors);
 8004c6a:	f107 030e 	add.w	r3, r7, #14
 8004c6e:	4618      	mov	r0, r3
 8004c70:	f7ff f882 	bl	8003d78 <mpu_get_fifo_config>

    /* For older chips, the self-test will be different. */
#if defined MPU6050
    for (ii = 0; ii < tries; ii++)
 8004c74:	2300      	movs	r3, #0
 8004c76:	637b      	str	r3, [r7, #52]	; 0x34
 8004c78:	e00a      	b.n	8004c90 <mpu_run_self_test+0x84>
        if (!get_st_biases(gyro, accel, 0))
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	6839      	ldr	r1, [r7, #0]
 8004c7e:	6878      	ldr	r0, [r7, #4]
 8004c80:	f7ff fcba 	bl	80045f8 <get_st_biases>
 8004c84:	4603      	mov	r3, r0
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d008      	beq.n	8004c9c <mpu_run_self_test+0x90>
    for (ii = 0; ii < tries; ii++)
 8004c8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c8c:	3301      	adds	r3, #1
 8004c8e:	637b      	str	r3, [r7, #52]	; 0x34
 8004c90:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8004c94:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004c96:	429a      	cmp	r2, r3
 8004c98:	dbef      	blt.n	8004c7a <mpu_run_self_test+0x6e>
 8004c9a:	e000      	b.n	8004c9e <mpu_run_self_test+0x92>
            break;
 8004c9c:	bf00      	nop
    if (ii == tries) {
 8004c9e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8004ca2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004ca4:	429a      	cmp	r2, r3
 8004ca6:	d102      	bne.n	8004cae <mpu_run_self_test+0xa2>
        /* If we reach this point, we most likely encountered an I2C error.
         * We'll just report an error for all three sensors.
         */
        result = 0;
 8004ca8:	2300      	movs	r3, #0
 8004caa:	633b      	str	r3, [r7, #48]	; 0x30
        goto restore;
 8004cac:	e045      	b.n	8004d3a <mpu_run_self_test+0x12e>
    }
    for (ii = 0; ii < tries; ii++)
 8004cae:	2300      	movs	r3, #0
 8004cb0:	637b      	str	r3, [r7, #52]	; 0x34
 8004cb2:	e00d      	b.n	8004cd0 <mpu_run_self_test+0xc4>
        if (!get_st_biases(gyro_st, accel_st, 1))
 8004cb4:	f107 0110 	add.w	r1, r7, #16
 8004cb8:	f107 031c 	add.w	r3, r7, #28
 8004cbc:	2201      	movs	r2, #1
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	f7ff fc9a 	bl	80045f8 <get_st_biases>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d008      	beq.n	8004cdc <mpu_run_self_test+0xd0>
    for (ii = 0; ii < tries; ii++)
 8004cca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ccc:	3301      	adds	r3, #1
 8004cce:	637b      	str	r3, [r7, #52]	; 0x34
 8004cd0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8004cd4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004cd6:	429a      	cmp	r2, r3
 8004cd8:	dbec      	blt.n	8004cb4 <mpu_run_self_test+0xa8>
 8004cda:	e000      	b.n	8004cde <mpu_run_self_test+0xd2>
            break;
 8004cdc:	bf00      	nop
    if (ii == tries) {
 8004cde:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8004ce2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d102      	bne.n	8004cee <mpu_run_self_test+0xe2>
        /* Again, probably an I2C error. */
        result = 0;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	633b      	str	r3, [r7, #48]	; 0x30
        goto restore;
 8004cec:	e025      	b.n	8004d3a <mpu_run_self_test+0x12e>
    }
    accel_result = accel_self_test(accel, accel_st);
 8004cee:	f107 0310 	add.w	r3, r7, #16
 8004cf2:	4619      	mov	r1, r3
 8004cf4:	6838      	ldr	r0, [r7, #0]
 8004cf6:	f7ff fb3d 	bl	8004374 <accel_self_test>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    gyro_result = gyro_self_test(gyro, gyro_st);
 8004d00:	f107 031c 	add.w	r3, r7, #28
 8004d04:	4619      	mov	r1, r3
 8004d06:	6878      	ldr	r0, [r7, #4]
 8004d08:	f7ff fbba 	bl	8004480 <gyro_self_test>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

    result = 0;
 8004d12:	2300      	movs	r3, #0
 8004d14:	633b      	str	r3, [r7, #48]	; 0x30
    if (!gyro_result)
 8004d16:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d103      	bne.n	8004d26 <mpu_run_self_test+0x11a>
        result |= 0x01;
 8004d1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d20:	f043 0301 	orr.w	r3, r3, #1
 8004d24:	633b      	str	r3, [r7, #48]	; 0x30
    if (!accel_result)
 8004d26:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d104      	bne.n	8004d38 <mpu_run_self_test+0x12c>
        result |= 0x02;
 8004d2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d30:	f043 0302 	orr.w	r3, r3, #2
 8004d34:	633b      	str	r3, [r7, #48]	; 0x30
 8004d36:	e000      	b.n	8004d3a <mpu_run_self_test+0x12e>
#ifdef AK89xx_SECONDARY
    compass_result = compass_self_test();
    if (!compass_result)
        result |= 0x04;
#endif
restore:
 8004d38:	bf00      	nop
     */
    get_st_biases(gyro, accel, 0);
    result = 0x7;
#endif
    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.gyro_fsr = 0xFF;
 8004d3a:	4b1d      	ldr	r3, [pc, #116]	; (8004db0 <mpu_run_self_test+0x1a4>)
 8004d3c:	22ff      	movs	r2, #255	; 0xff
 8004d3e:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 8004d40:	4b1b      	ldr	r3, [pc, #108]	; (8004db0 <mpu_run_self_test+0x1a4>)
 8004d42:	22ff      	movs	r2, #255	; 0xff
 8004d44:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 8004d46:	4b1a      	ldr	r3, [pc, #104]	; (8004db0 <mpu_run_self_test+0x1a4>)
 8004d48:	22ff      	movs	r2, #255	; 0xff
 8004d4a:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 8004d4c:	4b18      	ldr	r3, [pc, #96]	; (8004db0 <mpu_run_self_test+0x1a4>)
 8004d4e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004d52:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.sensors = 0xFF;
 8004d54:	4b16      	ldr	r3, [pc, #88]	; (8004db0 <mpu_run_self_test+0x1a4>)
 8004d56:	22ff      	movs	r2, #255	; 0xff
 8004d58:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.fifo_enable = 0xFF;
 8004d5a:	4b15      	ldr	r3, [pc, #84]	; (8004db0 <mpu_run_self_test+0x1a4>)
 8004d5c:	22ff      	movs	r2, #255	; 0xff
 8004d5e:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.clk_src = INV_CLK_PLL;
 8004d60:	4b13      	ldr	r3, [pc, #76]	; (8004db0 <mpu_run_self_test+0x1a4>)
 8004d62:	2201      	movs	r2, #1
 8004d64:	731a      	strb	r2, [r3, #12]
    mpu_set_gyro_fsr(gyro_fsr);
 8004d66:	89bb      	ldrh	r3, [r7, #12]
 8004d68:	4618      	mov	r0, r3
 8004d6a:	f7fe fd91 	bl	8003890 <mpu_set_gyro_fsr>
    mpu_set_accel_fsr(accel_fsr);
 8004d6e:	7bfb      	ldrb	r3, [r7, #15]
 8004d70:	4618      	mov	r0, r3
 8004d72:	f7fe fe1b 	bl	80039ac <mpu_set_accel_fsr>
    mpu_set_lpf(lpf);
 8004d76:	893b      	ldrh	r3, [r7, #8]
 8004d78:	4618      	mov	r0, r3
 8004d7a:	f7fe febb 	bl	8003af4 <mpu_set_lpf>
    mpu_set_sample_rate(sample_rate);
 8004d7e:	897b      	ldrh	r3, [r7, #10]
 8004d80:	4618      	mov	r0, r3
 8004d82:	f7fe ff1d 	bl	8003bc0 <mpu_set_sample_rate>
    mpu_set_sensors(sensors_on);
 8004d86:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	f7ff f856 	bl	8003e3c <mpu_set_sensors>
    mpu_configure_fifo(fifo_sensors);
 8004d90:	7bbb      	ldrb	r3, [r7, #14]
 8004d92:	4618      	mov	r0, r3
 8004d94:	f7ff f800 	bl	8003d98 <mpu_configure_fifo>

    if (dmp_was_on)
 8004d98:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d002      	beq.n	8004da6 <mpu_run_self_test+0x19a>
        mpu_set_dmp_state(1);
 8004da0:	2001      	movs	r0, #1
 8004da2:	f000 f929 	bl	8004ff8 <mpu_set_dmp_state>

    return result;
 8004da6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	3738      	adds	r7, #56	; 0x38
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bd80      	pop	{r7, pc}
 8004db0:	20000014 	.word	0x20000014

08004db4 <mpu_write_mem>:
 *  @param[in]  data        Bytes to write to memory.
 *  @return     0 if successful.
 */
int mpu_write_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b084      	sub	sp, #16
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	4603      	mov	r3, r0
 8004dbc:	603a      	str	r2, [r7, #0]
 8004dbe:	80fb      	strh	r3, [r7, #6]
 8004dc0:	460b      	mov	r3, r1
 8004dc2:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d102      	bne.n	8004dd0 <mpu_write_mem+0x1c>
        return -1;
 8004dca:	f04f 33ff 	mov.w	r3, #4294967295
 8004dce:	e03d      	b.n	8004e4c <mpu_write_mem+0x98>
    if (!st.chip_cfg.sensors)
 8004dd0:	4b20      	ldr	r3, [pc, #128]	; (8004e54 <mpu_write_mem+0xa0>)
 8004dd2:	7a9b      	ldrb	r3, [r3, #10]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d102      	bne.n	8004dde <mpu_write_mem+0x2a>
        return -1;
 8004dd8:	f04f 33ff 	mov.w	r3, #4294967295
 8004ddc:	e036      	b.n	8004e4c <mpu_write_mem+0x98>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 8004dde:	88fb      	ldrh	r3, [r7, #6]
 8004de0:	0a1b      	lsrs	r3, r3, #8
 8004de2:	b29b      	uxth	r3, r3
 8004de4:	b2db      	uxtb	r3, r3
 8004de6:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 8004de8:	88fb      	ldrh	r3, [r7, #6]
 8004dea:	b2db      	uxtb	r3, r3
 8004dec:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 8004dee:	7b7b      	ldrb	r3, [r7, #13]
 8004df0:	461a      	mov	r2, r3
 8004df2:	88bb      	ldrh	r3, [r7, #4]
 8004df4:	4413      	add	r3, r2
 8004df6:	4a17      	ldr	r2, [pc, #92]	; (8004e54 <mpu_write_mem+0xa0>)
 8004df8:	6852      	ldr	r2, [r2, #4]
 8004dfa:	8952      	ldrh	r2, [r2, #10]
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	dd02      	ble.n	8004e06 <mpu_write_mem+0x52>
        return -1;
 8004e00:	f04f 33ff 	mov.w	r3, #4294967295
 8004e04:	e022      	b.n	8004e4c <mpu_write_mem+0x98>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 8004e06:	4b13      	ldr	r3, [pc, #76]	; (8004e54 <mpu_write_mem+0xa0>)
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	7818      	ldrb	r0, [r3, #0]
 8004e0c:	4b11      	ldr	r3, [pc, #68]	; (8004e54 <mpu_write_mem+0xa0>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	7e19      	ldrb	r1, [r3, #24]
 8004e12:	f107 030c 	add.w	r3, r7, #12
 8004e16:	2202      	movs	r2, #2
 8004e18:	f000 f9aa 	bl	8005170 <mpuWriteLen>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d002      	beq.n	8004e28 <mpu_write_mem+0x74>
        return -1;
 8004e22:	f04f 33ff 	mov.w	r3, #4294967295
 8004e26:	e011      	b.n	8004e4c <mpu_write_mem+0x98>
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
 8004e28:	4b0a      	ldr	r3, [pc, #40]	; (8004e54 <mpu_write_mem+0xa0>)
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	7818      	ldrb	r0, [r3, #0]
 8004e2e:	4b09      	ldr	r3, [pc, #36]	; (8004e54 <mpu_write_mem+0xa0>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	7d59      	ldrb	r1, [r3, #21]
 8004e34:	88bb      	ldrh	r3, [r7, #4]
 8004e36:	b2da      	uxtb	r2, r3
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	f000 f999 	bl	8005170 <mpuWriteLen>
 8004e3e:	4603      	mov	r3, r0
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d002      	beq.n	8004e4a <mpu_write_mem+0x96>
        return -1;
 8004e44:	f04f 33ff 	mov.w	r3, #4294967295
 8004e48:	e000      	b.n	8004e4c <mpu_write_mem+0x98>
    return 0;
 8004e4a:	2300      	movs	r3, #0
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	3710      	adds	r7, #16
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bd80      	pop	{r7, pc}
 8004e54:	20000014 	.word	0x20000014

08004e58 <mpu_read_mem>:
 *  @param[out] data        Bytes read from memory.
 *  @return     0 if successful.
 */
int mpu_read_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b084      	sub	sp, #16
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	4603      	mov	r3, r0
 8004e60:	603a      	str	r2, [r7, #0]
 8004e62:	80fb      	strh	r3, [r7, #6]
 8004e64:	460b      	mov	r3, r1
 8004e66:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d102      	bne.n	8004e74 <mpu_read_mem+0x1c>
        return -1;
 8004e6e:	f04f 33ff 	mov.w	r3, #4294967295
 8004e72:	e03d      	b.n	8004ef0 <mpu_read_mem+0x98>
    if (!st.chip_cfg.sensors)
 8004e74:	4b20      	ldr	r3, [pc, #128]	; (8004ef8 <mpu_read_mem+0xa0>)
 8004e76:	7a9b      	ldrb	r3, [r3, #10]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d102      	bne.n	8004e82 <mpu_read_mem+0x2a>
        return -1;
 8004e7c:	f04f 33ff 	mov.w	r3, #4294967295
 8004e80:	e036      	b.n	8004ef0 <mpu_read_mem+0x98>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 8004e82:	88fb      	ldrh	r3, [r7, #6]
 8004e84:	0a1b      	lsrs	r3, r3, #8
 8004e86:	b29b      	uxth	r3, r3
 8004e88:	b2db      	uxtb	r3, r3
 8004e8a:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 8004e8c:	88fb      	ldrh	r3, [r7, #6]
 8004e8e:	b2db      	uxtb	r3, r3
 8004e90:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 8004e92:	7b7b      	ldrb	r3, [r7, #13]
 8004e94:	461a      	mov	r2, r3
 8004e96:	88bb      	ldrh	r3, [r7, #4]
 8004e98:	4413      	add	r3, r2
 8004e9a:	4a17      	ldr	r2, [pc, #92]	; (8004ef8 <mpu_read_mem+0xa0>)
 8004e9c:	6852      	ldr	r2, [r2, #4]
 8004e9e:	8952      	ldrh	r2, [r2, #10]
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	dd02      	ble.n	8004eaa <mpu_read_mem+0x52>
        return -1;
 8004ea4:	f04f 33ff 	mov.w	r3, #4294967295
 8004ea8:	e022      	b.n	8004ef0 <mpu_read_mem+0x98>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 8004eaa:	4b13      	ldr	r3, [pc, #76]	; (8004ef8 <mpu_read_mem+0xa0>)
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	7818      	ldrb	r0, [r3, #0]
 8004eb0:	4b11      	ldr	r3, [pc, #68]	; (8004ef8 <mpu_read_mem+0xa0>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	7e19      	ldrb	r1, [r3, #24]
 8004eb6:	f107 030c 	add.w	r3, r7, #12
 8004eba:	2202      	movs	r2, #2
 8004ebc:	f000 f958 	bl	8005170 <mpuWriteLen>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d002      	beq.n	8004ecc <mpu_read_mem+0x74>
        return -1;
 8004ec6:	f04f 33ff 	mov.w	r3, #4294967295
 8004eca:	e011      	b.n	8004ef0 <mpu_read_mem+0x98>
    if (i2c_read(st.hw->addr, st.reg->mem_r_w, length, data))
 8004ecc:	4b0a      	ldr	r3, [pc, #40]	; (8004ef8 <mpu_read_mem+0xa0>)
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	7818      	ldrb	r0, [r3, #0]
 8004ed2:	4b09      	ldr	r3, [pc, #36]	; (8004ef8 <mpu_read_mem+0xa0>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	7d59      	ldrb	r1, [r3, #21]
 8004ed8:	88bb      	ldrh	r3, [r7, #4]
 8004eda:	b2da      	uxtb	r2, r3
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	f000 f981 	bl	80051e4 <mpuReadLen>
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d002      	beq.n	8004eee <mpu_read_mem+0x96>
        return -1;
 8004ee8:	f04f 33ff 	mov.w	r3, #4294967295
 8004eec:	e000      	b.n	8004ef0 <mpu_read_mem+0x98>
    return 0;
 8004eee:	2300      	movs	r3, #0
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	3710      	adds	r7, #16
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bd80      	pop	{r7, pc}
 8004ef8:	20000014 	.word	0x20000014

08004efc <mpu_load_firmware>:
 *  @param[in]  sample_rate Fixed sampling rate used when DMP is enabled.
 *  @return     0 if successful.
 */
int mpu_load_firmware(unsigned short length, const unsigned char *firmware,
    unsigned short start_addr, unsigned short sample_rate)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b08a      	sub	sp, #40	; 0x28
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	60b9      	str	r1, [r7, #8]
 8004f04:	4611      	mov	r1, r2
 8004f06:	461a      	mov	r2, r3
 8004f08:	4603      	mov	r3, r0
 8004f0a:	81fb      	strh	r3, [r7, #14]
 8004f0c:	460b      	mov	r3, r1
 8004f0e:	81bb      	strh	r3, [r7, #12]
 8004f10:	4613      	mov	r3, r2
 8004f12:	80fb      	strh	r3, [r7, #6]
    unsigned short this_write;
    /* Must divide evenly into st.hw->bank_size to avoid bank crossings. */
#define LOAD_CHUNK  (16)
    unsigned char cur[LOAD_CHUNK], tmp[2];

    if (st.chip_cfg.dmp_loaded)
 8004f14:	4b37      	ldr	r3, [pc, #220]	; (8004ff4 <mpu_load_firmware+0xf8>)
 8004f16:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d002      	beq.n	8004f24 <mpu_load_firmware+0x28>
        /* DMP should only be loaded once. */
        return -1;
 8004f1e:	f04f 33ff 	mov.w	r3, #4294967295
 8004f22:	e062      	b.n	8004fea <mpu_load_firmware+0xee>

    if (!firmware)
 8004f24:	68bb      	ldr	r3, [r7, #8]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d102      	bne.n	8004f30 <mpu_load_firmware+0x34>
        return -1;
 8004f2a:	f04f 33ff 	mov.w	r3, #4294967295
 8004f2e:	e05c      	b.n	8004fea <mpu_load_firmware+0xee>
    for (ii = 0; ii < length; ii += this_write) {
 8004f30:	2300      	movs	r3, #0
 8004f32:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004f34:	e034      	b.n	8004fa0 <mpu_load_firmware+0xa4>
        this_write = min(LOAD_CHUNK, length - ii);
 8004f36:	89fa      	ldrh	r2, [r7, #14]
 8004f38:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004f3a:	1ad3      	subs	r3, r2, r3
 8004f3c:	2b10      	cmp	r3, #16
 8004f3e:	bfa8      	it	ge
 8004f40:	2310      	movge	r3, #16
 8004f42:	84bb      	strh	r3, [r7, #36]	; 0x24
        if (mpu_write_mem(ii, this_write, (unsigned char*)&firmware[ii]))
 8004f44:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004f46:	68ba      	ldr	r2, [r7, #8]
 8004f48:	441a      	add	r2, r3
 8004f4a:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8004f4c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004f4e:	4618      	mov	r0, r3
 8004f50:	f7ff ff30 	bl	8004db4 <mpu_write_mem>
 8004f54:	4603      	mov	r3, r0
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d002      	beq.n	8004f60 <mpu_load_firmware+0x64>
            return -1;
 8004f5a:	f04f 33ff 	mov.w	r3, #4294967295
 8004f5e:	e044      	b.n	8004fea <mpu_load_firmware+0xee>
        if (mpu_read_mem(ii, this_write, cur))
 8004f60:	f107 0214 	add.w	r2, r7, #20
 8004f64:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8004f66:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004f68:	4618      	mov	r0, r3
 8004f6a:	f7ff ff75 	bl	8004e58 <mpu_read_mem>
 8004f6e:	4603      	mov	r3, r0
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d002      	beq.n	8004f7a <mpu_load_firmware+0x7e>
            return -1;
 8004f74:	f04f 33ff 	mov.w	r3, #4294967295
 8004f78:	e037      	b.n	8004fea <mpu_load_firmware+0xee>
        if (memcmp(firmware+ii, cur, this_write))
 8004f7a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004f7c:	68ba      	ldr	r2, [r7, #8]
 8004f7e:	4413      	add	r3, r2
 8004f80:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004f82:	f107 0114 	add.w	r1, r7, #20
 8004f86:	4618      	mov	r0, r3
 8004f88:	f004 f9aa 	bl	80092e0 <memcmp>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d002      	beq.n	8004f98 <mpu_load_firmware+0x9c>
            return -2;
 8004f92:	f06f 0301 	mvn.w	r3, #1
 8004f96:	e028      	b.n	8004fea <mpu_load_firmware+0xee>
    for (ii = 0; ii < length; ii += this_write) {
 8004f98:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004f9a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004f9c:	4413      	add	r3, r2
 8004f9e:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004fa0:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004fa2:	89fb      	ldrh	r3, [r7, #14]
 8004fa4:	429a      	cmp	r2, r3
 8004fa6:	d3c6      	bcc.n	8004f36 <mpu_load_firmware+0x3a>
    }

    /* Set program start address. */
    tmp[0] = start_addr >> 8;
 8004fa8:	89bb      	ldrh	r3, [r7, #12]
 8004faa:	0a1b      	lsrs	r3, r3, #8
 8004fac:	b29b      	uxth	r3, r3
 8004fae:	b2db      	uxtb	r3, r3
 8004fb0:	743b      	strb	r3, [r7, #16]
    tmp[1] = start_addr & 0xFF;
 8004fb2:	89bb      	ldrh	r3, [r7, #12]
 8004fb4:	b2db      	uxtb	r3, r3
 8004fb6:	747b      	strb	r3, [r7, #17]
    if (i2c_write(st.hw->addr, st.reg->prgm_start_h, 2, tmp))
 8004fb8:	4b0e      	ldr	r3, [pc, #56]	; (8004ff4 <mpu_load_firmware+0xf8>)
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	7818      	ldrb	r0, [r3, #0]
 8004fbe:	4b0d      	ldr	r3, [pc, #52]	; (8004ff4 <mpu_load_firmware+0xf8>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	7e99      	ldrb	r1, [r3, #26]
 8004fc4:	f107 0310 	add.w	r3, r7, #16
 8004fc8:	2202      	movs	r2, #2
 8004fca:	f000 f8d1 	bl	8005170 <mpuWriteLen>
 8004fce:	4603      	mov	r3, r0
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d002      	beq.n	8004fda <mpu_load_firmware+0xde>
        return -1;
 8004fd4:	f04f 33ff 	mov.w	r3, #4294967295
 8004fd8:	e007      	b.n	8004fea <mpu_load_firmware+0xee>

    st.chip_cfg.dmp_loaded = 1;
 8004fda:	4b06      	ldr	r3, [pc, #24]	; (8004ff4 <mpu_load_firmware+0xf8>)
 8004fdc:	2201      	movs	r2, #1
 8004fde:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    st.chip_cfg.dmp_sample_rate = sample_rate;
 8004fe2:	4a04      	ldr	r2, [pc, #16]	; (8004ff4 <mpu_load_firmware+0xf8>)
 8004fe4:	88fb      	ldrh	r3, [r7, #6]
 8004fe6:	84d3      	strh	r3, [r2, #38]	; 0x26
    return 0;
 8004fe8:	2300      	movs	r3, #0
}
 8004fea:	4618      	mov	r0, r3
 8004fec:	3728      	adds	r7, #40	; 0x28
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bd80      	pop	{r7, pc}
 8004ff2:	bf00      	nop
 8004ff4:	20000014 	.word	0x20000014

08004ff8 <mpu_set_dmp_state>:
 *  @brief      Enable/disable DMP support.
 *  @param[in]  enable  1 to turn on the DMP.
 *  @return     0 if successful.
 */
int mpu_set_dmp_state(unsigned char enable)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b084      	sub	sp, #16
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	4603      	mov	r3, r0
 8005000:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
 8005002:	4b26      	ldr	r3, [pc, #152]	; (800509c <mpu_set_dmp_state+0xa4>)
 8005004:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005008:	79fa      	ldrb	r2, [r7, #7]
 800500a:	429a      	cmp	r2, r3
 800500c:	d101      	bne.n	8005012 <mpu_set_dmp_state+0x1a>
        return 0;
 800500e:	2300      	movs	r3, #0
 8005010:	e040      	b.n	8005094 <mpu_set_dmp_state+0x9c>

    if (enable) {
 8005012:	79fb      	ldrb	r3, [r7, #7]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d027      	beq.n	8005068 <mpu_set_dmp_state+0x70>
        if (!st.chip_cfg.dmp_loaded)
 8005018:	4b20      	ldr	r3, [pc, #128]	; (800509c <mpu_set_dmp_state+0xa4>)
 800501a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800501e:	2b00      	cmp	r3, #0
 8005020:	d102      	bne.n	8005028 <mpu_set_dmp_state+0x30>
            return -1;
 8005022:	f04f 33ff 	mov.w	r3, #4294967295
 8005026:	e035      	b.n	8005094 <mpu_set_dmp_state+0x9c>
        /* Disable data ready interrupt. */
        set_int_enable(0);
 8005028:	2000      	movs	r0, #0
 800502a:	f7fe f921 	bl	8003270 <set_int_enable>
        /* Disable bypass mode. */
        mpu_set_bypass(0);
 800502e:	2000      	movs	r0, #0
 8005030:	f7ff f808 	bl	8004044 <mpu_set_bypass>
        /* Keep constant sample rate, FIFO rate controlled by DMP. */
        mpu_set_sample_rate(st.chip_cfg.dmp_sample_rate);
 8005034:	4b19      	ldr	r3, [pc, #100]	; (800509c <mpu_set_dmp_state+0xa4>)
 8005036:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005038:	4618      	mov	r0, r3
 800503a:	f7fe fdc1 	bl	8003bc0 <mpu_set_sample_rate>
        /* Remove FIFO elements. */
        tmp = 0;
 800503e:	2300      	movs	r3, #0
 8005040:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 8005042:	4b16      	ldr	r3, [pc, #88]	; (800509c <mpu_set_dmp_state+0xa4>)
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	7818      	ldrb	r0, [r3, #0]
 8005048:	f107 030f 	add.w	r3, r7, #15
 800504c:	2201      	movs	r2, #1
 800504e:	2123      	movs	r1, #35	; 0x23
 8005050:	f000 f88e 	bl	8005170 <mpuWriteLen>
        st.chip_cfg.dmp_on = 1;
 8005054:	4b11      	ldr	r3, [pc, #68]	; (800509c <mpu_set_dmp_state+0xa4>)
 8005056:	2201      	movs	r2, #1
 8005058:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        /* Enable DMP interrupt. */
        set_int_enable(1);
 800505c:	2001      	movs	r0, #1
 800505e:	f7fe f907 	bl	8003270 <set_int_enable>
        mpu_reset_fifo();
 8005062:	f7fe fadd 	bl	8003620 <mpu_reset_fifo>
 8005066:	e014      	b.n	8005092 <mpu_set_dmp_state+0x9a>
    } else {
        /* Disable DMP interrupt. */
        set_int_enable(0);
 8005068:	2000      	movs	r0, #0
 800506a:	f7fe f901 	bl	8003270 <set_int_enable>
        /* Restore FIFO settings. */
        tmp = st.chip_cfg.fifo_enable;
 800506e:	4b0b      	ldr	r3, [pc, #44]	; (800509c <mpu_set_dmp_state+0xa4>)
 8005070:	7c1b      	ldrb	r3, [r3, #16]
 8005072:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 8005074:	4b09      	ldr	r3, [pc, #36]	; (800509c <mpu_set_dmp_state+0xa4>)
 8005076:	685b      	ldr	r3, [r3, #4]
 8005078:	7818      	ldrb	r0, [r3, #0]
 800507a:	f107 030f 	add.w	r3, r7, #15
 800507e:	2201      	movs	r2, #1
 8005080:	2123      	movs	r1, #35	; 0x23
 8005082:	f000 f875 	bl	8005170 <mpuWriteLen>
        st.chip_cfg.dmp_on = 0;
 8005086:	4b05      	ldr	r3, [pc, #20]	; (800509c <mpu_set_dmp_state+0xa4>)
 8005088:	2200      	movs	r2, #0
 800508a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        mpu_reset_fifo();
 800508e:	f7fe fac7 	bl	8003620 <mpu_reset_fifo>
    }
    return 0;
 8005092:	2300      	movs	r3, #0
}
 8005094:	4618      	mov	r0, r3
 8005096:	3710      	adds	r7, #16
 8005098:	46bd      	mov	sp, r7
 800509a:	bd80      	pop	{r7, pc}
 800509c:	20000014 	.word	0x20000014

080050a0 <inv_row_2_scale>:
    st.chip_cfg.int_motion_only = 0;
    return 0;
}

unsigned short inv_row_2_scale(const signed char *row)
{
 80050a0:	b480      	push	{r7}
 80050a2:	b085      	sub	sp, #20
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
    unsigned short b;

    if (row[0] > 0)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	f993 3000 	ldrsb.w	r3, [r3]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	dd02      	ble.n	80050b8 <inv_row_2_scale+0x18>
        b = 0;
 80050b2:	2300      	movs	r3, #0
 80050b4:	81fb      	strh	r3, [r7, #14]
 80050b6:	e02d      	b.n	8005114 <inv_row_2_scale+0x74>
    else if (row[0] < 0)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	f993 3000 	ldrsb.w	r3, [r3]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	da02      	bge.n	80050c8 <inv_row_2_scale+0x28>
        b = 4;
 80050c2:	2304      	movs	r3, #4
 80050c4:	81fb      	strh	r3, [r7, #14]
 80050c6:	e025      	b.n	8005114 <inv_row_2_scale+0x74>
    else if (row[1] > 0)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	3301      	adds	r3, #1
 80050cc:	f993 3000 	ldrsb.w	r3, [r3]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	dd02      	ble.n	80050da <inv_row_2_scale+0x3a>
        b = 1;
 80050d4:	2301      	movs	r3, #1
 80050d6:	81fb      	strh	r3, [r7, #14]
 80050d8:	e01c      	b.n	8005114 <inv_row_2_scale+0x74>
    else if (row[1] < 0)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	3301      	adds	r3, #1
 80050de:	f993 3000 	ldrsb.w	r3, [r3]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	da02      	bge.n	80050ec <inv_row_2_scale+0x4c>
        b = 5;
 80050e6:	2305      	movs	r3, #5
 80050e8:	81fb      	strh	r3, [r7, #14]
 80050ea:	e013      	b.n	8005114 <inv_row_2_scale+0x74>
    else if (row[2] > 0)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	3302      	adds	r3, #2
 80050f0:	f993 3000 	ldrsb.w	r3, [r3]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	dd02      	ble.n	80050fe <inv_row_2_scale+0x5e>
        b = 2;
 80050f8:	2302      	movs	r3, #2
 80050fa:	81fb      	strh	r3, [r7, #14]
 80050fc:	e00a      	b.n	8005114 <inv_row_2_scale+0x74>
    else if (row[2] < 0)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	3302      	adds	r3, #2
 8005102:	f993 3000 	ldrsb.w	r3, [r3]
 8005106:	2b00      	cmp	r3, #0
 8005108:	da02      	bge.n	8005110 <inv_row_2_scale+0x70>
        b = 6;
 800510a:	2306      	movs	r3, #6
 800510c:	81fb      	strh	r3, [r7, #14]
 800510e:	e001      	b.n	8005114 <inv_row_2_scale+0x74>
    else
        b = 7;      // error
 8005110:	2307      	movs	r3, #7
 8005112:	81fb      	strh	r3, [r7, #14]
    return b;
 8005114:	89fb      	ldrh	r3, [r7, #14]
}
 8005116:	4618      	mov	r0, r3
 8005118:	3714      	adds	r7, #20
 800511a:	46bd      	mov	sp, r7
 800511c:	bc80      	pop	{r7}
 800511e:	4770      	bx	lr

08005120 <inv_orientation_matrix_to_scalar>:

unsigned short inv_orientation_matrix_to_scalar(
    const signed char *mtx)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b084      	sub	sp, #16
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
       YZX  000_010_001
       ZXY  001_000_010
       ZYX  000_001_010
     */

    scalar = inv_row_2_scale(mtx);
 8005128:	6878      	ldr	r0, [r7, #4]
 800512a:	f7ff ffb9 	bl	80050a0 <inv_row_2_scale>
 800512e:	4603      	mov	r3, r0
 8005130:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 3) << 3;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	3303      	adds	r3, #3
 8005136:	4618      	mov	r0, r3
 8005138:	f7ff ffb2 	bl	80050a0 <inv_row_2_scale>
 800513c:	4603      	mov	r3, r0
 800513e:	00db      	lsls	r3, r3, #3
 8005140:	b21a      	sxth	r2, r3
 8005142:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005146:	4313      	orrs	r3, r2
 8005148:	b21b      	sxth	r3, r3
 800514a:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 6) << 6;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	3306      	adds	r3, #6
 8005150:	4618      	mov	r0, r3
 8005152:	f7ff ffa5 	bl	80050a0 <inv_row_2_scale>
 8005156:	4603      	mov	r3, r0
 8005158:	019b      	lsls	r3, r3, #6
 800515a:	b21a      	sxth	r2, r3
 800515c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005160:	4313      	orrs	r3, r2
 8005162:	b21b      	sxth	r3, r3
 8005164:	81fb      	strh	r3, [r7, #14]


    return scalar;
 8005166:	89fb      	ldrh	r3, [r7, #14]
}
 8005168:	4618      	mov	r0, r3
 800516a:	3710      	adds	r7, #16
 800516c:	46bd      	mov	sp, r7
 800516e:	bd80      	pop	{r7, pc}

08005170 <mpuWriteLen>:

/**Platform I2C Realize**/
static I2C_HandleTypeDef *i2cport = NULL;

static I2C_Error_t mpuWriteLen(uint8_t address, uint8_t reg, uint8_t len, uint8_t *buf)
{
 8005170:	b590      	push	{r4, r7, lr}
 8005172:	b087      	sub	sp, #28
 8005174:	af04      	add	r7, sp, #16
 8005176:	603b      	str	r3, [r7, #0]
 8005178:	4603      	mov	r3, r0
 800517a:	71fb      	strb	r3, [r7, #7]
 800517c:	460b      	mov	r3, r1
 800517e:	71bb      	strb	r3, [r7, #6]
 8005180:	4613      	mov	r3, r2
 8005182:	717b      	strb	r3, [r7, #5]
	if (HAL_I2C_IsDeviceReady(i2cport, address * 2, I2C_RETRY, I2C_TIMEOUT) == HAL_OK)
 8005184:	4b16      	ldr	r3, [pc, #88]	; (80051e0 <mpuWriteLen+0x70>)
 8005186:	6818      	ldr	r0, [r3, #0]
 8005188:	79fb      	ldrb	r3, [r7, #7]
 800518a:	b29b      	uxth	r3, r3
 800518c:	005b      	lsls	r3, r3, #1
 800518e:	b299      	uxth	r1, r3
 8005190:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005194:	2203      	movs	r2, #3
 8005196:	f002 fae3 	bl	8007760 <HAL_I2C_IsDeviceReady>
 800519a:	4603      	mov	r3, r0
 800519c:	2b00      	cmp	r3, #0
 800519e:	d119      	bne.n	80051d4 <mpuWriteLen+0x64>
	{
		if (HAL_I2C_Mem_Write(i2cport, address * 2, reg, I2C_MEMADD_SIZE_8BIT, buf, len, I2C_TIMEOUT) == HAL_OK)
 80051a0:	4b0f      	ldr	r3, [pc, #60]	; (80051e0 <mpuWriteLen+0x70>)
 80051a2:	6818      	ldr	r0, [r3, #0]
 80051a4:	79fb      	ldrb	r3, [r7, #7]
 80051a6:	b29b      	uxth	r3, r3
 80051a8:	005b      	lsls	r3, r3, #1
 80051aa:	b299      	uxth	r1, r3
 80051ac:	79bb      	ldrb	r3, [r7, #6]
 80051ae:	b29a      	uxth	r2, r3
 80051b0:	797b      	ldrb	r3, [r7, #5]
 80051b2:	b29b      	uxth	r3, r3
 80051b4:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 80051b8:	9402      	str	r4, [sp, #8]
 80051ba:	9301      	str	r3, [sp, #4]
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	9300      	str	r3, [sp, #0]
 80051c0:	2301      	movs	r3, #1
 80051c2:	f001 ff6b 	bl	800709c <HAL_I2C_Mem_Write>
 80051c6:	4603      	mov	r3, r0
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d101      	bne.n	80051d0 <mpuWriteLen+0x60>
		{
			return I2C_OK;
 80051cc:	2300      	movs	r3, #0
 80051ce:	e002      	b.n	80051d6 <mpuWriteLen+0x66>
		} else {
			return I2C_TransmissionTimeout;
 80051d0:	2304      	movs	r3, #4
 80051d2:	e000      	b.n	80051d6 <mpuWriteLen+0x66>
		}
	} else {
		return I2C_Busy;
 80051d4:	2301      	movs	r3, #1
	}
}
 80051d6:	4618      	mov	r0, r3
 80051d8:	370c      	adds	r7, #12
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd90      	pop	{r4, r7, pc}
 80051de:	bf00      	nop
 80051e0:	2000012c 	.word	0x2000012c

080051e4 <mpuReadLen>:

static I2C_Error_t mpuReadLen(uint8_t address, uint8_t reg, uint8_t len, uint8_t *buf)
{
 80051e4:	b590      	push	{r4, r7, lr}
 80051e6:	b087      	sub	sp, #28
 80051e8:	af04      	add	r7, sp, #16
 80051ea:	603b      	str	r3, [r7, #0]
 80051ec:	4603      	mov	r3, r0
 80051ee:	71fb      	strb	r3, [r7, #7]
 80051f0:	460b      	mov	r3, r1
 80051f2:	71bb      	strb	r3, [r7, #6]
 80051f4:	4613      	mov	r3, r2
 80051f6:	717b      	strb	r3, [r7, #5]
	if (HAL_I2C_IsDeviceReady(i2cport, (address * 2) + 1, I2C_RETRY, I2C_TIMEOUT) == HAL_OK) {
 80051f8:	4b18      	ldr	r3, [pc, #96]	; (800525c <mpuReadLen+0x78>)
 80051fa:	6818      	ldr	r0, [r3, #0]
 80051fc:	79fb      	ldrb	r3, [r7, #7]
 80051fe:	b29b      	uxth	r3, r3
 8005200:	005b      	lsls	r3, r3, #1
 8005202:	b29b      	uxth	r3, r3
 8005204:	3301      	adds	r3, #1
 8005206:	b299      	uxth	r1, r3
 8005208:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800520c:	2203      	movs	r2, #3
 800520e:	f002 faa7 	bl	8007760 <HAL_I2C_IsDeviceReady>
 8005212:	4603      	mov	r3, r0
 8005214:	2b00      	cmp	r3, #0
 8005216:	d11b      	bne.n	8005250 <mpuReadLen+0x6c>
		if (HAL_I2C_Mem_Read(i2cport, (address * 2) + 1, reg, I2C_MEMADD_SIZE_8BIT, buf, len, I2C_TIMEOUT) == HAL_OK)
 8005218:	4b10      	ldr	r3, [pc, #64]	; (800525c <mpuReadLen+0x78>)
 800521a:	6818      	ldr	r0, [r3, #0]
 800521c:	79fb      	ldrb	r3, [r7, #7]
 800521e:	b29b      	uxth	r3, r3
 8005220:	005b      	lsls	r3, r3, #1
 8005222:	b29b      	uxth	r3, r3
 8005224:	3301      	adds	r3, #1
 8005226:	b299      	uxth	r1, r3
 8005228:	79bb      	ldrb	r3, [r7, #6]
 800522a:	b29a      	uxth	r2, r3
 800522c:	797b      	ldrb	r3, [r7, #5]
 800522e:	b29b      	uxth	r3, r3
 8005230:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 8005234:	9402      	str	r4, [sp, #8]
 8005236:	9301      	str	r3, [sp, #4]
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	9300      	str	r3, [sp, #0]
 800523c:	2301      	movs	r3, #1
 800523e:	f002 f827 	bl	8007290 <HAL_I2C_Mem_Read>
 8005242:	4603      	mov	r3, r0
 8005244:	2b00      	cmp	r3, #0
 8005246:	d101      	bne.n	800524c <mpuReadLen+0x68>
		{
			return I2C_OK;
 8005248:	2300      	movs	r3, #0
 800524a:	e002      	b.n	8005252 <mpuReadLen+0x6e>
		} else {
			return I2C_TransmissionTimeout;
 800524c:	2304      	movs	r3, #4
 800524e:	e000      	b.n	8005252 <mpuReadLen+0x6e>
		}
	} else {
		return I2C_Busy;
 8005250:	2301      	movs	r3, #1
	}
}
 8005252:	4618      	mov	r0, r3
 8005254:	370c      	adds	r7, #12
 8005256:	46bd      	mov	sp, r7
 8005258:	bd90      	pop	{r4, r7, pc}
 800525a:	bf00      	nop
 800525c:	2000012c 	.word	0x2000012c

08005260 <run_self_test>:
static signed char gyro_orientation[9] = { 1, 0, 0,
                                           0, 1, 0,
                                           0, 0, 1 };

uint8_t run_self_test(void)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b08a      	sub	sp, #40	; 0x28
 8005264:	af00      	add	r7, sp, #0
	int result;
	//char test_packet[4] = {0};
	long gyro[3], accel[3];
	result = mpu_run_self_test(gyro, accel);
 8005266:	f107 020c 	add.w	r2, r7, #12
 800526a:	f107 0318 	add.w	r3, r7, #24
 800526e:	4611      	mov	r1, r2
 8005270:	4618      	mov	r0, r3
 8005272:	f7ff fccb 	bl	8004c0c <mpu_run_self_test>
 8005276:	6278      	str	r0, [r7, #36]	; 0x24
	if (result == 0x3)
 8005278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800527a:	2b03      	cmp	r3, #3
 800527c:	d155      	bne.n	800532a <run_self_test+0xca>
		/* Test passed. We can trust the gyro data here, so let's push it down
		* to the DMP.
		*/
		float sens;
		unsigned short accel_sens;
		mpu_get_gyro_sens(&sens);
 800527e:	f107 0308 	add.w	r3, r7, #8
 8005282:	4618      	mov	r0, r3
 8005284:	f7fe fd02 	bl	8003c8c <mpu_get_gyro_sens>
		gyro[0] = (long)(gyro[0] * sens);
 8005288:	69bb      	ldr	r3, [r7, #24]
 800528a:	4618      	mov	r0, r3
 800528c:	f7fb fcd6 	bl	8000c3c <__aeabi_i2f>
 8005290:	4602      	mov	r2, r0
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	4619      	mov	r1, r3
 8005296:	4610      	mov	r0, r2
 8005298:	f7fb fd24 	bl	8000ce4 <__aeabi_fmul>
 800529c:	4603      	mov	r3, r0
 800529e:	4618      	mov	r0, r3
 80052a0:	f7fb fee6 	bl	8001070 <__aeabi_f2iz>
 80052a4:	4603      	mov	r3, r0
 80052a6:	61bb      	str	r3, [r7, #24]
		gyro[1] = (long)(gyro[1] * sens);
 80052a8:	69fb      	ldr	r3, [r7, #28]
 80052aa:	4618      	mov	r0, r3
 80052ac:	f7fb fcc6 	bl	8000c3c <__aeabi_i2f>
 80052b0:	4602      	mov	r2, r0
 80052b2:	68bb      	ldr	r3, [r7, #8]
 80052b4:	4619      	mov	r1, r3
 80052b6:	4610      	mov	r0, r2
 80052b8:	f7fb fd14 	bl	8000ce4 <__aeabi_fmul>
 80052bc:	4603      	mov	r3, r0
 80052be:	4618      	mov	r0, r3
 80052c0:	f7fb fed6 	bl	8001070 <__aeabi_f2iz>
 80052c4:	4603      	mov	r3, r0
 80052c6:	61fb      	str	r3, [r7, #28]
		gyro[2] = (long)(gyro[2] * sens);
 80052c8:	6a3b      	ldr	r3, [r7, #32]
 80052ca:	4618      	mov	r0, r3
 80052cc:	f7fb fcb6 	bl	8000c3c <__aeabi_i2f>
 80052d0:	4602      	mov	r2, r0
 80052d2:	68bb      	ldr	r3, [r7, #8]
 80052d4:	4619      	mov	r1, r3
 80052d6:	4610      	mov	r0, r2
 80052d8:	f7fb fd04 	bl	8000ce4 <__aeabi_fmul>
 80052dc:	4603      	mov	r3, r0
 80052de:	4618      	mov	r0, r3
 80052e0:	f7fb fec6 	bl	8001070 <__aeabi_f2iz>
 80052e4:	4603      	mov	r3, r0
 80052e6:	623b      	str	r3, [r7, #32]
		dmp_set_gyro_bias(gyro);
 80052e8:	f107 0318 	add.w	r3, r7, #24
 80052ec:	4618      	mov	r0, r3
 80052ee:	f000 fb15 	bl	800591c <dmp_set_gyro_bias>
		mpu_get_accel_sens(&accel_sens);
 80052f2:	1dbb      	adds	r3, r7, #6
 80052f4:	4618      	mov	r0, r3
 80052f6:	f7fe fd01 	bl	8003cfc <mpu_get_accel_sens>
		accel_sens = 0;
 80052fa:	2300      	movs	r3, #0
 80052fc:	80fb      	strh	r3, [r7, #6]
		accel[0] *= accel_sens;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	88fa      	ldrh	r2, [r7, #6]
 8005302:	fb02 f303 	mul.w	r3, r2, r3
 8005306:	60fb      	str	r3, [r7, #12]
		accel[1] *= accel_sens;
 8005308:	693b      	ldr	r3, [r7, #16]
 800530a:	88fa      	ldrh	r2, [r7, #6]
 800530c:	fb02 f303 	mul.w	r3, r2, r3
 8005310:	613b      	str	r3, [r7, #16]
		accel[2] *= accel_sens;
 8005312:	697b      	ldr	r3, [r7, #20]
 8005314:	88fa      	ldrh	r2, [r7, #6]
 8005316:	fb02 f303 	mul.w	r3, r2, r3
 800531a:	617b      	str	r3, [r7, #20]
		dmp_set_accel_bias(accel);
 800531c:	f107 030c 	add.w	r3, r7, #12
 8005320:	4618      	mov	r0, r3
 8005322:	f000 fbe1 	bl	8005ae8 <dmp_set_accel_bias>
		return 0;
 8005326:	2300      	movs	r3, #0
 8005328:	e000      	b.n	800532c <run_self_test+0xcc>
	}else return 1;
 800532a:	2301      	movs	r3, #1
}
 800532c:	4618      	mov	r0, r3
 800532e:	3728      	adds	r7, #40	; 0x28
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}

08005334 <MPU_DMP_Init>:

MPU_Error_t MPU_DMP_Init(I2C_HandleTypeDef *port, uint16_t frequency)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b082      	sub	sp, #8
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
 800533c:	460b      	mov	r3, r1
 800533e:	807b      	strh	r3, [r7, #2]
	i2cport = port;
 8005340:	4a2b      	ldr	r2, [pc, #172]	; (80053f0 <MPU_DMP_Init+0xbc>)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6013      	str	r3, [r2, #0]
	if(mpu_init() == 0)
 8005346:	f7fd ffed 	bl	8003324 <mpu_init>
 800534a:	4603      	mov	r3, r0
 800534c:	2b00      	cmp	r3, #0
 800534e:	d149      	bne.n	80053e4 <MPU_DMP_Init+0xb0>
	{
		if(mpu_set_sensors(INV_XYZ_GYRO|INV_XYZ_ACCEL) != 0)
 8005350:	2078      	movs	r0, #120	; 0x78
 8005352:	f7fe fd73 	bl	8003e3c <mpu_set_sensors>
 8005356:	4603      	mov	r3, r0
 8005358:	2b00      	cmp	r3, #0
 800535a:	d001      	beq.n	8005360 <MPU_DMP_Init+0x2c>
			return MPU_I2C_Error;
 800535c:	2302      	movs	r3, #2
 800535e:	e042      	b.n	80053e6 <MPU_DMP_Init+0xb2>
		if(mpu_configure_fifo(INV_XYZ_GYRO|INV_XYZ_ACCEL) != 0)
 8005360:	2078      	movs	r0, #120	; 0x78
 8005362:	f7fe fd19 	bl	8003d98 <mpu_configure_fifo>
 8005366:	4603      	mov	r3, r0
 8005368:	2b00      	cmp	r3, #0
 800536a:	d001      	beq.n	8005370 <MPU_DMP_Init+0x3c>
			return MPU_ConfigureError;
 800536c:	2303      	movs	r3, #3
 800536e:	e03a      	b.n	80053e6 <MPU_DMP_Init+0xb2>
		if(mpu_set_sample_rate(frequency) != 0)
 8005370:	887b      	ldrh	r3, [r7, #2]
 8005372:	4618      	mov	r0, r3
 8005374:	f7fe fc24 	bl	8003bc0 <mpu_set_sample_rate>
 8005378:	4603      	mov	r3, r0
 800537a:	2b00      	cmp	r3, #0
 800537c:	d001      	beq.n	8005382 <MPU_DMP_Init+0x4e>
			return MPU_SetSampleRateError;
 800537e:	2304      	movs	r3, #4
 8005380:	e031      	b.n	80053e6 <MPU_DMP_Init+0xb2>
		if(dmp_load_motion_driver_firmware() != 0)
 8005382:	f000 f9c9 	bl	8005718 <dmp_load_motion_driver_firmware>
 8005386:	4603      	mov	r3, r0
 8005388:	2b00      	cmp	r3, #0
 800538a:	d001      	beq.n	8005390 <MPU_DMP_Init+0x5c>
			return MPU_I2C_Error;
 800538c:	2302      	movs	r3, #2
 800538e:	e02a      	b.n	80053e6 <MPU_DMP_Init+0xb2>
		if(dmp_set_orientation(inv_orientation_matrix_to_scalar(gyro_orientation)) != 0)
 8005390:	4818      	ldr	r0, [pc, #96]	; (80053f4 <MPU_DMP_Init+0xc0>)
 8005392:	f7ff fec5 	bl	8005120 <inv_orientation_matrix_to_scalar>
 8005396:	4603      	mov	r3, r0
 8005398:	4618      	mov	r0, r3
 800539a:	f000 f9cd 	bl	8005738 <dmp_set_orientation>
 800539e:	4603      	mov	r3, r0
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d001      	beq.n	80053a8 <MPU_DMP_Init+0x74>
			return MPU_I2C_Error;
 80053a4:	2302      	movs	r3, #2
 80053a6:	e01e      	b.n	80053e6 <MPU_DMP_Init+0xb2>
		dmp_enable_feature(DMP_FEATURE_6X_LP_QUAT | DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT
 80053a8:	f240 1073 	movw	r0, #371	; 0x173
 80053ac:	f000 fef6 	bl	800619c <dmp_enable_feature>
				| DMP_FEATURE_SEND_RAW_ACCEL | DMP_FEATURE_SEND_CAL_GYRO | DMP_FEATURE_GYRO_CAL);
		if(dmp_set_fifo_rate(frequency) != 0)
 80053b0:	887b      	ldrh	r3, [r7, #2]
 80053b2:	4618      	mov	r0, r3
 80053b4:	f000 fc74 	bl	8005ca0 <dmp_set_fifo_rate>
 80053b8:	4603      	mov	r3, r0
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d001      	beq.n	80053c2 <MPU_DMP_Init+0x8e>
			return MPU_SetFifoError;
 80053be:	2306      	movs	r3, #6
 80053c0:	e011      	b.n	80053e6 <MPU_DMP_Init+0xb2>
		if(run_self_test() != 0)
 80053c2:	f7ff ff4d 	bl	8005260 <run_self_test>
 80053c6:	4603      	mov	r3, r0
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d001      	beq.n	80053d0 <MPU_DMP_Init+0x9c>
			return MPU_SelfTestError;
 80053cc:	2307      	movs	r3, #7
 80053ce:	e00a      	b.n	80053e6 <MPU_DMP_Init+0xb2>
		if(mpu_set_dmp_state(1) != 0)
 80053d0:	2001      	movs	r0, #1
 80053d2:	f7ff fe11 	bl	8004ff8 <mpu_set_dmp_state>
 80053d6:	4603      	mov	r3, r0
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d001      	beq.n	80053e0 <MPU_DMP_Init+0xac>
			return MPU_LoadDMP_Error;
 80053dc:	2305      	movs	r3, #5
 80053de:	e002      	b.n	80053e6 <MPU_DMP_Init+0xb2>
		return MPU_OK;
 80053e0:	2300      	movs	r3, #0
 80053e2:	e000      	b.n	80053e6 <MPU_DMP_Init+0xb2>
	} else {
		return MPU_Init_Error;
 80053e4:	2301      	movs	r3, #1
	}
}
 80053e6:	4618      	mov	r0, r3
 80053e8:	3708      	adds	r7, #8
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bd80      	pop	{r7, pc}
 80053ee:	bf00      	nop
 80053f0:	2000012c 	.word	0x2000012c
 80053f4:	20000040 	.word	0x20000040

080053f8 <MPU_DMP_GetEularAngle>:

MPU_Error_t MPU_DMP_GetEularAngle(float *pitch, float *roll, float *yaw)
{
 80053f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80053fa:	b095      	sub	sp, #84	; 0x54
 80053fc:	af02      	add	r7, sp, #8
 80053fe:	60f8      	str	r0, [r7, #12]
 8005400:	60b9      	str	r1, [r7, #8]
 8005402:	607a      	str	r2, [r7, #4]
	float q0=1.0f,q1=0.0f,q2=0.0f,q3=0.0f;
 8005404:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8005408:	647b      	str	r3, [r7, #68]	; 0x44
 800540a:	f04f 0300 	mov.w	r3, #0
 800540e:	643b      	str	r3, [r7, #64]	; 0x40
 8005410:	f04f 0300 	mov.w	r3, #0
 8005414:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005416:	f04f 0300 	mov.w	r3, #0
 800541a:	63bb      	str	r3, [r7, #56]	; 0x38
	unsigned long sensor_timestamp;
	short gyro[3], accel[3], sensors;
	unsigned char more;
	long quat[4]; 
	if(dmp_read_fifo(gyro, accel, quat, &sensor_timestamp, &sensors,&more))return 1;	 
 800541c:	f107 0434 	add.w	r4, r7, #52	; 0x34
 8005420:	f107 0210 	add.w	r2, r7, #16
 8005424:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8005428:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 800542c:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8005430:	9301      	str	r3, [sp, #4]
 8005432:	f107 0322 	add.w	r3, r7, #34	; 0x22
 8005436:	9300      	str	r3, [sp, #0]
 8005438:	4623      	mov	r3, r4
 800543a:	f001 f899 	bl	8006570 <dmp_read_fifo>
 800543e:	4603      	mov	r3, r0
 8005440:	2b00      	cmp	r3, #0
 8005442:	d001      	beq.n	8005448 <MPU_DMP_GetEularAngle+0x50>
 8005444:	2301      	movs	r3, #1
 8005446:	e11e      	b.n	8005686 <MPU_DMP_GetEularAngle+0x28e>
	if (sensors & INV_XYZ_ACCEL)
	send_packet(PACKET_TYPE_ACCEL, accel); */
	/* Unlike gyro and accel, quaternions are written to the FIFO in the body frame, q30.
	 * The orientation is set by the scalar passed to dmp_set_orientation during initialization. 
	**/
	if(sensors&INV_WXYZ_QUAT) 
 8005448:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800544c:	b29b      	uxth	r3, r3
 800544e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005452:	2b00      	cmp	r3, #0
 8005454:	f000 8116 	beq.w	8005684 <MPU_DMP_GetEularAngle+0x28c>
	{
		q0 = quat[0] / q30;
 8005458:	693b      	ldr	r3, [r7, #16]
 800545a:	4618      	mov	r0, r3
 800545c:	f7fb fbee 	bl	8000c3c <__aeabi_i2f>
 8005460:	4603      	mov	r3, r0
 8005462:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 8005466:	4618      	mov	r0, r3
 8005468:	f7fb fcf0 	bl	8000e4c <__aeabi_fdiv>
 800546c:	4603      	mov	r3, r0
 800546e:	647b      	str	r3, [r7, #68]	; 0x44
		q1 = quat[1] / q30;
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	4618      	mov	r0, r3
 8005474:	f7fb fbe2 	bl	8000c3c <__aeabi_i2f>
 8005478:	4603      	mov	r3, r0
 800547a:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 800547e:	4618      	mov	r0, r3
 8005480:	f7fb fce4 	bl	8000e4c <__aeabi_fdiv>
 8005484:	4603      	mov	r3, r0
 8005486:	643b      	str	r3, [r7, #64]	; 0x40
		q2 = quat[2] / q30;
 8005488:	69bb      	ldr	r3, [r7, #24]
 800548a:	4618      	mov	r0, r3
 800548c:	f7fb fbd6 	bl	8000c3c <__aeabi_i2f>
 8005490:	4603      	mov	r3, r0
 8005492:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 8005496:	4618      	mov	r0, r3
 8005498:	f7fb fcd8 	bl	8000e4c <__aeabi_fdiv>
 800549c:	4603      	mov	r3, r0
 800549e:	63fb      	str	r3, [r7, #60]	; 0x3c
		q3 = quat[3] / q30; 
 80054a0:	69fb      	ldr	r3, [r7, #28]
 80054a2:	4618      	mov	r0, r3
 80054a4:	f7fb fbca 	bl	8000c3c <__aeabi_i2f>
 80054a8:	4603      	mov	r3, r0
 80054aa:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 80054ae:	4618      	mov	r0, r3
 80054b0:	f7fb fccc 	bl	8000e4c <__aeabi_fdiv>
 80054b4:	4603      	mov	r3, r0
 80054b6:	63bb      	str	r3, [r7, #56]	; 0x38
		//
		*pitch = asin(-2 * q1 * q3 + 2 * q0* q2)* 57.3;	// pitch
 80054b8:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 80054bc:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80054be:	f7fb fc11 	bl	8000ce4 <__aeabi_fmul>
 80054c2:	4603      	mov	r3, r0
 80054c4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80054c6:	4618      	mov	r0, r3
 80054c8:	f7fb fc0c 	bl	8000ce4 <__aeabi_fmul>
 80054cc:	4603      	mov	r3, r0
 80054ce:	461c      	mov	r4, r3
 80054d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80054d2:	4619      	mov	r1, r3
 80054d4:	4618      	mov	r0, r3
 80054d6:	f7fb fafd 	bl	8000ad4 <__addsf3>
 80054da:	4603      	mov	r3, r0
 80054dc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80054de:	4618      	mov	r0, r3
 80054e0:	f7fb fc00 	bl	8000ce4 <__aeabi_fmul>
 80054e4:	4603      	mov	r3, r0
 80054e6:	4619      	mov	r1, r3
 80054e8:	4620      	mov	r0, r4
 80054ea:	f7fb faf3 	bl	8000ad4 <__addsf3>
 80054ee:	4603      	mov	r3, r0
 80054f0:	4618      	mov	r0, r3
 80054f2:	f7fa ff91 	bl	8000418 <__aeabi_f2d>
 80054f6:	4602      	mov	r2, r0
 80054f8:	460b      	mov	r3, r1
 80054fa:	4610      	mov	r0, r2
 80054fc:	4619      	mov	r1, r3
 80054fe:	f004 fedb 	bl	800a2b8 <asin>
 8005502:	a363      	add	r3, pc, #396	; (adr r3, 8005690 <MPU_DMP_GetEularAngle+0x298>)
 8005504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005508:	f7fa ffde 	bl	80004c8 <__aeabi_dmul>
 800550c:	4602      	mov	r2, r0
 800550e:	460b      	mov	r3, r1
 8005510:	4610      	mov	r0, r2
 8005512:	4619      	mov	r1, r3
 8005514:	f7fb fa88 	bl	8000a28 <__aeabi_d2f>
 8005518:	4602      	mov	r2, r0
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	601a      	str	r2, [r3, #0]
		*roll  = atan2(2 * q2 * q3 + 2 * q0 * q1, -2 * q1 * q1 - 2 * q2* q2 + 1)* 57.3;	// roll
 800551e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005520:	4619      	mov	r1, r3
 8005522:	4618      	mov	r0, r3
 8005524:	f7fb fad6 	bl	8000ad4 <__addsf3>
 8005528:	4603      	mov	r3, r0
 800552a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800552c:	4618      	mov	r0, r3
 800552e:	f7fb fbd9 	bl	8000ce4 <__aeabi_fmul>
 8005532:	4603      	mov	r3, r0
 8005534:	461c      	mov	r4, r3
 8005536:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005538:	4619      	mov	r1, r3
 800553a:	4618      	mov	r0, r3
 800553c:	f7fb faca 	bl	8000ad4 <__addsf3>
 8005540:	4603      	mov	r3, r0
 8005542:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005544:	4618      	mov	r0, r3
 8005546:	f7fb fbcd 	bl	8000ce4 <__aeabi_fmul>
 800554a:	4603      	mov	r3, r0
 800554c:	4619      	mov	r1, r3
 800554e:	4620      	mov	r0, r4
 8005550:	f7fb fac0 	bl	8000ad4 <__addsf3>
 8005554:	4603      	mov	r3, r0
 8005556:	4618      	mov	r0, r3
 8005558:	f7fa ff5e 	bl	8000418 <__aeabi_f2d>
 800555c:	4604      	mov	r4, r0
 800555e:	460d      	mov	r5, r1
 8005560:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8005564:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8005566:	f7fb fbbd 	bl	8000ce4 <__aeabi_fmul>
 800556a:	4603      	mov	r3, r0
 800556c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800556e:	4618      	mov	r0, r3
 8005570:	f7fb fbb8 	bl	8000ce4 <__aeabi_fmul>
 8005574:	4603      	mov	r3, r0
 8005576:	461e      	mov	r6, r3
 8005578:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800557a:	4619      	mov	r1, r3
 800557c:	4618      	mov	r0, r3
 800557e:	f7fb faa9 	bl	8000ad4 <__addsf3>
 8005582:	4603      	mov	r3, r0
 8005584:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005586:	4618      	mov	r0, r3
 8005588:	f7fb fbac 	bl	8000ce4 <__aeabi_fmul>
 800558c:	4603      	mov	r3, r0
 800558e:	4619      	mov	r1, r3
 8005590:	4630      	mov	r0, r6
 8005592:	f7fb fa9d 	bl	8000ad0 <__aeabi_fsub>
 8005596:	4603      	mov	r3, r0
 8005598:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800559c:	4618      	mov	r0, r3
 800559e:	f7fb fa99 	bl	8000ad4 <__addsf3>
 80055a2:	4603      	mov	r3, r0
 80055a4:	4618      	mov	r0, r3
 80055a6:	f7fa ff37 	bl	8000418 <__aeabi_f2d>
 80055aa:	4602      	mov	r2, r0
 80055ac:	460b      	mov	r3, r1
 80055ae:	4620      	mov	r0, r4
 80055b0:	4629      	mov	r1, r5
 80055b2:	f004 feaf 	bl	800a314 <atan2>
 80055b6:	a336      	add	r3, pc, #216	; (adr r3, 8005690 <MPU_DMP_GetEularAngle+0x298>)
 80055b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055bc:	f7fa ff84 	bl	80004c8 <__aeabi_dmul>
 80055c0:	4602      	mov	r2, r0
 80055c2:	460b      	mov	r3, r1
 80055c4:	4610      	mov	r0, r2
 80055c6:	4619      	mov	r1, r3
 80055c8:	f7fb fa2e 	bl	8000a28 <__aeabi_d2f>
 80055cc:	4602      	mov	r2, r0
 80055ce:	68bb      	ldr	r3, [r7, #8]
 80055d0:	601a      	str	r2, [r3, #0]
		*yaw   = atan2(2*(q1*q2 + q0*q3),q0*q0+q1*q1-q2*q2-q3*q3) * 57.3;	//yaw
 80055d2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80055d4:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80055d6:	f7fb fb85 	bl	8000ce4 <__aeabi_fmul>
 80055da:	4603      	mov	r3, r0
 80055dc:	461c      	mov	r4, r3
 80055de:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80055e0:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80055e2:	f7fb fb7f 	bl	8000ce4 <__aeabi_fmul>
 80055e6:	4603      	mov	r3, r0
 80055e8:	4619      	mov	r1, r3
 80055ea:	4620      	mov	r0, r4
 80055ec:	f7fb fa72 	bl	8000ad4 <__addsf3>
 80055f0:	4603      	mov	r3, r0
 80055f2:	4619      	mov	r1, r3
 80055f4:	4618      	mov	r0, r3
 80055f6:	f7fb fa6d 	bl	8000ad4 <__addsf3>
 80055fa:	4603      	mov	r3, r0
 80055fc:	4618      	mov	r0, r3
 80055fe:	f7fa ff0b 	bl	8000418 <__aeabi_f2d>
 8005602:	4604      	mov	r4, r0
 8005604:	460d      	mov	r5, r1
 8005606:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005608:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800560a:	f7fb fb6b 	bl	8000ce4 <__aeabi_fmul>
 800560e:	4603      	mov	r3, r0
 8005610:	461e      	mov	r6, r3
 8005612:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005614:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8005616:	f7fb fb65 	bl	8000ce4 <__aeabi_fmul>
 800561a:	4603      	mov	r3, r0
 800561c:	4619      	mov	r1, r3
 800561e:	4630      	mov	r0, r6
 8005620:	f7fb fa58 	bl	8000ad4 <__addsf3>
 8005624:	4603      	mov	r3, r0
 8005626:	461e      	mov	r6, r3
 8005628:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800562a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800562c:	f7fb fb5a 	bl	8000ce4 <__aeabi_fmul>
 8005630:	4603      	mov	r3, r0
 8005632:	4619      	mov	r1, r3
 8005634:	4630      	mov	r0, r6
 8005636:	f7fb fa4b 	bl	8000ad0 <__aeabi_fsub>
 800563a:	4603      	mov	r3, r0
 800563c:	461e      	mov	r6, r3
 800563e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005640:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005642:	f7fb fb4f 	bl	8000ce4 <__aeabi_fmul>
 8005646:	4603      	mov	r3, r0
 8005648:	4619      	mov	r1, r3
 800564a:	4630      	mov	r0, r6
 800564c:	f7fb fa40 	bl	8000ad0 <__aeabi_fsub>
 8005650:	4603      	mov	r3, r0
 8005652:	4618      	mov	r0, r3
 8005654:	f7fa fee0 	bl	8000418 <__aeabi_f2d>
 8005658:	4602      	mov	r2, r0
 800565a:	460b      	mov	r3, r1
 800565c:	4620      	mov	r0, r4
 800565e:	4629      	mov	r1, r5
 8005660:	f004 fe58 	bl	800a314 <atan2>
 8005664:	a30a      	add	r3, pc, #40	; (adr r3, 8005690 <MPU_DMP_GetEularAngle+0x298>)
 8005666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800566a:	f7fa ff2d 	bl	80004c8 <__aeabi_dmul>
 800566e:	4602      	mov	r2, r0
 8005670:	460b      	mov	r3, r1
 8005672:	4610      	mov	r0, r2
 8005674:	4619      	mov	r1, r3
 8005676:	f7fb f9d7 	bl	8000a28 <__aeabi_d2f>
 800567a:	4602      	mov	r2, r0
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	601a      	str	r2, [r3, #0]
	}else return MPU_AccessTooFast;
	return MPU_OK;
 8005680:	2300      	movs	r3, #0
 8005682:	e000      	b.n	8005686 <MPU_DMP_GetEularAngle+0x28e>
	}else return MPU_AccessTooFast;
 8005684:	2308      	movs	r3, #8
}
 8005686:	4618      	mov	r0, r3
 8005688:	374c      	adds	r7, #76	; 0x4c
 800568a:	46bd      	mov	sp, r7
 800568c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800568e:	bf00      	nop
 8005690:	66666666 	.word	0x66666666
 8005694:	404ca666 	.word	0x404ca666

08005698 <MPU_GetGyroscope>:

MPU_Error_t MPU_GetGyroscope(short *gx, short *gy, short *gz)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b086      	sub	sp, #24
 800569c:	af00      	add	r7, sp, #0
 800569e:	60f8      	str	r0, [r7, #12]
 80056a0:	60b9      	str	r1, [r7, #8]
 80056a2:	607a      	str	r2, [r7, #4]
	unsigned char tmp[6];

	if (!(st.chip_cfg.sensors & INV_XYZ_GYRO))
 80056a4:	4b1b      	ldr	r3, [pc, #108]	; (8005714 <MPU_GetGyroscope+0x7c>)
 80056a6:	7a9b      	ldrb	r3, [r3, #10]
 80056a8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d101      	bne.n	80056b4 <MPU_GetGyroscope+0x1c>
	    return MPU_GyroscopeNotEnabled;
 80056b0:	2309      	movs	r3, #9
 80056b2:	e02b      	b.n	800570c <MPU_GetGyroscope+0x74>

	if (i2c_read(st.hw->addr, st.reg->raw_gyro, 6, tmp))
 80056b4:	4b17      	ldr	r3, [pc, #92]	; (8005714 <MPU_GetGyroscope+0x7c>)
 80056b6:	685b      	ldr	r3, [r3, #4]
 80056b8:	7818      	ldrb	r0, [r3, #0]
 80056ba:	4b16      	ldr	r3, [pc, #88]	; (8005714 <MPU_GetGyroscope+0x7c>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	7b19      	ldrb	r1, [r3, #12]
 80056c0:	f107 0310 	add.w	r3, r7, #16
 80056c4:	2206      	movs	r2, #6
 80056c6:	f7ff fd8d 	bl	80051e4 <mpuReadLen>
 80056ca:	4603      	mov	r3, r0
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d001      	beq.n	80056d4 <MPU_GetGyroscope+0x3c>
	    return MPU_I2C_Error;
 80056d0:	2302      	movs	r3, #2
 80056d2:	e01b      	b.n	800570c <MPU_GetGyroscope+0x74>
	*gx = (tmp[0] << 8) | tmp[1];
 80056d4:	7c3b      	ldrb	r3, [r7, #16]
 80056d6:	021b      	lsls	r3, r3, #8
 80056d8:	b21a      	sxth	r2, r3
 80056da:	7c7b      	ldrb	r3, [r7, #17]
 80056dc:	b21b      	sxth	r3, r3
 80056de:	4313      	orrs	r3, r2
 80056e0:	b21a      	sxth	r2, r3
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	801a      	strh	r2, [r3, #0]
	*gy = (tmp[2] << 8) | tmp[3];
 80056e6:	7cbb      	ldrb	r3, [r7, #18]
 80056e8:	021b      	lsls	r3, r3, #8
 80056ea:	b21a      	sxth	r2, r3
 80056ec:	7cfb      	ldrb	r3, [r7, #19]
 80056ee:	b21b      	sxth	r3, r3
 80056f0:	4313      	orrs	r3, r2
 80056f2:	b21a      	sxth	r2, r3
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	801a      	strh	r2, [r3, #0]
	*gz = (tmp[4] << 8) | tmp[5];
 80056f8:	7d3b      	ldrb	r3, [r7, #20]
 80056fa:	021b      	lsls	r3, r3, #8
 80056fc:	b21a      	sxth	r2, r3
 80056fe:	7d7b      	ldrb	r3, [r7, #21]
 8005700:	b21b      	sxth	r3, r3
 8005702:	4313      	orrs	r3, r2
 8005704:	b21a      	sxth	r2, r3
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	801a      	strh	r2, [r3, #0]

	return MPU_OK;
 800570a:	2300      	movs	r3, #0
}
 800570c:	4618      	mov	r0, r3
 800570e:	3718      	adds	r7, #24
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}
 8005714:	20000014 	.word	0x20000014

08005718 <dmp_load_motion_driver_firmware>:
/**
 *  @brief  Load the DMP with this image.
 *  @return 0 if successful.
 */
int dmp_load_motion_driver_firmware(void)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	af00      	add	r7, sp, #0
    return mpu_load_firmware(DMP_CODE_SIZE, dmp_memory, sStartAddress,
 800571c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005720:	23c8      	movs	r3, #200	; 0xc8
 8005722:	4904      	ldr	r1, [pc, #16]	; (8005734 <dmp_load_motion_driver_firmware+0x1c>)
 8005724:	f640 30f6 	movw	r0, #3062	; 0xbf6
 8005728:	f7ff fbe8 	bl	8004efc <mpu_load_firmware>
 800572c:	4603      	mov	r3, r0
        DMP_SAMPLE_RATE);
}
 800572e:	4618      	mov	r0, r3
 8005730:	bd80      	pop	{r7, pc}
 8005732:	bf00      	nop
 8005734:	0800ae68 	.word	0x0800ae68

08005738 <dmp_set_orientation>:
 *  @e inv_orientation_matrix_to_scalar.
 *  @param[in]  orient  Gyro and accel orientation in body frame.
 *  @return     0 if successful.
 */
int dmp_set_orientation(unsigned short orient)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b088      	sub	sp, #32
 800573c:	af00      	add	r7, sp, #0
 800573e:	4603      	mov	r3, r0
 8005740:	80fb      	strh	r3, [r7, #6]
    unsigned char gyro_regs[3], accel_regs[3];
    const unsigned char gyro_axes[3] = {DINA4C, DINACD, DINA6C};
 8005742:	4a71      	ldr	r2, [pc, #452]	; (8005908 <dmp_set_orientation+0x1d0>)
 8005744:	f107 0314 	add.w	r3, r7, #20
 8005748:	6812      	ldr	r2, [r2, #0]
 800574a:	4611      	mov	r1, r2
 800574c:	8019      	strh	r1, [r3, #0]
 800574e:	3302      	adds	r3, #2
 8005750:	0c12      	lsrs	r2, r2, #16
 8005752:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_axes[3] = {DINA0C, DINAC9, DINA2C};
 8005754:	4a6d      	ldr	r2, [pc, #436]	; (800590c <dmp_set_orientation+0x1d4>)
 8005756:	f107 0310 	add.w	r3, r7, #16
 800575a:	6812      	ldr	r2, [r2, #0]
 800575c:	4611      	mov	r1, r2
 800575e:	8019      	strh	r1, [r3, #0]
 8005760:	3302      	adds	r3, #2
 8005762:	0c12      	lsrs	r2, r2, #16
 8005764:	701a      	strb	r2, [r3, #0]
    const unsigned char gyro_sign[3] = {DINA36, DINA56, DINA76};
 8005766:	4a6a      	ldr	r2, [pc, #424]	; (8005910 <dmp_set_orientation+0x1d8>)
 8005768:	f107 030c 	add.w	r3, r7, #12
 800576c:	6812      	ldr	r2, [r2, #0]
 800576e:	4611      	mov	r1, r2
 8005770:	8019      	strh	r1, [r3, #0]
 8005772:	3302      	adds	r3, #2
 8005774:	0c12      	lsrs	r2, r2, #16
 8005776:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_sign[3] = {DINA26, DINA46, DINA66};
 8005778:	4a66      	ldr	r2, [pc, #408]	; (8005914 <dmp_set_orientation+0x1dc>)
 800577a:	f107 0308 	add.w	r3, r7, #8
 800577e:	6812      	ldr	r2, [r2, #0]
 8005780:	4611      	mov	r1, r2
 8005782:	8019      	strh	r1, [r3, #0]
 8005784:	3302      	adds	r3, #2
 8005786:	0c12      	lsrs	r2, r2, #16
 8005788:	701a      	strb	r2, [r3, #0]

    gyro_regs[0] = gyro_axes[orient & 3];
 800578a:	88fb      	ldrh	r3, [r7, #6]
 800578c:	f003 0303 	and.w	r3, r3, #3
 8005790:	f107 0220 	add.w	r2, r7, #32
 8005794:	4413      	add	r3, r2
 8005796:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800579a:	773b      	strb	r3, [r7, #28]
    gyro_regs[1] = gyro_axes[(orient >> 3) & 3];
 800579c:	88fb      	ldrh	r3, [r7, #6]
 800579e:	08db      	lsrs	r3, r3, #3
 80057a0:	b29b      	uxth	r3, r3
 80057a2:	f003 0303 	and.w	r3, r3, #3
 80057a6:	f107 0220 	add.w	r2, r7, #32
 80057aa:	4413      	add	r3, r2
 80057ac:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80057b0:	777b      	strb	r3, [r7, #29]
    gyro_regs[2] = gyro_axes[(orient >> 6) & 3];
 80057b2:	88fb      	ldrh	r3, [r7, #6]
 80057b4:	099b      	lsrs	r3, r3, #6
 80057b6:	b29b      	uxth	r3, r3
 80057b8:	f003 0303 	and.w	r3, r3, #3
 80057bc:	f107 0220 	add.w	r2, r7, #32
 80057c0:	4413      	add	r3, r2
 80057c2:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80057c6:	77bb      	strb	r3, [r7, #30]
    accel_regs[0] = accel_axes[orient & 3];
 80057c8:	88fb      	ldrh	r3, [r7, #6]
 80057ca:	f003 0303 	and.w	r3, r3, #3
 80057ce:	f107 0220 	add.w	r2, r7, #32
 80057d2:	4413      	add	r3, r2
 80057d4:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80057d8:	763b      	strb	r3, [r7, #24]
    accel_regs[1] = accel_axes[(orient >> 3) & 3];
 80057da:	88fb      	ldrh	r3, [r7, #6]
 80057dc:	08db      	lsrs	r3, r3, #3
 80057de:	b29b      	uxth	r3, r3
 80057e0:	f003 0303 	and.w	r3, r3, #3
 80057e4:	f107 0220 	add.w	r2, r7, #32
 80057e8:	4413      	add	r3, r2
 80057ea:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80057ee:	767b      	strb	r3, [r7, #25]
    accel_regs[2] = accel_axes[(orient >> 6) & 3];
 80057f0:	88fb      	ldrh	r3, [r7, #6]
 80057f2:	099b      	lsrs	r3, r3, #6
 80057f4:	b29b      	uxth	r3, r3
 80057f6:	f003 0303 	and.w	r3, r3, #3
 80057fa:	f107 0220 	add.w	r2, r7, #32
 80057fe:	4413      	add	r3, r2
 8005800:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8005804:	76bb      	strb	r3, [r7, #26]

    /* Chip-to-body, axes only. */
    if (mpu_write_mem(FCFG_1, 3, gyro_regs))
 8005806:	f107 031c 	add.w	r3, r7, #28
 800580a:	461a      	mov	r2, r3
 800580c:	2103      	movs	r1, #3
 800580e:	f240 4026 	movw	r0, #1062	; 0x426
 8005812:	f7ff facf 	bl	8004db4 <mpu_write_mem>
 8005816:	4603      	mov	r3, r0
 8005818:	2b00      	cmp	r3, #0
 800581a:	d002      	beq.n	8005822 <dmp_set_orientation+0xea>
        return -1;
 800581c:	f04f 33ff 	mov.w	r3, #4294967295
 8005820:	e06e      	b.n	8005900 <dmp_set_orientation+0x1c8>
    if (mpu_write_mem(FCFG_2, 3, accel_regs))
 8005822:	f107 0318 	add.w	r3, r7, #24
 8005826:	461a      	mov	r2, r3
 8005828:	2103      	movs	r1, #3
 800582a:	f240 402a 	movw	r0, #1066	; 0x42a
 800582e:	f7ff fac1 	bl	8004db4 <mpu_write_mem>
 8005832:	4603      	mov	r3, r0
 8005834:	2b00      	cmp	r3, #0
 8005836:	d002      	beq.n	800583e <dmp_set_orientation+0x106>
        return -1;
 8005838:	f04f 33ff 	mov.w	r3, #4294967295
 800583c:	e060      	b.n	8005900 <dmp_set_orientation+0x1c8>

    memcpy(gyro_regs, gyro_sign, 3);
 800583e:	f107 031c 	add.w	r3, r7, #28
 8005842:	f107 020c 	add.w	r2, r7, #12
 8005846:	6812      	ldr	r2, [r2, #0]
 8005848:	4611      	mov	r1, r2
 800584a:	8019      	strh	r1, [r3, #0]
 800584c:	3302      	adds	r3, #2
 800584e:	0c12      	lsrs	r2, r2, #16
 8005850:	701a      	strb	r2, [r3, #0]
    memcpy(accel_regs, accel_sign, 3);
 8005852:	f107 0318 	add.w	r3, r7, #24
 8005856:	f107 0208 	add.w	r2, r7, #8
 800585a:	6812      	ldr	r2, [r2, #0]
 800585c:	4611      	mov	r1, r2
 800585e:	8019      	strh	r1, [r3, #0]
 8005860:	3302      	adds	r3, #2
 8005862:	0c12      	lsrs	r2, r2, #16
 8005864:	701a      	strb	r2, [r3, #0]
    if (orient & 4) {
 8005866:	88fb      	ldrh	r3, [r7, #6]
 8005868:	f003 0304 	and.w	r3, r3, #4
 800586c:	2b00      	cmp	r3, #0
 800586e:	d009      	beq.n	8005884 <dmp_set_orientation+0x14c>
        gyro_regs[0] |= 1;
 8005870:	7f3b      	ldrb	r3, [r7, #28]
 8005872:	f043 0301 	orr.w	r3, r3, #1
 8005876:	b2db      	uxtb	r3, r3
 8005878:	773b      	strb	r3, [r7, #28]
        accel_regs[0] |= 1;
 800587a:	7e3b      	ldrb	r3, [r7, #24]
 800587c:	f043 0301 	orr.w	r3, r3, #1
 8005880:	b2db      	uxtb	r3, r3
 8005882:	763b      	strb	r3, [r7, #24]
    }
    if (orient & 0x20) {
 8005884:	88fb      	ldrh	r3, [r7, #6]
 8005886:	f003 0320 	and.w	r3, r3, #32
 800588a:	2b00      	cmp	r3, #0
 800588c:	d009      	beq.n	80058a2 <dmp_set_orientation+0x16a>
        gyro_regs[1] |= 1;
 800588e:	7f7b      	ldrb	r3, [r7, #29]
 8005890:	f043 0301 	orr.w	r3, r3, #1
 8005894:	b2db      	uxtb	r3, r3
 8005896:	777b      	strb	r3, [r7, #29]
        accel_regs[1] |= 1;
 8005898:	7e7b      	ldrb	r3, [r7, #25]
 800589a:	f043 0301 	orr.w	r3, r3, #1
 800589e:	b2db      	uxtb	r3, r3
 80058a0:	767b      	strb	r3, [r7, #25]
    }
    if (orient & 0x100) {
 80058a2:	88fb      	ldrh	r3, [r7, #6]
 80058a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d009      	beq.n	80058c0 <dmp_set_orientation+0x188>
        gyro_regs[2] |= 1;
 80058ac:	7fbb      	ldrb	r3, [r7, #30]
 80058ae:	f043 0301 	orr.w	r3, r3, #1
 80058b2:	b2db      	uxtb	r3, r3
 80058b4:	77bb      	strb	r3, [r7, #30]
        accel_regs[2] |= 1;
 80058b6:	7ebb      	ldrb	r3, [r7, #26]
 80058b8:	f043 0301 	orr.w	r3, r3, #1
 80058bc:	b2db      	uxtb	r3, r3
 80058be:	76bb      	strb	r3, [r7, #26]
    }

    /* Chip-to-body, sign only. */
    if (mpu_write_mem(FCFG_3, 3, gyro_regs))
 80058c0:	f107 031c 	add.w	r3, r7, #28
 80058c4:	461a      	mov	r2, r3
 80058c6:	2103      	movs	r1, #3
 80058c8:	f44f 6088 	mov.w	r0, #1088	; 0x440
 80058cc:	f7ff fa72 	bl	8004db4 <mpu_write_mem>
 80058d0:	4603      	mov	r3, r0
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d002      	beq.n	80058dc <dmp_set_orientation+0x1a4>
        return -1;
 80058d6:	f04f 33ff 	mov.w	r3, #4294967295
 80058da:	e011      	b.n	8005900 <dmp_set_orientation+0x1c8>
    if (mpu_write_mem(FCFG_7, 3, accel_regs))
 80058dc:	f107 0318 	add.w	r3, r7, #24
 80058e0:	461a      	mov	r2, r3
 80058e2:	2103      	movs	r1, #3
 80058e4:	f240 4031 	movw	r0, #1073	; 0x431
 80058e8:	f7ff fa64 	bl	8004db4 <mpu_write_mem>
 80058ec:	4603      	mov	r3, r0
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d002      	beq.n	80058f8 <dmp_set_orientation+0x1c0>
        return -1;
 80058f2:	f04f 33ff 	mov.w	r3, #4294967295
 80058f6:	e003      	b.n	8005900 <dmp_set_orientation+0x1c8>
    dmp.orient = orient;
 80058f8:	4a07      	ldr	r2, [pc, #28]	; (8005918 <dmp_set_orientation+0x1e0>)
 80058fa:	88fb      	ldrh	r3, [r7, #6]
 80058fc:	8113      	strh	r3, [r2, #8]
    return 0;
 80058fe:	2300      	movs	r3, #0
}
 8005900:	4618      	mov	r0, r3
 8005902:	3720      	adds	r7, #32
 8005904:	46bd      	mov	sp, r7
 8005906:	bd80      	pop	{r7, pc}
 8005908:	0800ada4 	.word	0x0800ada4
 800590c:	0800ada8 	.word	0x0800ada8
 8005910:	0800adac 	.word	0x0800adac
 8005914:	0800adb0 	.word	0x0800adb0
 8005918:	20000130 	.word	0x20000130

0800591c <dmp_set_gyro_bias>:
 *  overwrite the biases written to this location once a new one is computed.
 *  @param[in]  bias    Gyro biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_gyro_bias(long *bias)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b086      	sub	sp, #24
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
    long gyro_bias_body[3];
    unsigned char regs[4];

    gyro_bias_body[0] = bias[dmp.orient & 3];
 8005924:	4b6e      	ldr	r3, [pc, #440]	; (8005ae0 <dmp_set_gyro_bias+0x1c4>)
 8005926:	891b      	ldrh	r3, [r3, #8]
 8005928:	f003 0303 	and.w	r3, r3, #3
 800592c:	009b      	lsls	r3, r3, #2
 800592e:	687a      	ldr	r2, [r7, #4]
 8005930:	4413      	add	r3, r2
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	60fb      	str	r3, [r7, #12]
    if (dmp.orient & 4)
 8005936:	4b6a      	ldr	r3, [pc, #424]	; (8005ae0 <dmp_set_gyro_bias+0x1c4>)
 8005938:	891b      	ldrh	r3, [r3, #8]
 800593a:	f003 0304 	and.w	r3, r3, #4
 800593e:	2b00      	cmp	r3, #0
 8005940:	d002      	beq.n	8005948 <dmp_set_gyro_bias+0x2c>
        gyro_bias_body[0] *= -1;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	425b      	negs	r3, r3
 8005946:	60fb      	str	r3, [r7, #12]
    gyro_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 8005948:	4b65      	ldr	r3, [pc, #404]	; (8005ae0 <dmp_set_gyro_bias+0x1c4>)
 800594a:	891b      	ldrh	r3, [r3, #8]
 800594c:	08db      	lsrs	r3, r3, #3
 800594e:	b29b      	uxth	r3, r3
 8005950:	f003 0303 	and.w	r3, r3, #3
 8005954:	009b      	lsls	r3, r3, #2
 8005956:	687a      	ldr	r2, [r7, #4]
 8005958:	4413      	add	r3, r2
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	613b      	str	r3, [r7, #16]
    if (dmp.orient & 0x20)
 800595e:	4b60      	ldr	r3, [pc, #384]	; (8005ae0 <dmp_set_gyro_bias+0x1c4>)
 8005960:	891b      	ldrh	r3, [r3, #8]
 8005962:	f003 0320 	and.w	r3, r3, #32
 8005966:	2b00      	cmp	r3, #0
 8005968:	d002      	beq.n	8005970 <dmp_set_gyro_bias+0x54>
        gyro_bias_body[1] *= -1;
 800596a:	693b      	ldr	r3, [r7, #16]
 800596c:	425b      	negs	r3, r3
 800596e:	613b      	str	r3, [r7, #16]
    gyro_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 8005970:	4b5b      	ldr	r3, [pc, #364]	; (8005ae0 <dmp_set_gyro_bias+0x1c4>)
 8005972:	891b      	ldrh	r3, [r3, #8]
 8005974:	099b      	lsrs	r3, r3, #6
 8005976:	b29b      	uxth	r3, r3
 8005978:	f003 0303 	and.w	r3, r3, #3
 800597c:	009b      	lsls	r3, r3, #2
 800597e:	687a      	ldr	r2, [r7, #4]
 8005980:	4413      	add	r3, r2
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	617b      	str	r3, [r7, #20]
    if (dmp.orient & 0x100)
 8005986:	4b56      	ldr	r3, [pc, #344]	; (8005ae0 <dmp_set_gyro_bias+0x1c4>)
 8005988:	891b      	ldrh	r3, [r3, #8]
 800598a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800598e:	2b00      	cmp	r3, #0
 8005990:	d002      	beq.n	8005998 <dmp_set_gyro_bias+0x7c>
        gyro_bias_body[2] *= -1;
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	425b      	negs	r3, r3
 8005996:	617b      	str	r3, [r7, #20]
#ifdef EMPL_NO_64BIT
    gyro_bias_body[0] = (long)(((float)gyro_bias_body[0] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[1] = (long)(((float)gyro_bias_body[1] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[2] = (long)(((float)gyro_bias_body[2] * GYRO_SF) / 1073741824.f);
#else
    gyro_bias_body[0] = (long)(((long long)gyro_bias_body[0] * GYRO_SF) >> 30);
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	461a      	mov	r2, r3
 800599c:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80059a0:	4950      	ldr	r1, [pc, #320]	; (8005ae4 <dmp_set_gyro_bias+0x1c8>)
 80059a2:	fb01 f003 	mul.w	r0, r1, r3
 80059a6:	2100      	movs	r1, #0
 80059a8:	fb01 f102 	mul.w	r1, r1, r2
 80059ac:	4401      	add	r1, r0
 80059ae:	484d      	ldr	r0, [pc, #308]	; (8005ae4 <dmp_set_gyro_bias+0x1c8>)
 80059b0:	fba2 2300 	umull	r2, r3, r2, r0
 80059b4:	4419      	add	r1, r3
 80059b6:	460b      	mov	r3, r1
 80059b8:	f04f 0000 	mov.w	r0, #0
 80059bc:	f04f 0100 	mov.w	r1, #0
 80059c0:	0f90      	lsrs	r0, r2, #30
 80059c2:	ea40 0083 	orr.w	r0, r0, r3, lsl #2
 80059c6:	1799      	asrs	r1, r3, #30
 80059c8:	4603      	mov	r3, r0
 80059ca:	60fb      	str	r3, [r7, #12]
    gyro_bias_body[1] = (long)(((long long)gyro_bias_body[1] * GYRO_SF) >> 30);
 80059cc:	693b      	ldr	r3, [r7, #16]
 80059ce:	461a      	mov	r2, r3
 80059d0:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80059d4:	4943      	ldr	r1, [pc, #268]	; (8005ae4 <dmp_set_gyro_bias+0x1c8>)
 80059d6:	fb01 f003 	mul.w	r0, r1, r3
 80059da:	2100      	movs	r1, #0
 80059dc:	fb01 f102 	mul.w	r1, r1, r2
 80059e0:	4401      	add	r1, r0
 80059e2:	4840      	ldr	r0, [pc, #256]	; (8005ae4 <dmp_set_gyro_bias+0x1c8>)
 80059e4:	fba2 2300 	umull	r2, r3, r2, r0
 80059e8:	4419      	add	r1, r3
 80059ea:	460b      	mov	r3, r1
 80059ec:	f04f 0000 	mov.w	r0, #0
 80059f0:	f04f 0100 	mov.w	r1, #0
 80059f4:	0f90      	lsrs	r0, r2, #30
 80059f6:	ea40 0083 	orr.w	r0, r0, r3, lsl #2
 80059fa:	1799      	asrs	r1, r3, #30
 80059fc:	4603      	mov	r3, r0
 80059fe:	613b      	str	r3, [r7, #16]
    gyro_bias_body[2] = (long)(((long long)gyro_bias_body[2] * GYRO_SF) >> 30);
 8005a00:	697b      	ldr	r3, [r7, #20]
 8005a02:	461a      	mov	r2, r3
 8005a04:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8005a08:	4936      	ldr	r1, [pc, #216]	; (8005ae4 <dmp_set_gyro_bias+0x1c8>)
 8005a0a:	fb01 f003 	mul.w	r0, r1, r3
 8005a0e:	2100      	movs	r1, #0
 8005a10:	fb01 f102 	mul.w	r1, r1, r2
 8005a14:	4401      	add	r1, r0
 8005a16:	4833      	ldr	r0, [pc, #204]	; (8005ae4 <dmp_set_gyro_bias+0x1c8>)
 8005a18:	fba2 2300 	umull	r2, r3, r2, r0
 8005a1c:	4419      	add	r1, r3
 8005a1e:	460b      	mov	r3, r1
 8005a20:	f04f 0000 	mov.w	r0, #0
 8005a24:	f04f 0100 	mov.w	r1, #0
 8005a28:	0f90      	lsrs	r0, r2, #30
 8005a2a:	ea40 0083 	orr.w	r0, r0, r3, lsl #2
 8005a2e:	1799      	asrs	r1, r3, #30
 8005a30:	4603      	mov	r3, r0
 8005a32:	617b      	str	r3, [r7, #20]
#endif

    regs[0] = (unsigned char)((gyro_bias_body[0] >> 24) & 0xFF);
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	161b      	asrs	r3, r3, #24
 8005a38:	b2db      	uxtb	r3, r3
 8005a3a:	723b      	strb	r3, [r7, #8]
    regs[1] = (unsigned char)((gyro_bias_body[0] >> 16) & 0xFF);
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	141b      	asrs	r3, r3, #16
 8005a40:	b2db      	uxtb	r3, r3
 8005a42:	727b      	strb	r3, [r7, #9]
    regs[2] = (unsigned char)((gyro_bias_body[0] >> 8) & 0xFF);
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	121b      	asrs	r3, r3, #8
 8005a48:	b2db      	uxtb	r3, r3
 8005a4a:	72bb      	strb	r3, [r7, #10]
    regs[3] = (unsigned char)(gyro_bias_body[0] & 0xFF);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	b2db      	uxtb	r3, r3
 8005a50:	72fb      	strb	r3, [r7, #11]
    if (mpu_write_mem(D_EXT_GYRO_BIAS_X, 4, regs))
 8005a52:	f107 0308 	add.w	r3, r7, #8
 8005a56:	461a      	mov	r2, r3
 8005a58:	2104      	movs	r1, #4
 8005a5a:	f44f 7074 	mov.w	r0, #976	; 0x3d0
 8005a5e:	f7ff f9a9 	bl	8004db4 <mpu_write_mem>
 8005a62:	4603      	mov	r3, r0
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d002      	beq.n	8005a6e <dmp_set_gyro_bias+0x152>
        return -1;
 8005a68:	f04f 33ff 	mov.w	r3, #4294967295
 8005a6c:	e034      	b.n	8005ad8 <dmp_set_gyro_bias+0x1bc>

    regs[0] = (unsigned char)((gyro_bias_body[1] >> 24) & 0xFF);
 8005a6e:	693b      	ldr	r3, [r7, #16]
 8005a70:	161b      	asrs	r3, r3, #24
 8005a72:	b2db      	uxtb	r3, r3
 8005a74:	723b      	strb	r3, [r7, #8]
    regs[1] = (unsigned char)((gyro_bias_body[1] >> 16) & 0xFF);
 8005a76:	693b      	ldr	r3, [r7, #16]
 8005a78:	141b      	asrs	r3, r3, #16
 8005a7a:	b2db      	uxtb	r3, r3
 8005a7c:	727b      	strb	r3, [r7, #9]
    regs[2] = (unsigned char)((gyro_bias_body[1] >> 8) & 0xFF);
 8005a7e:	693b      	ldr	r3, [r7, #16]
 8005a80:	121b      	asrs	r3, r3, #8
 8005a82:	b2db      	uxtb	r3, r3
 8005a84:	72bb      	strb	r3, [r7, #10]
    regs[3] = (unsigned char)(gyro_bias_body[1] & 0xFF);
 8005a86:	693b      	ldr	r3, [r7, #16]
 8005a88:	b2db      	uxtb	r3, r3
 8005a8a:	72fb      	strb	r3, [r7, #11]
    if (mpu_write_mem(D_EXT_GYRO_BIAS_Y, 4, regs))
 8005a8c:	f107 0308 	add.w	r3, r7, #8
 8005a90:	461a      	mov	r2, r3
 8005a92:	2104      	movs	r1, #4
 8005a94:	f44f 7075 	mov.w	r0, #980	; 0x3d4
 8005a98:	f7ff f98c 	bl	8004db4 <mpu_write_mem>
 8005a9c:	4603      	mov	r3, r0
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d002      	beq.n	8005aa8 <dmp_set_gyro_bias+0x18c>
        return -1;
 8005aa2:	f04f 33ff 	mov.w	r3, #4294967295
 8005aa6:	e017      	b.n	8005ad8 <dmp_set_gyro_bias+0x1bc>

    regs[0] = (unsigned char)((gyro_bias_body[2] >> 24) & 0xFF);
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	161b      	asrs	r3, r3, #24
 8005aac:	b2db      	uxtb	r3, r3
 8005aae:	723b      	strb	r3, [r7, #8]
    regs[1] = (unsigned char)((gyro_bias_body[2] >> 16) & 0xFF);
 8005ab0:	697b      	ldr	r3, [r7, #20]
 8005ab2:	141b      	asrs	r3, r3, #16
 8005ab4:	b2db      	uxtb	r3, r3
 8005ab6:	727b      	strb	r3, [r7, #9]
    regs[2] = (unsigned char)((gyro_bias_body[2] >> 8) & 0xFF);
 8005ab8:	697b      	ldr	r3, [r7, #20]
 8005aba:	121b      	asrs	r3, r3, #8
 8005abc:	b2db      	uxtb	r3, r3
 8005abe:	72bb      	strb	r3, [r7, #10]
    regs[3] = (unsigned char)(gyro_bias_body[2] & 0xFF);
 8005ac0:	697b      	ldr	r3, [r7, #20]
 8005ac2:	b2db      	uxtb	r3, r3
 8005ac4:	72fb      	strb	r3, [r7, #11]
    return mpu_write_mem(D_EXT_GYRO_BIAS_Z, 4, regs);
 8005ac6:	f107 0308 	add.w	r3, r7, #8
 8005aca:	461a      	mov	r2, r3
 8005acc:	2104      	movs	r1, #4
 8005ace:	f44f 7076 	mov.w	r0, #984	; 0x3d8
 8005ad2:	f7ff f96f 	bl	8004db4 <mpu_write_mem>
 8005ad6:	4603      	mov	r3, r0
}
 8005ad8:	4618      	mov	r0, r3
 8005ada:	3718      	adds	r7, #24
 8005adc:	46bd      	mov	sp, r7
 8005ade:	bd80      	pop	{r7, pc}
 8005ae0:	20000130 	.word	0x20000130
 8005ae4:	02cae309 	.word	0x02cae309

08005ae8 <dmp_set_accel_bias>:
 *  These biases will be removed from the DMP 6-axis quaternion.
 *  @param[in]  bias    Accel biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_accel_bias(long *bias)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b08c      	sub	sp, #48	; 0x30
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
    long accel_bias_body[3];
    unsigned char regs[12];
    long long accel_sf;
    unsigned short accel_sens;

    mpu_get_accel_sens(&accel_sens);
 8005af0:	f107 030e 	add.w	r3, r7, #14
 8005af4:	4618      	mov	r0, r3
 8005af6:	f7fe f901 	bl	8003cfc <mpu_get_accel_sens>
    accel_sf = (long long)accel_sens << 15;
 8005afa:	89fb      	ldrh	r3, [r7, #14]
 8005afc:	b298      	uxth	r0, r3
 8005afe:	f04f 0100 	mov.w	r1, #0
 8005b02:	f04f 0200 	mov.w	r2, #0
 8005b06:	f04f 0300 	mov.w	r3, #0
 8005b0a:	03cb      	lsls	r3, r1, #15
 8005b0c:	ea43 4350 	orr.w	r3, r3, r0, lsr #17
 8005b10:	03c2      	lsls	r2, r0, #15
 8005b12:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    //__no_operation();

    accel_bias_body[0] = bias[dmp.orient & 3];
 8005b16:	4b61      	ldr	r3, [pc, #388]	; (8005c9c <dmp_set_accel_bias+0x1b4>)
 8005b18:	891b      	ldrh	r3, [r3, #8]
 8005b1a:	f003 0303 	and.w	r3, r3, #3
 8005b1e:	009b      	lsls	r3, r3, #2
 8005b20:	687a      	ldr	r2, [r7, #4]
 8005b22:	4413      	add	r3, r2
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	61fb      	str	r3, [r7, #28]
    if (dmp.orient & 4)
 8005b28:	4b5c      	ldr	r3, [pc, #368]	; (8005c9c <dmp_set_accel_bias+0x1b4>)
 8005b2a:	891b      	ldrh	r3, [r3, #8]
 8005b2c:	f003 0304 	and.w	r3, r3, #4
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d002      	beq.n	8005b3a <dmp_set_accel_bias+0x52>
        accel_bias_body[0] *= -1;
 8005b34:	69fb      	ldr	r3, [r7, #28]
 8005b36:	425b      	negs	r3, r3
 8005b38:	61fb      	str	r3, [r7, #28]
    accel_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 8005b3a:	4b58      	ldr	r3, [pc, #352]	; (8005c9c <dmp_set_accel_bias+0x1b4>)
 8005b3c:	891b      	ldrh	r3, [r3, #8]
 8005b3e:	08db      	lsrs	r3, r3, #3
 8005b40:	b29b      	uxth	r3, r3
 8005b42:	f003 0303 	and.w	r3, r3, #3
 8005b46:	009b      	lsls	r3, r3, #2
 8005b48:	687a      	ldr	r2, [r7, #4]
 8005b4a:	4413      	add	r3, r2
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	623b      	str	r3, [r7, #32]
    if (dmp.orient & 0x20)
 8005b50:	4b52      	ldr	r3, [pc, #328]	; (8005c9c <dmp_set_accel_bias+0x1b4>)
 8005b52:	891b      	ldrh	r3, [r3, #8]
 8005b54:	f003 0320 	and.w	r3, r3, #32
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d002      	beq.n	8005b62 <dmp_set_accel_bias+0x7a>
        accel_bias_body[1] *= -1;
 8005b5c:	6a3b      	ldr	r3, [r7, #32]
 8005b5e:	425b      	negs	r3, r3
 8005b60:	623b      	str	r3, [r7, #32]
    accel_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 8005b62:	4b4e      	ldr	r3, [pc, #312]	; (8005c9c <dmp_set_accel_bias+0x1b4>)
 8005b64:	891b      	ldrh	r3, [r3, #8]
 8005b66:	099b      	lsrs	r3, r3, #6
 8005b68:	b29b      	uxth	r3, r3
 8005b6a:	f003 0303 	and.w	r3, r3, #3
 8005b6e:	009b      	lsls	r3, r3, #2
 8005b70:	687a      	ldr	r2, [r7, #4]
 8005b72:	4413      	add	r3, r2
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	627b      	str	r3, [r7, #36]	; 0x24
    if (dmp.orient & 0x100)
 8005b78:	4b48      	ldr	r3, [pc, #288]	; (8005c9c <dmp_set_accel_bias+0x1b4>)
 8005b7a:	891b      	ldrh	r3, [r3, #8]
 8005b7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d002      	beq.n	8005b8a <dmp_set_accel_bias+0xa2>
        accel_bias_body[2] *= -1;
 8005b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b86:	425b      	negs	r3, r3
 8005b88:	627b      	str	r3, [r7, #36]	; 0x24
#ifdef EMPL_NO_64BIT
    accel_bias_body[0] = (long)(((float)accel_bias_body[0] * accel_sf) / 1073741824.f);
    accel_bias_body[1] = (long)(((float)accel_bias_body[1] * accel_sf) / 1073741824.f);
    accel_bias_body[2] = (long)(((float)accel_bias_body[2] * accel_sf) / 1073741824.f);
#else
    accel_bias_body[0] = (long)(((long long)accel_bias_body[0] * accel_sf) >> 30);
 8005b8a:	69fb      	ldr	r3, [r7, #28]
 8005b8c:	461a      	mov	r2, r3
 8005b8e:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8005b92:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005b94:	fb03 f001 	mul.w	r0, r3, r1
 8005b98:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005b9a:	fb02 f101 	mul.w	r1, r2, r1
 8005b9e:	4401      	add	r1, r0
 8005ba0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005ba2:	fba0 2302 	umull	r2, r3, r0, r2
 8005ba6:	4419      	add	r1, r3
 8005ba8:	460b      	mov	r3, r1
 8005baa:	f04f 0000 	mov.w	r0, #0
 8005bae:	f04f 0100 	mov.w	r1, #0
 8005bb2:	0f90      	lsrs	r0, r2, #30
 8005bb4:	ea40 0083 	orr.w	r0, r0, r3, lsl #2
 8005bb8:	1799      	asrs	r1, r3, #30
 8005bba:	4603      	mov	r3, r0
 8005bbc:	61fb      	str	r3, [r7, #28]
    accel_bias_body[1] = (long)(((long long)accel_bias_body[1] * accel_sf) >> 30);
 8005bbe:	6a3b      	ldr	r3, [r7, #32]
 8005bc0:	461a      	mov	r2, r3
 8005bc2:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8005bc6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005bc8:	fb03 f001 	mul.w	r0, r3, r1
 8005bcc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005bce:	fb02 f101 	mul.w	r1, r2, r1
 8005bd2:	4401      	add	r1, r0
 8005bd4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005bd6:	fba0 2302 	umull	r2, r3, r0, r2
 8005bda:	4419      	add	r1, r3
 8005bdc:	460b      	mov	r3, r1
 8005bde:	f04f 0000 	mov.w	r0, #0
 8005be2:	f04f 0100 	mov.w	r1, #0
 8005be6:	0f90      	lsrs	r0, r2, #30
 8005be8:	ea40 0083 	orr.w	r0, r0, r3, lsl #2
 8005bec:	1799      	asrs	r1, r3, #30
 8005bee:	4603      	mov	r3, r0
 8005bf0:	623b      	str	r3, [r7, #32]
    accel_bias_body[2] = (long)(((long long)accel_bias_body[2] * accel_sf) >> 30);
 8005bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bf4:	461a      	mov	r2, r3
 8005bf6:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8005bfa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005bfc:	fb03 f001 	mul.w	r0, r3, r1
 8005c00:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005c02:	fb02 f101 	mul.w	r1, r2, r1
 8005c06:	4401      	add	r1, r0
 8005c08:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005c0a:	fba0 2302 	umull	r2, r3, r0, r2
 8005c0e:	4419      	add	r1, r3
 8005c10:	460b      	mov	r3, r1
 8005c12:	f04f 0000 	mov.w	r0, #0
 8005c16:	f04f 0100 	mov.w	r1, #0
 8005c1a:	0f90      	lsrs	r0, r2, #30
 8005c1c:	ea40 0083 	orr.w	r0, r0, r3, lsl #2
 8005c20:	1799      	asrs	r1, r3, #30
 8005c22:	4603      	mov	r3, r0
 8005c24:	627b      	str	r3, [r7, #36]	; 0x24
#endif

    regs[0] = (unsigned char)((accel_bias_body[0] >> 24) & 0xFF);
 8005c26:	69fb      	ldr	r3, [r7, #28]
 8005c28:	161b      	asrs	r3, r3, #24
 8005c2a:	b2db      	uxtb	r3, r3
 8005c2c:	743b      	strb	r3, [r7, #16]
    regs[1] = (unsigned char)((accel_bias_body[0] >> 16) & 0xFF);
 8005c2e:	69fb      	ldr	r3, [r7, #28]
 8005c30:	141b      	asrs	r3, r3, #16
 8005c32:	b2db      	uxtb	r3, r3
 8005c34:	747b      	strb	r3, [r7, #17]
    regs[2] = (unsigned char)((accel_bias_body[0] >> 8) & 0xFF);
 8005c36:	69fb      	ldr	r3, [r7, #28]
 8005c38:	121b      	asrs	r3, r3, #8
 8005c3a:	b2db      	uxtb	r3, r3
 8005c3c:	74bb      	strb	r3, [r7, #18]
    regs[3] = (unsigned char)(accel_bias_body[0] & 0xFF);
 8005c3e:	69fb      	ldr	r3, [r7, #28]
 8005c40:	b2db      	uxtb	r3, r3
 8005c42:	74fb      	strb	r3, [r7, #19]
    regs[4] = (unsigned char)((accel_bias_body[1] >> 24) & 0xFF);
 8005c44:	6a3b      	ldr	r3, [r7, #32]
 8005c46:	161b      	asrs	r3, r3, #24
 8005c48:	b2db      	uxtb	r3, r3
 8005c4a:	753b      	strb	r3, [r7, #20]
    regs[5] = (unsigned char)((accel_bias_body[1] >> 16) & 0xFF);
 8005c4c:	6a3b      	ldr	r3, [r7, #32]
 8005c4e:	141b      	asrs	r3, r3, #16
 8005c50:	b2db      	uxtb	r3, r3
 8005c52:	757b      	strb	r3, [r7, #21]
    regs[6] = (unsigned char)((accel_bias_body[1] >> 8) & 0xFF);
 8005c54:	6a3b      	ldr	r3, [r7, #32]
 8005c56:	121b      	asrs	r3, r3, #8
 8005c58:	b2db      	uxtb	r3, r3
 8005c5a:	75bb      	strb	r3, [r7, #22]
    regs[7] = (unsigned char)(accel_bias_body[1] & 0xFF);
 8005c5c:	6a3b      	ldr	r3, [r7, #32]
 8005c5e:	b2db      	uxtb	r3, r3
 8005c60:	75fb      	strb	r3, [r7, #23]
    regs[8] = (unsigned char)((accel_bias_body[2] >> 24) & 0xFF);
 8005c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c64:	161b      	asrs	r3, r3, #24
 8005c66:	b2db      	uxtb	r3, r3
 8005c68:	763b      	strb	r3, [r7, #24]
    regs[9] = (unsigned char)((accel_bias_body[2] >> 16) & 0xFF);
 8005c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c6c:	141b      	asrs	r3, r3, #16
 8005c6e:	b2db      	uxtb	r3, r3
 8005c70:	767b      	strb	r3, [r7, #25]
    regs[10] = (unsigned char)((accel_bias_body[2] >> 8) & 0xFF);
 8005c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c74:	121b      	asrs	r3, r3, #8
 8005c76:	b2db      	uxtb	r3, r3
 8005c78:	76bb      	strb	r3, [r7, #26]
    regs[11] = (unsigned char)(accel_bias_body[2] & 0xFF);
 8005c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c7c:	b2db      	uxtb	r3, r3
 8005c7e:	76fb      	strb	r3, [r7, #27]
    return mpu_write_mem(D_ACCEL_BIAS, 12, regs);
 8005c80:	f107 0310 	add.w	r3, r7, #16
 8005c84:	461a      	mov	r2, r3
 8005c86:	210c      	movs	r1, #12
 8005c88:	f44f 7025 	mov.w	r0, #660	; 0x294
 8005c8c:	f7ff f892 	bl	8004db4 <mpu_write_mem>
 8005c90:	4603      	mov	r3, r0
}
 8005c92:	4618      	mov	r0, r3
 8005c94:	3730      	adds	r7, #48	; 0x30
 8005c96:	46bd      	mov	sp, r7
 8005c98:	bd80      	pop	{r7, pc}
 8005c9a:	bf00      	nop
 8005c9c:	20000130 	.word	0x20000130

08005ca0 <dmp_set_fifo_rate>:
 *  Only used when DMP is on.
 *  @param[in]  rate    Desired fifo rate (Hz).
 *  @return     0 if successful.
 */
int dmp_set_fifo_rate(unsigned short rate)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b088      	sub	sp, #32
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	4603      	mov	r3, r0
 8005ca8:	80fb      	strh	r3, [r7, #6]
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
 8005caa:	4a1f      	ldr	r2, [pc, #124]	; (8005d28 <dmp_set_fifo_rate+0x88>)
 8005cac:	f107 0310 	add.w	r3, r7, #16
 8005cb0:	ca07      	ldmia	r2, {r0, r1, r2}
 8005cb2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        0xc4, DINAAA, DINAF1, DINADF, DINADF, 0xBB, 0xAF, DINADF, DINADF};
    unsigned short div;
    unsigned char tmp[8];

    if (rate > DMP_SAMPLE_RATE)
 8005cb6:	88fb      	ldrh	r3, [r7, #6]
 8005cb8:	2bc8      	cmp	r3, #200	; 0xc8
 8005cba:	d902      	bls.n	8005cc2 <dmp_set_fifo_rate+0x22>
        return -1;
 8005cbc:	f04f 33ff 	mov.w	r3, #4294967295
 8005cc0:	e02e      	b.n	8005d20 <dmp_set_fifo_rate+0x80>
    div = DMP_SAMPLE_RATE / rate - 1;
 8005cc2:	88fb      	ldrh	r3, [r7, #6]
 8005cc4:	22c8      	movs	r2, #200	; 0xc8
 8005cc6:	fb92 f3f3 	sdiv	r3, r2, r3
 8005cca:	b29b      	uxth	r3, r3
 8005ccc:	3b01      	subs	r3, #1
 8005cce:	83fb      	strh	r3, [r7, #30]
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
 8005cd0:	8bfb      	ldrh	r3, [r7, #30]
 8005cd2:	0a1b      	lsrs	r3, r3, #8
 8005cd4:	b29b      	uxth	r3, r3
 8005cd6:	b2db      	uxtb	r3, r3
 8005cd8:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(div & 0xFF);
 8005cda:	8bfb      	ldrh	r3, [r7, #30]
 8005cdc:	b2db      	uxtb	r3, r3
 8005cde:	727b      	strb	r3, [r7, #9]
    if (mpu_write_mem(D_0_22, 2, tmp))
 8005ce0:	f107 0308 	add.w	r3, r7, #8
 8005ce4:	461a      	mov	r2, r3
 8005ce6:	2102      	movs	r1, #2
 8005ce8:	f240 2016 	movw	r0, #534	; 0x216
 8005cec:	f7ff f862 	bl	8004db4 <mpu_write_mem>
 8005cf0:	4603      	mov	r3, r0
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d002      	beq.n	8005cfc <dmp_set_fifo_rate+0x5c>
        return -1;
 8005cf6:	f04f 33ff 	mov.w	r3, #4294967295
 8005cfa:	e011      	b.n	8005d20 <dmp_set_fifo_rate+0x80>
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
 8005cfc:	f107 0310 	add.w	r3, r7, #16
 8005d00:	461a      	mov	r2, r3
 8005d02:	210c      	movs	r1, #12
 8005d04:	f640 20c1 	movw	r0, #2753	; 0xac1
 8005d08:	f7ff f854 	bl	8004db4 <mpu_write_mem>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d002      	beq.n	8005d18 <dmp_set_fifo_rate+0x78>
        return -1;
 8005d12:	f04f 33ff 	mov.w	r3, #4294967295
 8005d16:	e003      	b.n	8005d20 <dmp_set_fifo_rate+0x80>

    dmp.fifo_rate = rate;
 8005d18:	4a04      	ldr	r2, [pc, #16]	; (8005d2c <dmp_set_fifo_rate+0x8c>)
 8005d1a:	88fb      	ldrh	r3, [r7, #6]
 8005d1c:	8193      	strh	r3, [r2, #12]
    return 0;
 8005d1e:	2300      	movs	r3, #0
}
 8005d20:	4618      	mov	r0, r3
 8005d22:	3720      	adds	r7, #32
 8005d24:	46bd      	mov	sp, r7
 8005d26:	bd80      	pop	{r7, pc}
 8005d28:	0800adb4 	.word	0x0800adb4
 8005d2c:	20000130 	.word	0x20000130

08005d30 <dmp_set_tap_thresh>:
 *  @param[in]  axis    1, 2, and 4 for XYZ accel, respectively.
 *  @param[in]  thresh  Tap threshold, in mg/ms.
 *  @return     0 if successful.
 */
int dmp_set_tap_thresh(unsigned char axis, unsigned short thresh)
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b086      	sub	sp, #24
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	4603      	mov	r3, r0
 8005d38:	460a      	mov	r2, r1
 8005d3a:	71fb      	strb	r3, [r7, #7]
 8005d3c:	4613      	mov	r3, r2
 8005d3e:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[4], accel_fsr;
    float scaled_thresh;
    unsigned short dmp_thresh, dmp_thresh_2;
    if (!(axis & TAP_XYZ) || thresh > 1600)
 8005d40:	79fb      	ldrb	r3, [r7, #7]
 8005d42:	f003 0307 	and.w	r3, r3, #7
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d003      	beq.n	8005d52 <dmp_set_tap_thresh+0x22>
 8005d4a:	88bb      	ldrh	r3, [r7, #4]
 8005d4c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8005d50:	d902      	bls.n	8005d58 <dmp_set_tap_thresh+0x28>
        return -1;
 8005d52:	f04f 33ff 	mov.w	r3, #4294967295
 8005d56:	e107      	b.n	8005f68 <dmp_set_tap_thresh+0x238>

    scaled_thresh = (float)thresh / DMP_SAMPLE_RATE;
 8005d58:	88bb      	ldrh	r3, [r7, #4]
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	f7fa ff6a 	bl	8000c34 <__aeabi_ui2f>
 8005d60:	4603      	mov	r3, r0
 8005d62:	4983      	ldr	r1, [pc, #524]	; (8005f70 <dmp_set_tap_thresh+0x240>)
 8005d64:	4618      	mov	r0, r3
 8005d66:	f7fb f871 	bl	8000e4c <__aeabi_fdiv>
 8005d6a:	4603      	mov	r3, r0
 8005d6c:	613b      	str	r3, [r7, #16]

    mpu_get_accel_fsr(&accel_fsr);
 8005d6e:	f107 030b 	add.w	r3, r7, #11
 8005d72:	4618      	mov	r0, r3
 8005d74:	f7fd fde0 	bl	8003938 <mpu_get_accel_fsr>
    switch (accel_fsr) {
 8005d78:	7afb      	ldrb	r3, [r7, #11]
 8005d7a:	3b02      	subs	r3, #2
 8005d7c:	2b0e      	cmp	r3, #14
 8005d7e:	d879      	bhi.n	8005e74 <dmp_set_tap_thresh+0x144>
 8005d80:	a201      	add	r2, pc, #4	; (adr r2, 8005d88 <dmp_set_tap_thresh+0x58>)
 8005d82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d86:	bf00      	nop
 8005d88:	08005dc5 	.word	0x08005dc5
 8005d8c:	08005e75 	.word	0x08005e75
 8005d90:	08005df1 	.word	0x08005df1
 8005d94:	08005e75 	.word	0x08005e75
 8005d98:	08005e75 	.word	0x08005e75
 8005d9c:	08005e75 	.word	0x08005e75
 8005da0:	08005e1d 	.word	0x08005e1d
 8005da4:	08005e75 	.word	0x08005e75
 8005da8:	08005e75 	.word	0x08005e75
 8005dac:	08005e75 	.word	0x08005e75
 8005db0:	08005e75 	.word	0x08005e75
 8005db4:	08005e75 	.word	0x08005e75
 8005db8:	08005e75 	.word	0x08005e75
 8005dbc:	08005e75 	.word	0x08005e75
 8005dc0:	08005e49 	.word	0x08005e49
    case 2:
        dmp_thresh = (unsigned short)(scaled_thresh * 16384);
 8005dc4:	f04f 418d 	mov.w	r1, #1182793728	; 0x46800000
 8005dc8:	6938      	ldr	r0, [r7, #16]
 8005dca:	f7fa ff8b 	bl	8000ce4 <__aeabi_fmul>
 8005dce:	4603      	mov	r3, r0
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	f7fb f973 	bl	80010bc <__aeabi_f2uiz>
 8005dd6:	4603      	mov	r3, r0
 8005dd8:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 12288);
 8005dda:	4966      	ldr	r1, [pc, #408]	; (8005f74 <dmp_set_tap_thresh+0x244>)
 8005ddc:	6938      	ldr	r0, [r7, #16]
 8005dde:	f7fa ff81 	bl	8000ce4 <__aeabi_fmul>
 8005de2:	4603      	mov	r3, r0
 8005de4:	4618      	mov	r0, r3
 8005de6:	f7fb f969 	bl	80010bc <__aeabi_f2uiz>
 8005dea:	4603      	mov	r3, r0
 8005dec:	82bb      	strh	r3, [r7, #20]
        break;
 8005dee:	e044      	b.n	8005e7a <dmp_set_tap_thresh+0x14a>
    case 4:
        dmp_thresh = (unsigned short)(scaled_thresh * 8192);
 8005df0:	f04f 418c 	mov.w	r1, #1174405120	; 0x46000000
 8005df4:	6938      	ldr	r0, [r7, #16]
 8005df6:	f7fa ff75 	bl	8000ce4 <__aeabi_fmul>
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	f7fb f95d 	bl	80010bc <__aeabi_f2uiz>
 8005e02:	4603      	mov	r3, r0
 8005e04:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 6144);
 8005e06:	495c      	ldr	r1, [pc, #368]	; (8005f78 <dmp_set_tap_thresh+0x248>)
 8005e08:	6938      	ldr	r0, [r7, #16]
 8005e0a:	f7fa ff6b 	bl	8000ce4 <__aeabi_fmul>
 8005e0e:	4603      	mov	r3, r0
 8005e10:	4618      	mov	r0, r3
 8005e12:	f7fb f953 	bl	80010bc <__aeabi_f2uiz>
 8005e16:	4603      	mov	r3, r0
 8005e18:	82bb      	strh	r3, [r7, #20]
        break;
 8005e1a:	e02e      	b.n	8005e7a <dmp_set_tap_thresh+0x14a>
    case 8:
        dmp_thresh = (unsigned short)(scaled_thresh * 4096);
 8005e1c:	f04f 418b 	mov.w	r1, #1166016512	; 0x45800000
 8005e20:	6938      	ldr	r0, [r7, #16]
 8005e22:	f7fa ff5f 	bl	8000ce4 <__aeabi_fmul>
 8005e26:	4603      	mov	r3, r0
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f7fb f947 	bl	80010bc <__aeabi_f2uiz>
 8005e2e:	4603      	mov	r3, r0
 8005e30:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 3072);
 8005e32:	4952      	ldr	r1, [pc, #328]	; (8005f7c <dmp_set_tap_thresh+0x24c>)
 8005e34:	6938      	ldr	r0, [r7, #16]
 8005e36:	f7fa ff55 	bl	8000ce4 <__aeabi_fmul>
 8005e3a:	4603      	mov	r3, r0
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	f7fb f93d 	bl	80010bc <__aeabi_f2uiz>
 8005e42:	4603      	mov	r3, r0
 8005e44:	82bb      	strh	r3, [r7, #20]
        break;
 8005e46:	e018      	b.n	8005e7a <dmp_set_tap_thresh+0x14a>
    case 16:
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
 8005e48:	f04f 418a 	mov.w	r1, #1157627904	; 0x45000000
 8005e4c:	6938      	ldr	r0, [r7, #16]
 8005e4e:	f7fa ff49 	bl	8000ce4 <__aeabi_fmul>
 8005e52:	4603      	mov	r3, r0
 8005e54:	4618      	mov	r0, r3
 8005e56:	f7fb f931 	bl	80010bc <__aeabi_f2uiz>
 8005e5a:	4603      	mov	r3, r0
 8005e5c:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
 8005e5e:	4948      	ldr	r1, [pc, #288]	; (8005f80 <dmp_set_tap_thresh+0x250>)
 8005e60:	6938      	ldr	r0, [r7, #16]
 8005e62:	f7fa ff3f 	bl	8000ce4 <__aeabi_fmul>
 8005e66:	4603      	mov	r3, r0
 8005e68:	4618      	mov	r0, r3
 8005e6a:	f7fb f927 	bl	80010bc <__aeabi_f2uiz>
 8005e6e:	4603      	mov	r3, r0
 8005e70:	82bb      	strh	r3, [r7, #20]
        break;
 8005e72:	e002      	b.n	8005e7a <dmp_set_tap_thresh+0x14a>
    default:
        return -1;
 8005e74:	f04f 33ff 	mov.w	r3, #4294967295
 8005e78:	e076      	b.n	8005f68 <dmp_set_tap_thresh+0x238>
    }
    tmp[0] = (unsigned char)(dmp_thresh >> 8);
 8005e7a:	8afb      	ldrh	r3, [r7, #22]
 8005e7c:	0a1b      	lsrs	r3, r3, #8
 8005e7e:	b29b      	uxth	r3, r3
 8005e80:	b2db      	uxtb	r3, r3
 8005e82:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_thresh & 0xFF);
 8005e84:	8afb      	ldrh	r3, [r7, #22]
 8005e86:	b2db      	uxtb	r3, r3
 8005e88:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
 8005e8a:	8abb      	ldrh	r3, [r7, #20]
 8005e8c:	0a1b      	lsrs	r3, r3, #8
 8005e8e:	b29b      	uxth	r3, r3
 8005e90:	b2db      	uxtb	r3, r3
 8005e92:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);
 8005e94:	8abb      	ldrh	r3, [r7, #20]
 8005e96:	b2db      	uxtb	r3, r3
 8005e98:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X) {
 8005e9a:	79fb      	ldrb	r3, [r7, #7]
 8005e9c:	f003 0301 	and.w	r3, r3, #1
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d01c      	beq.n	8005ede <dmp_set_tap_thresh+0x1ae>
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
 8005ea4:	f107 030c 	add.w	r3, r7, #12
 8005ea8:	461a      	mov	r2, r3
 8005eaa:	2102      	movs	r1, #2
 8005eac:	f44f 70ea 	mov.w	r0, #468	; 0x1d4
 8005eb0:	f7fe ff80 	bl	8004db4 <mpu_write_mem>
 8005eb4:	4603      	mov	r3, r0
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d002      	beq.n	8005ec0 <dmp_set_tap_thresh+0x190>
            return -1;
 8005eba:	f04f 33ff 	mov.w	r3, #4294967295
 8005ebe:	e053      	b.n	8005f68 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_36, 2, tmp+2))
 8005ec0:	f107 030c 	add.w	r3, r7, #12
 8005ec4:	3302      	adds	r3, #2
 8005ec6:	461a      	mov	r2, r3
 8005ec8:	2102      	movs	r1, #2
 8005eca:	f44f 7092 	mov.w	r0, #292	; 0x124
 8005ece:	f7fe ff71 	bl	8004db4 <mpu_write_mem>
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d002      	beq.n	8005ede <dmp_set_tap_thresh+0x1ae>
            return -1;
 8005ed8:	f04f 33ff 	mov.w	r3, #4294967295
 8005edc:	e044      	b.n	8005f68 <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Y) {
 8005ede:	79fb      	ldrb	r3, [r7, #7]
 8005ee0:	f003 0302 	and.w	r3, r3, #2
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d01c      	beq.n	8005f22 <dmp_set_tap_thresh+0x1f2>
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
 8005ee8:	f107 030c 	add.w	r3, r7, #12
 8005eec:	461a      	mov	r2, r3
 8005eee:	2102      	movs	r1, #2
 8005ef0:	f44f 70ec 	mov.w	r0, #472	; 0x1d8
 8005ef4:	f7fe ff5e 	bl	8004db4 <mpu_write_mem>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d002      	beq.n	8005f04 <dmp_set_tap_thresh+0x1d4>
            return -1;
 8005efe:	f04f 33ff 	mov.w	r3, #4294967295
 8005f02:	e031      	b.n	8005f68 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_40, 2, tmp+2))
 8005f04:	f107 030c 	add.w	r3, r7, #12
 8005f08:	3302      	adds	r3, #2
 8005f0a:	461a      	mov	r2, r3
 8005f0c:	2102      	movs	r1, #2
 8005f0e:	f44f 7094 	mov.w	r0, #296	; 0x128
 8005f12:	f7fe ff4f 	bl	8004db4 <mpu_write_mem>
 8005f16:	4603      	mov	r3, r0
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d002      	beq.n	8005f22 <dmp_set_tap_thresh+0x1f2>
            return -1;
 8005f1c:	f04f 33ff 	mov.w	r3, #4294967295
 8005f20:	e022      	b.n	8005f68 <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Z) {
 8005f22:	79fb      	ldrb	r3, [r7, #7]
 8005f24:	f003 0304 	and.w	r3, r3, #4
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d01c      	beq.n	8005f66 <dmp_set_tap_thresh+0x236>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
 8005f2c:	f107 030c 	add.w	r3, r7, #12
 8005f30:	461a      	mov	r2, r3
 8005f32:	2102      	movs	r1, #2
 8005f34:	f44f 70ee 	mov.w	r0, #476	; 0x1dc
 8005f38:	f7fe ff3c 	bl	8004db4 <mpu_write_mem>
 8005f3c:	4603      	mov	r3, r0
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d002      	beq.n	8005f48 <dmp_set_tap_thresh+0x218>
            return -1;
 8005f42:	f04f 33ff 	mov.w	r3, #4294967295
 8005f46:	e00f      	b.n	8005f68 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_44, 2, tmp+2))
 8005f48:	f107 030c 	add.w	r3, r7, #12
 8005f4c:	3302      	adds	r3, #2
 8005f4e:	461a      	mov	r2, r3
 8005f50:	2102      	movs	r1, #2
 8005f52:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005f56:	f7fe ff2d 	bl	8004db4 <mpu_write_mem>
 8005f5a:	4603      	mov	r3, r0
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d002      	beq.n	8005f66 <dmp_set_tap_thresh+0x236>
            return -1;
 8005f60:	f04f 33ff 	mov.w	r3, #4294967295
 8005f64:	e000      	b.n	8005f68 <dmp_set_tap_thresh+0x238>
    }
    return 0;
 8005f66:	2300      	movs	r3, #0
}
 8005f68:	4618      	mov	r0, r3
 8005f6a:	3718      	adds	r7, #24
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd80      	pop	{r7, pc}
 8005f70:	43480000 	.word	0x43480000
 8005f74:	46400000 	.word	0x46400000
 8005f78:	45c00000 	.word	0x45c00000
 8005f7c:	45400000 	.word	0x45400000
 8005f80:	44c00000 	.word	0x44c00000

08005f84 <dmp_set_tap_axes>:
 *  @brief      Set which axes will register a tap.
 *  @param[in]  axis    1, 2, and 4 for XYZ, respectively.
 *  @return     0 if successful.
 */
int dmp_set_tap_axes(unsigned char axis)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b084      	sub	sp, #16
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	4603      	mov	r3, r0
 8005f8c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp = 0;
 8005f8e:	2300      	movs	r3, #0
 8005f90:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X)
 8005f92:	79fb      	ldrb	r3, [r7, #7]
 8005f94:	f003 0301 	and.w	r3, r3, #1
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d004      	beq.n	8005fa6 <dmp_set_tap_axes+0x22>
        tmp |= 0x30;
 8005f9c:	7bfb      	ldrb	r3, [r7, #15]
 8005f9e:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8005fa2:	b2db      	uxtb	r3, r3
 8005fa4:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Y)
 8005fa6:	79fb      	ldrb	r3, [r7, #7]
 8005fa8:	f003 0302 	and.w	r3, r3, #2
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d004      	beq.n	8005fba <dmp_set_tap_axes+0x36>
        tmp |= 0x0C;
 8005fb0:	7bfb      	ldrb	r3, [r7, #15]
 8005fb2:	f043 030c 	orr.w	r3, r3, #12
 8005fb6:	b2db      	uxtb	r3, r3
 8005fb8:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Z)
 8005fba:	79fb      	ldrb	r3, [r7, #7]
 8005fbc:	f003 0304 	and.w	r3, r3, #4
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d004      	beq.n	8005fce <dmp_set_tap_axes+0x4a>
        tmp |= 0x03;
 8005fc4:	7bfb      	ldrb	r3, [r7, #15]
 8005fc6:	f043 0303 	orr.w	r3, r3, #3
 8005fca:	b2db      	uxtb	r3, r3
 8005fcc:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_72, 1, &tmp);
 8005fce:	f107 030f 	add.w	r3, r7, #15
 8005fd2:	461a      	mov	r2, r3
 8005fd4:	2101      	movs	r1, #1
 8005fd6:	f44f 70a4 	mov.w	r0, #328	; 0x148
 8005fda:	f7fe feeb 	bl	8004db4 <mpu_write_mem>
 8005fde:	4603      	mov	r3, r0
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	3710      	adds	r7, #16
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd80      	pop	{r7, pc}

08005fe8 <dmp_set_tap_count>:
 *  @brief      Set minimum number of taps needed for an interrupt.
 *  @param[in]  min_taps    Minimum consecutive taps (1-4).
 *  @return     0 if successful.
 */
int dmp_set_tap_count(unsigned char min_taps)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b084      	sub	sp, #16
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	4603      	mov	r3, r0
 8005ff0:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (min_taps < 1)
 8005ff2:	79fb      	ldrb	r3, [r7, #7]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d102      	bne.n	8005ffe <dmp_set_tap_count+0x16>
        min_taps = 1;
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	71fb      	strb	r3, [r7, #7]
 8005ffc:	e004      	b.n	8006008 <dmp_set_tap_count+0x20>
    else if (min_taps > 4)
 8005ffe:	79fb      	ldrb	r3, [r7, #7]
 8006000:	2b04      	cmp	r3, #4
 8006002:	d901      	bls.n	8006008 <dmp_set_tap_count+0x20>
        min_taps = 4;
 8006004:	2304      	movs	r3, #4
 8006006:	71fb      	strb	r3, [r7, #7]

    tmp = min_taps - 1;
 8006008:	79fb      	ldrb	r3, [r7, #7]
 800600a:	3b01      	subs	r3, #1
 800600c:	b2db      	uxtb	r3, r3
 800600e:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_79, 1, &tmp);
 8006010:	f107 030f 	add.w	r3, r7, #15
 8006014:	461a      	mov	r2, r3
 8006016:	2101      	movs	r1, #1
 8006018:	f240 104f 	movw	r0, #335	; 0x14f
 800601c:	f7fe feca 	bl	8004db4 <mpu_write_mem>
 8006020:	4603      	mov	r3, r0
}
 8006022:	4618      	mov	r0, r3
 8006024:	3710      	adds	r7, #16
 8006026:	46bd      	mov	sp, r7
 8006028:	bd80      	pop	{r7, pc}
	...

0800602c <dmp_set_tap_time>:
 *  @brief      Set length between valid taps.
 *  @param[in]  time    Milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time(unsigned short time)
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b084      	sub	sp, #16
 8006030:	af00      	add	r7, sp, #0
 8006032:	4603      	mov	r3, r0
 8006034:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 8006036:	88fb      	ldrh	r3, [r7, #6]
 8006038:	4a0c      	ldr	r2, [pc, #48]	; (800606c <dmp_set_tap_time+0x40>)
 800603a:	fba2 2303 	umull	r2, r3, r2, r3
 800603e:	089b      	lsrs	r3, r3, #2
 8006040:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 8006042:	89fb      	ldrh	r3, [r7, #14]
 8006044:	0a1b      	lsrs	r3, r3, #8
 8006046:	b29b      	uxth	r3, r3
 8006048:	b2db      	uxtb	r3, r3
 800604a:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 800604c:	89fb      	ldrh	r3, [r7, #14]
 800604e:	b2db      	uxtb	r3, r3
 8006050:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
 8006052:	f107 030c 	add.w	r3, r7, #12
 8006056:	461a      	mov	r2, r3
 8006058:	2102      	movs	r1, #2
 800605a:	f44f 70ef 	mov.w	r0, #478	; 0x1de
 800605e:	f7fe fea9 	bl	8004db4 <mpu_write_mem>
 8006062:	4603      	mov	r3, r0
}
 8006064:	4618      	mov	r0, r3
 8006066:	3710      	adds	r7, #16
 8006068:	46bd      	mov	sp, r7
 800606a:	bd80      	pop	{r7, pc}
 800606c:	cccccccd 	.word	0xcccccccd

08006070 <dmp_set_tap_time_multi>:
 *  @brief      Set max time between taps to register as a multi-tap.
 *  @param[in]  time    Max milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time_multi(unsigned short time)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b084      	sub	sp, #16
 8006074:	af00      	add	r7, sp, #0
 8006076:	4603      	mov	r3, r0
 8006078:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 800607a:	88fb      	ldrh	r3, [r7, #6]
 800607c:	4a0c      	ldr	r2, [pc, #48]	; (80060b0 <dmp_set_tap_time_multi+0x40>)
 800607e:	fba2 2303 	umull	r2, r3, r2, r3
 8006082:	089b      	lsrs	r3, r3, #2
 8006084:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 8006086:	89fb      	ldrh	r3, [r7, #14]
 8006088:	0a1b      	lsrs	r3, r3, #8
 800608a:	b29b      	uxth	r3, r3
 800608c:	b2db      	uxtb	r3, r3
 800608e:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8006090:	89fb      	ldrh	r3, [r7, #14]
 8006092:	b2db      	uxtb	r3, r3
 8006094:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_218, 2, tmp);
 8006096:	f107 030c 	add.w	r3, r7, #12
 800609a:	461a      	mov	r2, r3
 800609c:	2102      	movs	r1, #2
 800609e:	f44f 70ed 	mov.w	r0, #474	; 0x1da
 80060a2:	f7fe fe87 	bl	8004db4 <mpu_write_mem>
 80060a6:	4603      	mov	r3, r0
}
 80060a8:	4618      	mov	r0, r3
 80060aa:	3710      	adds	r7, #16
 80060ac:	46bd      	mov	sp, r7
 80060ae:	bd80      	pop	{r7, pc}
 80060b0:	cccccccd 	.word	0xcccccccd

080060b4 <dmp_set_shake_reject_thresh>:
 *  @param[in]  sf      Gyro scale factor.
 *  @param[in]  thresh  Gyro threshold in dps.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_thresh(long sf, unsigned short thresh)
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b084      	sub	sp, #16
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
 80060bc:	460b      	mov	r3, r1
 80060be:	807b      	strh	r3, [r7, #2]
    unsigned char tmp[4];
    long thresh_scaled = sf / 1000 * thresh;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	4a13      	ldr	r2, [pc, #76]	; (8006110 <dmp_set_shake_reject_thresh+0x5c>)
 80060c4:	fb82 1203 	smull	r1, r2, r2, r3
 80060c8:	1192      	asrs	r2, r2, #6
 80060ca:	17db      	asrs	r3, r3, #31
 80060cc:	1ad3      	subs	r3, r2, r3
 80060ce:	887a      	ldrh	r2, [r7, #2]
 80060d0:	fb02 f303 	mul.w	r3, r2, r3
 80060d4:	60fb      	str	r3, [r7, #12]
    tmp[0] = (unsigned char)(((long)thresh_scaled >> 24) & 0xFF);
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	161b      	asrs	r3, r3, #24
 80060da:	b2db      	uxtb	r3, r3
 80060dc:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(((long)thresh_scaled >> 16) & 0xFF);
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	141b      	asrs	r3, r3, #16
 80060e2:	b2db      	uxtb	r3, r3
 80060e4:	727b      	strb	r3, [r7, #9]
    tmp[2] = (unsigned char)(((long)thresh_scaled >> 8) & 0xFF);
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	121b      	asrs	r3, r3, #8
 80060ea:	b2db      	uxtb	r3, r3
 80060ec:	72bb      	strb	r3, [r7, #10]
    tmp[3] = (unsigned char)((long)thresh_scaled & 0xFF);
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	b2db      	uxtb	r3, r3
 80060f2:	72fb      	strb	r3, [r7, #11]
    return mpu_write_mem(D_1_92, 4, tmp);
 80060f4:	f107 0308 	add.w	r3, r7, #8
 80060f8:	461a      	mov	r2, r3
 80060fa:	2104      	movs	r1, #4
 80060fc:	f44f 70ae 	mov.w	r0, #348	; 0x15c
 8006100:	f7fe fe58 	bl	8004db4 <mpu_write_mem>
 8006104:	4603      	mov	r3, r0
}
 8006106:	4618      	mov	r0, r3
 8006108:	3710      	adds	r7, #16
 800610a:	46bd      	mov	sp, r7
 800610c:	bd80      	pop	{r7, pc}
 800610e:	bf00      	nop
 8006110:	10624dd3 	.word	0x10624dd3

08006114 <dmp_set_shake_reject_time>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_time(unsigned short time)
{
 8006114:	b580      	push	{r7, lr}
 8006116:	b084      	sub	sp, #16
 8006118:	af00      	add	r7, sp, #0
 800611a:	4603      	mov	r3, r0
 800611c:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 800611e:	88fb      	ldrh	r3, [r7, #6]
 8006120:	4a0c      	ldr	r2, [pc, #48]	; (8006154 <dmp_set_shake_reject_time+0x40>)
 8006122:	fba2 2303 	umull	r2, r3, r2, r3
 8006126:	089b      	lsrs	r3, r3, #2
 8006128:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 800612a:	88fb      	ldrh	r3, [r7, #6]
 800612c:	0a1b      	lsrs	r3, r3, #8
 800612e:	b29b      	uxth	r3, r3
 8006130:	b2db      	uxtb	r3, r3
 8006132:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 8006134:	88fb      	ldrh	r3, [r7, #6]
 8006136:	b2db      	uxtb	r3, r3
 8006138:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_90,2,tmp);
 800613a:	f107 030c 	add.w	r3, r7, #12
 800613e:	461a      	mov	r2, r3
 8006140:	2102      	movs	r1, #2
 8006142:	f44f 70ad 	mov.w	r0, #346	; 0x15a
 8006146:	f7fe fe35 	bl	8004db4 <mpu_write_mem>
 800614a:	4603      	mov	r3, r0
}
 800614c:	4618      	mov	r0, r3
 800614e:	3710      	adds	r7, #16
 8006150:	46bd      	mov	sp, r7
 8006152:	bd80      	pop	{r7, pc}
 8006154:	cccccccd 	.word	0xcccccccd

08006158 <dmp_set_shake_reject_timeout>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_timeout(unsigned short time)
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b084      	sub	sp, #16
 800615c:	af00      	add	r7, sp, #0
 800615e:	4603      	mov	r3, r0
 8006160:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 8006162:	88fb      	ldrh	r3, [r7, #6]
 8006164:	4a0c      	ldr	r2, [pc, #48]	; (8006198 <dmp_set_shake_reject_timeout+0x40>)
 8006166:	fba2 2303 	umull	r2, r3, r2, r3
 800616a:	089b      	lsrs	r3, r3, #2
 800616c:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 800616e:	88fb      	ldrh	r3, [r7, #6]
 8006170:	0a1b      	lsrs	r3, r3, #8
 8006172:	b29b      	uxth	r3, r3
 8006174:	b2db      	uxtb	r3, r3
 8006176:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 8006178:	88fb      	ldrh	r3, [r7, #6]
 800617a:	b2db      	uxtb	r3, r3
 800617c:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_88,2,tmp);
 800617e:	f107 030c 	add.w	r3, r7, #12
 8006182:	461a      	mov	r2, r3
 8006184:	2102      	movs	r1, #2
 8006186:	f44f 70ac 	mov.w	r0, #344	; 0x158
 800618a:	f7fe fe13 	bl	8004db4 <mpu_write_mem>
 800618e:	4603      	mov	r3, r0
}
 8006190:	4618      	mov	r0, r3
 8006192:	3710      	adds	r7, #16
 8006194:	46bd      	mov	sp, r7
 8006196:	bd80      	pop	{r7, pc}
 8006198:	cccccccd 	.word	0xcccccccd

0800619c <dmp_enable_feature>:
 *  mutually exclusive.
 *  @param[in]  mask    Mask of features to enable.
 *  @return     0 if successful.
 */
int dmp_enable_feature(unsigned short mask)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b086      	sub	sp, #24
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	4603      	mov	r3, r0
 80061a4:	80fb      	strh	r3, [r7, #6]

    /* TODO: All of these settings can probably be integrated into the default
     * DMP image.
     */
    /* Set integration scale factor. */
    tmp[0] = (unsigned char)((GYRO_SF >> 24) & 0xFF);
 80061a6:	2302      	movs	r3, #2
 80061a8:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)((GYRO_SF >> 16) & 0xFF);
 80061aa:	23ca      	movs	r3, #202	; 0xca
 80061ac:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)((GYRO_SF >> 8) & 0xFF);
 80061ae:	23e3      	movs	r3, #227	; 0xe3
 80061b0:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(GYRO_SF & 0xFF);
 80061b2:	2309      	movs	r3, #9
 80061b4:	73fb      	strb	r3, [r7, #15]
    mpu_write_mem(D_0_104, 4, tmp);
 80061b6:	f107 030c 	add.w	r3, r7, #12
 80061ba:	461a      	mov	r2, r3
 80061bc:	2104      	movs	r1, #4
 80061be:	2068      	movs	r0, #104	; 0x68
 80061c0:	f7fe fdf8 	bl	8004db4 <mpu_write_mem>

    /* Send sensor data to the FIFO. */
    tmp[0] = 0xA3;
 80061c4:	23a3      	movs	r3, #163	; 0xa3
 80061c6:	733b      	strb	r3, [r7, #12]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 80061c8:	88fb      	ldrh	r3, [r7, #6]
 80061ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d006      	beq.n	80061e0 <dmp_enable_feature+0x44>
        tmp[1] = 0xC0;
 80061d2:	23c0      	movs	r3, #192	; 0xc0
 80061d4:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xC8;
 80061d6:	23c8      	movs	r3, #200	; 0xc8
 80061d8:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xC2;
 80061da:	23c2      	movs	r3, #194	; 0xc2
 80061dc:	73fb      	strb	r3, [r7, #15]
 80061de:	e005      	b.n	80061ec <dmp_enable_feature+0x50>
    } else {
        tmp[1] = 0xA3;
 80061e0:	23a3      	movs	r3, #163	; 0xa3
 80061e2:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xA3;
 80061e4:	23a3      	movs	r3, #163	; 0xa3
 80061e6:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xA3;
 80061e8:	23a3      	movs	r3, #163	; 0xa3
 80061ea:	73fb      	strb	r3, [r7, #15]
    }
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 80061ec:	88fb      	ldrh	r3, [r7, #6]
 80061ee:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d006      	beq.n	8006204 <dmp_enable_feature+0x68>
        tmp[4] = 0xC4;
 80061f6:	23c4      	movs	r3, #196	; 0xc4
 80061f8:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xCC;
 80061fa:	23cc      	movs	r3, #204	; 0xcc
 80061fc:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xC6;
 80061fe:	23c6      	movs	r3, #198	; 0xc6
 8006200:	74bb      	strb	r3, [r7, #18]
 8006202:	e005      	b.n	8006210 <dmp_enable_feature+0x74>
    } else {
        tmp[4] = 0xA3;
 8006204:	23a3      	movs	r3, #163	; 0xa3
 8006206:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xA3;
 8006208:	23a3      	movs	r3, #163	; 0xa3
 800620a:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xA3;
 800620c:	23a3      	movs	r3, #163	; 0xa3
 800620e:	74bb      	strb	r3, [r7, #18]
    }
    tmp[7] = 0xA3;
 8006210:	23a3      	movs	r3, #163	; 0xa3
 8006212:	74fb      	strb	r3, [r7, #19]
    tmp[8] = 0xA3;
 8006214:	23a3      	movs	r3, #163	; 0xa3
 8006216:	753b      	strb	r3, [r7, #20]
    tmp[9] = 0xA3;
 8006218:	23a3      	movs	r3, #163	; 0xa3
 800621a:	757b      	strb	r3, [r7, #21]
    mpu_write_mem(CFG_15,10,tmp);
 800621c:	f107 030c 	add.w	r3, r7, #12
 8006220:	461a      	mov	r2, r3
 8006222:	210a      	movs	r1, #10
 8006224:	f640 20a7 	movw	r0, #2727	; 0xaa7
 8006228:	f7fe fdc4 	bl	8004db4 <mpu_write_mem>

    /* Send gesture data to the FIFO. */
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 800622c:	88fb      	ldrh	r3, [r7, #6]
 800622e:	f003 0303 	and.w	r3, r3, #3
 8006232:	2b00      	cmp	r3, #0
 8006234:	d002      	beq.n	800623c <dmp_enable_feature+0xa0>
        tmp[0] = DINA20;
 8006236:	2320      	movs	r3, #32
 8006238:	733b      	strb	r3, [r7, #12]
 800623a:	e001      	b.n	8006240 <dmp_enable_feature+0xa4>
    else
        tmp[0] = 0xD8;
 800623c:	23d8      	movs	r3, #216	; 0xd8
 800623e:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_27,1,tmp);
 8006240:	f107 030c 	add.w	r3, r7, #12
 8006244:	461a      	mov	r2, r3
 8006246:	2101      	movs	r1, #1
 8006248:	f640 20b6 	movw	r0, #2742	; 0xab6
 800624c:	f7fe fdb2 	bl	8004db4 <mpu_write_mem>

    if (mask & DMP_FEATURE_GYRO_CAL)
 8006250:	88fb      	ldrh	r3, [r7, #6]
 8006252:	f003 0320 	and.w	r3, r3, #32
 8006256:	2b00      	cmp	r3, #0
 8006258:	d003      	beq.n	8006262 <dmp_enable_feature+0xc6>
        dmp_enable_gyro_cal(1);
 800625a:	2001      	movs	r0, #1
 800625c:	f000 f8c6 	bl	80063ec <dmp_enable_gyro_cal>
 8006260:	e002      	b.n	8006268 <dmp_enable_feature+0xcc>
    else
        dmp_enable_gyro_cal(0);
 8006262:	2000      	movs	r0, #0
 8006264:	f000 f8c2 	bl	80063ec <dmp_enable_gyro_cal>

    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8006268:	88fb      	ldrh	r3, [r7, #6]
 800626a:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 800626e:	2b00      	cmp	r3, #0
 8006270:	d01d      	beq.n	80062ae <dmp_enable_feature+0x112>
        if (mask & DMP_FEATURE_SEND_CAL_GYRO) {
 8006272:	88fb      	ldrh	r3, [r7, #6]
 8006274:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006278:	2b00      	cmp	r3, #0
 800627a:	d008      	beq.n	800628e <dmp_enable_feature+0xf2>
            tmp[0] = 0xB2;
 800627c:	23b2      	movs	r3, #178	; 0xb2
 800627e:	733b      	strb	r3, [r7, #12]
            tmp[1] = 0x8B;
 8006280:	238b      	movs	r3, #139	; 0x8b
 8006282:	737b      	strb	r3, [r7, #13]
            tmp[2] = 0xB6;
 8006284:	23b6      	movs	r3, #182	; 0xb6
 8006286:	73bb      	strb	r3, [r7, #14]
            tmp[3] = 0x9B;
 8006288:	239b      	movs	r3, #155	; 0x9b
 800628a:	73fb      	strb	r3, [r7, #15]
 800628c:	e007      	b.n	800629e <dmp_enable_feature+0x102>
        } else {
            tmp[0] = DINAC0;
 800628e:	23b0      	movs	r3, #176	; 0xb0
 8006290:	733b      	strb	r3, [r7, #12]
            tmp[1] = DINA80;
 8006292:	2380      	movs	r3, #128	; 0x80
 8006294:	737b      	strb	r3, [r7, #13]
            tmp[2] = DINAC2;
 8006296:	23b4      	movs	r3, #180	; 0xb4
 8006298:	73bb      	strb	r3, [r7, #14]
            tmp[3] = DINA90;
 800629a:	2390      	movs	r3, #144	; 0x90
 800629c:	73fb      	strb	r3, [r7, #15]
        }
        mpu_write_mem(CFG_GYRO_RAW_DATA, 4, tmp);
 800629e:	f107 030c 	add.w	r3, r7, #12
 80062a2:	461a      	mov	r2, r3
 80062a4:	2104      	movs	r1, #4
 80062a6:	f640 20a2 	movw	r0, #2722	; 0xaa2
 80062aa:	f7fe fd83 	bl	8004db4 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_TAP) {
 80062ae:	88fb      	ldrh	r3, [r7, #6]
 80062b0:	f003 0301 	and.w	r3, r3, #1
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d025      	beq.n	8006304 <dmp_enable_feature+0x168>
        /* Enable tap. */
        tmp[0] = 0xF8;
 80062b8:	23f8      	movs	r3, #248	; 0xf8
 80062ba:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 80062bc:	f107 030c 	add.w	r3, r7, #12
 80062c0:	461a      	mov	r2, r3
 80062c2:	2101      	movs	r1, #1
 80062c4:	f44f 600b 	mov.w	r0, #2224	; 0x8b0
 80062c8:	f7fe fd74 	bl	8004db4 <mpu_write_mem>
        dmp_set_tap_thresh(TAP_XYZ, 250);
 80062cc:	21fa      	movs	r1, #250	; 0xfa
 80062ce:	2007      	movs	r0, #7
 80062d0:	f7ff fd2e 	bl	8005d30 <dmp_set_tap_thresh>
        dmp_set_tap_axes(TAP_XYZ);
 80062d4:	2007      	movs	r0, #7
 80062d6:	f7ff fe55 	bl	8005f84 <dmp_set_tap_axes>
        dmp_set_tap_count(1);
 80062da:	2001      	movs	r0, #1
 80062dc:	f7ff fe84 	bl	8005fe8 <dmp_set_tap_count>
        dmp_set_tap_time(100);
 80062e0:	2064      	movs	r0, #100	; 0x64
 80062e2:	f7ff fea3 	bl	800602c <dmp_set_tap_time>
        dmp_set_tap_time_multi(500);
 80062e6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80062ea:	f7ff fec1 	bl	8006070 <dmp_set_tap_time_multi>

        dmp_set_shake_reject_thresh(GYRO_SF, 200);
 80062ee:	21c8      	movs	r1, #200	; 0xc8
 80062f0:	483c      	ldr	r0, [pc, #240]	; (80063e4 <dmp_enable_feature+0x248>)
 80062f2:	f7ff fedf 	bl	80060b4 <dmp_set_shake_reject_thresh>
        dmp_set_shake_reject_time(40);
 80062f6:	2028      	movs	r0, #40	; 0x28
 80062f8:	f7ff ff0c 	bl	8006114 <dmp_set_shake_reject_time>
        dmp_set_shake_reject_timeout(10);
 80062fc:	200a      	movs	r0, #10
 80062fe:	f7ff ff2b 	bl	8006158 <dmp_set_shake_reject_timeout>
 8006302:	e009      	b.n	8006318 <dmp_enable_feature+0x17c>
    } else {
        tmp[0] = 0xD8;
 8006304:	23d8      	movs	r3, #216	; 0xd8
 8006306:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 8006308:	f107 030c 	add.w	r3, r7, #12
 800630c:	461a      	mov	r2, r3
 800630e:	2101      	movs	r1, #1
 8006310:	f44f 600b 	mov.w	r0, #2224	; 0x8b0
 8006314:	f7fe fd4e 	bl	8004db4 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_ANDROID_ORIENT) {
 8006318:	88fb      	ldrh	r3, [r7, #6]
 800631a:	f003 0302 	and.w	r3, r3, #2
 800631e:	2b00      	cmp	r3, #0
 8006320:	d002      	beq.n	8006328 <dmp_enable_feature+0x18c>
        tmp[0] = 0xD9;
 8006322:	23d9      	movs	r3, #217	; 0xd9
 8006324:	733b      	strb	r3, [r7, #12]
 8006326:	e001      	b.n	800632c <dmp_enable_feature+0x190>
    } else
        tmp[0] = 0xD8;
 8006328:	23d8      	movs	r3, #216	; 0xd8
 800632a:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_ANDROID_ORIENT_INT, 1, tmp);
 800632c:	f107 030c 	add.w	r3, r7, #12
 8006330:	461a      	mov	r2, r3
 8006332:	2101      	movs	r1, #1
 8006334:	f240 703d 	movw	r0, #1853	; 0x73d
 8006338:	f7fe fd3c 	bl	8004db4 <mpu_write_mem>

    if (mask & DMP_FEATURE_LP_QUAT)
 800633c:	88fb      	ldrh	r3, [r7, #6]
 800633e:	f003 0304 	and.w	r3, r3, #4
 8006342:	2b00      	cmp	r3, #0
 8006344:	d003      	beq.n	800634e <dmp_enable_feature+0x1b2>
        dmp_enable_lp_quat(1);
 8006346:	2001      	movs	r0, #1
 8006348:	f000 f880 	bl	800644c <dmp_enable_lp_quat>
 800634c:	e002      	b.n	8006354 <dmp_enable_feature+0x1b8>
    else
        dmp_enable_lp_quat(0);
 800634e:	2000      	movs	r0, #0
 8006350:	f000 f87c 	bl	800644c <dmp_enable_lp_quat>

    if (mask & DMP_FEATURE_6X_LP_QUAT)
 8006354:	88fb      	ldrh	r3, [r7, #6]
 8006356:	f003 0310 	and.w	r3, r3, #16
 800635a:	2b00      	cmp	r3, #0
 800635c:	d003      	beq.n	8006366 <dmp_enable_feature+0x1ca>
        dmp_enable_6x_lp_quat(1);
 800635e:	2001      	movs	r0, #1
 8006360:	f000 f89b 	bl	800649a <dmp_enable_6x_lp_quat>
 8006364:	e002      	b.n	800636c <dmp_enable_feature+0x1d0>
    else
        dmp_enable_6x_lp_quat(0);
 8006366:	2000      	movs	r0, #0
 8006368:	f000 f897 	bl	800649a <dmp_enable_6x_lp_quat>

    /* Pedometer is always enabled. */
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
 800636c:	88fb      	ldrh	r3, [r7, #6]
 800636e:	f043 0308 	orr.w	r3, r3, #8
 8006372:	b29a      	uxth	r2, r3
 8006374:	4b1c      	ldr	r3, [pc, #112]	; (80063e8 <dmp_enable_feature+0x24c>)
 8006376:	815a      	strh	r2, [r3, #10]
    mpu_reset_fifo();
 8006378:	f7fd f952 	bl	8003620 <mpu_reset_fifo>

    dmp.packet_length = 0;
 800637c:	4b1a      	ldr	r3, [pc, #104]	; (80063e8 <dmp_enable_feature+0x24c>)
 800637e:	2200      	movs	r2, #0
 8006380:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
 8006382:	88fb      	ldrh	r3, [r7, #6]
 8006384:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006388:	2b00      	cmp	r3, #0
 800638a:	d005      	beq.n	8006398 <dmp_enable_feature+0x1fc>
        dmp.packet_length += 6;
 800638c:	4b16      	ldr	r3, [pc, #88]	; (80063e8 <dmp_enable_feature+0x24c>)
 800638e:	7b9b      	ldrb	r3, [r3, #14]
 8006390:	3306      	adds	r3, #6
 8006392:	b2da      	uxtb	r2, r3
 8006394:	4b14      	ldr	r3, [pc, #80]	; (80063e8 <dmp_enable_feature+0x24c>)
 8006396:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_ANY_GYRO)
 8006398:	88fb      	ldrh	r3, [r7, #6]
 800639a:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d005      	beq.n	80063ae <dmp_enable_feature+0x212>
        dmp.packet_length += 6;
 80063a2:	4b11      	ldr	r3, [pc, #68]	; (80063e8 <dmp_enable_feature+0x24c>)
 80063a4:	7b9b      	ldrb	r3, [r3, #14]
 80063a6:	3306      	adds	r3, #6
 80063a8:	b2da      	uxtb	r2, r3
 80063aa:	4b0f      	ldr	r3, [pc, #60]	; (80063e8 <dmp_enable_feature+0x24c>)
 80063ac:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT))
 80063ae:	88fb      	ldrh	r3, [r7, #6]
 80063b0:	f003 0314 	and.w	r3, r3, #20
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d005      	beq.n	80063c4 <dmp_enable_feature+0x228>
        dmp.packet_length += 16;
 80063b8:	4b0b      	ldr	r3, [pc, #44]	; (80063e8 <dmp_enable_feature+0x24c>)
 80063ba:	7b9b      	ldrb	r3, [r3, #14]
 80063bc:	3310      	adds	r3, #16
 80063be:	b2da      	uxtb	r2, r3
 80063c0:	4b09      	ldr	r3, [pc, #36]	; (80063e8 <dmp_enable_feature+0x24c>)
 80063c2:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 80063c4:	88fb      	ldrh	r3, [r7, #6]
 80063c6:	f003 0303 	and.w	r3, r3, #3
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d005      	beq.n	80063da <dmp_enable_feature+0x23e>
        dmp.packet_length += 4;
 80063ce:	4b06      	ldr	r3, [pc, #24]	; (80063e8 <dmp_enable_feature+0x24c>)
 80063d0:	7b9b      	ldrb	r3, [r3, #14]
 80063d2:	3304      	adds	r3, #4
 80063d4:	b2da      	uxtb	r2, r3
 80063d6:	4b04      	ldr	r3, [pc, #16]	; (80063e8 <dmp_enable_feature+0x24c>)
 80063d8:	739a      	strb	r2, [r3, #14]

    return 0;
 80063da:	2300      	movs	r3, #0
}
 80063dc:	4618      	mov	r0, r3
 80063de:	3718      	adds	r7, #24
 80063e0:	46bd      	mov	sp, r7
 80063e2:	bd80      	pop	{r7, pc}
 80063e4:	02cae309 	.word	0x02cae309
 80063e8:	20000130 	.word	0x20000130

080063ec <dmp_enable_gyro_cal>:
 *  subtracted from the gyro output.
 *  @param[in]  enable  1 to enable gyro calibration.
 *  @return     0 if successful.
 */
int dmp_enable_gyro_cal(unsigned char enable)
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b088      	sub	sp, #32
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	4603      	mov	r3, r0
 80063f4:	71fb      	strb	r3, [r7, #7]
    if (enable) {
 80063f6:	79fb      	ldrb	r3, [r7, #7]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d00f      	beq.n	800641c <dmp_enable_gyro_cal+0x30>
        unsigned char regs[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};
 80063fc:	4a11      	ldr	r2, [pc, #68]	; (8006444 <dmp_enable_gyro_cal+0x58>)
 80063fe:	f107 0314 	add.w	r3, r7, #20
 8006402:	ca07      	ldmia	r2, {r0, r1, r2}
 8006404:	c303      	stmia	r3!, {r0, r1}
 8006406:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 8006408:	f107 0314 	add.w	r3, r7, #20
 800640c:	461a      	mov	r2, r3
 800640e:	2109      	movs	r1, #9
 8006410:	f44f 6097 	mov.w	r0, #1208	; 0x4b8
 8006414:	f7fe fcce 	bl	8004db4 <mpu_write_mem>
 8006418:	4603      	mov	r3, r0
 800641a:	e00e      	b.n	800643a <dmp_enable_gyro_cal+0x4e>
    } else {
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
 800641c:	4a0a      	ldr	r2, [pc, #40]	; (8006448 <dmp_enable_gyro_cal+0x5c>)
 800641e:	f107 0308 	add.w	r3, r7, #8
 8006422:	ca07      	ldmia	r2, {r0, r1, r2}
 8006424:	c303      	stmia	r3!, {r0, r1}
 8006426:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 8006428:	f107 0308 	add.w	r3, r7, #8
 800642c:	461a      	mov	r2, r3
 800642e:	2109      	movs	r1, #9
 8006430:	f44f 6097 	mov.w	r0, #1208	; 0x4b8
 8006434:	f7fe fcbe 	bl	8004db4 <mpu_write_mem>
 8006438:	4603      	mov	r3, r0
    }
}
 800643a:	4618      	mov	r0, r3
 800643c:	3720      	adds	r7, #32
 800643e:	46bd      	mov	sp, r7
 8006440:	bd80      	pop	{r7, pc}
 8006442:	bf00      	nop
 8006444:	0800adc0 	.word	0x0800adc0
 8006448:	0800adcc 	.word	0x0800adcc

0800644c <dmp_enable_lp_quat>:
 *  exclusive.
 *  @param[in]  enable  1 to enable 3-axis quaternion.
 *  @return     0 if successful.
 */
int dmp_enable_lp_quat(unsigned char enable)
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b084      	sub	sp, #16
 8006450:	af00      	add	r7, sp, #0
 8006452:	4603      	mov	r3, r0
 8006454:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 8006456:	79fb      	ldrb	r3, [r7, #7]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d008      	beq.n	800646e <dmp_enable_lp_quat+0x22>
        regs[0] = DINBC0;
 800645c:	23c0      	movs	r3, #192	; 0xc0
 800645e:	733b      	strb	r3, [r7, #12]
        regs[1] = DINBC2;
 8006460:	23c2      	movs	r3, #194	; 0xc2
 8006462:	737b      	strb	r3, [r7, #13]
        regs[2] = DINBC4;
 8006464:	23c4      	movs	r3, #196	; 0xc4
 8006466:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINBC6;
 8006468:	23c6      	movs	r3, #198	; 0xc6
 800646a:	73fb      	strb	r3, [r7, #15]
 800646c:	e006      	b.n	800647c <dmp_enable_lp_quat+0x30>
    }
    else
        memset(regs, 0x8B, 4);
 800646e:	f107 030c 	add.w	r3, r7, #12
 8006472:	2204      	movs	r2, #4
 8006474:	218b      	movs	r1, #139	; 0x8b
 8006476:	4618      	mov	r0, r3
 8006478:	f002 ff40 	bl	80092fc <memset>

    mpu_write_mem(CFG_LP_QUAT, 4, regs);
 800647c:	f107 030c 	add.w	r3, r7, #12
 8006480:	461a      	mov	r2, r3
 8006482:	2104      	movs	r1, #4
 8006484:	f640 2098 	movw	r0, #2712	; 0xa98
 8006488:	f7fe fc94 	bl	8004db4 <mpu_write_mem>

    return mpu_reset_fifo();
 800648c:	f7fd f8c8 	bl	8003620 <mpu_reset_fifo>
 8006490:	4603      	mov	r3, r0
}
 8006492:	4618      	mov	r0, r3
 8006494:	3710      	adds	r7, #16
 8006496:	46bd      	mov	sp, r7
 8006498:	bd80      	pop	{r7, pc}

0800649a <dmp_enable_6x_lp_quat>:
 *  exclusive.
 *  @param[in]   enable  1 to enable 6-axis quaternion.
 *  @return      0 if successful.
 */
int dmp_enable_6x_lp_quat(unsigned char enable)
{
 800649a:	b580      	push	{r7, lr}
 800649c:	b084      	sub	sp, #16
 800649e:	af00      	add	r7, sp, #0
 80064a0:	4603      	mov	r3, r0
 80064a2:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 80064a4:	79fb      	ldrb	r3, [r7, #7]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d008      	beq.n	80064bc <dmp_enable_6x_lp_quat+0x22>
        regs[0] = DINA20;
 80064aa:	2320      	movs	r3, #32
 80064ac:	733b      	strb	r3, [r7, #12]
        regs[1] = DINA28;
 80064ae:	2328      	movs	r3, #40	; 0x28
 80064b0:	737b      	strb	r3, [r7, #13]
        regs[2] = DINA30;
 80064b2:	2330      	movs	r3, #48	; 0x30
 80064b4:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINA38;
 80064b6:	2338      	movs	r3, #56	; 0x38
 80064b8:	73fb      	strb	r3, [r7, #15]
 80064ba:	e006      	b.n	80064ca <dmp_enable_6x_lp_quat+0x30>
    } else
        memset(regs, 0xA3, 4);
 80064bc:	f107 030c 	add.w	r3, r7, #12
 80064c0:	2204      	movs	r2, #4
 80064c2:	21a3      	movs	r1, #163	; 0xa3
 80064c4:	4618      	mov	r0, r3
 80064c6:	f002 ff19 	bl	80092fc <memset>

    mpu_write_mem(CFG_8, 4, regs);
 80064ca:	f107 030c 	add.w	r3, r7, #12
 80064ce:	461a      	mov	r2, r3
 80064d0:	2104      	movs	r1, #4
 80064d2:	f640 209e 	movw	r0, #2718	; 0xa9e
 80064d6:	f7fe fc6d 	bl	8004db4 <mpu_write_mem>

    return mpu_reset_fifo();
 80064da:	f7fd f8a1 	bl	8003620 <mpu_reset_fifo>
 80064de:	4603      	mov	r3, r0
}
 80064e0:	4618      	mov	r0, r3
 80064e2:	3710      	adds	r7, #16
 80064e4:	46bd      	mov	sp, r7
 80064e6:	bd80      	pop	{r7, pc}

080064e8 <decode_gesture>:
 *  @brief      Decode the four-byte gesture data and execute any callbacks.
 *  @param[in]  gesture Gesture data from DMP packet.
 *  @return     0 if successful.
 */
static int decode_gesture(unsigned char *gesture)
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b084      	sub	sp, #16
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
    unsigned char tap, android_orient;

    android_orient = gesture[3] & 0xC0;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	3303      	adds	r3, #3
 80064f4:	781b      	ldrb	r3, [r3, #0]
 80064f6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80064fa:	73fb      	strb	r3, [r7, #15]
    tap = 0x3F & gesture[3];
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	3303      	adds	r3, #3
 8006500:	781b      	ldrb	r3, [r3, #0]
 8006502:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006506:	73bb      	strb	r3, [r7, #14]

    if (gesture[1] & INT_SRC_TAP) {
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	3301      	adds	r3, #1
 800650c:	781b      	ldrb	r3, [r3, #0]
 800650e:	f003 0301 	and.w	r3, r3, #1
 8006512:	2b00      	cmp	r3, #0
 8006514:	d012      	beq.n	800653c <decode_gesture+0x54>
        unsigned char direction, count;
        direction = tap >> 3;
 8006516:	7bbb      	ldrb	r3, [r7, #14]
 8006518:	08db      	lsrs	r3, r3, #3
 800651a:	737b      	strb	r3, [r7, #13]
        count = (tap % 8) + 1;
 800651c:	7bbb      	ldrb	r3, [r7, #14]
 800651e:	f003 0307 	and.w	r3, r3, #7
 8006522:	b2db      	uxtb	r3, r3
 8006524:	3301      	adds	r3, #1
 8006526:	733b      	strb	r3, [r7, #12]
        if (dmp.tap_cb)
 8006528:	4b10      	ldr	r3, [pc, #64]	; (800656c <decode_gesture+0x84>)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d005      	beq.n	800653c <decode_gesture+0x54>
            dmp.tap_cb(direction, count);
 8006530:	4b0e      	ldr	r3, [pc, #56]	; (800656c <decode_gesture+0x84>)
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	7b39      	ldrb	r1, [r7, #12]
 8006536:	7b7a      	ldrb	r2, [r7, #13]
 8006538:	4610      	mov	r0, r2
 800653a:	4798      	blx	r3
    }

    if (gesture[1] & INT_SRC_ANDROID_ORIENT) {
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	3301      	adds	r3, #1
 8006540:	781b      	ldrb	r3, [r3, #0]
 8006542:	f003 0308 	and.w	r3, r3, #8
 8006546:	2b00      	cmp	r3, #0
 8006548:	d00a      	beq.n	8006560 <decode_gesture+0x78>
        if (dmp.android_orient_cb)
 800654a:	4b08      	ldr	r3, [pc, #32]	; (800656c <decode_gesture+0x84>)
 800654c:	685b      	ldr	r3, [r3, #4]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d006      	beq.n	8006560 <decode_gesture+0x78>
            dmp.android_orient_cb(android_orient >> 6);
 8006552:	4b06      	ldr	r3, [pc, #24]	; (800656c <decode_gesture+0x84>)
 8006554:	685b      	ldr	r3, [r3, #4]
 8006556:	7bfa      	ldrb	r2, [r7, #15]
 8006558:	0992      	lsrs	r2, r2, #6
 800655a:	b2d2      	uxtb	r2, r2
 800655c:	4610      	mov	r0, r2
 800655e:	4798      	blx	r3
    }

    return 0;
 8006560:	2300      	movs	r3, #0
}
 8006562:	4618      	mov	r0, r3
 8006564:	3710      	adds	r7, #16
 8006566:	46bd      	mov	sp, r7
 8006568:	bd80      	pop	{r7, pc}
 800656a:	bf00      	nop
 800656c:	20000130 	.word	0x20000130

08006570 <dmp_read_fifo>:
 *  @param[out] more        Number of remaining packets.
 *  @return     0 if successful.
 */
int dmp_read_fifo(short *gyro, short *accel, long *quat,
    unsigned long *timestamp, short *sensors, unsigned char *more)
{
 8006570:	b580      	push	{r7, lr}
 8006572:	b092      	sub	sp, #72	; 0x48
 8006574:	af00      	add	r7, sp, #0
 8006576:	60f8      	str	r0, [r7, #12]
 8006578:	60b9      	str	r1, [r7, #8]
 800657a:	607a      	str	r2, [r7, #4]
 800657c:	603b      	str	r3, [r7, #0]
    unsigned char fifo_data[MAX_PACKET_LENGTH];
    unsigned char ii = 0;
 800657e:	2300      	movs	r3, #0
 8006580:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* TODO: sensors[0] only changes when dmp_enable_feature is called. We can
     * cache this value and save some cycles.
     */
    sensors[0] = 0;
 8006584:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006586:	2200      	movs	r2, #0
 8006588:	801a      	strh	r2, [r3, #0]

    /* Get a packet. */
    if (mpu_read_fifo_stream(dmp.packet_length, fifo_data, more))
 800658a:	4bb2      	ldr	r3, [pc, #712]	; (8006854 <dmp_read_fifo+0x2e4>)
 800658c:	7b9b      	ldrb	r3, [r3, #14]
 800658e:	b29b      	uxth	r3, r3
 8006590:	f107 0120 	add.w	r1, r7, #32
 8006594:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006596:	4618      	mov	r0, r3
 8006598:	f7fd fcd6 	bl	8003f48 <mpu_read_fifo_stream>
 800659c:	4603      	mov	r3, r0
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d002      	beq.n	80065a8 <dmp_read_fifo+0x38>
        return -1;
 80065a2:	f04f 33ff 	mov.w	r3, #4294967295
 80065a6:	e151      	b.n	800684c <dmp_read_fifo+0x2dc>

    /* Parse DMP packet. */
    if (dmp.feature_mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT)) {
 80065a8:	4baa      	ldr	r3, [pc, #680]	; (8006854 <dmp_read_fifo+0x2e4>)
 80065aa:	895b      	ldrh	r3, [r3, #10]
 80065ac:	f003 0314 	and.w	r3, r3, #20
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	f000 808a 	beq.w	80066ca <dmp_read_fifo+0x15a>
#ifdef FIFO_CORRUPTION_CHECK
        long quat_q14[4], quat_mag_sq;
#endif
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 80065b6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80065ba:	061a      	lsls	r2, r3, #24
 80065bc:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80065c0:	041b      	lsls	r3, r3, #16
 80065c2:	431a      	orrs	r2, r3
            ((long)fifo_data[2] << 8) | fifo_data[3];
 80065c4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80065c8:	021b      	lsls	r3, r3, #8
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 80065ca:	4313      	orrs	r3, r2
            ((long)fifo_data[2] << 8) | fifo_data[3];
 80065cc:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80065d0:	431a      	orrs	r2, r3
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	601a      	str	r2, [r3, #0]
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 80065d6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80065da:	061a      	lsls	r2, r3, #24
 80065dc:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80065e0:	041b      	lsls	r3, r3, #16
 80065e2:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 80065e4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80065e8:	021b      	lsls	r3, r3, #8
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 80065ea:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 80065ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80065f0:	4619      	mov	r1, r3
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	3304      	adds	r3, #4
            ((long)fifo_data[6] << 8) | fifo_data[7];
 80065f6:	430a      	orrs	r2, r1
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 80065f8:	601a      	str	r2, [r3, #0]
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 80065fa:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80065fe:	061a      	lsls	r2, r3, #24
 8006600:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8006604:	041b      	lsls	r3, r3, #16
 8006606:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8006608:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800660c:	021b      	lsls	r3, r3, #8
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 800660e:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8006610:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006614:	4619      	mov	r1, r3
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	3308      	adds	r3, #8
            ((long)fifo_data[10] << 8) | fifo_data[11];
 800661a:	430a      	orrs	r2, r1
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 800661c:	601a      	str	r2, [r3, #0]
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 800661e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8006622:	061a      	lsls	r2, r3, #24
 8006624:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8006628:	041b      	lsls	r3, r3, #16
 800662a:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 800662c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8006630:	021b      	lsls	r3, r3, #8
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8006632:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 8006634:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006638:	4619      	mov	r1, r3
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	330c      	adds	r3, #12
            ((long)fifo_data[14] << 8) | fifo_data[15];
 800663e:	430a      	orrs	r2, r1
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8006640:	601a      	str	r2, [r3, #0]
        ii += 16;
 8006642:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006646:	3310      	adds	r3, #16
 8006648:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
         * the FIFO reads might become misaligned.
         *
         * Let's start by scaling down the quaternion data to avoid long long
         * math.
         */
        quat_q14[0] = quat[0] >> 16;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	141b      	asrs	r3, r3, #16
 8006652:	613b      	str	r3, [r7, #16]
        quat_q14[1] = quat[1] >> 16;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	3304      	adds	r3, #4
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	141b      	asrs	r3, r3, #16
 800665c:	617b      	str	r3, [r7, #20]
        quat_q14[2] = quat[2] >> 16;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	3308      	adds	r3, #8
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	141b      	asrs	r3, r3, #16
 8006666:	61bb      	str	r3, [r7, #24]
        quat_q14[3] = quat[3] >> 16;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	330c      	adds	r3, #12
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	141b      	asrs	r3, r3, #16
 8006670:	61fb      	str	r3, [r7, #28]
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 8006672:	693b      	ldr	r3, [r7, #16]
 8006674:	693a      	ldr	r2, [r7, #16]
 8006676:	fb02 f203 	mul.w	r2, r2, r3
 800667a:	697b      	ldr	r3, [r7, #20]
 800667c:	6979      	ldr	r1, [r7, #20]
 800667e:	fb01 f303 	mul.w	r3, r1, r3
 8006682:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 8006684:	69bb      	ldr	r3, [r7, #24]
 8006686:	69b9      	ldr	r1, [r7, #24]
 8006688:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 800668c:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 800668e:	69fb      	ldr	r3, [r7, #28]
 8006690:	69f9      	ldr	r1, [r7, #28]
 8006692:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 8006696:	4413      	add	r3, r2
 8006698:	643b      	str	r3, [r7, #64]	; 0x40
        if ((quat_mag_sq < QUAT_MAG_SQ_MIN) ||
 800669a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800669c:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80066a0:	db03      	blt.n	80066aa <dmp_read_fifo+0x13a>
 80066a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80066a4:	f1b3 5f88 	cmp.w	r3, #285212672	; 0x11000000
 80066a8:	dd07      	ble.n	80066ba <dmp_read_fifo+0x14a>
            (quat_mag_sq > QUAT_MAG_SQ_MAX)) {
            /* Quaternion is outside of the acceptable threshold. */
            mpu_reset_fifo();
 80066aa:	f7fc ffb9 	bl	8003620 <mpu_reset_fifo>
            sensors[0] = 0;
 80066ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80066b0:	2200      	movs	r2, #0
 80066b2:	801a      	strh	r2, [r3, #0]
            return -1;
 80066b4:	f04f 33ff 	mov.w	r3, #4294967295
 80066b8:	e0c8      	b.n	800684c <dmp_read_fifo+0x2dc>
        }
        sensors[0] |= INV_WXYZ_QUAT;
 80066ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80066bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80066c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80066c4:	b21a      	sxth	r2, r3
 80066c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80066c8:	801a      	strh	r2, [r3, #0]
#endif
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 80066ca:	4b62      	ldr	r3, [pc, #392]	; (8006854 <dmp_read_fifo+0x2e4>)
 80066cc:	895b      	ldrh	r3, [r3, #10]
 80066ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d052      	beq.n	800677c <dmp_read_fifo+0x20c>
        accel[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 80066d6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80066da:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80066de:	4413      	add	r3, r2
 80066e0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80066e4:	021b      	lsls	r3, r3, #8
 80066e6:	b21a      	sxth	r2, r3
 80066e8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80066ec:	3301      	adds	r3, #1
 80066ee:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80066f2:	440b      	add	r3, r1
 80066f4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80066f8:	b21b      	sxth	r3, r3
 80066fa:	4313      	orrs	r3, r2
 80066fc:	b21a      	sxth	r2, r3
 80066fe:	68bb      	ldr	r3, [r7, #8]
 8006700:	801a      	strh	r2, [r3, #0]
        accel[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 8006702:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006706:	3302      	adds	r3, #2
 8006708:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800670c:	4413      	add	r3, r2
 800670e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8006712:	021b      	lsls	r3, r3, #8
 8006714:	b219      	sxth	r1, r3
 8006716:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800671a:	3303      	adds	r3, #3
 800671c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8006720:	4413      	add	r3, r2
 8006722:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8006726:	b21a      	sxth	r2, r3
 8006728:	68bb      	ldr	r3, [r7, #8]
 800672a:	3302      	adds	r3, #2
 800672c:	430a      	orrs	r2, r1
 800672e:	b212      	sxth	r2, r2
 8006730:	801a      	strh	r2, [r3, #0]
        accel[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 8006732:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006736:	3304      	adds	r3, #4
 8006738:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800673c:	4413      	add	r3, r2
 800673e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8006742:	021b      	lsls	r3, r3, #8
 8006744:	b219      	sxth	r1, r3
 8006746:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800674a:	3305      	adds	r3, #5
 800674c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8006750:	4413      	add	r3, r2
 8006752:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8006756:	b21a      	sxth	r2, r3
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	3304      	adds	r3, #4
 800675c:	430a      	orrs	r2, r1
 800675e:	b212      	sxth	r2, r2
 8006760:	801a      	strh	r2, [r3, #0]
        ii += 6;
 8006762:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006766:	3306      	adds	r3, #6
 8006768:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
        sensors[0] |= INV_XYZ_ACCEL;
 800676c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800676e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006772:	f043 0308 	orr.w	r3, r3, #8
 8006776:	b21a      	sxth	r2, r3
 8006778:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800677a:	801a      	strh	r2, [r3, #0]
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_ANY_GYRO) {
 800677c:	4b35      	ldr	r3, [pc, #212]	; (8006854 <dmp_read_fifo+0x2e4>)
 800677e:	895b      	ldrh	r3, [r3, #10]
 8006780:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8006784:	2b00      	cmp	r3, #0
 8006786:	d052      	beq.n	800682e <dmp_read_fifo+0x2be>
        gyro[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 8006788:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800678c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8006790:	4413      	add	r3, r2
 8006792:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8006796:	021b      	lsls	r3, r3, #8
 8006798:	b21a      	sxth	r2, r3
 800679a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800679e:	3301      	adds	r3, #1
 80067a0:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80067a4:	440b      	add	r3, r1
 80067a6:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80067aa:	b21b      	sxth	r3, r3
 80067ac:	4313      	orrs	r3, r2
 80067ae:	b21a      	sxth	r2, r3
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	801a      	strh	r2, [r3, #0]
        gyro[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 80067b4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80067b8:	3302      	adds	r3, #2
 80067ba:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80067be:	4413      	add	r3, r2
 80067c0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80067c4:	021b      	lsls	r3, r3, #8
 80067c6:	b219      	sxth	r1, r3
 80067c8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80067cc:	3303      	adds	r3, #3
 80067ce:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80067d2:	4413      	add	r3, r2
 80067d4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80067d8:	b21a      	sxth	r2, r3
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	3302      	adds	r3, #2
 80067de:	430a      	orrs	r2, r1
 80067e0:	b212      	sxth	r2, r2
 80067e2:	801a      	strh	r2, [r3, #0]
        gyro[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 80067e4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80067e8:	3304      	adds	r3, #4
 80067ea:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80067ee:	4413      	add	r3, r2
 80067f0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80067f4:	021b      	lsls	r3, r3, #8
 80067f6:	b219      	sxth	r1, r3
 80067f8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80067fc:	3305      	adds	r3, #5
 80067fe:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8006802:	4413      	add	r3, r2
 8006804:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8006808:	b21a      	sxth	r2, r3
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	3304      	adds	r3, #4
 800680e:	430a      	orrs	r2, r1
 8006810:	b212      	sxth	r2, r2
 8006812:	801a      	strh	r2, [r3, #0]
        ii += 6;
 8006814:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006818:	3306      	adds	r3, #6
 800681a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
        sensors[0] |= INV_XYZ_GYRO;
 800681e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006820:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006824:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8006828:	b21a      	sxth	r2, r3
 800682a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800682c:	801a      	strh	r2, [r3, #0]
    }

    /* Gesture data is at the end of the DMP packet. Parse it and call
     * the gesture callbacks (if registered).
     */
    if (dmp.feature_mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 800682e:	4b09      	ldr	r3, [pc, #36]	; (8006854 <dmp_read_fifo+0x2e4>)
 8006830:	895b      	ldrh	r3, [r3, #10]
 8006832:	f003 0303 	and.w	r3, r3, #3
 8006836:	2b00      	cmp	r3, #0
 8006838:	d007      	beq.n	800684a <dmp_read_fifo+0x2da>
        decode_gesture(fifo_data + ii);
 800683a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800683e:	f107 0220 	add.w	r2, r7, #32
 8006842:	4413      	add	r3, r2
 8006844:	4618      	mov	r0, r3
 8006846:	f7ff fe4f 	bl	80064e8 <decode_gesture>

    get_ms(timestamp);
    return 0;
 800684a:	2300      	movs	r3, #0
}
 800684c:	4618      	mov	r0, r3
 800684e:	3748      	adds	r7, #72	; 0x48
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}
 8006854:	20000130 	.word	0x20000130

08006858 <Reset_Handler>:
 8006858:	480c      	ldr	r0, [pc, #48]	; (800688c <LoopFillZerobss+0x12>)
 800685a:	490d      	ldr	r1, [pc, #52]	; (8006890 <LoopFillZerobss+0x16>)
 800685c:	4a0d      	ldr	r2, [pc, #52]	; (8006894 <LoopFillZerobss+0x1a>)
 800685e:	2300      	movs	r3, #0
 8006860:	e002      	b.n	8006868 <LoopCopyDataInit>

08006862 <CopyDataInit>:
 8006862:	58d4      	ldr	r4, [r2, r3]
 8006864:	50c4      	str	r4, [r0, r3]
 8006866:	3304      	adds	r3, #4

08006868 <LoopCopyDataInit>:
 8006868:	18c4      	adds	r4, r0, r3
 800686a:	428c      	cmp	r4, r1
 800686c:	d3f9      	bcc.n	8006862 <CopyDataInit>
 800686e:	4a0a      	ldr	r2, [pc, #40]	; (8006898 <LoopFillZerobss+0x1e>)
 8006870:	4c0a      	ldr	r4, [pc, #40]	; (800689c <LoopFillZerobss+0x22>)
 8006872:	2300      	movs	r3, #0
 8006874:	e001      	b.n	800687a <LoopFillZerobss>

08006876 <FillZerobss>:
 8006876:	6013      	str	r3, [r2, #0]
 8006878:	3204      	adds	r2, #4

0800687a <LoopFillZerobss>:
 800687a:	42a2      	cmp	r2, r4
 800687c:	d3fb      	bcc.n	8006876 <FillZerobss>
 800687e:	f7fc fcf1 	bl	8003264 <SystemInit>
 8006882:	f002 fd09 	bl	8009298 <__libc_init_array>
 8006886:	f7fc f843 	bl	8002910 <main>
 800688a:	4770      	bx	lr
 800688c:	20000000 	.word	0x20000000
 8006890:	200000bc 	.word	0x200000bc
 8006894:	0800bb78 	.word	0x0800bb78
 8006898:	200000bc 	.word	0x200000bc
 800689c:	200002f8 	.word	0x200002f8

080068a0 <ADC1_2_IRQHandler>:
 80068a0:	e7fe      	b.n	80068a0 <ADC1_2_IRQHandler>
	...

080068a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80068a8:	4b08      	ldr	r3, [pc, #32]	; (80068cc <HAL_Init+0x28>)
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	4a07      	ldr	r2, [pc, #28]	; (80068cc <HAL_Init+0x28>)
 80068ae:	f043 0310 	orr.w	r3, r3, #16
 80068b2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80068b4:	2003      	movs	r0, #3
 80068b6:	f000 f8f5 	bl	8006aa4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80068ba:	2000      	movs	r0, #0
 80068bc:	f000 f808 	bl	80068d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80068c0:	f7fc fa9c 	bl	8002dfc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80068c4:	2300      	movs	r3, #0
}
 80068c6:	4618      	mov	r0, r3
 80068c8:	bd80      	pop	{r7, pc}
 80068ca:	bf00      	nop
 80068cc:	40022000 	.word	0x40022000

080068d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b082      	sub	sp, #8
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80068d8:	4b12      	ldr	r3, [pc, #72]	; (8006924 <HAL_InitTick+0x54>)
 80068da:	681a      	ldr	r2, [r3, #0]
 80068dc:	4b12      	ldr	r3, [pc, #72]	; (8006928 <HAL_InitTick+0x58>)
 80068de:	781b      	ldrb	r3, [r3, #0]
 80068e0:	4619      	mov	r1, r3
 80068e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80068e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80068ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80068ee:	4618      	mov	r0, r3
 80068f0:	f000 f8ff 	bl	8006af2 <HAL_SYSTICK_Config>
 80068f4:	4603      	mov	r3, r0
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d001      	beq.n	80068fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80068fa:	2301      	movs	r3, #1
 80068fc:	e00e      	b.n	800691c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2b0f      	cmp	r3, #15
 8006902:	d80a      	bhi.n	800691a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006904:	2200      	movs	r2, #0
 8006906:	6879      	ldr	r1, [r7, #4]
 8006908:	f04f 30ff 	mov.w	r0, #4294967295
 800690c:	f000 f8d5 	bl	8006aba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006910:	4a06      	ldr	r2, [pc, #24]	; (800692c <HAL_InitTick+0x5c>)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006916:	2300      	movs	r3, #0
 8006918:	e000      	b.n	800691c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800691a:	2301      	movs	r3, #1
}
 800691c:	4618      	mov	r0, r3
 800691e:	3708      	adds	r7, #8
 8006920:	46bd      	mov	sp, r7
 8006922:	bd80      	pop	{r7, pc}
 8006924:	20000010 	.word	0x20000010
 8006928:	20000050 	.word	0x20000050
 800692c:	2000004c 	.word	0x2000004c

08006930 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006930:	b480      	push	{r7}
 8006932:	af00      	add	r7, sp, #0
  return uwTick;
 8006934:	4b02      	ldr	r3, [pc, #8]	; (8006940 <HAL_GetTick+0x10>)
 8006936:	681b      	ldr	r3, [r3, #0]
}
 8006938:	4618      	mov	r0, r3
 800693a:	46bd      	mov	sp, r7
 800693c:	bc80      	pop	{r7}
 800693e:	4770      	bx	lr
 8006940:	200002e4 	.word	0x200002e4

08006944 <__NVIC_SetPriorityGrouping>:
{
 8006944:	b480      	push	{r7}
 8006946:	b085      	sub	sp, #20
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	f003 0307 	and.w	r3, r3, #7
 8006952:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006954:	4b0c      	ldr	r3, [pc, #48]	; (8006988 <__NVIC_SetPriorityGrouping+0x44>)
 8006956:	68db      	ldr	r3, [r3, #12]
 8006958:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800695a:	68ba      	ldr	r2, [r7, #8]
 800695c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006960:	4013      	ands	r3, r2
 8006962:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006968:	68bb      	ldr	r3, [r7, #8]
 800696a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800696c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006970:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006974:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006976:	4a04      	ldr	r2, [pc, #16]	; (8006988 <__NVIC_SetPriorityGrouping+0x44>)
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	60d3      	str	r3, [r2, #12]
}
 800697c:	bf00      	nop
 800697e:	3714      	adds	r7, #20
 8006980:	46bd      	mov	sp, r7
 8006982:	bc80      	pop	{r7}
 8006984:	4770      	bx	lr
 8006986:	bf00      	nop
 8006988:	e000ed00 	.word	0xe000ed00

0800698c <__NVIC_GetPriorityGrouping>:
{
 800698c:	b480      	push	{r7}
 800698e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006990:	4b04      	ldr	r3, [pc, #16]	; (80069a4 <__NVIC_GetPriorityGrouping+0x18>)
 8006992:	68db      	ldr	r3, [r3, #12]
 8006994:	0a1b      	lsrs	r3, r3, #8
 8006996:	f003 0307 	and.w	r3, r3, #7
}
 800699a:	4618      	mov	r0, r3
 800699c:	46bd      	mov	sp, r7
 800699e:	bc80      	pop	{r7}
 80069a0:	4770      	bx	lr
 80069a2:	bf00      	nop
 80069a4:	e000ed00 	.word	0xe000ed00

080069a8 <__NVIC_SetPriority>:
{
 80069a8:	b480      	push	{r7}
 80069aa:	b083      	sub	sp, #12
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	4603      	mov	r3, r0
 80069b0:	6039      	str	r1, [r7, #0]
 80069b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80069b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	db0a      	blt.n	80069d2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80069bc:	683b      	ldr	r3, [r7, #0]
 80069be:	b2da      	uxtb	r2, r3
 80069c0:	490c      	ldr	r1, [pc, #48]	; (80069f4 <__NVIC_SetPriority+0x4c>)
 80069c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069c6:	0112      	lsls	r2, r2, #4
 80069c8:	b2d2      	uxtb	r2, r2
 80069ca:	440b      	add	r3, r1
 80069cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80069d0:	e00a      	b.n	80069e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	b2da      	uxtb	r2, r3
 80069d6:	4908      	ldr	r1, [pc, #32]	; (80069f8 <__NVIC_SetPriority+0x50>)
 80069d8:	79fb      	ldrb	r3, [r7, #7]
 80069da:	f003 030f 	and.w	r3, r3, #15
 80069de:	3b04      	subs	r3, #4
 80069e0:	0112      	lsls	r2, r2, #4
 80069e2:	b2d2      	uxtb	r2, r2
 80069e4:	440b      	add	r3, r1
 80069e6:	761a      	strb	r2, [r3, #24]
}
 80069e8:	bf00      	nop
 80069ea:	370c      	adds	r7, #12
 80069ec:	46bd      	mov	sp, r7
 80069ee:	bc80      	pop	{r7}
 80069f0:	4770      	bx	lr
 80069f2:	bf00      	nop
 80069f4:	e000e100 	.word	0xe000e100
 80069f8:	e000ed00 	.word	0xe000ed00

080069fc <NVIC_EncodePriority>:
{
 80069fc:	b480      	push	{r7}
 80069fe:	b089      	sub	sp, #36	; 0x24
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	60f8      	str	r0, [r7, #12]
 8006a04:	60b9      	str	r1, [r7, #8]
 8006a06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	f003 0307 	and.w	r3, r3, #7
 8006a0e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006a10:	69fb      	ldr	r3, [r7, #28]
 8006a12:	f1c3 0307 	rsb	r3, r3, #7
 8006a16:	2b04      	cmp	r3, #4
 8006a18:	bf28      	it	cs
 8006a1a:	2304      	movcs	r3, #4
 8006a1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006a1e:	69fb      	ldr	r3, [r7, #28]
 8006a20:	3304      	adds	r3, #4
 8006a22:	2b06      	cmp	r3, #6
 8006a24:	d902      	bls.n	8006a2c <NVIC_EncodePriority+0x30>
 8006a26:	69fb      	ldr	r3, [r7, #28]
 8006a28:	3b03      	subs	r3, #3
 8006a2a:	e000      	b.n	8006a2e <NVIC_EncodePriority+0x32>
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006a30:	f04f 32ff 	mov.w	r2, #4294967295
 8006a34:	69bb      	ldr	r3, [r7, #24]
 8006a36:	fa02 f303 	lsl.w	r3, r2, r3
 8006a3a:	43da      	mvns	r2, r3
 8006a3c:	68bb      	ldr	r3, [r7, #8]
 8006a3e:	401a      	ands	r2, r3
 8006a40:	697b      	ldr	r3, [r7, #20]
 8006a42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006a44:	f04f 31ff 	mov.w	r1, #4294967295
 8006a48:	697b      	ldr	r3, [r7, #20]
 8006a4a:	fa01 f303 	lsl.w	r3, r1, r3
 8006a4e:	43d9      	mvns	r1, r3
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006a54:	4313      	orrs	r3, r2
}
 8006a56:	4618      	mov	r0, r3
 8006a58:	3724      	adds	r7, #36	; 0x24
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	bc80      	pop	{r7}
 8006a5e:	4770      	bx	lr

08006a60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	b082      	sub	sp, #8
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	3b01      	subs	r3, #1
 8006a6c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006a70:	d301      	bcc.n	8006a76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006a72:	2301      	movs	r3, #1
 8006a74:	e00f      	b.n	8006a96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006a76:	4a0a      	ldr	r2, [pc, #40]	; (8006aa0 <SysTick_Config+0x40>)
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	3b01      	subs	r3, #1
 8006a7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006a7e:	210f      	movs	r1, #15
 8006a80:	f04f 30ff 	mov.w	r0, #4294967295
 8006a84:	f7ff ff90 	bl	80069a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006a88:	4b05      	ldr	r3, [pc, #20]	; (8006aa0 <SysTick_Config+0x40>)
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006a8e:	4b04      	ldr	r3, [pc, #16]	; (8006aa0 <SysTick_Config+0x40>)
 8006a90:	2207      	movs	r2, #7
 8006a92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006a94:	2300      	movs	r3, #0
}
 8006a96:	4618      	mov	r0, r3
 8006a98:	3708      	adds	r7, #8
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	bd80      	pop	{r7, pc}
 8006a9e:	bf00      	nop
 8006aa0:	e000e010 	.word	0xe000e010

08006aa4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b082      	sub	sp, #8
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006aac:	6878      	ldr	r0, [r7, #4]
 8006aae:	f7ff ff49 	bl	8006944 <__NVIC_SetPriorityGrouping>
}
 8006ab2:	bf00      	nop
 8006ab4:	3708      	adds	r7, #8
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bd80      	pop	{r7, pc}

08006aba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006aba:	b580      	push	{r7, lr}
 8006abc:	b086      	sub	sp, #24
 8006abe:	af00      	add	r7, sp, #0
 8006ac0:	4603      	mov	r3, r0
 8006ac2:	60b9      	str	r1, [r7, #8]
 8006ac4:	607a      	str	r2, [r7, #4]
 8006ac6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006ac8:	2300      	movs	r3, #0
 8006aca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006acc:	f7ff ff5e 	bl	800698c <__NVIC_GetPriorityGrouping>
 8006ad0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006ad2:	687a      	ldr	r2, [r7, #4]
 8006ad4:	68b9      	ldr	r1, [r7, #8]
 8006ad6:	6978      	ldr	r0, [r7, #20]
 8006ad8:	f7ff ff90 	bl	80069fc <NVIC_EncodePriority>
 8006adc:	4602      	mov	r2, r0
 8006ade:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006ae2:	4611      	mov	r1, r2
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	f7ff ff5f 	bl	80069a8 <__NVIC_SetPriority>
}
 8006aea:	bf00      	nop
 8006aec:	3718      	adds	r7, #24
 8006aee:	46bd      	mov	sp, r7
 8006af0:	bd80      	pop	{r7, pc}

08006af2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006af2:	b580      	push	{r7, lr}
 8006af4:	b082      	sub	sp, #8
 8006af6:	af00      	add	r7, sp, #0
 8006af8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006afa:	6878      	ldr	r0, [r7, #4]
 8006afc:	f7ff ffb0 	bl	8006a60 <SysTick_Config>
 8006b00:	4603      	mov	r3, r0
}
 8006b02:	4618      	mov	r0, r3
 8006b04:	3708      	adds	r7, #8
 8006b06:	46bd      	mov	sp, r7
 8006b08:	bd80      	pop	{r7, pc}
	...

08006b0c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	b08b      	sub	sp, #44	; 0x2c
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
 8006b14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006b16:	2300      	movs	r3, #0
 8006b18:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006b1e:	e169      	b.n	8006df4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8006b20:	2201      	movs	r2, #1
 8006b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b24:	fa02 f303 	lsl.w	r3, r2, r3
 8006b28:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	69fa      	ldr	r2, [r7, #28]
 8006b30:	4013      	ands	r3, r2
 8006b32:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8006b34:	69ba      	ldr	r2, [r7, #24]
 8006b36:	69fb      	ldr	r3, [r7, #28]
 8006b38:	429a      	cmp	r2, r3
 8006b3a:	f040 8158 	bne.w	8006dee <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	685b      	ldr	r3, [r3, #4]
 8006b42:	4a9a      	ldr	r2, [pc, #616]	; (8006dac <HAL_GPIO_Init+0x2a0>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d05e      	beq.n	8006c06 <HAL_GPIO_Init+0xfa>
 8006b48:	4a98      	ldr	r2, [pc, #608]	; (8006dac <HAL_GPIO_Init+0x2a0>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d875      	bhi.n	8006c3a <HAL_GPIO_Init+0x12e>
 8006b4e:	4a98      	ldr	r2, [pc, #608]	; (8006db0 <HAL_GPIO_Init+0x2a4>)
 8006b50:	4293      	cmp	r3, r2
 8006b52:	d058      	beq.n	8006c06 <HAL_GPIO_Init+0xfa>
 8006b54:	4a96      	ldr	r2, [pc, #600]	; (8006db0 <HAL_GPIO_Init+0x2a4>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d86f      	bhi.n	8006c3a <HAL_GPIO_Init+0x12e>
 8006b5a:	4a96      	ldr	r2, [pc, #600]	; (8006db4 <HAL_GPIO_Init+0x2a8>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d052      	beq.n	8006c06 <HAL_GPIO_Init+0xfa>
 8006b60:	4a94      	ldr	r2, [pc, #592]	; (8006db4 <HAL_GPIO_Init+0x2a8>)
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d869      	bhi.n	8006c3a <HAL_GPIO_Init+0x12e>
 8006b66:	4a94      	ldr	r2, [pc, #592]	; (8006db8 <HAL_GPIO_Init+0x2ac>)
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d04c      	beq.n	8006c06 <HAL_GPIO_Init+0xfa>
 8006b6c:	4a92      	ldr	r2, [pc, #584]	; (8006db8 <HAL_GPIO_Init+0x2ac>)
 8006b6e:	4293      	cmp	r3, r2
 8006b70:	d863      	bhi.n	8006c3a <HAL_GPIO_Init+0x12e>
 8006b72:	4a92      	ldr	r2, [pc, #584]	; (8006dbc <HAL_GPIO_Init+0x2b0>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d046      	beq.n	8006c06 <HAL_GPIO_Init+0xfa>
 8006b78:	4a90      	ldr	r2, [pc, #576]	; (8006dbc <HAL_GPIO_Init+0x2b0>)
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d85d      	bhi.n	8006c3a <HAL_GPIO_Init+0x12e>
 8006b7e:	2b12      	cmp	r3, #18
 8006b80:	d82a      	bhi.n	8006bd8 <HAL_GPIO_Init+0xcc>
 8006b82:	2b12      	cmp	r3, #18
 8006b84:	d859      	bhi.n	8006c3a <HAL_GPIO_Init+0x12e>
 8006b86:	a201      	add	r2, pc, #4	; (adr r2, 8006b8c <HAL_GPIO_Init+0x80>)
 8006b88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b8c:	08006c07 	.word	0x08006c07
 8006b90:	08006be1 	.word	0x08006be1
 8006b94:	08006bf3 	.word	0x08006bf3
 8006b98:	08006c35 	.word	0x08006c35
 8006b9c:	08006c3b 	.word	0x08006c3b
 8006ba0:	08006c3b 	.word	0x08006c3b
 8006ba4:	08006c3b 	.word	0x08006c3b
 8006ba8:	08006c3b 	.word	0x08006c3b
 8006bac:	08006c3b 	.word	0x08006c3b
 8006bb0:	08006c3b 	.word	0x08006c3b
 8006bb4:	08006c3b 	.word	0x08006c3b
 8006bb8:	08006c3b 	.word	0x08006c3b
 8006bbc:	08006c3b 	.word	0x08006c3b
 8006bc0:	08006c3b 	.word	0x08006c3b
 8006bc4:	08006c3b 	.word	0x08006c3b
 8006bc8:	08006c3b 	.word	0x08006c3b
 8006bcc:	08006c3b 	.word	0x08006c3b
 8006bd0:	08006be9 	.word	0x08006be9
 8006bd4:	08006bfd 	.word	0x08006bfd
 8006bd8:	4a79      	ldr	r2, [pc, #484]	; (8006dc0 <HAL_GPIO_Init+0x2b4>)
 8006bda:	4293      	cmp	r3, r2
 8006bdc:	d013      	beq.n	8006c06 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8006bde:	e02c      	b.n	8006c3a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	68db      	ldr	r3, [r3, #12]
 8006be4:	623b      	str	r3, [r7, #32]
          break;
 8006be6:	e029      	b.n	8006c3c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	68db      	ldr	r3, [r3, #12]
 8006bec:	3304      	adds	r3, #4
 8006bee:	623b      	str	r3, [r7, #32]
          break;
 8006bf0:	e024      	b.n	8006c3c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	68db      	ldr	r3, [r3, #12]
 8006bf6:	3308      	adds	r3, #8
 8006bf8:	623b      	str	r3, [r7, #32]
          break;
 8006bfa:	e01f      	b.n	8006c3c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	68db      	ldr	r3, [r3, #12]
 8006c00:	330c      	adds	r3, #12
 8006c02:	623b      	str	r3, [r7, #32]
          break;
 8006c04:	e01a      	b.n	8006c3c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	689b      	ldr	r3, [r3, #8]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d102      	bne.n	8006c14 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8006c0e:	2304      	movs	r3, #4
 8006c10:	623b      	str	r3, [r7, #32]
          break;
 8006c12:	e013      	b.n	8006c3c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	689b      	ldr	r3, [r3, #8]
 8006c18:	2b01      	cmp	r3, #1
 8006c1a:	d105      	bne.n	8006c28 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006c1c:	2308      	movs	r3, #8
 8006c1e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	69fa      	ldr	r2, [r7, #28]
 8006c24:	611a      	str	r2, [r3, #16]
          break;
 8006c26:	e009      	b.n	8006c3c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006c28:	2308      	movs	r3, #8
 8006c2a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	69fa      	ldr	r2, [r7, #28]
 8006c30:	615a      	str	r2, [r3, #20]
          break;
 8006c32:	e003      	b.n	8006c3c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8006c34:	2300      	movs	r3, #0
 8006c36:	623b      	str	r3, [r7, #32]
          break;
 8006c38:	e000      	b.n	8006c3c <HAL_GPIO_Init+0x130>
          break;
 8006c3a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006c3c:	69bb      	ldr	r3, [r7, #24]
 8006c3e:	2bff      	cmp	r3, #255	; 0xff
 8006c40:	d801      	bhi.n	8006c46 <HAL_GPIO_Init+0x13a>
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	e001      	b.n	8006c4a <HAL_GPIO_Init+0x13e>
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	3304      	adds	r3, #4
 8006c4a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8006c4c:	69bb      	ldr	r3, [r7, #24]
 8006c4e:	2bff      	cmp	r3, #255	; 0xff
 8006c50:	d802      	bhi.n	8006c58 <HAL_GPIO_Init+0x14c>
 8006c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c54:	009b      	lsls	r3, r3, #2
 8006c56:	e002      	b.n	8006c5e <HAL_GPIO_Init+0x152>
 8006c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c5a:	3b08      	subs	r3, #8
 8006c5c:	009b      	lsls	r3, r3, #2
 8006c5e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8006c60:	697b      	ldr	r3, [r7, #20]
 8006c62:	681a      	ldr	r2, [r3, #0]
 8006c64:	210f      	movs	r1, #15
 8006c66:	693b      	ldr	r3, [r7, #16]
 8006c68:	fa01 f303 	lsl.w	r3, r1, r3
 8006c6c:	43db      	mvns	r3, r3
 8006c6e:	401a      	ands	r2, r3
 8006c70:	6a39      	ldr	r1, [r7, #32]
 8006c72:	693b      	ldr	r3, [r7, #16]
 8006c74:	fa01 f303 	lsl.w	r3, r1, r3
 8006c78:	431a      	orrs	r2, r3
 8006c7a:	697b      	ldr	r3, [r7, #20]
 8006c7c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	685b      	ldr	r3, [r3, #4]
 8006c82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	f000 80b1 	beq.w	8006dee <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8006c8c:	4b4d      	ldr	r3, [pc, #308]	; (8006dc4 <HAL_GPIO_Init+0x2b8>)
 8006c8e:	699b      	ldr	r3, [r3, #24]
 8006c90:	4a4c      	ldr	r2, [pc, #304]	; (8006dc4 <HAL_GPIO_Init+0x2b8>)
 8006c92:	f043 0301 	orr.w	r3, r3, #1
 8006c96:	6193      	str	r3, [r2, #24]
 8006c98:	4b4a      	ldr	r3, [pc, #296]	; (8006dc4 <HAL_GPIO_Init+0x2b8>)
 8006c9a:	699b      	ldr	r3, [r3, #24]
 8006c9c:	f003 0301 	and.w	r3, r3, #1
 8006ca0:	60bb      	str	r3, [r7, #8]
 8006ca2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8006ca4:	4a48      	ldr	r2, [pc, #288]	; (8006dc8 <HAL_GPIO_Init+0x2bc>)
 8006ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ca8:	089b      	lsrs	r3, r3, #2
 8006caa:	3302      	adds	r3, #2
 8006cac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cb0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8006cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cb4:	f003 0303 	and.w	r3, r3, #3
 8006cb8:	009b      	lsls	r3, r3, #2
 8006cba:	220f      	movs	r2, #15
 8006cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8006cc0:	43db      	mvns	r3, r3
 8006cc2:	68fa      	ldr	r2, [r7, #12]
 8006cc4:	4013      	ands	r3, r2
 8006cc6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	4a40      	ldr	r2, [pc, #256]	; (8006dcc <HAL_GPIO_Init+0x2c0>)
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d013      	beq.n	8006cf8 <HAL_GPIO_Init+0x1ec>
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	4a3f      	ldr	r2, [pc, #252]	; (8006dd0 <HAL_GPIO_Init+0x2c4>)
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	d00d      	beq.n	8006cf4 <HAL_GPIO_Init+0x1e8>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	4a3e      	ldr	r2, [pc, #248]	; (8006dd4 <HAL_GPIO_Init+0x2c8>)
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	d007      	beq.n	8006cf0 <HAL_GPIO_Init+0x1e4>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	4a3d      	ldr	r2, [pc, #244]	; (8006dd8 <HAL_GPIO_Init+0x2cc>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d101      	bne.n	8006cec <HAL_GPIO_Init+0x1e0>
 8006ce8:	2303      	movs	r3, #3
 8006cea:	e006      	b.n	8006cfa <HAL_GPIO_Init+0x1ee>
 8006cec:	2304      	movs	r3, #4
 8006cee:	e004      	b.n	8006cfa <HAL_GPIO_Init+0x1ee>
 8006cf0:	2302      	movs	r3, #2
 8006cf2:	e002      	b.n	8006cfa <HAL_GPIO_Init+0x1ee>
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	e000      	b.n	8006cfa <HAL_GPIO_Init+0x1ee>
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006cfc:	f002 0203 	and.w	r2, r2, #3
 8006d00:	0092      	lsls	r2, r2, #2
 8006d02:	4093      	lsls	r3, r2
 8006d04:	68fa      	ldr	r2, [r7, #12]
 8006d06:	4313      	orrs	r3, r2
 8006d08:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8006d0a:	492f      	ldr	r1, [pc, #188]	; (8006dc8 <HAL_GPIO_Init+0x2bc>)
 8006d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d0e:	089b      	lsrs	r3, r3, #2
 8006d10:	3302      	adds	r3, #2
 8006d12:	68fa      	ldr	r2, [r7, #12]
 8006d14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	685b      	ldr	r3, [r3, #4]
 8006d1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d006      	beq.n	8006d32 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8006d24:	4b2d      	ldr	r3, [pc, #180]	; (8006ddc <HAL_GPIO_Init+0x2d0>)
 8006d26:	681a      	ldr	r2, [r3, #0]
 8006d28:	492c      	ldr	r1, [pc, #176]	; (8006ddc <HAL_GPIO_Init+0x2d0>)
 8006d2a:	69bb      	ldr	r3, [r7, #24]
 8006d2c:	4313      	orrs	r3, r2
 8006d2e:	600b      	str	r3, [r1, #0]
 8006d30:	e006      	b.n	8006d40 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8006d32:	4b2a      	ldr	r3, [pc, #168]	; (8006ddc <HAL_GPIO_Init+0x2d0>)
 8006d34:	681a      	ldr	r2, [r3, #0]
 8006d36:	69bb      	ldr	r3, [r7, #24]
 8006d38:	43db      	mvns	r3, r3
 8006d3a:	4928      	ldr	r1, [pc, #160]	; (8006ddc <HAL_GPIO_Init+0x2d0>)
 8006d3c:	4013      	ands	r3, r2
 8006d3e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	685b      	ldr	r3, [r3, #4]
 8006d44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d006      	beq.n	8006d5a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8006d4c:	4b23      	ldr	r3, [pc, #140]	; (8006ddc <HAL_GPIO_Init+0x2d0>)
 8006d4e:	685a      	ldr	r2, [r3, #4]
 8006d50:	4922      	ldr	r1, [pc, #136]	; (8006ddc <HAL_GPIO_Init+0x2d0>)
 8006d52:	69bb      	ldr	r3, [r7, #24]
 8006d54:	4313      	orrs	r3, r2
 8006d56:	604b      	str	r3, [r1, #4]
 8006d58:	e006      	b.n	8006d68 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8006d5a:	4b20      	ldr	r3, [pc, #128]	; (8006ddc <HAL_GPIO_Init+0x2d0>)
 8006d5c:	685a      	ldr	r2, [r3, #4]
 8006d5e:	69bb      	ldr	r3, [r7, #24]
 8006d60:	43db      	mvns	r3, r3
 8006d62:	491e      	ldr	r1, [pc, #120]	; (8006ddc <HAL_GPIO_Init+0x2d0>)
 8006d64:	4013      	ands	r3, r2
 8006d66:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	685b      	ldr	r3, [r3, #4]
 8006d6c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d006      	beq.n	8006d82 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8006d74:	4b19      	ldr	r3, [pc, #100]	; (8006ddc <HAL_GPIO_Init+0x2d0>)
 8006d76:	689a      	ldr	r2, [r3, #8]
 8006d78:	4918      	ldr	r1, [pc, #96]	; (8006ddc <HAL_GPIO_Init+0x2d0>)
 8006d7a:	69bb      	ldr	r3, [r7, #24]
 8006d7c:	4313      	orrs	r3, r2
 8006d7e:	608b      	str	r3, [r1, #8]
 8006d80:	e006      	b.n	8006d90 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8006d82:	4b16      	ldr	r3, [pc, #88]	; (8006ddc <HAL_GPIO_Init+0x2d0>)
 8006d84:	689a      	ldr	r2, [r3, #8]
 8006d86:	69bb      	ldr	r3, [r7, #24]
 8006d88:	43db      	mvns	r3, r3
 8006d8a:	4914      	ldr	r1, [pc, #80]	; (8006ddc <HAL_GPIO_Init+0x2d0>)
 8006d8c:	4013      	ands	r3, r2
 8006d8e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	685b      	ldr	r3, [r3, #4]
 8006d94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d021      	beq.n	8006de0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8006d9c:	4b0f      	ldr	r3, [pc, #60]	; (8006ddc <HAL_GPIO_Init+0x2d0>)
 8006d9e:	68da      	ldr	r2, [r3, #12]
 8006da0:	490e      	ldr	r1, [pc, #56]	; (8006ddc <HAL_GPIO_Init+0x2d0>)
 8006da2:	69bb      	ldr	r3, [r7, #24]
 8006da4:	4313      	orrs	r3, r2
 8006da6:	60cb      	str	r3, [r1, #12]
 8006da8:	e021      	b.n	8006dee <HAL_GPIO_Init+0x2e2>
 8006daa:	bf00      	nop
 8006dac:	10320000 	.word	0x10320000
 8006db0:	10310000 	.word	0x10310000
 8006db4:	10220000 	.word	0x10220000
 8006db8:	10210000 	.word	0x10210000
 8006dbc:	10120000 	.word	0x10120000
 8006dc0:	10110000 	.word	0x10110000
 8006dc4:	40021000 	.word	0x40021000
 8006dc8:	40010000 	.word	0x40010000
 8006dcc:	40010800 	.word	0x40010800
 8006dd0:	40010c00 	.word	0x40010c00
 8006dd4:	40011000 	.word	0x40011000
 8006dd8:	40011400 	.word	0x40011400
 8006ddc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8006de0:	4b0b      	ldr	r3, [pc, #44]	; (8006e10 <HAL_GPIO_Init+0x304>)
 8006de2:	68da      	ldr	r2, [r3, #12]
 8006de4:	69bb      	ldr	r3, [r7, #24]
 8006de6:	43db      	mvns	r3, r3
 8006de8:	4909      	ldr	r1, [pc, #36]	; (8006e10 <HAL_GPIO_Init+0x304>)
 8006dea:	4013      	ands	r3, r2
 8006dec:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8006dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006df0:	3301      	adds	r3, #1
 8006df2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	681a      	ldr	r2, [r3, #0]
 8006df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dfa:	fa22 f303 	lsr.w	r3, r2, r3
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	f47f ae8e 	bne.w	8006b20 <HAL_GPIO_Init+0x14>
  }
}
 8006e04:	bf00      	nop
 8006e06:	bf00      	nop
 8006e08:	372c      	adds	r7, #44	; 0x2c
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	bc80      	pop	{r7}
 8006e0e:	4770      	bx	lr
 8006e10:	40010400 	.word	0x40010400

08006e14 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b084      	sub	sp, #16
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d101      	bne.n	8006e26 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006e22:	2301      	movs	r3, #1
 8006e24:	e12b      	b.n	800707e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e2c:	b2db      	uxtb	r3, r3
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d106      	bne.n	8006e40 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2200      	movs	r2, #0
 8006e36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006e3a:	6878      	ldr	r0, [r7, #4]
 8006e3c:	f7fc f810 	bl	8002e60 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2224      	movs	r2, #36	; 0x24
 8006e44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	681a      	ldr	r2, [r3, #0]
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f022 0201 	bic.w	r2, r2, #1
 8006e56:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	681a      	ldr	r2, [r3, #0]
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006e66:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	681a      	ldr	r2, [r3, #0]
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006e76:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006e78:	f001 f904 	bl	8008084 <HAL_RCC_GetPCLK1Freq>
 8006e7c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	685b      	ldr	r3, [r3, #4]
 8006e82:	4a81      	ldr	r2, [pc, #516]	; (8007088 <HAL_I2C_Init+0x274>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d807      	bhi.n	8006e98 <HAL_I2C_Init+0x84>
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	4a80      	ldr	r2, [pc, #512]	; (800708c <HAL_I2C_Init+0x278>)
 8006e8c:	4293      	cmp	r3, r2
 8006e8e:	bf94      	ite	ls
 8006e90:	2301      	movls	r3, #1
 8006e92:	2300      	movhi	r3, #0
 8006e94:	b2db      	uxtb	r3, r3
 8006e96:	e006      	b.n	8006ea6 <HAL_I2C_Init+0x92>
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	4a7d      	ldr	r2, [pc, #500]	; (8007090 <HAL_I2C_Init+0x27c>)
 8006e9c:	4293      	cmp	r3, r2
 8006e9e:	bf94      	ite	ls
 8006ea0:	2301      	movls	r3, #1
 8006ea2:	2300      	movhi	r3, #0
 8006ea4:	b2db      	uxtb	r3, r3
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d001      	beq.n	8006eae <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006eaa:	2301      	movs	r3, #1
 8006eac:	e0e7      	b.n	800707e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	4a78      	ldr	r2, [pc, #480]	; (8007094 <HAL_I2C_Init+0x280>)
 8006eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8006eb6:	0c9b      	lsrs	r3, r3, #18
 8006eb8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	685b      	ldr	r3, [r3, #4]
 8006ec0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	68ba      	ldr	r2, [r7, #8]
 8006eca:	430a      	orrs	r2, r1
 8006ecc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	6a1b      	ldr	r3, [r3, #32]
 8006ed4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	685b      	ldr	r3, [r3, #4]
 8006edc:	4a6a      	ldr	r2, [pc, #424]	; (8007088 <HAL_I2C_Init+0x274>)
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d802      	bhi.n	8006ee8 <HAL_I2C_Init+0xd4>
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	3301      	adds	r3, #1
 8006ee6:	e009      	b.n	8006efc <HAL_I2C_Init+0xe8>
 8006ee8:	68bb      	ldr	r3, [r7, #8]
 8006eea:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006eee:	fb02 f303 	mul.w	r3, r2, r3
 8006ef2:	4a69      	ldr	r2, [pc, #420]	; (8007098 <HAL_I2C_Init+0x284>)
 8006ef4:	fba2 2303 	umull	r2, r3, r2, r3
 8006ef8:	099b      	lsrs	r3, r3, #6
 8006efa:	3301      	adds	r3, #1
 8006efc:	687a      	ldr	r2, [r7, #4]
 8006efe:	6812      	ldr	r2, [r2, #0]
 8006f00:	430b      	orrs	r3, r1
 8006f02:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	69db      	ldr	r3, [r3, #28]
 8006f0a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006f0e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	685b      	ldr	r3, [r3, #4]
 8006f16:	495c      	ldr	r1, [pc, #368]	; (8007088 <HAL_I2C_Init+0x274>)
 8006f18:	428b      	cmp	r3, r1
 8006f1a:	d819      	bhi.n	8006f50 <HAL_I2C_Init+0x13c>
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	1e59      	subs	r1, r3, #1
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	685b      	ldr	r3, [r3, #4]
 8006f24:	005b      	lsls	r3, r3, #1
 8006f26:	fbb1 f3f3 	udiv	r3, r1, r3
 8006f2a:	1c59      	adds	r1, r3, #1
 8006f2c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006f30:	400b      	ands	r3, r1
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d00a      	beq.n	8006f4c <HAL_I2C_Init+0x138>
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	1e59      	subs	r1, r3, #1
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	685b      	ldr	r3, [r3, #4]
 8006f3e:	005b      	lsls	r3, r3, #1
 8006f40:	fbb1 f3f3 	udiv	r3, r1, r3
 8006f44:	3301      	adds	r3, #1
 8006f46:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f4a:	e051      	b.n	8006ff0 <HAL_I2C_Init+0x1dc>
 8006f4c:	2304      	movs	r3, #4
 8006f4e:	e04f      	b.n	8006ff0 <HAL_I2C_Init+0x1dc>
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	689b      	ldr	r3, [r3, #8]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d111      	bne.n	8006f7c <HAL_I2C_Init+0x168>
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	1e58      	subs	r0, r3, #1
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	6859      	ldr	r1, [r3, #4]
 8006f60:	460b      	mov	r3, r1
 8006f62:	005b      	lsls	r3, r3, #1
 8006f64:	440b      	add	r3, r1
 8006f66:	fbb0 f3f3 	udiv	r3, r0, r3
 8006f6a:	3301      	adds	r3, #1
 8006f6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	bf0c      	ite	eq
 8006f74:	2301      	moveq	r3, #1
 8006f76:	2300      	movne	r3, #0
 8006f78:	b2db      	uxtb	r3, r3
 8006f7a:	e012      	b.n	8006fa2 <HAL_I2C_Init+0x18e>
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	1e58      	subs	r0, r3, #1
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6859      	ldr	r1, [r3, #4]
 8006f84:	460b      	mov	r3, r1
 8006f86:	009b      	lsls	r3, r3, #2
 8006f88:	440b      	add	r3, r1
 8006f8a:	0099      	lsls	r1, r3, #2
 8006f8c:	440b      	add	r3, r1
 8006f8e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006f92:	3301      	adds	r3, #1
 8006f94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	bf0c      	ite	eq
 8006f9c:	2301      	moveq	r3, #1
 8006f9e:	2300      	movne	r3, #0
 8006fa0:	b2db      	uxtb	r3, r3
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d001      	beq.n	8006faa <HAL_I2C_Init+0x196>
 8006fa6:	2301      	movs	r3, #1
 8006fa8:	e022      	b.n	8006ff0 <HAL_I2C_Init+0x1dc>
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	689b      	ldr	r3, [r3, #8]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d10e      	bne.n	8006fd0 <HAL_I2C_Init+0x1bc>
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	1e58      	subs	r0, r3, #1
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	6859      	ldr	r1, [r3, #4]
 8006fba:	460b      	mov	r3, r1
 8006fbc:	005b      	lsls	r3, r3, #1
 8006fbe:	440b      	add	r3, r1
 8006fc0:	fbb0 f3f3 	udiv	r3, r0, r3
 8006fc4:	3301      	adds	r3, #1
 8006fc6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006fca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006fce:	e00f      	b.n	8006ff0 <HAL_I2C_Init+0x1dc>
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	1e58      	subs	r0, r3, #1
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	6859      	ldr	r1, [r3, #4]
 8006fd8:	460b      	mov	r3, r1
 8006fda:	009b      	lsls	r3, r3, #2
 8006fdc:	440b      	add	r3, r1
 8006fde:	0099      	lsls	r1, r3, #2
 8006fe0:	440b      	add	r3, r1
 8006fe2:	fbb0 f3f3 	udiv	r3, r0, r3
 8006fe6:	3301      	adds	r3, #1
 8006fe8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006fec:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006ff0:	6879      	ldr	r1, [r7, #4]
 8006ff2:	6809      	ldr	r1, [r1, #0]
 8006ff4:	4313      	orrs	r3, r2
 8006ff6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	69da      	ldr	r2, [r3, #28]
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6a1b      	ldr	r3, [r3, #32]
 800700a:	431a      	orrs	r2, r3
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	430a      	orrs	r2, r1
 8007012:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	689b      	ldr	r3, [r3, #8]
 800701a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800701e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8007022:	687a      	ldr	r2, [r7, #4]
 8007024:	6911      	ldr	r1, [r2, #16]
 8007026:	687a      	ldr	r2, [r7, #4]
 8007028:	68d2      	ldr	r2, [r2, #12]
 800702a:	4311      	orrs	r1, r2
 800702c:	687a      	ldr	r2, [r7, #4]
 800702e:	6812      	ldr	r2, [r2, #0]
 8007030:	430b      	orrs	r3, r1
 8007032:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	68db      	ldr	r3, [r3, #12]
 800703a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	695a      	ldr	r2, [r3, #20]
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	699b      	ldr	r3, [r3, #24]
 8007046:	431a      	orrs	r2, r3
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	430a      	orrs	r2, r1
 800704e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	681a      	ldr	r2, [r3, #0]
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f042 0201 	orr.w	r2, r2, #1
 800705e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2200      	movs	r2, #0
 8007064:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2220      	movs	r2, #32
 800706a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2200      	movs	r2, #0
 8007072:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2200      	movs	r2, #0
 8007078:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800707c:	2300      	movs	r3, #0
}
 800707e:	4618      	mov	r0, r3
 8007080:	3710      	adds	r7, #16
 8007082:	46bd      	mov	sp, r7
 8007084:	bd80      	pop	{r7, pc}
 8007086:	bf00      	nop
 8007088:	000186a0 	.word	0x000186a0
 800708c:	001e847f 	.word	0x001e847f
 8007090:	003d08ff 	.word	0x003d08ff
 8007094:	431bde83 	.word	0x431bde83
 8007098:	10624dd3 	.word	0x10624dd3

0800709c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800709c:	b580      	push	{r7, lr}
 800709e:	b088      	sub	sp, #32
 80070a0:	af02      	add	r7, sp, #8
 80070a2:	60f8      	str	r0, [r7, #12]
 80070a4:	4608      	mov	r0, r1
 80070a6:	4611      	mov	r1, r2
 80070a8:	461a      	mov	r2, r3
 80070aa:	4603      	mov	r3, r0
 80070ac:	817b      	strh	r3, [r7, #10]
 80070ae:	460b      	mov	r3, r1
 80070b0:	813b      	strh	r3, [r7, #8]
 80070b2:	4613      	mov	r3, r2
 80070b4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80070b6:	f7ff fc3b 	bl	8006930 <HAL_GetTick>
 80070ba:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070c2:	b2db      	uxtb	r3, r3
 80070c4:	2b20      	cmp	r3, #32
 80070c6:	f040 80d9 	bne.w	800727c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80070ca:	697b      	ldr	r3, [r7, #20]
 80070cc:	9300      	str	r3, [sp, #0]
 80070ce:	2319      	movs	r3, #25
 80070d0:	2201      	movs	r2, #1
 80070d2:	496d      	ldr	r1, [pc, #436]	; (8007288 <HAL_I2C_Mem_Write+0x1ec>)
 80070d4:	68f8      	ldr	r0, [r7, #12]
 80070d6:	f000 fdef 	bl	8007cb8 <I2C_WaitOnFlagUntilTimeout>
 80070da:	4603      	mov	r3, r0
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d001      	beq.n	80070e4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80070e0:	2302      	movs	r3, #2
 80070e2:	e0cc      	b.n	800727e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80070ea:	2b01      	cmp	r3, #1
 80070ec:	d101      	bne.n	80070f2 <HAL_I2C_Mem_Write+0x56>
 80070ee:	2302      	movs	r3, #2
 80070f0:	e0c5      	b.n	800727e <HAL_I2C_Mem_Write+0x1e2>
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	2201      	movs	r2, #1
 80070f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f003 0301 	and.w	r3, r3, #1
 8007104:	2b01      	cmp	r3, #1
 8007106:	d007      	beq.n	8007118 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	681a      	ldr	r2, [r3, #0]
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	f042 0201 	orr.w	r2, r2, #1
 8007116:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	681a      	ldr	r2, [r3, #0]
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007126:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	2221      	movs	r2, #33	; 0x21
 800712c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	2240      	movs	r2, #64	; 0x40
 8007134:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	2200      	movs	r2, #0
 800713c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	6a3a      	ldr	r2, [r7, #32]
 8007142:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007148:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800714e:	b29a      	uxth	r2, r3
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	4a4d      	ldr	r2, [pc, #308]	; (800728c <HAL_I2C_Mem_Write+0x1f0>)
 8007158:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800715a:	88f8      	ldrh	r0, [r7, #6]
 800715c:	893a      	ldrh	r2, [r7, #8]
 800715e:	8979      	ldrh	r1, [r7, #10]
 8007160:	697b      	ldr	r3, [r7, #20]
 8007162:	9301      	str	r3, [sp, #4]
 8007164:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007166:	9300      	str	r3, [sp, #0]
 8007168:	4603      	mov	r3, r0
 800716a:	68f8      	ldr	r0, [r7, #12]
 800716c:	f000 fc26 	bl	80079bc <I2C_RequestMemoryWrite>
 8007170:	4603      	mov	r3, r0
 8007172:	2b00      	cmp	r3, #0
 8007174:	d052      	beq.n	800721c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8007176:	2301      	movs	r3, #1
 8007178:	e081      	b.n	800727e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800717a:	697a      	ldr	r2, [r7, #20]
 800717c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800717e:	68f8      	ldr	r0, [r7, #12]
 8007180:	f000 fe70 	bl	8007e64 <I2C_WaitOnTXEFlagUntilTimeout>
 8007184:	4603      	mov	r3, r0
 8007186:	2b00      	cmp	r3, #0
 8007188:	d00d      	beq.n	80071a6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800718e:	2b04      	cmp	r3, #4
 8007190:	d107      	bne.n	80071a2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	681a      	ldr	r2, [r3, #0]
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80071a0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80071a2:	2301      	movs	r3, #1
 80071a4:	e06b      	b.n	800727e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071aa:	781a      	ldrb	r2, [r3, #0]
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071b6:	1c5a      	adds	r2, r3, #1
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071c0:	3b01      	subs	r3, #1
 80071c2:	b29a      	uxth	r2, r3
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071cc:	b29b      	uxth	r3, r3
 80071ce:	3b01      	subs	r3, #1
 80071d0:	b29a      	uxth	r2, r3
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	695b      	ldr	r3, [r3, #20]
 80071dc:	f003 0304 	and.w	r3, r3, #4
 80071e0:	2b04      	cmp	r3, #4
 80071e2:	d11b      	bne.n	800721c <HAL_I2C_Mem_Write+0x180>
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d017      	beq.n	800721c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071f0:	781a      	ldrb	r2, [r3, #0]
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071fc:	1c5a      	adds	r2, r3, #1
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007206:	3b01      	subs	r3, #1
 8007208:	b29a      	uxth	r2, r3
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007212:	b29b      	uxth	r3, r3
 8007214:	3b01      	subs	r3, #1
 8007216:	b29a      	uxth	r2, r3
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007220:	2b00      	cmp	r3, #0
 8007222:	d1aa      	bne.n	800717a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007224:	697a      	ldr	r2, [r7, #20]
 8007226:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007228:	68f8      	ldr	r0, [r7, #12]
 800722a:	f000 fe5c 	bl	8007ee6 <I2C_WaitOnBTFFlagUntilTimeout>
 800722e:	4603      	mov	r3, r0
 8007230:	2b00      	cmp	r3, #0
 8007232:	d00d      	beq.n	8007250 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007238:	2b04      	cmp	r3, #4
 800723a:	d107      	bne.n	800724c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	681a      	ldr	r2, [r3, #0]
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800724a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800724c:	2301      	movs	r3, #1
 800724e:	e016      	b.n	800727e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	681a      	ldr	r2, [r3, #0]
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800725e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	2220      	movs	r2, #32
 8007264:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	2200      	movs	r2, #0
 800726c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	2200      	movs	r2, #0
 8007274:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007278:	2300      	movs	r3, #0
 800727a:	e000      	b.n	800727e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800727c:	2302      	movs	r3, #2
  }
}
 800727e:	4618      	mov	r0, r3
 8007280:	3718      	adds	r7, #24
 8007282:	46bd      	mov	sp, r7
 8007284:	bd80      	pop	{r7, pc}
 8007286:	bf00      	nop
 8007288:	00100002 	.word	0x00100002
 800728c:	ffff0000 	.word	0xffff0000

08007290 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007290:	b580      	push	{r7, lr}
 8007292:	b08c      	sub	sp, #48	; 0x30
 8007294:	af02      	add	r7, sp, #8
 8007296:	60f8      	str	r0, [r7, #12]
 8007298:	4608      	mov	r0, r1
 800729a:	4611      	mov	r1, r2
 800729c:	461a      	mov	r2, r3
 800729e:	4603      	mov	r3, r0
 80072a0:	817b      	strh	r3, [r7, #10]
 80072a2:	460b      	mov	r3, r1
 80072a4:	813b      	strh	r3, [r7, #8]
 80072a6:	4613      	mov	r3, r2
 80072a8:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80072aa:	2300      	movs	r3, #0
 80072ac:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80072ae:	f7ff fb3f 	bl	8006930 <HAL_GetTick>
 80072b2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072ba:	b2db      	uxtb	r3, r3
 80072bc:	2b20      	cmp	r3, #32
 80072be:	f040 8244 	bne.w	800774a <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80072c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072c4:	9300      	str	r3, [sp, #0]
 80072c6:	2319      	movs	r3, #25
 80072c8:	2201      	movs	r2, #1
 80072ca:	4982      	ldr	r1, [pc, #520]	; (80074d4 <HAL_I2C_Mem_Read+0x244>)
 80072cc:	68f8      	ldr	r0, [r7, #12]
 80072ce:	f000 fcf3 	bl	8007cb8 <I2C_WaitOnFlagUntilTimeout>
 80072d2:	4603      	mov	r3, r0
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d001      	beq.n	80072dc <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80072d8:	2302      	movs	r3, #2
 80072da:	e237      	b.n	800774c <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072e2:	2b01      	cmp	r3, #1
 80072e4:	d101      	bne.n	80072ea <HAL_I2C_Mem_Read+0x5a>
 80072e6:	2302      	movs	r3, #2
 80072e8:	e230      	b.n	800774c <HAL_I2C_Mem_Read+0x4bc>
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	2201      	movs	r2, #1
 80072ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f003 0301 	and.w	r3, r3, #1
 80072fc:	2b01      	cmp	r3, #1
 80072fe:	d007      	beq.n	8007310 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	681a      	ldr	r2, [r3, #0]
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f042 0201 	orr.w	r2, r2, #1
 800730e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	681a      	ldr	r2, [r3, #0]
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800731e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	2222      	movs	r2, #34	; 0x22
 8007324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	2240      	movs	r2, #64	; 0x40
 800732c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	2200      	movs	r2, #0
 8007334:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800733a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8007340:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007346:	b29a      	uxth	r2, r3
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	4a62      	ldr	r2, [pc, #392]	; (80074d8 <HAL_I2C_Mem_Read+0x248>)
 8007350:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007352:	88f8      	ldrh	r0, [r7, #6]
 8007354:	893a      	ldrh	r2, [r7, #8]
 8007356:	8979      	ldrh	r1, [r7, #10]
 8007358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800735a:	9301      	str	r3, [sp, #4]
 800735c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800735e:	9300      	str	r3, [sp, #0]
 8007360:	4603      	mov	r3, r0
 8007362:	68f8      	ldr	r0, [r7, #12]
 8007364:	f000 fbc0 	bl	8007ae8 <I2C_RequestMemoryRead>
 8007368:	4603      	mov	r3, r0
 800736a:	2b00      	cmp	r3, #0
 800736c:	d001      	beq.n	8007372 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 800736e:	2301      	movs	r3, #1
 8007370:	e1ec      	b.n	800774c <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007376:	2b00      	cmp	r3, #0
 8007378:	d113      	bne.n	80073a2 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800737a:	2300      	movs	r3, #0
 800737c:	61fb      	str	r3, [r7, #28]
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	695b      	ldr	r3, [r3, #20]
 8007384:	61fb      	str	r3, [r7, #28]
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	699b      	ldr	r3, [r3, #24]
 800738c:	61fb      	str	r3, [r7, #28]
 800738e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	681a      	ldr	r2, [r3, #0]
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800739e:	601a      	str	r2, [r3, #0]
 80073a0:	e1c0      	b.n	8007724 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073a6:	2b01      	cmp	r3, #1
 80073a8:	d11e      	bne.n	80073e8 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	681a      	ldr	r2, [r3, #0]
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80073b8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80073ba:	b672      	cpsid	i
}
 80073bc:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80073be:	2300      	movs	r3, #0
 80073c0:	61bb      	str	r3, [r7, #24]
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	695b      	ldr	r3, [r3, #20]
 80073c8:	61bb      	str	r3, [r7, #24]
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	699b      	ldr	r3, [r3, #24]
 80073d0:	61bb      	str	r3, [r7, #24]
 80073d2:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	681a      	ldr	r2, [r3, #0]
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80073e2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80073e4:	b662      	cpsie	i
}
 80073e6:	e035      	b.n	8007454 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073ec:	2b02      	cmp	r3, #2
 80073ee:	d11e      	bne.n	800742e <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	681a      	ldr	r2, [r3, #0]
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80073fe:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007400:	b672      	cpsid	i
}
 8007402:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007404:	2300      	movs	r3, #0
 8007406:	617b      	str	r3, [r7, #20]
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	695b      	ldr	r3, [r3, #20]
 800740e:	617b      	str	r3, [r7, #20]
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	699b      	ldr	r3, [r3, #24]
 8007416:	617b      	str	r3, [r7, #20]
 8007418:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	681a      	ldr	r2, [r3, #0]
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007428:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800742a:	b662      	cpsie	i
}
 800742c:	e012      	b.n	8007454 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	681a      	ldr	r2, [r3, #0]
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800743c:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800743e:	2300      	movs	r3, #0
 8007440:	613b      	str	r3, [r7, #16]
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	695b      	ldr	r3, [r3, #20]
 8007448:	613b      	str	r3, [r7, #16]
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	699b      	ldr	r3, [r3, #24]
 8007450:	613b      	str	r3, [r7, #16]
 8007452:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8007454:	e166      	b.n	8007724 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800745a:	2b03      	cmp	r3, #3
 800745c:	f200 811f 	bhi.w	800769e <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007464:	2b01      	cmp	r3, #1
 8007466:	d123      	bne.n	80074b0 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007468:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800746a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800746c:	68f8      	ldr	r0, [r7, #12]
 800746e:	f000 fd7b 	bl	8007f68 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007472:	4603      	mov	r3, r0
 8007474:	2b00      	cmp	r3, #0
 8007476:	d001      	beq.n	800747c <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8007478:	2301      	movs	r3, #1
 800747a:	e167      	b.n	800774c <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	691a      	ldr	r2, [r3, #16]
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007486:	b2d2      	uxtb	r2, r2
 8007488:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800748e:	1c5a      	adds	r2, r3, #1
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007498:	3b01      	subs	r3, #1
 800749a:	b29a      	uxth	r2, r3
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074a4:	b29b      	uxth	r3, r3
 80074a6:	3b01      	subs	r3, #1
 80074a8:	b29a      	uxth	r2, r3
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	855a      	strh	r2, [r3, #42]	; 0x2a
 80074ae:	e139      	b.n	8007724 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074b4:	2b02      	cmp	r3, #2
 80074b6:	d152      	bne.n	800755e <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80074b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074ba:	9300      	str	r3, [sp, #0]
 80074bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074be:	2200      	movs	r2, #0
 80074c0:	4906      	ldr	r1, [pc, #24]	; (80074dc <HAL_I2C_Mem_Read+0x24c>)
 80074c2:	68f8      	ldr	r0, [r7, #12]
 80074c4:	f000 fbf8 	bl	8007cb8 <I2C_WaitOnFlagUntilTimeout>
 80074c8:	4603      	mov	r3, r0
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d008      	beq.n	80074e0 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80074ce:	2301      	movs	r3, #1
 80074d0:	e13c      	b.n	800774c <HAL_I2C_Mem_Read+0x4bc>
 80074d2:	bf00      	nop
 80074d4:	00100002 	.word	0x00100002
 80074d8:	ffff0000 	.word	0xffff0000
 80074dc:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80074e0:	b672      	cpsid	i
}
 80074e2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	681a      	ldr	r2, [r3, #0]
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80074f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	691a      	ldr	r2, [r3, #16]
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074fe:	b2d2      	uxtb	r2, r2
 8007500:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007506:	1c5a      	adds	r2, r3, #1
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007510:	3b01      	subs	r3, #1
 8007512:	b29a      	uxth	r2, r3
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800751c:	b29b      	uxth	r3, r3
 800751e:	3b01      	subs	r3, #1
 8007520:	b29a      	uxth	r2, r3
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8007526:	b662      	cpsie	i
}
 8007528:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	691a      	ldr	r2, [r3, #16]
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007534:	b2d2      	uxtb	r2, r2
 8007536:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800753c:	1c5a      	adds	r2, r3, #1
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007546:	3b01      	subs	r3, #1
 8007548:	b29a      	uxth	r2, r3
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007552:	b29b      	uxth	r3, r3
 8007554:	3b01      	subs	r3, #1
 8007556:	b29a      	uxth	r2, r3
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800755c:	e0e2      	b.n	8007724 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800755e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007560:	9300      	str	r3, [sp, #0]
 8007562:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007564:	2200      	movs	r2, #0
 8007566:	497b      	ldr	r1, [pc, #492]	; (8007754 <HAL_I2C_Mem_Read+0x4c4>)
 8007568:	68f8      	ldr	r0, [r7, #12]
 800756a:	f000 fba5 	bl	8007cb8 <I2C_WaitOnFlagUntilTimeout>
 800756e:	4603      	mov	r3, r0
 8007570:	2b00      	cmp	r3, #0
 8007572:	d001      	beq.n	8007578 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8007574:	2301      	movs	r3, #1
 8007576:	e0e9      	b.n	800774c <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	681a      	ldr	r2, [r3, #0]
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007586:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007588:	b672      	cpsid	i
}
 800758a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	691a      	ldr	r2, [r3, #16]
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007596:	b2d2      	uxtb	r2, r2
 8007598:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800759e:	1c5a      	adds	r2, r3, #1
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80075a8:	3b01      	subs	r3, #1
 80075aa:	b29a      	uxth	r2, r3
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075b4:	b29b      	uxth	r3, r3
 80075b6:	3b01      	subs	r3, #1
 80075b8:	b29a      	uxth	r2, r3
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80075be:	4b66      	ldr	r3, [pc, #408]	; (8007758 <HAL_I2C_Mem_Read+0x4c8>)
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	08db      	lsrs	r3, r3, #3
 80075c4:	4a65      	ldr	r2, [pc, #404]	; (800775c <HAL_I2C_Mem_Read+0x4cc>)
 80075c6:	fba2 2303 	umull	r2, r3, r2, r3
 80075ca:	0a1a      	lsrs	r2, r3, #8
 80075cc:	4613      	mov	r3, r2
 80075ce:	009b      	lsls	r3, r3, #2
 80075d0:	4413      	add	r3, r2
 80075d2:	00da      	lsls	r2, r3, #3
 80075d4:	1ad3      	subs	r3, r2, r3
 80075d6:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80075d8:	6a3b      	ldr	r3, [r7, #32]
 80075da:	3b01      	subs	r3, #1
 80075dc:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80075de:	6a3b      	ldr	r3, [r7, #32]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d118      	bne.n	8007616 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	2200      	movs	r2, #0
 80075e8:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	2220      	movs	r2, #32
 80075ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	2200      	movs	r2, #0
 80075f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075fe:	f043 0220 	orr.w	r2, r3, #32
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8007606:	b662      	cpsie	i
}
 8007608:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	2200      	movs	r2, #0
 800760e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8007612:	2301      	movs	r3, #1
 8007614:	e09a      	b.n	800774c <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	695b      	ldr	r3, [r3, #20]
 800761c:	f003 0304 	and.w	r3, r3, #4
 8007620:	2b04      	cmp	r3, #4
 8007622:	d1d9      	bne.n	80075d8 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	681a      	ldr	r2, [r3, #0]
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007632:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	691a      	ldr	r2, [r3, #16]
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800763e:	b2d2      	uxtb	r2, r2
 8007640:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007646:	1c5a      	adds	r2, r3, #1
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007650:	3b01      	subs	r3, #1
 8007652:	b29a      	uxth	r2, r3
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800765c:	b29b      	uxth	r3, r3
 800765e:	3b01      	subs	r3, #1
 8007660:	b29a      	uxth	r2, r3
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8007666:	b662      	cpsie	i
}
 8007668:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	691a      	ldr	r2, [r3, #16]
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007674:	b2d2      	uxtb	r2, r2
 8007676:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800767c:	1c5a      	adds	r2, r3, #1
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007686:	3b01      	subs	r3, #1
 8007688:	b29a      	uxth	r2, r3
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007692:	b29b      	uxth	r3, r3
 8007694:	3b01      	subs	r3, #1
 8007696:	b29a      	uxth	r2, r3
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800769c:	e042      	b.n	8007724 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800769e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80076a0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80076a2:	68f8      	ldr	r0, [r7, #12]
 80076a4:	f000 fc60 	bl	8007f68 <I2C_WaitOnRXNEFlagUntilTimeout>
 80076a8:	4603      	mov	r3, r0
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d001      	beq.n	80076b2 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80076ae:	2301      	movs	r3, #1
 80076b0:	e04c      	b.n	800774c <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	691a      	ldr	r2, [r3, #16]
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076bc:	b2d2      	uxtb	r2, r2
 80076be:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076c4:	1c5a      	adds	r2, r3, #1
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80076ce:	3b01      	subs	r3, #1
 80076d0:	b29a      	uxth	r2, r3
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076da:	b29b      	uxth	r3, r3
 80076dc:	3b01      	subs	r3, #1
 80076de:	b29a      	uxth	r2, r3
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	695b      	ldr	r3, [r3, #20]
 80076ea:	f003 0304 	and.w	r3, r3, #4
 80076ee:	2b04      	cmp	r3, #4
 80076f0:	d118      	bne.n	8007724 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	691a      	ldr	r2, [r3, #16]
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076fc:	b2d2      	uxtb	r2, r2
 80076fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007704:	1c5a      	adds	r2, r3, #1
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800770e:	3b01      	subs	r3, #1
 8007710:	b29a      	uxth	r2, r3
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800771a:	b29b      	uxth	r3, r3
 800771c:	3b01      	subs	r3, #1
 800771e:	b29a      	uxth	r2, r3
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007728:	2b00      	cmp	r3, #0
 800772a:	f47f ae94 	bne.w	8007456 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	2220      	movs	r2, #32
 8007732:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	2200      	movs	r2, #0
 800773a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	2200      	movs	r2, #0
 8007742:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007746:	2300      	movs	r3, #0
 8007748:	e000      	b.n	800774c <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 800774a:	2302      	movs	r3, #2
  }
}
 800774c:	4618      	mov	r0, r3
 800774e:	3728      	adds	r7, #40	; 0x28
 8007750:	46bd      	mov	sp, r7
 8007752:	bd80      	pop	{r7, pc}
 8007754:	00010004 	.word	0x00010004
 8007758:	20000010 	.word	0x20000010
 800775c:	14f8b589 	.word	0x14f8b589

08007760 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b08a      	sub	sp, #40	; 0x28
 8007764:	af02      	add	r7, sp, #8
 8007766:	60f8      	str	r0, [r7, #12]
 8007768:	607a      	str	r2, [r7, #4]
 800776a:	603b      	str	r3, [r7, #0]
 800776c:	460b      	mov	r3, r1
 800776e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8007770:	f7ff f8de 	bl	8006930 <HAL_GetTick>
 8007774:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8007776:	2301      	movs	r3, #1
 8007778:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007780:	b2db      	uxtb	r3, r3
 8007782:	2b20      	cmp	r3, #32
 8007784:	f040 8111 	bne.w	80079aa <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007788:	69fb      	ldr	r3, [r7, #28]
 800778a:	9300      	str	r3, [sp, #0]
 800778c:	2319      	movs	r3, #25
 800778e:	2201      	movs	r2, #1
 8007790:	4988      	ldr	r1, [pc, #544]	; (80079b4 <HAL_I2C_IsDeviceReady+0x254>)
 8007792:	68f8      	ldr	r0, [r7, #12]
 8007794:	f000 fa90 	bl	8007cb8 <I2C_WaitOnFlagUntilTimeout>
 8007798:	4603      	mov	r3, r0
 800779a:	2b00      	cmp	r3, #0
 800779c:	d001      	beq.n	80077a2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800779e:	2302      	movs	r3, #2
 80077a0:	e104      	b.n	80079ac <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80077a8:	2b01      	cmp	r3, #1
 80077aa:	d101      	bne.n	80077b0 <HAL_I2C_IsDeviceReady+0x50>
 80077ac:	2302      	movs	r3, #2
 80077ae:	e0fd      	b.n	80079ac <HAL_I2C_IsDeviceReady+0x24c>
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	2201      	movs	r2, #1
 80077b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	f003 0301 	and.w	r3, r3, #1
 80077c2:	2b01      	cmp	r3, #1
 80077c4:	d007      	beq.n	80077d6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	681a      	ldr	r2, [r3, #0]
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f042 0201 	orr.w	r2, r2, #1
 80077d4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	681a      	ldr	r2, [r3, #0]
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80077e4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	2224      	movs	r2, #36	; 0x24
 80077ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	2200      	movs	r2, #0
 80077f2:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	4a70      	ldr	r2, [pc, #448]	; (80079b8 <HAL_I2C_IsDeviceReady+0x258>)
 80077f8:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	681a      	ldr	r2, [r3, #0]
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007808:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800780a:	69fb      	ldr	r3, [r7, #28]
 800780c:	9300      	str	r3, [sp, #0]
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	2200      	movs	r2, #0
 8007812:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007816:	68f8      	ldr	r0, [r7, #12]
 8007818:	f000 fa4e 	bl	8007cb8 <I2C_WaitOnFlagUntilTimeout>
 800781c:	4603      	mov	r3, r0
 800781e:	2b00      	cmp	r3, #0
 8007820:	d00d      	beq.n	800783e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800782c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007830:	d103      	bne.n	800783a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007838:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800783a:	2303      	movs	r3, #3
 800783c:	e0b6      	b.n	80079ac <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800783e:	897b      	ldrh	r3, [r7, #10]
 8007840:	b2db      	uxtb	r3, r3
 8007842:	461a      	mov	r2, r3
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800784c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800784e:	f7ff f86f 	bl	8006930 <HAL_GetTick>
 8007852:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	695b      	ldr	r3, [r3, #20]
 800785a:	f003 0302 	and.w	r3, r3, #2
 800785e:	2b02      	cmp	r3, #2
 8007860:	bf0c      	ite	eq
 8007862:	2301      	moveq	r3, #1
 8007864:	2300      	movne	r3, #0
 8007866:	b2db      	uxtb	r3, r3
 8007868:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	695b      	ldr	r3, [r3, #20]
 8007870:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007874:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007878:	bf0c      	ite	eq
 800787a:	2301      	moveq	r3, #1
 800787c:	2300      	movne	r3, #0
 800787e:	b2db      	uxtb	r3, r3
 8007880:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8007882:	e025      	b.n	80078d0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007884:	f7ff f854 	bl	8006930 <HAL_GetTick>
 8007888:	4602      	mov	r2, r0
 800788a:	69fb      	ldr	r3, [r7, #28]
 800788c:	1ad3      	subs	r3, r2, r3
 800788e:	683a      	ldr	r2, [r7, #0]
 8007890:	429a      	cmp	r2, r3
 8007892:	d302      	bcc.n	800789a <HAL_I2C_IsDeviceReady+0x13a>
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d103      	bne.n	80078a2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	22a0      	movs	r2, #160	; 0xa0
 800789e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	695b      	ldr	r3, [r3, #20]
 80078a8:	f003 0302 	and.w	r3, r3, #2
 80078ac:	2b02      	cmp	r3, #2
 80078ae:	bf0c      	ite	eq
 80078b0:	2301      	moveq	r3, #1
 80078b2:	2300      	movne	r3, #0
 80078b4:	b2db      	uxtb	r3, r3
 80078b6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	695b      	ldr	r3, [r3, #20]
 80078be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80078c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078c6:	bf0c      	ite	eq
 80078c8:	2301      	moveq	r3, #1
 80078ca:	2300      	movne	r3, #0
 80078cc:	b2db      	uxtb	r3, r3
 80078ce:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80078d6:	b2db      	uxtb	r3, r3
 80078d8:	2ba0      	cmp	r3, #160	; 0xa0
 80078da:	d005      	beq.n	80078e8 <HAL_I2C_IsDeviceReady+0x188>
 80078dc:	7dfb      	ldrb	r3, [r7, #23]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d102      	bne.n	80078e8 <HAL_I2C_IsDeviceReady+0x188>
 80078e2:	7dbb      	ldrb	r3, [r7, #22]
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d0cd      	beq.n	8007884 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	2220      	movs	r2, #32
 80078ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	695b      	ldr	r3, [r3, #20]
 80078f6:	f003 0302 	and.w	r3, r3, #2
 80078fa:	2b02      	cmp	r3, #2
 80078fc:	d129      	bne.n	8007952 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	681a      	ldr	r2, [r3, #0]
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800790c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800790e:	2300      	movs	r3, #0
 8007910:	613b      	str	r3, [r7, #16]
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	695b      	ldr	r3, [r3, #20]
 8007918:	613b      	str	r3, [r7, #16]
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	699b      	ldr	r3, [r3, #24]
 8007920:	613b      	str	r3, [r7, #16]
 8007922:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007924:	69fb      	ldr	r3, [r7, #28]
 8007926:	9300      	str	r3, [sp, #0]
 8007928:	2319      	movs	r3, #25
 800792a:	2201      	movs	r2, #1
 800792c:	4921      	ldr	r1, [pc, #132]	; (80079b4 <HAL_I2C_IsDeviceReady+0x254>)
 800792e:	68f8      	ldr	r0, [r7, #12]
 8007930:	f000 f9c2 	bl	8007cb8 <I2C_WaitOnFlagUntilTimeout>
 8007934:	4603      	mov	r3, r0
 8007936:	2b00      	cmp	r3, #0
 8007938:	d001      	beq.n	800793e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800793a:	2301      	movs	r3, #1
 800793c:	e036      	b.n	80079ac <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	2220      	movs	r2, #32
 8007942:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	2200      	movs	r2, #0
 800794a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800794e:	2300      	movs	r3, #0
 8007950:	e02c      	b.n	80079ac <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	681a      	ldr	r2, [r3, #0]
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007960:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800796a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800796c:	69fb      	ldr	r3, [r7, #28]
 800796e:	9300      	str	r3, [sp, #0]
 8007970:	2319      	movs	r3, #25
 8007972:	2201      	movs	r2, #1
 8007974:	490f      	ldr	r1, [pc, #60]	; (80079b4 <HAL_I2C_IsDeviceReady+0x254>)
 8007976:	68f8      	ldr	r0, [r7, #12]
 8007978:	f000 f99e 	bl	8007cb8 <I2C_WaitOnFlagUntilTimeout>
 800797c:	4603      	mov	r3, r0
 800797e:	2b00      	cmp	r3, #0
 8007980:	d001      	beq.n	8007986 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8007982:	2301      	movs	r3, #1
 8007984:	e012      	b.n	80079ac <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8007986:	69bb      	ldr	r3, [r7, #24]
 8007988:	3301      	adds	r3, #1
 800798a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800798c:	69ba      	ldr	r2, [r7, #24]
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	429a      	cmp	r2, r3
 8007992:	f4ff af32 	bcc.w	80077fa <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	2220      	movs	r2, #32
 800799a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	2200      	movs	r2, #0
 80079a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80079a6:	2301      	movs	r3, #1
 80079a8:	e000      	b.n	80079ac <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80079aa:	2302      	movs	r3, #2
  }
}
 80079ac:	4618      	mov	r0, r3
 80079ae:	3720      	adds	r7, #32
 80079b0:	46bd      	mov	sp, r7
 80079b2:	bd80      	pop	{r7, pc}
 80079b4:	00100002 	.word	0x00100002
 80079b8:	ffff0000 	.word	0xffff0000

080079bc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80079bc:	b580      	push	{r7, lr}
 80079be:	b088      	sub	sp, #32
 80079c0:	af02      	add	r7, sp, #8
 80079c2:	60f8      	str	r0, [r7, #12]
 80079c4:	4608      	mov	r0, r1
 80079c6:	4611      	mov	r1, r2
 80079c8:	461a      	mov	r2, r3
 80079ca:	4603      	mov	r3, r0
 80079cc:	817b      	strh	r3, [r7, #10]
 80079ce:	460b      	mov	r3, r1
 80079d0:	813b      	strh	r3, [r7, #8]
 80079d2:	4613      	mov	r3, r2
 80079d4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	681a      	ldr	r2, [r3, #0]
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80079e4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80079e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079e8:	9300      	str	r3, [sp, #0]
 80079ea:	6a3b      	ldr	r3, [r7, #32]
 80079ec:	2200      	movs	r2, #0
 80079ee:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80079f2:	68f8      	ldr	r0, [r7, #12]
 80079f4:	f000 f960 	bl	8007cb8 <I2C_WaitOnFlagUntilTimeout>
 80079f8:	4603      	mov	r3, r0
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d00d      	beq.n	8007a1a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a0c:	d103      	bne.n	8007a16 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007a14:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007a16:	2303      	movs	r3, #3
 8007a18:	e05f      	b.n	8007ada <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007a1a:	897b      	ldrh	r3, [r7, #10]
 8007a1c:	b2db      	uxtb	r3, r3
 8007a1e:	461a      	mov	r2, r3
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007a28:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a2c:	6a3a      	ldr	r2, [r7, #32]
 8007a2e:	492d      	ldr	r1, [pc, #180]	; (8007ae4 <I2C_RequestMemoryWrite+0x128>)
 8007a30:	68f8      	ldr	r0, [r7, #12]
 8007a32:	f000 f998 	bl	8007d66 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007a36:	4603      	mov	r3, r0
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d001      	beq.n	8007a40 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	e04c      	b.n	8007ada <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a40:	2300      	movs	r3, #0
 8007a42:	617b      	str	r3, [r7, #20]
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	695b      	ldr	r3, [r3, #20]
 8007a4a:	617b      	str	r3, [r7, #20]
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	699b      	ldr	r3, [r3, #24]
 8007a52:	617b      	str	r3, [r7, #20]
 8007a54:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a58:	6a39      	ldr	r1, [r7, #32]
 8007a5a:	68f8      	ldr	r0, [r7, #12]
 8007a5c:	f000 fa02 	bl	8007e64 <I2C_WaitOnTXEFlagUntilTimeout>
 8007a60:	4603      	mov	r3, r0
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d00d      	beq.n	8007a82 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a6a:	2b04      	cmp	r3, #4
 8007a6c:	d107      	bne.n	8007a7e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	681a      	ldr	r2, [r3, #0]
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007a7c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007a7e:	2301      	movs	r3, #1
 8007a80:	e02b      	b.n	8007ada <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007a82:	88fb      	ldrh	r3, [r7, #6]
 8007a84:	2b01      	cmp	r3, #1
 8007a86:	d105      	bne.n	8007a94 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007a88:	893b      	ldrh	r3, [r7, #8]
 8007a8a:	b2da      	uxtb	r2, r3
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	611a      	str	r2, [r3, #16]
 8007a92:	e021      	b.n	8007ad8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007a94:	893b      	ldrh	r3, [r7, #8]
 8007a96:	0a1b      	lsrs	r3, r3, #8
 8007a98:	b29b      	uxth	r3, r3
 8007a9a:	b2da      	uxtb	r2, r3
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007aa2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007aa4:	6a39      	ldr	r1, [r7, #32]
 8007aa6:	68f8      	ldr	r0, [r7, #12]
 8007aa8:	f000 f9dc 	bl	8007e64 <I2C_WaitOnTXEFlagUntilTimeout>
 8007aac:	4603      	mov	r3, r0
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d00d      	beq.n	8007ace <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ab6:	2b04      	cmp	r3, #4
 8007ab8:	d107      	bne.n	8007aca <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	681a      	ldr	r2, [r3, #0]
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007ac8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007aca:	2301      	movs	r3, #1
 8007acc:	e005      	b.n	8007ada <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007ace:	893b      	ldrh	r3, [r7, #8]
 8007ad0:	b2da      	uxtb	r2, r3
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007ad8:	2300      	movs	r3, #0
}
 8007ada:	4618      	mov	r0, r3
 8007adc:	3718      	adds	r7, #24
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	bd80      	pop	{r7, pc}
 8007ae2:	bf00      	nop
 8007ae4:	00010002 	.word	0x00010002

08007ae8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	b088      	sub	sp, #32
 8007aec:	af02      	add	r7, sp, #8
 8007aee:	60f8      	str	r0, [r7, #12]
 8007af0:	4608      	mov	r0, r1
 8007af2:	4611      	mov	r1, r2
 8007af4:	461a      	mov	r2, r3
 8007af6:	4603      	mov	r3, r0
 8007af8:	817b      	strh	r3, [r7, #10]
 8007afa:	460b      	mov	r3, r1
 8007afc:	813b      	strh	r3, [r7, #8]
 8007afe:	4613      	mov	r3, r2
 8007b00:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	681a      	ldr	r2, [r3, #0]
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007b10:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	681a      	ldr	r2, [r3, #0]
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007b20:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b24:	9300      	str	r3, [sp, #0]
 8007b26:	6a3b      	ldr	r3, [r7, #32]
 8007b28:	2200      	movs	r2, #0
 8007b2a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007b2e:	68f8      	ldr	r0, [r7, #12]
 8007b30:	f000 f8c2 	bl	8007cb8 <I2C_WaitOnFlagUntilTimeout>
 8007b34:	4603      	mov	r3, r0
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d00d      	beq.n	8007b56 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b44:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007b48:	d103      	bne.n	8007b52 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007b50:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007b52:	2303      	movs	r3, #3
 8007b54:	e0aa      	b.n	8007cac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007b56:	897b      	ldrh	r3, [r7, #10]
 8007b58:	b2db      	uxtb	r3, r3
 8007b5a:	461a      	mov	r2, r3
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007b64:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b68:	6a3a      	ldr	r2, [r7, #32]
 8007b6a:	4952      	ldr	r1, [pc, #328]	; (8007cb4 <I2C_RequestMemoryRead+0x1cc>)
 8007b6c:	68f8      	ldr	r0, [r7, #12]
 8007b6e:	f000 f8fa 	bl	8007d66 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007b72:	4603      	mov	r3, r0
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d001      	beq.n	8007b7c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007b78:	2301      	movs	r3, #1
 8007b7a:	e097      	b.n	8007cac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b7c:	2300      	movs	r3, #0
 8007b7e:	617b      	str	r3, [r7, #20]
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	695b      	ldr	r3, [r3, #20]
 8007b86:	617b      	str	r3, [r7, #20]
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	699b      	ldr	r3, [r3, #24]
 8007b8e:	617b      	str	r3, [r7, #20]
 8007b90:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007b92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b94:	6a39      	ldr	r1, [r7, #32]
 8007b96:	68f8      	ldr	r0, [r7, #12]
 8007b98:	f000 f964 	bl	8007e64 <I2C_WaitOnTXEFlagUntilTimeout>
 8007b9c:	4603      	mov	r3, r0
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d00d      	beq.n	8007bbe <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ba6:	2b04      	cmp	r3, #4
 8007ba8:	d107      	bne.n	8007bba <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	681a      	ldr	r2, [r3, #0]
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007bb8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007bba:	2301      	movs	r3, #1
 8007bbc:	e076      	b.n	8007cac <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007bbe:	88fb      	ldrh	r3, [r7, #6]
 8007bc0:	2b01      	cmp	r3, #1
 8007bc2:	d105      	bne.n	8007bd0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007bc4:	893b      	ldrh	r3, [r7, #8]
 8007bc6:	b2da      	uxtb	r2, r3
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	611a      	str	r2, [r3, #16]
 8007bce:	e021      	b.n	8007c14 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007bd0:	893b      	ldrh	r3, [r7, #8]
 8007bd2:	0a1b      	lsrs	r3, r3, #8
 8007bd4:	b29b      	uxth	r3, r3
 8007bd6:	b2da      	uxtb	r2, r3
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007bde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007be0:	6a39      	ldr	r1, [r7, #32]
 8007be2:	68f8      	ldr	r0, [r7, #12]
 8007be4:	f000 f93e 	bl	8007e64 <I2C_WaitOnTXEFlagUntilTimeout>
 8007be8:	4603      	mov	r3, r0
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d00d      	beq.n	8007c0a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bf2:	2b04      	cmp	r3, #4
 8007bf4:	d107      	bne.n	8007c06 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	681a      	ldr	r2, [r3, #0]
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c04:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007c06:	2301      	movs	r3, #1
 8007c08:	e050      	b.n	8007cac <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007c0a:	893b      	ldrh	r3, [r7, #8]
 8007c0c:	b2da      	uxtb	r2, r3
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007c14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c16:	6a39      	ldr	r1, [r7, #32]
 8007c18:	68f8      	ldr	r0, [r7, #12]
 8007c1a:	f000 f923 	bl	8007e64 <I2C_WaitOnTXEFlagUntilTimeout>
 8007c1e:	4603      	mov	r3, r0
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d00d      	beq.n	8007c40 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c28:	2b04      	cmp	r3, #4
 8007c2a:	d107      	bne.n	8007c3c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	681a      	ldr	r2, [r3, #0]
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c3a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007c3c:	2301      	movs	r3, #1
 8007c3e:	e035      	b.n	8007cac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	681a      	ldr	r2, [r3, #0]
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007c4e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007c50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c52:	9300      	str	r3, [sp, #0]
 8007c54:	6a3b      	ldr	r3, [r7, #32]
 8007c56:	2200      	movs	r2, #0
 8007c58:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007c5c:	68f8      	ldr	r0, [r7, #12]
 8007c5e:	f000 f82b 	bl	8007cb8 <I2C_WaitOnFlagUntilTimeout>
 8007c62:	4603      	mov	r3, r0
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d00d      	beq.n	8007c84 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007c76:	d103      	bne.n	8007c80 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007c7e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007c80:	2303      	movs	r3, #3
 8007c82:	e013      	b.n	8007cac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007c84:	897b      	ldrh	r3, [r7, #10]
 8007c86:	b2db      	uxtb	r3, r3
 8007c88:	f043 0301 	orr.w	r3, r3, #1
 8007c8c:	b2da      	uxtb	r2, r3
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c96:	6a3a      	ldr	r2, [r7, #32]
 8007c98:	4906      	ldr	r1, [pc, #24]	; (8007cb4 <I2C_RequestMemoryRead+0x1cc>)
 8007c9a:	68f8      	ldr	r0, [r7, #12]
 8007c9c:	f000 f863 	bl	8007d66 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007ca0:	4603      	mov	r3, r0
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d001      	beq.n	8007caa <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007ca6:	2301      	movs	r3, #1
 8007ca8:	e000      	b.n	8007cac <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007caa:	2300      	movs	r3, #0
}
 8007cac:	4618      	mov	r0, r3
 8007cae:	3718      	adds	r7, #24
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	bd80      	pop	{r7, pc}
 8007cb4:	00010002 	.word	0x00010002

08007cb8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	b084      	sub	sp, #16
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	60f8      	str	r0, [r7, #12]
 8007cc0:	60b9      	str	r1, [r7, #8]
 8007cc2:	603b      	str	r3, [r7, #0]
 8007cc4:	4613      	mov	r3, r2
 8007cc6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007cc8:	e025      	b.n	8007d16 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cd0:	d021      	beq.n	8007d16 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007cd2:	f7fe fe2d 	bl	8006930 <HAL_GetTick>
 8007cd6:	4602      	mov	r2, r0
 8007cd8:	69bb      	ldr	r3, [r7, #24]
 8007cda:	1ad3      	subs	r3, r2, r3
 8007cdc:	683a      	ldr	r2, [r7, #0]
 8007cde:	429a      	cmp	r2, r3
 8007ce0:	d302      	bcc.n	8007ce8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007ce2:	683b      	ldr	r3, [r7, #0]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d116      	bne.n	8007d16 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	2200      	movs	r2, #0
 8007cec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	2220      	movs	r2, #32
 8007cf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d02:	f043 0220 	orr.w	r2, r3, #32
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007d12:	2301      	movs	r3, #1
 8007d14:	e023      	b.n	8007d5e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	0c1b      	lsrs	r3, r3, #16
 8007d1a:	b2db      	uxtb	r3, r3
 8007d1c:	2b01      	cmp	r3, #1
 8007d1e:	d10d      	bne.n	8007d3c <I2C_WaitOnFlagUntilTimeout+0x84>
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	695b      	ldr	r3, [r3, #20]
 8007d26:	43da      	mvns	r2, r3
 8007d28:	68bb      	ldr	r3, [r7, #8]
 8007d2a:	4013      	ands	r3, r2
 8007d2c:	b29b      	uxth	r3, r3
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	bf0c      	ite	eq
 8007d32:	2301      	moveq	r3, #1
 8007d34:	2300      	movne	r3, #0
 8007d36:	b2db      	uxtb	r3, r3
 8007d38:	461a      	mov	r2, r3
 8007d3a:	e00c      	b.n	8007d56 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	699b      	ldr	r3, [r3, #24]
 8007d42:	43da      	mvns	r2, r3
 8007d44:	68bb      	ldr	r3, [r7, #8]
 8007d46:	4013      	ands	r3, r2
 8007d48:	b29b      	uxth	r3, r3
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	bf0c      	ite	eq
 8007d4e:	2301      	moveq	r3, #1
 8007d50:	2300      	movne	r3, #0
 8007d52:	b2db      	uxtb	r3, r3
 8007d54:	461a      	mov	r2, r3
 8007d56:	79fb      	ldrb	r3, [r7, #7]
 8007d58:	429a      	cmp	r2, r3
 8007d5a:	d0b6      	beq.n	8007cca <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007d5c:	2300      	movs	r3, #0
}
 8007d5e:	4618      	mov	r0, r3
 8007d60:	3710      	adds	r7, #16
 8007d62:	46bd      	mov	sp, r7
 8007d64:	bd80      	pop	{r7, pc}

08007d66 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007d66:	b580      	push	{r7, lr}
 8007d68:	b084      	sub	sp, #16
 8007d6a:	af00      	add	r7, sp, #0
 8007d6c:	60f8      	str	r0, [r7, #12]
 8007d6e:	60b9      	str	r1, [r7, #8]
 8007d70:	607a      	str	r2, [r7, #4]
 8007d72:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007d74:	e051      	b.n	8007e1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	695b      	ldr	r3, [r3, #20]
 8007d7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007d80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d84:	d123      	bne.n	8007dce <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	681a      	ldr	r2, [r3, #0]
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007d94:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007d9e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	2200      	movs	r2, #0
 8007da4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	2220      	movs	r2, #32
 8007daa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	2200      	movs	r2, #0
 8007db2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dba:	f043 0204 	orr.w	r2, r3, #4
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007dca:	2301      	movs	r3, #1
 8007dcc:	e046      	b.n	8007e5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dd4:	d021      	beq.n	8007e1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007dd6:	f7fe fdab 	bl	8006930 <HAL_GetTick>
 8007dda:	4602      	mov	r2, r0
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	1ad3      	subs	r3, r2, r3
 8007de0:	687a      	ldr	r2, [r7, #4]
 8007de2:	429a      	cmp	r2, r3
 8007de4:	d302      	bcc.n	8007dec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d116      	bne.n	8007e1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	2200      	movs	r2, #0
 8007df0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	2220      	movs	r2, #32
 8007df6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e06:	f043 0220 	orr.w	r2, r3, #32
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	2200      	movs	r2, #0
 8007e12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007e16:	2301      	movs	r3, #1
 8007e18:	e020      	b.n	8007e5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007e1a:	68bb      	ldr	r3, [r7, #8]
 8007e1c:	0c1b      	lsrs	r3, r3, #16
 8007e1e:	b2db      	uxtb	r3, r3
 8007e20:	2b01      	cmp	r3, #1
 8007e22:	d10c      	bne.n	8007e3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	695b      	ldr	r3, [r3, #20]
 8007e2a:	43da      	mvns	r2, r3
 8007e2c:	68bb      	ldr	r3, [r7, #8]
 8007e2e:	4013      	ands	r3, r2
 8007e30:	b29b      	uxth	r3, r3
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	bf14      	ite	ne
 8007e36:	2301      	movne	r3, #1
 8007e38:	2300      	moveq	r3, #0
 8007e3a:	b2db      	uxtb	r3, r3
 8007e3c:	e00b      	b.n	8007e56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	699b      	ldr	r3, [r3, #24]
 8007e44:	43da      	mvns	r2, r3
 8007e46:	68bb      	ldr	r3, [r7, #8]
 8007e48:	4013      	ands	r3, r2
 8007e4a:	b29b      	uxth	r3, r3
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	bf14      	ite	ne
 8007e50:	2301      	movne	r3, #1
 8007e52:	2300      	moveq	r3, #0
 8007e54:	b2db      	uxtb	r3, r3
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d18d      	bne.n	8007d76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007e5a:	2300      	movs	r3, #0
}
 8007e5c:	4618      	mov	r0, r3
 8007e5e:	3710      	adds	r7, #16
 8007e60:	46bd      	mov	sp, r7
 8007e62:	bd80      	pop	{r7, pc}

08007e64 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b084      	sub	sp, #16
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	60f8      	str	r0, [r7, #12]
 8007e6c:	60b9      	str	r1, [r7, #8]
 8007e6e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007e70:	e02d      	b.n	8007ece <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007e72:	68f8      	ldr	r0, [r7, #12]
 8007e74:	f000 f8ce 	bl	8008014 <I2C_IsAcknowledgeFailed>
 8007e78:	4603      	mov	r3, r0
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d001      	beq.n	8007e82 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007e7e:	2301      	movs	r3, #1
 8007e80:	e02d      	b.n	8007ede <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e82:	68bb      	ldr	r3, [r7, #8]
 8007e84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e88:	d021      	beq.n	8007ece <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e8a:	f7fe fd51 	bl	8006930 <HAL_GetTick>
 8007e8e:	4602      	mov	r2, r0
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	1ad3      	subs	r3, r2, r3
 8007e94:	68ba      	ldr	r2, [r7, #8]
 8007e96:	429a      	cmp	r2, r3
 8007e98:	d302      	bcc.n	8007ea0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007e9a:	68bb      	ldr	r3, [r7, #8]
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d116      	bne.n	8007ece <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	2220      	movs	r2, #32
 8007eaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eba:	f043 0220 	orr.w	r2, r3, #32
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007eca:	2301      	movs	r3, #1
 8007ecc:	e007      	b.n	8007ede <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	695b      	ldr	r3, [r3, #20]
 8007ed4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ed8:	2b80      	cmp	r3, #128	; 0x80
 8007eda:	d1ca      	bne.n	8007e72 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007edc:	2300      	movs	r3, #0
}
 8007ede:	4618      	mov	r0, r3
 8007ee0:	3710      	adds	r7, #16
 8007ee2:	46bd      	mov	sp, r7
 8007ee4:	bd80      	pop	{r7, pc}

08007ee6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007ee6:	b580      	push	{r7, lr}
 8007ee8:	b084      	sub	sp, #16
 8007eea:	af00      	add	r7, sp, #0
 8007eec:	60f8      	str	r0, [r7, #12]
 8007eee:	60b9      	str	r1, [r7, #8]
 8007ef0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007ef2:	e02d      	b.n	8007f50 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007ef4:	68f8      	ldr	r0, [r7, #12]
 8007ef6:	f000 f88d 	bl	8008014 <I2C_IsAcknowledgeFailed>
 8007efa:	4603      	mov	r3, r0
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d001      	beq.n	8007f04 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007f00:	2301      	movs	r3, #1
 8007f02:	e02d      	b.n	8007f60 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f04:	68bb      	ldr	r3, [r7, #8]
 8007f06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f0a:	d021      	beq.n	8007f50 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f0c:	f7fe fd10 	bl	8006930 <HAL_GetTick>
 8007f10:	4602      	mov	r2, r0
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	1ad3      	subs	r3, r2, r3
 8007f16:	68ba      	ldr	r2, [r7, #8]
 8007f18:	429a      	cmp	r2, r3
 8007f1a:	d302      	bcc.n	8007f22 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007f1c:	68bb      	ldr	r3, [r7, #8]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d116      	bne.n	8007f50 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	2200      	movs	r2, #0
 8007f26:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	2220      	movs	r2, #32
 8007f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	2200      	movs	r2, #0
 8007f34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f3c:	f043 0220 	orr.w	r2, r3, #32
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	2200      	movs	r2, #0
 8007f48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007f4c:	2301      	movs	r3, #1
 8007f4e:	e007      	b.n	8007f60 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	695b      	ldr	r3, [r3, #20]
 8007f56:	f003 0304 	and.w	r3, r3, #4
 8007f5a:	2b04      	cmp	r3, #4
 8007f5c:	d1ca      	bne.n	8007ef4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007f5e:	2300      	movs	r3, #0
}
 8007f60:	4618      	mov	r0, r3
 8007f62:	3710      	adds	r7, #16
 8007f64:	46bd      	mov	sp, r7
 8007f66:	bd80      	pop	{r7, pc}

08007f68 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b084      	sub	sp, #16
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	60f8      	str	r0, [r7, #12]
 8007f70:	60b9      	str	r1, [r7, #8]
 8007f72:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007f74:	e042      	b.n	8007ffc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	695b      	ldr	r3, [r3, #20]
 8007f7c:	f003 0310 	and.w	r3, r3, #16
 8007f80:	2b10      	cmp	r3, #16
 8007f82:	d119      	bne.n	8007fb8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f06f 0210 	mvn.w	r2, #16
 8007f8c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	2200      	movs	r2, #0
 8007f92:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	2220      	movs	r2, #32
 8007f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	2200      	movs	r2, #0
 8007fb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007fb4:	2301      	movs	r3, #1
 8007fb6:	e029      	b.n	800800c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007fb8:	f7fe fcba 	bl	8006930 <HAL_GetTick>
 8007fbc:	4602      	mov	r2, r0
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	1ad3      	subs	r3, r2, r3
 8007fc2:	68ba      	ldr	r2, [r7, #8]
 8007fc4:	429a      	cmp	r2, r3
 8007fc6:	d302      	bcc.n	8007fce <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007fc8:	68bb      	ldr	r3, [r7, #8]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d116      	bne.n	8007ffc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	2220      	movs	r2, #32
 8007fd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	2200      	movs	r2, #0
 8007fe0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fe8:	f043 0220 	orr.w	r2, r3, #32
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007ff8:	2301      	movs	r3, #1
 8007ffa:	e007      	b.n	800800c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	695b      	ldr	r3, [r3, #20]
 8008002:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008006:	2b40      	cmp	r3, #64	; 0x40
 8008008:	d1b5      	bne.n	8007f76 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800800a:	2300      	movs	r3, #0
}
 800800c:	4618      	mov	r0, r3
 800800e:	3710      	adds	r7, #16
 8008010:	46bd      	mov	sp, r7
 8008012:	bd80      	pop	{r7, pc}

08008014 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008014:	b480      	push	{r7}
 8008016:	b083      	sub	sp, #12
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	695b      	ldr	r3, [r3, #20]
 8008022:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008026:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800802a:	d11b      	bne.n	8008064 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008034:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2200      	movs	r2, #0
 800803a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2220      	movs	r2, #32
 8008040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2200      	movs	r2, #0
 8008048:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008050:	f043 0204 	orr.w	r2, r3, #4
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	2200      	movs	r2, #0
 800805c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008060:	2301      	movs	r3, #1
 8008062:	e000      	b.n	8008066 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008064:	2300      	movs	r3, #0
}
 8008066:	4618      	mov	r0, r3
 8008068:	370c      	adds	r7, #12
 800806a:	46bd      	mov	sp, r7
 800806c:	bc80      	pop	{r7}
 800806e:	4770      	bx	lr

08008070 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008070:	b480      	push	{r7}
 8008072:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008074:	4b02      	ldr	r3, [pc, #8]	; (8008080 <HAL_RCC_GetHCLKFreq+0x10>)
 8008076:	681b      	ldr	r3, [r3, #0]
}
 8008078:	4618      	mov	r0, r3
 800807a:	46bd      	mov	sp, r7
 800807c:	bc80      	pop	{r7}
 800807e:	4770      	bx	lr
 8008080:	20000010 	.word	0x20000010

08008084 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008084:	b580      	push	{r7, lr}
 8008086:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008088:	f7ff fff2 	bl	8008070 <HAL_RCC_GetHCLKFreq>
 800808c:	4602      	mov	r2, r0
 800808e:	4b05      	ldr	r3, [pc, #20]	; (80080a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008090:	685b      	ldr	r3, [r3, #4]
 8008092:	0a1b      	lsrs	r3, r3, #8
 8008094:	f003 0307 	and.w	r3, r3, #7
 8008098:	4903      	ldr	r1, [pc, #12]	; (80080a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800809a:	5ccb      	ldrb	r3, [r1, r3]
 800809c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80080a0:	4618      	mov	r0, r3
 80080a2:	bd80      	pop	{r7, pc}
 80080a4:	40021000 	.word	0x40021000
 80080a8:	0800ae10 	.word	0x0800ae10

080080ac <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b086      	sub	sp, #24
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
 80080b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d101      	bne.n	80080c0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80080bc:	2301      	movs	r3, #1
 80080be:	e093      	b.n	80081e8 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80080c6:	b2db      	uxtb	r3, r3
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d106      	bne.n	80080da <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	2200      	movs	r2, #0
 80080d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	f7fa ff13 	bl	8002f00 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	2202      	movs	r2, #2
 80080de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	689b      	ldr	r3, [r3, #8]
 80080e8:	687a      	ldr	r2, [r7, #4]
 80080ea:	6812      	ldr	r2, [r2, #0]
 80080ec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80080f0:	f023 0307 	bic.w	r3, r3, #7
 80080f4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681a      	ldr	r2, [r3, #0]
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	3304      	adds	r3, #4
 80080fe:	4619      	mov	r1, r3
 8008100:	4610      	mov	r0, r2
 8008102:	f000 f903 	bl	800830c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	689b      	ldr	r3, [r3, #8]
 800810c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	699b      	ldr	r3, [r3, #24]
 8008114:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	6a1b      	ldr	r3, [r3, #32]
 800811c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800811e:	683b      	ldr	r3, [r7, #0]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	697a      	ldr	r2, [r7, #20]
 8008124:	4313      	orrs	r3, r2
 8008126:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008128:	693b      	ldr	r3, [r7, #16]
 800812a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800812e:	f023 0303 	bic.w	r3, r3, #3
 8008132:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008134:	683b      	ldr	r3, [r7, #0]
 8008136:	689a      	ldr	r2, [r3, #8]
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	699b      	ldr	r3, [r3, #24]
 800813c:	021b      	lsls	r3, r3, #8
 800813e:	4313      	orrs	r3, r2
 8008140:	693a      	ldr	r2, [r7, #16]
 8008142:	4313      	orrs	r3, r2
 8008144:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008146:	693b      	ldr	r3, [r7, #16]
 8008148:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800814c:	f023 030c 	bic.w	r3, r3, #12
 8008150:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008152:	693b      	ldr	r3, [r7, #16]
 8008154:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008158:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800815c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	68da      	ldr	r2, [r3, #12]
 8008162:	683b      	ldr	r3, [r7, #0]
 8008164:	69db      	ldr	r3, [r3, #28]
 8008166:	021b      	lsls	r3, r3, #8
 8008168:	4313      	orrs	r3, r2
 800816a:	693a      	ldr	r2, [r7, #16]
 800816c:	4313      	orrs	r3, r2
 800816e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	691b      	ldr	r3, [r3, #16]
 8008174:	011a      	lsls	r2, r3, #4
 8008176:	683b      	ldr	r3, [r7, #0]
 8008178:	6a1b      	ldr	r3, [r3, #32]
 800817a:	031b      	lsls	r3, r3, #12
 800817c:	4313      	orrs	r3, r2
 800817e:	693a      	ldr	r2, [r7, #16]
 8008180:	4313      	orrs	r3, r2
 8008182:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800818a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800818c:	683b      	ldr	r3, [r7, #0]
 800818e:	685a      	ldr	r2, [r3, #4]
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	695b      	ldr	r3, [r3, #20]
 8008194:	011b      	lsls	r3, r3, #4
 8008196:	4313      	orrs	r3, r2
 8008198:	68fa      	ldr	r2, [r7, #12]
 800819a:	4313      	orrs	r3, r2
 800819c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	697a      	ldr	r2, [r7, #20]
 80081a4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	693a      	ldr	r2, [r7, #16]
 80081ac:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	68fa      	ldr	r2, [r7, #12]
 80081b4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	2201      	movs	r2, #1
 80081ba:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	2201      	movs	r2, #1
 80081c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2201      	movs	r2, #1
 80081ca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	2201      	movs	r2, #1
 80081d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	2201      	movs	r2, #1
 80081da:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	2201      	movs	r2, #1
 80081e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80081e6:	2300      	movs	r3, #0
}
 80081e8:	4618      	mov	r0, r3
 80081ea:	3718      	adds	r7, #24
 80081ec:	46bd      	mov	sp, r7
 80081ee:	bd80      	pop	{r7, pc}

080081f0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80081f0:	b580      	push	{r7, lr}
 80081f2:	b084      	sub	sp, #16
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]
 80081f8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008200:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008208:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008210:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008218:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	2b00      	cmp	r3, #0
 800821e:	d110      	bne.n	8008242 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008220:	7bfb      	ldrb	r3, [r7, #15]
 8008222:	2b01      	cmp	r3, #1
 8008224:	d102      	bne.n	800822c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008226:	7b7b      	ldrb	r3, [r7, #13]
 8008228:	2b01      	cmp	r3, #1
 800822a:	d001      	beq.n	8008230 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800822c:	2301      	movs	r3, #1
 800822e:	e069      	b.n	8008304 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2202      	movs	r2, #2
 8008234:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	2202      	movs	r2, #2
 800823c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008240:	e031      	b.n	80082a6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008242:	683b      	ldr	r3, [r7, #0]
 8008244:	2b04      	cmp	r3, #4
 8008246:	d110      	bne.n	800826a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008248:	7bbb      	ldrb	r3, [r7, #14]
 800824a:	2b01      	cmp	r3, #1
 800824c:	d102      	bne.n	8008254 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800824e:	7b3b      	ldrb	r3, [r7, #12]
 8008250:	2b01      	cmp	r3, #1
 8008252:	d001      	beq.n	8008258 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008254:	2301      	movs	r3, #1
 8008256:	e055      	b.n	8008304 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2202      	movs	r2, #2
 800825c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	2202      	movs	r2, #2
 8008264:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008268:	e01d      	b.n	80082a6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800826a:	7bfb      	ldrb	r3, [r7, #15]
 800826c:	2b01      	cmp	r3, #1
 800826e:	d108      	bne.n	8008282 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008270:	7bbb      	ldrb	r3, [r7, #14]
 8008272:	2b01      	cmp	r3, #1
 8008274:	d105      	bne.n	8008282 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008276:	7b7b      	ldrb	r3, [r7, #13]
 8008278:	2b01      	cmp	r3, #1
 800827a:	d102      	bne.n	8008282 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800827c:	7b3b      	ldrb	r3, [r7, #12]
 800827e:	2b01      	cmp	r3, #1
 8008280:	d001      	beq.n	8008286 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8008282:	2301      	movs	r3, #1
 8008284:	e03e      	b.n	8008304 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2202      	movs	r2, #2
 800828a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2202      	movs	r2, #2
 8008292:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2202      	movs	r2, #2
 800829a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	2202      	movs	r2, #2
 80082a2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80082a6:	683b      	ldr	r3, [r7, #0]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d003      	beq.n	80082b4 <HAL_TIM_Encoder_Start+0xc4>
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	2b04      	cmp	r3, #4
 80082b0:	d008      	beq.n	80082c4 <HAL_TIM_Encoder_Start+0xd4>
 80082b2:	e00f      	b.n	80082d4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	2201      	movs	r2, #1
 80082ba:	2100      	movs	r1, #0
 80082bc:	4618      	mov	r0, r3
 80082be:	f000 f887 	bl	80083d0 <TIM_CCxChannelCmd>
      break;
 80082c2:	e016      	b.n	80082f2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	2201      	movs	r2, #1
 80082ca:	2104      	movs	r1, #4
 80082cc:	4618      	mov	r0, r3
 80082ce:	f000 f87f 	bl	80083d0 <TIM_CCxChannelCmd>
      break;
 80082d2:	e00e      	b.n	80082f2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	2201      	movs	r2, #1
 80082da:	2100      	movs	r1, #0
 80082dc:	4618      	mov	r0, r3
 80082de:	f000 f877 	bl	80083d0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	2201      	movs	r2, #1
 80082e8:	2104      	movs	r1, #4
 80082ea:	4618      	mov	r0, r3
 80082ec:	f000 f870 	bl	80083d0 <TIM_CCxChannelCmd>
      break;
 80082f0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	681a      	ldr	r2, [r3, #0]
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	f042 0201 	orr.w	r2, r2, #1
 8008300:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008302:	2300      	movs	r3, #0
}
 8008304:	4618      	mov	r0, r3
 8008306:	3710      	adds	r7, #16
 8008308:	46bd      	mov	sp, r7
 800830a:	bd80      	pop	{r7, pc}

0800830c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800830c:	b480      	push	{r7}
 800830e:	b085      	sub	sp, #20
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
 8008314:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	4a29      	ldr	r2, [pc, #164]	; (80083c4 <TIM_Base_SetConfig+0xb8>)
 8008320:	4293      	cmp	r3, r2
 8008322:	d00b      	beq.n	800833c <TIM_Base_SetConfig+0x30>
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800832a:	d007      	beq.n	800833c <TIM_Base_SetConfig+0x30>
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	4a26      	ldr	r2, [pc, #152]	; (80083c8 <TIM_Base_SetConfig+0xbc>)
 8008330:	4293      	cmp	r3, r2
 8008332:	d003      	beq.n	800833c <TIM_Base_SetConfig+0x30>
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	4a25      	ldr	r2, [pc, #148]	; (80083cc <TIM_Base_SetConfig+0xc0>)
 8008338:	4293      	cmp	r3, r2
 800833a:	d108      	bne.n	800834e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008342:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008344:	683b      	ldr	r3, [r7, #0]
 8008346:	685b      	ldr	r3, [r3, #4]
 8008348:	68fa      	ldr	r2, [r7, #12]
 800834a:	4313      	orrs	r3, r2
 800834c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	4a1c      	ldr	r2, [pc, #112]	; (80083c4 <TIM_Base_SetConfig+0xb8>)
 8008352:	4293      	cmp	r3, r2
 8008354:	d00b      	beq.n	800836e <TIM_Base_SetConfig+0x62>
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800835c:	d007      	beq.n	800836e <TIM_Base_SetConfig+0x62>
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	4a19      	ldr	r2, [pc, #100]	; (80083c8 <TIM_Base_SetConfig+0xbc>)
 8008362:	4293      	cmp	r3, r2
 8008364:	d003      	beq.n	800836e <TIM_Base_SetConfig+0x62>
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	4a18      	ldr	r2, [pc, #96]	; (80083cc <TIM_Base_SetConfig+0xc0>)
 800836a:	4293      	cmp	r3, r2
 800836c:	d108      	bne.n	8008380 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008374:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008376:	683b      	ldr	r3, [r7, #0]
 8008378:	68db      	ldr	r3, [r3, #12]
 800837a:	68fa      	ldr	r2, [r7, #12]
 800837c:	4313      	orrs	r3, r2
 800837e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008386:	683b      	ldr	r3, [r7, #0]
 8008388:	695b      	ldr	r3, [r3, #20]
 800838a:	4313      	orrs	r3, r2
 800838c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	68fa      	ldr	r2, [r7, #12]
 8008392:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008394:	683b      	ldr	r3, [r7, #0]
 8008396:	689a      	ldr	r2, [r3, #8]
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800839c:	683b      	ldr	r3, [r7, #0]
 800839e:	681a      	ldr	r2, [r3, #0]
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	4a07      	ldr	r2, [pc, #28]	; (80083c4 <TIM_Base_SetConfig+0xb8>)
 80083a8:	4293      	cmp	r3, r2
 80083aa:	d103      	bne.n	80083b4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80083ac:	683b      	ldr	r3, [r7, #0]
 80083ae:	691a      	ldr	r2, [r3, #16]
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2201      	movs	r2, #1
 80083b8:	615a      	str	r2, [r3, #20]
}
 80083ba:	bf00      	nop
 80083bc:	3714      	adds	r7, #20
 80083be:	46bd      	mov	sp, r7
 80083c0:	bc80      	pop	{r7}
 80083c2:	4770      	bx	lr
 80083c4:	40012c00 	.word	0x40012c00
 80083c8:	40000400 	.word	0x40000400
 80083cc:	40000800 	.word	0x40000800

080083d0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80083d0:	b480      	push	{r7}
 80083d2:	b087      	sub	sp, #28
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	60f8      	str	r0, [r7, #12]
 80083d8:	60b9      	str	r1, [r7, #8]
 80083da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80083dc:	68bb      	ldr	r3, [r7, #8]
 80083de:	f003 031f 	and.w	r3, r3, #31
 80083e2:	2201      	movs	r2, #1
 80083e4:	fa02 f303 	lsl.w	r3, r2, r3
 80083e8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	6a1a      	ldr	r2, [r3, #32]
 80083ee:	697b      	ldr	r3, [r7, #20]
 80083f0:	43db      	mvns	r3, r3
 80083f2:	401a      	ands	r2, r3
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	6a1a      	ldr	r2, [r3, #32]
 80083fc:	68bb      	ldr	r3, [r7, #8]
 80083fe:	f003 031f 	and.w	r3, r3, #31
 8008402:	6879      	ldr	r1, [r7, #4]
 8008404:	fa01 f303 	lsl.w	r3, r1, r3
 8008408:	431a      	orrs	r2, r3
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	621a      	str	r2, [r3, #32]
}
 800840e:	bf00      	nop
 8008410:	371c      	adds	r7, #28
 8008412:	46bd      	mov	sp, r7
 8008414:	bc80      	pop	{r7}
 8008416:	4770      	bx	lr

08008418 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008418:	b480      	push	{r7}
 800841a:	b085      	sub	sp, #20
 800841c:	af00      	add	r7, sp, #0
 800841e:	6078      	str	r0, [r7, #4]
 8008420:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008428:	2b01      	cmp	r3, #1
 800842a:	d101      	bne.n	8008430 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800842c:	2302      	movs	r3, #2
 800842e:	e046      	b.n	80084be <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	2201      	movs	r2, #1
 8008434:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2202      	movs	r2, #2
 800843c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	685b      	ldr	r3, [r3, #4]
 8008446:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	689b      	ldr	r3, [r3, #8]
 800844e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008456:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	68fa      	ldr	r2, [r7, #12]
 800845e:	4313      	orrs	r3, r2
 8008460:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	68fa      	ldr	r2, [r7, #12]
 8008468:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	4a16      	ldr	r2, [pc, #88]	; (80084c8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8008470:	4293      	cmp	r3, r2
 8008472:	d00e      	beq.n	8008492 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800847c:	d009      	beq.n	8008492 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	4a12      	ldr	r2, [pc, #72]	; (80084cc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8008484:	4293      	cmp	r3, r2
 8008486:	d004      	beq.n	8008492 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	4a10      	ldr	r2, [pc, #64]	; (80084d0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800848e:	4293      	cmp	r3, r2
 8008490:	d10c      	bne.n	80084ac <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008492:	68bb      	ldr	r3, [r7, #8]
 8008494:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008498:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800849a:	683b      	ldr	r3, [r7, #0]
 800849c:	685b      	ldr	r3, [r3, #4]
 800849e:	68ba      	ldr	r2, [r7, #8]
 80084a0:	4313      	orrs	r3, r2
 80084a2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	68ba      	ldr	r2, [r7, #8]
 80084aa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2201      	movs	r2, #1
 80084b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	2200      	movs	r2, #0
 80084b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80084bc:	2300      	movs	r3, #0
}
 80084be:	4618      	mov	r0, r3
 80084c0:	3714      	adds	r7, #20
 80084c2:	46bd      	mov	sp, r7
 80084c4:	bc80      	pop	{r7}
 80084c6:	4770      	bx	lr
 80084c8:	40012c00 	.word	0x40012c00
 80084cc:	40000400 	.word	0x40000400
 80084d0:	40000800 	.word	0x40000800

080084d4 <LL_EXTI_EnableIT_0_31>:
{
 80084d4:	b480      	push	{r7}
 80084d6:	b083      	sub	sp, #12
 80084d8:	af00      	add	r7, sp, #0
 80084da:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 80084dc:	4b05      	ldr	r3, [pc, #20]	; (80084f4 <LL_EXTI_EnableIT_0_31+0x20>)
 80084de:	681a      	ldr	r2, [r3, #0]
 80084e0:	4904      	ldr	r1, [pc, #16]	; (80084f4 <LL_EXTI_EnableIT_0_31+0x20>)
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	4313      	orrs	r3, r2
 80084e6:	600b      	str	r3, [r1, #0]
}
 80084e8:	bf00      	nop
 80084ea:	370c      	adds	r7, #12
 80084ec:	46bd      	mov	sp, r7
 80084ee:	bc80      	pop	{r7}
 80084f0:	4770      	bx	lr
 80084f2:	bf00      	nop
 80084f4:	40010400 	.word	0x40010400

080084f8 <LL_EXTI_DisableIT_0_31>:
{
 80084f8:	b480      	push	{r7}
 80084fa:	b083      	sub	sp, #12
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8008500:	4b05      	ldr	r3, [pc, #20]	; (8008518 <LL_EXTI_DisableIT_0_31+0x20>)
 8008502:	681a      	ldr	r2, [r3, #0]
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	43db      	mvns	r3, r3
 8008508:	4903      	ldr	r1, [pc, #12]	; (8008518 <LL_EXTI_DisableIT_0_31+0x20>)
 800850a:	4013      	ands	r3, r2
 800850c:	600b      	str	r3, [r1, #0]
}
 800850e:	bf00      	nop
 8008510:	370c      	adds	r7, #12
 8008512:	46bd      	mov	sp, r7
 8008514:	bc80      	pop	{r7}
 8008516:	4770      	bx	lr
 8008518:	40010400 	.word	0x40010400

0800851c <LL_EXTI_EnableEvent_0_31>:
{
 800851c:	b480      	push	{r7}
 800851e:	b083      	sub	sp, #12
 8008520:	af00      	add	r7, sp, #0
 8008522:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8008524:	4b05      	ldr	r3, [pc, #20]	; (800853c <LL_EXTI_EnableEvent_0_31+0x20>)
 8008526:	685a      	ldr	r2, [r3, #4]
 8008528:	4904      	ldr	r1, [pc, #16]	; (800853c <LL_EXTI_EnableEvent_0_31+0x20>)
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	4313      	orrs	r3, r2
 800852e:	604b      	str	r3, [r1, #4]
}
 8008530:	bf00      	nop
 8008532:	370c      	adds	r7, #12
 8008534:	46bd      	mov	sp, r7
 8008536:	bc80      	pop	{r7}
 8008538:	4770      	bx	lr
 800853a:	bf00      	nop
 800853c:	40010400 	.word	0x40010400

08008540 <LL_EXTI_DisableEvent_0_31>:
{
 8008540:	b480      	push	{r7}
 8008542:	b083      	sub	sp, #12
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8008548:	4b05      	ldr	r3, [pc, #20]	; (8008560 <LL_EXTI_DisableEvent_0_31+0x20>)
 800854a:	685a      	ldr	r2, [r3, #4]
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	43db      	mvns	r3, r3
 8008550:	4903      	ldr	r1, [pc, #12]	; (8008560 <LL_EXTI_DisableEvent_0_31+0x20>)
 8008552:	4013      	ands	r3, r2
 8008554:	604b      	str	r3, [r1, #4]
}
 8008556:	bf00      	nop
 8008558:	370c      	adds	r7, #12
 800855a:	46bd      	mov	sp, r7
 800855c:	bc80      	pop	{r7}
 800855e:	4770      	bx	lr
 8008560:	40010400 	.word	0x40010400

08008564 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8008564:	b480      	push	{r7}
 8008566:	b083      	sub	sp, #12
 8008568:	af00      	add	r7, sp, #0
 800856a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 800856c:	4b05      	ldr	r3, [pc, #20]	; (8008584 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800856e:	689a      	ldr	r2, [r3, #8]
 8008570:	4904      	ldr	r1, [pc, #16]	; (8008584 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	4313      	orrs	r3, r2
 8008576:	608b      	str	r3, [r1, #8]
}
 8008578:	bf00      	nop
 800857a:	370c      	adds	r7, #12
 800857c:	46bd      	mov	sp, r7
 800857e:	bc80      	pop	{r7}
 8008580:	4770      	bx	lr
 8008582:	bf00      	nop
 8008584:	40010400 	.word	0x40010400

08008588 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8008588:	b480      	push	{r7}
 800858a:	b083      	sub	sp, #12
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8008590:	4b05      	ldr	r3, [pc, #20]	; (80085a8 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 8008592:	689a      	ldr	r2, [r3, #8]
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	43db      	mvns	r3, r3
 8008598:	4903      	ldr	r1, [pc, #12]	; (80085a8 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 800859a:	4013      	ands	r3, r2
 800859c:	608b      	str	r3, [r1, #8]
}
 800859e:	bf00      	nop
 80085a0:	370c      	adds	r7, #12
 80085a2:	46bd      	mov	sp, r7
 80085a4:	bc80      	pop	{r7}
 80085a6:	4770      	bx	lr
 80085a8:	40010400 	.word	0x40010400

080085ac <LL_EXTI_EnableFallingTrig_0_31>:
{
 80085ac:	b480      	push	{r7}
 80085ae:	b083      	sub	sp, #12
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 80085b4:	4b05      	ldr	r3, [pc, #20]	; (80085cc <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80085b6:	68da      	ldr	r2, [r3, #12]
 80085b8:	4904      	ldr	r1, [pc, #16]	; (80085cc <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	4313      	orrs	r3, r2
 80085be:	60cb      	str	r3, [r1, #12]
}
 80085c0:	bf00      	nop
 80085c2:	370c      	adds	r7, #12
 80085c4:	46bd      	mov	sp, r7
 80085c6:	bc80      	pop	{r7}
 80085c8:	4770      	bx	lr
 80085ca:	bf00      	nop
 80085cc:	40010400 	.word	0x40010400

080085d0 <LL_EXTI_DisableFallingTrig_0_31>:
{
 80085d0:	b480      	push	{r7}
 80085d2:	b083      	sub	sp, #12
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 80085d8:	4b05      	ldr	r3, [pc, #20]	; (80085f0 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 80085da:	68da      	ldr	r2, [r3, #12]
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	43db      	mvns	r3, r3
 80085e0:	4903      	ldr	r1, [pc, #12]	; (80085f0 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 80085e2:	4013      	ands	r3, r2
 80085e4:	60cb      	str	r3, [r1, #12]
}
 80085e6:	bf00      	nop
 80085e8:	370c      	adds	r7, #12
 80085ea:	46bd      	mov	sp, r7
 80085ec:	bc80      	pop	{r7}
 80085ee:	4770      	bx	lr
 80085f0:	40010400 	.word	0x40010400

080085f4 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b084      	sub	sp, #16
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 80085fc:	2300      	movs	r3, #0
 80085fe:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	791b      	ldrb	r3, [r3, #4]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d065      	beq.n	80086d4 <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	2b00      	cmp	r3, #0
 800860e:	d06c      	beq.n	80086ea <LL_EXTI_Init+0xf6>
    {
      switch (EXTI_InitStruct->Mode)
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	795b      	ldrb	r3, [r3, #5]
 8008614:	2b02      	cmp	r3, #2
 8008616:	d01c      	beq.n	8008652 <LL_EXTI_Init+0x5e>
 8008618:	2b02      	cmp	r3, #2
 800861a:	dc25      	bgt.n	8008668 <LL_EXTI_Init+0x74>
 800861c:	2b00      	cmp	r3, #0
 800861e:	d002      	beq.n	8008626 <LL_EXTI_Init+0x32>
 8008620:	2b01      	cmp	r3, #1
 8008622:	d00b      	beq.n	800863c <LL_EXTI_Init+0x48>
 8008624:	e020      	b.n	8008668 <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	4618      	mov	r0, r3
 800862c:	f7ff ff88 	bl	8008540 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	4618      	mov	r0, r3
 8008636:	f7ff ff4d 	bl	80084d4 <LL_EXTI_EnableIT_0_31>
          break;
 800863a:	e018      	b.n	800866e <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	4618      	mov	r0, r3
 8008642:	f7ff ff59 	bl	80084f8 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	4618      	mov	r0, r3
 800864c:	f7ff ff66 	bl	800851c <LL_EXTI_EnableEvent_0_31>
          break;
 8008650:	e00d      	b.n	800866e <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	4618      	mov	r0, r3
 8008658:	f7ff ff3c 	bl	80084d4 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	4618      	mov	r0, r3
 8008662:	f7ff ff5b 	bl	800851c <LL_EXTI_EnableEvent_0_31>
          break;
 8008666:	e002      	b.n	800866e <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 8008668:	2301      	movs	r3, #1
 800866a:	73fb      	strb	r3, [r7, #15]
          break;
 800866c:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	799b      	ldrb	r3, [r3, #6]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d039      	beq.n	80086ea <LL_EXTI_Init+0xf6>
      {
        switch (EXTI_InitStruct->Trigger)
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	799b      	ldrb	r3, [r3, #6]
 800867a:	2b03      	cmp	r3, #3
 800867c:	d01c      	beq.n	80086b8 <LL_EXTI_Init+0xc4>
 800867e:	2b03      	cmp	r3, #3
 8008680:	dc25      	bgt.n	80086ce <LL_EXTI_Init+0xda>
 8008682:	2b01      	cmp	r3, #1
 8008684:	d002      	beq.n	800868c <LL_EXTI_Init+0x98>
 8008686:	2b02      	cmp	r3, #2
 8008688:	d00b      	beq.n	80086a2 <LL_EXTI_Init+0xae>
 800868a:	e020      	b.n	80086ce <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	4618      	mov	r0, r3
 8008692:	f7ff ff9d 	bl	80085d0 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	4618      	mov	r0, r3
 800869c:	f7ff ff62 	bl	8008564 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 80086a0:	e024      	b.n	80086ec <LL_EXTI_Init+0xf8>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	4618      	mov	r0, r3
 80086a8:	f7ff ff6e 	bl	8008588 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	4618      	mov	r0, r3
 80086b2:	f7ff ff7b 	bl	80085ac <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80086b6:	e019      	b.n	80086ec <LL_EXTI_Init+0xf8>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	4618      	mov	r0, r3
 80086be:	f7ff ff51 	bl	8008564 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	4618      	mov	r0, r3
 80086c8:	f7ff ff70 	bl	80085ac <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80086cc:	e00e      	b.n	80086ec <LL_EXTI_Init+0xf8>
          default:
            status = ERROR;
 80086ce:	2301      	movs	r3, #1
 80086d0:	73fb      	strb	r3, [r7, #15]
            break;
 80086d2:	e00b      	b.n	80086ec <LL_EXTI_Init+0xf8>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	4618      	mov	r0, r3
 80086da:	f7ff ff0d 	bl	80084f8 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	4618      	mov	r0, r3
 80086e4:	f7ff ff2c 	bl	8008540 <LL_EXTI_DisableEvent_0_31>
 80086e8:	e000      	b.n	80086ec <LL_EXTI_Init+0xf8>
      }
 80086ea:	bf00      	nop
  }
  return status;
 80086ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80086ee:	4618      	mov	r0, r3
 80086f0:	3710      	adds	r7, #16
 80086f2:	46bd      	mov	sp, r7
 80086f4:	bd80      	pop	{r7, pc}

080086f6 <LL_GPIO_SetPinMode>:
{
 80086f6:	b490      	push	{r4, r7}
 80086f8:	b088      	sub	sp, #32
 80086fa:	af00      	add	r7, sp, #0
 80086fc:	60f8      	str	r0, [r7, #12]
 80086fe:	60b9      	str	r1, [r7, #8]
 8008700:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	461a      	mov	r2, r3
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	0e1b      	lsrs	r3, r3, #24
 800870a:	4413      	add	r3, r2
 800870c:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 800870e:	6822      	ldr	r2, [r4, #0]
 8008710:	68bb      	ldr	r3, [r7, #8]
 8008712:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008714:	697b      	ldr	r3, [r7, #20]
 8008716:	fa93 f3a3 	rbit	r3, r3
 800871a:	613b      	str	r3, [r7, #16]
  return result;
 800871c:	693b      	ldr	r3, [r7, #16]
 800871e:	fab3 f383 	clz	r3, r3
 8008722:	b2db      	uxtb	r3, r3
 8008724:	009b      	lsls	r3, r3, #2
 8008726:	210f      	movs	r1, #15
 8008728:	fa01 f303 	lsl.w	r3, r1, r3
 800872c:	43db      	mvns	r3, r3
 800872e:	401a      	ands	r2, r3
 8008730:	68bb      	ldr	r3, [r7, #8]
 8008732:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008734:	69fb      	ldr	r3, [r7, #28]
 8008736:	fa93 f3a3 	rbit	r3, r3
 800873a:	61bb      	str	r3, [r7, #24]
  return result;
 800873c:	69bb      	ldr	r3, [r7, #24]
 800873e:	fab3 f383 	clz	r3, r3
 8008742:	b2db      	uxtb	r3, r3
 8008744:	009b      	lsls	r3, r3, #2
 8008746:	6879      	ldr	r1, [r7, #4]
 8008748:	fa01 f303 	lsl.w	r3, r1, r3
 800874c:	4313      	orrs	r3, r2
 800874e:	6023      	str	r3, [r4, #0]
}
 8008750:	bf00      	nop
 8008752:	3720      	adds	r7, #32
 8008754:	46bd      	mov	sp, r7
 8008756:	bc90      	pop	{r4, r7}
 8008758:	4770      	bx	lr

0800875a <LL_GPIO_SetPinSpeed>:
{
 800875a:	b490      	push	{r4, r7}
 800875c:	b088      	sub	sp, #32
 800875e:	af00      	add	r7, sp, #0
 8008760:	60f8      	str	r0, [r7, #12]
 8008762:	60b9      	str	r1, [r7, #8]
 8008764:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	461a      	mov	r2, r3
 800876a:	68bb      	ldr	r3, [r7, #8]
 800876c:	0e1b      	lsrs	r3, r3, #24
 800876e:	4413      	add	r3, r2
 8008770:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 8008772:	6822      	ldr	r2, [r4, #0]
 8008774:	68bb      	ldr	r3, [r7, #8]
 8008776:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008778:	697b      	ldr	r3, [r7, #20]
 800877a:	fa93 f3a3 	rbit	r3, r3
 800877e:	613b      	str	r3, [r7, #16]
  return result;
 8008780:	693b      	ldr	r3, [r7, #16]
 8008782:	fab3 f383 	clz	r3, r3
 8008786:	b2db      	uxtb	r3, r3
 8008788:	009b      	lsls	r3, r3, #2
 800878a:	2103      	movs	r1, #3
 800878c:	fa01 f303 	lsl.w	r3, r1, r3
 8008790:	43db      	mvns	r3, r3
 8008792:	401a      	ands	r2, r3
 8008794:	68bb      	ldr	r3, [r7, #8]
 8008796:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008798:	69fb      	ldr	r3, [r7, #28]
 800879a:	fa93 f3a3 	rbit	r3, r3
 800879e:	61bb      	str	r3, [r7, #24]
  return result;
 80087a0:	69bb      	ldr	r3, [r7, #24]
 80087a2:	fab3 f383 	clz	r3, r3
 80087a6:	b2db      	uxtb	r3, r3
 80087a8:	009b      	lsls	r3, r3, #2
 80087aa:	6879      	ldr	r1, [r7, #4]
 80087ac:	fa01 f303 	lsl.w	r3, r1, r3
 80087b0:	4313      	orrs	r3, r2
 80087b2:	6023      	str	r3, [r4, #0]
}
 80087b4:	bf00      	nop
 80087b6:	3720      	adds	r7, #32
 80087b8:	46bd      	mov	sp, r7
 80087ba:	bc90      	pop	{r4, r7}
 80087bc:	4770      	bx	lr

080087be <LL_GPIO_SetPinOutputType>:
{
 80087be:	b490      	push	{r4, r7}
 80087c0:	b088      	sub	sp, #32
 80087c2:	af00      	add	r7, sp, #0
 80087c4:	60f8      	str	r0, [r7, #12]
 80087c6:	60b9      	str	r1, [r7, #8]
 80087c8:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	461a      	mov	r2, r3
 80087ce:	68bb      	ldr	r3, [r7, #8]
 80087d0:	0e1b      	lsrs	r3, r3, #24
 80087d2:	4413      	add	r3, r2
 80087d4:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 80087d6:	6822      	ldr	r2, [r4, #0]
 80087d8:	68bb      	ldr	r3, [r7, #8]
 80087da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80087dc:	697b      	ldr	r3, [r7, #20]
 80087de:	fa93 f3a3 	rbit	r3, r3
 80087e2:	613b      	str	r3, [r7, #16]
  return result;
 80087e4:	693b      	ldr	r3, [r7, #16]
 80087e6:	fab3 f383 	clz	r3, r3
 80087ea:	b2db      	uxtb	r3, r3
 80087ec:	009b      	lsls	r3, r3, #2
 80087ee:	2104      	movs	r1, #4
 80087f0:	fa01 f303 	lsl.w	r3, r1, r3
 80087f4:	43db      	mvns	r3, r3
 80087f6:	401a      	ands	r2, r3
 80087f8:	68bb      	ldr	r3, [r7, #8]
 80087fa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80087fc:	69fb      	ldr	r3, [r7, #28]
 80087fe:	fa93 f3a3 	rbit	r3, r3
 8008802:	61bb      	str	r3, [r7, #24]
  return result;
 8008804:	69bb      	ldr	r3, [r7, #24]
 8008806:	fab3 f383 	clz	r3, r3
 800880a:	b2db      	uxtb	r3, r3
 800880c:	009b      	lsls	r3, r3, #2
 800880e:	6879      	ldr	r1, [r7, #4]
 8008810:	fa01 f303 	lsl.w	r3, r1, r3
 8008814:	4313      	orrs	r3, r2
 8008816:	6023      	str	r3, [r4, #0]
}
 8008818:	bf00      	nop
 800881a:	3720      	adds	r7, #32
 800881c:	46bd      	mov	sp, r7
 800881e:	bc90      	pop	{r4, r7}
 8008820:	4770      	bx	lr

08008822 <LL_GPIO_SetPinPull>:
{
 8008822:	b480      	push	{r7}
 8008824:	b087      	sub	sp, #28
 8008826:	af00      	add	r7, sp, #0
 8008828:	60f8      	str	r0, [r7, #12]
 800882a:	60b9      	str	r1, [r7, #8]
 800882c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	68da      	ldr	r2, [r3, #12]
 8008832:	68bb      	ldr	r3, [r7, #8]
 8008834:	0a1b      	lsrs	r3, r3, #8
 8008836:	43db      	mvns	r3, r3
 8008838:	401a      	ands	r2, r3
 800883a:	68bb      	ldr	r3, [r7, #8]
 800883c:	0a1b      	lsrs	r3, r3, #8
 800883e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008840:	697b      	ldr	r3, [r7, #20]
 8008842:	fa93 f3a3 	rbit	r3, r3
 8008846:	613b      	str	r3, [r7, #16]
  return result;
 8008848:	693b      	ldr	r3, [r7, #16]
 800884a:	fab3 f383 	clz	r3, r3
 800884e:	b2db      	uxtb	r3, r3
 8008850:	4619      	mov	r1, r3
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	408b      	lsls	r3, r1
 8008856:	431a      	orrs	r2, r3
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	60da      	str	r2, [r3, #12]
}
 800885c:	bf00      	nop
 800885e:	371c      	adds	r7, #28
 8008860:	46bd      	mov	sp, r7
 8008862:	bc80      	pop	{r7}
 8008864:	4770      	bx	lr

08008866 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8008866:	b580      	push	{r7, lr}
 8008868:	b088      	sub	sp, #32
 800886a:	af00      	add	r7, sp, #0
 800886c:	6078      	str	r0, [r7, #4]
 800886e:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */

  pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
 8008870:	683b      	ldr	r3, [r7, #0]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	021b      	lsls	r3, r3, #8
 8008876:	0c1b      	lsrs	r3, r3, #16
 8008878:	617b      	str	r3, [r7, #20]
 800887a:	697b      	ldr	r3, [r7, #20]
 800887c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800887e:	693b      	ldr	r3, [r7, #16]
 8008880:	fa93 f3a3 	rbit	r3, r3
 8008884:	60fb      	str	r3, [r7, #12]
  return result;
 8008886:	68fb      	ldr	r3, [r7, #12]
  pinpos = POSITION_VAL(pinmask);
 8008888:	fab3 f383 	clz	r3, r3
 800888c:	b2db      	uxtb	r3, r3
 800888e:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while ((pinmask  >> pinpos) != 0u)
 8008890:	e044      	b.n	800891c <LL_GPIO_Init+0xb6>
  {
    /* skip if bit is not set */
    if ((pinmask & (1u << pinpos)) != 0u)
 8008892:	2201      	movs	r2, #1
 8008894:	69fb      	ldr	r3, [r7, #28]
 8008896:	409a      	lsls	r2, r3
 8008898:	697b      	ldr	r3, [r7, #20]
 800889a:	4013      	ands	r3, r2
 800889c:	2b00      	cmp	r3, #0
 800889e:	d03a      	beq.n	8008916 <LL_GPIO_Init+0xb0>
    {
      /* Get current io position */
      if (pinpos < GPIO_PIN_MASK_POS)
 80088a0:	69fb      	ldr	r3, [r7, #28]
 80088a2:	2b07      	cmp	r3, #7
 80088a4:	d806      	bhi.n	80088b4 <LL_GPIO_Init+0x4e>
      {
        currentpin = (0x00000101uL << pinpos);
 80088a6:	f240 1201 	movw	r2, #257	; 0x101
 80088aa:	69fb      	ldr	r3, [r7, #28]
 80088ac:	fa02 f303 	lsl.w	r3, r2, r3
 80088b0:	61bb      	str	r3, [r7, #24]
 80088b2:	e008      	b.n	80088c6 <LL_GPIO_Init+0x60>
      }
      else
      {
        currentpin = ((0x00010001u << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000u);
 80088b4:	69fb      	ldr	r3, [r7, #28]
 80088b6:	3b08      	subs	r3, #8
 80088b8:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 80088bc:	fa02 f303 	lsl.w	r3, r2, r3
 80088c0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80088c4:	61bb      	str	r3, [r7, #24]
      }

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_INPUT)
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	685b      	ldr	r3, [r3, #4]
 80088ca:	2b08      	cmp	r3, #8
 80088cc:	d106      	bne.n	80088dc <LL_GPIO_Init+0x76>
      {
        /* Check The Pull parameter */
        assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

        /* Pull-up Pull-down resistor configuration*/
        LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80088ce:	683b      	ldr	r3, [r7, #0]
 80088d0:	691b      	ldr	r3, [r3, #16]
 80088d2:	461a      	mov	r2, r3
 80088d4:	69b9      	ldr	r1, [r7, #24]
 80088d6:	6878      	ldr	r0, [r7, #4]
 80088d8:	f7ff ffa3 	bl	8008822 <LL_GPIO_SetPinPull>
      
      /* Check Pin Mode parameters */
      assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80088dc:	683b      	ldr	r3, [r7, #0]
 80088de:	685b      	ldr	r3, [r3, #4]
 80088e0:	461a      	mov	r2, r3
 80088e2:	69b9      	ldr	r1, [r7, #24]
 80088e4:	6878      	ldr	r0, [r7, #4]
 80088e6:	f7ff ff06 	bl	80086f6 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	685b      	ldr	r3, [r3, #4]
 80088ee:	2b01      	cmp	r3, #1
 80088f0:	d003      	beq.n	80088fa <LL_GPIO_Init+0x94>
 80088f2:	683b      	ldr	r3, [r7, #0]
 80088f4:	685b      	ldr	r3, [r3, #4]
 80088f6:	2b09      	cmp	r3, #9
 80088f8:	d10d      	bne.n	8008916 <LL_GPIO_Init+0xb0>
        /* Check speed and Output mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80088fa:	683b      	ldr	r3, [r7, #0]
 80088fc:	689b      	ldr	r3, [r3, #8]
 80088fe:	461a      	mov	r2, r3
 8008900:	69b9      	ldr	r1, [r7, #24]
 8008902:	6878      	ldr	r0, [r7, #4]
 8008904:	f7ff ff29 	bl	800875a <LL_GPIO_SetPinSpeed>

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8008908:	683b      	ldr	r3, [r7, #0]
 800890a:	68db      	ldr	r3, [r3, #12]
 800890c:	461a      	mov	r2, r3
 800890e:	69b9      	ldr	r1, [r7, #24]
 8008910:	6878      	ldr	r0, [r7, #4]
 8008912:	f7ff ff54 	bl	80087be <LL_GPIO_SetPinOutputType>
      }
    }
    pinpos++;
 8008916:	69fb      	ldr	r3, [r7, #28]
 8008918:	3301      	adds	r3, #1
 800891a:	61fb      	str	r3, [r7, #28]
  while ((pinmask  >> pinpos) != 0u)
 800891c:	697a      	ldr	r2, [r7, #20]
 800891e:	69fb      	ldr	r3, [r7, #28]
 8008920:	fa22 f303 	lsr.w	r3, r2, r3
 8008924:	2b00      	cmp	r3, #0
 8008926:	d1b4      	bne.n	8008892 <LL_GPIO_Init+0x2c>
  }
  return (SUCCESS);
 8008928:	2300      	movs	r3, #0
}
 800892a:	4618      	mov	r0, r3
 800892c:	3720      	adds	r7, #32
 800892e:	46bd      	mov	sp, r7
 8008930:	bd80      	pop	{r7, pc}
	...

08008934 <LL_RCC_GetSysClkSource>:
{
 8008934:	b480      	push	{r7}
 8008936:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8008938:	4b03      	ldr	r3, [pc, #12]	; (8008948 <LL_RCC_GetSysClkSource+0x14>)
 800893a:	685b      	ldr	r3, [r3, #4]
 800893c:	f003 030c 	and.w	r3, r3, #12
}
 8008940:	4618      	mov	r0, r3
 8008942:	46bd      	mov	sp, r7
 8008944:	bc80      	pop	{r7}
 8008946:	4770      	bx	lr
 8008948:	40021000 	.word	0x40021000

0800894c <LL_RCC_GetAHBPrescaler>:
{
 800894c:	b480      	push	{r7}
 800894e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8008950:	4b03      	ldr	r3, [pc, #12]	; (8008960 <LL_RCC_GetAHBPrescaler+0x14>)
 8008952:	685b      	ldr	r3, [r3, #4]
 8008954:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8008958:	4618      	mov	r0, r3
 800895a:	46bd      	mov	sp, r7
 800895c:	bc80      	pop	{r7}
 800895e:	4770      	bx	lr
 8008960:	40021000 	.word	0x40021000

08008964 <LL_RCC_GetAPB1Prescaler>:
{
 8008964:	b480      	push	{r7}
 8008966:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8008968:	4b03      	ldr	r3, [pc, #12]	; (8008978 <LL_RCC_GetAPB1Prescaler+0x14>)
 800896a:	685b      	ldr	r3, [r3, #4]
 800896c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8008970:	4618      	mov	r0, r3
 8008972:	46bd      	mov	sp, r7
 8008974:	bc80      	pop	{r7}
 8008976:	4770      	bx	lr
 8008978:	40021000 	.word	0x40021000

0800897c <LL_RCC_GetAPB2Prescaler>:
{
 800897c:	b480      	push	{r7}
 800897e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8008980:	4b03      	ldr	r3, [pc, #12]	; (8008990 <LL_RCC_GetAPB2Prescaler+0x14>)
 8008982:	685b      	ldr	r3, [r3, #4]
 8008984:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8008988:	4618      	mov	r0, r3
 800898a:	46bd      	mov	sp, r7
 800898c:	bc80      	pop	{r7}
 800898e:	4770      	bx	lr
 8008990:	40021000 	.word	0x40021000

08008994 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_PLL2 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8008994:	b480      	push	{r7}
 8008996:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t pllsrc = READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC);
  uint32_t predivsrc = (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC) << 4U);
  return (uint32_t)(pllsrc | predivsrc);
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8008998:	4b03      	ldr	r3, [pc, #12]	; (80089a8 <LL_RCC_PLL_GetMainSource+0x14>)
 800899a:	685b      	ldr	r3, [r3, #4]
 800899c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
#endif /*RCC_CFGR2_PREDIV1SRC*/
}
 80089a0:	4618      	mov	r0, r3
 80089a2:	46bd      	mov	sp, r7
 80089a4:	bc80      	pop	{r7}
 80089a6:	4770      	bx	lr
 80089a8:	40021000 	.word	0x40021000

080089ac <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 80089ac:	b480      	push	{r7}
 80089ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMULL));
 80089b0:	4b03      	ldr	r3, [pc, #12]	; (80089c0 <LL_RCC_PLL_GetMultiplicator+0x14>)
 80089b2:	685b      	ldr	r3, [r3, #4]
 80089b4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 80089b8:	4618      	mov	r0, r3
 80089ba:	46bd      	mov	sp, r7
 80089bc:	bc80      	pop	{r7}
 80089be:	4770      	bx	lr
 80089c0:	40021000 	.word	0x40021000

080089c4 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 80089c4:	b480      	push	{r7}
 80089c6:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1)
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1));
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos);
 80089c8:	4b04      	ldr	r3, [pc, #16]	; (80089dc <LL_RCC_PLL_GetPrediv+0x18>)
 80089ca:	685b      	ldr	r3, [r3, #4]
 80089cc:	0c5b      	lsrs	r3, r3, #17
 80089ce:	f003 0301 	and.w	r3, r3, #1
#endif /*RCC_CFGR2_PREDIV1*/
}
 80089d2:	4618      	mov	r0, r3
 80089d4:	46bd      	mov	sp, r7
 80089d6:	bc80      	pop	{r7}
 80089d8:	4770      	bx	lr
 80089da:	bf00      	nop
 80089dc:	40021000 	.word	0x40021000

080089e0 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b082      	sub	sp, #8
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 80089e8:	f000 f820 	bl	8008a2c <RCC_GetSystemClockFreq>
 80089ec:	4602      	mov	r2, r0
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	4618      	mov	r0, r3
 80089f8:	f000 f83e 	bl	8008a78 <RCC_GetHCLKClockFreq>
 80089fc:	4602      	mov	r2, r0
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	685b      	ldr	r3, [r3, #4]
 8008a06:	4618      	mov	r0, r3
 8008a08:	f000 f84c 	bl	8008aa4 <RCC_GetPCLK1ClockFreq>
 8008a0c:	4602      	mov	r2, r0
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	685b      	ldr	r3, [r3, #4]
 8008a16:	4618      	mov	r0, r3
 8008a18:	f000 f858 	bl	8008acc <RCC_GetPCLK2ClockFreq>
 8008a1c:	4602      	mov	r2, r0
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	60da      	str	r2, [r3, #12]
}
 8008a22:	bf00      	nop
 8008a24:	3708      	adds	r7, #8
 8008a26:	46bd      	mov	sp, r7
 8008a28:	bd80      	pop	{r7, pc}
	...

08008a2c <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	b082      	sub	sp, #8
 8008a30:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8008a32:	2300      	movs	r3, #0
 8008a34:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8008a36:	f7ff ff7d 	bl	8008934 <LL_RCC_GetSysClkSource>
 8008a3a:	4603      	mov	r3, r0
 8008a3c:	2b08      	cmp	r3, #8
 8008a3e:	d00c      	beq.n	8008a5a <RCC_GetSystemClockFreq+0x2e>
 8008a40:	2b08      	cmp	r3, #8
 8008a42:	d80e      	bhi.n	8008a62 <RCC_GetSystemClockFreq+0x36>
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d002      	beq.n	8008a4e <RCC_GetSystemClockFreq+0x22>
 8008a48:	2b04      	cmp	r3, #4
 8008a4a:	d003      	beq.n	8008a54 <RCC_GetSystemClockFreq+0x28>
 8008a4c:	e009      	b.n	8008a62 <RCC_GetSystemClockFreq+0x36>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8008a4e:	4b09      	ldr	r3, [pc, #36]	; (8008a74 <RCC_GetSystemClockFreq+0x48>)
 8008a50:	607b      	str	r3, [r7, #4]
      break;
 8008a52:	e009      	b.n	8008a68 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8008a54:	4b07      	ldr	r3, [pc, #28]	; (8008a74 <RCC_GetSystemClockFreq+0x48>)
 8008a56:	607b      	str	r3, [r7, #4]
      break;
 8008a58:	e006      	b.n	8008a68 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8008a5a:	f000 f84b 	bl	8008af4 <RCC_PLL_GetFreqDomain_SYS>
 8008a5e:	6078      	str	r0, [r7, #4]
      break;
 8008a60:	e002      	b.n	8008a68 <RCC_GetSystemClockFreq+0x3c>

    default:
      frequency = HSI_VALUE;
 8008a62:	4b04      	ldr	r3, [pc, #16]	; (8008a74 <RCC_GetSystemClockFreq+0x48>)
 8008a64:	607b      	str	r3, [r7, #4]
      break;
 8008a66:	bf00      	nop
  }

  return frequency;
 8008a68:	687b      	ldr	r3, [r7, #4]
}
 8008a6a:	4618      	mov	r0, r3
 8008a6c:	3708      	adds	r7, #8
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	bd80      	pop	{r7, pc}
 8008a72:	bf00      	nop
 8008a74:	007a1200 	.word	0x007a1200

08008a78 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8008a78:	b580      	push	{r7, lr}
 8008a7a:	b082      	sub	sp, #8
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8008a80:	f7ff ff64 	bl	800894c <LL_RCC_GetAHBPrescaler>
 8008a84:	4603      	mov	r3, r0
 8008a86:	091b      	lsrs	r3, r3, #4
 8008a88:	f003 030f 	and.w	r3, r3, #15
 8008a8c:	4a04      	ldr	r2, [pc, #16]	; (8008aa0 <RCC_GetHCLKClockFreq+0x28>)
 8008a8e:	5cd3      	ldrb	r3, [r2, r3]
 8008a90:	461a      	mov	r2, r3
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	40d3      	lsrs	r3, r2
}
 8008a96:	4618      	mov	r0, r3
 8008a98:	3708      	adds	r7, #8
 8008a9a:	46bd      	mov	sp, r7
 8008a9c:	bd80      	pop	{r7, pc}
 8008a9e:	bf00      	nop
 8008aa0:	0800ae00 	.word	0x0800ae00

08008aa4 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8008aa4:	b580      	push	{r7, lr}
 8008aa6:	b082      	sub	sp, #8
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8008aac:	f7ff ff5a 	bl	8008964 <LL_RCC_GetAPB1Prescaler>
 8008ab0:	4603      	mov	r3, r0
 8008ab2:	0a1b      	lsrs	r3, r3, #8
 8008ab4:	4a04      	ldr	r2, [pc, #16]	; (8008ac8 <RCC_GetPCLK1ClockFreq+0x24>)
 8008ab6:	5cd3      	ldrb	r3, [r2, r3]
 8008ab8:	461a      	mov	r2, r3
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	40d3      	lsrs	r3, r2
}
 8008abe:	4618      	mov	r0, r3
 8008ac0:	3708      	adds	r7, #8
 8008ac2:	46bd      	mov	sp, r7
 8008ac4:	bd80      	pop	{r7, pc}
 8008ac6:	bf00      	nop
 8008ac8:	0800ae10 	.word	0x0800ae10

08008acc <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8008acc:	b580      	push	{r7, lr}
 8008ace:	b082      	sub	sp, #8
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8008ad4:	f7ff ff52 	bl	800897c <LL_RCC_GetAPB2Prescaler>
 8008ad8:	4603      	mov	r3, r0
 8008ada:	0adb      	lsrs	r3, r3, #11
 8008adc:	4a04      	ldr	r2, [pc, #16]	; (8008af0 <RCC_GetPCLK2ClockFreq+0x24>)
 8008ade:	5cd3      	ldrb	r3, [r2, r3]
 8008ae0:	461a      	mov	r2, r3
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	40d3      	lsrs	r3, r2
}
 8008ae6:	4618      	mov	r0, r3
 8008ae8:	3708      	adds	r7, #8
 8008aea:	46bd      	mov	sp, r7
 8008aec:	bd80      	pop	{r7, pc}
 8008aee:	bf00      	nop
 8008af0:	0800ae10 	.word	0x0800ae10

08008af4 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8008af4:	b580      	push	{r7, lr}
 8008af6:	b082      	sub	sp, #8
 8008af8:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 8008afa:	2300      	movs	r3, #0
 8008afc:	607b      	str	r3, [r7, #4]
 8008afe:	2300      	movs	r3, #0
 8008b00:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE, HSI_VALUE or PLL2 / PLL Predivider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 8008b02:	f7ff ff47 	bl	8008994 <LL_RCC_PLL_GetMainSource>
 8008b06:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8008b08:	683b      	ldr	r3, [r7, #0]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d004      	beq.n	8008b18 <RCC_PLL_GetFreqDomain_SYS+0x24>
 8008b0e:	683b      	ldr	r3, [r7, #0]
 8008b10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008b14:	d003      	beq.n	8008b1e <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8008b16:	e00b      	b.n	8008b30 <RCC_PLL_GetFreqDomain_SYS+0x3c>
  {
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 8008b18:	4b0d      	ldr	r3, [pc, #52]	; (8008b50 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 8008b1a:	607b      	str	r3, [r7, #4]
      break;
 8008b1c:	e00b      	b.n	8008b36 <RCC_PLL_GetFreqDomain_SYS+0x42>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE / (LL_RCC_PLL_GetPrediv() + 1U);
 8008b1e:	f7ff ff51 	bl	80089c4 <LL_RCC_PLL_GetPrediv>
 8008b22:	4603      	mov	r3, r0
 8008b24:	3301      	adds	r3, #1
 8008b26:	4a0b      	ldr	r2, [pc, #44]	; (8008b54 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 8008b28:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b2c:	607b      	str	r3, [r7, #4]
      break;
 8008b2e:	e002      	b.n	8008b36 <RCC_PLL_GetFreqDomain_SYS+0x42>
      pllinputfreq = RCC_PLL2_GetFreqClockFreq() / (LL_RCC_PLL_GetPrediv() + 1U);
      break;
#endif /* RCC_PLL2_SUPPORT */

    default:
      pllinputfreq = HSI_VALUE / 2U;
 8008b30:	4b07      	ldr	r3, [pc, #28]	; (8008b50 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 8008b32:	607b      	str	r3, [r7, #4]
      break;
 8008b34:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator());
 8008b36:	f7ff ff39 	bl	80089ac <LL_RCC_PLL_GetMultiplicator>
 8008b3a:	4603      	mov	r3, r0
 8008b3c:	0c9b      	lsrs	r3, r3, #18
 8008b3e:	3302      	adds	r3, #2
 8008b40:	687a      	ldr	r2, [r7, #4]
 8008b42:	fb02 f303 	mul.w	r3, r2, r3
}
 8008b46:	4618      	mov	r0, r3
 8008b48:	3708      	adds	r7, #8
 8008b4a:	46bd      	mov	sp, r7
 8008b4c:	bd80      	pop	{r7, pc}
 8008b4e:	bf00      	nop
 8008b50:	003d0900 	.word	0x003d0900
 8008b54:	007a1200 	.word	0x007a1200

08008b58 <LL_TIM_SetPrescaler>:
{
 8008b58:	b480      	push	{r7}
 8008b5a:	b083      	sub	sp, #12
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
 8008b60:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	683a      	ldr	r2, [r7, #0]
 8008b66:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008b68:	bf00      	nop
 8008b6a:	370c      	adds	r7, #12
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	bc80      	pop	{r7}
 8008b70:	4770      	bx	lr

08008b72 <LL_TIM_SetAutoReload>:
{
 8008b72:	b480      	push	{r7}
 8008b74:	b083      	sub	sp, #12
 8008b76:	af00      	add	r7, sp, #0
 8008b78:	6078      	str	r0, [r7, #4]
 8008b7a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	683a      	ldr	r2, [r7, #0]
 8008b80:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8008b82:	bf00      	nop
 8008b84:	370c      	adds	r7, #12
 8008b86:	46bd      	mov	sp, r7
 8008b88:	bc80      	pop	{r7}
 8008b8a:	4770      	bx	lr

08008b8c <LL_TIM_SetRepetitionCounter>:
{
 8008b8c:	b480      	push	{r7}
 8008b8e:	b083      	sub	sp, #12
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
 8008b94:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	683a      	ldr	r2, [r7, #0]
 8008b9a:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008b9c:	bf00      	nop
 8008b9e:	370c      	adds	r7, #12
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	bc80      	pop	{r7}
 8008ba4:	4770      	bx	lr

08008ba6 <LL_TIM_OC_SetCompareCH1>:
{
 8008ba6:	b480      	push	{r7}
 8008ba8:	b083      	sub	sp, #12
 8008baa:	af00      	add	r7, sp, #0
 8008bac:	6078      	str	r0, [r7, #4]
 8008bae:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	683a      	ldr	r2, [r7, #0]
 8008bb4:	635a      	str	r2, [r3, #52]	; 0x34
}
 8008bb6:	bf00      	nop
 8008bb8:	370c      	adds	r7, #12
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	bc80      	pop	{r7}
 8008bbe:	4770      	bx	lr

08008bc0 <LL_TIM_OC_SetCompareCH2>:
{
 8008bc0:	b480      	push	{r7}
 8008bc2:	b083      	sub	sp, #12
 8008bc4:	af00      	add	r7, sp, #0
 8008bc6:	6078      	str	r0, [r7, #4]
 8008bc8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	683a      	ldr	r2, [r7, #0]
 8008bce:	639a      	str	r2, [r3, #56]	; 0x38
}
 8008bd0:	bf00      	nop
 8008bd2:	370c      	adds	r7, #12
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	bc80      	pop	{r7}
 8008bd8:	4770      	bx	lr

08008bda <LL_TIM_OC_SetCompareCH3>:
{
 8008bda:	b480      	push	{r7}
 8008bdc:	b083      	sub	sp, #12
 8008bde:	af00      	add	r7, sp, #0
 8008be0:	6078      	str	r0, [r7, #4]
 8008be2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	683a      	ldr	r2, [r7, #0]
 8008be8:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8008bea:	bf00      	nop
 8008bec:	370c      	adds	r7, #12
 8008bee:	46bd      	mov	sp, r7
 8008bf0:	bc80      	pop	{r7}
 8008bf2:	4770      	bx	lr

08008bf4 <LL_TIM_OC_SetCompareCH4>:
{
 8008bf4:	b480      	push	{r7}
 8008bf6:	b083      	sub	sp, #12
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
 8008bfc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	683a      	ldr	r2, [r7, #0]
 8008c02:	641a      	str	r2, [r3, #64]	; 0x40
}
 8008c04:	bf00      	nop
 8008c06:	370c      	adds	r7, #12
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	bc80      	pop	{r7}
 8008c0c:	4770      	bx	lr

08008c0e <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8008c0e:	b480      	push	{r7}
 8008c10:	b083      	sub	sp, #12
 8008c12:	af00      	add	r7, sp, #0
 8008c14:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	695b      	ldr	r3, [r3, #20]
 8008c1a:	f043 0201 	orr.w	r2, r3, #1
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	615a      	str	r2, [r3, #20]
}
 8008c22:	bf00      	nop
 8008c24:	370c      	adds	r7, #12
 8008c26:	46bd      	mov	sp, r7
 8008c28:	bc80      	pop	{r7}
 8008c2a:	4770      	bx	lr

08008c2c <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8008c2c:	b580      	push	{r7, lr}
 8008c2e:	b084      	sub	sp, #16
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
 8008c34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	4a27      	ldr	r2, [pc, #156]	; (8008cdc <LL_TIM_Init+0xb0>)
 8008c40:	4293      	cmp	r3, r2
 8008c42:	d00b      	beq.n	8008c5c <LL_TIM_Init+0x30>
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c4a:	d007      	beq.n	8008c5c <LL_TIM_Init+0x30>
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	4a24      	ldr	r2, [pc, #144]	; (8008ce0 <LL_TIM_Init+0xb4>)
 8008c50:	4293      	cmp	r3, r2
 8008c52:	d003      	beq.n	8008c5c <LL_TIM_Init+0x30>
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	4a23      	ldr	r2, [pc, #140]	; (8008ce4 <LL_TIM_Init+0xb8>)
 8008c58:	4293      	cmp	r3, r2
 8008c5a:	d106      	bne.n	8008c6a <LL_TIM_Init+0x3e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008c62:	683b      	ldr	r3, [r7, #0]
 8008c64:	685b      	ldr	r3, [r3, #4]
 8008c66:	4313      	orrs	r3, r2
 8008c68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	4a1b      	ldr	r2, [pc, #108]	; (8008cdc <LL_TIM_Init+0xb0>)
 8008c6e:	4293      	cmp	r3, r2
 8008c70:	d00b      	beq.n	8008c8a <LL_TIM_Init+0x5e>
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c78:	d007      	beq.n	8008c8a <LL_TIM_Init+0x5e>
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	4a18      	ldr	r2, [pc, #96]	; (8008ce0 <LL_TIM_Init+0xb4>)
 8008c7e:	4293      	cmp	r3, r2
 8008c80:	d003      	beq.n	8008c8a <LL_TIM_Init+0x5e>
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	4a17      	ldr	r2, [pc, #92]	; (8008ce4 <LL_TIM_Init+0xb8>)
 8008c86:	4293      	cmp	r3, r2
 8008c88:	d106      	bne.n	8008c98 <LL_TIM_Init+0x6c>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008c90:	683b      	ldr	r3, [r7, #0]
 8008c92:	68db      	ldr	r3, [r3, #12]
 8008c94:	4313      	orrs	r3, r2
 8008c96:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	68fa      	ldr	r2, [r7, #12]
 8008c9c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	689b      	ldr	r3, [r3, #8]
 8008ca2:	4619      	mov	r1, r3
 8008ca4:	6878      	ldr	r0, [r7, #4]
 8008ca6:	f7ff ff64 	bl	8008b72 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8008caa:	683b      	ldr	r3, [r7, #0]
 8008cac:	881b      	ldrh	r3, [r3, #0]
 8008cae:	4619      	mov	r1, r3
 8008cb0:	6878      	ldr	r0, [r7, #4]
 8008cb2:	f7ff ff51 	bl	8008b58 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	4a08      	ldr	r2, [pc, #32]	; (8008cdc <LL_TIM_Init+0xb0>)
 8008cba:	4293      	cmp	r3, r2
 8008cbc:	d105      	bne.n	8008cca <LL_TIM_Init+0x9e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8008cbe:	683b      	ldr	r3, [r7, #0]
 8008cc0:	691b      	ldr	r3, [r3, #16]
 8008cc2:	4619      	mov	r1, r3
 8008cc4:	6878      	ldr	r0, [r7, #4]
 8008cc6:	f7ff ff61 	bl	8008b8c <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8008cca:	6878      	ldr	r0, [r7, #4]
 8008ccc:	f7ff ff9f 	bl	8008c0e <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8008cd0:	2300      	movs	r3, #0
}
 8008cd2:	4618      	mov	r0, r3
 8008cd4:	3710      	adds	r7, #16
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	bd80      	pop	{r7, pc}
 8008cda:	bf00      	nop
 8008cdc:	40012c00 	.word	0x40012c00
 8008ce0:	40000400 	.word	0x40000400
 8008ce4:	40000800 	.word	0x40000800

08008ce8 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8008ce8:	b580      	push	{r7, lr}
 8008cea:	b086      	sub	sp, #24
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	60f8      	str	r0, [r7, #12]
 8008cf0:	60b9      	str	r1, [r7, #8]
 8008cf2:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8008cf4:	2301      	movs	r3, #1
 8008cf6:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8008cf8:	68bb      	ldr	r3, [r7, #8]
 8008cfa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008cfe:	d027      	beq.n	8008d50 <LL_TIM_OC_Init+0x68>
 8008d00:	68bb      	ldr	r3, [r7, #8]
 8008d02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d06:	d82a      	bhi.n	8008d5e <LL_TIM_OC_Init+0x76>
 8008d08:	68bb      	ldr	r3, [r7, #8]
 8008d0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008d0e:	d018      	beq.n	8008d42 <LL_TIM_OC_Init+0x5a>
 8008d10:	68bb      	ldr	r3, [r7, #8]
 8008d12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008d16:	d822      	bhi.n	8008d5e <LL_TIM_OC_Init+0x76>
 8008d18:	68bb      	ldr	r3, [r7, #8]
 8008d1a:	2b01      	cmp	r3, #1
 8008d1c:	d003      	beq.n	8008d26 <LL_TIM_OC_Init+0x3e>
 8008d1e:	68bb      	ldr	r3, [r7, #8]
 8008d20:	2b10      	cmp	r3, #16
 8008d22:	d007      	beq.n	8008d34 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8008d24:	e01b      	b.n	8008d5e <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8008d26:	6879      	ldr	r1, [r7, #4]
 8008d28:	68f8      	ldr	r0, [r7, #12]
 8008d2a:	f000 f81f 	bl	8008d6c <OC1Config>
 8008d2e:	4603      	mov	r3, r0
 8008d30:	75fb      	strb	r3, [r7, #23]
      break;
 8008d32:	e015      	b.n	8008d60 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8008d34:	6879      	ldr	r1, [r7, #4]
 8008d36:	68f8      	ldr	r0, [r7, #12]
 8008d38:	f000 f87e 	bl	8008e38 <OC2Config>
 8008d3c:	4603      	mov	r3, r0
 8008d3e:	75fb      	strb	r3, [r7, #23]
      break;
 8008d40:	e00e      	b.n	8008d60 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8008d42:	6879      	ldr	r1, [r7, #4]
 8008d44:	68f8      	ldr	r0, [r7, #12]
 8008d46:	f000 f8e1 	bl	8008f0c <OC3Config>
 8008d4a:	4603      	mov	r3, r0
 8008d4c:	75fb      	strb	r3, [r7, #23]
      break;
 8008d4e:	e007      	b.n	8008d60 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8008d50:	6879      	ldr	r1, [r7, #4]
 8008d52:	68f8      	ldr	r0, [r7, #12]
 8008d54:	f000 f944 	bl	8008fe0 <OC4Config>
 8008d58:	4603      	mov	r3, r0
 8008d5a:	75fb      	strb	r3, [r7, #23]
      break;
 8008d5c:	e000      	b.n	8008d60 <LL_TIM_OC_Init+0x78>
      break;
 8008d5e:	bf00      	nop
  }

  return result;
 8008d60:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d62:	4618      	mov	r0, r3
 8008d64:	3718      	adds	r7, #24
 8008d66:	46bd      	mov	sp, r7
 8008d68:	bd80      	pop	{r7, pc}
	...

08008d6c <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8008d6c:	b580      	push	{r7, lr}
 8008d6e:	b086      	sub	sp, #24
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	6078      	str	r0, [r7, #4]
 8008d74:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	6a1b      	ldr	r3, [r3, #32]
 8008d7a:	f023 0201 	bic.w	r2, r3, #1
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	6a1b      	ldr	r3, [r3, #32]
 8008d86:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	685b      	ldr	r3, [r3, #4]
 8008d8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	699b      	ldr	r3, [r3, #24]
 8008d92:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	f023 0303 	bic.w	r3, r3, #3
 8008d9a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008da2:	683b      	ldr	r3, [r7, #0]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	4313      	orrs	r3, r2
 8008da8:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8008daa:	697b      	ldr	r3, [r7, #20]
 8008dac:	f023 0202 	bic.w	r2, r3, #2
 8008db0:	683b      	ldr	r3, [r7, #0]
 8008db2:	691b      	ldr	r3, [r3, #16]
 8008db4:	4313      	orrs	r3, r2
 8008db6:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8008db8:	697b      	ldr	r3, [r7, #20]
 8008dba:	f023 0201 	bic.w	r2, r3, #1
 8008dbe:	683b      	ldr	r3, [r7, #0]
 8008dc0:	685b      	ldr	r3, [r3, #4]
 8008dc2:	4313      	orrs	r3, r2
 8008dc4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	4a1a      	ldr	r2, [pc, #104]	; (8008e34 <OC1Config+0xc8>)
 8008dca:	4293      	cmp	r3, r2
 8008dcc:	d11e      	bne.n	8008e0c <OC1Config+0xa0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8008dce:	697b      	ldr	r3, [r7, #20]
 8008dd0:	f023 0208 	bic.w	r2, r3, #8
 8008dd4:	683b      	ldr	r3, [r7, #0]
 8008dd6:	695b      	ldr	r3, [r3, #20]
 8008dd8:	009b      	lsls	r3, r3, #2
 8008dda:	4313      	orrs	r3, r2
 8008ddc:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8008dde:	697b      	ldr	r3, [r7, #20]
 8008de0:	f023 0204 	bic.w	r2, r3, #4
 8008de4:	683b      	ldr	r3, [r7, #0]
 8008de6:	689b      	ldr	r3, [r3, #8]
 8008de8:	009b      	lsls	r3, r3, #2
 8008dea:	4313      	orrs	r3, r2
 8008dec:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8008dee:	693b      	ldr	r3, [r7, #16]
 8008df0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008df4:	683b      	ldr	r3, [r7, #0]
 8008df6:	699b      	ldr	r3, [r3, #24]
 8008df8:	4313      	orrs	r3, r2
 8008dfa:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8008dfc:	693b      	ldr	r3, [r7, #16]
 8008dfe:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8008e02:	683b      	ldr	r3, [r7, #0]
 8008e04:	69db      	ldr	r3, [r3, #28]
 8008e06:	005b      	lsls	r3, r3, #1
 8008e08:	4313      	orrs	r3, r2
 8008e0a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	693a      	ldr	r2, [r7, #16]
 8008e10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	68fa      	ldr	r2, [r7, #12]
 8008e16:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8008e18:	683b      	ldr	r3, [r7, #0]
 8008e1a:	68db      	ldr	r3, [r3, #12]
 8008e1c:	4619      	mov	r1, r3
 8008e1e:	6878      	ldr	r0, [r7, #4]
 8008e20:	f7ff fec1 	bl	8008ba6 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	697a      	ldr	r2, [r7, #20]
 8008e28:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8008e2a:	2300      	movs	r3, #0
}
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	3718      	adds	r7, #24
 8008e30:	46bd      	mov	sp, r7
 8008e32:	bd80      	pop	{r7, pc}
 8008e34:	40012c00 	.word	0x40012c00

08008e38 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8008e38:	b580      	push	{r7, lr}
 8008e3a:	b086      	sub	sp, #24
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	6078      	str	r0, [r7, #4]
 8008e40:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	6a1b      	ldr	r3, [r3, #32]
 8008e46:	f023 0210 	bic.w	r2, r3, #16
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	6a1b      	ldr	r3, [r3, #32]
 8008e52:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	685b      	ldr	r3, [r3, #4]
 8008e58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	699b      	ldr	r3, [r3, #24]
 8008e5e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008e66:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8008e6e:	683b      	ldr	r3, [r7, #0]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	021b      	lsls	r3, r3, #8
 8008e74:	4313      	orrs	r3, r2
 8008e76:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8008e78:	697b      	ldr	r3, [r7, #20]
 8008e7a:	f023 0220 	bic.w	r2, r3, #32
 8008e7e:	683b      	ldr	r3, [r7, #0]
 8008e80:	691b      	ldr	r3, [r3, #16]
 8008e82:	011b      	lsls	r3, r3, #4
 8008e84:	4313      	orrs	r3, r2
 8008e86:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8008e88:	697b      	ldr	r3, [r7, #20]
 8008e8a:	f023 0210 	bic.w	r2, r3, #16
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	685b      	ldr	r3, [r3, #4]
 8008e92:	011b      	lsls	r3, r3, #4
 8008e94:	4313      	orrs	r3, r2
 8008e96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	4a1b      	ldr	r2, [pc, #108]	; (8008f08 <OC2Config+0xd0>)
 8008e9c:	4293      	cmp	r3, r2
 8008e9e:	d11f      	bne.n	8008ee0 <OC2Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8008ea0:	697b      	ldr	r3, [r7, #20]
 8008ea2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008ea6:	683b      	ldr	r3, [r7, #0]
 8008ea8:	695b      	ldr	r3, [r3, #20]
 8008eaa:	019b      	lsls	r3, r3, #6
 8008eac:	4313      	orrs	r3, r2
 8008eae:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8008eb0:	697b      	ldr	r3, [r7, #20]
 8008eb2:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8008eb6:	683b      	ldr	r3, [r7, #0]
 8008eb8:	689b      	ldr	r3, [r3, #8]
 8008eba:	019b      	lsls	r3, r3, #6
 8008ebc:	4313      	orrs	r3, r2
 8008ebe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8008ec0:	693b      	ldr	r3, [r7, #16]
 8008ec2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008ec6:	683b      	ldr	r3, [r7, #0]
 8008ec8:	699b      	ldr	r3, [r3, #24]
 8008eca:	009b      	lsls	r3, r3, #2
 8008ecc:	4313      	orrs	r3, r2
 8008ece:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8008ed0:	693b      	ldr	r3, [r7, #16]
 8008ed2:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008ed6:	683b      	ldr	r3, [r7, #0]
 8008ed8:	69db      	ldr	r3, [r3, #28]
 8008eda:	00db      	lsls	r3, r3, #3
 8008edc:	4313      	orrs	r3, r2
 8008ede:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	693a      	ldr	r2, [r7, #16]
 8008ee4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	68fa      	ldr	r2, [r7, #12]
 8008eea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8008eec:	683b      	ldr	r3, [r7, #0]
 8008eee:	68db      	ldr	r3, [r3, #12]
 8008ef0:	4619      	mov	r1, r3
 8008ef2:	6878      	ldr	r0, [r7, #4]
 8008ef4:	f7ff fe64 	bl	8008bc0 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	697a      	ldr	r2, [r7, #20]
 8008efc:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8008efe:	2300      	movs	r3, #0
}
 8008f00:	4618      	mov	r0, r3
 8008f02:	3718      	adds	r7, #24
 8008f04:	46bd      	mov	sp, r7
 8008f06:	bd80      	pop	{r7, pc}
 8008f08:	40012c00 	.word	0x40012c00

08008f0c <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8008f0c:	b580      	push	{r7, lr}
 8008f0e:	b086      	sub	sp, #24
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
 8008f14:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	6a1b      	ldr	r3, [r3, #32]
 8008f1a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	6a1b      	ldr	r3, [r3, #32]
 8008f26:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	685b      	ldr	r3, [r3, #4]
 8008f2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	69db      	ldr	r3, [r3, #28]
 8008f32:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	f023 0303 	bic.w	r3, r3, #3
 8008f3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008f42:	683b      	ldr	r3, [r7, #0]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	4313      	orrs	r3, r2
 8008f48:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8008f4a:	697b      	ldr	r3, [r7, #20]
 8008f4c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8008f50:	683b      	ldr	r3, [r7, #0]
 8008f52:	691b      	ldr	r3, [r3, #16]
 8008f54:	021b      	lsls	r3, r3, #8
 8008f56:	4313      	orrs	r3, r2
 8008f58:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8008f5a:	697b      	ldr	r3, [r7, #20]
 8008f5c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008f60:	683b      	ldr	r3, [r7, #0]
 8008f62:	685b      	ldr	r3, [r3, #4]
 8008f64:	021b      	lsls	r3, r3, #8
 8008f66:	4313      	orrs	r3, r2
 8008f68:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	4a1b      	ldr	r2, [pc, #108]	; (8008fdc <OC3Config+0xd0>)
 8008f6e:	4293      	cmp	r3, r2
 8008f70:	d11f      	bne.n	8008fb2 <OC3Config+0xa6>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8008f72:	697b      	ldr	r3, [r7, #20]
 8008f74:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	695b      	ldr	r3, [r3, #20]
 8008f7c:	029b      	lsls	r3, r3, #10
 8008f7e:	4313      	orrs	r3, r2
 8008f80:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8008f82:	697b      	ldr	r3, [r7, #20]
 8008f84:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	689b      	ldr	r3, [r3, #8]
 8008f8c:	029b      	lsls	r3, r3, #10
 8008f8e:	4313      	orrs	r3, r2
 8008f90:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8008f92:	693b      	ldr	r3, [r7, #16]
 8008f94:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008f98:	683b      	ldr	r3, [r7, #0]
 8008f9a:	699b      	ldr	r3, [r3, #24]
 8008f9c:	011b      	lsls	r3, r3, #4
 8008f9e:	4313      	orrs	r3, r2
 8008fa0:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8008fa2:	693b      	ldr	r3, [r7, #16]
 8008fa4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008fa8:	683b      	ldr	r3, [r7, #0]
 8008faa:	69db      	ldr	r3, [r3, #28]
 8008fac:	015b      	lsls	r3, r3, #5
 8008fae:	4313      	orrs	r3, r2
 8008fb0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	693a      	ldr	r2, [r7, #16]
 8008fb6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	68fa      	ldr	r2, [r7, #12]
 8008fbc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8008fbe:	683b      	ldr	r3, [r7, #0]
 8008fc0:	68db      	ldr	r3, [r3, #12]
 8008fc2:	4619      	mov	r1, r3
 8008fc4:	6878      	ldr	r0, [r7, #4]
 8008fc6:	f7ff fe08 	bl	8008bda <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	697a      	ldr	r2, [r7, #20]
 8008fce:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8008fd0:	2300      	movs	r3, #0
}
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	3718      	adds	r7, #24
 8008fd6:	46bd      	mov	sp, r7
 8008fd8:	bd80      	pop	{r7, pc}
 8008fda:	bf00      	nop
 8008fdc:	40012c00 	.word	0x40012c00

08008fe0 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8008fe0:	b580      	push	{r7, lr}
 8008fe2:	b086      	sub	sp, #24
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	6078      	str	r0, [r7, #4]
 8008fe8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	6a1b      	ldr	r3, [r3, #32]
 8008fee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	6a1b      	ldr	r3, [r3, #32]
 8008ffa:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	685b      	ldr	r3, [r3, #4]
 8009000:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	69db      	ldr	r3, [r3, #28]
 8009006:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800900e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8009016:	683b      	ldr	r3, [r7, #0]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	021b      	lsls	r3, r3, #8
 800901c:	4313      	orrs	r3, r2
 800901e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8009020:	693b      	ldr	r3, [r7, #16]
 8009022:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009026:	683b      	ldr	r3, [r7, #0]
 8009028:	691b      	ldr	r3, [r3, #16]
 800902a:	031b      	lsls	r3, r3, #12
 800902c:	4313      	orrs	r3, r2
 800902e:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8009030:	693b      	ldr	r3, [r7, #16]
 8009032:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009036:	683b      	ldr	r3, [r7, #0]
 8009038:	685b      	ldr	r3, [r3, #4]
 800903a:	031b      	lsls	r3, r3, #12
 800903c:	4313      	orrs	r3, r2
 800903e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	4a0f      	ldr	r2, [pc, #60]	; (8009080 <OC4Config+0xa0>)
 8009044:	4293      	cmp	r3, r2
 8009046:	d107      	bne.n	8009058 <OC4Config+0x78>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8009048:	697b      	ldr	r3, [r7, #20]
 800904a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800904e:	683b      	ldr	r3, [r7, #0]
 8009050:	699b      	ldr	r3, [r3, #24]
 8009052:	019b      	lsls	r3, r3, #6
 8009054:	4313      	orrs	r3, r2
 8009056:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	697a      	ldr	r2, [r7, #20]
 800905c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	68fa      	ldr	r2, [r7, #12]
 8009062:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8009064:	683b      	ldr	r3, [r7, #0]
 8009066:	68db      	ldr	r3, [r3, #12]
 8009068:	4619      	mov	r1, r3
 800906a:	6878      	ldr	r0, [r7, #4]
 800906c:	f7ff fdc2 	bl	8008bf4 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	693a      	ldr	r2, [r7, #16]
 8009074:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8009076:	2300      	movs	r3, #0
}
 8009078:	4618      	mov	r0, r3
 800907a:	3718      	adds	r7, #24
 800907c:	46bd      	mov	sp, r7
 800907e:	bd80      	pop	{r7, pc}
 8009080:	40012c00 	.word	0x40012c00

08009084 <LL_USART_IsEnabled>:
{
 8009084:	b480      	push	{r7}
 8009086:	b083      	sub	sp, #12
 8009088:	af00      	add	r7, sp, #0
 800908a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	68db      	ldr	r3, [r3, #12]
 8009090:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009094:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009098:	bf0c      	ite	eq
 800909a:	2301      	moveq	r3, #1
 800909c:	2300      	movne	r3, #0
 800909e:	b2db      	uxtb	r3, r3
}
 80090a0:	4618      	mov	r0, r3
 80090a2:	370c      	adds	r7, #12
 80090a4:	46bd      	mov	sp, r7
 80090a6:	bc80      	pop	{r7}
 80090a8:	4770      	bx	lr

080090aa <LL_USART_SetStopBitsLength>:
{
 80090aa:	b480      	push	{r7}
 80090ac:	b083      	sub	sp, #12
 80090ae:	af00      	add	r7, sp, #0
 80090b0:	6078      	str	r0, [r7, #4]
 80090b2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	691b      	ldr	r3, [r3, #16]
 80090b8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80090bc:	683b      	ldr	r3, [r7, #0]
 80090be:	431a      	orrs	r2, r3
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	611a      	str	r2, [r3, #16]
}
 80090c4:	bf00      	nop
 80090c6:	370c      	adds	r7, #12
 80090c8:	46bd      	mov	sp, r7
 80090ca:	bc80      	pop	{r7}
 80090cc:	4770      	bx	lr

080090ce <LL_USART_SetHWFlowCtrl>:
{
 80090ce:	b480      	push	{r7}
 80090d0:	b083      	sub	sp, #12
 80090d2:	af00      	add	r7, sp, #0
 80090d4:	6078      	str	r0, [r7, #4]
 80090d6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	695b      	ldr	r3, [r3, #20]
 80090dc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80090e0:	683b      	ldr	r3, [r7, #0]
 80090e2:	431a      	orrs	r2, r3
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	615a      	str	r2, [r3, #20]
}
 80090e8:	bf00      	nop
 80090ea:	370c      	adds	r7, #12
 80090ec:	46bd      	mov	sp, r7
 80090ee:	bc80      	pop	{r7}
 80090f0:	4770      	bx	lr
	...

080090f4 <LL_USART_SetBaudRate>:
{
 80090f4:	b480      	push	{r7}
 80090f6:	b085      	sub	sp, #20
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	60f8      	str	r0, [r7, #12]
 80090fc:	60b9      	str	r1, [r7, #8]
 80090fe:	607a      	str	r2, [r7, #4]
  USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8009100:	68ba      	ldr	r2, [r7, #8]
 8009102:	4613      	mov	r3, r2
 8009104:	009b      	lsls	r3, r3, #2
 8009106:	4413      	add	r3, r2
 8009108:	009a      	lsls	r2, r3, #2
 800910a:	441a      	add	r2, r3
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	009b      	lsls	r3, r3, #2
 8009110:	fbb2 f3f3 	udiv	r3, r2, r3
 8009114:	4a25      	ldr	r2, [pc, #148]	; (80091ac <LL_USART_SetBaudRate+0xb8>)
 8009116:	fba2 2303 	umull	r2, r3, r2, r3
 800911a:	095b      	lsrs	r3, r3, #5
 800911c:	b29b      	uxth	r3, r3
 800911e:	011b      	lsls	r3, r3, #4
 8009120:	b299      	uxth	r1, r3
 8009122:	68ba      	ldr	r2, [r7, #8]
 8009124:	4613      	mov	r3, r2
 8009126:	009b      	lsls	r3, r3, #2
 8009128:	4413      	add	r3, r2
 800912a:	009a      	lsls	r2, r3, #2
 800912c:	441a      	add	r2, r3
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	009b      	lsls	r3, r3, #2
 8009132:	fbb2 f2f3 	udiv	r2, r2, r3
 8009136:	4b1d      	ldr	r3, [pc, #116]	; (80091ac <LL_USART_SetBaudRate+0xb8>)
 8009138:	fba3 0302 	umull	r0, r3, r3, r2
 800913c:	095b      	lsrs	r3, r3, #5
 800913e:	2064      	movs	r0, #100	; 0x64
 8009140:	fb00 f303 	mul.w	r3, r0, r3
 8009144:	1ad3      	subs	r3, r2, r3
 8009146:	011b      	lsls	r3, r3, #4
 8009148:	3332      	adds	r3, #50	; 0x32
 800914a:	4a18      	ldr	r2, [pc, #96]	; (80091ac <LL_USART_SetBaudRate+0xb8>)
 800914c:	fba2 2303 	umull	r2, r3, r2, r3
 8009150:	095b      	lsrs	r3, r3, #5
 8009152:	b29b      	uxth	r3, r3
 8009154:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009158:	b29b      	uxth	r3, r3
 800915a:	440b      	add	r3, r1
 800915c:	b299      	uxth	r1, r3
 800915e:	68ba      	ldr	r2, [r7, #8]
 8009160:	4613      	mov	r3, r2
 8009162:	009b      	lsls	r3, r3, #2
 8009164:	4413      	add	r3, r2
 8009166:	009a      	lsls	r2, r3, #2
 8009168:	441a      	add	r2, r3
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	009b      	lsls	r3, r3, #2
 800916e:	fbb2 f2f3 	udiv	r2, r2, r3
 8009172:	4b0e      	ldr	r3, [pc, #56]	; (80091ac <LL_USART_SetBaudRate+0xb8>)
 8009174:	fba3 0302 	umull	r0, r3, r3, r2
 8009178:	095b      	lsrs	r3, r3, #5
 800917a:	2064      	movs	r0, #100	; 0x64
 800917c:	fb00 f303 	mul.w	r3, r0, r3
 8009180:	1ad3      	subs	r3, r2, r3
 8009182:	011b      	lsls	r3, r3, #4
 8009184:	3332      	adds	r3, #50	; 0x32
 8009186:	4a09      	ldr	r2, [pc, #36]	; (80091ac <LL_USART_SetBaudRate+0xb8>)
 8009188:	fba2 2303 	umull	r2, r3, r2, r3
 800918c:	095b      	lsrs	r3, r3, #5
 800918e:	b29b      	uxth	r3, r3
 8009190:	f003 030f 	and.w	r3, r3, #15
 8009194:	b29b      	uxth	r3, r3
 8009196:	440b      	add	r3, r1
 8009198:	b29b      	uxth	r3, r3
 800919a:	461a      	mov	r2, r3
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	609a      	str	r2, [r3, #8]
}
 80091a0:	bf00      	nop
 80091a2:	3714      	adds	r7, #20
 80091a4:	46bd      	mov	sp, r7
 80091a6:	bc80      	pop	{r7}
 80091a8:	4770      	bx	lr
 80091aa:	bf00      	nop
 80091ac:	51eb851f 	.word	0x51eb851f

080091b0 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 80091b0:	b580      	push	{r7, lr}
 80091b2:	b088      	sub	sp, #32
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	6078      	str	r0, [r7, #4]
 80091b8:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80091ba:	2301      	movs	r3, #1
 80091bc:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80091be:	2300      	movs	r3, #0
 80091c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));
#endif /* USART_OverSampling_Feature */

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80091c2:	6878      	ldr	r0, [r7, #4]
 80091c4:	f7ff ff5e 	bl	8009084 <LL_USART_IsEnabled>
 80091c8:	4603      	mov	r3, r0
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d145      	bne.n	800925a <LL_USART_Init+0xaa>
               (USART_CR1_M | USART_CR1_PCE | USART_CR1_PS |
                USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
               (USART_InitStruct->DataWidth | USART_InitStruct->Parity |
                USART_InitStruct->TransferDirection | USART_InitStruct->OverSampling));
#else
    MODIFY_REG(USARTx->CR1,
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	68db      	ldr	r3, [r3, #12]
 80091d2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80091d6:	f023 030c 	bic.w	r3, r3, #12
 80091da:	683a      	ldr	r2, [r7, #0]
 80091dc:	6851      	ldr	r1, [r2, #4]
 80091de:	683a      	ldr	r2, [r7, #0]
 80091e0:	68d2      	ldr	r2, [r2, #12]
 80091e2:	4311      	orrs	r1, r2
 80091e4:	683a      	ldr	r2, [r7, #0]
 80091e6:	6912      	ldr	r2, [r2, #16]
 80091e8:	430a      	orrs	r2, r1
 80091ea:	431a      	orrs	r2, r3
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80091f0:	683b      	ldr	r3, [r7, #0]
 80091f2:	689b      	ldr	r3, [r3, #8]
 80091f4:	4619      	mov	r1, r3
 80091f6:	6878      	ldr	r0, [r7, #4]
 80091f8:	f7ff ff57 	bl	80090aa <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80091fc:	683b      	ldr	r3, [r7, #0]
 80091fe:	695b      	ldr	r3, [r3, #20]
 8009200:	4619      	mov	r1, r3
 8009202:	6878      	ldr	r0, [r7, #4]
 8009204:	f7ff ff63 	bl	80090ce <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8009208:	f107 0308 	add.w	r3, r7, #8
 800920c:	4618      	mov	r0, r3
 800920e:	f7ff fbe7 	bl	80089e0 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	4a13      	ldr	r2, [pc, #76]	; (8009264 <LL_USART_Init+0xb4>)
 8009216:	4293      	cmp	r3, r2
 8009218:	d102      	bne.n	8009220 <LL_USART_Init+0x70>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 800921a:	697b      	ldr	r3, [r7, #20]
 800921c:	61bb      	str	r3, [r7, #24]
 800921e:	e00c      	b.n	800923a <LL_USART_Init+0x8a>
    }
    else if (USARTx == USART2)
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	4a11      	ldr	r2, [pc, #68]	; (8009268 <LL_USART_Init+0xb8>)
 8009224:	4293      	cmp	r3, r2
 8009226:	d102      	bne.n	800922e <LL_USART_Init+0x7e>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8009228:	693b      	ldr	r3, [r7, #16]
 800922a:	61bb      	str	r3, [r7, #24]
 800922c:	e005      	b.n	800923a <LL_USART_Init+0x8a>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	4a0e      	ldr	r2, [pc, #56]	; (800926c <LL_USART_Init+0xbc>)
 8009232:	4293      	cmp	r3, r2
 8009234:	d101      	bne.n	800923a <LL_USART_Init+0x8a>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8009236:	693b      	ldr	r3, [r7, #16]
 8009238:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800923a:	69bb      	ldr	r3, [r7, #24]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d00c      	beq.n	800925a <LL_USART_Init+0xaa>
        && (USART_InitStruct->BaudRate != 0U))
 8009240:	683b      	ldr	r3, [r7, #0]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	2b00      	cmp	r3, #0
 8009246:	d008      	beq.n	800925a <LL_USART_Init+0xaa>
    {
      status = SUCCESS;
 8009248:	2300      	movs	r3, #0
 800924a:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
                           USART_InitStruct->BaudRate);
#else
      LL_USART_SetBaudRate(USARTx,
 800924c:	683b      	ldr	r3, [r7, #0]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	461a      	mov	r2, r3
 8009252:	69b9      	ldr	r1, [r7, #24]
 8009254:	6878      	ldr	r0, [r7, #4]
 8009256:	f7ff ff4d 	bl	80090f4 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800925a:	7ffb      	ldrb	r3, [r7, #31]
}
 800925c:	4618      	mov	r0, r3
 800925e:	3720      	adds	r7, #32
 8009260:	46bd      	mov	sp, r7
 8009262:	bd80      	pop	{r7, pc}
 8009264:	40013800 	.word	0x40013800
 8009268:	40004400 	.word	0x40004400
 800926c:	40004800 	.word	0x40004800

08009270 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8009270:	b480      	push	{r7}
 8009272:	b083      	sub	sp, #12
 8009274:	af00      	add	r7, sp, #0
 8009276:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8009278:	4a03      	ldr	r2, [pc, #12]	; (8009288 <LL_SetSystemCoreClock+0x18>)
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	6013      	str	r3, [r2, #0]
}
 800927e:	bf00      	nop
 8009280:	370c      	adds	r7, #12
 8009282:	46bd      	mov	sp, r7
 8009284:	bc80      	pop	{r7}
 8009286:	4770      	bx	lr
 8009288:	20000010 	.word	0x20000010

0800928c <__errno>:
 800928c:	4b01      	ldr	r3, [pc, #4]	; (8009294 <__errno+0x8>)
 800928e:	6818      	ldr	r0, [r3, #0]
 8009290:	4770      	bx	lr
 8009292:	bf00      	nop
 8009294:	20000054 	.word	0x20000054

08009298 <__libc_init_array>:
 8009298:	b570      	push	{r4, r5, r6, lr}
 800929a:	2600      	movs	r6, #0
 800929c:	4d0c      	ldr	r5, [pc, #48]	; (80092d0 <__libc_init_array+0x38>)
 800929e:	4c0d      	ldr	r4, [pc, #52]	; (80092d4 <__libc_init_array+0x3c>)
 80092a0:	1b64      	subs	r4, r4, r5
 80092a2:	10a4      	asrs	r4, r4, #2
 80092a4:	42a6      	cmp	r6, r4
 80092a6:	d109      	bne.n	80092bc <__libc_init_array+0x24>
 80092a8:	f001 fd46 	bl	800ad38 <_init>
 80092ac:	2600      	movs	r6, #0
 80092ae:	4d0a      	ldr	r5, [pc, #40]	; (80092d8 <__libc_init_array+0x40>)
 80092b0:	4c0a      	ldr	r4, [pc, #40]	; (80092dc <__libc_init_array+0x44>)
 80092b2:	1b64      	subs	r4, r4, r5
 80092b4:	10a4      	asrs	r4, r4, #2
 80092b6:	42a6      	cmp	r6, r4
 80092b8:	d105      	bne.n	80092c6 <__libc_init_array+0x2e>
 80092ba:	bd70      	pop	{r4, r5, r6, pc}
 80092bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80092c0:	4798      	blx	r3
 80092c2:	3601      	adds	r6, #1
 80092c4:	e7ee      	b.n	80092a4 <__libc_init_array+0xc>
 80092c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80092ca:	4798      	blx	r3
 80092cc:	3601      	adds	r6, #1
 80092ce:	e7f2      	b.n	80092b6 <__libc_init_array+0x1e>
 80092d0:	0800bb70 	.word	0x0800bb70
 80092d4:	0800bb70 	.word	0x0800bb70
 80092d8:	0800bb70 	.word	0x0800bb70
 80092dc:	0800bb74 	.word	0x0800bb74

080092e0 <memcmp>:
 80092e0:	b530      	push	{r4, r5, lr}
 80092e2:	2400      	movs	r4, #0
 80092e4:	3901      	subs	r1, #1
 80092e6:	42a2      	cmp	r2, r4
 80092e8:	d101      	bne.n	80092ee <memcmp+0xe>
 80092ea:	2000      	movs	r0, #0
 80092ec:	e005      	b.n	80092fa <memcmp+0x1a>
 80092ee:	5d03      	ldrb	r3, [r0, r4]
 80092f0:	3401      	adds	r4, #1
 80092f2:	5d0d      	ldrb	r5, [r1, r4]
 80092f4:	42ab      	cmp	r3, r5
 80092f6:	d0f6      	beq.n	80092e6 <memcmp+0x6>
 80092f8:	1b58      	subs	r0, r3, r5
 80092fa:	bd30      	pop	{r4, r5, pc}

080092fc <memset>:
 80092fc:	4603      	mov	r3, r0
 80092fe:	4402      	add	r2, r0
 8009300:	4293      	cmp	r3, r2
 8009302:	d100      	bne.n	8009306 <memset+0xa>
 8009304:	4770      	bx	lr
 8009306:	f803 1b01 	strb.w	r1, [r3], #1
 800930a:	e7f9      	b.n	8009300 <memset+0x4>

0800930c <iprintf>:
 800930c:	b40f      	push	{r0, r1, r2, r3}
 800930e:	4b0a      	ldr	r3, [pc, #40]	; (8009338 <iprintf+0x2c>)
 8009310:	b513      	push	{r0, r1, r4, lr}
 8009312:	681c      	ldr	r4, [r3, #0]
 8009314:	b124      	cbz	r4, 8009320 <iprintf+0x14>
 8009316:	69a3      	ldr	r3, [r4, #24]
 8009318:	b913      	cbnz	r3, 8009320 <iprintf+0x14>
 800931a:	4620      	mov	r0, r4
 800931c:	f000 fa5e 	bl	80097dc <__sinit>
 8009320:	ab05      	add	r3, sp, #20
 8009322:	4620      	mov	r0, r4
 8009324:	9a04      	ldr	r2, [sp, #16]
 8009326:	68a1      	ldr	r1, [r4, #8]
 8009328:	9301      	str	r3, [sp, #4]
 800932a:	f000 fc29 	bl	8009b80 <_vfiprintf_r>
 800932e:	b002      	add	sp, #8
 8009330:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009334:	b004      	add	sp, #16
 8009336:	4770      	bx	lr
 8009338:	20000054 	.word	0x20000054

0800933c <_puts_r>:
 800933c:	b570      	push	{r4, r5, r6, lr}
 800933e:	460e      	mov	r6, r1
 8009340:	4605      	mov	r5, r0
 8009342:	b118      	cbz	r0, 800934c <_puts_r+0x10>
 8009344:	6983      	ldr	r3, [r0, #24]
 8009346:	b90b      	cbnz	r3, 800934c <_puts_r+0x10>
 8009348:	f000 fa48 	bl	80097dc <__sinit>
 800934c:	69ab      	ldr	r3, [r5, #24]
 800934e:	68ac      	ldr	r4, [r5, #8]
 8009350:	b913      	cbnz	r3, 8009358 <_puts_r+0x1c>
 8009352:	4628      	mov	r0, r5
 8009354:	f000 fa42 	bl	80097dc <__sinit>
 8009358:	4b2c      	ldr	r3, [pc, #176]	; (800940c <_puts_r+0xd0>)
 800935a:	429c      	cmp	r4, r3
 800935c:	d120      	bne.n	80093a0 <_puts_r+0x64>
 800935e:	686c      	ldr	r4, [r5, #4]
 8009360:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009362:	07db      	lsls	r3, r3, #31
 8009364:	d405      	bmi.n	8009372 <_puts_r+0x36>
 8009366:	89a3      	ldrh	r3, [r4, #12]
 8009368:	0598      	lsls	r0, r3, #22
 800936a:	d402      	bmi.n	8009372 <_puts_r+0x36>
 800936c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800936e:	f000 fad3 	bl	8009918 <__retarget_lock_acquire_recursive>
 8009372:	89a3      	ldrh	r3, [r4, #12]
 8009374:	0719      	lsls	r1, r3, #28
 8009376:	d51d      	bpl.n	80093b4 <_puts_r+0x78>
 8009378:	6923      	ldr	r3, [r4, #16]
 800937a:	b1db      	cbz	r3, 80093b4 <_puts_r+0x78>
 800937c:	3e01      	subs	r6, #1
 800937e:	68a3      	ldr	r3, [r4, #8]
 8009380:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009384:	3b01      	subs	r3, #1
 8009386:	60a3      	str	r3, [r4, #8]
 8009388:	bb39      	cbnz	r1, 80093da <_puts_r+0x9e>
 800938a:	2b00      	cmp	r3, #0
 800938c:	da38      	bge.n	8009400 <_puts_r+0xc4>
 800938e:	4622      	mov	r2, r4
 8009390:	210a      	movs	r1, #10
 8009392:	4628      	mov	r0, r5
 8009394:	f000 f848 	bl	8009428 <__swbuf_r>
 8009398:	3001      	adds	r0, #1
 800939a:	d011      	beq.n	80093c0 <_puts_r+0x84>
 800939c:	250a      	movs	r5, #10
 800939e:	e011      	b.n	80093c4 <_puts_r+0x88>
 80093a0:	4b1b      	ldr	r3, [pc, #108]	; (8009410 <_puts_r+0xd4>)
 80093a2:	429c      	cmp	r4, r3
 80093a4:	d101      	bne.n	80093aa <_puts_r+0x6e>
 80093a6:	68ac      	ldr	r4, [r5, #8]
 80093a8:	e7da      	b.n	8009360 <_puts_r+0x24>
 80093aa:	4b1a      	ldr	r3, [pc, #104]	; (8009414 <_puts_r+0xd8>)
 80093ac:	429c      	cmp	r4, r3
 80093ae:	bf08      	it	eq
 80093b0:	68ec      	ldreq	r4, [r5, #12]
 80093b2:	e7d5      	b.n	8009360 <_puts_r+0x24>
 80093b4:	4621      	mov	r1, r4
 80093b6:	4628      	mov	r0, r5
 80093b8:	f000 f888 	bl	80094cc <__swsetup_r>
 80093bc:	2800      	cmp	r0, #0
 80093be:	d0dd      	beq.n	800937c <_puts_r+0x40>
 80093c0:	f04f 35ff 	mov.w	r5, #4294967295
 80093c4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80093c6:	07da      	lsls	r2, r3, #31
 80093c8:	d405      	bmi.n	80093d6 <_puts_r+0x9a>
 80093ca:	89a3      	ldrh	r3, [r4, #12]
 80093cc:	059b      	lsls	r3, r3, #22
 80093ce:	d402      	bmi.n	80093d6 <_puts_r+0x9a>
 80093d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80093d2:	f000 faa2 	bl	800991a <__retarget_lock_release_recursive>
 80093d6:	4628      	mov	r0, r5
 80093d8:	bd70      	pop	{r4, r5, r6, pc}
 80093da:	2b00      	cmp	r3, #0
 80093dc:	da04      	bge.n	80093e8 <_puts_r+0xac>
 80093de:	69a2      	ldr	r2, [r4, #24]
 80093e0:	429a      	cmp	r2, r3
 80093e2:	dc06      	bgt.n	80093f2 <_puts_r+0xb6>
 80093e4:	290a      	cmp	r1, #10
 80093e6:	d004      	beq.n	80093f2 <_puts_r+0xb6>
 80093e8:	6823      	ldr	r3, [r4, #0]
 80093ea:	1c5a      	adds	r2, r3, #1
 80093ec:	6022      	str	r2, [r4, #0]
 80093ee:	7019      	strb	r1, [r3, #0]
 80093f0:	e7c5      	b.n	800937e <_puts_r+0x42>
 80093f2:	4622      	mov	r2, r4
 80093f4:	4628      	mov	r0, r5
 80093f6:	f000 f817 	bl	8009428 <__swbuf_r>
 80093fa:	3001      	adds	r0, #1
 80093fc:	d1bf      	bne.n	800937e <_puts_r+0x42>
 80093fe:	e7df      	b.n	80093c0 <_puts_r+0x84>
 8009400:	250a      	movs	r5, #10
 8009402:	6823      	ldr	r3, [r4, #0]
 8009404:	1c5a      	adds	r2, r3, #1
 8009406:	6022      	str	r2, [r4, #0]
 8009408:	701d      	strb	r5, [r3, #0]
 800940a:	e7db      	b.n	80093c4 <_puts_r+0x88>
 800940c:	0800ba84 	.word	0x0800ba84
 8009410:	0800baa4 	.word	0x0800baa4
 8009414:	0800ba64 	.word	0x0800ba64

08009418 <puts>:
 8009418:	4b02      	ldr	r3, [pc, #8]	; (8009424 <puts+0xc>)
 800941a:	4601      	mov	r1, r0
 800941c:	6818      	ldr	r0, [r3, #0]
 800941e:	f7ff bf8d 	b.w	800933c <_puts_r>
 8009422:	bf00      	nop
 8009424:	20000054 	.word	0x20000054

08009428 <__swbuf_r>:
 8009428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800942a:	460e      	mov	r6, r1
 800942c:	4614      	mov	r4, r2
 800942e:	4605      	mov	r5, r0
 8009430:	b118      	cbz	r0, 800943a <__swbuf_r+0x12>
 8009432:	6983      	ldr	r3, [r0, #24]
 8009434:	b90b      	cbnz	r3, 800943a <__swbuf_r+0x12>
 8009436:	f000 f9d1 	bl	80097dc <__sinit>
 800943a:	4b21      	ldr	r3, [pc, #132]	; (80094c0 <__swbuf_r+0x98>)
 800943c:	429c      	cmp	r4, r3
 800943e:	d12b      	bne.n	8009498 <__swbuf_r+0x70>
 8009440:	686c      	ldr	r4, [r5, #4]
 8009442:	69a3      	ldr	r3, [r4, #24]
 8009444:	60a3      	str	r3, [r4, #8]
 8009446:	89a3      	ldrh	r3, [r4, #12]
 8009448:	071a      	lsls	r2, r3, #28
 800944a:	d52f      	bpl.n	80094ac <__swbuf_r+0x84>
 800944c:	6923      	ldr	r3, [r4, #16]
 800944e:	b36b      	cbz	r3, 80094ac <__swbuf_r+0x84>
 8009450:	6923      	ldr	r3, [r4, #16]
 8009452:	6820      	ldr	r0, [r4, #0]
 8009454:	b2f6      	uxtb	r6, r6
 8009456:	1ac0      	subs	r0, r0, r3
 8009458:	6963      	ldr	r3, [r4, #20]
 800945a:	4637      	mov	r7, r6
 800945c:	4283      	cmp	r3, r0
 800945e:	dc04      	bgt.n	800946a <__swbuf_r+0x42>
 8009460:	4621      	mov	r1, r4
 8009462:	4628      	mov	r0, r5
 8009464:	f000 f926 	bl	80096b4 <_fflush_r>
 8009468:	bb30      	cbnz	r0, 80094b8 <__swbuf_r+0x90>
 800946a:	68a3      	ldr	r3, [r4, #8]
 800946c:	3001      	adds	r0, #1
 800946e:	3b01      	subs	r3, #1
 8009470:	60a3      	str	r3, [r4, #8]
 8009472:	6823      	ldr	r3, [r4, #0]
 8009474:	1c5a      	adds	r2, r3, #1
 8009476:	6022      	str	r2, [r4, #0]
 8009478:	701e      	strb	r6, [r3, #0]
 800947a:	6963      	ldr	r3, [r4, #20]
 800947c:	4283      	cmp	r3, r0
 800947e:	d004      	beq.n	800948a <__swbuf_r+0x62>
 8009480:	89a3      	ldrh	r3, [r4, #12]
 8009482:	07db      	lsls	r3, r3, #31
 8009484:	d506      	bpl.n	8009494 <__swbuf_r+0x6c>
 8009486:	2e0a      	cmp	r6, #10
 8009488:	d104      	bne.n	8009494 <__swbuf_r+0x6c>
 800948a:	4621      	mov	r1, r4
 800948c:	4628      	mov	r0, r5
 800948e:	f000 f911 	bl	80096b4 <_fflush_r>
 8009492:	b988      	cbnz	r0, 80094b8 <__swbuf_r+0x90>
 8009494:	4638      	mov	r0, r7
 8009496:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009498:	4b0a      	ldr	r3, [pc, #40]	; (80094c4 <__swbuf_r+0x9c>)
 800949a:	429c      	cmp	r4, r3
 800949c:	d101      	bne.n	80094a2 <__swbuf_r+0x7a>
 800949e:	68ac      	ldr	r4, [r5, #8]
 80094a0:	e7cf      	b.n	8009442 <__swbuf_r+0x1a>
 80094a2:	4b09      	ldr	r3, [pc, #36]	; (80094c8 <__swbuf_r+0xa0>)
 80094a4:	429c      	cmp	r4, r3
 80094a6:	bf08      	it	eq
 80094a8:	68ec      	ldreq	r4, [r5, #12]
 80094aa:	e7ca      	b.n	8009442 <__swbuf_r+0x1a>
 80094ac:	4621      	mov	r1, r4
 80094ae:	4628      	mov	r0, r5
 80094b0:	f000 f80c 	bl	80094cc <__swsetup_r>
 80094b4:	2800      	cmp	r0, #0
 80094b6:	d0cb      	beq.n	8009450 <__swbuf_r+0x28>
 80094b8:	f04f 37ff 	mov.w	r7, #4294967295
 80094bc:	e7ea      	b.n	8009494 <__swbuf_r+0x6c>
 80094be:	bf00      	nop
 80094c0:	0800ba84 	.word	0x0800ba84
 80094c4:	0800baa4 	.word	0x0800baa4
 80094c8:	0800ba64 	.word	0x0800ba64

080094cc <__swsetup_r>:
 80094cc:	4b32      	ldr	r3, [pc, #200]	; (8009598 <__swsetup_r+0xcc>)
 80094ce:	b570      	push	{r4, r5, r6, lr}
 80094d0:	681d      	ldr	r5, [r3, #0]
 80094d2:	4606      	mov	r6, r0
 80094d4:	460c      	mov	r4, r1
 80094d6:	b125      	cbz	r5, 80094e2 <__swsetup_r+0x16>
 80094d8:	69ab      	ldr	r3, [r5, #24]
 80094da:	b913      	cbnz	r3, 80094e2 <__swsetup_r+0x16>
 80094dc:	4628      	mov	r0, r5
 80094de:	f000 f97d 	bl	80097dc <__sinit>
 80094e2:	4b2e      	ldr	r3, [pc, #184]	; (800959c <__swsetup_r+0xd0>)
 80094e4:	429c      	cmp	r4, r3
 80094e6:	d10f      	bne.n	8009508 <__swsetup_r+0x3c>
 80094e8:	686c      	ldr	r4, [r5, #4]
 80094ea:	89a3      	ldrh	r3, [r4, #12]
 80094ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80094f0:	0719      	lsls	r1, r3, #28
 80094f2:	d42c      	bmi.n	800954e <__swsetup_r+0x82>
 80094f4:	06dd      	lsls	r5, r3, #27
 80094f6:	d411      	bmi.n	800951c <__swsetup_r+0x50>
 80094f8:	2309      	movs	r3, #9
 80094fa:	6033      	str	r3, [r6, #0]
 80094fc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009500:	f04f 30ff 	mov.w	r0, #4294967295
 8009504:	81a3      	strh	r3, [r4, #12]
 8009506:	e03e      	b.n	8009586 <__swsetup_r+0xba>
 8009508:	4b25      	ldr	r3, [pc, #148]	; (80095a0 <__swsetup_r+0xd4>)
 800950a:	429c      	cmp	r4, r3
 800950c:	d101      	bne.n	8009512 <__swsetup_r+0x46>
 800950e:	68ac      	ldr	r4, [r5, #8]
 8009510:	e7eb      	b.n	80094ea <__swsetup_r+0x1e>
 8009512:	4b24      	ldr	r3, [pc, #144]	; (80095a4 <__swsetup_r+0xd8>)
 8009514:	429c      	cmp	r4, r3
 8009516:	bf08      	it	eq
 8009518:	68ec      	ldreq	r4, [r5, #12]
 800951a:	e7e6      	b.n	80094ea <__swsetup_r+0x1e>
 800951c:	0758      	lsls	r0, r3, #29
 800951e:	d512      	bpl.n	8009546 <__swsetup_r+0x7a>
 8009520:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009522:	b141      	cbz	r1, 8009536 <__swsetup_r+0x6a>
 8009524:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009528:	4299      	cmp	r1, r3
 800952a:	d002      	beq.n	8009532 <__swsetup_r+0x66>
 800952c:	4630      	mov	r0, r6
 800952e:	f000 fa59 	bl	80099e4 <_free_r>
 8009532:	2300      	movs	r3, #0
 8009534:	6363      	str	r3, [r4, #52]	; 0x34
 8009536:	89a3      	ldrh	r3, [r4, #12]
 8009538:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800953c:	81a3      	strh	r3, [r4, #12]
 800953e:	2300      	movs	r3, #0
 8009540:	6063      	str	r3, [r4, #4]
 8009542:	6923      	ldr	r3, [r4, #16]
 8009544:	6023      	str	r3, [r4, #0]
 8009546:	89a3      	ldrh	r3, [r4, #12]
 8009548:	f043 0308 	orr.w	r3, r3, #8
 800954c:	81a3      	strh	r3, [r4, #12]
 800954e:	6923      	ldr	r3, [r4, #16]
 8009550:	b94b      	cbnz	r3, 8009566 <__swsetup_r+0x9a>
 8009552:	89a3      	ldrh	r3, [r4, #12]
 8009554:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009558:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800955c:	d003      	beq.n	8009566 <__swsetup_r+0x9a>
 800955e:	4621      	mov	r1, r4
 8009560:	4630      	mov	r0, r6
 8009562:	f000 f9ff 	bl	8009964 <__smakebuf_r>
 8009566:	89a0      	ldrh	r0, [r4, #12]
 8009568:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800956c:	f010 0301 	ands.w	r3, r0, #1
 8009570:	d00a      	beq.n	8009588 <__swsetup_r+0xbc>
 8009572:	2300      	movs	r3, #0
 8009574:	60a3      	str	r3, [r4, #8]
 8009576:	6963      	ldr	r3, [r4, #20]
 8009578:	425b      	negs	r3, r3
 800957a:	61a3      	str	r3, [r4, #24]
 800957c:	6923      	ldr	r3, [r4, #16]
 800957e:	b943      	cbnz	r3, 8009592 <__swsetup_r+0xc6>
 8009580:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009584:	d1ba      	bne.n	80094fc <__swsetup_r+0x30>
 8009586:	bd70      	pop	{r4, r5, r6, pc}
 8009588:	0781      	lsls	r1, r0, #30
 800958a:	bf58      	it	pl
 800958c:	6963      	ldrpl	r3, [r4, #20]
 800958e:	60a3      	str	r3, [r4, #8]
 8009590:	e7f4      	b.n	800957c <__swsetup_r+0xb0>
 8009592:	2000      	movs	r0, #0
 8009594:	e7f7      	b.n	8009586 <__swsetup_r+0xba>
 8009596:	bf00      	nop
 8009598:	20000054 	.word	0x20000054
 800959c:	0800ba84 	.word	0x0800ba84
 80095a0:	0800baa4 	.word	0x0800baa4
 80095a4:	0800ba64 	.word	0x0800ba64

080095a8 <__sflush_r>:
 80095a8:	898a      	ldrh	r2, [r1, #12]
 80095aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095ae:	4605      	mov	r5, r0
 80095b0:	0710      	lsls	r0, r2, #28
 80095b2:	460c      	mov	r4, r1
 80095b4:	d458      	bmi.n	8009668 <__sflush_r+0xc0>
 80095b6:	684b      	ldr	r3, [r1, #4]
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	dc05      	bgt.n	80095c8 <__sflush_r+0x20>
 80095bc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80095be:	2b00      	cmp	r3, #0
 80095c0:	dc02      	bgt.n	80095c8 <__sflush_r+0x20>
 80095c2:	2000      	movs	r0, #0
 80095c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80095ca:	2e00      	cmp	r6, #0
 80095cc:	d0f9      	beq.n	80095c2 <__sflush_r+0x1a>
 80095ce:	2300      	movs	r3, #0
 80095d0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80095d4:	682f      	ldr	r7, [r5, #0]
 80095d6:	602b      	str	r3, [r5, #0]
 80095d8:	d032      	beq.n	8009640 <__sflush_r+0x98>
 80095da:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80095dc:	89a3      	ldrh	r3, [r4, #12]
 80095de:	075a      	lsls	r2, r3, #29
 80095e0:	d505      	bpl.n	80095ee <__sflush_r+0x46>
 80095e2:	6863      	ldr	r3, [r4, #4]
 80095e4:	1ac0      	subs	r0, r0, r3
 80095e6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80095e8:	b10b      	cbz	r3, 80095ee <__sflush_r+0x46>
 80095ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80095ec:	1ac0      	subs	r0, r0, r3
 80095ee:	2300      	movs	r3, #0
 80095f0:	4602      	mov	r2, r0
 80095f2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80095f4:	4628      	mov	r0, r5
 80095f6:	6a21      	ldr	r1, [r4, #32]
 80095f8:	47b0      	blx	r6
 80095fa:	1c43      	adds	r3, r0, #1
 80095fc:	89a3      	ldrh	r3, [r4, #12]
 80095fe:	d106      	bne.n	800960e <__sflush_r+0x66>
 8009600:	6829      	ldr	r1, [r5, #0]
 8009602:	291d      	cmp	r1, #29
 8009604:	d82c      	bhi.n	8009660 <__sflush_r+0xb8>
 8009606:	4a2a      	ldr	r2, [pc, #168]	; (80096b0 <__sflush_r+0x108>)
 8009608:	40ca      	lsrs	r2, r1
 800960a:	07d6      	lsls	r6, r2, #31
 800960c:	d528      	bpl.n	8009660 <__sflush_r+0xb8>
 800960e:	2200      	movs	r2, #0
 8009610:	6062      	str	r2, [r4, #4]
 8009612:	6922      	ldr	r2, [r4, #16]
 8009614:	04d9      	lsls	r1, r3, #19
 8009616:	6022      	str	r2, [r4, #0]
 8009618:	d504      	bpl.n	8009624 <__sflush_r+0x7c>
 800961a:	1c42      	adds	r2, r0, #1
 800961c:	d101      	bne.n	8009622 <__sflush_r+0x7a>
 800961e:	682b      	ldr	r3, [r5, #0]
 8009620:	b903      	cbnz	r3, 8009624 <__sflush_r+0x7c>
 8009622:	6560      	str	r0, [r4, #84]	; 0x54
 8009624:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009626:	602f      	str	r7, [r5, #0]
 8009628:	2900      	cmp	r1, #0
 800962a:	d0ca      	beq.n	80095c2 <__sflush_r+0x1a>
 800962c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009630:	4299      	cmp	r1, r3
 8009632:	d002      	beq.n	800963a <__sflush_r+0x92>
 8009634:	4628      	mov	r0, r5
 8009636:	f000 f9d5 	bl	80099e4 <_free_r>
 800963a:	2000      	movs	r0, #0
 800963c:	6360      	str	r0, [r4, #52]	; 0x34
 800963e:	e7c1      	b.n	80095c4 <__sflush_r+0x1c>
 8009640:	6a21      	ldr	r1, [r4, #32]
 8009642:	2301      	movs	r3, #1
 8009644:	4628      	mov	r0, r5
 8009646:	47b0      	blx	r6
 8009648:	1c41      	adds	r1, r0, #1
 800964a:	d1c7      	bne.n	80095dc <__sflush_r+0x34>
 800964c:	682b      	ldr	r3, [r5, #0]
 800964e:	2b00      	cmp	r3, #0
 8009650:	d0c4      	beq.n	80095dc <__sflush_r+0x34>
 8009652:	2b1d      	cmp	r3, #29
 8009654:	d001      	beq.n	800965a <__sflush_r+0xb2>
 8009656:	2b16      	cmp	r3, #22
 8009658:	d101      	bne.n	800965e <__sflush_r+0xb6>
 800965a:	602f      	str	r7, [r5, #0]
 800965c:	e7b1      	b.n	80095c2 <__sflush_r+0x1a>
 800965e:	89a3      	ldrh	r3, [r4, #12]
 8009660:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009664:	81a3      	strh	r3, [r4, #12]
 8009666:	e7ad      	b.n	80095c4 <__sflush_r+0x1c>
 8009668:	690f      	ldr	r7, [r1, #16]
 800966a:	2f00      	cmp	r7, #0
 800966c:	d0a9      	beq.n	80095c2 <__sflush_r+0x1a>
 800966e:	0793      	lsls	r3, r2, #30
 8009670:	bf18      	it	ne
 8009672:	2300      	movne	r3, #0
 8009674:	680e      	ldr	r6, [r1, #0]
 8009676:	bf08      	it	eq
 8009678:	694b      	ldreq	r3, [r1, #20]
 800967a:	eba6 0807 	sub.w	r8, r6, r7
 800967e:	600f      	str	r7, [r1, #0]
 8009680:	608b      	str	r3, [r1, #8]
 8009682:	f1b8 0f00 	cmp.w	r8, #0
 8009686:	dd9c      	ble.n	80095c2 <__sflush_r+0x1a>
 8009688:	4643      	mov	r3, r8
 800968a:	463a      	mov	r2, r7
 800968c:	4628      	mov	r0, r5
 800968e:	6a21      	ldr	r1, [r4, #32]
 8009690:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009692:	47b0      	blx	r6
 8009694:	2800      	cmp	r0, #0
 8009696:	dc06      	bgt.n	80096a6 <__sflush_r+0xfe>
 8009698:	89a3      	ldrh	r3, [r4, #12]
 800969a:	f04f 30ff 	mov.w	r0, #4294967295
 800969e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80096a2:	81a3      	strh	r3, [r4, #12]
 80096a4:	e78e      	b.n	80095c4 <__sflush_r+0x1c>
 80096a6:	4407      	add	r7, r0
 80096a8:	eba8 0800 	sub.w	r8, r8, r0
 80096ac:	e7e9      	b.n	8009682 <__sflush_r+0xda>
 80096ae:	bf00      	nop
 80096b0:	20400001 	.word	0x20400001

080096b4 <_fflush_r>:
 80096b4:	b538      	push	{r3, r4, r5, lr}
 80096b6:	690b      	ldr	r3, [r1, #16]
 80096b8:	4605      	mov	r5, r0
 80096ba:	460c      	mov	r4, r1
 80096bc:	b913      	cbnz	r3, 80096c4 <_fflush_r+0x10>
 80096be:	2500      	movs	r5, #0
 80096c0:	4628      	mov	r0, r5
 80096c2:	bd38      	pop	{r3, r4, r5, pc}
 80096c4:	b118      	cbz	r0, 80096ce <_fflush_r+0x1a>
 80096c6:	6983      	ldr	r3, [r0, #24]
 80096c8:	b90b      	cbnz	r3, 80096ce <_fflush_r+0x1a>
 80096ca:	f000 f887 	bl	80097dc <__sinit>
 80096ce:	4b14      	ldr	r3, [pc, #80]	; (8009720 <_fflush_r+0x6c>)
 80096d0:	429c      	cmp	r4, r3
 80096d2:	d11b      	bne.n	800970c <_fflush_r+0x58>
 80096d4:	686c      	ldr	r4, [r5, #4]
 80096d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d0ef      	beq.n	80096be <_fflush_r+0xa>
 80096de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80096e0:	07d0      	lsls	r0, r2, #31
 80096e2:	d404      	bmi.n	80096ee <_fflush_r+0x3a>
 80096e4:	0599      	lsls	r1, r3, #22
 80096e6:	d402      	bmi.n	80096ee <_fflush_r+0x3a>
 80096e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80096ea:	f000 f915 	bl	8009918 <__retarget_lock_acquire_recursive>
 80096ee:	4628      	mov	r0, r5
 80096f0:	4621      	mov	r1, r4
 80096f2:	f7ff ff59 	bl	80095a8 <__sflush_r>
 80096f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80096f8:	4605      	mov	r5, r0
 80096fa:	07da      	lsls	r2, r3, #31
 80096fc:	d4e0      	bmi.n	80096c0 <_fflush_r+0xc>
 80096fe:	89a3      	ldrh	r3, [r4, #12]
 8009700:	059b      	lsls	r3, r3, #22
 8009702:	d4dd      	bmi.n	80096c0 <_fflush_r+0xc>
 8009704:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009706:	f000 f908 	bl	800991a <__retarget_lock_release_recursive>
 800970a:	e7d9      	b.n	80096c0 <_fflush_r+0xc>
 800970c:	4b05      	ldr	r3, [pc, #20]	; (8009724 <_fflush_r+0x70>)
 800970e:	429c      	cmp	r4, r3
 8009710:	d101      	bne.n	8009716 <_fflush_r+0x62>
 8009712:	68ac      	ldr	r4, [r5, #8]
 8009714:	e7df      	b.n	80096d6 <_fflush_r+0x22>
 8009716:	4b04      	ldr	r3, [pc, #16]	; (8009728 <_fflush_r+0x74>)
 8009718:	429c      	cmp	r4, r3
 800971a:	bf08      	it	eq
 800971c:	68ec      	ldreq	r4, [r5, #12]
 800971e:	e7da      	b.n	80096d6 <_fflush_r+0x22>
 8009720:	0800ba84 	.word	0x0800ba84
 8009724:	0800baa4 	.word	0x0800baa4
 8009728:	0800ba64 	.word	0x0800ba64

0800972c <std>:
 800972c:	2300      	movs	r3, #0
 800972e:	b510      	push	{r4, lr}
 8009730:	4604      	mov	r4, r0
 8009732:	e9c0 3300 	strd	r3, r3, [r0]
 8009736:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800973a:	6083      	str	r3, [r0, #8]
 800973c:	8181      	strh	r1, [r0, #12]
 800973e:	6643      	str	r3, [r0, #100]	; 0x64
 8009740:	81c2      	strh	r2, [r0, #14]
 8009742:	6183      	str	r3, [r0, #24]
 8009744:	4619      	mov	r1, r3
 8009746:	2208      	movs	r2, #8
 8009748:	305c      	adds	r0, #92	; 0x5c
 800974a:	f7ff fdd7 	bl	80092fc <memset>
 800974e:	4b05      	ldr	r3, [pc, #20]	; (8009764 <std+0x38>)
 8009750:	6224      	str	r4, [r4, #32]
 8009752:	6263      	str	r3, [r4, #36]	; 0x24
 8009754:	4b04      	ldr	r3, [pc, #16]	; (8009768 <std+0x3c>)
 8009756:	62a3      	str	r3, [r4, #40]	; 0x28
 8009758:	4b04      	ldr	r3, [pc, #16]	; (800976c <std+0x40>)
 800975a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800975c:	4b04      	ldr	r3, [pc, #16]	; (8009770 <std+0x44>)
 800975e:	6323      	str	r3, [r4, #48]	; 0x30
 8009760:	bd10      	pop	{r4, pc}
 8009762:	bf00      	nop
 8009764:	0800a12d 	.word	0x0800a12d
 8009768:	0800a14f 	.word	0x0800a14f
 800976c:	0800a187 	.word	0x0800a187
 8009770:	0800a1ab 	.word	0x0800a1ab

08009774 <_cleanup_r>:
 8009774:	4901      	ldr	r1, [pc, #4]	; (800977c <_cleanup_r+0x8>)
 8009776:	f000 b8af 	b.w	80098d8 <_fwalk_reent>
 800977a:	bf00      	nop
 800977c:	080096b5 	.word	0x080096b5

08009780 <__sfmoreglue>:
 8009780:	b570      	push	{r4, r5, r6, lr}
 8009782:	2568      	movs	r5, #104	; 0x68
 8009784:	1e4a      	subs	r2, r1, #1
 8009786:	4355      	muls	r5, r2
 8009788:	460e      	mov	r6, r1
 800978a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800978e:	f000 f975 	bl	8009a7c <_malloc_r>
 8009792:	4604      	mov	r4, r0
 8009794:	b140      	cbz	r0, 80097a8 <__sfmoreglue+0x28>
 8009796:	2100      	movs	r1, #0
 8009798:	e9c0 1600 	strd	r1, r6, [r0]
 800979c:	300c      	adds	r0, #12
 800979e:	60a0      	str	r0, [r4, #8]
 80097a0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80097a4:	f7ff fdaa 	bl	80092fc <memset>
 80097a8:	4620      	mov	r0, r4
 80097aa:	bd70      	pop	{r4, r5, r6, pc}

080097ac <__sfp_lock_acquire>:
 80097ac:	4801      	ldr	r0, [pc, #4]	; (80097b4 <__sfp_lock_acquire+0x8>)
 80097ae:	f000 b8b3 	b.w	8009918 <__retarget_lock_acquire_recursive>
 80097b2:	bf00      	nop
 80097b4:	200002f0 	.word	0x200002f0

080097b8 <__sfp_lock_release>:
 80097b8:	4801      	ldr	r0, [pc, #4]	; (80097c0 <__sfp_lock_release+0x8>)
 80097ba:	f000 b8ae 	b.w	800991a <__retarget_lock_release_recursive>
 80097be:	bf00      	nop
 80097c0:	200002f0 	.word	0x200002f0

080097c4 <__sinit_lock_acquire>:
 80097c4:	4801      	ldr	r0, [pc, #4]	; (80097cc <__sinit_lock_acquire+0x8>)
 80097c6:	f000 b8a7 	b.w	8009918 <__retarget_lock_acquire_recursive>
 80097ca:	bf00      	nop
 80097cc:	200002eb 	.word	0x200002eb

080097d0 <__sinit_lock_release>:
 80097d0:	4801      	ldr	r0, [pc, #4]	; (80097d8 <__sinit_lock_release+0x8>)
 80097d2:	f000 b8a2 	b.w	800991a <__retarget_lock_release_recursive>
 80097d6:	bf00      	nop
 80097d8:	200002eb 	.word	0x200002eb

080097dc <__sinit>:
 80097dc:	b510      	push	{r4, lr}
 80097de:	4604      	mov	r4, r0
 80097e0:	f7ff fff0 	bl	80097c4 <__sinit_lock_acquire>
 80097e4:	69a3      	ldr	r3, [r4, #24]
 80097e6:	b11b      	cbz	r3, 80097f0 <__sinit+0x14>
 80097e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80097ec:	f7ff bff0 	b.w	80097d0 <__sinit_lock_release>
 80097f0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80097f4:	6523      	str	r3, [r4, #80]	; 0x50
 80097f6:	4b13      	ldr	r3, [pc, #76]	; (8009844 <__sinit+0x68>)
 80097f8:	4a13      	ldr	r2, [pc, #76]	; (8009848 <__sinit+0x6c>)
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	62a2      	str	r2, [r4, #40]	; 0x28
 80097fe:	42a3      	cmp	r3, r4
 8009800:	bf08      	it	eq
 8009802:	2301      	moveq	r3, #1
 8009804:	4620      	mov	r0, r4
 8009806:	bf08      	it	eq
 8009808:	61a3      	streq	r3, [r4, #24]
 800980a:	f000 f81f 	bl	800984c <__sfp>
 800980e:	6060      	str	r0, [r4, #4]
 8009810:	4620      	mov	r0, r4
 8009812:	f000 f81b 	bl	800984c <__sfp>
 8009816:	60a0      	str	r0, [r4, #8]
 8009818:	4620      	mov	r0, r4
 800981a:	f000 f817 	bl	800984c <__sfp>
 800981e:	2200      	movs	r2, #0
 8009820:	2104      	movs	r1, #4
 8009822:	60e0      	str	r0, [r4, #12]
 8009824:	6860      	ldr	r0, [r4, #4]
 8009826:	f7ff ff81 	bl	800972c <std>
 800982a:	2201      	movs	r2, #1
 800982c:	2109      	movs	r1, #9
 800982e:	68a0      	ldr	r0, [r4, #8]
 8009830:	f7ff ff7c 	bl	800972c <std>
 8009834:	2202      	movs	r2, #2
 8009836:	2112      	movs	r1, #18
 8009838:	68e0      	ldr	r0, [r4, #12]
 800983a:	f7ff ff77 	bl	800972c <std>
 800983e:	2301      	movs	r3, #1
 8009840:	61a3      	str	r3, [r4, #24]
 8009842:	e7d1      	b.n	80097e8 <__sinit+0xc>
 8009844:	0800ba60 	.word	0x0800ba60
 8009848:	08009775 	.word	0x08009775

0800984c <__sfp>:
 800984c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800984e:	4607      	mov	r7, r0
 8009850:	f7ff ffac 	bl	80097ac <__sfp_lock_acquire>
 8009854:	4b1e      	ldr	r3, [pc, #120]	; (80098d0 <__sfp+0x84>)
 8009856:	681e      	ldr	r6, [r3, #0]
 8009858:	69b3      	ldr	r3, [r6, #24]
 800985a:	b913      	cbnz	r3, 8009862 <__sfp+0x16>
 800985c:	4630      	mov	r0, r6
 800985e:	f7ff ffbd 	bl	80097dc <__sinit>
 8009862:	3648      	adds	r6, #72	; 0x48
 8009864:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009868:	3b01      	subs	r3, #1
 800986a:	d503      	bpl.n	8009874 <__sfp+0x28>
 800986c:	6833      	ldr	r3, [r6, #0]
 800986e:	b30b      	cbz	r3, 80098b4 <__sfp+0x68>
 8009870:	6836      	ldr	r6, [r6, #0]
 8009872:	e7f7      	b.n	8009864 <__sfp+0x18>
 8009874:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009878:	b9d5      	cbnz	r5, 80098b0 <__sfp+0x64>
 800987a:	4b16      	ldr	r3, [pc, #88]	; (80098d4 <__sfp+0x88>)
 800987c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009880:	60e3      	str	r3, [r4, #12]
 8009882:	6665      	str	r5, [r4, #100]	; 0x64
 8009884:	f000 f847 	bl	8009916 <__retarget_lock_init_recursive>
 8009888:	f7ff ff96 	bl	80097b8 <__sfp_lock_release>
 800988c:	2208      	movs	r2, #8
 800988e:	4629      	mov	r1, r5
 8009890:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009894:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009898:	6025      	str	r5, [r4, #0]
 800989a:	61a5      	str	r5, [r4, #24]
 800989c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80098a0:	f7ff fd2c 	bl	80092fc <memset>
 80098a4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80098a8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80098ac:	4620      	mov	r0, r4
 80098ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80098b0:	3468      	adds	r4, #104	; 0x68
 80098b2:	e7d9      	b.n	8009868 <__sfp+0x1c>
 80098b4:	2104      	movs	r1, #4
 80098b6:	4638      	mov	r0, r7
 80098b8:	f7ff ff62 	bl	8009780 <__sfmoreglue>
 80098bc:	4604      	mov	r4, r0
 80098be:	6030      	str	r0, [r6, #0]
 80098c0:	2800      	cmp	r0, #0
 80098c2:	d1d5      	bne.n	8009870 <__sfp+0x24>
 80098c4:	f7ff ff78 	bl	80097b8 <__sfp_lock_release>
 80098c8:	230c      	movs	r3, #12
 80098ca:	603b      	str	r3, [r7, #0]
 80098cc:	e7ee      	b.n	80098ac <__sfp+0x60>
 80098ce:	bf00      	nop
 80098d0:	0800ba60 	.word	0x0800ba60
 80098d4:	ffff0001 	.word	0xffff0001

080098d8 <_fwalk_reent>:
 80098d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80098dc:	4606      	mov	r6, r0
 80098de:	4688      	mov	r8, r1
 80098e0:	2700      	movs	r7, #0
 80098e2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80098e6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80098ea:	f1b9 0901 	subs.w	r9, r9, #1
 80098ee:	d505      	bpl.n	80098fc <_fwalk_reent+0x24>
 80098f0:	6824      	ldr	r4, [r4, #0]
 80098f2:	2c00      	cmp	r4, #0
 80098f4:	d1f7      	bne.n	80098e6 <_fwalk_reent+0xe>
 80098f6:	4638      	mov	r0, r7
 80098f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098fc:	89ab      	ldrh	r3, [r5, #12]
 80098fe:	2b01      	cmp	r3, #1
 8009900:	d907      	bls.n	8009912 <_fwalk_reent+0x3a>
 8009902:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009906:	3301      	adds	r3, #1
 8009908:	d003      	beq.n	8009912 <_fwalk_reent+0x3a>
 800990a:	4629      	mov	r1, r5
 800990c:	4630      	mov	r0, r6
 800990e:	47c0      	blx	r8
 8009910:	4307      	orrs	r7, r0
 8009912:	3568      	adds	r5, #104	; 0x68
 8009914:	e7e9      	b.n	80098ea <_fwalk_reent+0x12>

08009916 <__retarget_lock_init_recursive>:
 8009916:	4770      	bx	lr

08009918 <__retarget_lock_acquire_recursive>:
 8009918:	4770      	bx	lr

0800991a <__retarget_lock_release_recursive>:
 800991a:	4770      	bx	lr

0800991c <__swhatbuf_r>:
 800991c:	b570      	push	{r4, r5, r6, lr}
 800991e:	460e      	mov	r6, r1
 8009920:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009924:	4614      	mov	r4, r2
 8009926:	2900      	cmp	r1, #0
 8009928:	461d      	mov	r5, r3
 800992a:	b096      	sub	sp, #88	; 0x58
 800992c:	da07      	bge.n	800993e <__swhatbuf_r+0x22>
 800992e:	2300      	movs	r3, #0
 8009930:	602b      	str	r3, [r5, #0]
 8009932:	89b3      	ldrh	r3, [r6, #12]
 8009934:	061a      	lsls	r2, r3, #24
 8009936:	d410      	bmi.n	800995a <__swhatbuf_r+0x3e>
 8009938:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800993c:	e00e      	b.n	800995c <__swhatbuf_r+0x40>
 800993e:	466a      	mov	r2, sp
 8009940:	f000 fc5a 	bl	800a1f8 <_fstat_r>
 8009944:	2800      	cmp	r0, #0
 8009946:	dbf2      	blt.n	800992e <__swhatbuf_r+0x12>
 8009948:	9a01      	ldr	r2, [sp, #4]
 800994a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800994e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009952:	425a      	negs	r2, r3
 8009954:	415a      	adcs	r2, r3
 8009956:	602a      	str	r2, [r5, #0]
 8009958:	e7ee      	b.n	8009938 <__swhatbuf_r+0x1c>
 800995a:	2340      	movs	r3, #64	; 0x40
 800995c:	2000      	movs	r0, #0
 800995e:	6023      	str	r3, [r4, #0]
 8009960:	b016      	add	sp, #88	; 0x58
 8009962:	bd70      	pop	{r4, r5, r6, pc}

08009964 <__smakebuf_r>:
 8009964:	898b      	ldrh	r3, [r1, #12]
 8009966:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009968:	079d      	lsls	r5, r3, #30
 800996a:	4606      	mov	r6, r0
 800996c:	460c      	mov	r4, r1
 800996e:	d507      	bpl.n	8009980 <__smakebuf_r+0x1c>
 8009970:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009974:	6023      	str	r3, [r4, #0]
 8009976:	6123      	str	r3, [r4, #16]
 8009978:	2301      	movs	r3, #1
 800997a:	6163      	str	r3, [r4, #20]
 800997c:	b002      	add	sp, #8
 800997e:	bd70      	pop	{r4, r5, r6, pc}
 8009980:	466a      	mov	r2, sp
 8009982:	ab01      	add	r3, sp, #4
 8009984:	f7ff ffca 	bl	800991c <__swhatbuf_r>
 8009988:	9900      	ldr	r1, [sp, #0]
 800998a:	4605      	mov	r5, r0
 800998c:	4630      	mov	r0, r6
 800998e:	f000 f875 	bl	8009a7c <_malloc_r>
 8009992:	b948      	cbnz	r0, 80099a8 <__smakebuf_r+0x44>
 8009994:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009998:	059a      	lsls	r2, r3, #22
 800999a:	d4ef      	bmi.n	800997c <__smakebuf_r+0x18>
 800999c:	f023 0303 	bic.w	r3, r3, #3
 80099a0:	f043 0302 	orr.w	r3, r3, #2
 80099a4:	81a3      	strh	r3, [r4, #12]
 80099a6:	e7e3      	b.n	8009970 <__smakebuf_r+0xc>
 80099a8:	4b0d      	ldr	r3, [pc, #52]	; (80099e0 <__smakebuf_r+0x7c>)
 80099aa:	62b3      	str	r3, [r6, #40]	; 0x28
 80099ac:	89a3      	ldrh	r3, [r4, #12]
 80099ae:	6020      	str	r0, [r4, #0]
 80099b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80099b4:	81a3      	strh	r3, [r4, #12]
 80099b6:	9b00      	ldr	r3, [sp, #0]
 80099b8:	6120      	str	r0, [r4, #16]
 80099ba:	6163      	str	r3, [r4, #20]
 80099bc:	9b01      	ldr	r3, [sp, #4]
 80099be:	b15b      	cbz	r3, 80099d8 <__smakebuf_r+0x74>
 80099c0:	4630      	mov	r0, r6
 80099c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80099c6:	f000 fc29 	bl	800a21c <_isatty_r>
 80099ca:	b128      	cbz	r0, 80099d8 <__smakebuf_r+0x74>
 80099cc:	89a3      	ldrh	r3, [r4, #12]
 80099ce:	f023 0303 	bic.w	r3, r3, #3
 80099d2:	f043 0301 	orr.w	r3, r3, #1
 80099d6:	81a3      	strh	r3, [r4, #12]
 80099d8:	89a0      	ldrh	r0, [r4, #12]
 80099da:	4305      	orrs	r5, r0
 80099dc:	81a5      	strh	r5, [r4, #12]
 80099de:	e7cd      	b.n	800997c <__smakebuf_r+0x18>
 80099e0:	08009775 	.word	0x08009775

080099e4 <_free_r>:
 80099e4:	b538      	push	{r3, r4, r5, lr}
 80099e6:	4605      	mov	r5, r0
 80099e8:	2900      	cmp	r1, #0
 80099ea:	d043      	beq.n	8009a74 <_free_r+0x90>
 80099ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80099f0:	1f0c      	subs	r4, r1, #4
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	bfb8      	it	lt
 80099f6:	18e4      	addlt	r4, r4, r3
 80099f8:	f000 fc40 	bl	800a27c <__malloc_lock>
 80099fc:	4a1e      	ldr	r2, [pc, #120]	; (8009a78 <_free_r+0x94>)
 80099fe:	6813      	ldr	r3, [r2, #0]
 8009a00:	4610      	mov	r0, r2
 8009a02:	b933      	cbnz	r3, 8009a12 <_free_r+0x2e>
 8009a04:	6063      	str	r3, [r4, #4]
 8009a06:	6014      	str	r4, [r2, #0]
 8009a08:	4628      	mov	r0, r5
 8009a0a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a0e:	f000 bc3b 	b.w	800a288 <__malloc_unlock>
 8009a12:	42a3      	cmp	r3, r4
 8009a14:	d90a      	bls.n	8009a2c <_free_r+0x48>
 8009a16:	6821      	ldr	r1, [r4, #0]
 8009a18:	1862      	adds	r2, r4, r1
 8009a1a:	4293      	cmp	r3, r2
 8009a1c:	bf01      	itttt	eq
 8009a1e:	681a      	ldreq	r2, [r3, #0]
 8009a20:	685b      	ldreq	r3, [r3, #4]
 8009a22:	1852      	addeq	r2, r2, r1
 8009a24:	6022      	streq	r2, [r4, #0]
 8009a26:	6063      	str	r3, [r4, #4]
 8009a28:	6004      	str	r4, [r0, #0]
 8009a2a:	e7ed      	b.n	8009a08 <_free_r+0x24>
 8009a2c:	461a      	mov	r2, r3
 8009a2e:	685b      	ldr	r3, [r3, #4]
 8009a30:	b10b      	cbz	r3, 8009a36 <_free_r+0x52>
 8009a32:	42a3      	cmp	r3, r4
 8009a34:	d9fa      	bls.n	8009a2c <_free_r+0x48>
 8009a36:	6811      	ldr	r1, [r2, #0]
 8009a38:	1850      	adds	r0, r2, r1
 8009a3a:	42a0      	cmp	r0, r4
 8009a3c:	d10b      	bne.n	8009a56 <_free_r+0x72>
 8009a3e:	6820      	ldr	r0, [r4, #0]
 8009a40:	4401      	add	r1, r0
 8009a42:	1850      	adds	r0, r2, r1
 8009a44:	4283      	cmp	r3, r0
 8009a46:	6011      	str	r1, [r2, #0]
 8009a48:	d1de      	bne.n	8009a08 <_free_r+0x24>
 8009a4a:	6818      	ldr	r0, [r3, #0]
 8009a4c:	685b      	ldr	r3, [r3, #4]
 8009a4e:	4401      	add	r1, r0
 8009a50:	6011      	str	r1, [r2, #0]
 8009a52:	6053      	str	r3, [r2, #4]
 8009a54:	e7d8      	b.n	8009a08 <_free_r+0x24>
 8009a56:	d902      	bls.n	8009a5e <_free_r+0x7a>
 8009a58:	230c      	movs	r3, #12
 8009a5a:	602b      	str	r3, [r5, #0]
 8009a5c:	e7d4      	b.n	8009a08 <_free_r+0x24>
 8009a5e:	6820      	ldr	r0, [r4, #0]
 8009a60:	1821      	adds	r1, r4, r0
 8009a62:	428b      	cmp	r3, r1
 8009a64:	bf01      	itttt	eq
 8009a66:	6819      	ldreq	r1, [r3, #0]
 8009a68:	685b      	ldreq	r3, [r3, #4]
 8009a6a:	1809      	addeq	r1, r1, r0
 8009a6c:	6021      	streq	r1, [r4, #0]
 8009a6e:	6063      	str	r3, [r4, #4]
 8009a70:	6054      	str	r4, [r2, #4]
 8009a72:	e7c9      	b.n	8009a08 <_free_r+0x24>
 8009a74:	bd38      	pop	{r3, r4, r5, pc}
 8009a76:	bf00      	nop
 8009a78:	20000140 	.word	0x20000140

08009a7c <_malloc_r>:
 8009a7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a7e:	1ccd      	adds	r5, r1, #3
 8009a80:	f025 0503 	bic.w	r5, r5, #3
 8009a84:	3508      	adds	r5, #8
 8009a86:	2d0c      	cmp	r5, #12
 8009a88:	bf38      	it	cc
 8009a8a:	250c      	movcc	r5, #12
 8009a8c:	2d00      	cmp	r5, #0
 8009a8e:	4606      	mov	r6, r0
 8009a90:	db01      	blt.n	8009a96 <_malloc_r+0x1a>
 8009a92:	42a9      	cmp	r1, r5
 8009a94:	d903      	bls.n	8009a9e <_malloc_r+0x22>
 8009a96:	230c      	movs	r3, #12
 8009a98:	6033      	str	r3, [r6, #0]
 8009a9a:	2000      	movs	r0, #0
 8009a9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a9e:	f000 fbed 	bl	800a27c <__malloc_lock>
 8009aa2:	4921      	ldr	r1, [pc, #132]	; (8009b28 <_malloc_r+0xac>)
 8009aa4:	680a      	ldr	r2, [r1, #0]
 8009aa6:	4614      	mov	r4, r2
 8009aa8:	b99c      	cbnz	r4, 8009ad2 <_malloc_r+0x56>
 8009aaa:	4f20      	ldr	r7, [pc, #128]	; (8009b2c <_malloc_r+0xb0>)
 8009aac:	683b      	ldr	r3, [r7, #0]
 8009aae:	b923      	cbnz	r3, 8009aba <_malloc_r+0x3e>
 8009ab0:	4621      	mov	r1, r4
 8009ab2:	4630      	mov	r0, r6
 8009ab4:	f000 fb2a 	bl	800a10c <_sbrk_r>
 8009ab8:	6038      	str	r0, [r7, #0]
 8009aba:	4629      	mov	r1, r5
 8009abc:	4630      	mov	r0, r6
 8009abe:	f000 fb25 	bl	800a10c <_sbrk_r>
 8009ac2:	1c43      	adds	r3, r0, #1
 8009ac4:	d123      	bne.n	8009b0e <_malloc_r+0x92>
 8009ac6:	230c      	movs	r3, #12
 8009ac8:	4630      	mov	r0, r6
 8009aca:	6033      	str	r3, [r6, #0]
 8009acc:	f000 fbdc 	bl	800a288 <__malloc_unlock>
 8009ad0:	e7e3      	b.n	8009a9a <_malloc_r+0x1e>
 8009ad2:	6823      	ldr	r3, [r4, #0]
 8009ad4:	1b5b      	subs	r3, r3, r5
 8009ad6:	d417      	bmi.n	8009b08 <_malloc_r+0x8c>
 8009ad8:	2b0b      	cmp	r3, #11
 8009ada:	d903      	bls.n	8009ae4 <_malloc_r+0x68>
 8009adc:	6023      	str	r3, [r4, #0]
 8009ade:	441c      	add	r4, r3
 8009ae0:	6025      	str	r5, [r4, #0]
 8009ae2:	e004      	b.n	8009aee <_malloc_r+0x72>
 8009ae4:	6863      	ldr	r3, [r4, #4]
 8009ae6:	42a2      	cmp	r2, r4
 8009ae8:	bf0c      	ite	eq
 8009aea:	600b      	streq	r3, [r1, #0]
 8009aec:	6053      	strne	r3, [r2, #4]
 8009aee:	4630      	mov	r0, r6
 8009af0:	f000 fbca 	bl	800a288 <__malloc_unlock>
 8009af4:	f104 000b 	add.w	r0, r4, #11
 8009af8:	1d23      	adds	r3, r4, #4
 8009afa:	f020 0007 	bic.w	r0, r0, #7
 8009afe:	1ac2      	subs	r2, r0, r3
 8009b00:	d0cc      	beq.n	8009a9c <_malloc_r+0x20>
 8009b02:	1a1b      	subs	r3, r3, r0
 8009b04:	50a3      	str	r3, [r4, r2]
 8009b06:	e7c9      	b.n	8009a9c <_malloc_r+0x20>
 8009b08:	4622      	mov	r2, r4
 8009b0a:	6864      	ldr	r4, [r4, #4]
 8009b0c:	e7cc      	b.n	8009aa8 <_malloc_r+0x2c>
 8009b0e:	1cc4      	adds	r4, r0, #3
 8009b10:	f024 0403 	bic.w	r4, r4, #3
 8009b14:	42a0      	cmp	r0, r4
 8009b16:	d0e3      	beq.n	8009ae0 <_malloc_r+0x64>
 8009b18:	1a21      	subs	r1, r4, r0
 8009b1a:	4630      	mov	r0, r6
 8009b1c:	f000 faf6 	bl	800a10c <_sbrk_r>
 8009b20:	3001      	adds	r0, #1
 8009b22:	d1dd      	bne.n	8009ae0 <_malloc_r+0x64>
 8009b24:	e7cf      	b.n	8009ac6 <_malloc_r+0x4a>
 8009b26:	bf00      	nop
 8009b28:	20000140 	.word	0x20000140
 8009b2c:	20000144 	.word	0x20000144

08009b30 <__sfputc_r>:
 8009b30:	6893      	ldr	r3, [r2, #8]
 8009b32:	b410      	push	{r4}
 8009b34:	3b01      	subs	r3, #1
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	6093      	str	r3, [r2, #8]
 8009b3a:	da07      	bge.n	8009b4c <__sfputc_r+0x1c>
 8009b3c:	6994      	ldr	r4, [r2, #24]
 8009b3e:	42a3      	cmp	r3, r4
 8009b40:	db01      	blt.n	8009b46 <__sfputc_r+0x16>
 8009b42:	290a      	cmp	r1, #10
 8009b44:	d102      	bne.n	8009b4c <__sfputc_r+0x1c>
 8009b46:	bc10      	pop	{r4}
 8009b48:	f7ff bc6e 	b.w	8009428 <__swbuf_r>
 8009b4c:	6813      	ldr	r3, [r2, #0]
 8009b4e:	1c58      	adds	r0, r3, #1
 8009b50:	6010      	str	r0, [r2, #0]
 8009b52:	7019      	strb	r1, [r3, #0]
 8009b54:	4608      	mov	r0, r1
 8009b56:	bc10      	pop	{r4}
 8009b58:	4770      	bx	lr

08009b5a <__sfputs_r>:
 8009b5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b5c:	4606      	mov	r6, r0
 8009b5e:	460f      	mov	r7, r1
 8009b60:	4614      	mov	r4, r2
 8009b62:	18d5      	adds	r5, r2, r3
 8009b64:	42ac      	cmp	r4, r5
 8009b66:	d101      	bne.n	8009b6c <__sfputs_r+0x12>
 8009b68:	2000      	movs	r0, #0
 8009b6a:	e007      	b.n	8009b7c <__sfputs_r+0x22>
 8009b6c:	463a      	mov	r2, r7
 8009b6e:	4630      	mov	r0, r6
 8009b70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b74:	f7ff ffdc 	bl	8009b30 <__sfputc_r>
 8009b78:	1c43      	adds	r3, r0, #1
 8009b7a:	d1f3      	bne.n	8009b64 <__sfputs_r+0xa>
 8009b7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009b80 <_vfiprintf_r>:
 8009b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b84:	460d      	mov	r5, r1
 8009b86:	4614      	mov	r4, r2
 8009b88:	4698      	mov	r8, r3
 8009b8a:	4606      	mov	r6, r0
 8009b8c:	b09d      	sub	sp, #116	; 0x74
 8009b8e:	b118      	cbz	r0, 8009b98 <_vfiprintf_r+0x18>
 8009b90:	6983      	ldr	r3, [r0, #24]
 8009b92:	b90b      	cbnz	r3, 8009b98 <_vfiprintf_r+0x18>
 8009b94:	f7ff fe22 	bl	80097dc <__sinit>
 8009b98:	4b89      	ldr	r3, [pc, #548]	; (8009dc0 <_vfiprintf_r+0x240>)
 8009b9a:	429d      	cmp	r5, r3
 8009b9c:	d11b      	bne.n	8009bd6 <_vfiprintf_r+0x56>
 8009b9e:	6875      	ldr	r5, [r6, #4]
 8009ba0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009ba2:	07d9      	lsls	r1, r3, #31
 8009ba4:	d405      	bmi.n	8009bb2 <_vfiprintf_r+0x32>
 8009ba6:	89ab      	ldrh	r3, [r5, #12]
 8009ba8:	059a      	lsls	r2, r3, #22
 8009baa:	d402      	bmi.n	8009bb2 <_vfiprintf_r+0x32>
 8009bac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009bae:	f7ff feb3 	bl	8009918 <__retarget_lock_acquire_recursive>
 8009bb2:	89ab      	ldrh	r3, [r5, #12]
 8009bb4:	071b      	lsls	r3, r3, #28
 8009bb6:	d501      	bpl.n	8009bbc <_vfiprintf_r+0x3c>
 8009bb8:	692b      	ldr	r3, [r5, #16]
 8009bba:	b9eb      	cbnz	r3, 8009bf8 <_vfiprintf_r+0x78>
 8009bbc:	4629      	mov	r1, r5
 8009bbe:	4630      	mov	r0, r6
 8009bc0:	f7ff fc84 	bl	80094cc <__swsetup_r>
 8009bc4:	b1c0      	cbz	r0, 8009bf8 <_vfiprintf_r+0x78>
 8009bc6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009bc8:	07dc      	lsls	r4, r3, #31
 8009bca:	d50e      	bpl.n	8009bea <_vfiprintf_r+0x6a>
 8009bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8009bd0:	b01d      	add	sp, #116	; 0x74
 8009bd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bd6:	4b7b      	ldr	r3, [pc, #492]	; (8009dc4 <_vfiprintf_r+0x244>)
 8009bd8:	429d      	cmp	r5, r3
 8009bda:	d101      	bne.n	8009be0 <_vfiprintf_r+0x60>
 8009bdc:	68b5      	ldr	r5, [r6, #8]
 8009bde:	e7df      	b.n	8009ba0 <_vfiprintf_r+0x20>
 8009be0:	4b79      	ldr	r3, [pc, #484]	; (8009dc8 <_vfiprintf_r+0x248>)
 8009be2:	429d      	cmp	r5, r3
 8009be4:	bf08      	it	eq
 8009be6:	68f5      	ldreq	r5, [r6, #12]
 8009be8:	e7da      	b.n	8009ba0 <_vfiprintf_r+0x20>
 8009bea:	89ab      	ldrh	r3, [r5, #12]
 8009bec:	0598      	lsls	r0, r3, #22
 8009bee:	d4ed      	bmi.n	8009bcc <_vfiprintf_r+0x4c>
 8009bf0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009bf2:	f7ff fe92 	bl	800991a <__retarget_lock_release_recursive>
 8009bf6:	e7e9      	b.n	8009bcc <_vfiprintf_r+0x4c>
 8009bf8:	2300      	movs	r3, #0
 8009bfa:	9309      	str	r3, [sp, #36]	; 0x24
 8009bfc:	2320      	movs	r3, #32
 8009bfe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009c02:	2330      	movs	r3, #48	; 0x30
 8009c04:	f04f 0901 	mov.w	r9, #1
 8009c08:	f8cd 800c 	str.w	r8, [sp, #12]
 8009c0c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8009dcc <_vfiprintf_r+0x24c>
 8009c10:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009c14:	4623      	mov	r3, r4
 8009c16:	469a      	mov	sl, r3
 8009c18:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c1c:	b10a      	cbz	r2, 8009c22 <_vfiprintf_r+0xa2>
 8009c1e:	2a25      	cmp	r2, #37	; 0x25
 8009c20:	d1f9      	bne.n	8009c16 <_vfiprintf_r+0x96>
 8009c22:	ebba 0b04 	subs.w	fp, sl, r4
 8009c26:	d00b      	beq.n	8009c40 <_vfiprintf_r+0xc0>
 8009c28:	465b      	mov	r3, fp
 8009c2a:	4622      	mov	r2, r4
 8009c2c:	4629      	mov	r1, r5
 8009c2e:	4630      	mov	r0, r6
 8009c30:	f7ff ff93 	bl	8009b5a <__sfputs_r>
 8009c34:	3001      	adds	r0, #1
 8009c36:	f000 80aa 	beq.w	8009d8e <_vfiprintf_r+0x20e>
 8009c3a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c3c:	445a      	add	r2, fp
 8009c3e:	9209      	str	r2, [sp, #36]	; 0x24
 8009c40:	f89a 3000 	ldrb.w	r3, [sl]
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	f000 80a2 	beq.w	8009d8e <_vfiprintf_r+0x20e>
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	f04f 32ff 	mov.w	r2, #4294967295
 8009c50:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c54:	f10a 0a01 	add.w	sl, sl, #1
 8009c58:	9304      	str	r3, [sp, #16]
 8009c5a:	9307      	str	r3, [sp, #28]
 8009c5c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009c60:	931a      	str	r3, [sp, #104]	; 0x68
 8009c62:	4654      	mov	r4, sl
 8009c64:	2205      	movs	r2, #5
 8009c66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c6a:	4858      	ldr	r0, [pc, #352]	; (8009dcc <_vfiprintf_r+0x24c>)
 8009c6c:	f000 faf8 	bl	800a260 <memchr>
 8009c70:	9a04      	ldr	r2, [sp, #16]
 8009c72:	b9d8      	cbnz	r0, 8009cac <_vfiprintf_r+0x12c>
 8009c74:	06d1      	lsls	r1, r2, #27
 8009c76:	bf44      	itt	mi
 8009c78:	2320      	movmi	r3, #32
 8009c7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009c7e:	0713      	lsls	r3, r2, #28
 8009c80:	bf44      	itt	mi
 8009c82:	232b      	movmi	r3, #43	; 0x2b
 8009c84:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009c88:	f89a 3000 	ldrb.w	r3, [sl]
 8009c8c:	2b2a      	cmp	r3, #42	; 0x2a
 8009c8e:	d015      	beq.n	8009cbc <_vfiprintf_r+0x13c>
 8009c90:	4654      	mov	r4, sl
 8009c92:	2000      	movs	r0, #0
 8009c94:	f04f 0c0a 	mov.w	ip, #10
 8009c98:	9a07      	ldr	r2, [sp, #28]
 8009c9a:	4621      	mov	r1, r4
 8009c9c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ca0:	3b30      	subs	r3, #48	; 0x30
 8009ca2:	2b09      	cmp	r3, #9
 8009ca4:	d94e      	bls.n	8009d44 <_vfiprintf_r+0x1c4>
 8009ca6:	b1b0      	cbz	r0, 8009cd6 <_vfiprintf_r+0x156>
 8009ca8:	9207      	str	r2, [sp, #28]
 8009caa:	e014      	b.n	8009cd6 <_vfiprintf_r+0x156>
 8009cac:	eba0 0308 	sub.w	r3, r0, r8
 8009cb0:	fa09 f303 	lsl.w	r3, r9, r3
 8009cb4:	4313      	orrs	r3, r2
 8009cb6:	46a2      	mov	sl, r4
 8009cb8:	9304      	str	r3, [sp, #16]
 8009cba:	e7d2      	b.n	8009c62 <_vfiprintf_r+0xe2>
 8009cbc:	9b03      	ldr	r3, [sp, #12]
 8009cbe:	1d19      	adds	r1, r3, #4
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	9103      	str	r1, [sp, #12]
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	bfbb      	ittet	lt
 8009cc8:	425b      	neglt	r3, r3
 8009cca:	f042 0202 	orrlt.w	r2, r2, #2
 8009cce:	9307      	strge	r3, [sp, #28]
 8009cd0:	9307      	strlt	r3, [sp, #28]
 8009cd2:	bfb8      	it	lt
 8009cd4:	9204      	strlt	r2, [sp, #16]
 8009cd6:	7823      	ldrb	r3, [r4, #0]
 8009cd8:	2b2e      	cmp	r3, #46	; 0x2e
 8009cda:	d10c      	bne.n	8009cf6 <_vfiprintf_r+0x176>
 8009cdc:	7863      	ldrb	r3, [r4, #1]
 8009cde:	2b2a      	cmp	r3, #42	; 0x2a
 8009ce0:	d135      	bne.n	8009d4e <_vfiprintf_r+0x1ce>
 8009ce2:	9b03      	ldr	r3, [sp, #12]
 8009ce4:	3402      	adds	r4, #2
 8009ce6:	1d1a      	adds	r2, r3, #4
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	9203      	str	r2, [sp, #12]
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	bfb8      	it	lt
 8009cf0:	f04f 33ff 	movlt.w	r3, #4294967295
 8009cf4:	9305      	str	r3, [sp, #20]
 8009cf6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009ddc <_vfiprintf_r+0x25c>
 8009cfa:	2203      	movs	r2, #3
 8009cfc:	4650      	mov	r0, sl
 8009cfe:	7821      	ldrb	r1, [r4, #0]
 8009d00:	f000 faae 	bl	800a260 <memchr>
 8009d04:	b140      	cbz	r0, 8009d18 <_vfiprintf_r+0x198>
 8009d06:	2340      	movs	r3, #64	; 0x40
 8009d08:	eba0 000a 	sub.w	r0, r0, sl
 8009d0c:	fa03 f000 	lsl.w	r0, r3, r0
 8009d10:	9b04      	ldr	r3, [sp, #16]
 8009d12:	3401      	adds	r4, #1
 8009d14:	4303      	orrs	r3, r0
 8009d16:	9304      	str	r3, [sp, #16]
 8009d18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d1c:	2206      	movs	r2, #6
 8009d1e:	482c      	ldr	r0, [pc, #176]	; (8009dd0 <_vfiprintf_r+0x250>)
 8009d20:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009d24:	f000 fa9c 	bl	800a260 <memchr>
 8009d28:	2800      	cmp	r0, #0
 8009d2a:	d03f      	beq.n	8009dac <_vfiprintf_r+0x22c>
 8009d2c:	4b29      	ldr	r3, [pc, #164]	; (8009dd4 <_vfiprintf_r+0x254>)
 8009d2e:	bb1b      	cbnz	r3, 8009d78 <_vfiprintf_r+0x1f8>
 8009d30:	9b03      	ldr	r3, [sp, #12]
 8009d32:	3307      	adds	r3, #7
 8009d34:	f023 0307 	bic.w	r3, r3, #7
 8009d38:	3308      	adds	r3, #8
 8009d3a:	9303      	str	r3, [sp, #12]
 8009d3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d3e:	443b      	add	r3, r7
 8009d40:	9309      	str	r3, [sp, #36]	; 0x24
 8009d42:	e767      	b.n	8009c14 <_vfiprintf_r+0x94>
 8009d44:	460c      	mov	r4, r1
 8009d46:	2001      	movs	r0, #1
 8009d48:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d4c:	e7a5      	b.n	8009c9a <_vfiprintf_r+0x11a>
 8009d4e:	2300      	movs	r3, #0
 8009d50:	f04f 0c0a 	mov.w	ip, #10
 8009d54:	4619      	mov	r1, r3
 8009d56:	3401      	adds	r4, #1
 8009d58:	9305      	str	r3, [sp, #20]
 8009d5a:	4620      	mov	r0, r4
 8009d5c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d60:	3a30      	subs	r2, #48	; 0x30
 8009d62:	2a09      	cmp	r2, #9
 8009d64:	d903      	bls.n	8009d6e <_vfiprintf_r+0x1ee>
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d0c5      	beq.n	8009cf6 <_vfiprintf_r+0x176>
 8009d6a:	9105      	str	r1, [sp, #20]
 8009d6c:	e7c3      	b.n	8009cf6 <_vfiprintf_r+0x176>
 8009d6e:	4604      	mov	r4, r0
 8009d70:	2301      	movs	r3, #1
 8009d72:	fb0c 2101 	mla	r1, ip, r1, r2
 8009d76:	e7f0      	b.n	8009d5a <_vfiprintf_r+0x1da>
 8009d78:	ab03      	add	r3, sp, #12
 8009d7a:	9300      	str	r3, [sp, #0]
 8009d7c:	462a      	mov	r2, r5
 8009d7e:	4630      	mov	r0, r6
 8009d80:	4b15      	ldr	r3, [pc, #84]	; (8009dd8 <_vfiprintf_r+0x258>)
 8009d82:	a904      	add	r1, sp, #16
 8009d84:	f3af 8000 	nop.w
 8009d88:	4607      	mov	r7, r0
 8009d8a:	1c78      	adds	r0, r7, #1
 8009d8c:	d1d6      	bne.n	8009d3c <_vfiprintf_r+0x1bc>
 8009d8e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009d90:	07d9      	lsls	r1, r3, #31
 8009d92:	d405      	bmi.n	8009da0 <_vfiprintf_r+0x220>
 8009d94:	89ab      	ldrh	r3, [r5, #12]
 8009d96:	059a      	lsls	r2, r3, #22
 8009d98:	d402      	bmi.n	8009da0 <_vfiprintf_r+0x220>
 8009d9a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009d9c:	f7ff fdbd 	bl	800991a <__retarget_lock_release_recursive>
 8009da0:	89ab      	ldrh	r3, [r5, #12]
 8009da2:	065b      	lsls	r3, r3, #25
 8009da4:	f53f af12 	bmi.w	8009bcc <_vfiprintf_r+0x4c>
 8009da8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009daa:	e711      	b.n	8009bd0 <_vfiprintf_r+0x50>
 8009dac:	ab03      	add	r3, sp, #12
 8009dae:	9300      	str	r3, [sp, #0]
 8009db0:	462a      	mov	r2, r5
 8009db2:	4630      	mov	r0, r6
 8009db4:	4b08      	ldr	r3, [pc, #32]	; (8009dd8 <_vfiprintf_r+0x258>)
 8009db6:	a904      	add	r1, sp, #16
 8009db8:	f000 f882 	bl	8009ec0 <_printf_i>
 8009dbc:	e7e4      	b.n	8009d88 <_vfiprintf_r+0x208>
 8009dbe:	bf00      	nop
 8009dc0:	0800ba84 	.word	0x0800ba84
 8009dc4:	0800baa4 	.word	0x0800baa4
 8009dc8:	0800ba64 	.word	0x0800ba64
 8009dcc:	0800bac4 	.word	0x0800bac4
 8009dd0:	0800bace 	.word	0x0800bace
 8009dd4:	00000000 	.word	0x00000000
 8009dd8:	08009b5b 	.word	0x08009b5b
 8009ddc:	0800baca 	.word	0x0800baca

08009de0 <_printf_common>:
 8009de0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009de4:	4616      	mov	r6, r2
 8009de6:	4699      	mov	r9, r3
 8009de8:	688a      	ldr	r2, [r1, #8]
 8009dea:	690b      	ldr	r3, [r1, #16]
 8009dec:	4607      	mov	r7, r0
 8009dee:	4293      	cmp	r3, r2
 8009df0:	bfb8      	it	lt
 8009df2:	4613      	movlt	r3, r2
 8009df4:	6033      	str	r3, [r6, #0]
 8009df6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009dfa:	460c      	mov	r4, r1
 8009dfc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009e00:	b10a      	cbz	r2, 8009e06 <_printf_common+0x26>
 8009e02:	3301      	adds	r3, #1
 8009e04:	6033      	str	r3, [r6, #0]
 8009e06:	6823      	ldr	r3, [r4, #0]
 8009e08:	0699      	lsls	r1, r3, #26
 8009e0a:	bf42      	ittt	mi
 8009e0c:	6833      	ldrmi	r3, [r6, #0]
 8009e0e:	3302      	addmi	r3, #2
 8009e10:	6033      	strmi	r3, [r6, #0]
 8009e12:	6825      	ldr	r5, [r4, #0]
 8009e14:	f015 0506 	ands.w	r5, r5, #6
 8009e18:	d106      	bne.n	8009e28 <_printf_common+0x48>
 8009e1a:	f104 0a19 	add.w	sl, r4, #25
 8009e1e:	68e3      	ldr	r3, [r4, #12]
 8009e20:	6832      	ldr	r2, [r6, #0]
 8009e22:	1a9b      	subs	r3, r3, r2
 8009e24:	42ab      	cmp	r3, r5
 8009e26:	dc28      	bgt.n	8009e7a <_printf_common+0x9a>
 8009e28:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009e2c:	1e13      	subs	r3, r2, #0
 8009e2e:	6822      	ldr	r2, [r4, #0]
 8009e30:	bf18      	it	ne
 8009e32:	2301      	movne	r3, #1
 8009e34:	0692      	lsls	r2, r2, #26
 8009e36:	d42d      	bmi.n	8009e94 <_printf_common+0xb4>
 8009e38:	4649      	mov	r1, r9
 8009e3a:	4638      	mov	r0, r7
 8009e3c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009e40:	47c0      	blx	r8
 8009e42:	3001      	adds	r0, #1
 8009e44:	d020      	beq.n	8009e88 <_printf_common+0xa8>
 8009e46:	6823      	ldr	r3, [r4, #0]
 8009e48:	68e5      	ldr	r5, [r4, #12]
 8009e4a:	f003 0306 	and.w	r3, r3, #6
 8009e4e:	2b04      	cmp	r3, #4
 8009e50:	bf18      	it	ne
 8009e52:	2500      	movne	r5, #0
 8009e54:	6832      	ldr	r2, [r6, #0]
 8009e56:	f04f 0600 	mov.w	r6, #0
 8009e5a:	68a3      	ldr	r3, [r4, #8]
 8009e5c:	bf08      	it	eq
 8009e5e:	1aad      	subeq	r5, r5, r2
 8009e60:	6922      	ldr	r2, [r4, #16]
 8009e62:	bf08      	it	eq
 8009e64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009e68:	4293      	cmp	r3, r2
 8009e6a:	bfc4      	itt	gt
 8009e6c:	1a9b      	subgt	r3, r3, r2
 8009e6e:	18ed      	addgt	r5, r5, r3
 8009e70:	341a      	adds	r4, #26
 8009e72:	42b5      	cmp	r5, r6
 8009e74:	d11a      	bne.n	8009eac <_printf_common+0xcc>
 8009e76:	2000      	movs	r0, #0
 8009e78:	e008      	b.n	8009e8c <_printf_common+0xac>
 8009e7a:	2301      	movs	r3, #1
 8009e7c:	4652      	mov	r2, sl
 8009e7e:	4649      	mov	r1, r9
 8009e80:	4638      	mov	r0, r7
 8009e82:	47c0      	blx	r8
 8009e84:	3001      	adds	r0, #1
 8009e86:	d103      	bne.n	8009e90 <_printf_common+0xb0>
 8009e88:	f04f 30ff 	mov.w	r0, #4294967295
 8009e8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e90:	3501      	adds	r5, #1
 8009e92:	e7c4      	b.n	8009e1e <_printf_common+0x3e>
 8009e94:	2030      	movs	r0, #48	; 0x30
 8009e96:	18e1      	adds	r1, r4, r3
 8009e98:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009e9c:	1c5a      	adds	r2, r3, #1
 8009e9e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009ea2:	4422      	add	r2, r4
 8009ea4:	3302      	adds	r3, #2
 8009ea6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009eaa:	e7c5      	b.n	8009e38 <_printf_common+0x58>
 8009eac:	2301      	movs	r3, #1
 8009eae:	4622      	mov	r2, r4
 8009eb0:	4649      	mov	r1, r9
 8009eb2:	4638      	mov	r0, r7
 8009eb4:	47c0      	blx	r8
 8009eb6:	3001      	adds	r0, #1
 8009eb8:	d0e6      	beq.n	8009e88 <_printf_common+0xa8>
 8009eba:	3601      	adds	r6, #1
 8009ebc:	e7d9      	b.n	8009e72 <_printf_common+0x92>
	...

08009ec0 <_printf_i>:
 8009ec0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009ec4:	460c      	mov	r4, r1
 8009ec6:	7e27      	ldrb	r7, [r4, #24]
 8009ec8:	4691      	mov	r9, r2
 8009eca:	2f78      	cmp	r7, #120	; 0x78
 8009ecc:	4680      	mov	r8, r0
 8009ece:	469a      	mov	sl, r3
 8009ed0:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009ed2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009ed6:	d807      	bhi.n	8009ee8 <_printf_i+0x28>
 8009ed8:	2f62      	cmp	r7, #98	; 0x62
 8009eda:	d80a      	bhi.n	8009ef2 <_printf_i+0x32>
 8009edc:	2f00      	cmp	r7, #0
 8009ede:	f000 80d9 	beq.w	800a094 <_printf_i+0x1d4>
 8009ee2:	2f58      	cmp	r7, #88	; 0x58
 8009ee4:	f000 80a4 	beq.w	800a030 <_printf_i+0x170>
 8009ee8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009eec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009ef0:	e03a      	b.n	8009f68 <_printf_i+0xa8>
 8009ef2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009ef6:	2b15      	cmp	r3, #21
 8009ef8:	d8f6      	bhi.n	8009ee8 <_printf_i+0x28>
 8009efa:	a001      	add	r0, pc, #4	; (adr r0, 8009f00 <_printf_i+0x40>)
 8009efc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009f00:	08009f59 	.word	0x08009f59
 8009f04:	08009f6d 	.word	0x08009f6d
 8009f08:	08009ee9 	.word	0x08009ee9
 8009f0c:	08009ee9 	.word	0x08009ee9
 8009f10:	08009ee9 	.word	0x08009ee9
 8009f14:	08009ee9 	.word	0x08009ee9
 8009f18:	08009f6d 	.word	0x08009f6d
 8009f1c:	08009ee9 	.word	0x08009ee9
 8009f20:	08009ee9 	.word	0x08009ee9
 8009f24:	08009ee9 	.word	0x08009ee9
 8009f28:	08009ee9 	.word	0x08009ee9
 8009f2c:	0800a07b 	.word	0x0800a07b
 8009f30:	08009f9d 	.word	0x08009f9d
 8009f34:	0800a05d 	.word	0x0800a05d
 8009f38:	08009ee9 	.word	0x08009ee9
 8009f3c:	08009ee9 	.word	0x08009ee9
 8009f40:	0800a09d 	.word	0x0800a09d
 8009f44:	08009ee9 	.word	0x08009ee9
 8009f48:	08009f9d 	.word	0x08009f9d
 8009f4c:	08009ee9 	.word	0x08009ee9
 8009f50:	08009ee9 	.word	0x08009ee9
 8009f54:	0800a065 	.word	0x0800a065
 8009f58:	680b      	ldr	r3, [r1, #0]
 8009f5a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009f5e:	1d1a      	adds	r2, r3, #4
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	600a      	str	r2, [r1, #0]
 8009f64:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009f68:	2301      	movs	r3, #1
 8009f6a:	e0a4      	b.n	800a0b6 <_printf_i+0x1f6>
 8009f6c:	6825      	ldr	r5, [r4, #0]
 8009f6e:	6808      	ldr	r0, [r1, #0]
 8009f70:	062e      	lsls	r6, r5, #24
 8009f72:	f100 0304 	add.w	r3, r0, #4
 8009f76:	d50a      	bpl.n	8009f8e <_printf_i+0xce>
 8009f78:	6805      	ldr	r5, [r0, #0]
 8009f7a:	600b      	str	r3, [r1, #0]
 8009f7c:	2d00      	cmp	r5, #0
 8009f7e:	da03      	bge.n	8009f88 <_printf_i+0xc8>
 8009f80:	232d      	movs	r3, #45	; 0x2d
 8009f82:	426d      	negs	r5, r5
 8009f84:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009f88:	230a      	movs	r3, #10
 8009f8a:	485e      	ldr	r0, [pc, #376]	; (800a104 <_printf_i+0x244>)
 8009f8c:	e019      	b.n	8009fc2 <_printf_i+0x102>
 8009f8e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009f92:	6805      	ldr	r5, [r0, #0]
 8009f94:	600b      	str	r3, [r1, #0]
 8009f96:	bf18      	it	ne
 8009f98:	b22d      	sxthne	r5, r5
 8009f9a:	e7ef      	b.n	8009f7c <_printf_i+0xbc>
 8009f9c:	680b      	ldr	r3, [r1, #0]
 8009f9e:	6825      	ldr	r5, [r4, #0]
 8009fa0:	1d18      	adds	r0, r3, #4
 8009fa2:	6008      	str	r0, [r1, #0]
 8009fa4:	0628      	lsls	r0, r5, #24
 8009fa6:	d501      	bpl.n	8009fac <_printf_i+0xec>
 8009fa8:	681d      	ldr	r5, [r3, #0]
 8009faa:	e002      	b.n	8009fb2 <_printf_i+0xf2>
 8009fac:	0669      	lsls	r1, r5, #25
 8009fae:	d5fb      	bpl.n	8009fa8 <_printf_i+0xe8>
 8009fb0:	881d      	ldrh	r5, [r3, #0]
 8009fb2:	2f6f      	cmp	r7, #111	; 0x6f
 8009fb4:	bf0c      	ite	eq
 8009fb6:	2308      	moveq	r3, #8
 8009fb8:	230a      	movne	r3, #10
 8009fba:	4852      	ldr	r0, [pc, #328]	; (800a104 <_printf_i+0x244>)
 8009fbc:	2100      	movs	r1, #0
 8009fbe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009fc2:	6866      	ldr	r6, [r4, #4]
 8009fc4:	2e00      	cmp	r6, #0
 8009fc6:	bfa8      	it	ge
 8009fc8:	6821      	ldrge	r1, [r4, #0]
 8009fca:	60a6      	str	r6, [r4, #8]
 8009fcc:	bfa4      	itt	ge
 8009fce:	f021 0104 	bicge.w	r1, r1, #4
 8009fd2:	6021      	strge	r1, [r4, #0]
 8009fd4:	b90d      	cbnz	r5, 8009fda <_printf_i+0x11a>
 8009fd6:	2e00      	cmp	r6, #0
 8009fd8:	d04d      	beq.n	800a076 <_printf_i+0x1b6>
 8009fda:	4616      	mov	r6, r2
 8009fdc:	fbb5 f1f3 	udiv	r1, r5, r3
 8009fe0:	fb03 5711 	mls	r7, r3, r1, r5
 8009fe4:	5dc7      	ldrb	r7, [r0, r7]
 8009fe6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009fea:	462f      	mov	r7, r5
 8009fec:	42bb      	cmp	r3, r7
 8009fee:	460d      	mov	r5, r1
 8009ff0:	d9f4      	bls.n	8009fdc <_printf_i+0x11c>
 8009ff2:	2b08      	cmp	r3, #8
 8009ff4:	d10b      	bne.n	800a00e <_printf_i+0x14e>
 8009ff6:	6823      	ldr	r3, [r4, #0]
 8009ff8:	07df      	lsls	r7, r3, #31
 8009ffa:	d508      	bpl.n	800a00e <_printf_i+0x14e>
 8009ffc:	6923      	ldr	r3, [r4, #16]
 8009ffe:	6861      	ldr	r1, [r4, #4]
 800a000:	4299      	cmp	r1, r3
 800a002:	bfde      	ittt	le
 800a004:	2330      	movle	r3, #48	; 0x30
 800a006:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a00a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a00e:	1b92      	subs	r2, r2, r6
 800a010:	6122      	str	r2, [r4, #16]
 800a012:	464b      	mov	r3, r9
 800a014:	4621      	mov	r1, r4
 800a016:	4640      	mov	r0, r8
 800a018:	f8cd a000 	str.w	sl, [sp]
 800a01c:	aa03      	add	r2, sp, #12
 800a01e:	f7ff fedf 	bl	8009de0 <_printf_common>
 800a022:	3001      	adds	r0, #1
 800a024:	d14c      	bne.n	800a0c0 <_printf_i+0x200>
 800a026:	f04f 30ff 	mov.w	r0, #4294967295
 800a02a:	b004      	add	sp, #16
 800a02c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a030:	4834      	ldr	r0, [pc, #208]	; (800a104 <_printf_i+0x244>)
 800a032:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a036:	680e      	ldr	r6, [r1, #0]
 800a038:	6823      	ldr	r3, [r4, #0]
 800a03a:	f856 5b04 	ldr.w	r5, [r6], #4
 800a03e:	061f      	lsls	r7, r3, #24
 800a040:	600e      	str	r6, [r1, #0]
 800a042:	d514      	bpl.n	800a06e <_printf_i+0x1ae>
 800a044:	07d9      	lsls	r1, r3, #31
 800a046:	bf44      	itt	mi
 800a048:	f043 0320 	orrmi.w	r3, r3, #32
 800a04c:	6023      	strmi	r3, [r4, #0]
 800a04e:	b91d      	cbnz	r5, 800a058 <_printf_i+0x198>
 800a050:	6823      	ldr	r3, [r4, #0]
 800a052:	f023 0320 	bic.w	r3, r3, #32
 800a056:	6023      	str	r3, [r4, #0]
 800a058:	2310      	movs	r3, #16
 800a05a:	e7af      	b.n	8009fbc <_printf_i+0xfc>
 800a05c:	6823      	ldr	r3, [r4, #0]
 800a05e:	f043 0320 	orr.w	r3, r3, #32
 800a062:	6023      	str	r3, [r4, #0]
 800a064:	2378      	movs	r3, #120	; 0x78
 800a066:	4828      	ldr	r0, [pc, #160]	; (800a108 <_printf_i+0x248>)
 800a068:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a06c:	e7e3      	b.n	800a036 <_printf_i+0x176>
 800a06e:	065e      	lsls	r6, r3, #25
 800a070:	bf48      	it	mi
 800a072:	b2ad      	uxthmi	r5, r5
 800a074:	e7e6      	b.n	800a044 <_printf_i+0x184>
 800a076:	4616      	mov	r6, r2
 800a078:	e7bb      	b.n	8009ff2 <_printf_i+0x132>
 800a07a:	680b      	ldr	r3, [r1, #0]
 800a07c:	6826      	ldr	r6, [r4, #0]
 800a07e:	1d1d      	adds	r5, r3, #4
 800a080:	6960      	ldr	r0, [r4, #20]
 800a082:	600d      	str	r5, [r1, #0]
 800a084:	0635      	lsls	r5, r6, #24
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	d501      	bpl.n	800a08e <_printf_i+0x1ce>
 800a08a:	6018      	str	r0, [r3, #0]
 800a08c:	e002      	b.n	800a094 <_printf_i+0x1d4>
 800a08e:	0671      	lsls	r1, r6, #25
 800a090:	d5fb      	bpl.n	800a08a <_printf_i+0x1ca>
 800a092:	8018      	strh	r0, [r3, #0]
 800a094:	2300      	movs	r3, #0
 800a096:	4616      	mov	r6, r2
 800a098:	6123      	str	r3, [r4, #16]
 800a09a:	e7ba      	b.n	800a012 <_printf_i+0x152>
 800a09c:	680b      	ldr	r3, [r1, #0]
 800a09e:	1d1a      	adds	r2, r3, #4
 800a0a0:	600a      	str	r2, [r1, #0]
 800a0a2:	681e      	ldr	r6, [r3, #0]
 800a0a4:	2100      	movs	r1, #0
 800a0a6:	4630      	mov	r0, r6
 800a0a8:	6862      	ldr	r2, [r4, #4]
 800a0aa:	f000 f8d9 	bl	800a260 <memchr>
 800a0ae:	b108      	cbz	r0, 800a0b4 <_printf_i+0x1f4>
 800a0b0:	1b80      	subs	r0, r0, r6
 800a0b2:	6060      	str	r0, [r4, #4]
 800a0b4:	6863      	ldr	r3, [r4, #4]
 800a0b6:	6123      	str	r3, [r4, #16]
 800a0b8:	2300      	movs	r3, #0
 800a0ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a0be:	e7a8      	b.n	800a012 <_printf_i+0x152>
 800a0c0:	4632      	mov	r2, r6
 800a0c2:	4649      	mov	r1, r9
 800a0c4:	4640      	mov	r0, r8
 800a0c6:	6923      	ldr	r3, [r4, #16]
 800a0c8:	47d0      	blx	sl
 800a0ca:	3001      	adds	r0, #1
 800a0cc:	d0ab      	beq.n	800a026 <_printf_i+0x166>
 800a0ce:	6823      	ldr	r3, [r4, #0]
 800a0d0:	079b      	lsls	r3, r3, #30
 800a0d2:	d413      	bmi.n	800a0fc <_printf_i+0x23c>
 800a0d4:	68e0      	ldr	r0, [r4, #12]
 800a0d6:	9b03      	ldr	r3, [sp, #12]
 800a0d8:	4298      	cmp	r0, r3
 800a0da:	bfb8      	it	lt
 800a0dc:	4618      	movlt	r0, r3
 800a0de:	e7a4      	b.n	800a02a <_printf_i+0x16a>
 800a0e0:	2301      	movs	r3, #1
 800a0e2:	4632      	mov	r2, r6
 800a0e4:	4649      	mov	r1, r9
 800a0e6:	4640      	mov	r0, r8
 800a0e8:	47d0      	blx	sl
 800a0ea:	3001      	adds	r0, #1
 800a0ec:	d09b      	beq.n	800a026 <_printf_i+0x166>
 800a0ee:	3501      	adds	r5, #1
 800a0f0:	68e3      	ldr	r3, [r4, #12]
 800a0f2:	9903      	ldr	r1, [sp, #12]
 800a0f4:	1a5b      	subs	r3, r3, r1
 800a0f6:	42ab      	cmp	r3, r5
 800a0f8:	dcf2      	bgt.n	800a0e0 <_printf_i+0x220>
 800a0fa:	e7eb      	b.n	800a0d4 <_printf_i+0x214>
 800a0fc:	2500      	movs	r5, #0
 800a0fe:	f104 0619 	add.w	r6, r4, #25
 800a102:	e7f5      	b.n	800a0f0 <_printf_i+0x230>
 800a104:	0800bad5 	.word	0x0800bad5
 800a108:	0800bae6 	.word	0x0800bae6

0800a10c <_sbrk_r>:
 800a10c:	b538      	push	{r3, r4, r5, lr}
 800a10e:	2300      	movs	r3, #0
 800a110:	4d05      	ldr	r5, [pc, #20]	; (800a128 <_sbrk_r+0x1c>)
 800a112:	4604      	mov	r4, r0
 800a114:	4608      	mov	r0, r1
 800a116:	602b      	str	r3, [r5, #0]
 800a118:	f7f9 f86e 	bl	80031f8 <_sbrk>
 800a11c:	1c43      	adds	r3, r0, #1
 800a11e:	d102      	bne.n	800a126 <_sbrk_r+0x1a>
 800a120:	682b      	ldr	r3, [r5, #0]
 800a122:	b103      	cbz	r3, 800a126 <_sbrk_r+0x1a>
 800a124:	6023      	str	r3, [r4, #0]
 800a126:	bd38      	pop	{r3, r4, r5, pc}
 800a128:	200002f4 	.word	0x200002f4

0800a12c <__sread>:
 800a12c:	b510      	push	{r4, lr}
 800a12e:	460c      	mov	r4, r1
 800a130:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a134:	f000 f8ae 	bl	800a294 <_read_r>
 800a138:	2800      	cmp	r0, #0
 800a13a:	bfab      	itete	ge
 800a13c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a13e:	89a3      	ldrhlt	r3, [r4, #12]
 800a140:	181b      	addge	r3, r3, r0
 800a142:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a146:	bfac      	ite	ge
 800a148:	6563      	strge	r3, [r4, #84]	; 0x54
 800a14a:	81a3      	strhlt	r3, [r4, #12]
 800a14c:	bd10      	pop	{r4, pc}

0800a14e <__swrite>:
 800a14e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a152:	461f      	mov	r7, r3
 800a154:	898b      	ldrh	r3, [r1, #12]
 800a156:	4605      	mov	r5, r0
 800a158:	05db      	lsls	r3, r3, #23
 800a15a:	460c      	mov	r4, r1
 800a15c:	4616      	mov	r6, r2
 800a15e:	d505      	bpl.n	800a16c <__swrite+0x1e>
 800a160:	2302      	movs	r3, #2
 800a162:	2200      	movs	r2, #0
 800a164:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a168:	f000 f868 	bl	800a23c <_lseek_r>
 800a16c:	89a3      	ldrh	r3, [r4, #12]
 800a16e:	4632      	mov	r2, r6
 800a170:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a174:	81a3      	strh	r3, [r4, #12]
 800a176:	4628      	mov	r0, r5
 800a178:	463b      	mov	r3, r7
 800a17a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a17e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a182:	f000 b817 	b.w	800a1b4 <_write_r>

0800a186 <__sseek>:
 800a186:	b510      	push	{r4, lr}
 800a188:	460c      	mov	r4, r1
 800a18a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a18e:	f000 f855 	bl	800a23c <_lseek_r>
 800a192:	1c43      	adds	r3, r0, #1
 800a194:	89a3      	ldrh	r3, [r4, #12]
 800a196:	bf15      	itete	ne
 800a198:	6560      	strne	r0, [r4, #84]	; 0x54
 800a19a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a19e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a1a2:	81a3      	strheq	r3, [r4, #12]
 800a1a4:	bf18      	it	ne
 800a1a6:	81a3      	strhne	r3, [r4, #12]
 800a1a8:	bd10      	pop	{r4, pc}

0800a1aa <__sclose>:
 800a1aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1ae:	f000 b813 	b.w	800a1d8 <_close_r>
	...

0800a1b4 <_write_r>:
 800a1b4:	b538      	push	{r3, r4, r5, lr}
 800a1b6:	4604      	mov	r4, r0
 800a1b8:	4608      	mov	r0, r1
 800a1ba:	4611      	mov	r1, r2
 800a1bc:	2200      	movs	r2, #0
 800a1be:	4d05      	ldr	r5, [pc, #20]	; (800a1d4 <_write_r+0x20>)
 800a1c0:	602a      	str	r2, [r5, #0]
 800a1c2:	461a      	mov	r2, r3
 800a1c4:	f7f8 ffcb 	bl	800315e <_write>
 800a1c8:	1c43      	adds	r3, r0, #1
 800a1ca:	d102      	bne.n	800a1d2 <_write_r+0x1e>
 800a1cc:	682b      	ldr	r3, [r5, #0]
 800a1ce:	b103      	cbz	r3, 800a1d2 <_write_r+0x1e>
 800a1d0:	6023      	str	r3, [r4, #0]
 800a1d2:	bd38      	pop	{r3, r4, r5, pc}
 800a1d4:	200002f4 	.word	0x200002f4

0800a1d8 <_close_r>:
 800a1d8:	b538      	push	{r3, r4, r5, lr}
 800a1da:	2300      	movs	r3, #0
 800a1dc:	4d05      	ldr	r5, [pc, #20]	; (800a1f4 <_close_r+0x1c>)
 800a1de:	4604      	mov	r4, r0
 800a1e0:	4608      	mov	r0, r1
 800a1e2:	602b      	str	r3, [r5, #0]
 800a1e4:	f7f8 ffd7 	bl	8003196 <_close>
 800a1e8:	1c43      	adds	r3, r0, #1
 800a1ea:	d102      	bne.n	800a1f2 <_close_r+0x1a>
 800a1ec:	682b      	ldr	r3, [r5, #0]
 800a1ee:	b103      	cbz	r3, 800a1f2 <_close_r+0x1a>
 800a1f0:	6023      	str	r3, [r4, #0]
 800a1f2:	bd38      	pop	{r3, r4, r5, pc}
 800a1f4:	200002f4 	.word	0x200002f4

0800a1f8 <_fstat_r>:
 800a1f8:	b538      	push	{r3, r4, r5, lr}
 800a1fa:	2300      	movs	r3, #0
 800a1fc:	4d06      	ldr	r5, [pc, #24]	; (800a218 <_fstat_r+0x20>)
 800a1fe:	4604      	mov	r4, r0
 800a200:	4608      	mov	r0, r1
 800a202:	4611      	mov	r1, r2
 800a204:	602b      	str	r3, [r5, #0]
 800a206:	f7f8 ffd1 	bl	80031ac <_fstat>
 800a20a:	1c43      	adds	r3, r0, #1
 800a20c:	d102      	bne.n	800a214 <_fstat_r+0x1c>
 800a20e:	682b      	ldr	r3, [r5, #0]
 800a210:	b103      	cbz	r3, 800a214 <_fstat_r+0x1c>
 800a212:	6023      	str	r3, [r4, #0]
 800a214:	bd38      	pop	{r3, r4, r5, pc}
 800a216:	bf00      	nop
 800a218:	200002f4 	.word	0x200002f4

0800a21c <_isatty_r>:
 800a21c:	b538      	push	{r3, r4, r5, lr}
 800a21e:	2300      	movs	r3, #0
 800a220:	4d05      	ldr	r5, [pc, #20]	; (800a238 <_isatty_r+0x1c>)
 800a222:	4604      	mov	r4, r0
 800a224:	4608      	mov	r0, r1
 800a226:	602b      	str	r3, [r5, #0]
 800a228:	f7f8 ffcf 	bl	80031ca <_isatty>
 800a22c:	1c43      	adds	r3, r0, #1
 800a22e:	d102      	bne.n	800a236 <_isatty_r+0x1a>
 800a230:	682b      	ldr	r3, [r5, #0]
 800a232:	b103      	cbz	r3, 800a236 <_isatty_r+0x1a>
 800a234:	6023      	str	r3, [r4, #0]
 800a236:	bd38      	pop	{r3, r4, r5, pc}
 800a238:	200002f4 	.word	0x200002f4

0800a23c <_lseek_r>:
 800a23c:	b538      	push	{r3, r4, r5, lr}
 800a23e:	4604      	mov	r4, r0
 800a240:	4608      	mov	r0, r1
 800a242:	4611      	mov	r1, r2
 800a244:	2200      	movs	r2, #0
 800a246:	4d05      	ldr	r5, [pc, #20]	; (800a25c <_lseek_r+0x20>)
 800a248:	602a      	str	r2, [r5, #0]
 800a24a:	461a      	mov	r2, r3
 800a24c:	f7f8 ffc7 	bl	80031de <_lseek>
 800a250:	1c43      	adds	r3, r0, #1
 800a252:	d102      	bne.n	800a25a <_lseek_r+0x1e>
 800a254:	682b      	ldr	r3, [r5, #0]
 800a256:	b103      	cbz	r3, 800a25a <_lseek_r+0x1e>
 800a258:	6023      	str	r3, [r4, #0]
 800a25a:	bd38      	pop	{r3, r4, r5, pc}
 800a25c:	200002f4 	.word	0x200002f4

0800a260 <memchr>:
 800a260:	4603      	mov	r3, r0
 800a262:	b510      	push	{r4, lr}
 800a264:	b2c9      	uxtb	r1, r1
 800a266:	4402      	add	r2, r0
 800a268:	4293      	cmp	r3, r2
 800a26a:	4618      	mov	r0, r3
 800a26c:	d101      	bne.n	800a272 <memchr+0x12>
 800a26e:	2000      	movs	r0, #0
 800a270:	e003      	b.n	800a27a <memchr+0x1a>
 800a272:	7804      	ldrb	r4, [r0, #0]
 800a274:	3301      	adds	r3, #1
 800a276:	428c      	cmp	r4, r1
 800a278:	d1f6      	bne.n	800a268 <memchr+0x8>
 800a27a:	bd10      	pop	{r4, pc}

0800a27c <__malloc_lock>:
 800a27c:	4801      	ldr	r0, [pc, #4]	; (800a284 <__malloc_lock+0x8>)
 800a27e:	f7ff bb4b 	b.w	8009918 <__retarget_lock_acquire_recursive>
 800a282:	bf00      	nop
 800a284:	200002ec 	.word	0x200002ec

0800a288 <__malloc_unlock>:
 800a288:	4801      	ldr	r0, [pc, #4]	; (800a290 <__malloc_unlock+0x8>)
 800a28a:	f7ff bb46 	b.w	800991a <__retarget_lock_release_recursive>
 800a28e:	bf00      	nop
 800a290:	200002ec 	.word	0x200002ec

0800a294 <_read_r>:
 800a294:	b538      	push	{r3, r4, r5, lr}
 800a296:	4604      	mov	r4, r0
 800a298:	4608      	mov	r0, r1
 800a29a:	4611      	mov	r1, r2
 800a29c:	2200      	movs	r2, #0
 800a29e:	4d05      	ldr	r5, [pc, #20]	; (800a2b4 <_read_r+0x20>)
 800a2a0:	602a      	str	r2, [r5, #0]
 800a2a2:	461a      	mov	r2, r3
 800a2a4:	f7f8 ff3e 	bl	8003124 <_read>
 800a2a8:	1c43      	adds	r3, r0, #1
 800a2aa:	d102      	bne.n	800a2b2 <_read_r+0x1e>
 800a2ac:	682b      	ldr	r3, [r5, #0]
 800a2ae:	b103      	cbz	r3, 800a2b2 <_read_r+0x1e>
 800a2b0:	6023      	str	r3, [r4, #0]
 800a2b2:	bd38      	pop	{r3, r4, r5, pc}
 800a2b4:	200002f4 	.word	0x200002f4

0800a2b8 <asin>:
 800a2b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2ba:	4604      	mov	r4, r0
 800a2bc:	460d      	mov	r5, r1
 800a2be:	f000 f82b 	bl	800a318 <__ieee754_asin>
 800a2c2:	4b11      	ldr	r3, [pc, #68]	; (800a308 <asin+0x50>)
 800a2c4:	4606      	mov	r6, r0
 800a2c6:	f993 3000 	ldrsb.w	r3, [r3]
 800a2ca:	460f      	mov	r7, r1
 800a2cc:	3301      	adds	r3, #1
 800a2ce:	d018      	beq.n	800a302 <asin+0x4a>
 800a2d0:	4622      	mov	r2, r4
 800a2d2:	462b      	mov	r3, r5
 800a2d4:	4620      	mov	r0, r4
 800a2d6:	4629      	mov	r1, r5
 800a2d8:	f7f6 fb90 	bl	80009fc <__aeabi_dcmpun>
 800a2dc:	b988      	cbnz	r0, 800a302 <asin+0x4a>
 800a2de:	4620      	mov	r0, r4
 800a2e0:	4629      	mov	r1, r5
 800a2e2:	f000 fd1f 	bl	800ad24 <fabs>
 800a2e6:	2200      	movs	r2, #0
 800a2e8:	4b08      	ldr	r3, [pc, #32]	; (800a30c <asin+0x54>)
 800a2ea:	f7f6 fb7d 	bl	80009e8 <__aeabi_dcmpgt>
 800a2ee:	b140      	cbz	r0, 800a302 <asin+0x4a>
 800a2f0:	f7fe ffcc 	bl	800928c <__errno>
 800a2f4:	2321      	movs	r3, #33	; 0x21
 800a2f6:	6003      	str	r3, [r0, #0]
 800a2f8:	4805      	ldr	r0, [pc, #20]	; (800a310 <asin+0x58>)
 800a2fa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a2fe:	f000 bd15 	b.w	800ad2c <nan>
 800a302:	4630      	mov	r0, r6
 800a304:	4639      	mov	r1, r7
 800a306:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a308:	200000b8 	.word	0x200000b8
 800a30c:	3ff00000 	.word	0x3ff00000
 800a310:	0800bac9 	.word	0x0800bac9

0800a314 <atan2>:
 800a314:	f000 b9fc 	b.w	800a710 <__ieee754_atan2>

0800a318 <__ieee754_asin>:
 800a318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a31c:	4bc4      	ldr	r3, [pc, #784]	; (800a630 <__ieee754_asin+0x318>)
 800a31e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a322:	b087      	sub	sp, #28
 800a324:	429e      	cmp	r6, r3
 800a326:	4602      	mov	r2, r0
 800a328:	4604      	mov	r4, r0
 800a32a:	460d      	mov	r5, r1
 800a32c:	9105      	str	r1, [sp, #20]
 800a32e:	dd29      	ble.n	800a384 <__ieee754_asin+0x6c>
 800a330:	4603      	mov	r3, r0
 800a332:	f106 4640 	add.w	r6, r6, #3221225472	; 0xc0000000
 800a336:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
 800a33a:	4333      	orrs	r3, r6
 800a33c:	d114      	bne.n	800a368 <__ieee754_asin+0x50>
 800a33e:	a3a2      	add	r3, pc, #648	; (adr r3, 800a5c8 <__ieee754_asin+0x2b0>)
 800a340:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a344:	f7f6 f8c0 	bl	80004c8 <__aeabi_dmul>
 800a348:	a3a1      	add	r3, pc, #644	; (adr r3, 800a5d0 <__ieee754_asin+0x2b8>)
 800a34a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a34e:	4606      	mov	r6, r0
 800a350:	460f      	mov	r7, r1
 800a352:	4620      	mov	r0, r4
 800a354:	4629      	mov	r1, r5
 800a356:	f7f6 f8b7 	bl	80004c8 <__aeabi_dmul>
 800a35a:	4602      	mov	r2, r0
 800a35c:	460b      	mov	r3, r1
 800a35e:	4630      	mov	r0, r6
 800a360:	4639      	mov	r1, r7
 800a362:	f7f5 fefb 	bl	800015c <__adddf3>
 800a366:	e006      	b.n	800a376 <__ieee754_asin+0x5e>
 800a368:	460b      	mov	r3, r1
 800a36a:	f7f5 fef5 	bl	8000158 <__aeabi_dsub>
 800a36e:	4602      	mov	r2, r0
 800a370:	460b      	mov	r3, r1
 800a372:	f7f6 f9d3 	bl	800071c <__aeabi_ddiv>
 800a376:	4604      	mov	r4, r0
 800a378:	460d      	mov	r5, r1
 800a37a:	4620      	mov	r0, r4
 800a37c:	4629      	mov	r1, r5
 800a37e:	b007      	add	sp, #28
 800a380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a384:	4bab      	ldr	r3, [pc, #684]	; (800a634 <__ieee754_asin+0x31c>)
 800a386:	429e      	cmp	r6, r3
 800a388:	dc0e      	bgt.n	800a3a8 <__ieee754_asin+0x90>
 800a38a:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 800a38e:	f280 80ab 	bge.w	800a4e8 <__ieee754_asin+0x1d0>
 800a392:	a391      	add	r3, pc, #580	; (adr r3, 800a5d8 <__ieee754_asin+0x2c0>)
 800a394:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a398:	f7f5 fee0 	bl	800015c <__adddf3>
 800a39c:	2200      	movs	r2, #0
 800a39e:	4ba6      	ldr	r3, [pc, #664]	; (800a638 <__ieee754_asin+0x320>)
 800a3a0:	f7f6 fb22 	bl	80009e8 <__aeabi_dcmpgt>
 800a3a4:	2800      	cmp	r0, #0
 800a3a6:	d1e8      	bne.n	800a37a <__ieee754_asin+0x62>
 800a3a8:	4620      	mov	r0, r4
 800a3aa:	4629      	mov	r1, r5
 800a3ac:	f000 fcba 	bl	800ad24 <fabs>
 800a3b0:	4602      	mov	r2, r0
 800a3b2:	460b      	mov	r3, r1
 800a3b4:	2000      	movs	r0, #0
 800a3b6:	49a0      	ldr	r1, [pc, #640]	; (800a638 <__ieee754_asin+0x320>)
 800a3b8:	f7f5 fece 	bl	8000158 <__aeabi_dsub>
 800a3bc:	2200      	movs	r2, #0
 800a3be:	4b9f      	ldr	r3, [pc, #636]	; (800a63c <__ieee754_asin+0x324>)
 800a3c0:	f7f6 f882 	bl	80004c8 <__aeabi_dmul>
 800a3c4:	a386      	add	r3, pc, #536	; (adr r3, 800a5e0 <__ieee754_asin+0x2c8>)
 800a3c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3ca:	4604      	mov	r4, r0
 800a3cc:	460d      	mov	r5, r1
 800a3ce:	f7f6 f87b 	bl	80004c8 <__aeabi_dmul>
 800a3d2:	a385      	add	r3, pc, #532	; (adr r3, 800a5e8 <__ieee754_asin+0x2d0>)
 800a3d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3d8:	f7f5 fec0 	bl	800015c <__adddf3>
 800a3dc:	4622      	mov	r2, r4
 800a3de:	462b      	mov	r3, r5
 800a3e0:	f7f6 f872 	bl	80004c8 <__aeabi_dmul>
 800a3e4:	a382      	add	r3, pc, #520	; (adr r3, 800a5f0 <__ieee754_asin+0x2d8>)
 800a3e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3ea:	f7f5 feb5 	bl	8000158 <__aeabi_dsub>
 800a3ee:	4622      	mov	r2, r4
 800a3f0:	462b      	mov	r3, r5
 800a3f2:	f7f6 f869 	bl	80004c8 <__aeabi_dmul>
 800a3f6:	a380      	add	r3, pc, #512	; (adr r3, 800a5f8 <__ieee754_asin+0x2e0>)
 800a3f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3fc:	f7f5 feae 	bl	800015c <__adddf3>
 800a400:	4622      	mov	r2, r4
 800a402:	462b      	mov	r3, r5
 800a404:	f7f6 f860 	bl	80004c8 <__aeabi_dmul>
 800a408:	a37d      	add	r3, pc, #500	; (adr r3, 800a600 <__ieee754_asin+0x2e8>)
 800a40a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a40e:	f7f5 fea3 	bl	8000158 <__aeabi_dsub>
 800a412:	4622      	mov	r2, r4
 800a414:	462b      	mov	r3, r5
 800a416:	f7f6 f857 	bl	80004c8 <__aeabi_dmul>
 800a41a:	a37b      	add	r3, pc, #492	; (adr r3, 800a608 <__ieee754_asin+0x2f0>)
 800a41c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a420:	f7f5 fe9c 	bl	800015c <__adddf3>
 800a424:	4622      	mov	r2, r4
 800a426:	462b      	mov	r3, r5
 800a428:	f7f6 f84e 	bl	80004c8 <__aeabi_dmul>
 800a42c:	a378      	add	r3, pc, #480	; (adr r3, 800a610 <__ieee754_asin+0x2f8>)
 800a42e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a432:	e9cd 0100 	strd	r0, r1, [sp]
 800a436:	4620      	mov	r0, r4
 800a438:	4629      	mov	r1, r5
 800a43a:	f7f6 f845 	bl	80004c8 <__aeabi_dmul>
 800a43e:	a376      	add	r3, pc, #472	; (adr r3, 800a618 <__ieee754_asin+0x300>)
 800a440:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a444:	f7f5 fe88 	bl	8000158 <__aeabi_dsub>
 800a448:	4622      	mov	r2, r4
 800a44a:	462b      	mov	r3, r5
 800a44c:	f7f6 f83c 	bl	80004c8 <__aeabi_dmul>
 800a450:	a373      	add	r3, pc, #460	; (adr r3, 800a620 <__ieee754_asin+0x308>)
 800a452:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a456:	f7f5 fe81 	bl	800015c <__adddf3>
 800a45a:	4622      	mov	r2, r4
 800a45c:	462b      	mov	r3, r5
 800a45e:	f7f6 f833 	bl	80004c8 <__aeabi_dmul>
 800a462:	a371      	add	r3, pc, #452	; (adr r3, 800a628 <__ieee754_asin+0x310>)
 800a464:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a468:	f7f5 fe76 	bl	8000158 <__aeabi_dsub>
 800a46c:	4622      	mov	r2, r4
 800a46e:	462b      	mov	r3, r5
 800a470:	f7f6 f82a 	bl	80004c8 <__aeabi_dmul>
 800a474:	4b70      	ldr	r3, [pc, #448]	; (800a638 <__ieee754_asin+0x320>)
 800a476:	2200      	movs	r2, #0
 800a478:	f7f5 fe70 	bl	800015c <__adddf3>
 800a47c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a480:	4620      	mov	r0, r4
 800a482:	4629      	mov	r1, r5
 800a484:	f000 fa16 	bl	800a8b4 <__ieee754_sqrt>
 800a488:	4b6d      	ldr	r3, [pc, #436]	; (800a640 <__ieee754_asin+0x328>)
 800a48a:	4682      	mov	sl, r0
 800a48c:	429e      	cmp	r6, r3
 800a48e:	468b      	mov	fp, r1
 800a490:	f340 80d8 	ble.w	800a644 <__ieee754_asin+0x32c>
 800a494:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a498:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a49c:	f7f6 f93e 	bl	800071c <__aeabi_ddiv>
 800a4a0:	4652      	mov	r2, sl
 800a4a2:	465b      	mov	r3, fp
 800a4a4:	f7f6 f810 	bl	80004c8 <__aeabi_dmul>
 800a4a8:	4652      	mov	r2, sl
 800a4aa:	465b      	mov	r3, fp
 800a4ac:	f7f5 fe56 	bl	800015c <__adddf3>
 800a4b0:	4602      	mov	r2, r0
 800a4b2:	460b      	mov	r3, r1
 800a4b4:	f7f5 fe52 	bl	800015c <__adddf3>
 800a4b8:	a345      	add	r3, pc, #276	; (adr r3, 800a5d0 <__ieee754_asin+0x2b8>)
 800a4ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4be:	f7f5 fe4b 	bl	8000158 <__aeabi_dsub>
 800a4c2:	4602      	mov	r2, r0
 800a4c4:	460b      	mov	r3, r1
 800a4c6:	a140      	add	r1, pc, #256	; (adr r1, 800a5c8 <__ieee754_asin+0x2b0>)
 800a4c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a4cc:	f7f5 fe44 	bl	8000158 <__aeabi_dsub>
 800a4d0:	9b05      	ldr	r3, [sp, #20]
 800a4d2:	4604      	mov	r4, r0
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	bfdc      	itt	le
 800a4d8:	4602      	movle	r2, r0
 800a4da:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 800a4de:	460d      	mov	r5, r1
 800a4e0:	bfdc      	itt	le
 800a4e2:	4614      	movle	r4, r2
 800a4e4:	461d      	movle	r5, r3
 800a4e6:	e748      	b.n	800a37a <__ieee754_asin+0x62>
 800a4e8:	460b      	mov	r3, r1
 800a4ea:	f7f5 ffed 	bl	80004c8 <__aeabi_dmul>
 800a4ee:	a33c      	add	r3, pc, #240	; (adr r3, 800a5e0 <__ieee754_asin+0x2c8>)
 800a4f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4f4:	4606      	mov	r6, r0
 800a4f6:	460f      	mov	r7, r1
 800a4f8:	f7f5 ffe6 	bl	80004c8 <__aeabi_dmul>
 800a4fc:	a33a      	add	r3, pc, #232	; (adr r3, 800a5e8 <__ieee754_asin+0x2d0>)
 800a4fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a502:	f7f5 fe2b 	bl	800015c <__adddf3>
 800a506:	4632      	mov	r2, r6
 800a508:	463b      	mov	r3, r7
 800a50a:	f7f5 ffdd 	bl	80004c8 <__aeabi_dmul>
 800a50e:	a338      	add	r3, pc, #224	; (adr r3, 800a5f0 <__ieee754_asin+0x2d8>)
 800a510:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a514:	f7f5 fe20 	bl	8000158 <__aeabi_dsub>
 800a518:	4632      	mov	r2, r6
 800a51a:	463b      	mov	r3, r7
 800a51c:	f7f5 ffd4 	bl	80004c8 <__aeabi_dmul>
 800a520:	a335      	add	r3, pc, #212	; (adr r3, 800a5f8 <__ieee754_asin+0x2e0>)
 800a522:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a526:	f7f5 fe19 	bl	800015c <__adddf3>
 800a52a:	4632      	mov	r2, r6
 800a52c:	463b      	mov	r3, r7
 800a52e:	f7f5 ffcb 	bl	80004c8 <__aeabi_dmul>
 800a532:	a333      	add	r3, pc, #204	; (adr r3, 800a600 <__ieee754_asin+0x2e8>)
 800a534:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a538:	f7f5 fe0e 	bl	8000158 <__aeabi_dsub>
 800a53c:	4632      	mov	r2, r6
 800a53e:	463b      	mov	r3, r7
 800a540:	f7f5 ffc2 	bl	80004c8 <__aeabi_dmul>
 800a544:	a330      	add	r3, pc, #192	; (adr r3, 800a608 <__ieee754_asin+0x2f0>)
 800a546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a54a:	f7f5 fe07 	bl	800015c <__adddf3>
 800a54e:	4632      	mov	r2, r6
 800a550:	463b      	mov	r3, r7
 800a552:	f7f5 ffb9 	bl	80004c8 <__aeabi_dmul>
 800a556:	a32e      	add	r3, pc, #184	; (adr r3, 800a610 <__ieee754_asin+0x2f8>)
 800a558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a55c:	4680      	mov	r8, r0
 800a55e:	4689      	mov	r9, r1
 800a560:	4630      	mov	r0, r6
 800a562:	4639      	mov	r1, r7
 800a564:	f7f5 ffb0 	bl	80004c8 <__aeabi_dmul>
 800a568:	a32b      	add	r3, pc, #172	; (adr r3, 800a618 <__ieee754_asin+0x300>)
 800a56a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a56e:	f7f5 fdf3 	bl	8000158 <__aeabi_dsub>
 800a572:	4632      	mov	r2, r6
 800a574:	463b      	mov	r3, r7
 800a576:	f7f5 ffa7 	bl	80004c8 <__aeabi_dmul>
 800a57a:	a329      	add	r3, pc, #164	; (adr r3, 800a620 <__ieee754_asin+0x308>)
 800a57c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a580:	f7f5 fdec 	bl	800015c <__adddf3>
 800a584:	4632      	mov	r2, r6
 800a586:	463b      	mov	r3, r7
 800a588:	f7f5 ff9e 	bl	80004c8 <__aeabi_dmul>
 800a58c:	a326      	add	r3, pc, #152	; (adr r3, 800a628 <__ieee754_asin+0x310>)
 800a58e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a592:	f7f5 fde1 	bl	8000158 <__aeabi_dsub>
 800a596:	4632      	mov	r2, r6
 800a598:	463b      	mov	r3, r7
 800a59a:	f7f5 ff95 	bl	80004c8 <__aeabi_dmul>
 800a59e:	2200      	movs	r2, #0
 800a5a0:	4b25      	ldr	r3, [pc, #148]	; (800a638 <__ieee754_asin+0x320>)
 800a5a2:	f7f5 fddb 	bl	800015c <__adddf3>
 800a5a6:	4602      	mov	r2, r0
 800a5a8:	460b      	mov	r3, r1
 800a5aa:	4640      	mov	r0, r8
 800a5ac:	4649      	mov	r1, r9
 800a5ae:	f7f6 f8b5 	bl	800071c <__aeabi_ddiv>
 800a5b2:	4622      	mov	r2, r4
 800a5b4:	462b      	mov	r3, r5
 800a5b6:	f7f5 ff87 	bl	80004c8 <__aeabi_dmul>
 800a5ba:	4602      	mov	r2, r0
 800a5bc:	460b      	mov	r3, r1
 800a5be:	4620      	mov	r0, r4
 800a5c0:	4629      	mov	r1, r5
 800a5c2:	e6ce      	b.n	800a362 <__ieee754_asin+0x4a>
 800a5c4:	f3af 8000 	nop.w
 800a5c8:	54442d18 	.word	0x54442d18
 800a5cc:	3ff921fb 	.word	0x3ff921fb
 800a5d0:	33145c07 	.word	0x33145c07
 800a5d4:	3c91a626 	.word	0x3c91a626
 800a5d8:	8800759c 	.word	0x8800759c
 800a5dc:	7e37e43c 	.word	0x7e37e43c
 800a5e0:	0dfdf709 	.word	0x0dfdf709
 800a5e4:	3f023de1 	.word	0x3f023de1
 800a5e8:	7501b288 	.word	0x7501b288
 800a5ec:	3f49efe0 	.word	0x3f49efe0
 800a5f0:	b5688f3b 	.word	0xb5688f3b
 800a5f4:	3fa48228 	.word	0x3fa48228
 800a5f8:	0e884455 	.word	0x0e884455
 800a5fc:	3fc9c155 	.word	0x3fc9c155
 800a600:	03eb6f7d 	.word	0x03eb6f7d
 800a604:	3fd4d612 	.word	0x3fd4d612
 800a608:	55555555 	.word	0x55555555
 800a60c:	3fc55555 	.word	0x3fc55555
 800a610:	b12e9282 	.word	0xb12e9282
 800a614:	3fb3b8c5 	.word	0x3fb3b8c5
 800a618:	1b8d0159 	.word	0x1b8d0159
 800a61c:	3fe6066c 	.word	0x3fe6066c
 800a620:	9c598ac8 	.word	0x9c598ac8
 800a624:	40002ae5 	.word	0x40002ae5
 800a628:	1c8a2d4b 	.word	0x1c8a2d4b
 800a62c:	40033a27 	.word	0x40033a27
 800a630:	3fefffff 	.word	0x3fefffff
 800a634:	3fdfffff 	.word	0x3fdfffff
 800a638:	3ff00000 	.word	0x3ff00000
 800a63c:	3fe00000 	.word	0x3fe00000
 800a640:	3fef3332 	.word	0x3fef3332
 800a644:	4602      	mov	r2, r0
 800a646:	460b      	mov	r3, r1
 800a648:	f7f5 fd88 	bl	800015c <__adddf3>
 800a64c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a650:	4606      	mov	r6, r0
 800a652:	460f      	mov	r7, r1
 800a654:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a658:	f7f6 f860 	bl	800071c <__aeabi_ddiv>
 800a65c:	4602      	mov	r2, r0
 800a65e:	460b      	mov	r3, r1
 800a660:	4630      	mov	r0, r6
 800a662:	4639      	mov	r1, r7
 800a664:	f7f5 ff30 	bl	80004c8 <__aeabi_dmul>
 800a668:	f04f 0800 	mov.w	r8, #0
 800a66c:	4606      	mov	r6, r0
 800a66e:	460f      	mov	r7, r1
 800a670:	4642      	mov	r2, r8
 800a672:	465b      	mov	r3, fp
 800a674:	4640      	mov	r0, r8
 800a676:	4659      	mov	r1, fp
 800a678:	f7f5 ff26 	bl	80004c8 <__aeabi_dmul>
 800a67c:	4602      	mov	r2, r0
 800a67e:	460b      	mov	r3, r1
 800a680:	4620      	mov	r0, r4
 800a682:	4629      	mov	r1, r5
 800a684:	f7f5 fd68 	bl	8000158 <__aeabi_dsub>
 800a688:	4642      	mov	r2, r8
 800a68a:	4604      	mov	r4, r0
 800a68c:	460d      	mov	r5, r1
 800a68e:	465b      	mov	r3, fp
 800a690:	4650      	mov	r0, sl
 800a692:	4659      	mov	r1, fp
 800a694:	f7f5 fd62 	bl	800015c <__adddf3>
 800a698:	4602      	mov	r2, r0
 800a69a:	460b      	mov	r3, r1
 800a69c:	4620      	mov	r0, r4
 800a69e:	4629      	mov	r1, r5
 800a6a0:	f7f6 f83c 	bl	800071c <__aeabi_ddiv>
 800a6a4:	4602      	mov	r2, r0
 800a6a6:	460b      	mov	r3, r1
 800a6a8:	f7f5 fd58 	bl	800015c <__adddf3>
 800a6ac:	4602      	mov	r2, r0
 800a6ae:	460b      	mov	r3, r1
 800a6b0:	a113      	add	r1, pc, #76	; (adr r1, 800a700 <__ieee754_asin+0x3e8>)
 800a6b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a6b6:	f7f5 fd4f 	bl	8000158 <__aeabi_dsub>
 800a6ba:	4602      	mov	r2, r0
 800a6bc:	460b      	mov	r3, r1
 800a6be:	4630      	mov	r0, r6
 800a6c0:	4639      	mov	r1, r7
 800a6c2:	f7f5 fd49 	bl	8000158 <__aeabi_dsub>
 800a6c6:	4642      	mov	r2, r8
 800a6c8:	4604      	mov	r4, r0
 800a6ca:	460d      	mov	r5, r1
 800a6cc:	465b      	mov	r3, fp
 800a6ce:	4640      	mov	r0, r8
 800a6d0:	4659      	mov	r1, fp
 800a6d2:	f7f5 fd43 	bl	800015c <__adddf3>
 800a6d6:	4602      	mov	r2, r0
 800a6d8:	460b      	mov	r3, r1
 800a6da:	a10b      	add	r1, pc, #44	; (adr r1, 800a708 <__ieee754_asin+0x3f0>)
 800a6dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a6e0:	f7f5 fd3a 	bl	8000158 <__aeabi_dsub>
 800a6e4:	4602      	mov	r2, r0
 800a6e6:	460b      	mov	r3, r1
 800a6e8:	4620      	mov	r0, r4
 800a6ea:	4629      	mov	r1, r5
 800a6ec:	f7f5 fd34 	bl	8000158 <__aeabi_dsub>
 800a6f0:	4602      	mov	r2, r0
 800a6f2:	460b      	mov	r3, r1
 800a6f4:	a104      	add	r1, pc, #16	; (adr r1, 800a708 <__ieee754_asin+0x3f0>)
 800a6f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a6fa:	e6e7      	b.n	800a4cc <__ieee754_asin+0x1b4>
 800a6fc:	f3af 8000 	nop.w
 800a700:	33145c07 	.word	0x33145c07
 800a704:	3c91a626 	.word	0x3c91a626
 800a708:	54442d18 	.word	0x54442d18
 800a70c:	3fe921fb 	.word	0x3fe921fb

0800a710 <__ieee754_atan2>:
 800a710:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a714:	4692      	mov	sl, r2
 800a716:	4699      	mov	r9, r3
 800a718:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800a71c:	461f      	mov	r7, r3
 800a71e:	f1ca 0300 	rsb	r3, sl, #0
 800a722:	f8df e18c 	ldr.w	lr, [pc, #396]	; 800a8b0 <__ieee754_atan2+0x1a0>
 800a726:	ea43 030a 	orr.w	r3, r3, sl
 800a72a:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800a72e:	4573      	cmp	r3, lr
 800a730:	4604      	mov	r4, r0
 800a732:	460d      	mov	r5, r1
 800a734:	d808      	bhi.n	800a748 <__ieee754_atan2+0x38>
 800a736:	4246      	negs	r6, r0
 800a738:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a73c:	4306      	orrs	r6, r0
 800a73e:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 800a742:	4576      	cmp	r6, lr
 800a744:	468c      	mov	ip, r1
 800a746:	d908      	bls.n	800a75a <__ieee754_atan2+0x4a>
 800a748:	4652      	mov	r2, sl
 800a74a:	464b      	mov	r3, r9
 800a74c:	4620      	mov	r0, r4
 800a74e:	4629      	mov	r1, r5
 800a750:	f7f5 fd04 	bl	800015c <__adddf3>
 800a754:	4604      	mov	r4, r0
 800a756:	460d      	mov	r5, r1
 800a758:	e019      	b.n	800a78e <__ieee754_atan2+0x7e>
 800a75a:	f109 4640 	add.w	r6, r9, #3221225472	; 0xc0000000
 800a75e:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
 800a762:	ea56 060a 	orrs.w	r6, r6, sl
 800a766:	d103      	bne.n	800a770 <__ieee754_atan2+0x60>
 800a768:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a76c:	f000 b950 	b.w	800aa10 <atan>
 800a770:	17be      	asrs	r6, r7, #30
 800a772:	f006 0602 	and.w	r6, r6, #2
 800a776:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 800a77a:	ea53 0100 	orrs.w	r1, r3, r0
 800a77e:	d10a      	bne.n	800a796 <__ieee754_atan2+0x86>
 800a780:	2e02      	cmp	r6, #2
 800a782:	d067      	beq.n	800a854 <__ieee754_atan2+0x144>
 800a784:	2e03      	cmp	r6, #3
 800a786:	d102      	bne.n	800a78e <__ieee754_atan2+0x7e>
 800a788:	a53b      	add	r5, pc, #236	; (adr r5, 800a878 <__ieee754_atan2+0x168>)
 800a78a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a78e:	4620      	mov	r0, r4
 800a790:	4629      	mov	r1, r5
 800a792:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a796:	ea52 010a 	orrs.w	r1, r2, sl
 800a79a:	d106      	bne.n	800a7aa <__ieee754_atan2+0x9a>
 800a79c:	f1bc 0f00 	cmp.w	ip, #0
 800a7a0:	da63      	bge.n	800a86a <__ieee754_atan2+0x15a>
 800a7a2:	a537      	add	r5, pc, #220	; (adr r5, 800a880 <__ieee754_atan2+0x170>)
 800a7a4:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a7a8:	e7f1      	b.n	800a78e <__ieee754_atan2+0x7e>
 800a7aa:	4572      	cmp	r2, lr
 800a7ac:	d10f      	bne.n	800a7ce <__ieee754_atan2+0xbe>
 800a7ae:	4293      	cmp	r3, r2
 800a7b0:	f106 36ff 	add.w	r6, r6, #4294967295
 800a7b4:	d107      	bne.n	800a7c6 <__ieee754_atan2+0xb6>
 800a7b6:	2e02      	cmp	r6, #2
 800a7b8:	d850      	bhi.n	800a85c <__ieee754_atan2+0x14c>
 800a7ba:	4b3b      	ldr	r3, [pc, #236]	; (800a8a8 <__ieee754_atan2+0x198>)
 800a7bc:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800a7c0:	e9d6 4500 	ldrd	r4, r5, [r6]
 800a7c4:	e7e3      	b.n	800a78e <__ieee754_atan2+0x7e>
 800a7c6:	2e02      	cmp	r6, #2
 800a7c8:	d84c      	bhi.n	800a864 <__ieee754_atan2+0x154>
 800a7ca:	4b38      	ldr	r3, [pc, #224]	; (800a8ac <__ieee754_atan2+0x19c>)
 800a7cc:	e7f6      	b.n	800a7bc <__ieee754_atan2+0xac>
 800a7ce:	4573      	cmp	r3, lr
 800a7d0:	d0e4      	beq.n	800a79c <__ieee754_atan2+0x8c>
 800a7d2:	1a9b      	subs	r3, r3, r2
 800a7d4:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800a7d8:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a7dc:	da20      	bge.n	800a820 <__ieee754_atan2+0x110>
 800a7de:	2f00      	cmp	r7, #0
 800a7e0:	da01      	bge.n	800a7e6 <__ieee754_atan2+0xd6>
 800a7e2:	323c      	adds	r2, #60	; 0x3c
 800a7e4:	db20      	blt.n	800a828 <__ieee754_atan2+0x118>
 800a7e6:	4652      	mov	r2, sl
 800a7e8:	464b      	mov	r3, r9
 800a7ea:	4620      	mov	r0, r4
 800a7ec:	4629      	mov	r1, r5
 800a7ee:	f7f5 ff95 	bl	800071c <__aeabi_ddiv>
 800a7f2:	f000 fa97 	bl	800ad24 <fabs>
 800a7f6:	f000 f90b 	bl	800aa10 <atan>
 800a7fa:	4604      	mov	r4, r0
 800a7fc:	460d      	mov	r5, r1
 800a7fe:	2e01      	cmp	r6, #1
 800a800:	d015      	beq.n	800a82e <__ieee754_atan2+0x11e>
 800a802:	2e02      	cmp	r6, #2
 800a804:	d017      	beq.n	800a836 <__ieee754_atan2+0x126>
 800a806:	2e00      	cmp	r6, #0
 800a808:	d0c1      	beq.n	800a78e <__ieee754_atan2+0x7e>
 800a80a:	a31f      	add	r3, pc, #124	; (adr r3, 800a888 <__ieee754_atan2+0x178>)
 800a80c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a810:	4620      	mov	r0, r4
 800a812:	4629      	mov	r1, r5
 800a814:	f7f5 fca0 	bl	8000158 <__aeabi_dsub>
 800a818:	a31d      	add	r3, pc, #116	; (adr r3, 800a890 <__ieee754_atan2+0x180>)
 800a81a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a81e:	e016      	b.n	800a84e <__ieee754_atan2+0x13e>
 800a820:	a51d      	add	r5, pc, #116	; (adr r5, 800a898 <__ieee754_atan2+0x188>)
 800a822:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a826:	e7ea      	b.n	800a7fe <__ieee754_atan2+0xee>
 800a828:	2400      	movs	r4, #0
 800a82a:	2500      	movs	r5, #0
 800a82c:	e7e7      	b.n	800a7fe <__ieee754_atan2+0xee>
 800a82e:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800a832:	461d      	mov	r5, r3
 800a834:	e7ab      	b.n	800a78e <__ieee754_atan2+0x7e>
 800a836:	a314      	add	r3, pc, #80	; (adr r3, 800a888 <__ieee754_atan2+0x178>)
 800a838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a83c:	4620      	mov	r0, r4
 800a83e:	4629      	mov	r1, r5
 800a840:	f7f5 fc8a 	bl	8000158 <__aeabi_dsub>
 800a844:	4602      	mov	r2, r0
 800a846:	460b      	mov	r3, r1
 800a848:	a111      	add	r1, pc, #68	; (adr r1, 800a890 <__ieee754_atan2+0x180>)
 800a84a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a84e:	f7f5 fc83 	bl	8000158 <__aeabi_dsub>
 800a852:	e77f      	b.n	800a754 <__ieee754_atan2+0x44>
 800a854:	a50e      	add	r5, pc, #56	; (adr r5, 800a890 <__ieee754_atan2+0x180>)
 800a856:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a85a:	e798      	b.n	800a78e <__ieee754_atan2+0x7e>
 800a85c:	a510      	add	r5, pc, #64	; (adr r5, 800a8a0 <__ieee754_atan2+0x190>)
 800a85e:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a862:	e794      	b.n	800a78e <__ieee754_atan2+0x7e>
 800a864:	2400      	movs	r4, #0
 800a866:	2500      	movs	r5, #0
 800a868:	e791      	b.n	800a78e <__ieee754_atan2+0x7e>
 800a86a:	a50b      	add	r5, pc, #44	; (adr r5, 800a898 <__ieee754_atan2+0x188>)
 800a86c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a870:	e78d      	b.n	800a78e <__ieee754_atan2+0x7e>
 800a872:	bf00      	nop
 800a874:	f3af 8000 	nop.w
 800a878:	54442d18 	.word	0x54442d18
 800a87c:	c00921fb 	.word	0xc00921fb
 800a880:	54442d18 	.word	0x54442d18
 800a884:	bff921fb 	.word	0xbff921fb
 800a888:	33145c07 	.word	0x33145c07
 800a88c:	3ca1a626 	.word	0x3ca1a626
 800a890:	54442d18 	.word	0x54442d18
 800a894:	400921fb 	.word	0x400921fb
 800a898:	54442d18 	.word	0x54442d18
 800a89c:	3ff921fb 	.word	0x3ff921fb
 800a8a0:	54442d18 	.word	0x54442d18
 800a8a4:	3fe921fb 	.word	0x3fe921fb
 800a8a8:	0800baf8 	.word	0x0800baf8
 800a8ac:	0800bb10 	.word	0x0800bb10
 800a8b0:	7ff00000 	.word	0x7ff00000

0800a8b4 <__ieee754_sqrt>:
 800a8b4:	f8df c150 	ldr.w	ip, [pc, #336]	; 800aa08 <__ieee754_sqrt+0x154>
 800a8b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8bc:	ea3c 0c01 	bics.w	ip, ip, r1
 800a8c0:	460b      	mov	r3, r1
 800a8c2:	4606      	mov	r6, r0
 800a8c4:	460d      	mov	r5, r1
 800a8c6:	460a      	mov	r2, r1
 800a8c8:	4607      	mov	r7, r0
 800a8ca:	4604      	mov	r4, r0
 800a8cc:	d10e      	bne.n	800a8ec <__ieee754_sqrt+0x38>
 800a8ce:	4602      	mov	r2, r0
 800a8d0:	f7f5 fdfa 	bl	80004c8 <__aeabi_dmul>
 800a8d4:	4602      	mov	r2, r0
 800a8d6:	460b      	mov	r3, r1
 800a8d8:	4630      	mov	r0, r6
 800a8da:	4629      	mov	r1, r5
 800a8dc:	f7f5 fc3e 	bl	800015c <__adddf3>
 800a8e0:	4606      	mov	r6, r0
 800a8e2:	460d      	mov	r5, r1
 800a8e4:	4630      	mov	r0, r6
 800a8e6:	4629      	mov	r1, r5
 800a8e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a8ec:	2900      	cmp	r1, #0
 800a8ee:	dc0d      	bgt.n	800a90c <__ieee754_sqrt+0x58>
 800a8f0:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800a8f4:	ea5c 0707 	orrs.w	r7, ip, r7
 800a8f8:	d0f4      	beq.n	800a8e4 <__ieee754_sqrt+0x30>
 800a8fa:	b139      	cbz	r1, 800a90c <__ieee754_sqrt+0x58>
 800a8fc:	4602      	mov	r2, r0
 800a8fe:	f7f5 fc2b 	bl	8000158 <__aeabi_dsub>
 800a902:	4602      	mov	r2, r0
 800a904:	460b      	mov	r3, r1
 800a906:	f7f5 ff09 	bl	800071c <__aeabi_ddiv>
 800a90a:	e7e9      	b.n	800a8e0 <__ieee754_sqrt+0x2c>
 800a90c:	1512      	asrs	r2, r2, #20
 800a90e:	d074      	beq.n	800a9fa <__ieee754_sqrt+0x146>
 800a910:	2000      	movs	r0, #0
 800a912:	07d5      	lsls	r5, r2, #31
 800a914:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a918:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 800a91c:	bf5e      	ittt	pl
 800a91e:	0fe3      	lsrpl	r3, r4, #31
 800a920:	0064      	lslpl	r4, r4, #1
 800a922:	eb03 0141 	addpl.w	r1, r3, r1, lsl #1
 800a926:	0fe3      	lsrs	r3, r4, #31
 800a928:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800a92c:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 800a930:	2516      	movs	r5, #22
 800a932:	4601      	mov	r1, r0
 800a934:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800a938:	1076      	asrs	r6, r6, #1
 800a93a:	0064      	lsls	r4, r4, #1
 800a93c:	188f      	adds	r7, r1, r2
 800a93e:	429f      	cmp	r7, r3
 800a940:	bfde      	ittt	le
 800a942:	1bdb      	suble	r3, r3, r7
 800a944:	18b9      	addle	r1, r7, r2
 800a946:	1880      	addle	r0, r0, r2
 800a948:	005b      	lsls	r3, r3, #1
 800a94a:	3d01      	subs	r5, #1
 800a94c:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800a950:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800a954:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800a958:	d1f0      	bne.n	800a93c <__ieee754_sqrt+0x88>
 800a95a:	462a      	mov	r2, r5
 800a95c:	f04f 0e20 	mov.w	lr, #32
 800a960:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 800a964:	428b      	cmp	r3, r1
 800a966:	eb07 0c05 	add.w	ip, r7, r5
 800a96a:	dc02      	bgt.n	800a972 <__ieee754_sqrt+0xbe>
 800a96c:	d113      	bne.n	800a996 <__ieee754_sqrt+0xe2>
 800a96e:	45a4      	cmp	ip, r4
 800a970:	d811      	bhi.n	800a996 <__ieee754_sqrt+0xe2>
 800a972:	f1bc 0f00 	cmp.w	ip, #0
 800a976:	eb0c 0507 	add.w	r5, ip, r7
 800a97a:	da43      	bge.n	800aa04 <__ieee754_sqrt+0x150>
 800a97c:	2d00      	cmp	r5, #0
 800a97e:	db41      	blt.n	800aa04 <__ieee754_sqrt+0x150>
 800a980:	f101 0801 	add.w	r8, r1, #1
 800a984:	1a5b      	subs	r3, r3, r1
 800a986:	4641      	mov	r1, r8
 800a988:	45a4      	cmp	ip, r4
 800a98a:	bf88      	it	hi
 800a98c:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800a990:	eba4 040c 	sub.w	r4, r4, ip
 800a994:	443a      	add	r2, r7
 800a996:	005b      	lsls	r3, r3, #1
 800a998:	f1be 0e01 	subs.w	lr, lr, #1
 800a99c:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800a9a0:	ea4f 0757 	mov.w	r7, r7, lsr #1
 800a9a4:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800a9a8:	d1dc      	bne.n	800a964 <__ieee754_sqrt+0xb0>
 800a9aa:	4323      	orrs	r3, r4
 800a9ac:	d006      	beq.n	800a9bc <__ieee754_sqrt+0x108>
 800a9ae:	1c54      	adds	r4, r2, #1
 800a9b0:	bf0b      	itete	eq
 800a9b2:	4672      	moveq	r2, lr
 800a9b4:	3201      	addne	r2, #1
 800a9b6:	3001      	addeq	r0, #1
 800a9b8:	f022 0201 	bicne.w	r2, r2, #1
 800a9bc:	1043      	asrs	r3, r0, #1
 800a9be:	07c1      	lsls	r1, r0, #31
 800a9c0:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800a9c4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800a9c8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800a9cc:	bf48      	it	mi
 800a9ce:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800a9d2:	4610      	mov	r0, r2
 800a9d4:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 800a9d8:	e782      	b.n	800a8e0 <__ieee754_sqrt+0x2c>
 800a9da:	0ae3      	lsrs	r3, r4, #11
 800a9dc:	3915      	subs	r1, #21
 800a9de:	0564      	lsls	r4, r4, #21
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d0fa      	beq.n	800a9da <__ieee754_sqrt+0x126>
 800a9e4:	02de      	lsls	r6, r3, #11
 800a9e6:	d50a      	bpl.n	800a9fe <__ieee754_sqrt+0x14a>
 800a9e8:	f1c2 0020 	rsb	r0, r2, #32
 800a9ec:	fa24 f000 	lsr.w	r0, r4, r0
 800a9f0:	1e55      	subs	r5, r2, #1
 800a9f2:	4094      	lsls	r4, r2
 800a9f4:	4303      	orrs	r3, r0
 800a9f6:	1b4a      	subs	r2, r1, r5
 800a9f8:	e78a      	b.n	800a910 <__ieee754_sqrt+0x5c>
 800a9fa:	4611      	mov	r1, r2
 800a9fc:	e7f0      	b.n	800a9e0 <__ieee754_sqrt+0x12c>
 800a9fe:	005b      	lsls	r3, r3, #1
 800aa00:	3201      	adds	r2, #1
 800aa02:	e7ef      	b.n	800a9e4 <__ieee754_sqrt+0x130>
 800aa04:	4688      	mov	r8, r1
 800aa06:	e7bd      	b.n	800a984 <__ieee754_sqrt+0xd0>
 800aa08:	7ff00000 	.word	0x7ff00000
 800aa0c:	00000000 	.word	0x00000000

0800aa10 <atan>:
 800aa10:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa14:	4bb6      	ldr	r3, [pc, #728]	; (800acf0 <atan+0x2e0>)
 800aa16:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800aa1a:	429e      	cmp	r6, r3
 800aa1c:	4604      	mov	r4, r0
 800aa1e:	460d      	mov	r5, r1
 800aa20:	468b      	mov	fp, r1
 800aa22:	dd17      	ble.n	800aa54 <atan+0x44>
 800aa24:	4bb3      	ldr	r3, [pc, #716]	; (800acf4 <atan+0x2e4>)
 800aa26:	429e      	cmp	r6, r3
 800aa28:	dc01      	bgt.n	800aa2e <atan+0x1e>
 800aa2a:	d109      	bne.n	800aa40 <atan+0x30>
 800aa2c:	b140      	cbz	r0, 800aa40 <atan+0x30>
 800aa2e:	4622      	mov	r2, r4
 800aa30:	462b      	mov	r3, r5
 800aa32:	4620      	mov	r0, r4
 800aa34:	4629      	mov	r1, r5
 800aa36:	f7f5 fb91 	bl	800015c <__adddf3>
 800aa3a:	4604      	mov	r4, r0
 800aa3c:	460d      	mov	r5, r1
 800aa3e:	e005      	b.n	800aa4c <atan+0x3c>
 800aa40:	f1bb 0f00 	cmp.w	fp, #0
 800aa44:	4cac      	ldr	r4, [pc, #688]	; (800acf8 <atan+0x2e8>)
 800aa46:	f300 8121 	bgt.w	800ac8c <atan+0x27c>
 800aa4a:	4dac      	ldr	r5, [pc, #688]	; (800acfc <atan+0x2ec>)
 800aa4c:	4620      	mov	r0, r4
 800aa4e:	4629      	mov	r1, r5
 800aa50:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa54:	4baa      	ldr	r3, [pc, #680]	; (800ad00 <atan+0x2f0>)
 800aa56:	429e      	cmp	r6, r3
 800aa58:	dc11      	bgt.n	800aa7e <atan+0x6e>
 800aa5a:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800aa5e:	429e      	cmp	r6, r3
 800aa60:	dc0a      	bgt.n	800aa78 <atan+0x68>
 800aa62:	a38b      	add	r3, pc, #556	; (adr r3, 800ac90 <atan+0x280>)
 800aa64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa68:	f7f5 fb78 	bl	800015c <__adddf3>
 800aa6c:	2200      	movs	r2, #0
 800aa6e:	4ba5      	ldr	r3, [pc, #660]	; (800ad04 <atan+0x2f4>)
 800aa70:	f7f5 ffba 	bl	80009e8 <__aeabi_dcmpgt>
 800aa74:	2800      	cmp	r0, #0
 800aa76:	d1e9      	bne.n	800aa4c <atan+0x3c>
 800aa78:	f04f 3aff 	mov.w	sl, #4294967295
 800aa7c:	e027      	b.n	800aace <atan+0xbe>
 800aa7e:	f000 f951 	bl	800ad24 <fabs>
 800aa82:	4ba1      	ldr	r3, [pc, #644]	; (800ad08 <atan+0x2f8>)
 800aa84:	4604      	mov	r4, r0
 800aa86:	429e      	cmp	r6, r3
 800aa88:	460d      	mov	r5, r1
 800aa8a:	f300 80b8 	bgt.w	800abfe <atan+0x1ee>
 800aa8e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800aa92:	429e      	cmp	r6, r3
 800aa94:	f300 809c 	bgt.w	800abd0 <atan+0x1c0>
 800aa98:	4602      	mov	r2, r0
 800aa9a:	460b      	mov	r3, r1
 800aa9c:	f7f5 fb5e 	bl	800015c <__adddf3>
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	4b98      	ldr	r3, [pc, #608]	; (800ad04 <atan+0x2f4>)
 800aaa4:	f7f5 fb58 	bl	8000158 <__aeabi_dsub>
 800aaa8:	2200      	movs	r2, #0
 800aaaa:	4606      	mov	r6, r0
 800aaac:	460f      	mov	r7, r1
 800aaae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800aab2:	4620      	mov	r0, r4
 800aab4:	4629      	mov	r1, r5
 800aab6:	f7f5 fb51 	bl	800015c <__adddf3>
 800aaba:	4602      	mov	r2, r0
 800aabc:	460b      	mov	r3, r1
 800aabe:	4630      	mov	r0, r6
 800aac0:	4639      	mov	r1, r7
 800aac2:	f7f5 fe2b 	bl	800071c <__aeabi_ddiv>
 800aac6:	f04f 0a00 	mov.w	sl, #0
 800aaca:	4604      	mov	r4, r0
 800aacc:	460d      	mov	r5, r1
 800aace:	4622      	mov	r2, r4
 800aad0:	462b      	mov	r3, r5
 800aad2:	4620      	mov	r0, r4
 800aad4:	4629      	mov	r1, r5
 800aad6:	f7f5 fcf7 	bl	80004c8 <__aeabi_dmul>
 800aada:	4602      	mov	r2, r0
 800aadc:	460b      	mov	r3, r1
 800aade:	4680      	mov	r8, r0
 800aae0:	4689      	mov	r9, r1
 800aae2:	f7f5 fcf1 	bl	80004c8 <__aeabi_dmul>
 800aae6:	a36c      	add	r3, pc, #432	; (adr r3, 800ac98 <atan+0x288>)
 800aae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaec:	4606      	mov	r6, r0
 800aaee:	460f      	mov	r7, r1
 800aaf0:	f7f5 fcea 	bl	80004c8 <__aeabi_dmul>
 800aaf4:	a36a      	add	r3, pc, #424	; (adr r3, 800aca0 <atan+0x290>)
 800aaf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aafa:	f7f5 fb2f 	bl	800015c <__adddf3>
 800aafe:	4632      	mov	r2, r6
 800ab00:	463b      	mov	r3, r7
 800ab02:	f7f5 fce1 	bl	80004c8 <__aeabi_dmul>
 800ab06:	a368      	add	r3, pc, #416	; (adr r3, 800aca8 <atan+0x298>)
 800ab08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab0c:	f7f5 fb26 	bl	800015c <__adddf3>
 800ab10:	4632      	mov	r2, r6
 800ab12:	463b      	mov	r3, r7
 800ab14:	f7f5 fcd8 	bl	80004c8 <__aeabi_dmul>
 800ab18:	a365      	add	r3, pc, #404	; (adr r3, 800acb0 <atan+0x2a0>)
 800ab1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab1e:	f7f5 fb1d 	bl	800015c <__adddf3>
 800ab22:	4632      	mov	r2, r6
 800ab24:	463b      	mov	r3, r7
 800ab26:	f7f5 fccf 	bl	80004c8 <__aeabi_dmul>
 800ab2a:	a363      	add	r3, pc, #396	; (adr r3, 800acb8 <atan+0x2a8>)
 800ab2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab30:	f7f5 fb14 	bl	800015c <__adddf3>
 800ab34:	4632      	mov	r2, r6
 800ab36:	463b      	mov	r3, r7
 800ab38:	f7f5 fcc6 	bl	80004c8 <__aeabi_dmul>
 800ab3c:	a360      	add	r3, pc, #384	; (adr r3, 800acc0 <atan+0x2b0>)
 800ab3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab42:	f7f5 fb0b 	bl	800015c <__adddf3>
 800ab46:	4642      	mov	r2, r8
 800ab48:	464b      	mov	r3, r9
 800ab4a:	f7f5 fcbd 	bl	80004c8 <__aeabi_dmul>
 800ab4e:	a35e      	add	r3, pc, #376	; (adr r3, 800acc8 <atan+0x2b8>)
 800ab50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab54:	4680      	mov	r8, r0
 800ab56:	4689      	mov	r9, r1
 800ab58:	4630      	mov	r0, r6
 800ab5a:	4639      	mov	r1, r7
 800ab5c:	f7f5 fcb4 	bl	80004c8 <__aeabi_dmul>
 800ab60:	a35b      	add	r3, pc, #364	; (adr r3, 800acd0 <atan+0x2c0>)
 800ab62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab66:	f7f5 faf7 	bl	8000158 <__aeabi_dsub>
 800ab6a:	4632      	mov	r2, r6
 800ab6c:	463b      	mov	r3, r7
 800ab6e:	f7f5 fcab 	bl	80004c8 <__aeabi_dmul>
 800ab72:	a359      	add	r3, pc, #356	; (adr r3, 800acd8 <atan+0x2c8>)
 800ab74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab78:	f7f5 faee 	bl	8000158 <__aeabi_dsub>
 800ab7c:	4632      	mov	r2, r6
 800ab7e:	463b      	mov	r3, r7
 800ab80:	f7f5 fca2 	bl	80004c8 <__aeabi_dmul>
 800ab84:	a356      	add	r3, pc, #344	; (adr r3, 800ace0 <atan+0x2d0>)
 800ab86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab8a:	f7f5 fae5 	bl	8000158 <__aeabi_dsub>
 800ab8e:	4632      	mov	r2, r6
 800ab90:	463b      	mov	r3, r7
 800ab92:	f7f5 fc99 	bl	80004c8 <__aeabi_dmul>
 800ab96:	a354      	add	r3, pc, #336	; (adr r3, 800ace8 <atan+0x2d8>)
 800ab98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab9c:	f7f5 fadc 	bl	8000158 <__aeabi_dsub>
 800aba0:	4632      	mov	r2, r6
 800aba2:	463b      	mov	r3, r7
 800aba4:	f7f5 fc90 	bl	80004c8 <__aeabi_dmul>
 800aba8:	4602      	mov	r2, r0
 800abaa:	460b      	mov	r3, r1
 800abac:	4640      	mov	r0, r8
 800abae:	4649      	mov	r1, r9
 800abb0:	f7f5 fad4 	bl	800015c <__adddf3>
 800abb4:	4622      	mov	r2, r4
 800abb6:	462b      	mov	r3, r5
 800abb8:	f7f5 fc86 	bl	80004c8 <__aeabi_dmul>
 800abbc:	f1ba 3fff 	cmp.w	sl, #4294967295
 800abc0:	4602      	mov	r2, r0
 800abc2:	460b      	mov	r3, r1
 800abc4:	d144      	bne.n	800ac50 <atan+0x240>
 800abc6:	4620      	mov	r0, r4
 800abc8:	4629      	mov	r1, r5
 800abca:	f7f5 fac5 	bl	8000158 <__aeabi_dsub>
 800abce:	e734      	b.n	800aa3a <atan+0x2a>
 800abd0:	2200      	movs	r2, #0
 800abd2:	4b4c      	ldr	r3, [pc, #304]	; (800ad04 <atan+0x2f4>)
 800abd4:	f7f5 fac0 	bl	8000158 <__aeabi_dsub>
 800abd8:	2200      	movs	r2, #0
 800abda:	4606      	mov	r6, r0
 800abdc:	460f      	mov	r7, r1
 800abde:	4620      	mov	r0, r4
 800abe0:	4629      	mov	r1, r5
 800abe2:	4b48      	ldr	r3, [pc, #288]	; (800ad04 <atan+0x2f4>)
 800abe4:	f7f5 faba 	bl	800015c <__adddf3>
 800abe8:	4602      	mov	r2, r0
 800abea:	460b      	mov	r3, r1
 800abec:	4630      	mov	r0, r6
 800abee:	4639      	mov	r1, r7
 800abf0:	f7f5 fd94 	bl	800071c <__aeabi_ddiv>
 800abf4:	f04f 0a01 	mov.w	sl, #1
 800abf8:	4604      	mov	r4, r0
 800abfa:	460d      	mov	r5, r1
 800abfc:	e767      	b.n	800aace <atan+0xbe>
 800abfe:	4b43      	ldr	r3, [pc, #268]	; (800ad0c <atan+0x2fc>)
 800ac00:	429e      	cmp	r6, r3
 800ac02:	da1a      	bge.n	800ac3a <atan+0x22a>
 800ac04:	2200      	movs	r2, #0
 800ac06:	4b42      	ldr	r3, [pc, #264]	; (800ad10 <atan+0x300>)
 800ac08:	f7f5 faa6 	bl	8000158 <__aeabi_dsub>
 800ac0c:	2200      	movs	r2, #0
 800ac0e:	4606      	mov	r6, r0
 800ac10:	460f      	mov	r7, r1
 800ac12:	4620      	mov	r0, r4
 800ac14:	4629      	mov	r1, r5
 800ac16:	4b3e      	ldr	r3, [pc, #248]	; (800ad10 <atan+0x300>)
 800ac18:	f7f5 fc56 	bl	80004c8 <__aeabi_dmul>
 800ac1c:	2200      	movs	r2, #0
 800ac1e:	4b39      	ldr	r3, [pc, #228]	; (800ad04 <atan+0x2f4>)
 800ac20:	f7f5 fa9c 	bl	800015c <__adddf3>
 800ac24:	4602      	mov	r2, r0
 800ac26:	460b      	mov	r3, r1
 800ac28:	4630      	mov	r0, r6
 800ac2a:	4639      	mov	r1, r7
 800ac2c:	f7f5 fd76 	bl	800071c <__aeabi_ddiv>
 800ac30:	f04f 0a02 	mov.w	sl, #2
 800ac34:	4604      	mov	r4, r0
 800ac36:	460d      	mov	r5, r1
 800ac38:	e749      	b.n	800aace <atan+0xbe>
 800ac3a:	4602      	mov	r2, r0
 800ac3c:	460b      	mov	r3, r1
 800ac3e:	2000      	movs	r0, #0
 800ac40:	4934      	ldr	r1, [pc, #208]	; (800ad14 <atan+0x304>)
 800ac42:	f7f5 fd6b 	bl	800071c <__aeabi_ddiv>
 800ac46:	f04f 0a03 	mov.w	sl, #3
 800ac4a:	4604      	mov	r4, r0
 800ac4c:	460d      	mov	r5, r1
 800ac4e:	e73e      	b.n	800aace <atan+0xbe>
 800ac50:	4b31      	ldr	r3, [pc, #196]	; (800ad18 <atan+0x308>)
 800ac52:	4e32      	ldr	r6, [pc, #200]	; (800ad1c <atan+0x30c>)
 800ac54:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800ac58:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800ac5c:	e9da 2300 	ldrd	r2, r3, [sl]
 800ac60:	f7f5 fa7a 	bl	8000158 <__aeabi_dsub>
 800ac64:	4622      	mov	r2, r4
 800ac66:	462b      	mov	r3, r5
 800ac68:	f7f5 fa76 	bl	8000158 <__aeabi_dsub>
 800ac6c:	4602      	mov	r2, r0
 800ac6e:	460b      	mov	r3, r1
 800ac70:	e9d6 0100 	ldrd	r0, r1, [r6]
 800ac74:	f7f5 fa70 	bl	8000158 <__aeabi_dsub>
 800ac78:	f1bb 0f00 	cmp.w	fp, #0
 800ac7c:	4604      	mov	r4, r0
 800ac7e:	460d      	mov	r5, r1
 800ac80:	f6bf aee4 	bge.w	800aa4c <atan+0x3c>
 800ac84:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ac88:	461d      	mov	r5, r3
 800ac8a:	e6df      	b.n	800aa4c <atan+0x3c>
 800ac8c:	4d24      	ldr	r5, [pc, #144]	; (800ad20 <atan+0x310>)
 800ac8e:	e6dd      	b.n	800aa4c <atan+0x3c>
 800ac90:	8800759c 	.word	0x8800759c
 800ac94:	7e37e43c 	.word	0x7e37e43c
 800ac98:	e322da11 	.word	0xe322da11
 800ac9c:	3f90ad3a 	.word	0x3f90ad3a
 800aca0:	24760deb 	.word	0x24760deb
 800aca4:	3fa97b4b 	.word	0x3fa97b4b
 800aca8:	a0d03d51 	.word	0xa0d03d51
 800acac:	3fb10d66 	.word	0x3fb10d66
 800acb0:	c54c206e 	.word	0xc54c206e
 800acb4:	3fb745cd 	.word	0x3fb745cd
 800acb8:	920083ff 	.word	0x920083ff
 800acbc:	3fc24924 	.word	0x3fc24924
 800acc0:	5555550d 	.word	0x5555550d
 800acc4:	3fd55555 	.word	0x3fd55555
 800acc8:	2c6a6c2f 	.word	0x2c6a6c2f
 800accc:	bfa2b444 	.word	0xbfa2b444
 800acd0:	52defd9a 	.word	0x52defd9a
 800acd4:	3fadde2d 	.word	0x3fadde2d
 800acd8:	af749a6d 	.word	0xaf749a6d
 800acdc:	3fb3b0f2 	.word	0x3fb3b0f2
 800ace0:	fe231671 	.word	0xfe231671
 800ace4:	3fbc71c6 	.word	0x3fbc71c6
 800ace8:	9998ebc4 	.word	0x9998ebc4
 800acec:	3fc99999 	.word	0x3fc99999
 800acf0:	440fffff 	.word	0x440fffff
 800acf4:	7ff00000 	.word	0x7ff00000
 800acf8:	54442d18 	.word	0x54442d18
 800acfc:	bff921fb 	.word	0xbff921fb
 800ad00:	3fdbffff 	.word	0x3fdbffff
 800ad04:	3ff00000 	.word	0x3ff00000
 800ad08:	3ff2ffff 	.word	0x3ff2ffff
 800ad0c:	40038000 	.word	0x40038000
 800ad10:	3ff80000 	.word	0x3ff80000
 800ad14:	bff00000 	.word	0xbff00000
 800ad18:	0800bb48 	.word	0x0800bb48
 800ad1c:	0800bb28 	.word	0x0800bb28
 800ad20:	3ff921fb 	.word	0x3ff921fb

0800ad24 <fabs>:
 800ad24:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800ad28:	4770      	bx	lr
	...

0800ad2c <nan>:
 800ad2c:	2000      	movs	r0, #0
 800ad2e:	4901      	ldr	r1, [pc, #4]	; (800ad34 <nan+0x8>)
 800ad30:	4770      	bx	lr
 800ad32:	bf00      	nop
 800ad34:	7ff80000 	.word	0x7ff80000

0800ad38 <_init>:
 800ad38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad3a:	bf00      	nop
 800ad3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad3e:	bc08      	pop	{r3}
 800ad40:	469e      	mov	lr, r3
 800ad42:	4770      	bx	lr

0800ad44 <_fini>:
 800ad44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad46:	bf00      	nop
 800ad48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad4a:	bc08      	pop	{r3}
 800ad4c:	469e      	mov	lr, r3
 800ad4e:	4770      	bx	lr
