--------------- Initial state ---------------
dmem_word[0] = 1
dmem_word[1] = 1
dmem_word[2] = 1
dmem_word[3] = 1
dmem_word[46] = 31

r1 = 1
r2 = 2
r31 = 31

----------------- Test code -----------------
lw $0, 0($0)
nop
lw $0, 1($0)
nop
lw $0, 0($1)
nop
nop
lw $0, 1($1)
nop
lw $0, 15($31)
nop
lw $0, 1($2)
nop
lw $1, 0($0)
nop

---------- Expected state updates -----------
r1 = 1

------------ Timeout cycle count ------------
300