Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: biner2bcd.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "biner2bcd.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "biner2bcd"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : biner2bcd
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Semester 2/Prak. Rangkaian Logika 2/binertobcd/biner2bcd.vhd" in Library work.
Entity <biner2bcd> compiled.
Entity <biner2bcd> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <biner2bcd> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <biner2bcd> in library <work> (Architecture <behavioral>).
Entity <biner2bcd> analyzed. Unit <biner2bcd> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <biner2bcd>.
    Related source file is "D:/Semester 2/Prak. Rangkaian Logika 2/binertobcd/biner2bcd.vhd".
    Found 5-bit comparator greater for signal <z_19$cmp_gt0000> created at line 20.
    Found 5-bit comparator greater for signal <z_19$cmp_gt0001> created at line 20.
    Found 5-bit comparator greater for signal <z_19$cmp_gt0002> created at line 20.
    Found 5-bit comparator greater for signal <z_19$cmp_gt0003> created at line 20.
    Found 5-bit comparator greater for signal <z_19$cmp_gt0004> created at line 20.
    Found 5-bit comparator greater for signal <z_19$cmp_gt0005> created at line 20.
    Found 5-bit comparator greater for signal <z_19$cmp_gt0006> created at line 20.
    Found 5-bit comparator greater for signal <z_19$cmp_gt0007> created at line 20.
    Found 5-bit comparator greater for signal <z_19$cmp_gt0008> created at line 20.
    Found 5-bit comparator greater for signal <z_19$cmp_gt0009> created at line 20.
    Found 5-bit comparator greater for signal <z_19$cmp_gt0010> created at line 20.
    Found 5-bit comparator greater for signal <z_19$cmp_gt0011> created at line 20.
    Found 5-bit comparator greater for signal <z_19$cmp_gt0012> created at line 20.
    Found 4-bit adder for signal <z_19_16$add0000> created at line 21.
    Found 4-bit adder for signal <z_19_16$add0001> created at line 21.
    Found 4-bit adder for signal <z_19_16$add0002> created at line 21.
    Found 4-bit adder for signal <z_19_16$add0003> created at line 21.
    Found 4-bit adder for signal <z_19_16$add0004> created at line 21.
    Found 4-bit adder for signal <z_19_16$add0005> created at line 21.
    Found 4-bit adder for signal <z_19_16$add0006> created at line 21.
    Found 4-bit adder for signal <z_19_16$add0007> created at line 21.
    Found 4-bit adder for signal <z_19_16$add0008> created at line 21.
    Found 4-bit adder for signal <z_19_16$add0009> created at line 21.
    Found 4-bit adder for signal <z_19_16$add0010> created at line 21.
    Found 4-bit adder for signal <z_19_16$add0011> created at line 21.
    Found 4-bit adder for signal <z_19_16$add0012> created at line 21.
    Found 5-bit comparator greater for signal <z_23$cmp_gt0000> created at line 23.
    Found 5-bit comparator greater for signal <z_23$cmp_gt0001> created at line 23.
    Found 5-bit comparator greater for signal <z_23$cmp_gt0002> created at line 23.
    Found 5-bit comparator greater for signal <z_23$cmp_gt0003> created at line 23.
    Found 5-bit comparator greater for signal <z_23$cmp_gt0004> created at line 23.
    Found 5-bit comparator greater for signal <z_23$cmp_gt0005> created at line 23.
    Found 5-bit comparator greater for signal <z_23$cmp_gt0006> created at line 23.
    Found 5-bit comparator greater for signal <z_23$cmp_gt0007> created at line 23.
    Found 5-bit comparator greater for signal <z_23$cmp_gt0008> created at line 23.
    Found 5-bit comparator greater for signal <z_23$cmp_gt0009> created at line 23.
    Found 4-bit adder for signal <z_23_20$add0000> created at line 24.
    Found 4-bit adder for signal <z_23_20$add0001> created at line 24.
    Found 4-bit adder for signal <z_23_20$add0002> created at line 24.
    Found 4-bit adder for signal <z_23_20$add0003> created at line 24.
    Found 4-bit adder for signal <z_23_20$add0004> created at line 24.
    Found 4-bit adder for signal <z_23_20$add0005> created at line 24.
    Found 4-bit adder for signal <z_23_20$add0006> created at line 24.
    Found 4-bit adder for signal <z_23_20$add0007> created at line 24.
    Found 4-bit adder for signal <z_23_20$add0008> created at line 24.
    Found 4-bit adder for signal <z_23_20$add0009> created at line 24.
    Found 5-bit comparator greater for signal <z_26$cmp_gt0000> created at line 26.
    Found 5-bit comparator greater for signal <z_26$cmp_gt0001> created at line 26.
    Found 5-bit comparator greater for signal <z_26$cmp_gt0002> created at line 26.
    Found 5-bit comparator greater for signal <z_26$cmp_gt0003> created at line 26.
    Found 5-bit comparator greater for signal <z_27$cmp_gt0000> created at line 26.
    Found 5-bit comparator greater for signal <z_27$cmp_gt0001> created at line 26.
    Found 5-bit comparator greater for signal <z_27$cmp_gt0002> created at line 26.
    Found 4-bit adder for signal <z_27_24$add0000> created at line 27.
    Found 4-bit adder for signal <z_27_24$add0001> created at line 27.
    Found 4-bit adder for signal <z_27_24$add0002> created at line 27.
    Found 4-bit adder for signal <z_27_24$add0003> created at line 27.
    Found 4-bit adder for signal <z_27_24$add0004> created at line 27.
    Found 4-bit adder for signal <z_27_24$add0005> created at line 27.
    Found 4-bit adder for signal <z_27_24$add0006> created at line 27.
    Summary:
	inferred  30 Adder/Subtractor(s).
	inferred  30 Comparator(s).
Unit <biner2bcd> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 30
 4-bit adder                                           : 30
# Comparators                                          : 30
 5-bit comparator greater                              : 30

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 30
 3-bit adder                                           : 3
 4-bit adder                                           : 27
# Comparators                                          : 30
 5-bit comparator greater                              : 30

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <biner2bcd> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block biner2bcd, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : biner2bcd.ngr
Top Level Output File Name         : biner2bcd
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 32

Cell Usage :
# BELS                             : 125
#      LUT2                        : 1
#      LUT3                        : 9
#      LUT4                        : 112
#      MUXF5                       : 3
# IO Buffers                       : 32
#      IBUF                        : 16
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                       70  out of   1920     3%  
 Number of 4 input LUTs:                122  out of   3840     3%  
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    173    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 39.491ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 43238494 / 16
-------------------------------------------------------------------------
Delay:               39.491ns (Levels of Logic = 22)
  Source:            a<14> (PAD)
  Destination:       x<9> (PAD)

  Data Path: a<14> to x<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.821   1.463  a_14_IBUF (a_14_IBUF)
     LUT4:I0->O            7   0.551   1.261  z_19_mux00011 (z_19_mux0001)
     LUT4:I1->O            9   0.551   1.192  z_19_mux000211 (N34)
     LUT3:I2->O            4   0.551   1.256  z_17_mux000311 (N8)
     LUT3:I0->O            3   0.551   1.246  z_19_mux000311 (N35)
     LUT4:I0->O            2   0.551   1.216  Madd_z_23_20_add0001_cy<1>11 (Madd_z_23_20_add0001_cy<1>)
     LUT3:I0->O            1   0.551   0.000  z_23_mux000136_G (N85)
     MUXF5:I1->O           6   0.360   1.342  z_23_mux000136 (z_23_mux0001)
     LUT3:I0->O            4   0.551   1.256  z_21_mux000211 (N19)
     LUT4:I0->O            4   0.551   0.985  z_21_mux00021 (Madd_z_23_20_add0003_lut<2>)
     LUT3:I2->O            4   0.551   1.256  z_23_mux000311 (N46)
     LUT4:I0->O            1   0.551   0.000  Madd_z_27_24_add0001_Madd_cy<1>111 (Madd_z_27_24_add0001_Madd_cy<1>11)
     MUXF5:I1->O           2   0.360   0.903  Madd_z_27_24_add0001_Madd_cy<1>11_f5 (Madd_z_27_24_add0001_Madd_cy<1>)
     LUT4:I3->O            2   0.551   0.945  z_26_cmp_gt0001 (z_26_cmp_gt0001)
     LUT3:I2->O            1   0.551   0.996  z_25_mux000121 (N71)
     LUT4:I1->O            3   0.551   1.246  z_25_mux00011 (Madd_z_27_24_add0002_Madd_lut<2>)
     LUT4:I0->O            4   0.551   1.256  z_26_mux00021 (Madd_z_27_24_add0003_lut<3>)
     LUT4:I0->O            4   0.551   1.256  z_25_mux000411 (N11)
     LUT4:I0->O            4   0.551   1.256  z_25_mux00041 (Madd_z_27_24_add0005_lut<2>)
     LUT4:I0->O            4   0.551   1.256  z_26_mux00051 (Madd_z_27_24_add0006_lut<3>)
     LUT4:I0->O            1   0.551   0.801  z_24_mux00061 (x_9_OBUF)
     OBUF:I->O                 5.644          x_9_OBUF (x<9>)
    ----------------------------------------
    Total                     39.491ns (17.103ns logic, 22.388ns route)
                                       (43.3% logic, 56.7% route)

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 16.50 secs
 
--> 

Total memory usage is 4550148 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

