##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_1_IntClock
		4.3::Critical Path Report for color_sensor_clk
		4.4::Critical Path Report for ir_clk
		4.5::Critical Path Report for motor_clk
		4.6::Critical Path Report for us_clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. color_sensor_clk:R)
		5.3::Critical Path Report for (motor_clk:R vs. motor_clk:R)
		5.4::Critical Path Report for (us_clk:R vs. us_clk:R)
		5.5::Critical Path Report for (us_clk(fixed-function):R vs. us_clk:R)
		5.6::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
		5.7::Critical Path Report for (color_sensor_clk:R vs. color_sensor_clk:R)
		5.8::Critical Path Report for (ir_clk:R vs. ir_clk:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: CyBUS_CLK                  | Frequency: 34.78 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: UART_1_IntClock            | Frequency: 55.65 MHz  | Target: 0.46 MHz   | 
Clock: color_sensor_clk           | Frequency: 31.53 MHz  | Target: 0.10 MHz   | 
Clock: ir_clk                     | Frequency: 95.64 MHz  | Target: 0.00 MHz   | 
Clock: motor_clk                  | Frequency: 38.02 MHz  | Target: 1.00 MHz   | 
Clock: motor_clk(fixed-function)  | N/A                   | Target: 1.00 MHz   | 
Clock: us_clk                     | Frequency: 52.54 MHz  | Target: 1.00 MHz   | 
Clock: us_clk(fixed-function)     | N/A                   | Target: 1.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock            Capture Clock     Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------  ----------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK               UART_1_IntClock   41666.7          23697        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK               color_sensor_clk  41666.7          12913        N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock         UART_1_IntClock   2.16667e+006     2149412      N/A              N/A         N/A              N/A         N/A              N/A         
color_sensor_clk        color_sensor_clk  1e+007           9968287      N/A              N/A         N/A              N/A         N/A              N/A         
ir_clk                  ir_clk            1.25e+010        -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
motor_clk               motor_clk         1e+006           973699       N/A              N/A         N/A              N/A         N/A              N/A         
us_clk                  us_clk            1e+006           980965       N/A              N/A         N/A              N/A         N/A              N/A         
us_clk(fixed-function)  us_clk            1e+006           976944       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                Setup to Clk  Clock Name:Phase    
-----------------------  ------------  ------------------  
color_sensor_out(0)_PAD  34217         color_sensor_clk:R  
ir_l_out(0)_PAD          16094         ir_clk:R            
ir_r_out(0)_PAD          14998         ir_clk:R            
ir_side_out(0)_PAD       18397         ir_clk:R            
motor_l_phaseA(0)_PAD    17924         motor_clk:R         
motor_l_phaseB(0)_PAD    15291         motor_clk:R         
motor_r_phaseA(0)_PAD    16253         motor_clk:R         
motor_r_phaseB(0)_PAD    16233         motor_clk:R         
us_b_echo(0)_PAD         22993         us_clk:R            
us_f_echo(0)_PAD         25345         us_clk:R            
us_l_echo(0)_PAD         21798         us_clk:R            
us_r_echo(0)_PAD         30264         us_clk:R            


                       3.2::Clock to Out
                       -----------------

Port Name          Clock to Out  Clock Name:Phase             
-----------------  ------------  ---------------------------  
Tx_1(0)_PAD        31230         UART_1_IntClock:R            
motor_l_en(0)_PAD  25035         motor_clk(fixed-function):R  
motor_r_en(0)_PAD  25965         motor_clk(fixed-function):R  
us_trigger(0)_PAD  21476         us_clk(fixed-function):R     


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 34.78 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 12913p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -4230
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24524
-------------------------------------   ----- 
End-of-path arrival time (ps)           24524
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5     2050   2050  12913  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_0                macrocell26      4683   6733  12913  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell26      3350  10083  12913  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell10   2711  12794  12913  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell10   5130  17924  12913  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell11      0  17924  12913  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell11   3300  21224  12913  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell12      0  21224  12913  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell12   3300  24524  12913  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell13      0  24524  12913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell13      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 55.65 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23697p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14500
-------------------------------------   ----- 
End-of-path arrival time (ps)           14500
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell11        2009   2009  23697  RISE       1
\UART_1:BUART:rx_postpoll\/main_1         macrocell21     6229   8238  23697  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell21     3350  11588  23697  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2912  14500  23697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for color_sensor_clk
**********************************************
Clock: color_sensor_clk
Frequency: 31.53 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9968287p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -4230
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27483
-------------------------------------   ----- 
End-of-path arrival time (ps)           27483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell10      0      0  RISE       1

Data path
pin name                                                       model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell10   1240   1240  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell11      0   1240  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell11   1210   2450  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell12      0   2450  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell12   1210   3660  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell13      0   3660  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell13   2270   5930  9968287  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_3                macrocell26      3762   9692  9968287  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell26      3350  13042  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell10   2711  15753  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell10   5130  20883  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell11      0  20883  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell11   3300  24183  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell12      0  24183  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell12   3300  27483  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell13      0  27483  9968287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell13      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for ir_clk
************************************
Clock: ir_clk
Frequency: 95.64 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6483/q
Path End       : Net_6464/main_1
Capture Clock  : Net_6464/clock_0
Path slack     : 12499989545p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ir_clk:R#1 vs. ir_clk:R#2)   12500000000
- Setup time                                       -3510
------------------------------------------   ----------- 
End-of-path required time (ps)               12499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6945
-------------------------------------   ---- 
End-of-path arrival time (ps)           6945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_6483/clock_0                                           macrocell135        0      0  RISE       1

Data path
pin name         model name    delay     AT        slack  edge  Fanout
---------------  ------------  -----  -----  -----------  ----  ------
Net_6483/q       macrocell135   1250   1250  12499989545  RISE       1
Net_6464/main_1  macrocell134   5695   6945  12499989545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_6464/clock_0                                           macrocell134        0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for motor_clk
***************************************
Clock: motor_clk
Frequency: 38.02 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 973699p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                      995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22071
-------------------------------------   ----- 
End-of-path arrival time (ps)           22071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q                                    macrocell75     1250   1250  973699  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/main_0                macrocell9      9575  10825  973699  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  14175  973699  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   2766  16941  973699  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  22071  973699  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  22071  973699  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for us_clk
************************************
Clock: us_clk
Frequency: 52.54 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 980965p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15905
-------------------------------------   ----- 
End-of-path arrival time (ps)           15905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q           macrocell125     1250   1250  980965  RISE       1
\us_r_timer:TimerUDB:capt_fifo_load\/main_2    macrocell34      5490   6740  980965  RISE       1
\us_r_timer:TimerUDB:capt_fifo_load\/q         macrocell34      3350  10090  980965  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell18   5815  15905  980965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23697p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14500
-------------------------------------   ----- 
End-of-path arrival time (ps)           14500
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell11        2009   2009  23697  RISE       1
\UART_1:BUART:rx_postpoll\/main_1         macrocell21     6229   8238  23697  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell21     3350  11588  23697  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2912  14500  23697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. color_sensor_clk:R)
******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 12913p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -4230
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24524
-------------------------------------   ----- 
End-of-path arrival time (ps)           24524
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5     2050   2050  12913  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_0                macrocell26      4683   6733  12913  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell26      3350  10083  12913  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell10   2711  12794  12913  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell10   5130  17924  12913  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell11      0  17924  12913  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell11   3300  21224  12913  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell12      0  21224  12913  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell12   3300  24524  12913  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell13      0  24524  12913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell13      0      0  RISE       1


5.3::Critical Path Report for (motor_clk:R vs. motor_clk:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 973699p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                      995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22071
-------------------------------------   ----- 
End-of-path arrival time (ps)           22071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q                                    macrocell75     1250   1250  973699  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/main_0                macrocell9      9575  10825  973699  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  14175  973699  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   2766  16941  973699  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  22071  973699  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  22071  973699  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (us_clk:R vs. us_clk:R)
*****************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 980965p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15905
-------------------------------------   ----- 
End-of-path arrival time (ps)           15905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q           macrocell125     1250   1250  980965  RISE       1
\us_r_timer:TimerUDB:capt_fifo_load\/main_2    macrocell34      5490   6740  980965  RISE       1
\us_r_timer:TimerUDB:capt_fifo_load\/q         macrocell34      3350  10090  980965  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell18   5815  15905  980965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1


5.5::Critical Path Report for (us_clk(fixed-function):R vs. us_clk:R)
*********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 976944p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -4230
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18826
-------------------------------------   ----- 
End-of-path arrival time (ps)           18826
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  976944  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell20  12696  13696  976944  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell20   5130  18826  976944  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell21      0  18826  976944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell21      0      0  RISE       1


5.6::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2149412p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11065
-------------------------------------   ----- 
End-of-path arrival time (ps)           11065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                      macrocell81     1250   1250  2149412  RISE       1
\UART_1:BUART:counter_load_not\/main_1           macrocell17     4173   5423  2149412  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell17     3350   8773  2149412  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2292  11065  2149412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1


5.7::Critical Path Report for (color_sensor_clk:R vs. color_sensor_clk:R)
*************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9968287p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -4230
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27483
-------------------------------------   ----- 
End-of-path arrival time (ps)           27483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell10      0      0  RISE       1

Data path
pin name                                                       model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell10   1240   1240  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell11      0   1240  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell11   1210   2450  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell12      0   2450  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell12   1210   3660  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell13      0   3660  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell13   2270   5930  9968287  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_3                macrocell26      3762   9692  9968287  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell26      3350  13042  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell10   2711  15753  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell10   5130  20883  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell11      0  20883  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell11   3300  24183  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell12      0  24183  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell12   3300  27483  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell13      0  27483  9968287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell13      0      0  RISE       1


5.8::Critical Path Report for (ir_clk:R vs. ir_clk:R)
*****************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6483/q
Path End       : Net_6464/main_1
Capture Clock  : Net_6464/clock_0
Path slack     : 12499989545p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ir_clk:R#1 vs. ir_clk:R#2)   12500000000
- Setup time                                       -3510
------------------------------------------   ----------- 
End-of-path required time (ps)               12499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6945
-------------------------------------   ---- 
End-of-path arrival time (ps)           6945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_6483/clock_0                                           macrocell135        0      0  RISE       1

Data path
pin name         model name    delay     AT        slack  edge  Fanout
---------------  ------------  -----  -----  -----------  ----  ------
Net_6483/q       macrocell135   1250   1250  12499989545  RISE       1
Net_6464/main_1  macrocell134   5695   6945  12499989545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_6464/clock_0                                           macrocell134        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 12913p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -4230
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24524
-------------------------------------   ----- 
End-of-path arrival time (ps)           24524
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5     2050   2050  12913  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_0                macrocell26      4683   6733  12913  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell26      3350  10083  12913  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell10   2711  12794  12913  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell10   5130  17924  12913  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell11      0  17924  12913  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell11   3300  21224  12913  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell12      0  21224  12913  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell12   3300  24524  12913  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell13      0  24524  12913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell13      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 16213p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -4230
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21224
-------------------------------------   ----- 
End-of-path arrival time (ps)           21224
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5     2050   2050  12913  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_0                macrocell26      4683   6733  12913  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell26      3350  10083  12913  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell10   2711  12794  12913  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell10   5130  17924  12913  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell11      0  17924  12913  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell11   3300  21224  12913  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell12      0  21224  16213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/clock  datapathcell12      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 19513p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -4230
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17924
-------------------------------------   ----- 
End-of-path arrival time (ps)           17924
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5     2050   2050  12913  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_0                macrocell26      4683   6733  12913  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell26      3350  10083  12913  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell10   2711  12794  12913  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell10   5130  17924  12913  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell11      0  17924  19513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/clock  datapathcell11      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/cs_addr_0
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 21600p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -6190
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13877
-------------------------------------   ----- 
End-of-path arrival time (ps)           13877
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5     2050   2050  12913  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_0                macrocell26      4683   6733  12913  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell26      3350  10083  12913  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/cs_addr_0  datapathcell13   3794  13877  21600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell13      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u2\/cs_addr_0
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 21600p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -6190
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13877
-------------------------------------   ----- 
End-of-path arrival time (ps)           13877
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5     2050   2050  12913  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_0                macrocell26      4683   6733  12913  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell26      3350  10083  12913  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/cs_addr_0  datapathcell12   3794  13877  21600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/clock  datapathcell12      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 21691p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -4230
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15746
-------------------------------------   ----- 
End-of-path arrival time (ps)           15746
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0        controlcell5    2050   2050  12913  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell8   8566  10616  21691  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   5130  15746  21691  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  15746  21691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell9       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 22683p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -6190
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12794
-------------------------------------   ----- 
End-of-path arrival time (ps)           12794
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5     2050   2050  12913  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_0                macrocell26      4683   6733  12913  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell26      3350  10083  12913  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell10   2711  12794  22683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell10      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u1\/cs_addr_0
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 22691p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -6190
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12785
-------------------------------------   ----- 
End-of-path arrival time (ps)           12785
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0                    controlcell5     2050   2050  12913  RISE       1
\color_sensor_counter:CounterUDB:reload\/main_0                macrocell26      4683   6733  12913  RISE       1
\color_sensor_counter:CounterUDB:reload\/q                     macrocell26      3350  10083  12913  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/cs_addr_0  datapathcell11   2702  12785  22691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/clock  datapathcell11      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23697p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14500
-------------------------------------   ----- 
End-of-path arrival time (ps)           14500
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell11        2009   2009  23697  RISE       1
\UART_1:BUART:rx_postpoll\/main_1         macrocell21     6229   8238  23697  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell21     3350  11588  23697  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2912  14500  23697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24444p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -6060
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11163
-------------------------------------   ----- 
End-of-path arrival time (ps)           11163
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0        controlcell5    2050   2050  12913  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cs_addr_0  datapathcell9   9113  11163  24444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell9       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 24991p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -6060
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10616
-------------------------------------   ----- 
End-of-path arrival time (ps)           10616
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0        controlcell5    2050   2050  12913  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell8   8566  10616  24991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell8       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 27537p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10619
-------------------------------------   ----- 
End-of-path arrival time (ps)           10619
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell11      2009   2009  23697  RISE       1
\UART_1:BUART:rx_state_0\/main_9  macrocell85   8610  10619  27537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 27537p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10619
-------------------------------------   ----- 
End-of-path arrival time (ps)           10619
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell11      2009   2009  23697  RISE       1
\UART_1:BUART:rx_status_3\/main_6  macrocell93   8610  10619  27537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 28091p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10066
-------------------------------------   ----- 
End-of-path arrival time (ps)           10066
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell11      2009   2009  23697  RISE       1
\UART_1:BUART:rx_state_2\/main_8  macrocell88   8057  10066  28091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_1\/main_3
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 29919p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8238
-------------------------------------   ---- 
End-of-path arrival time (ps)           8238
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell11      2009   2009  23697  RISE       1
\UART_1:BUART:pollcount_1\/main_3  macrocell91   6229   8238  29919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_0\/main_2
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 29919p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8238
-------------------------------------   ---- 
End-of-path arrival time (ps)           8238
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell11      2009   2009  23697  RISE       1
\UART_1:BUART:pollcount_0\/main_2  macrocell92   6229   8238  29919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_pwm:PWMUDB:genblk8:stsreg\/reset
Capture Clock  : \color_sensor_pwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 30391p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Recovery time                                                 0
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11276
-------------------------------------   ----- 
End-of-path arrival time (ps)           11276
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0     controlcell5   2050   2050  12913  RISE       1
\color_sensor_pwm:PWMUDB:genblk8:stsreg\/reset  statusicell7   9226  11276  30391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:genblk8:stsreg\/clock             statusicell7        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_pwm:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \color_sensor_pwm:PWMUDB:runmode_enable\/clock_0
Path slack     : 31116p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Recovery time                                                 0
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10550
-------------------------------------   ----- 
End-of-path arrival time (ps)           10550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0    controlcell5   2050   2050  12913  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/ar_0  macrocell95    8500  10550  31116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell95         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_pwm:PWMUDB:trig_disable\/ar_0
Capture Clock  : \color_sensor_pwm:PWMUDB:trig_disable\/clock_0
Path slack     : 31116p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Recovery time                                                 0
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10550
-------------------------------------   ----- 
End-of-path arrival time (ps)           10550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0  controlcell5   2050   2050  12913  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/ar_0  macrocell96    8500  10550  31116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/clock_0             macrocell96         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_pwm:PWMUDB:status_0\/ar_0
Capture Clock  : \color_sensor_pwm:PWMUDB:status_0\/clock_0
Path slack     : 31116p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Recovery time                                                 0
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10550
-------------------------------------   ----- 
End-of-path arrival time (ps)           10550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0  controlcell5   2050   2050  12913  RISE       1
\color_sensor_pwm:PWMUDB:status_0\/ar_0      macrocell98    8500  10550  31116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:status_0\/clock_0                 macrocell98         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:disable_run_i\/main_0
Capture Clock  : \color_sensor_counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 31424p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6733
-------------------------------------   ---- 
End-of-path arrival time (ps)           6733
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0             controlcell5   2050   2050  12913  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/main_0  macrocell102   4683   6733  31424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/clock_0    macrocell102        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_last\/main_0
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 31528p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6628
-------------------------------------   ---- 
End-of-path arrival time (ps)           6628
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell11      2009   2009  23697  RISE       1
\UART_1:BUART:rx_last\/main_0  macrocell94   4619   6628  31528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell94         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_creg:Sync:ctrl_reg\/control_0
Path End       : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 35567p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#240 vs. color_sensor_clk:R#2)   41667
- Recovery time                                                 0
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6100
-------------------------------------   ---- 
End-of-path arrival time (ps)           6100
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\color_sensor_creg:Sync:ctrl_reg\/busclk                    controlcell5        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\color_sensor_creg:Sync:ctrl_reg\/control_0             controlcell5   2050   2050  12913  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/reset  statusicell8   4050   6100  35567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock     statusicell8        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 973699p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                      995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22071
-------------------------------------   ----- 
End-of-path arrival time (ps)           22071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q                                    macrocell75     1250   1250  973699  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/main_0                macrocell9      9575  10825  973699  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  14175  973699  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   2766  16941  973699  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  22071  973699  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  22071  973699  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 974685p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                      995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21085
-------------------------------------   ----- 
End-of-path arrival time (ps)           21085
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  974685  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  974685  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  974685  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/main_1                macrocell2      4521   8021  974685  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11371  974685  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   4584  15955  974685  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  21085  974685  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  21085  974685  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 976944p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -4230
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18826
-------------------------------------   ----- 
End-of-path arrival time (ps)           18826
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  976944  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell20  12696  13696  976944  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell20   5130  18826  976944  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell21      0  18826  976944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell21      0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 976970p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16970
-------------------------------------   ----- 
End-of-path arrival time (ps)           16970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q                                    macrocell75     1250   1250  973699  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/main_0                macrocell9      9575  10825  973699  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  14175  973699  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   2795  16970  976970  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 976999p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16941
-------------------------------------   ----- 
End-of-path arrival time (ps)           16941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q                                    macrocell75     1250   1250  973699  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/main_0                macrocell9      9575  10825  973699  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  14175  973699  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   2766  16941  976999  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 977362p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -4230
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18408
-------------------------------------   ----- 
End-of-path arrival time (ps)           18408
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  976944  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell18  12278  13278  977362  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell18   5130  18408  977362  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell19      0  18408  977362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell19      0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_r_quaddec:Net_1203\/main_5
Capture Clock  : \motor_r_quaddec:Net_1203\/clock_0
Path slack     : 977398p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19092
-------------------------------------   ----- 
End-of-path arrival time (ps)           19092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_filt\/q  macrocell73   1250   1250  977398  RISE       1
\motor_r_quaddec:Net_1203_split\/main_2   macrocell99  12184  13434  977398  RISE       1
\motor_r_quaddec:Net_1203_split\/q        macrocell99   3350  16784  977398  RISE       1
\motor_r_quaddec:Net_1203\/main_5         macrocell72   2309  19092  977398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 977437p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16503
-------------------------------------   ----- 
End-of-path arrival time (ps)           16503
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  974685  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  974685  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  974685  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/main_1                macrocell2      4521   8021  974685  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11371  974685  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   5132  16503  977437  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 977985p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15955
-------------------------------------   ----- 
End-of-path arrival time (ps)           15955
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  974685  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  974685  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  974685  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/main_1                macrocell2      4521   8021  974685  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  11371  974685  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   4584  15955  977985  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 978079p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21421
-------------------------------------   ----- 
End-of-path arrival time (ps)           21421
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  978079  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  978079  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  978079  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:status_0\/main_0             macrocell10     7406  11036  978079  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:status_0\/q                  macrocell10     3350  14386  978079  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    7035  21421  978079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell3        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 978730p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20770
-------------------------------------   ----- 
End-of-path arrival time (ps)           20770
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  976612  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  976612  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  976612  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:status_3\/main_0            macrocell12     7786  11286  978730  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:status_3\/q                 macrocell12     3350  14636  978730  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    6134  20770  978730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell3        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_r_quaddec:Net_1251\/main_7
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 979138p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17352
-------------------------------------   ----- 
End-of-path arrival time (ps)           17352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_filt\/q  macrocell73   1250   1250  977398  RISE       1
\motor_r_quaddec:Net_1251_split\/main_2   macrocell1   10468  11718  979138  RISE       1
\motor_r_quaddec:Net_1251_split\/q        macrocell1    3350  15068  979138  RISE       1
\motor_r_quaddec:Net_1251\/main_7         macrocell65   2284  17352  979138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_l_timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \us_l_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 979522p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16968
-------------------------------------   ----- 
End-of-path arrival time (ps)           16968
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                  timercell      1000   1000  976944  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/main_0  macrocell131  15968  16968  979522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/clock_0                macrocell131        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_l_timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \us_l_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 979522p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16968
-------------------------------------   ----- 
End-of-path arrival time (ps)           16968
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell      1000   1000  976944  RISE       1
\us_l_timer:TimerUDB:trig_disable\/main_0  macrocell133  15968  16968  979522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:trig_disable\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\/q
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 979539p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14401
-------------------------------------   ----- 
End-of-path arrival time (ps)           14401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\/clock_0  macrocell57         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\/q             macrocell57     1250   1250  976239  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:count_enable\/main_1          macrocell6      6700   7950  976239  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350  11300  976239  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   3101  14401  979539  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\/q
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 979541p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14399
-------------------------------------   ----- 
End-of-path arrival time (ps)           14399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\/clock_0  macrocell57         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\/q             macrocell57     1250   1250  976239  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:count_enable\/main_1          macrocell6      6700   7950  976239  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350  11300  976239  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   3100  14399  979541  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 979684p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -6060
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14256
-------------------------------------   ----- 
End-of-path arrival time (ps)           14256
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  976944  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell21  13256  14256  979684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell21      0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1203\/q
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 979745p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14195
-------------------------------------   ----- 
End-of-path arrival time (ps)           14195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell72         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1203\/q                                    macrocell72     1250   1250  976445  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     2598   3848  976445  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350   7198  976445  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   6997  14195  979745  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1203\/q
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 979745p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14195
-------------------------------------   ----- 
End-of-path arrival time (ps)           14195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell72         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1203\/q                                    macrocell72     1250   1250  976445  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     2598   3848  976445  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350   7198  976445  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4   6997  14195  979745  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 979870p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16620
-------------------------------------   ----- 
End-of-path arrival time (ps)           16620
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp  timercell      1000   1000  976944  RISE       1
MODIN9_0/main_0             macrocell116  15620  16620  979870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_f_timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \us_f_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 979870p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16620
-------------------------------------   ----- 
End-of-path arrival time (ps)           16620
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell      1000   1000  976944  RISE       1
\us_f_timer:TimerUDB:trig_disable\/main_0  macrocell119  15620  16620  979870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:trig_disable\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 980244p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -6060
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13696
-------------------------------------   ----- 
End-of-path arrival time (ps)           13696
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  976944  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell20  12696  13696  980244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 980339p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -6060
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13601
-------------------------------------   ----- 
End-of-path arrival time (ps)           13601
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  976944  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell19  12601  13601  980339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell19      0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_l_timer:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 980521p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15969
-------------------------------------   ----- 
End-of-path arrival time (ps)           15969
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                     timercell      1000   1000  976944  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/main_0  macrocell129  14969  15969  980521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_l_timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \us_l_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 980521p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15969
-------------------------------------   ----- 
End-of-path arrival time (ps)           15969
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell      1000   1000  976944  RISE       1
\us_l_timer:TimerUDB:timer_enable\/main_0  macrocell132  14969  15969  980521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 980662p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -6060
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13278
-------------------------------------   ----- 
End-of-path arrival time (ps)           13278
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  976944  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell18  12278  13278  980662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_f_timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \us_f_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 980714p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15776
-------------------------------------   ----- 
End-of-path arrival time (ps)           15776
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                  timercell      1000   1000  976944  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/main_0  macrocell117  14776  15776  980714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/clock_0                macrocell117        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_f_timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \us_f_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 980714p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15776
-------------------------------------   ----- 
End-of-path arrival time (ps)           15776
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell      1000   1000  976944  RISE       1
\us_f_timer:TimerUDB:timer_enable\/main_0  macrocell118  14776  15776  980714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 980965p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15905
-------------------------------------   ----- 
End-of-path arrival time (ps)           15905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q           macrocell125     1250   1250  980965  RISE       1
\us_r_timer:TimerUDB:capt_fifo_load\/main_2    macrocell34      5490   6740  980965  RISE       1
\us_r_timer:TimerUDB:capt_fifo_load\/q         macrocell34      3350  10090  980965  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell18   5815  15905  980965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 981098p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -4230
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14672
-------------------------------------   ----- 
End-of-path arrival time (ps)           14672
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  976944  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell14   8542   9542  981098  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell14   5130  14672  981098  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell15      0  14672  981098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell15      0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_b_timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \us_b_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 981441p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15049
-------------------------------------   ----- 
End-of-path arrival time (ps)           15049
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                  timercell      1000   1000  976944  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/main_3  macrocell110  14049  15049  981441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/clock_0                macrocell110        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_b_timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \us_b_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 981441p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15049
-------------------------------------   ----- 
End-of-path arrival time (ps)           15049
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell      1000   1000  976944  RISE       1
\us_b_timer:TimerUDB:trig_disable\/main_3  macrocell112  14049  15049  981441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:trig_disable\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 981606p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17894
-------------------------------------   ----- 
End-of-path arrival time (ps)           17894
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  975518  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  975518  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  975518  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:status_2\/main_0            macrocell4      3798   7188  981606  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350  10538  981606  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    7356  17894  981606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell1        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_l_quaddec:Net_1251\/main_7
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 981825p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14665
-------------------------------------   ----- 
End-of-path arrival time (ps)           14665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_filt\/q  macrocell59   1250   1250  981825  RISE       1
\motor_l_quaddec:Net_1251_split\/main_2   macrocell56   7770   9020  981825  RISE       1
\motor_l_quaddec:Net_1251_split\/q        macrocell56   3350  12370  981825  RISE       1
\motor_l_quaddec:Net_1251\/main_7         macrocell51   2295  14665  981825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_l_quaddec:Net_1203\/main_5
Capture Clock  : \motor_l_quaddec:Net_1203\/clock_0
Path slack     : 981826p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14664
-------------------------------------   ----- 
End-of-path arrival time (ps)           14664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_filt\/q  macrocell59   1250   1250  981825  RISE       1
\motor_l_quaddec:Net_1203_split\/main_2   macrocell70   7773   9023  981826  RISE       1
\motor_l_quaddec:Net_1203_split\/q        macrocell70   3350  12373  981826  RISE       1
\motor_l_quaddec:Net_1203\/main_5         macrocell58   2291  14664  981826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 981910p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -4230
------------------------------------------   ------- 
End-of-path required time (ps)                995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13860
-------------------------------------   ----- 
End-of-path arrival time (ps)           13860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q             macrocell118     1250   1250  981910  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell16   7480   8730  981910  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell16   5130  13860  981910  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell17      0  13860  981910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell17      0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_l_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \us_l_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 981965p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17535
-------------------------------------   ----- 
End-of-path arrival time (ps)           17535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell20    760    760  981965  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell21      0    760  981965  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell21   2740   3500  981965  RISE       1
\us_l_timer:TimerUDB:status_tc\/main_1         macrocell37      5107   8607  981965  RISE       1
\us_l_timer:TimerUDB:status_tc\/q              macrocell37      3350  11957  981965  RISE       1
\us_l_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell12    5578  17535  981965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell12       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:state_0\/main_1
Capture Clock  : \motor_r_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 982314p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14176
-------------------------------------   ----- 
End-of-path arrival time (ps)           14176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_filt\/q   macrocell73   1250   1250  977398  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/main_1  macrocell78  12926  14176  982314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 982412p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14458
-------------------------------------   ----- 
End-of-path arrival time (ps)           14458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q           macrocell125     1250   1250  980965  RISE       1
\us_r_timer:TimerUDB:capt_fifo_load\/main_2    macrocell34      5490   6740  980965  RISE       1
\us_r_timer:TimerUDB:capt_fifo_load\/q         macrocell34      3350  10090  980965  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell19   4368  14458  982412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell19      0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1251\/q
Path End       : \motor_r_quaddec:bQuadDec:Stsreg\/status_0
Capture Clock  : \motor_r_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 982545p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16955
-------------------------------------   ----- 
End-of-path arrival time (ps)           16955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1251\/q                macrocell65    1250   1250  982545  RISE       1
\motor_r_quaddec:Net_530\/main_1            macrocell14    9445  10695  982545  RISE       1
\motor_r_quaddec:Net_530\/q                 macrocell14    3350  14045  982545  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/status_0  statusicell4   2909  16955  982545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/clock                    statusicell4        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : MODIN12_1/main_0
Capture Clock  : MODIN12_1/clock_0
Path slack     : 982547p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13943
-------------------------------------   ----- 
End-of-path arrival time (ps)           13943
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp  timercell      1000   1000  976944  RISE       1
MODIN12_1/main_0            macrocell122  12943  13943  982547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1251\/q
Path End       : \motor_r_quaddec:bQuadDec:Stsreg\/status_1
Capture Clock  : \motor_r_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 982548p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16952
-------------------------------------   ----- 
End-of-path arrival time (ps)           16952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1251\/q                macrocell65    1250   1250  982545  RISE       1
\motor_r_quaddec:Net_611\/main_1            macrocell15    9445  10695  982548  RISE       1
\motor_r_quaddec:Net_611\/q                 macrocell15    3350  14045  982548  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/status_1  statusicell4   2907  16952  982548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/clock                    statusicell4        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : MODIN12_0/main_0
Capture Clock  : MODIN12_0/clock_0
Path slack     : 982684p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13806
-------------------------------------   ----- 
End-of-path arrival time (ps)           13806
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp  timercell      1000   1000  976944  RISE       1
MODIN12_0/main_0            macrocell123  12806  13806  982684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_r_timer:TimerUDB:timer_enable\/main_0
Capture Clock  : \us_r_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 982684p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13806
-------------------------------------   ----- 
End-of-path arrival time (ps)           13806
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell      1000   1000  976944  RISE       1
\us_r_timer:TimerUDB:timer_enable\/main_0  macrocell125  12806  13806  982684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_r_quaddec:Net_1203\/main_0
Capture Clock  : \motor_r_quaddec:Net_1203\/clock_0
Path slack     : 983079p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13411
-------------------------------------   ----- 
End-of-path arrival time (ps)           13411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_filt\/q  macrocell73   1250   1250  977398  RISE       1
\motor_r_quaddec:Net_1203\/main_0         macrocell72  12161  13411  983079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:state_1\/main_1
Capture Clock  : \motor_r_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 983079p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13411
-------------------------------------   ----- 
End-of-path arrival time (ps)           13411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_filt\/q   macrocell73   1250   1250  977398  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/main_1  macrocell77  12161  13411  983079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_r_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \us_r_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 983401p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16099
-------------------------------------   ----- 
End-of-path arrival time (ps)           16099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell18    760    760  983401  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell19      0    760  983401  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell19   2740   3500  983401  RISE       1
\us_r_timer:TimerUDB:status_tc\/main_1         macrocell35      3305   6805  983401  RISE       1
\us_r_timer:TimerUDB:status_tc\/q              macrocell35      3350  10155  983401  RISE       1
\us_r_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell11    5944  16099  983401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell11       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_l_timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \us_l_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 983465p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Recovery time                                                    0
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16535
-------------------------------------   ----- 
End-of-path arrival time (ps)           16535
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell       1000   1000  976944  RISE       1
\us_l_timer:TimerUDB:rstSts:stsreg\/reset  statusicell12  15535  16535  983465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell12       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 984004p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12866
-------------------------------------   ----- 
End-of-path arrival time (ps)           12866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q           macrocell118     1250   1250  981910  RISE       1
\us_f_timer:TimerUDB:capt_fifo_load\/main_2    macrocell32      5173   6423  984004  RISE       1
\us_f_timer:TimerUDB:capt_fifo_load\/q         macrocell32      3350   9773  984004  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell16   3093  12866  984004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 984006p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12864
-------------------------------------   ----- 
End-of-path arrival time (ps)           12864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q           macrocell118     1250   1250  981910  RISE       1
\us_f_timer:TimerUDB:capt_fifo_load\/main_2    macrocell32      5173   6423  984004  RISE       1
\us_f_timer:TimerUDB:capt_fifo_load\/q         macrocell32      3350   9773  984004  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell17   3091  12864  984006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell17      0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_r_timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \us_r_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 984102p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12388
-------------------------------------   ----- 
End-of-path arrival time (ps)           12388
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                  timercell      1000   1000  976944  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/main_0  macrocell124  11388  12388  984102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/clock_0                macrocell124        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_r_timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \us_r_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 984102p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12388
-------------------------------------   ----- 
End-of-path arrival time (ps)           12388
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell      1000   1000  976944  RISE       1
\us_r_timer:TimerUDB:trig_disable\/main_0  macrocell126  11388  12388  984102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:trig_disable\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_r_quaddec:Net_1251\/main_2
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 984201p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12289
-------------------------------------   ----- 
End-of-path arrival time (ps)           12289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_filt\/q  macrocell73   1250   1250  977398  RISE       1
\motor_r_quaddec:Net_1251\/main_2         macrocell65  11039  12289  984201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:error\/main_1
Capture Clock  : \motor_r_quaddec:bQuadDec:error\/clock_0
Path slack     : 984201p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12289
-------------------------------------   ----- 
End-of-path arrival time (ps)           12289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_filt\/q  macrocell73   1250   1250  977398  RISE       1
\motor_r_quaddec:bQuadDec:error\/main_1   macrocell76  11039  12289  984201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 984249p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9691
-------------------------------------   ---- 
End-of-path arrival time (ps)           9691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q             macrocell118     1250   1250  981910  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell17   8441   9691  984249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell17      0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_f_timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \us_f_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 984260p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Recovery time                                                    0
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15740
-------------------------------------   ----- 
End-of-path arrival time (ps)           15740
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell       1000   1000  976944  RISE       1
\us_f_timer:TimerUDB:rstSts:stsreg\/reset  statusicell10  14740  15740  984260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell10       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 984398p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -6060
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9542
-------------------------------------   ---- 
End-of-path arrival time (ps)           9542
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  976944  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell14   8542   9542  984398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_f_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \us_f_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 984531p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14969
-------------------------------------   ----- 
End-of-path arrival time (ps)           14969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell16    760    760  984030  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell17      0    760  984030  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell17   2740   3500  984030  RISE       1
\us_f_timer:TimerUDB:status_tc\/main_1         macrocell33      3888   7388  984531  RISE       1
\us_f_timer:TimerUDB:status_tc\/q              macrocell33      3350  10738  984531  RISE       1
\us_f_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell10    4231  14969  984531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell10       0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:bQuadDec:Stsreg\/status_3
Capture Clock  : \motor_r_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 984719p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14781
-------------------------------------   ----- 
End-of-path arrival time (ps)           14781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q          macrocell76    1250   1250  978883  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/status_3  statusicell4  13531  14781  984719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/clock                    statusicell4        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_l_timer:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 984753p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11737
-------------------------------------   ----- 
End-of-path arrival time (ps)           11737
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                     timercell      1000   1000  976944  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/main_0  macrocell130  10737  11737  984753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1251\/q
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 984827p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9113
-------------------------------------   ---- 
End-of-path arrival time (ps)           9113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1251\/q                                    macrocell65     1250   1250  982545  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell4   7863   9113  984827  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 984851p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14649
-------------------------------------   ----- 
End-of-path arrival time (ps)           14649
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  974685  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  974685  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  974685  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:status_3\/main_0            macrocell5      5487   8987  984851  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  12337  984851  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2312  14649  984851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell1        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_r_quaddec:Net_1251\/main_3
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 984976p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11514
-------------------------------------   ----- 
End-of-path arrival time (ps)           11514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_filt\/q  macrocell74   1250   1250  979907  RISE       1
\motor_r_quaddec:Net_1251\/main_3         macrocell65  10264  11514  984976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:error\/main_2
Capture Clock  : \motor_r_quaddec:bQuadDec:error\/clock_0
Path slack     : 984976p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11514
-------------------------------------   ----- 
End-of-path arrival time (ps)           11514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_filt\/q  macrocell74   1250   1250  979907  RISE       1
\motor_r_quaddec:bQuadDec:error\/main_2   macrocell76  10264  11514  984976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 985080p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11790
-------------------------------------   ----- 
End-of-path arrival time (ps)           11790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q           macrocell132     1250   1250  985080  RISE       1
\us_l_timer:TimerUDB:capt_fifo_load\/main_2    macrocell36      4578   5828  985080  RISE       1
\us_l_timer:TimerUDB:capt_fifo_load\/q         macrocell36      3350   9178  985080  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell20   2612  11790  985080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 985081p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11789
-------------------------------------   ----- 
End-of-path arrival time (ps)           11789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q           macrocell132     1250   1250  985080  RISE       1
\us_l_timer:TimerUDB:capt_fifo_load\/main_2    macrocell36      4578   5828  985080  RISE       1
\us_l_timer:TimerUDB:capt_fifo_load\/q         macrocell36      3350   9178  985080  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell21   2611  11789  985081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell21      0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 985204p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11286
-------------------------------------   ----- 
End-of-path arrival time (ps)           11286
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  976612  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  976612  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  976612  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell67     7786  11286  985204  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell67         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 985210p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8730
-------------------------------------   ---- 
End-of-path arrival time (ps)           8730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q             macrocell118     1250   1250  981910  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell16   7480   8730  985210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 985356p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -6060
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8584
-------------------------------------   ---- 
End-of-path arrival time (ps)           8584
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  976944  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell15   7584   8584  985356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell15      0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 985454p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11036
-------------------------------------   ----- 
End-of-path arrival time (ps)           11036
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  978079  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  978079  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  978079  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:prevCompare\/main_0          macrocell69     7406  11036  985454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:prevCompare\/clock_0     macrocell69         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:Net_1203\/main_2
Capture Clock  : \motor_r_quaddec:Net_1203\/clock_0
Path slack     : 985771p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10719
-------------------------------------   ----- 
End-of-path arrival time (ps)           10719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q  macrocell76   1250   1250  978883  RISE       1
\motor_r_quaddec:Net_1203\/main_2   macrocell72   9469  10719  985771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:bQuadDec:state_1\/main_3
Capture Clock  : \motor_r_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 985771p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10719
-------------------------------------   ----- 
End-of-path arrival time (ps)           10719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q         macrocell76   1250   1250  978883  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/main_3  macrocell77   9469  10719  985771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_r_timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \us_r_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 986053p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Recovery time                                                    0
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13947
-------------------------------------   ----- 
End-of-path arrival time (ps)           13947
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell       1000   1000  976944  RISE       1
\us_r_timer:TimerUDB:rstSts:stsreg\/reset  statusicell11  12947  13947  986053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell11       0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_1\/q
Path End       : \motor_r_quaddec:Net_1251\/main_5
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 986072p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10418
-------------------------------------   ----- 
End-of-path arrival time (ps)           10418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_1\/q  macrocell77   1250   1250  980994  RISE       1
\motor_r_quaddec:Net_1251\/main_5     macrocell65   9168  10418  986072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_1\/q
Path End       : \motor_r_quaddec:bQuadDec:error\/main_4
Capture Clock  : \motor_r_quaddec:bQuadDec:error\/clock_0
Path slack     : 986072p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10418
-------------------------------------   ----- 
End-of-path arrival time (ps)           10418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_1\/q     macrocell77   1250   1250  980994  RISE       1
\motor_r_quaddec:bQuadDec:error\/main_4  macrocell76   9168  10418  986072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:Net_1251\/main_1
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 986097p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10393
-------------------------------------   ----- 
End-of-path arrival time (ps)           10393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q       macrocell75   1250   1250  973699  RISE       1
\motor_r_quaddec:Net_1251\/main_1  macrocell65   9143  10393  986097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:bQuadDec:error\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:error\/clock_0
Path slack     : 986097p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10393
-------------------------------------   ----- 
End-of-path arrival time (ps)           10393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q             macrocell75   1250   1250  973699  RISE       1
\motor_r_quaddec:bQuadDec:error\/main_0  macrocell76   9143  10393  986097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:capture_last\/q
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 986272p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10598
-------------------------------------   ----- 
End-of-path arrival time (ps)           10598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capture_last\/clock_0                 macrocell106        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:capture_last\/q           macrocell106     1250   1250  986272  RISE       1
\us_b_timer:TimerUDB:capt_fifo_load\/main_1    macrocell30      3399   4649  986272  RISE       1
\us_b_timer:TimerUDB:capt_fifo_load\/q         macrocell30      3350   7999  986272  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell14   2599  10598  986272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:capture_last\/q
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 986274p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3130
------------------------------------------   ------- 
End-of-path required time (ps)                996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10596
-------------------------------------   ----- 
End-of-path arrival time (ps)           10596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capture_last\/clock_0                 macrocell106        0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:capture_last\/q           macrocell106     1250   1250  986272  RISE       1
\us_b_timer:TimerUDB:capt_fifo_load\/main_1    macrocell30      3399   4649  986272  RISE       1
\us_b_timer:TimerUDB:capt_fifo_load\/q         macrocell30      3350   7999  986272  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell15   2596  10596  986274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell15      0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 986598p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7342
-------------------------------------   ---- 
End-of-path arrival time (ps)           7342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q             macrocell125     1250   1250  980965  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell18   6092   7342  986598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 986794p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7146
-------------------------------------   ---- 
End-of-path arrival time (ps)           7146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell20    760    760  981965  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell21      0    760  981965  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell21   2740   3500  981965  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell20   3646   7146  986794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1251\/q
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 986836p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7104
-------------------------------------   ---- 
End-of-path arrival time (ps)           7104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1251\/q                                    macrocell65     1250   1250  982545  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3   5854   7104  986836  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_0\/q
Path End       : \motor_r_quaddec:Net_1251\/main_6
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 986873p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9617
-------------------------------------   ---- 
End-of-path arrival time (ps)           9617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_0\/q  macrocell78   1250   1250  981242  RISE       1
\motor_r_quaddec:Net_1251\/main_6     macrocell65   8367   9617  986873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_0\/q
Path End       : \motor_r_quaddec:bQuadDec:error\/main_5
Capture Clock  : \motor_r_quaddec:bQuadDec:error\/clock_0
Path slack     : 986873p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9617
-------------------------------------   ---- 
End-of-path arrival time (ps)           9617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_0\/q     macrocell78   1250   1250  981242  RISE       1
\motor_r_quaddec:bQuadDec:error\/main_5  macrocell76   8367   9617  986873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_b_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \us_b_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 987099p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12401
-------------------------------------   ----- 
End-of-path arrival time (ps)           12401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    760    760  983916  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    760  983916  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   2740   3500  983916  RISE       1
\us_b_timer:TimerUDB:status_tc\/main_1         macrocell31      3244   6744  987099  RISE       1
\us_b_timer:TimerUDB:status_tc\/q              macrocell31      3350  10094  987099  RISE       1
\us_b_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell9     2308  12401  987099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell9        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987118p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -6060
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6822
-------------------------------------   ---- 
End-of-path arrival time (ps)           6822
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  976944  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell16   5822   6822  987118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987122p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -6060
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6818
-------------------------------------   ---- 
End-of-path arrival time (ps)           6818
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                       timercell        1000   1000  976944  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell17   5818   6818  987122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell17      0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987149p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6791
-------------------------------------   ---- 
End-of-path arrival time (ps)           6791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell18    760    760  983401  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell19      0    760  983401  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell19   2740   3500  983401  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell19   3291   6791  987149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell19      0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987149p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6791
-------------------------------------   ---- 
End-of-path arrival time (ps)           6791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell18    760    760  983401  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell19      0    760  983401  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell19   2740   3500  983401  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell18   3291   6791  987149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987212p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  983916  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  983916  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  983916  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell15   3228   6728  987212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell15      0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987216p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6724
-------------------------------------   ---- 
End-of-path arrival time (ps)           6724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  983916  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  983916  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  983916  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell14   3224   6724  987216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 987299p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12201
-------------------------------------   ----- 
End-of-path arrival time (ps)           12201
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  987299  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  987299  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  987299  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:status_0\/main_0             macrocell3      2312   5942  987299  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350   9292  987299  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    2909  12201  987299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell1        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987316p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6624
-------------------------------------   ---- 
End-of-path arrival time (ps)           6624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell16    760    760  984030  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell17      0    760  984030  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell17   2740   3500  984030  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell17   3124   6624  987316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell17      0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987324p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6616
-------------------------------------   ---- 
End-of-path arrival time (ps)           6616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell20    760    760  981965  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell21      0    760  981965  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell21   2740   3500  981965  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell21   3116   6616  987324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell21      0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_f_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \us_f_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987330p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell16    760    760  984030  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell17      0    760  984030  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell17   2740   3500  984030  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell16   3110   6610  987330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1251\/q
Path End       : \motor_r_quaddec:Net_1251\/main_0
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 987382p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9108
-------------------------------------   ---- 
End-of-path arrival time (ps)           9108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1251\/q       macrocell65   1250   1250  982545  RISE       1
\motor_r_quaddec:Net_1251\/main_0  macrocell65   7858   9108  987382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_l_quaddec:Net_1251\/main_2
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 987452p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9038
-------------------------------------   ---- 
End-of-path arrival time (ps)           9038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_filt\/q  macrocell59   1250   1250  981825  RISE       1
\motor_l_quaddec:Net_1251\/main_2         macrocell51   7788   9038  987452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:error\/main_1
Capture Clock  : \motor_l_quaddec:bQuadDec:error\/clock_0
Path slack     : 987452p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9038
-------------------------------------   ---- 
End-of-path arrival time (ps)           9038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_filt\/q  macrocell59   1250   1250  981825  RISE       1
\motor_l_quaddec:bQuadDec:error\/main_1   macrocell62   7788   9038  987452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_l_quaddec:Net_1203\/main_0
Capture Clock  : \motor_l_quaddec:Net_1203\/clock_0
Path slack     : 987452p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9038
-------------------------------------   ---- 
End-of-path arrival time (ps)           9038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_filt\/q  macrocell59   1250   1250  981825  RISE       1
\motor_l_quaddec:Net_1203\/main_0         macrocell58   7788   9038  987452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:state_1\/main_1
Capture Clock  : \motor_l_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 987452p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9038
-------------------------------------   ---- 
End-of-path arrival time (ps)           9038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_filt\/q   macrocell59   1250   1250  981825  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/main_1  macrocell63   7788   9038  987452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 987503p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8987
-------------------------------------   ---- 
End-of-path arrival time (ps)           8987
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  974685  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  974685  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  974685  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell53     5487   8987  987503  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell53         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:state_0\/main_2
Capture Clock  : \motor_r_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 987570p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8920
-------------------------------------   ---- 
End-of-path arrival time (ps)           8920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_filt\/q   macrocell74   1250   1250  979907  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/main_2  macrocell78   7670   8920  987570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN6_1/main_7
Capture Clock  : MODIN6_1/clock_0
Path slack     : 987614p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8876
-------------------------------------   ---- 
End-of-path arrival time (ps)           8876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell6   1210   1210  987614  RISE       1
MODIN6_1/main_7                                           macrocell108   7666   8876  987614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1251\/q
Path End       : \motor_l_quaddec:bQuadDec:Stsreg\/status_0
Capture Clock  : \motor_l_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 987727p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11773
-------------------------------------   ----- 
End-of-path arrival time (ps)           11773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1251\/q                macrocell51    1250   1250  985083  RISE       1
\motor_l_quaddec:Net_530\/main_1            macrocell7     4849   6099  987727  RISE       1
\motor_l_quaddec:Net_530\/q                 macrocell7     3350   9449  987727  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/status_0  statusicell2   2323  11773  987727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1251\/q
Path End       : \motor_l_quaddec:bQuadDec:Stsreg\/status_1
Capture Clock  : \motor_l_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 987730p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11770
-------------------------------------   ----- 
End-of-path arrival time (ps)           11770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1251\/q                macrocell51    1250   1250  985083  RISE       1
\motor_l_quaddec:Net_611\/main_1            macrocell8     4849   6099  987730  RISE       1
\motor_l_quaddec:Net_611\/q                 macrocell8     3350   9449  987730  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/status_1  statusicell2   2321  11770  987730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_0\/q
Path End       : \motor_r_quaddec:Net_1203\/main_4
Capture Clock  : \motor_r_quaddec:Net_1203\/clock_0
Path slack     : 987753p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8737
-------------------------------------   ---- 
End-of-path arrival time (ps)           8737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_0\/q  macrocell78   1250   1250  981242  RISE       1
\motor_r_quaddec:Net_1203\/main_4     macrocell72   7487   8737  987753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_0\/q
Path End       : \motor_r_quaddec:bQuadDec:state_1\/main_5
Capture Clock  : \motor_r_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 987753p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8737
-------------------------------------   ---- 
End-of-path arrival time (ps)           8737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_0\/q       macrocell78   1250   1250  981242  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/main_5  macrocell77   7487   8737  987753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1203\/q
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 987777p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8713
-------------------------------------   ---- 
End-of-path arrival time (ps)           8713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                                                  model name   delay     AT   slack  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1203\/q                              macrocell58   1250   1250  978852  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell57   7463   8713  987777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\/clock_0  macrocell57         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_l_timer:TimerUDB:timer_enable\/main_5
Capture Clock  : \us_l_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 987863p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8627
-------------------------------------   ---- 
End-of-path arrival time (ps)           8627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell20    760    760  981965  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell21      0    760  981965  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell21   2740   3500  981965  RISE       1
\us_l_timer:TimerUDB:timer_enable\/main_5      macrocell132     5127   8627  987863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_l_timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \us_l_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 987883p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8607
-------------------------------------   ---- 
End-of-path arrival time (ps)           8607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell20    760    760  981965  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell21      0    760  981965  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell21   2740   3500  981965  RISE       1
\us_l_timer:TimerUDB:trig_disable\/main_3      macrocell133     5107   8607  987883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:trig_disable\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : MODIN6_1/main_3
Capture Clock  : MODIN6_1/clock_0
Path slack     : 987971p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8519
-------------------------------------   ---- 
End-of-path arrival time (ps)           8519
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp  timercell      1000   1000  976944  RISE       1
MODIN6_1/main_3             macrocell108   7519   8519  987971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_b_timer:TimerUDB:timer_enable\/main_5
Capture Clock  : \us_b_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 987971p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8519
-------------------------------------   ---- 
End-of-path arrival time (ps)           8519
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell      1000   1000  976944  RISE       1
\us_b_timer:TimerUDB:timer_enable\/main_5  macrocell111   7519   8519  987971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 988120p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11380
-------------------------------------   ----- 
End-of-path arrival time (ps)           11380
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  978819  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  978819  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  978819  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:status_2\/main_0            macrocell11     2314   5704  988120  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:status_2\/q                 macrocell11     3350   9054  988120  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2326  11380  988120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell3        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \us_b_timer:TimerUDB:capt_int_temp\/main_7
Capture Clock  : \us_b_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 988179p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8311
-------------------------------------   ---- 
End-of-path arrival time (ps)           8311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell6   1210   1210  987614  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/main_7                macrocell110   7101   8311  988179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/clock_0                macrocell110        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_f_timer:TimerUDB:timer_enable\/main_5
Capture Clock  : \us_f_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 988213p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8277
-------------------------------------   ---- 
End-of-path arrival time (ps)           8277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell16    760    760  984030  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell17      0    760  984030  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell17   2740   3500  984030  RISE       1
\us_f_timer:TimerUDB:timer_enable\/main_5      macrocell118     4777   8277  988213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_1\/q
Path End       : \motor_l_quaddec:Net_1260\/main_2
Capture Clock  : \motor_l_quaddec:Net_1260\/clock_0
Path slack     : 988229p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8261
-------------------------------------   ---- 
End-of-path arrival time (ps)           8261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_1\/q  macrocell63   1250   1250  984057  RISE       1
\motor_l_quaddec:Net_1260\/main_2     macrocell61   7011   8261  988229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_1\/q
Path End       : \motor_l_quaddec:bQuadDec:state_0\/main_4
Capture Clock  : \motor_l_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 988229p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8261
-------------------------------------   ---- 
End-of-path arrival time (ps)           8261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_1\/q       macrocell63   1250   1250  984057  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/main_4  macrocell64   7011   8261  988229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:int_capt_count_1\/main_5
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 988307p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8183
-------------------------------------   ---- 
End-of-path arrival time (ps)           8183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q           macrocell132   1250   1250  985080  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/main_5  macrocell129   6933   8183  988307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \us_l_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 988307p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8183
-------------------------------------   ---- 
End-of-path arrival time (ps)           8183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q       macrocell132   1250   1250  985080  RISE       1
\us_l_timer:TimerUDB:timer_enable\/main_3  macrocell132   6933   8183  988307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1251\/q
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 988379p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5561
-------------------------------------   ---- 
End-of-path arrival time (ps)           5561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1251\/q                                    macrocell51     1250   1250  985083  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   4311   5561  988379  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell2       0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1251\/q
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 988383p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5557
-------------------------------------   ---- 
End-of-path arrival time (ps)           5557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1251\/q                                    macrocell51     1250   1250  985083  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   4307   5557  988383  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:Net_1260\/main_1
Capture Clock  : \motor_r_quaddec:Net_1260\/clock_0
Path slack     : 988403p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8087
-------------------------------------   ---- 
End-of-path arrival time (ps)           8087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q  macrocell76   1250   1250  978883  RISE       1
\motor_r_quaddec:Net_1260\/main_1   macrocell75   6837   8087  988403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:bQuadDec:state_0\/main_3
Capture Clock  : \motor_r_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 988403p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8087
-------------------------------------   ---- 
End-of-path arrival time (ps)           8087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q         macrocell76   1250   1250  978883  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/main_3  macrocell78   6837   8087  988403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_l_quaddec:Net_1251\/main_3
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 988461p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8029
-------------------------------------   ---- 
End-of-path arrival time (ps)           8029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_filt\/q  macrocell60   1250   1250  983386  RISE       1
\motor_l_quaddec:Net_1251\/main_3         macrocell51   6779   8029  988461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:error\/main_2
Capture Clock  : \motor_l_quaddec:bQuadDec:error\/clock_0
Path slack     : 988461p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8029
-------------------------------------   ---- 
End-of-path arrival time (ps)           8029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_filt\/q  macrocell60   1250   1250  983386  RISE       1
\motor_l_quaddec:bQuadDec:error\/main_2   macrocell62   6779   8029  988461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_l_quaddec:Net_1275\/main_0
Capture Clock  : \motor_l_quaddec:Net_1275\/clock_0
Path slack     : 988469p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8021
-------------------------------------   ---- 
End-of-path arrival time (ps)           8021
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  974685  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  974685  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  974685  RISE       1
\motor_l_quaddec:Net_1275\/main_0                             macrocell54     4521   8021  988469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1275\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_r_quaddec:Net_1203\/main_1
Capture Clock  : \motor_r_quaddec:Net_1203\/clock_0
Path slack     : 988486p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8004
-------------------------------------   ---- 
End-of-path arrival time (ps)           8004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_filt\/q  macrocell74   1250   1250  979907  RISE       1
\motor_r_quaddec:Net_1203\/main_1         macrocell72   6754   8004  988486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:state_1\/main_2
Capture Clock  : \motor_r_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 988486p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8004
-------------------------------------   ---- 
End-of-path arrival time (ps)           8004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_filt\/q   macrocell74   1250   1250  979907  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/main_2  macrocell77   6754   8004  988486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : \us_r_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \us_r_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 988501p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q             macrocell125     1250   1250  980965  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell19   4189   5439  988501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell19      0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:state_0\/main_1
Capture Clock  : \motor_l_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 988540p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7950
-------------------------------------   ---- 
End-of-path arrival time (ps)           7950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_filt\/q   macrocell59   1250   1250  981825  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/main_1  macrocell64   6700   7950  988540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Net_1275\/main_0
Capture Clock  : \motor_r_quaddec:Net_1275\/clock_0
Path slack     : 988579p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7911
-------------------------------------   ---- 
End-of-path arrival time (ps)           7911
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  976612  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  976612  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  976612  RISE       1
\motor_r_quaddec:Net_1275\/main_0                             macrocell68     4411   7911  988579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1275\/clock_0                         macrocell68         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 988669p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5271
-------------------------------------   ---- 
End-of-path arrival time (ps)           5271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q             macrocell132     1250   1250  985080  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell20   4021   5271  988669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell20      0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : MODIN9_1/main_0
Capture Clock  : MODIN9_1/clock_0
Path slack     : 988788p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7702
-------------------------------------   ---- 
End-of-path arrival time (ps)           7702
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp  timercell      1000   1000  976944  RISE       1
MODIN9_1/main_0             macrocell115   6702   7702  988788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \us_l_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 988871p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7619
-------------------------------------   ---- 
End-of-path arrival time (ps)           7619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q        macrocell132   1250   1250  985080  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/main_5  macrocell131   6369   7619  988871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/clock_0                macrocell131        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \us_l_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 988871p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7619
-------------------------------------   ---- 
End-of-path arrival time (ps)           7619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q       macrocell132   1250   1250  985080  RISE       1
\us_l_timer:TimerUDB:trig_disable\/main_1  macrocell133   6369   7619  988871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:trig_disable\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_0\/q
Path End       : \motor_r_quaddec:Net_1260\/main_3
Capture Clock  : \motor_r_quaddec:Net_1260\/clock_0
Path slack     : 989002p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7488
-------------------------------------   ---- 
End-of-path arrival time (ps)           7488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_0\/q  macrocell78   1250   1250  981242  RISE       1
\motor_r_quaddec:Net_1260\/main_3     macrocell75   6238   7488  989002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_0\/q
Path End       : \motor_r_quaddec:bQuadDec:state_0\/main_5
Capture Clock  : \motor_r_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 989002p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7488
-------------------------------------   ---- 
End-of-path arrival time (ps)           7488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_0\/q       macrocell78   1250   1250  981242  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/main_5  macrocell78   6238   7488  989002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \us_l_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 989090p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q             macrocell132     1250   1250  985080  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell21   3600   4850  989090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell21      0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_f_timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \us_f_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 989102p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7388
-------------------------------------   ---- 
End-of-path arrival time (ps)           7388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell16    760    760  984030  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell17      0    760  984030  RISE       1
\us_f_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell17   2740   3500  984030  RISE       1
\us_f_timer:TimerUDB:trig_disable\/main_3      macrocell119     3888   7388  989102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:trig_disable\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:run_mode\/q
Path End       : \us_l_timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \us_l_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 989122p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7368
-------------------------------------   ---- 
End-of-path arrival time (ps)           7368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:run_mode\/clock_0                     macrocell128        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:run_mode\/q           macrocell128   1250   1250  985558  RISE       1
\us_l_timer:TimerUDB:timer_enable\/main_4  macrocell132   6118   7368  989122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_1\/q
Path End       : \motor_l_quaddec:Net_1251\/main_5
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 989144p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7346
-------------------------------------   ---- 
End-of-path arrival time (ps)           7346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_1\/q  macrocell63   1250   1250  984057  RISE       1
\motor_l_quaddec:Net_1251\/main_5     macrocell51   6096   7346  989144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_1\/q
Path End       : \motor_l_quaddec:bQuadDec:error\/main_4
Capture Clock  : \motor_l_quaddec:bQuadDec:error\/clock_0
Path slack     : 989144p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7346
-------------------------------------   ---- 
End-of-path arrival time (ps)           7346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_1\/q     macrocell63   1250   1250  984057  RISE       1
\motor_l_quaddec:bQuadDec:error\/main_4  macrocell62   6096   7346  989144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : MODIN12_0/main_3
Capture Clock  : MODIN12_0/clock_0
Path slack     : 989215p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7275
-------------------------------------   ---- 
End-of-path arrival time (ps)           7275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q  macrocell125   1250   1250  980965  RISE       1
MODIN12_0/main_3                      macrocell123   6025   7275  989215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : \us_r_timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \us_r_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 989215p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7275
-------------------------------------   ---- 
End-of-path arrival time (ps)           7275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q       macrocell125   1250   1250  980965  RISE       1
\us_r_timer:TimerUDB:timer_enable\/main_3  macrocell125   6025   7275  989215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 989289p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7201
-------------------------------------   ---- 
End-of-path arrival time (ps)           7201
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  975518  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  975518  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  975518  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell52     3811   7201  989289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:overflow_reg_i\/clock_0  macrocell52         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:timer_enable\/q
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 989297p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:timer_enable\/q             macrocell111     1250   1250  985998  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell15   3393   4643  989297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/clock                datapathcell15      0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:timer_enable\/q
Path End       : \us_b_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \us_b_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 989298p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -6060
------------------------------------------   ------- 
End-of-path required time (ps)                993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:timer_enable\/q             macrocell111     1250   1250  985998  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell14   3392   4642  989298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \motor_l_quaddec:Net_1275\/main_1
Capture Clock  : \motor_l_quaddec:Net_1275\/clock_0
Path slack     : 989302p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7188
-------------------------------------   ---- 
End-of-path arrival time (ps)           7188
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  975518  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  975518  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  975518  RISE       1
\motor_l_quaddec:Net_1275\/main_1                             macrocell54     3798   7188  989302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1275\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:run_mode\/q
Path End       : \us_r_timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \us_r_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 989492p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6998
-------------------------------------   ---- 
End-of-path arrival time (ps)           6998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:run_mode\/clock_0                     macrocell121        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:run_mode\/q           macrocell121   1250   1250  984683  RISE       1
\us_r_timer:TimerUDB:timer_enable\/main_4  macrocell125   5748   6998  989492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN12_0/main_6
Capture Clock  : MODIN12_0/clock_0
Path slack     : 989518p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6972
-------------------------------------   ---- 
End-of-path arrival time (ps)           6972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell8        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell8   1210   1210  989518  RISE       1
MODIN12_0/main_6                                          macrocell123   5762   6972  989518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:run_mode\/q
Path End       : \us_b_timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \us_b_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 989625p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6865
-------------------------------------   ---- 
End-of-path arrival time (ps)           6865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:run_mode\/clock_0                     macrocell107        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:run_mode\/q           macrocell107   1250   1250  988477  RISE       1
\us_b_timer:TimerUDB:timer_enable\/main_3  macrocell111   5615   6865  989625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : MODIN6_0/main_3
Capture Clock  : MODIN6_0/clock_0
Path slack     : 989660p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6830
-------------------------------------   ---- 
End-of-path arrival time (ps)           6830
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp  timercell      1000   1000  976944  RISE       1
MODIN6_0/main_3             macrocell109   5830   6830  989660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_r_timer:TimerUDB:trig_disable\/main_3
Capture Clock  : \us_r_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 989685p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6805
-------------------------------------   ---- 
End-of-path arrival time (ps)           6805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell18    760    760  983401  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell19      0    760  983401  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell19   2740   3500  983401  RISE       1
\us_r_timer:TimerUDB:trig_disable\/main_3      macrocell126     3305   6805  989685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:trig_disable\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:bQuadDec:state_1\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 989687p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6803
-------------------------------------   ---- 
End-of-path arrival time (ps)           6803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q               macrocell75   1250   1250  973699  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/main_0  macrocell77   5553   6803  989687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:state_0\/main_2
Capture Clock  : \motor_l_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 989703p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6787
-------------------------------------   ---- 
End-of-path arrival time (ps)           6787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_filt\/q   macrocell60   1250   1250  983386  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/main_2  macrocell64   5537   6787  989703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_b_timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \us_b_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 989738p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6752
-------------------------------------   ---- 
End-of-path arrival time (ps)           6752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    760    760  983916  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    760  983916  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   2740   3500  983916  RISE       1
\us_b_timer:TimerUDB:timer_enable\/main_4      macrocell111     3252   6752  989738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_b_timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \us_b_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 989746p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6744
-------------------------------------   ---- 
End-of-path arrival time (ps)           6744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell14      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    760    760  983916  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    760  983916  RISE       1
\us_b_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   2740   3500  983916  RISE       1
\us_b_timer:TimerUDB:trig_disable\/main_2      macrocell112     3244   6744  989746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:trig_disable\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : MODIN12_1/main_3
Capture Clock  : MODIN12_1/clock_0
Path slack     : 989750p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6740
-------------------------------------   ---- 
End-of-path arrival time (ps)           6740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q  macrocell125   1250   1250  980965  RISE       1
MODIN12_1/main_3                      macrocell122   5490   6740  989750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 989918p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9582
-------------------------------------   ---- 
End-of-path arrival time (ps)           9582
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  974685  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  974685  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  974685  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    6082   9582  989918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell1        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \us_r_timer:TimerUDB:timer_enable\/main_5
Capture Clock  : \us_r_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 989994p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6496
-------------------------------------   ---- 
End-of-path arrival time (ps)           6496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u0\/clock                datapathcell18      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell18    760    760  983401  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell19      0    760  983401  RISE       1
\us_r_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell19   2740   3500  983401  RISE       1
\us_r_timer:TimerUDB:timer_enable\/main_5      macrocell125     2996   6496  989994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : MODIN9_1/main_3
Capture Clock  : MODIN9_1/clock_0
Path slack     : 990067p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6423
-------------------------------------   ---- 
End-of-path arrival time (ps)           6423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q  macrocell118   1250   1250  981910  RISE       1
MODIN9_1/main_3                       macrocell115   5173   6423  990067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : MODIN9_0/main_3
Capture Clock  : MODIN9_0/clock_0
Path slack     : 990084p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6406
-------------------------------------   ---- 
End-of-path arrival time (ps)           6406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q  macrocell118   1250   1250  981910  RISE       1
MODIN9_0/main_3                       macrocell116   5156   6406  990084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : \us_f_timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \us_f_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 990084p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6406
-------------------------------------   ---- 
End-of-path arrival time (ps)           6406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q       macrocell118   1250   1250  981910  RISE       1
\us_f_timer:TimerUDB:trig_disable\/main_1  macrocell119   5156   6406  990084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:trig_disable\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 990119p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9381
-------------------------------------   ---- 
End-of-path arrival time (ps)           9381
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  976612  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  976612  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  976612  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    5881   9381  990119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell3        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \us_r_timer:TimerUDB:capt_int_temp\/main_7
Capture Clock  : \us_r_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 990123p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell8        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell8   1210   1210  990123  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/main_7                macrocell124   5157   6367  990123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/clock_0                macrocell124        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN12_1/main_7
Capture Clock  : MODIN12_1/clock_0
Path slack     : 990128p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6362
-------------------------------------   ---- 
End-of-path arrival time (ps)           6362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell8        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell8   1210   1210  990123  RISE       1
MODIN12_1/main_7                                          macrocell122   5152   6362  990128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:Net_1203\/main_2
Capture Clock  : \motor_l_quaddec:Net_1203\/clock_0
Path slack     : 990144p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6346
-------------------------------------   ---- 
End-of-path arrival time (ps)           6346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q  macrocell62   1250   1250  984514  RISE       1
\motor_l_quaddec:Net_1203\/main_2   macrocell58   5096   6346  990144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:bQuadDec:state_1\/main_3
Capture Clock  : \motor_l_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 990144p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6346
-------------------------------------   ---- 
End-of-path arrival time (ps)           6346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q         macrocell62   1250   1250  984514  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/main_3  macrocell63   5096   6346  990144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 990161p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Recovery time                                          0
------------------------------------------------   ------- 
End-of-path required time (ps)                     1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9839
-------------------------------------   ---- 
End-of-path arrival time (ps)           9839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q                             macrocell75    1250   1250  973699  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   8589   9839  990161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell3        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN9_1/main_7
Capture Clock  : MODIN9_1/clock_0
Path slack     : 990227p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6263
-------------------------------------   ---- 
End-of-path arrival time (ps)           6263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell7   1210   1210  990227  RISE       1
MODIN9_1/main_7                                           macrocell115   5053   6263  990227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN9_0/main_7
Capture Clock  : MODIN9_0/clock_0
Path slack     : 990239p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6251
-------------------------------------   ---- 
End-of-path arrival time (ps)           6251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell7   1210   1210  990227  RISE       1
MODIN9_0/main_7                                           macrocell116   5041   6251  990239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:Net_1260\/main_1
Capture Clock  : \motor_l_quaddec:Net_1260\/clock_0
Path slack     : 990271p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6219
-------------------------------------   ---- 
End-of-path arrival time (ps)           6219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q  macrocell62   1250   1250  984514  RISE       1
\motor_l_quaddec:Net_1260\/main_1   macrocell61   4969   6219  990271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:bQuadDec:state_0\/main_3
Capture Clock  : \motor_l_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 990271p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6219
-------------------------------------   ---- 
End-of-path arrival time (ps)           6219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q         macrocell62   1250   1250  984514  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/main_3  macrocell64   4969   6219  990271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_0\/q
Path End       : \motor_l_quaddec:Net_1251\/main_6
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 990376p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6114
-------------------------------------   ---- 
End-of-path arrival time (ps)           6114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_0\/q  macrocell64   1250   1250  985307  RISE       1
\motor_l_quaddec:Net_1251\/main_6     macrocell51   4864   6114  990376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_0\/q
Path End       : \motor_l_quaddec:bQuadDec:error\/main_5
Capture Clock  : \motor_l_quaddec:bQuadDec:error\/clock_0
Path slack     : 990376p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6114
-------------------------------------   ---- 
End-of-path arrival time (ps)           6114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_0\/q     macrocell64   1250   1250  985307  RISE       1
\motor_l_quaddec:bQuadDec:error\/main_5  macrocell62   4864   6114  990376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN6_1/main_6
Capture Clock  : MODIN6_1/clock_0
Path slack     : 990408p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6082
-------------------------------------   ---- 
End-of-path arrival time (ps)           6082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell6   1210   1210  990408  RISE       1
MODIN6_1/main_6                                           macrocell108   4872   6082  990408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_0/q
Path End       : MODIN6_1/main_5
Capture Clock  : MODIN6_1/clock_0
Path slack     : 990537p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5953
-------------------------------------   ---- 
End-of-path arrival time (ps)           5953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN6_0/q       macrocell109   1250   1250  990537  RISE       1
MODIN6_1/main_5  macrocell108   4703   5953  990537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:capture_last\/q
Path End       : \us_l_timer:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 990538p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5952
-------------------------------------   ---- 
End-of-path arrival time (ps)           5952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capture_last\/clock_0                 macrocell127        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:capture_last\/q           macrocell127   1250   1250  986463  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/main_4  macrocell129   4702   5952  990538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 990548p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5942
-------------------------------------   ---- 
End-of-path arrival time (ps)           5942
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell1       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  987299  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  987299  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  987299  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:prevCompare\/main_0          macrocell55     2312   5942  990548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:prevCompare\/clock_0     macrocell55         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:capture_last\/q
Path End       : \us_l_timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \us_l_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 990561p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5929
-------------------------------------   ---- 
End-of-path arrival time (ps)           5929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capture_last\/clock_0                 macrocell127        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:capture_last\/q        macrocell127   1250   1250  986463  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/main_4  macrocell131   4679   5929  990561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/clock_0                macrocell131        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 990595p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5895
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_filt\/q       macrocell60   1250   1250  983386  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/main_3  macrocell60   4645   5895  990595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:capture_last\/q
Path End       : \us_r_timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \us_r_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 990640p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5850
-------------------------------------   ---- 
End-of-path arrival time (ps)           5850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capture_last\/clock_0                 macrocell120        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:capture_last\/q        macrocell120   1250   1250  982807  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/main_2  macrocell124   4600   5850  990640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/clock_0                macrocell124        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN12_0/main_7
Capture Clock  : MODIN12_0/clock_0
Path slack     : 990656p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5834
-------------------------------------   ---- 
End-of-path arrival time (ps)           5834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell8        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell8   1210   1210  990123  RISE       1
MODIN12_0/main_7                                          macrocell123   4624   5834  990656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:timer_enable\/q
Path End       : \us_l_timer:TimerUDB:int_capt_count_0\/main_5
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 990662p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5828
-------------------------------------   ---- 
End-of-path arrival time (ps)           5828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:timer_enable\/q           macrocell132   1250   1250  985080  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/main_5  macrocell130   4578   5828  990662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_1\/q
Path End       : \motor_r_quaddec:Net_1260\/main_2
Capture Clock  : \motor_r_quaddec:Net_1260\/clock_0
Path slack     : 990726p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5764
-------------------------------------   ---- 
End-of-path arrival time (ps)           5764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_1\/q  macrocell77   1250   1250  980994  RISE       1
\motor_r_quaddec:Net_1260\/main_2     macrocell75   4514   5764  990726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_1\/q
Path End       : \motor_r_quaddec:bQuadDec:state_0\/main_4
Capture Clock  : \motor_r_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 990726p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5764
-------------------------------------   ---- 
End-of-path arrival time (ps)           5764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_1\/q       macrocell77   1250   1250  980994  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/main_4  macrocell78   4514   5764  990726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_1\/q
Path End       : \motor_l_quaddec:Net_1203\/main_3
Capture Clock  : \motor_l_quaddec:Net_1203\/clock_0
Path slack     : 990736p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5754
-------------------------------------   ---- 
End-of-path arrival time (ps)           5754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_1\/q  macrocell63   1250   1250  984057  RISE       1
\motor_l_quaddec:Net_1203\/main_3     macrocell58   4504   5754  990736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_1\/q
Path End       : \motor_l_quaddec:bQuadDec:state_1\/main_4
Capture Clock  : \motor_l_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 990736p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5754
-------------------------------------   ---- 
End-of-path arrival time (ps)           5754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_1\/q       macrocell63   1250   1250  984057  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/main_4  macrocell63   4504   5754  990736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 990786p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5704
-------------------------------------   ---- 
End-of-path arrival time (ps)           5704
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  978819  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  978819  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  978819  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell66     2314   5704  990786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:overflow_reg_i\/clock_0  macrocell66         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \motor_r_quaddec:Net_1275\/main_1
Capture Clock  : \motor_r_quaddec:Net_1275\/clock_0
Path slack     : 990786p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5704
-------------------------------------   ---- 
End-of-path arrival time (ps)           5704
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  978819  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  978819  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  978819  RISE       1
\motor_r_quaddec:Net_1275\/main_1                             macrocell68     2314   5704  990786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1275\/clock_0                         macrocell68         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:Net_1260\/main_0
Capture Clock  : \motor_r_quaddec:Net_1260\/clock_0
Path slack     : 990802p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5688
-------------------------------------   ---- 
End-of-path arrival time (ps)           5688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q       macrocell75   1250   1250  973699  RISE       1
\motor_r_quaddec:Net_1260\/main_0  macrocell75   4438   5688  990802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:bQuadDec:state_0\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 990802p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5688
-------------------------------------   ---- 
End-of-path arrival time (ps)           5688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q               macrocell75   1250   1250  973699  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/main_0  macrocell78   4438   5688  990802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_0\/clock_0                 macrocell78         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 990831p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5659
-------------------------------------   ---- 
End-of-path arrival time (ps)           5659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_filt\/q       macrocell74   1250   1250  979907  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/main_3  macrocell74   4409   5659  990831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \us_r_timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \us_r_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 990919p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5571
-------------------------------------   ---- 
End-of-path arrival time (ps)           5571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell8        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8   1210   1210  990919  RISE       1
\us_r_timer:TimerUDB:timer_enable\/main_2                 macrocell125   4361   5571  990919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \us_r_timer:TimerUDB:capt_int_temp\/main_6
Capture Clock  : \us_r_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 990952p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5538
-------------------------------------   ---- 
End-of-path arrival time (ps)           5538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell8        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell8   1210   1210  989518  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/main_6                macrocell124   4328   5538  990952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/clock_0                macrocell124        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN12_1/main_6
Capture Clock  : MODIN12_1/clock_0
Path slack     : 990953p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5537
-------------------------------------   ---- 
End-of-path arrival time (ps)           5537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell8        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell8   1210   1210  989518  RISE       1
MODIN12_1/main_6                                          macrocell122   4327   5537  990953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \us_b_timer:TimerUDB:capt_int_temp\/main_6
Capture Clock  : \us_b_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 990961p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5529
-------------------------------------   ---- 
End-of-path arrival time (ps)           5529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell6   1210   1210  990408  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/main_6                macrocell110   4319   5529  990961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/clock_0                macrocell110        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:run_mode\/q
Path End       : \us_r_timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \us_r_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 990968p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5522
-------------------------------------   ---- 
End-of-path arrival time (ps)           5522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:run_mode\/clock_0                     macrocell121        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:run_mode\/q           macrocell121   1250   1250  984683  RISE       1
\us_r_timer:TimerUDB:trig_disable\/main_2  macrocell126   4272   5522  990968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:trig_disable\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : \us_r_timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \us_r_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991016p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5474
-------------------------------------   ---- 
End-of-path arrival time (ps)           5474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q        macrocell125   1250   1250  980965  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/main_3  macrocell124   4224   5474  991016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/clock_0                macrocell124        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:timer_enable\/q
Path End       : \us_r_timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \us_r_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 991016p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5474
-------------------------------------   ---- 
End-of-path arrival time (ps)           5474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:timer_enable\/q       macrocell125   1250   1250  980965  RISE       1
\us_r_timer:TimerUDB:trig_disable\/main_1  macrocell126   4224   5474  991016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:trig_disable\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_0/q
Path End       : \us_b_timer:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \us_b_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991094p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5396
-------------------------------------   ---- 
End-of-path arrival time (ps)           5396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
MODIN6_0/q                                  macrocell109   1250   1250  990537  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/main_5  macrocell110   4146   5396  991094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/clock_0                macrocell110        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:run_mode\/q
Path End       : \us_b_timer:TimerUDB:trig_disable\/main_1
Capture Clock  : \us_b_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 991125p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5365
-------------------------------------   ---- 
End-of-path arrival time (ps)           5365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:run_mode\/clock_0                     macrocell107        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:run_mode\/q           macrocell107   1250   1250  988477  RISE       1
\us_b_timer:TimerUDB:trig_disable\/main_1  macrocell112   4115   5365  991125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:trig_disable\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN6_0/main_7
Capture Clock  : MODIN6_0/clock_0
Path slack     : 991131p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5359
-------------------------------------   ---- 
End-of-path arrival time (ps)           5359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell6   1210   1210  987614  RISE       1
MODIN6_0/main_7                                           macrocell109   4149   5359  991131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:Net_1251\/main_4
Capture Clock  : \motor_r_quaddec:Net_1251\/clock_0
Path slack     : 991156p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5334
-------------------------------------   ---- 
End-of-path arrival time (ps)           5334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q  macrocell76   1250   1250  978883  RISE       1
\motor_r_quaddec:Net_1251\/main_4   macrocell65   4084   5334  991156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1251\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:error\/q
Path End       : \motor_r_quaddec:bQuadDec:error\/main_3
Capture Clock  : \motor_r_quaddec:bQuadDec:error\/clock_0
Path slack     : 991156p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5334
-------------------------------------   ---- 
End-of-path arrival time (ps)           5334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:error\/q       macrocell76   1250   1250  978883  RISE       1
\motor_r_quaddec:bQuadDec:error\/main_3  macrocell76   4084   5334  991156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:error\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:timer_enable\/q
Path End       : MODIN6_0/main_2
Capture Clock  : MODIN6_0/clock_0
Path slack     : 991246p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5244
-------------------------------------   ---- 
End-of-path arrival time (ps)           5244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:timer_enable\/q  macrocell111   1250   1250  985998  RISE       1
MODIN6_0/main_2                       macrocell109   3994   5244  991246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : \us_f_timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \us_f_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991252p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5238
-------------------------------------   ---- 
End-of-path arrival time (ps)           5238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q        macrocell118   1250   1250  981910  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/main_3  macrocell117   3988   5238  991252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/clock_0                macrocell117        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:timer_enable\/q
Path End       : \us_f_timer:TimerUDB:timer_enable\/main_3
Capture Clock  : \us_f_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 991252p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5238
-------------------------------------   ---- 
End-of-path arrival time (ps)           5238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:timer_enable\/q       macrocell118   1250   1250  981910  RISE       1
\us_f_timer:TimerUDB:timer_enable\/main_3  macrocell118   3988   5238  991252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \us_f_timer:TimerUDB:capt_int_temp\/main_7
Capture Clock  : \us_f_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991262p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5228
-------------------------------------   ---- 
End-of-path arrival time (ps)           5228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell7   1210   1210  990227  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/main_7                macrocell117   4018   5228  991262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/clock_0                macrocell117        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 991454p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_filt\/q       macrocell73   1250   1250  977398  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/main_3  macrocell73   3786   5036  991454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \us_r_timer:TimerUDB:run_mode\/main_1
Capture Clock  : \us_r_timer:TimerUDB:run_mode\/clock_0
Path slack     : 991471p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5019
-------------------------------------   ---- 
End-of-path arrival time (ps)           5019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell8        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8   1210   1210  990919  RISE       1
\us_r_timer:TimerUDB:run_mode\/main_1                     macrocell121   3809   5019  991471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:run_mode\/clock_0                     macrocell121        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:run_mode\/q
Path End       : \us_l_timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \us_l_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 991475p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:run_mode\/clock_0                     macrocell128        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:run_mode\/q           macrocell128   1250   1250  985558  RISE       1
\us_l_timer:TimerUDB:trig_disable\/main_2  macrocell133   3765   5015  991475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:trig_disable\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:int_capt_count_1\/q
Path End       : \us_l_timer:TimerUDB:int_capt_count_0\/main_6
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 991501p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:int_capt_count_1\/q       macrocell129   1250   1250  991501  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/main_6  macrocell130   3739   4989  991501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:bQuadDec:state_1\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 991505p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q               macrocell61   1250   1250  976100  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/main_0  macrocell63   3735   4985  991505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \us_f_timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \us_f_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991543p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
MODIN9_1/q                                  macrocell115   1250   1250  991543  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/main_4  macrocell117   3697   4947  991543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/clock_0                macrocell117        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \us_l_timer:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 991546p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4944
-------------------------------------   ---- 
End-of-path arrival time (ps)           4944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell9   1210   1210  991546  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/main_3             macrocell130   3734   4944  991546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \us_l_timer:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 991559p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell9   1210   1210  991559  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/main_2             macrocell130   3721   4931  991559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:capture_last\/q
Path End       : MODIN12_0/main_2
Capture Clock  : MODIN12_0/clock_0
Path slack     : 991560p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4930
-------------------------------------   ---- 
End-of-path arrival time (ps)           4930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capture_last\/clock_0                 macrocell120        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:capture_last\/q  macrocell120   1250   1250  982807  RISE       1
MODIN12_0/main_2                      macrocell123   3680   4930  991560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \us_f_timer:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \us_f_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991576p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
MODIN9_0/q                                  macrocell116   1250   1250  991576  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/main_5  macrocell117   3664   4914  991576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/clock_0                macrocell117        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:capture_last\/q
Path End       : MODIN12_1/main_2
Capture Clock  : MODIN12_1/clock_0
Path slack     : 991592p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capture_last\/clock_0                 macrocell120        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:capture_last\/q  macrocell120   1250   1250  982807  RISE       1
MODIN12_1/main_2                      macrocell122   3648   4898  991592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_1\/q
Path End       : \motor_r_quaddec:Net_1203\/main_3
Capture Clock  : \motor_r_quaddec:Net_1203\/clock_0
Path slack     : 991626p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_1\/q  macrocell77   1250   1250  980994  RISE       1
\motor_r_quaddec:Net_1203\/main_3     macrocell72   3614   4864  991626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell72         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:state_1\/q
Path End       : \motor_r_quaddec:bQuadDec:state_1\/main_4
Capture Clock  : \motor_r_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 991626p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:state_1\/q       macrocell77   1250   1250  980994  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/main_4  macrocell77   3614   4864  991626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:state_1\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1260\/q
Path End       : \motor_r_quaddec:bQuadDec:Stsreg\/status_2
Capture Clock  : \motor_r_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 991637p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7863
-------------------------------------   ---- 
End-of-path arrival time (ps)           7863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1260\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1260\/q                macrocell75    1250   1250  973699  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/status_2  statusicell4   6613   7863  991637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:Stsreg\/clock                    statusicell4        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_0\/q
Path End       : \motor_l_quaddec:Net_1203\/main_4
Capture Clock  : \motor_l_quaddec:Net_1203\/clock_0
Path slack     : 991650p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4840
-------------------------------------   ---- 
End-of-path arrival time (ps)           4840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_0\/q  macrocell64   1250   1250  985307  RISE       1
\motor_l_quaddec:Net_1203\/main_4     macrocell58   3590   4840  991650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_0\/q
Path End       : \motor_l_quaddec:bQuadDec:state_1\/main_5
Capture Clock  : \motor_l_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 991650p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4840
-------------------------------------   ---- 
End-of-path arrival time (ps)           4840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_0\/q       macrocell64   1250   1250  985307  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/main_5  macrocell63   3590   4840  991650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:Net_1251\/main_1
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 991690p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q       macrocell61   1250   1250  976100  RISE       1
\motor_l_quaddec:Net_1251\/main_1  macrocell51   3550   4800  991690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:bQuadDec:error\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:error\/clock_0
Path slack     : 991690p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q             macrocell61   1250   1250  976100  RISE       1
\motor_l_quaddec:bQuadDec:error\/main_0  macrocell62   3550   4800  991690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_1/q
Path End       : MODIN6_0/main_4
Capture Clock  : MODIN6_0/clock_0
Path slack     : 991693p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4797
-------------------------------------   ---- 
End-of-path arrival time (ps)           4797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN6_1/q       macrocell108   1250   1250  991693  RISE       1
MODIN6_0/main_4  macrocell109   3547   4797  991693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:capture_last\/q
Path End       : \us_f_timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \us_f_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991742p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4748
-------------------------------------   ---- 
End-of-path arrival time (ps)           4748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capture_last\/clock_0                 macrocell113        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:capture_last\/q        macrocell113   1250   1250  986562  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/main_2  macrocell117   3498   4748  991742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/clock_0                macrocell117        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 991825p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_filt\/q       macrocell59   1250   1250  981825  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/main_3  macrocell59   3415   4665  991825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN9_1/main_6
Capture Clock  : MODIN9_1/clock_0
Path slack     : 991833p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell7   1210   1210  991833  RISE       1
MODIN9_1/main_6                                           macrocell115   3447   4657  991833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:capture_last\/q
Path End       : \us_b_timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \us_b_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991841p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capture_last\/clock_0                 macrocell106        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:capture_last\/q        macrocell106   1250   1250  986272  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/main_1  macrocell110   3399   4649  991841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/clock_0                macrocell110        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN9_0/main_6
Capture Clock  : MODIN9_0/clock_0
Path slack     : 991845p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell7   1210   1210  991833  RISE       1
MODIN9_0/main_6                                           macrocell116   3435   4645  991845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:timer_enable\/q
Path End       : MODIN6_1/main_2
Capture Clock  : MODIN6_1/clock_0
Path slack     : 991863p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:timer_enable\/q  macrocell111   1250   1250  985998  RISE       1
MODIN6_1/main_2                       macrocell108   3377   4627  991863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:timer_enable\/q
Path End       : \us_b_timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \us_b_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 991863p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:timer_enable\/q       macrocell111   1250   1250  985998  RISE       1
\us_b_timer:TimerUDB:timer_enable\/main_2  macrocell111   3377   4627  991863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:int_capt_count_0\/q
Path End       : \us_l_timer:TimerUDB:int_capt_count_1\/main_7
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 991864p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4626
-------------------------------------   ---- 
End-of-path arrival time (ps)           4626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:int_capt_count_0\/q       macrocell130   1250   1250  991864  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/main_7  macrocell129   3376   4626  991864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:capture_last\/q
Path End       : MODIN6_1/main_1
Capture Clock  : MODIN6_1/clock_0
Path slack     : 991864p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4626
-------------------------------------   ---- 
End-of-path arrival time (ps)           4626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capture_last\/clock_0                 macrocell106        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:capture_last\/q  macrocell106   1250   1250  986272  RISE       1
MODIN6_1/main_1                       macrocell108   3376   4626  991864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:int_capt_count_0\/q
Path End       : \us_l_timer:TimerUDB:capt_int_temp\/main_7
Capture Clock  : \us_l_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991880p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4610
-------------------------------------   ---- 
End-of-path arrival time (ps)           4610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:int_capt_count_0\/q    macrocell130   1250   1250  991864  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/main_7  macrocell131   3360   4610  991880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/clock_0                macrocell131        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_l_quaddec:Net_1203\/main_1
Capture Clock  : \motor_l_quaddec:Net_1203\/clock_0
Path slack     : 991973p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_filt\/q  macrocell60   1250   1250  983386  RISE       1
\motor_l_quaddec:Net_1203\/main_1         macrocell58   3267   4517  991973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1203\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_filt\/q
Path End       : \motor_l_quaddec:bQuadDec:state_1\/main_2
Capture Clock  : \motor_l_quaddec:bQuadDec:state_1\/clock_0
Path slack     : 991973p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_filt\/q   macrocell60   1250   1250  983386  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/main_2  macrocell63   3267   4517  991973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_1\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1251\/q
Path End       : \motor_l_quaddec:Net_1251\/main_0
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 992011p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4479
-------------------------------------   ---- 
End-of-path arrival time (ps)           4479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1251\/q       macrocell51   1250   1250  985083  RISE       1
\motor_l_quaddec:Net_1251\/main_0  macrocell51   3229   4479  992011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:capture_last\/q
Path End       : \us_l_timer:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992045p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capture_last\/clock_0                 macrocell127        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:capture_last\/q           macrocell127   1250   1250  986463  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/main_4  macrocell130   3195   4445  992045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:trig_disable\/q
Path End       : \us_f_timer:TimerUDB:timer_enable\/main_6
Capture Clock  : \us_f_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992055p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:trig_disable\/clock_0                 macrocell119        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:trig_disable\/q       macrocell119   1250   1250  992055  RISE       1
\us_f_timer:TimerUDB:timer_enable\/main_6  macrocell118   3185   4435  992055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \us_b_timer:TimerUDB:timer_enable\/main_1
Capture Clock  : \us_b_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992099p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   1210   1210  992099  RISE       1
\us_b_timer:TimerUDB:timer_enable\/main_1                 macrocell111   3181   4391  992099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:run_mode\/q
Path End       : \us_f_timer:TimerUDB:trig_disable\/main_2
Capture Clock  : \us_f_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992104p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:run_mode\/clock_0                     macrocell114        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:run_mode\/q           macrocell114   1250   1250  987533  RISE       1
\us_f_timer:TimerUDB:trig_disable\/main_2  macrocell119   3136   4386  992104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:trig_disable\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:timer_enable\/q
Path End       : \us_b_timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \us_b_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992158p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:timer_enable\/q        macrocell111   1250   1250  985998  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/main_2  macrocell110   3082   4332  992158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/clock_0                macrocell110        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:timer_enable\/q
Path End       : \us_b_timer:TimerUDB:trig_disable\/main_0
Capture Clock  : \us_b_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992158p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:timer_enable\/q       macrocell111   1250   1250  985998  RISE       1
\us_b_timer:TimerUDB:trig_disable\/main_0  macrocell112   3082   4332  992158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:trig_disable\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_trigger_pwm:PWMHW\/cmp
Path End       : \us_b_timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \us_b_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 992253p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (us_clk(fixed-function):R#1 vs. us_clk:R#2)   1000000
- Recovery time                                                    0
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7747
-------------------------------------   ---- 
End-of-path arrival time (ps)           7747
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\us_trigger_pwm:PWMHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_trigger_pwm:PWMHW\/cmp                 timercell      1000   1000  976944  RISE       1
\us_b_timer:TimerUDB:rstSts:stsreg\/reset  statusicell9   6747   7747  992253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell9        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN12_0/q
Path End       : MODIN12_1/main_5
Capture Clock  : MODIN12_1/clock_0
Path slack     : 992265p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4225
-------------------------------------   ---- 
End-of-path arrival time (ps)           4225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1

Data path
pin name          model name    delay     AT   slack  edge  Fanout
----------------  ------------  -----  -----  ------  ----  ------
MODIN12_0/q       macrocell123   1250   1250  992265  RISE       1
MODIN12_1/main_5  macrocell122   2975   4225  992265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN12_0/q
Path End       : MODIN12_0/main_5
Capture Clock  : MODIN12_0/clock_0
Path slack     : 992271p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1

Data path
pin name          model name    delay     AT   slack  edge  Fanout
----------------  ------------  -----  -----  ------  ----  ------
MODIN12_0/q       macrocell123   1250   1250  992265  RISE       1
MODIN12_0/main_5  macrocell123   2969   4219  992271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:bQuadDec:Stsreg\/status_2
Capture Clock  : \motor_l_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 992317p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7183
-------------------------------------   ---- 
End-of-path arrival time (ps)           7183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q                macrocell61    1250   1250  976100  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/status_2  statusicell2   5933   7183  992317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_1/q
Path End       : \us_b_timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \us_b_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992323p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
MODIN6_1/q                                  macrocell108   1250   1250  991693  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/main_4  macrocell110   2917   4167  992323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/clock_0                macrocell110        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_1/q
Path End       : MODIN6_1/main_4
Capture Clock  : MODIN6_1/clock_0
Path slack     : 992328p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN6_1/q       macrocell108   1250   1250  991693  RISE       1
MODIN6_1/main_4  macrocell108   2912   4162  992328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_delayed_0\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 992347p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_0\/clock_0        macrocell48         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_delayed_0\/q       macrocell48   1250   1250  992347  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_1\/main_0  macrocell49   2893   4143  992347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_1\/clock_0        macrocell49         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_delayed_0\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992347p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_0\/clock_0        macrocell48         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_delayed_0\/q  macrocell48   1250   1250  992347  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/main_0  macrocell74   2893   4143  992347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:bQuadDec:Stsreg\/status_3
Capture Clock  : \motor_l_quaddec:bQuadDec:Stsreg\/clock
Path slack     : 992378p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7122
-------------------------------------   ---- 
End-of-path arrival time (ps)           7122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q          macrocell62    1250   1250  984514  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/status_3  statusicell2   5872   7122  992378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:Stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN12_0/q
Path End       : \us_r_timer:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \us_r_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992379p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4111
-------------------------------------   ---- 
End-of-path arrival time (ps)           4111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
MODIN12_0/q                                 macrocell123   1250   1250  992265  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/main_5  macrocell124   2861   4111  992379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/clock_0                macrocell124        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN12_1/q
Path End       : MODIN12_0/main_4
Capture Clock  : MODIN12_0/clock_0
Path slack     : 992392p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4098
-------------------------------------   ---- 
End-of-path arrival time (ps)           4098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1

Data path
pin name          model name    delay     AT   slack  edge  Fanout
----------------  ------------  -----  -----  ------  ----  ------
MODIN12_1/q       macrocell122   1250   1250  992392  RISE       1
MODIN12_0/main_4  macrocell123   2848   4098  992392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_0/clock_0                                          macrocell123        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN12_1/q
Path End       : MODIN12_1/main_4
Capture Clock  : MODIN12_1/clock_0
Path slack     : 992398p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4092
-------------------------------------   ---- 
End-of-path arrival time (ps)           4092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1

Data path
pin name          model name    delay     AT   slack  edge  Fanout
----------------  ------------  -----  -----  ------  ----  ------
MODIN12_1/q       macrocell122   1250   1250  992392  RISE       1
MODIN12_1/main_4  macrocell122   2842   4092  992398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN12_1/q
Path End       : \us_r_timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \us_r_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992399p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4091
-------------------------------------   ---- 
End-of-path arrival time (ps)           4091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN12_1/clock_0                                          macrocell122        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
MODIN12_1/q                                 macrocell122   1250   1250  992392  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/main_4  macrocell124   2841   4091  992399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/clock_0                macrocell124        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:int_capt_count_1\/q
Path End       : \us_l_timer:TimerUDB:capt_int_temp\/main_6
Capture Clock  : \us_l_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992428p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4062
-------------------------------------   ---- 
End-of-path arrival time (ps)           4062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:int_capt_count_1\/q    macrocell129   1250   1250  991501  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/main_6  macrocell131   2812   4062  992428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/clock_0                macrocell131        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:int_capt_count_1\/q
Path End       : \us_l_timer:TimerUDB:int_capt_count_1\/main_6
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992430p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:int_capt_count_1\/q       macrocell129   1250   1250  991501  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/main_6  macrocell129   2810   4060  992430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_0/main_4
Capture Clock  : MODIN9_0/clock_0
Path slack     : 992433p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN9_1/q       macrocell115   1250   1250  991543  RISE       1
MODIN9_0/main_4  macrocell116   2807   4057  992433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_1/main_4
Capture Clock  : MODIN9_1/clock_0
Path slack     : 992438p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN9_1/q       macrocell115   1250   1250  991543  RISE       1
MODIN9_1/main_4  macrocell115   2802   4052  992438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:trig_disable\/q
Path End       : \us_b_timer:TimerUDB:trig_disable\/main_4
Capture Clock  : \us_b_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992449p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:trig_disable\/clock_0                 macrocell112        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:trig_disable\/q       macrocell112   1250   1250  992449  RISE       1
\us_b_timer:TimerUDB:trig_disable\/main_4  macrocell112   2791   4041  992449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:trig_disable\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_1/main_5
Capture Clock  : MODIN9_1/clock_0
Path slack     : 992463p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN9_0/q       macrocell116   1250   1250  991576  RISE       1
MODIN9_1/main_5  macrocell115   2777   4027  992463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \us_l_timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \us_l_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992471p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4019
-------------------------------------   ---- 
End-of-path arrival time (ps)           4019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell9   1210   1210  991546  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/main_3                macrocell131   2809   4019  992471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/clock_0                macrocell131        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \us_l_timer:TimerUDB:run_mode\/main_1
Capture Clock  : \us_l_timer:TimerUDB:run_mode\/clock_0
Path slack     : 992472p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9   1210   1210  992472  RISE       1
\us_l_timer:TimerUDB:run_mode\/main_1                     macrocell128   2808   4018  992472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:run_mode\/clock_0                     macrocell128        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_0/main_5
Capture Clock  : MODIN9_0/clock_0
Path slack     : 992475p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN9_0/q       macrocell116   1250   1250  991576  RISE       1
MODIN9_0/main_5  macrocell116   2765   4015  992475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:trig_disable\/q
Path End       : \us_b_timer:TimerUDB:timer_enable\/main_6
Capture Clock  : \us_b_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992478p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:trig_disable\/clock_0                 macrocell112        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:trig_disable\/q       macrocell112   1250   1250  992449  RISE       1
\us_b_timer:TimerUDB:timer_enable\/main_6  macrocell111   2762   4012  992478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:timer_enable\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \us_l_timer:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992480p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4010
-------------------------------------   ---- 
End-of-path arrival time (ps)           4010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell9   1210   1210  991559  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/main_2             macrocell129   2800   4010  992480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \us_l_timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \us_l_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992484p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4006
-------------------------------------   ---- 
End-of-path arrival time (ps)           4006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9   1210   1210  992472  RISE       1
\us_l_timer:TimerUDB:timer_enable\/main_2                 macrocell132   2796   4006  992484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \us_l_timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \us_l_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992485p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4005
-------------------------------------   ---- 
End-of-path arrival time (ps)           4005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell9   1210   1210  991559  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/main_2                macrocell131   2795   4005  992485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/clock_0                macrocell131        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \us_l_timer:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992492p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3998
-------------------------------------   ---- 
End-of-path arrival time (ps)           3998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell9   1210   1210  991546  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/main_3             macrocell129   2788   3998  992492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_1\/clock_0             macrocell129        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:trig_disable\/q
Path End       : \us_r_timer:TimerUDB:trig_disable\/main_4
Capture Clock  : \us_r_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992544p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:trig_disable\/clock_0                 macrocell126        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:trig_disable\/q       macrocell126   1250   1250  992544  RISE       1
\us_r_timer:TimerUDB:trig_disable\/main_4  macrocell126   2696   3946  992544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:trig_disable\/clock_0                 macrocell126        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:trig_disable\/q
Path End       : \us_r_timer:TimerUDB:timer_enable\/main_6
Capture Clock  : \us_r_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992558p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3932
-------------------------------------   ---- 
End-of-path arrival time (ps)           3932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:trig_disable\/clock_0                 macrocell126        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:trig_disable\/q       macrocell126   1250   1250  992544  RISE       1
\us_r_timer:TimerUDB:timer_enable\/main_6  macrocell125   2682   3932  992558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:timer_enable\/clock_0                 macrocell125        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:Net_1260\/main_0
Capture Clock  : \motor_l_quaddec:Net_1260\/clock_0
Path slack     : 992614p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q       macrocell61   1250   1250  976100  RISE       1
\motor_l_quaddec:Net_1260\/main_0  macrocell61   2626   3876  992614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:bQuadDec:state_0\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 992614p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q               macrocell61   1250   1250  976100  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/main_0  macrocell64   2626   3876  992614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_0\/q
Path End       : \motor_l_quaddec:Net_1260\/main_3
Capture Clock  : \motor_l_quaddec:Net_1260\/clock_0
Path slack     : 992622p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_0\/q  macrocell64   1250   1250  985307  RISE       1
\motor_l_quaddec:Net_1260\/main_3     macrocell61   2618   3868  992622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:state_0\/q
Path End       : \motor_l_quaddec:bQuadDec:state_0\/main_5
Capture Clock  : \motor_l_quaddec:bQuadDec:state_0\/clock_0
Path slack     : 992622p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:state_0\/q       macrocell64   1250   1250  985307  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/main_5  macrocell64   2618   3868  992622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:state_0\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:capture_last\/q
Path End       : MODIN9_1/main_2
Capture Clock  : MODIN9_1/clock_0
Path slack     : 992624p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capture_last\/clock_0                 macrocell113        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:capture_last\/q  macrocell113   1250   1250  986562  RISE       1
MODIN9_1/main_2                       macrocell115   2616   3866  992624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:capture_last\/q
Path End       : MODIN9_0/main_2
Capture Clock  : MODIN9_0/clock_0
Path slack     : 992631p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capture_last\/clock_0                 macrocell113        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:capture_last\/q  macrocell113   1250   1250  986562  RISE       1
MODIN9_0/main_2                       macrocell116   2609   3859  992631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell116        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:Net_1251\/main_4
Capture Clock  : \motor_l_quaddec:Net_1251\/clock_0
Path slack     : 992636p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q  macrocell62   1250   1250  984514  RISE       1
\motor_l_quaddec:Net_1251\/main_4   macrocell51   2604   3854  992636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1251\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:error\/q
Path End       : \motor_l_quaddec:bQuadDec:error\/main_3
Capture Clock  : \motor_l_quaddec:bQuadDec:error\/clock_0
Path slack     : 992636p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:error\/q       macrocell62   1250   1250  984514  RISE       1
\motor_l_quaddec:bQuadDec:error\/main_3  macrocell62   2604   3854  992636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:error\/clock_0                   macrocell62         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:Net_1203\/q
Path End       : \motor_r_quaddec:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \motor_r_quaddec:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 992642p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Net_1203\/clock_0                         macrocell72         0      0  RISE       1

Data path
pin name                                                  model name   delay     AT   slack  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:Net_1203\/q                              macrocell72   1250   1250  976445  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell71   2598   3848  992642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:Cnt16:CounterUDB:count_stored_i\/clock_0  macrocell71         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:trig_disable\/q
Path End       : \us_l_timer:TimerUDB:timer_enable\/main_6
Capture Clock  : \us_l_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992649p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:trig_disable\/clock_0                 macrocell133        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:trig_disable\/q       macrocell133   1250   1250  992649  RISE       1
\us_l_timer:TimerUDB:timer_enable\/main_6  macrocell132   2591   3841  992649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:timer_enable\/clock_0                 macrocell132        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:trig_disable\/q
Path End       : \us_l_timer:TimerUDB:trig_disable\/main_4
Capture Clock  : \us_l_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992652p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:trig_disable\/clock_0                 macrocell133        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:trig_disable\/q       macrocell133   1250   1250  992649  RISE       1
\us_l_timer:TimerUDB:trig_disable\/main_4  macrocell133   2588   3838  992652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:trig_disable\/clock_0                 macrocell133        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN6_0/main_6
Capture Clock  : MODIN6_0/clock_0
Path slack     : 992653p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell6   1210   1210  990408  RISE       1
MODIN6_0/main_6                                           macrocell109   2627   3837  992653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \us_f_timer:TimerUDB:capt_int_temp\/main_6
Capture Clock  : \us_f_timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992740p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3750
-------------------------------------   ---- 
End-of-path arrival time (ps)           3750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell7   1210   1210  991833  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/main_6                macrocell117   2540   3750  992740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/clock_0                macrocell117        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:capture_last\/q
Path End       : MODIN6_0/main_1
Capture Clock  : MODIN6_0/clock_0
Path slack     : 992919p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capture_last\/clock_0                 macrocell106        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:capture_last\/q  macrocell106   1250   1250  986272  RISE       1
MODIN6_0/main_1                       macrocell109   2321   3571  992919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_delayed_2\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992928p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_2\/clock_0        macrocell47         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_delayed_2\/q  macrocell47   1250   1250  992928  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/main_2  macrocell73   2312   3562  992928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_delayed_1\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 992929p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_1\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_delayed_1\/q       macrocell43   1250   1250  992929  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_2\/main_0  macrocell44   2311   3561  992929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_2\/clock_0        macrocell44         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_delayed_1\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992929p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_1\/clock_0        macrocell43         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_delayed_1\/q  macrocell43   1250   1250  992929  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/main_1  macrocell60   2311   3561  992929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_delayed_1\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 992930p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_1\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_delayed_1\/q       macrocell40   1250   1250  992930  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_2\/main_0  macrocell41   2310   3560  992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_2\/clock_0        macrocell41         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_delayed_1\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992930p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_1\/clock_0        macrocell40         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_delayed_1\/q  macrocell40   1250   1250  992930  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/main_1  macrocell59   2310   3560  992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_delayed_0\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 992932p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_0\/clock_0        macrocell39         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_delayed_0\/q       macrocell39   1250   1250  992932  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_1\/main_0  macrocell40   2308   3558  992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_1\/clock_0        macrocell40         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_delayed_0\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992932p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_0\/clock_0        macrocell39         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_delayed_0\/q  macrocell39   1250   1250  992932  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/main_0  macrocell59   2308   3558  992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_delayed_2\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992933p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_2\/clock_0        macrocell50         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_delayed_2\/q  macrocell50   1250   1250  992933  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/main_2  macrocell74   2307   3557  992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_delayed_1\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 992937p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_1\/clock_0        macrocell49         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_delayed_1\/q       macrocell49   1250   1250  992937  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_2\/main_0  macrocell50   2303   3553  992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_2\/clock_0        macrocell50         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_B_delayed_1\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992937p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_delayed_1\/clock_0        macrocell49         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_B_delayed_1\/q  macrocell49   1250   1250  992937  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/main_1  macrocell74   2303   3553  992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell74         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_0/q
Path End       : MODIN6_0/main_5
Capture Clock  : MODIN6_0/clock_0
Path slack     : 992939p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN6_0/q       macrocell109   1250   1250  990537  RISE       1
MODIN6_0/main_5  macrocell109   2301   3551  992939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell109        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_delayed_1\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_1\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_delayed_1\/q       macrocell46   1250   1250  992940  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_2\/main_0  macrocell47   2300   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_2\/clock_0        macrocell47         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_delayed_1\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_1\/clock_0        macrocell46         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_delayed_1\/q  macrocell46   1250   1250  992940  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/main_1  macrocell73   2300   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_delayed_0\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 992943p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_delayed_0\/q       macrocell45   1250   1250  992943  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_1\/main_0  macrocell46   2297   3547  992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_1\/clock_0        macrocell46         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_r_quaddec:bQuadDec:quad_A_delayed_0\/q
Path End       : \motor_r_quaddec:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992943p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_delayed_0\/clock_0        macrocell45         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_r_quaddec:bQuadDec:quad_A_delayed_0\/q  macrocell45   1250   1250  992943  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/main_0  macrocell73   2297   3547  992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_r_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell73         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:int_capt_count_0\/q
Path End       : \us_l_timer:TimerUDB:int_capt_count_0\/main_7
Capture Clock  : \us_l_timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992943p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:int_capt_count_0\/q       macrocell130   1250   1250  991864  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/main_7  macrocell130   2297   3547  992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:int_capt_count_0\/clock_0             macrocell130        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_A_delayed_2\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992943p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_delayed_2\/clock_0        macrocell41         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_A_delayed_2\/q  macrocell41   1250   1250  992943  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/main_2  macrocell59   2297   3547  992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_A_filt\/clock_0             macrocell59         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:trig_disable\/q
Path End       : \us_f_timer:TimerUDB:trig_disable\/main_4
Capture Clock  : \us_f_timer:TimerUDB:trig_disable\/clock_0
Path slack     : 992946p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:trig_disable\/clock_0                 macrocell119        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:trig_disable\/q       macrocell119   1250   1250  992055  RISE       1
\us_f_timer:TimerUDB:trig_disable\/main_4  macrocell119   2294   3544  992946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:trig_disable\/clock_0                 macrocell119        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_delayed_2\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992949p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_2\/clock_0        macrocell44         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_delayed_2\/q  macrocell44   1250   1250  992949  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/main_2  macrocell60   2291   3541  992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_delayed_0\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 992950p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_0\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_delayed_0\/q       macrocell42   1250   1250  992950  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_1\/main_0  macrocell43   2290   3540  992950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_1\/clock_0        macrocell43         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:bQuadDec:quad_B_delayed_0\/q
Path End       : \motor_l_quaddec:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992950p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_delayed_0\/clock_0        macrocell42         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\motor_l_quaddec:bQuadDec:quad_B_delayed_0\/q  macrocell42   1250   1250  992950  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/main_0  macrocell60   2290   3540  992950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:bQuadDec:quad_B_filt\/clock_0             macrocell60         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \us_b_timer:TimerUDB:run_mode\/main_1
Capture Clock  : \us_b_timer:TimerUDB:run_mode\/clock_0
Path slack     : 992968p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3522
-------------------------------------   ---- 
End-of-path arrival time (ps)           3522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   1210   1210  992099  RISE       1
\us_b_timer:TimerUDB:run_mode\/main_1                     macrocell107   2312   3522  992968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:run_mode\/clock_0                     macrocell107        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \us_f_timer:TimerUDB:run_mode\/main_1
Capture Clock  : \us_f_timer:TimerUDB:run_mode\/clock_0
Path slack     : 992999p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   1210   1210  992999  RISE       1
\us_f_timer:TimerUDB:run_mode\/main_1                     macrocell114   2281   3491  992999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:run_mode\/clock_0                     macrocell114        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \us_f_timer:TimerUDB:timer_enable\/main_2
Capture Clock  : \us_f_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 992999p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   1210   1210  992999  RISE       1
\us_f_timer:TimerUDB:timer_enable\/main_2                 macrocell118   2281   3491  992999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:run_mode\/q
Path End       : \us_f_timer:TimerUDB:timer_enable\/main_4
Capture Clock  : \us_f_timer:TimerUDB:timer_enable\/clock_0
Path slack     : 993000p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3490
-------------------------------------   ---- 
End-of-path arrival time (ps)           3490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:run_mode\/clock_0                     macrocell114        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:run_mode\/q           macrocell114   1250   1250  987533  RISE       1
\us_f_timer:TimerUDB:timer_enable\/main_4  macrocell118   2240   3490  993000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:timer_enable\/clock_0                 macrocell118        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_l_quaddec:Net_1260\/q
Path End       : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 995070p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (motor_clk:R#1 vs. motor_clk:R#2)   1000000
- Recovery time                                          0
------------------------------------------------   ------- 
End-of-path required time (ps)                     1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4930
-------------------------------------   ---- 
End-of-path arrival time (ps)           4930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Net_1260\/clock_0                         macrocell61         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\motor_l_quaddec:Net_1260\/q                             macrocell61    1250   1250  976100  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   3680   4930  995070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock    statusicell1        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_b_timer:TimerUDB:capt_int_temp\/q
Path End       : \us_b_timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \us_b_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995922p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3578
-------------------------------------   ---- 
End-of-path arrival time (ps)           3578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:capt_int_temp\/clock_0                macrocell110        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\us_b_timer:TimerUDB:capt_int_temp\/q         macrocell110   1250   1250  995922  RISE       1
\us_b_timer:TimerUDB:rstSts:stsreg\/status_1  statusicell9   2328   3578  995922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_b_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell9        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_l_timer:TimerUDB:capt_int_temp\/q
Path End       : \us_l_timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \us_l_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995937p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:capt_int_temp\/clock_0                macrocell131        0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\us_l_timer:TimerUDB:capt_int_temp\/q         macrocell131    1250   1250  995937  RISE       1
\us_l_timer:TimerUDB:rstSts:stsreg\/status_1  statusicell12   2313   3563  995937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_l_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell12       0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_f_timer:TimerUDB:capt_int_temp\/q
Path End       : \us_f_timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \us_f_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995996p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3504
-------------------------------------   ---- 
End-of-path arrival time (ps)           3504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:capt_int_temp\/clock_0                macrocell117        0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\us_f_timer:TimerUDB:capt_int_temp\/q         macrocell117    1250   1250  995996  RISE       1
\us_f_timer:TimerUDB:rstSts:stsreg\/status_1  statusicell10   2254   3504  995996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_f_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell10       0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \us_r_timer:TimerUDB:capt_int_temp\/q
Path End       : \us_r_timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \us_r_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995997p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (us_clk:R#1 vs. us_clk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:capt_int_temp\/clock_0                macrocell124        0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\us_r_timer:TimerUDB:capt_int_temp\/q         macrocell124    1250   1250  995997  RISE       1
\us_r_timer:TimerUDB:rstSts:stsreg\/status_1  statusicell11   2253   3503  995997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\us_r_timer:TimerUDB:rstSts:stsreg\/clock                  statusicell11       0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2149412p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11065
-------------------------------------   ----- 
End-of-path arrival time (ps)           11065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                      macrocell81     1250   1250  2149412  RISE       1
\UART_1:BUART:counter_load_not\/main_1           macrocell17     4173   5423  2149412  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell17     3350   8773  2149412  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2292  11065  2149412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149668p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11639
-------------------------------------   ----- 
End-of-path arrival time (ps)           11639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q     macrocell84   1250   1250  2149668  RISE       1
\UART_1:BUART:rx_counter_load\/main_0  macrocell20   4147   5397  2149668  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell20   3350   8747  2149668  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2892  11639  2149668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2151119p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15048
-------------------------------------   ----- 
End-of-path arrival time (ps)           15048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  2151119  RISE       1
\UART_1:BUART:rx_status_4\/main_1                 macrocell22     2883   6463  2151119  RISE       1
\UART_1:BUART:rx_status_4\/q                      macrocell22     3350   9813  2151119  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4                 statusicell6    5235  15048  2151119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell6        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 2153090p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13077
-------------------------------------   ----- 
End-of-path arrival time (ps)           13077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  2153090  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell18     3821   7401  2153090  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell18     3350  10751  2153090  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell5    2326  13077  2153090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell5        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154546p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6110
-------------------------------------   ---- 
End-of-path arrival time (ps)           6110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell81     1250   1250  2149412  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell5   4860   6110  2154546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154578p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6079
-------------------------------------   ---- 
End-of-path arrival time (ps)           6079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q         macrocell84     1250   1250  2149668  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell7   4829   6079  2154578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154668p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5989
-------------------------------------   ---- 
End-of-path arrival time (ps)           5989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell85     1250   1250  2149787  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell7   4739   5989  2154668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155352p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5305
-------------------------------------   ---- 
End-of-path arrival time (ps)           5305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q          macrocell89     1250   1250  2155352  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell7   4055   5305  2155352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2155755p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7401
-------------------------------------   ---- 
End-of-path arrival time (ps)           7401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  2153090  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell81     3821   7401  2155755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2156154p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7002
-------------------------------------   ---- 
End-of-path arrival time (ps)           7002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell81   1250   1250  2149412  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell81   5752   7002  2156154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2156154p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7002
-------------------------------------   ---- 
End-of-path arrival time (ps)           7002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell81   1250   1250  2149412  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell83   5752   7002  2156154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156194p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell80     1250   1250  2150380  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell5   3213   4463  2156194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2156474p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6682
-------------------------------------   ---- 
End-of-path arrival time (ps)           6682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell5   4370   4370  2156474  RISE       1
\UART_1:BUART:txn\/main_3                macrocell79     2312   6682  2156474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell79         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2156975p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6182
-------------------------------------   ---- 
End-of-path arrival time (ps)           6182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell83         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell83   1250   1250  2156975  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell80   4932   6182  2156975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2156975p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6182
-------------------------------------   ---- 
End-of-path arrival time (ps)           6182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell83         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell83   1250   1250  2156975  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell82   4932   6182  2156975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2157043p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6114
-------------------------------------   ---- 
End-of-path arrival time (ps)           6114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell81   1250   1250  2149412  RISE       1
\UART_1:BUART:txn\/main_2    macrocell79   4864   6114  2157043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell79         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157070p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6087
-------------------------------------   ---- 
End-of-path arrival time (ps)           6087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell84   1250   1250  2149668  RISE       1
\UART_1:BUART:rx_state_0\/main_0    macrocell85   4837   6087  2157070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157070p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6087
-------------------------------------   ---- 
End-of-path arrival time (ps)           6087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell84   1250   1250  2149668  RISE       1
\UART_1:BUART:rx_load_fifo\/main_0  macrocell86   4837   6087  2157070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2157070p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6087
-------------------------------------   ---- 
End-of-path arrival time (ps)           6087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell84   1250   1250  2149668  RISE       1
\UART_1:BUART:rx_state_3\/main_0    macrocell87   4837   6087  2157070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2157070p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6087
-------------------------------------   ---- 
End-of-path arrival time (ps)           6087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell84   1250   1250  2149668  RISE       1
\UART_1:BUART:rx_status_3\/main_0   macrocell93   4837   6087  2157070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157173p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5984
-------------------------------------   ---- 
End-of-path arrival time (ps)           5984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell85   1250   1250  2149787  RISE       1
\UART_1:BUART:rx_state_0\/main_1  macrocell85   4734   5984  2157173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157173p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5984
-------------------------------------   ---- 
End-of-path arrival time (ps)           5984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q         macrocell85   1250   1250  2149787  RISE       1
\UART_1:BUART:rx_load_fifo\/main_1  macrocell86   4734   5984  2157173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2157173p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5984
-------------------------------------   ---- 
End-of-path arrival time (ps)           5984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell85   1250   1250  2149787  RISE       1
\UART_1:BUART:rx_state_3\/main_1  macrocell87   4734   5984  2157173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2157173p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5984
-------------------------------------   ---- 
End-of-path arrival time (ps)           5984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell85   1250   1250  2149787  RISE       1
\UART_1:BUART:rx_status_3\/main_1  macrocell93   4734   5984  2157173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157303p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5854
-------------------------------------   ---- 
End-of-path arrival time (ps)           5854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell89   1250   1250  2155352  RISE       1
\UART_1:BUART:rx_state_2\/main_2   macrocell88   4604   5854  2157303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2157344p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3313
-------------------------------------   ---- 
End-of-path arrival time (ps)           3313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2151546  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell5   3123   3313  2157344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2157536p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5621
-------------------------------------   ---- 
End-of-path arrival time (ps)           5621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell83         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell83   1250   1250  2156975  RISE       1
\UART_1:BUART:txn\/main_6   macrocell79   4371   5621  2157536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell79         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157559p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5598
-------------------------------------   ---- 
End-of-path arrival time (ps)           5598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell94         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_last\/q          macrocell94   1250   1250  2157559  RISE       1
\UART_1:BUART:rx_state_2\/main_9  macrocell88   4348   5598  2157559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2157734p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell81   1250   1250  2149412  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell80   4173   5423  2157734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2157734p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell81   1250   1250  2149412  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell82   4173   5423  2157734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157760p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5397
-------------------------------------   ---- 
End-of-path arrival time (ps)           5397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell84   1250   1250  2149668  RISE       1
\UART_1:BUART:rx_state_2\/main_0    macrocell88   4147   5397  2157760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157760p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5397
-------------------------------------   ---- 
End-of-path arrival time (ps)           5397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q        macrocell84   1250   1250  2149668  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_0  macrocell90   4147   5397  2157760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157879p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5278
-------------------------------------   ---- 
End-of-path arrival time (ps)           5278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell85   1250   1250  2149787  RISE       1
\UART_1:BUART:rx_state_2\/main_1  macrocell88   4028   5278  2157879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157879p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5278
-------------------------------------   ---- 
End-of-path arrival time (ps)           5278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q               macrocell85   1250   1250  2149787  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_1  macrocell90   4028   5278  2157879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158149p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158149  RISE       1
\UART_1:BUART:rx_state_2\/main_7         macrocell88   3068   5008  2158149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158155p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158155  RISE       1
\UART_1:BUART:rx_state_2\/main_6         macrocell88   3062   5002  2158155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158161p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4995
-------------------------------------   ---- 
End-of-path arrival time (ps)           4995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158161  RISE       1
\UART_1:BUART:rx_state_2\/main_5         macrocell88   3055   4995  2158161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158166p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4991
-------------------------------------   ---- 
End-of-path arrival time (ps)           4991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158149  RISE       1
\UART_1:BUART:rx_state_0\/main_7         macrocell85   3051   4991  2158166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158166p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4991
-------------------------------------   ---- 
End-of-path arrival time (ps)           4991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158149  RISE       1
\UART_1:BUART:rx_load_fifo\/main_7       macrocell86   3051   4991  2158166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158166p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4991
-------------------------------------   ---- 
End-of-path arrival time (ps)           4991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158149  RISE       1
\UART_1:BUART:rx_state_3\/main_7         macrocell87   3051   4991  2158166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158172p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158155  RISE       1
\UART_1:BUART:rx_state_0\/main_6         macrocell85   3045   4985  2158172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158172p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158155  RISE       1
\UART_1:BUART:rx_load_fifo\/main_6       macrocell86   3045   4985  2158172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158172p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158155  RISE       1
\UART_1:BUART:rx_state_3\/main_6         macrocell87   3045   4985  2158172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158182p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158161  RISE       1
\UART_1:BUART:rx_state_0\/main_5         macrocell85   3035   4975  2158182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158182p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158161  RISE       1
\UART_1:BUART:rx_load_fifo\/main_5       macrocell86   3035   4975  2158182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158182p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158161  RISE       1
\UART_1:BUART:rx_state_3\/main_5         macrocell87   3035   4975  2158182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2158200p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell80   1250   1250  2150380  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell81   3707   4957  2158200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2158200p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell80   1250   1250  2150380  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell83   3707   4957  2158200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158351p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell89   1250   1250  2155352  RISE       1
\UART_1:BUART:rx_state_0\/main_2   macrocell85   3556   4806  2158351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158351p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q   macrocell89   1250   1250  2155352  RISE       1
\UART_1:BUART:rx_load_fifo\/main_2  macrocell86   3556   4806  2158351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158351p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell89   1250   1250  2155352  RISE       1
\UART_1:BUART:rx_state_3\/main_2   macrocell87   3556   4806  2158351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158351p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell89   1250   1250  2155352  RISE       1
\UART_1:BUART:rx_status_3\/main_2  macrocell93   3556   4806  2158351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2158419p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell82   1250   1250  2150995  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell81   3488   4738  2158419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2158419p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell82   1250   1250  2150995  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell83   3488   4738  2158419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158515p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q      macrocell91   1250   1250  2153043  RISE       1
\UART_1:BUART:rx_state_0\/main_8  macrocell85   3391   4641  2158515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158515p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell91   1250   1250  2153043  RISE       1
\UART_1:BUART:rx_status_3\/main_5  macrocell93   3391   4641  2158515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158528p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell92   1250   1250  2153071  RISE       1
\UART_1:BUART:rx_state_0\/main_10  macrocell85   3379   4629  2158528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158528p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell92   1250   1250  2153071  RISE       1
\UART_1:BUART:rx_status_3\/main_7  macrocell93   3379   4629  2158528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2158702p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell80   1250   1250  2150380  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell80   3205   4455  2158702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2158702p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell80   1250   1250  2150380  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell82   3205   4455  2158702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158708p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4449
-------------------------------------   ---- 
End-of-path arrival time (ps)           4449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell80   1250   1250  2150380  RISE       1
\UART_1:BUART:txn\/main_1    macrocell79   3199   4449  2158708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell79         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158895p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158895  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_0   macrocell89   2321   4261  2158895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_1\/main_0
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2158895p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158895  RISE       1
\UART_1:BUART:pollcount_1\/main_0        macrocell91   2321   4261  2158895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_0\/main_0
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2158895p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158895  RISE       1
\UART_1:BUART:pollcount_0\/main_0        macrocell92   2321   4261  2158895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158898p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158898  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_1   macrocell89   2319   4259  2158898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_1\/main_1
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2158898p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158898  RISE       1
\UART_1:BUART:pollcount_1\/main_1        macrocell91   2319   4259  2158898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_0\/main_1
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2158898p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158898  RISE       1
\UART_1:BUART:pollcount_0\/main_1        macrocell92   2319   4259  2158898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158911p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158911  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_2   macrocell89   2305   4245  2158911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2159096p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2151546  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell81     3870   4060  2159096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2159096p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2151546  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell83     3870   4060  2159096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:pollcount_1\/main_2
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2159266p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3891
-------------------------------------   ---- 
End-of-path arrival time (ps)           3891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell91   1250   1250  2153043  RISE       1
\UART_1:BUART:pollcount_1\/main_2  macrocell91   2641   3891  2159266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2159270p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell83         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell83   1250   1250  2156975  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell81   2636   3886  2159270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_1\/main_4
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2159293p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell92   1250   1250  2153071  RISE       1
\UART_1:BUART:pollcount_1\/main_4  macrocell91   2614   3864  2159293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_0\/main_3
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2159293p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell92   1250   1250  2153071  RISE       1
\UART_1:BUART:pollcount_0\/main_3  macrocell92   2614   3864  2159293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159308p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell87   1250   1250  2151216  RISE       1
\UART_1:BUART:rx_state_2\/main_3  macrocell88   2598   3848  2159308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159308p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q               macrocell87   1250   1250  2151216  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_2  macrocell90   2598   3848  2159308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell87   1250   1250  2151216  RISE       1
\UART_1:BUART:rx_state_0\/main_3  macrocell85   2593   3843  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q         macrocell87   1250   1250  2151216  RISE       1
\UART_1:BUART:rx_load_fifo\/main_3  macrocell86   2593   3843  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell87   1250   1250  2151216  RISE       1
\UART_1:BUART:rx_state_3\/main_3  macrocell87   2593   3843  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell87   1250   1250  2151216  RISE       1
\UART_1:BUART:rx_status_3\/main_3  macrocell93   2593   3843  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2159317p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell82   1250   1250  2150995  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell80   2590   3840  2159317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2159317p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell82   1250   1250  2150995  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell82   2590   3840  2159317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159317p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell88   1250   1250  2151225  RISE       1
\UART_1:BUART:rx_state_2\/main_4  macrocell88   2590   3840  2159317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159317p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q               macrocell88   1250   1250  2151225  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_3  macrocell90   2590   3840  2159317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2159321p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell82   1250   1250  2150995  RISE       1
\UART_1:BUART:txn\/main_4    macrocell79   2585   3835  2159321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell79         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2159321p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell88   1250   1250  2151225  RISE       1
\UART_1:BUART:rx_state_0\/main_4  macrocell85   2585   3835  2159321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell85         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159321p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q         macrocell88   1250   1250  2151225  RISE       1
\UART_1:BUART:rx_load_fifo\/main_4  macrocell86   2585   3835  2159321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2159321p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell88   1250   1250  2151225  RISE       1
\UART_1:BUART:rx_state_3\/main_4  macrocell87   2585   3835  2159321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell87         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2159321p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell88         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell88   1250   1250  2151225  RISE       1
\UART_1:BUART:rx_status_3\/main_4  macrocell93   2585   3835  2159321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2159604p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell79         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:txn\/q       macrocell79   1250   1250  2159604  RISE       1
\UART_1:BUART:txn\/main_0  macrocell79   2303   3553  2159604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell79         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2159634p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3130
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3902
-------------------------------------   ---- 
End-of-path arrival time (ps)           3902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell86         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_load_fifo\/q            macrocell86     1250   1250  2152925  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell7   2652   3902  2159634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2159868p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3289
-------------------------------------   ---- 
End-of-path arrival time (ps)           3289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2151546  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell80     3099   3289  2159868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2159868p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3289
-------------------------------------   ---- 
End-of-path arrival time (ps)           3289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2151546  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell82     3099   3289  2159868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2160366p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2791
-------------------------------------   ---- 
End-of-path arrival time (ps)           2791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  2160366  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell79     2601   2791  2160366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell79         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2160379p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2778
-------------------------------------   ---- 
End-of-path arrival time (ps)           2778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  2160366  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell80     2588   2778  2160379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2160379p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2778
-------------------------------------   ---- 
End-of-path arrival time (ps)           2778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  2160366  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell82     2588   2778  2160379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_3\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2162016p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_status_3\/q       macrocell93    1250   1250  2162016  RISE       1
\UART_1:BUART:sRX:RxSts\/status_3  statusicell6   2901   4151  2162016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell6        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_35/q
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u2\/f0_load
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 9980305p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3130
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16565
-------------------------------------   ----- 
End-of-path arrival time (ps)           16565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_35/clock_0                                             macrocell100        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_35/q                                                     macrocell100     1250   1250  9970046  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/main_0           macrocell25      6683   7933  9980305  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/q                macrocell25      3350  11283  9980305  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/f0_load  datapathcell12   5282  16565  9980305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/clock  datapathcell12      0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:disable_run_i\/q
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9980642p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13168
-------------------------------------   ----- 
End-of-path arrival time (ps)           13168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/clock_0    macrocell102        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:disable_run_i\/q              macrocell102     1250   1250  9972488  RISE       1
\color_sensor_counter:CounterUDB:count_enable\/main_1          macrocell29      3467   4717  9972488  RISE       1
\color_sensor_counter:CounterUDB:count_enable\/q               macrocell29      3350   8067  9972488  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell13   5101  13168  9980642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell13      0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:disable_run_i\/q
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 9980645p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13165
-------------------------------------   ----- 
End-of-path arrival time (ps)           13165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/clock_0    macrocell102        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:disable_run_i\/q              macrocell102     1250   1250  9972488  RISE       1
\color_sensor_counter:CounterUDB:count_enable\/main_1          macrocell29      3467   4717  9972488  RISE       1
\color_sensor_counter:CounterUDB:count_enable\/q               macrocell29      3350   8067  9972488  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell12   5098  13165  9980645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/clock  datapathcell12      0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_35/q
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/f0_load
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9981272p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3130
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15598
-------------------------------------   ----- 
End-of-path arrival time (ps)           15598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_35/clock_0                                             macrocell100        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_35/q                                                     macrocell100     1250   1250  9970046  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/main_0           macrocell25      6683   7933  9980305  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/q                macrocell25      3350  11283  9980305  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/f0_load  datapathcell13   4316  15598  9981272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/clock  datapathcell13      0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:disable_run_i\/q
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 9981734p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12076
-------------------------------------   ----- 
End-of-path arrival time (ps)           12076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/clock_0    macrocell102        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:disable_run_i\/q              macrocell102     1250   1250  9972488  RISE       1
\color_sensor_counter:CounterUDB:count_enable\/main_1          macrocell29      3467   4717  9972488  RISE       1
\color_sensor_counter:CounterUDB:count_enable\/q               macrocell29      3350   8067  9972488  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell11   4008  12076  9981734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/clock  datapathcell11      0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:disable_run_i\/q
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 9982258p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11552
-------------------------------------   ----- 
End-of-path arrival time (ps)           11552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/clock_0    macrocell102        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:disable_run_i\/q              macrocell102     1250   1250  9972488  RISE       1
\color_sensor_counter:CounterUDB:count_enable\/main_1          macrocell29      3467   4717  9972488  RISE       1
\color_sensor_counter:CounterUDB:count_enable\/q               macrocell29      3350   8067  9972488  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell10   3484  11552  9982258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell10      0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9982316p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17184
-------------------------------------   ----- 
End-of-path arrival time (ps)           17184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell10      0      0  RISE       1

Data path
pin name                                                      model name      delay     AT    slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell10   1240   1240  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell11      0   1240  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell11   1210   2450  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell12      0   2450  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell12   1210   3660  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell13      0   3660  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell13   2270   5930  9968287  RISE       1
\color_sensor_counter:CounterUDB:overflow_status\/main_0      macrocell28      4285  10215  9982316  RISE       1
\color_sensor_counter:CounterUDB:overflow_status\/q           macrocell28      3350  13565  9982316  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/status_2     statusicell8     3620  17184  9982316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock     statusicell8        0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_35/q
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/f0_load
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 9982877p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3130
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13993
-------------------------------------   ----- 
End-of-path arrival time (ps)           13993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_35/clock_0                                             macrocell100        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_35/q                                                     macrocell100     1250   1250  9970046  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/main_0           macrocell25      6683   7933  9980305  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/q                macrocell25      3350  11283  9980305  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/f0_load  datapathcell10   2710  13993  9982877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell10      0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_35/q
Path End       : \color_sensor_counter:CounterUDB:sC32:counterdp:u1\/f0_load
Capture Clock  : \color_sensor_counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 9982898p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3130
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13972
-------------------------------------   ----- 
End-of-path arrival time (ps)           13972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_35/clock_0                                             macrocell100        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_35/q                                                     macrocell100     1250   1250  9970046  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/main_0           macrocell25      6683   7933  9980305  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/q                macrocell25      3350  11283  9980305  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/f0_load  datapathcell11   2690  13972  9982898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/clock  datapathcell11      0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_35/q
Path End       : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9982974p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16526
-------------------------------------   ----- 
End-of-path arrival time (ps)           16526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_35/clock_0                                             macrocell100        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT    slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -------  ----  ------
Net_35/q                                                   macrocell100   1250   1250  9970046  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/main_0         macrocell25    6683   7933  9980305  RISE       1
\color_sensor_counter:CounterUDB:hwCapture\/q              macrocell25    3350  11283  9980305  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/status_4  statusicell8   5243  16526  9982974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock     statusicell8        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9983205p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16295
-------------------------------------   ----- 
End-of-path arrival time (ps)           16295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell10      0      0  RISE       1

Data path
pin name                                                      model name      delay     AT    slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell10   1600   1600  9983205  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell11      0   1600  9983205  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell11   1280   2880  9983205  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell12      0   2880  9983205  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell12   1280   4160  9983205  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell13      0   4160  9983205  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell13   2270   6430  9983205  RISE       1
\color_sensor_counter:CounterUDB:status_0\/main_0             macrocell27      2897   9327  9983205  RISE       1
\color_sensor_counter:CounterUDB:status_0\/q                  macrocell27      3350  12677  9983205  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell8     3618  16295  9983205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock     statusicell8        0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \color_sensor_pwm:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \color_sensor_pwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9983723p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15777
-------------------------------------   ----- 
End-of-path arrival time (ps)           15777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  9983723  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  9983723  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  9983723  RISE       1
\color_sensor_pwm:PWMUDB:status_2\/main_1          macrocell24     3486   6986  9983723  RISE       1
\color_sensor_pwm:PWMUDB:status_2\/q               macrocell24     3350  10336  9983723  RISE       1
\color_sensor_pwm:PWMUDB:genblk8:stsreg\/status_2  statusicell7    5441  15777  9983723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:genblk8:stsreg\/clock             statusicell7        0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \color_sensor_counter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \color_sensor_counter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 9986275p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10215
-------------------------------------   ----- 
End-of-path arrival time (ps)           10215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell10      0      0  RISE       1

Data path
pin name                                                      model name      delay     AT    slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell10   1240   1240  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell11      0   1240  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell11   1210   2450  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell12      0   2450  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell12   1210   3660  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell13      0   3660  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell13   2270   5930  9968287  RISE       1
\color_sensor_counter:CounterUDB:overflow_reg_i\/main_0       macrocell103     4285  10215  9986275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:overflow_reg_i\/clock_0   macrocell103        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \color_sensor_counter:CounterUDB:disable_run_i\/main_2
Capture Clock  : \color_sensor_counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 9986798p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9692
-------------------------------------   ---- 
End-of-path arrival time (ps)           9692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell10      0      0  RISE       1

Data path
pin name                                                      model name      delay     AT    slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell10   1240   1240  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell11      0   1240  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell11   1210   2450  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell12      0   2450  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell12   1210   3660  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell13      0   3660  9968287  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell13   2270   5930  9968287  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/main_2        macrocell102     3762   9692  9986798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/clock_0    macrocell102        0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \color_sensor_counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \color_sensor_counter:CounterUDB:prevCompare\/clock_0
Path slack     : 9987163p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9327
-------------------------------------   ---- 
End-of-path arrival time (ps)           9327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell10      0      0  RISE       1

Data path
pin name                                                      model name      delay     AT    slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell10   1600   1600  9983205  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell11      0   1600  9983205  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell11   1280   2880  9983205  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell12      0   2880  9983205  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell12   1280   4160  9983205  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell13      0   4160  9983205  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell13   2270   6430  9983205  RISE       1
\color_sensor_counter:CounterUDB:prevCompare\/main_0          macrocell104     2897   9327  9987163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:prevCompare\/clock_0      macrocell104        0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:runmode_enable\/q
Path End       : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9987669p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -6060
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6271
-------------------------------------   ---- 
End-of-path arrival time (ps)           6271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell95         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:runmode_enable\/q         macrocell95     1250   1250  9984912  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell9   5021   6271  9987669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell9       0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9987837p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -6060
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6103
-------------------------------------   ---- 
End-of-path arrival time (ps)           6103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  9983723  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  9983723  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  9983723  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell9   2603   6103  9987837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell9       0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9987838p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -6060
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6102
-------------------------------------   ---- 
End-of-path arrival time (ps)           6102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  9983723  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  9983723  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  9983723  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2602   6102  9987838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell8       0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:runmode_enable\/q
Path End       : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9988212p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -6060
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           5728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell95         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:runmode_enable\/q         macrocell95     1250   1250  9984912  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell8   4478   5728  9988212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell8       0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_35/q
Path End       : \color_sensor_counter:CounterUDB:prevCapture\/main_0
Capture Clock  : \color_sensor_counter:CounterUDB:prevCapture\/clock_0
Path slack     : 9988557p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7933
-------------------------------------   ---- 
End-of-path arrival time (ps)           7933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_35/clock_0                                             macrocell100        0      0  RISE       1

Data path
pin name                                              model name    delay     AT    slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -------  ----  ------
Net_35/q                                              macrocell100   1250   1250  9970046  RISE       1
\color_sensor_counter:CounterUDB:prevCapture\/main_0  macrocell101   6683   7933  9988557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:prevCapture\/clock_0      macrocell101        0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9989057p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10443
-------------------------------------   ----- 
End-of-path arrival time (ps)           10443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/clock  datapathcell10      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell10    760    760  9989057  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell11      0    760  9989057  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell11   1210   1970  9989057  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell12      0   1970  9989057  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell12   1210   3180  9989057  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell13      0   3180  9989057  RISE       1
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell13   2740   5920  9989057  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell8     4523  10443  9989057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\/clock     statusicell8        0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \color_sensor_pwm:PWMUDB:status_0\/main_1
Capture Clock  : \color_sensor_pwm:PWMUDB:status_0\/clock_0
Path slack     : 9989371p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7119
-------------------------------------   ---- 
End-of-path arrival time (ps)           7119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  9989371  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  9989371  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  9989371  RISE       1
\color_sensor_pwm:PWMUDB:status_0\/main_1         macrocell98     3369   7119  9989371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:status_0\/clock_0                 macrocell98         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \color_sensor_pwm:PWMUDB:runmode_enable\/main_2
Capture Clock  : \color_sensor_pwm:PWMUDB:runmode_enable\/clock_0
Path slack     : 9989504p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6986
-------------------------------------   ---- 
End-of-path arrival time (ps)           6986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell8    760    760  9983723  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell9      0    760  9983723  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell9   2740   3500  9983723  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/main_2  macrocell95     3486   6986  9989504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell95         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \color_sensor_pwm:PWMUDB:trig_disable\/main_2
Capture Clock  : \color_sensor_pwm:PWMUDB:trig_disable\/clock_0
Path slack     : 9989504p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6986
-------------------------------------   ---- 
End-of-path arrival time (ps)           6986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell8    760    760  9983723  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell9      0    760  9983723  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell9   2740   3500  9983723  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/main_2    macrocell96     3486   6986  9989504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/clock_0             macrocell96         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \color_sensor_pwm:PWMUDB:prevCompare1\/main_0
Capture Clock  : \color_sensor_pwm:PWMUDB:prevCompare1\/clock_0
Path slack     : 9990105p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6385
-------------------------------------   ---- 
End-of-path arrival time (ps)           6385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  9989371  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  9989371  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  9989371  RISE       1
\color_sensor_pwm:PWMUDB:prevCompare1\/main_0     macrocell97     2635   6385  9990105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:prevCompare1\/clock_0             macrocell97         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_35/main_1
Capture Clock  : Net_35/clock_0
Path slack     : 9990105p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6385
-------------------------------------   ---- 
End-of-path arrival time (ps)           6385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  9989371  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  9989371  RISE       1
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  9989371  RISE       1
Net_35/main_1                                     macrocell100    2635   6385  9990105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_35/clock_0                                             macrocell100        0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:runmode_enable\/q
Path End       : Net_35/main_0
Capture Clock  : Net_35/clock_0
Path slack     : 9991159p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell95         0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:runmode_enable\/q  macrocell95    1250   1250  9984912  RISE       1
Net_35/main_0                               macrocell100   4081   5331  9991159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_35/clock_0                                             macrocell100        0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:disable_run_i\/q
Path End       : \color_sensor_counter:CounterUDB:disable_run_i\/main_1
Capture Clock  : \color_sensor_counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 9991228p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5262
-------------------------------------   ---- 
End-of-path arrival time (ps)           5262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/clock_0    macrocell102        0      0  RISE       1

Data path
pin name                                                model name    delay     AT    slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:disable_run_i\/q       macrocell102   1250   1250  9972488  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/main_1  macrocell102   4012   5262  9991228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/clock_0    macrocell102        0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:prevCompare1\/q
Path End       : \color_sensor_pwm:PWMUDB:status_0\/main_0
Capture Clock  : \color_sensor_pwm:PWMUDB:status_0\/clock_0
Path slack     : 9992345p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:prevCompare1\/clock_0             macrocell97         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:prevCompare1\/q   macrocell97   1250   1250  9992345  RISE       1
\color_sensor_pwm:PWMUDB:status_0\/main_0  macrocell98   2895   4145  9992345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:status_0\/clock_0                 macrocell98         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \color_sensor_pwm:PWMUDB:runmode_enable\/main_0
Capture Clock  : \color_sensor_pwm:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992351p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4139
-------------------------------------   ---- 
End-of-path arrival time (ps)           4139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:genblk1:ctrlreg\/clock            controlcell3        0      0  RISE       1

Data path
pin name                                             model name    delay     AT    slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  9992351  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/main_0      macrocell95    2929   4139  9992351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell95         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \color_sensor_pwm:PWMUDB:trig_disable\/main_0
Capture Clock  : \color_sensor_pwm:PWMUDB:trig_disable\/clock_0
Path slack     : 9992351p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4139
-------------------------------------   ---- 
End-of-path arrival time (ps)           4139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:genblk1:ctrlreg\/clock            controlcell3        0      0  RISE       1

Data path
pin name                                             model name    delay     AT    slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  9992351  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/main_0        macrocell96    2929   4139  9992351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/clock_0             macrocell96         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:runmode_enable\/q
Path End       : \color_sensor_pwm:PWMUDB:runmode_enable\/main_1
Capture Clock  : \color_sensor_pwm:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992617p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell95         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:runmode_enable\/q       macrocell95   1250   1250  9984912  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/main_1  macrocell95   2623   3873  9992617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell95         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:runmode_enable\/q
Path End       : \color_sensor_pwm:PWMUDB:trig_disable\/main_1
Capture Clock  : \color_sensor_pwm:PWMUDB:trig_disable\/clock_0
Path slack     : 9992617p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell95         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:runmode_enable\/q     macrocell95   1250   1250  9984912  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/main_1  macrocell96   2623   3873  9992617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/clock_0             macrocell96         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:trig_disable\/q
Path End       : \color_sensor_pwm:PWMUDB:runmode_enable\/main_3
Capture Clock  : \color_sensor_pwm:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992926p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/clock_0             macrocell96         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:trig_disable\/q         macrocell96   1250   1250  9992926  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/main_3  macrocell95   2314   3564  9992926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:runmode_enable\/clock_0           macrocell95         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:trig_disable\/q
Path End       : \color_sensor_pwm:PWMUDB:trig_disable\/main_3
Capture Clock  : \color_sensor_pwm:PWMUDB:trig_disable\/clock_0
Path slack     : 9992926p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/clock_0             macrocell96         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:trig_disable\/q       macrocell96   1250   1250  9992926  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/main_3  macrocell96   2314   3564  9992926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:trig_disable\/clock_0             macrocell96         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_counter:CounterUDB:overflow_reg_i\/q
Path End       : \color_sensor_counter:CounterUDB:disable_run_i\/main_3
Capture Clock  : \color_sensor_counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 9992993p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:overflow_reg_i\/clock_0   macrocell103        0      0  RISE       1

Data path
pin name                                                model name    delay     AT    slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\color_sensor_counter:CounterUDB:overflow_reg_i\/q      macrocell103   1250   1250  9989046  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/main_3  macrocell102   2247   3497  9992993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_counter:CounterUDB:disable_run_i\/clock_0    macrocell102        0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \color_sensor_pwm:PWMUDB:status_0\/q
Path End       : \color_sensor_pwm:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \color_sensor_pwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995319p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (color_sensor_clk:R#1 vs. color_sensor_clk:R#2)   10000000
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:status_0\/clock_0                 macrocell98         0      0  RISE       1

Data path
pin name                                           model name    delay     AT    slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -------  ----  ------
\color_sensor_pwm:PWMUDB:status_0\/q               macrocell98    1250   1250  9995319  RISE       1
\color_sensor_pwm:PWMUDB:genblk8:stsreg\/status_0  statusicell7   2931   4181  9995319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\color_sensor_pwm:PWMUDB:genblk8:stsreg\/clock             statusicell7        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6483/q
Path End       : Net_6464/main_1
Capture Clock  : Net_6464/clock_0
Path slack     : 12499989545p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ir_clk:R#1 vs. ir_clk:R#2)   12500000000
- Setup time                                       -3510
------------------------------------------   ----------- 
End-of-path required time (ps)               12499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6945
-------------------------------------   ---- 
End-of-path arrival time (ps)           6945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_6483/clock_0                                           macrocell135        0      0  RISE       1

Data path
pin name         model name    delay     AT        slack  edge  Fanout
---------------  ------------  -----  -----  -----------  ----  ------
Net_6483/q       macrocell135   1250   1250  12499989545  RISE       1
Net_6464/main_1  macrocell134   5695   6945  12499989545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_6464/clock_0                                           macrocell134        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6483/q
Path End       : \ir_l_debouncer:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \ir_l_debouncer:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 12499989545p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ir_clk:R#1 vs. ir_clk:R#2)   12500000000
- Setup time                                       -3510
------------------------------------------   ----------- 
End-of-path required time (ps)               12499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6945
-------------------------------------   ---- 
End-of-path arrival time (ps)           6945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_6483/clock_0                                           macrocell135        0      0  RISE       1

Data path
pin name                                       model name    delay     AT        slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----------  ----  ------
Net_6483/q                                     macrocell135   1250   1250  12499989545  RISE       1
\ir_l_debouncer:DEBOUNCER[0]:d_sync_1\/main_0  macrocell136   5695   6945  12499989545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ir_l_debouncer:DEBOUNCER[0]:d_sync_1\/clock_0             macrocell136        0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6510/q
Path End       : Net_6472/main_1
Capture Clock  : Net_6472/clock_0
Path slack     : 12499991458p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ir_clk:R#1 vs. ir_clk:R#2)   12500000000
- Setup time                                       -3510
------------------------------------------   ----------- 
End-of-path required time (ps)               12499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5032
-------------------------------------   ---- 
End-of-path arrival time (ps)           5032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_6510/clock_0                                           macrocell138        0      0  RISE       1

Data path
pin name         model name    delay     AT        slack  edge  Fanout
---------------  ------------  -----  -----  -----------  ----  ------
Net_6510/q       macrocell138   1250   1250  12499991458  RISE       1
Net_6472/main_1  macrocell137   3782   5032  12499991458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_6472/clock_0                                           macrocell137        0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6510/q
Path End       : \ir_r_debouncer:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \ir_r_debouncer:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 12499991458p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ir_clk:R#1 vs. ir_clk:R#2)   12500000000
- Setup time                                       -3510
------------------------------------------   ----------- 
End-of-path required time (ps)               12499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5032
-------------------------------------   ---- 
End-of-path arrival time (ps)           5032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_6510/clock_0                                           macrocell138        0      0  RISE       1

Data path
pin name                                       model name    delay     AT        slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----------  ----  ------
Net_6510/q                                     macrocell138   1250   1250  12499991458  RISE       1
\ir_r_debouncer:DEBOUNCER[0]:d_sync_1\/main_0  macrocell139   3782   5032  12499991458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ir_r_debouncer:DEBOUNCER[0]:d_sync_1\/clock_0             macrocell139        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6521/q
Path End       : Net_6478/main_1
Capture Clock  : Net_6478/clock_0
Path slack     : 12499992466p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ir_clk:R#1 vs. ir_clk:R#2)   12500000000
- Setup time                                       -3510
------------------------------------------   ----------- 
End-of-path required time (ps)               12499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_6521/clock_0                                           macrocell141        0      0  RISE       1

Data path
pin name         model name    delay     AT        slack  edge  Fanout
---------------  ------------  -----  -----  -----------  ----  ------
Net_6521/q       macrocell141   1250   1250  12499992466  RISE       1
Net_6478/main_1  macrocell140   2774   4024  12499992466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_6478/clock_0                                           macrocell140        0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6521/q
Path End       : \ir_side_debouncer:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \ir_side_debouncer:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 12499992466p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ir_clk:R#1 vs. ir_clk:R#2)   12500000000
- Setup time                                       -3510
------------------------------------------   ----------- 
End-of-path required time (ps)               12499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_6521/clock_0                                           macrocell141        0      0  RISE       1

Data path
pin name                                          model name    delay     AT        slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----------  ----  ------
Net_6521/q                                        macrocell141   1250   1250  12499992466  RISE       1
\ir_side_debouncer:DEBOUNCER[0]:d_sync_1\/main_0  macrocell142   2774   4024  12499992466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ir_side_debouncer:DEBOUNCER[0]:d_sync_1\/clock_0          macrocell142        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ir_side_debouncer:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_6478/main_0
Capture Clock  : Net_6478/clock_0
Path slack     : 12499992939p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ir_clk:R#1 vs. ir_clk:R#2)   12500000000
- Setup time                                       -3510
------------------------------------------   ----------- 
End-of-path required time (ps)               12499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ir_side_debouncer:DEBOUNCER[0]:d_sync_1\/clock_0          macrocell142        0      0  RISE       1

Data path
pin name                                     model name    delay     AT        slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----------  ----  ------
\ir_side_debouncer:DEBOUNCER[0]:d_sync_1\/q  macrocell142   1250   1250  12499992939  RISE       1
Net_6478/main_0                              macrocell140   2301   3551  12499992939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_6478/clock_0                                           macrocell140        0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ir_r_debouncer:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_6472/main_0
Capture Clock  : Net_6472/clock_0
Path slack     : 12499992945p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ir_clk:R#1 vs. ir_clk:R#2)   12500000000
- Setup time                                       -3510
------------------------------------------   ----------- 
End-of-path required time (ps)               12499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ir_r_debouncer:DEBOUNCER[0]:d_sync_1\/clock_0             macrocell139        0      0  RISE       1

Data path
pin name                                  model name    delay     AT        slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----------  ----  ------
\ir_r_debouncer:DEBOUNCER[0]:d_sync_1\/q  macrocell139   1250   1250  12499992945  RISE       1
Net_6472/main_0                           macrocell137   2295   3545  12499992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_6472/clock_0                                           macrocell137        0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ir_l_debouncer:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_6464/main_0
Capture Clock  : Net_6464/clock_0
Path slack     : 12499992950p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ir_clk:R#1 vs. ir_clk:R#2)   12500000000
- Setup time                                       -3510
------------------------------------------   ----------- 
End-of-path required time (ps)               12499996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ir_l_debouncer:DEBOUNCER[0]:d_sync_1\/clock_0             macrocell136        0      0  RISE       1

Data path
pin name                                  model name    delay     AT        slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----------  ----  ------
\ir_l_debouncer:DEBOUNCER[0]:d_sync_1\/q  macrocell136   1250   1250  12499992950  RISE       1
Net_6464/main_0                           macrocell134   2290   3540  12499992950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_6464/clock_0                                           macrocell134        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

