INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Vivado_Udemy/Design Flow Part 1/project_1/project_1.sim/sim_1/synth/func/xsim/project1_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project1
INFO: [VRFC 10-311] analyzing module glbl
