

================================================================
== Vivado HLS Report for 'inverse_top'
================================================================
* Date:           Sat Aug 15 11:40:44 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Inversion_LUP1
* Solution:       No_directive
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.434|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |   78|  1365|   78|  1365|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |                        |             |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module   | min | max | min | max |   Type  |
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |grp_lup_fu_110          |lup          |   60|  657|   60|  657|   none  |
        |grp_Upper_inv_fu_120    |Upper_inv    |  159|  363|  159|  363|   none  |
        |grp_Lower_inv_fu_126    |Lower_inv    |   25|  304|   25|  304|   none  |
        |grp_matrix_mult_fu_132  |matrix_mult  |  295|  295|  295|  295|   none  |
        |grp_final_perm_fu_139   |final_perm   |   43|   43|   43|   43|   none  |
        +------------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   15|   15|         5|          -|          -|     3|    no    |
        | + Loop 1.1  |    3|    3|         1|          -|          -|     3|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 9 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 
9 --> 10 8 
10 --> 10 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 11 [1/1] (2.32ns)   --->   "%L = alloca [9 x float], align 4" [Inversion_LUP1/inverse.cpp:235]   --->   Operation 11 'alloca' 'L' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 12 [1/1] (2.32ns)   --->   "%U = alloca [9 x float], align 4" [Inversion_LUP1/inverse.cpp:235]   --->   Operation 12 'alloca' 'U' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 13 [1/1] (2.32ns)   --->   "%L_inv = alloca [9 x float], align 4" [Inversion_LUP1/inverse.cpp:236]   --->   Operation 13 'alloca' 'L_inv' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 14 [1/1] (2.32ns)   --->   "%U_inv = alloca [9 x float], align 4" [Inversion_LUP1/inverse.cpp:236]   --->   Operation 14 'alloca' 'U_inv' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 15 [1/1] (2.32ns)   --->   "%UL_inv = alloca [9 x float], align 4" [Inversion_LUP1/inverse.cpp:236]   --->   Operation 15 'alloca' 'UL_inv' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 16 [2/2] (0.00ns)   --->   "%lup_ret1 = call fastcc { i1, float, float, float } @lup([9 x float]* %A, [9 x float]* %L, [9 x float]* %U) nounwind" [Inversion_LUP1/inverse.cpp:240]   --->   Operation 16 'call' 'lup_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x float]* %A) nounwind, !map !26"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x float]* %A_inv) nounwind, !map !32"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !36"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @inverse_top_str) nounwind"   --->   Operation 20 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (0.00ns)   --->   "%lup_ret1 = call fastcc { i1, float, float, float } @lup([9 x float]* %A, [9 x float]* %L, [9 x float]* %U) nounwind" [Inversion_LUP1/inverse.cpp:240]   --->   Operation 21 'call' 'lup_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%singular = extractvalue { i1, float, float, float } %lup_ret1, 0" [Inversion_LUP1/inverse.cpp:240]   --->   Operation 22 'extractvalue' 'singular' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%P_0 = extractvalue { i1, float, float, float } %lup_ret1, 1" [Inversion_LUP1/inverse.cpp:240]   --->   Operation 23 'extractvalue' 'P_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%P_1 = extractvalue { i1, float, float, float } %lup_ret1, 2" [Inversion_LUP1/inverse.cpp:240]   --->   Operation 24 'extractvalue' 'P_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%P_2 = extractvalue { i1, float, float, float } %lup_ret1, 3" [Inversion_LUP1/inverse.cpp:240]   --->   Operation 25 'extractvalue' 'P_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %singular, label %.preheader1.preheader, label %2" [Inversion_LUP1/inverse.cpp:242]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %.preheader1" [Inversion_LUP1/inverse.cpp:244]   --->   Operation 27 'br' <Predicate = (singular)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (0.00ns)   --->   "call fastcc void @Lower_inv([9 x float]* %L, [9 x float]* %L_inv) nounwind" [Inversion_LUP1/inverse.cpp:253]   --->   Operation 28 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 29 [2/2] (0.00ns)   --->   "call fastcc void @Upper_inv([9 x float]* %U, [9 x float]* %U_inv) nounwind" [Inversion_LUP1/inverse.cpp:254]   --->   Operation 29 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 30 [1/2] (0.00ns)   --->   "call fastcc void @Lower_inv([9 x float]* %L, [9 x float]* %L_inv) nounwind" [Inversion_LUP1/inverse.cpp:253]   --->   Operation 30 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 31 [1/2] (0.00ns)   --->   "call fastcc void @Upper_inv([9 x float]* %U, [9 x float]* %U_inv) nounwind" [Inversion_LUP1/inverse.cpp:254]   --->   Operation 31 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 32 [2/2] (0.00ns)   --->   "call fastcc void @matrix_mult([9 x float]* %U_inv, [9 x float]* %L_inv, [9 x float]* %UL_inv) nounwind" [Inversion_LUP1/inverse.cpp:255]   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 33 [1/2] (0.00ns)   --->   "call fastcc void @matrix_mult([9 x float]* %U_inv, [9 x float]* %L_inv, [9 x float]* %UL_inv) nounwind" [Inversion_LUP1/inverse.cpp:255]   --->   Operation 33 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 34 [2/2] (0.00ns)   --->   "call fastcc void @final_perm([9 x float]* %UL_inv, float %P_0, float %P_1, float %P_2, [9 x float]* %A_inv) nounwind" [Inversion_LUP1/inverse.cpp:256]   --->   Operation 34 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.76>
ST_8 : Operation 35 [1/2] (0.00ns)   --->   "call fastcc void @final_perm([9 x float]* %UL_inv, float %P_0, float %P_1, float %P_2, [9 x float]* %A_inv) nounwind" [Inversion_LUP1/inverse.cpp:256]   --->   Operation 35 'call' <Predicate = (!singular)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 36 [1/1] (1.76ns)   --->   "br label %.loopexit" [Inversion_LUP1/inverse.cpp:301]   --->   Operation 36 'br' <Predicate = (!singular)> <Delay = 1.76>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%p_0 = phi i1 [ false, %2 ], [ true, %.loopexit.loopexit ]"   --->   Operation 37 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "ret i1 %p_0" [Inversion_LUP1/inverse.cpp:302]   --->   Operation 38 'ret' <Predicate = true> <Delay = 0.00>

State 9 <SV = 2> <Delay = 1.76>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ %i, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]"   --->   Operation 39 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 40 [1/1] (0.95ns)   --->   "%icmp_ln244 = icmp eq i2 %i_0, -1" [Inversion_LUP1/inverse.cpp:244]   --->   Operation 40 'icmp' 'icmp_ln244' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 41 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (1.56ns)   --->   "%i = add i2 %i_0, 1" [Inversion_LUP1/inverse.cpp:244]   --->   Operation 42 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln244, label %.loopexit.loopexit, label %.preheader.preheader" [Inversion_LUP1/inverse.cpp:244]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i2 %i_0 to i5" [Inversion_LUP1/inverse.cpp:247]   --->   Operation 44 'zext' 'zext_ln247' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_0, i2 0)" [Inversion_LUP1/inverse.cpp:247]   --->   Operation 45 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln247_1 = zext i4 %tmp to i5" [Inversion_LUP1/inverse.cpp:247]   --->   Operation 46 'zext' 'zext_ln247_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_9 : Operation 47 [1/1] (1.73ns)   --->   "%sub_ln247 = sub i5 %zext_ln247_1, %zext_ln247" [Inversion_LUP1/inverse.cpp:247]   --->   Operation 47 'sub' 'sub_ln247' <Predicate = (!icmp_ln244)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 48 [1/1] (1.76ns)   --->   "br label %.preheader" [Inversion_LUP1/inverse.cpp:246]   --->   Operation 48 'br' <Predicate = (!icmp_ln244)> <Delay = 1.76>
ST_9 : Operation 49 [1/1] (1.76ns)   --->   "br label %.loopexit"   --->   Operation 49 'br' <Predicate = (icmp_ln244)> <Delay = 1.76>

State 10 <SV = 3> <Delay = 4.10>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ %j, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 50 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.95ns)   --->   "%icmp_ln246 = icmp eq i2 %j_0, -1" [Inversion_LUP1/inverse.cpp:246]   --->   Operation 51 'icmp' 'icmp_ln246' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 52 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (1.56ns)   --->   "%j = add i2 %j_0, 1" [Inversion_LUP1/inverse.cpp:246]   --->   Operation 53 'add' 'j' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln246, label %.preheader1.loopexit, label %1" [Inversion_LUP1/inverse.cpp:246]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln247_2 = zext i2 %j_0 to i5" [Inversion_LUP1/inverse.cpp:247]   --->   Operation 55 'zext' 'zext_ln247_2' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (1.78ns)   --->   "%add_ln247 = add i5 %sub_ln247, %zext_ln247_2" [Inversion_LUP1/inverse.cpp:247]   --->   Operation 56 'add' 'add_ln247' <Predicate = (!icmp_ln246)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln247 = sext i5 %add_ln247 to i64" [Inversion_LUP1/inverse.cpp:247]   --->   Operation 57 'sext' 'sext_ln247' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%A_inv_addr = getelementptr [9 x float]* %A_inv, i64 0, i64 %sext_ln247" [Inversion_LUP1/inverse.cpp:247]   --->   Operation 58 'getelementptr' 'A_inv_addr' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %A_inv_addr, align 4" [Inversion_LUP1/inverse.cpp:247]   --->   Operation 59 'store' <Predicate = (!icmp_ln246)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "br label %.preheader" [Inversion_LUP1/inverse.cpp:246]   --->   Operation 60 'br' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 61 'br' <Predicate = (icmp_ln246)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ A_inv]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
L                     (alloca           ) [ 00111000000]
U                     (alloca           ) [ 00111000000]
L_inv                 (alloca           ) [ 00111110000]
U_inv                 (alloca           ) [ 00111110000]
UL_inv                (alloca           ) [ 00111111111]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000]
spectopmodule_ln0     (spectopmodule    ) [ 00000000000]
lup_ret1              (call             ) [ 00000000000]
singular              (extractvalue     ) [ 00111111111]
P_0                   (extractvalue     ) [ 00011111111]
P_1                   (extractvalue     ) [ 00011111111]
P_2                   (extractvalue     ) [ 00011111111]
br_ln242              (br               ) [ 00000000000]
br_ln244              (br               ) [ 00100000011]
call_ln253            (call             ) [ 00000000000]
call_ln254            (call             ) [ 00000000000]
call_ln255            (call             ) [ 00000000000]
call_ln256            (call             ) [ 00000000000]
br_ln301              (br               ) [ 00000000000]
p_0                   (phi              ) [ 00000000100]
ret_ln302             (ret              ) [ 00000000000]
i_0                   (phi              ) [ 00000000010]
icmp_ln244            (icmp             ) [ 00000000011]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
i                     (add              ) [ 00100000011]
br_ln244              (br               ) [ 00000000000]
zext_ln247            (zext             ) [ 00000000000]
tmp                   (bitconcatenate   ) [ 00000000000]
zext_ln247_1          (zext             ) [ 00000000000]
sub_ln247             (sub              ) [ 00000000001]
br_ln246              (br               ) [ 00000000011]
br_ln0                (br               ) [ 00000000111]
j_0                   (phi              ) [ 00000000001]
icmp_ln246            (icmp             ) [ 00000000011]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
j                     (add              ) [ 00000000011]
br_ln246              (br               ) [ 00000000000]
zext_ln247_2          (zext             ) [ 00000000000]
add_ln247             (add              ) [ 00000000000]
sext_ln247            (sext             ) [ 00000000000]
A_inv_addr            (getelementptr    ) [ 00000000000]
store_ln247           (store            ) [ 00000000000]
br_ln246              (br               ) [ 00000000011]
br_ln0                (br               ) [ 00100000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_inv">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_inv"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lup"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inverse_top_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Lower_inv"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Upper_inv"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_mult"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_perm"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="L_alloca_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="L/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="U_alloca_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="U/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="L_inv_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="L_inv/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="U_inv_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="U_inv/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="UL_inv_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="UL_inv/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="A_inv_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="5" slack="0"/>
<pin id="66" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_inv_addr/10 "/>
</bind>
</comp>

<comp id="69" class="1004" name="store_ln247_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="4" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="0"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln247/10 "/>
</bind>
</comp>

<comp id="76" class="1005" name="p_0_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="5"/>
<pin id="78" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_0_phi_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="1" slack="5"/>
<pin id="84" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/8 "/>
</bind>
</comp>

<comp id="88" class="1005" name="i_0_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="2" slack="1"/>
<pin id="90" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_0_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="2" slack="0"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="1" slack="1"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/9 "/>
</bind>
</comp>

<comp id="99" class="1005" name="j_0_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="2" slack="1"/>
<pin id="101" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="j_0_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="2" slack="0"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="1" slack="1"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/10 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_lup_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="97" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="32" slack="0"/>
<pin id="114" dir="0" index="3" bw="32" slack="0"/>
<pin id="115" dir="1" index="4" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="lup_ret1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_Upper_inv_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln254/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_Lower_inv_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln253/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_matrix_mult_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln255/5 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_final_perm_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="32" slack="5"/>
<pin id="143" dir="0" index="3" bw="32" slack="5"/>
<pin id="144" dir="0" index="4" bw="32" slack="5"/>
<pin id="145" dir="0" index="5" bw="32" slack="0"/>
<pin id="146" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln256/7 "/>
</bind>
</comp>

<comp id="149" class="1004" name="singular_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="97" slack="0"/>
<pin id="151" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="singular/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="P_0_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="97" slack="0"/>
<pin id="155" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="P_0/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="P_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="97" slack="0"/>
<pin id="159" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="P_1/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="P_2_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="97" slack="0"/>
<pin id="163" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="P_2/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln244_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="2" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln244/9 "/>
</bind>
</comp>

<comp id="171" class="1004" name="i_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/9 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln247_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="2" slack="0"/>
<pin id="179" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247/9 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="2" slack="0"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln247_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="0"/>
<pin id="191" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247_1/9 "/>
</bind>
</comp>

<comp id="193" class="1004" name="sub_ln247_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="0" index="1" bw="2" slack="0"/>
<pin id="196" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln247/9 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln246_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="2" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln246/10 "/>
</bind>
</comp>

<comp id="205" class="1004" name="j_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="2" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/10 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln247_2_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="2" slack="0"/>
<pin id="213" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247_2/10 "/>
</bind>
</comp>

<comp id="215" class="1004" name="add_ln247_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="1"/>
<pin id="217" dir="0" index="1" bw="2" slack="0"/>
<pin id="218" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln247/10 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sext_ln247_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="0"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln247/10 "/>
</bind>
</comp>

<comp id="225" class="1005" name="singular_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="6"/>
<pin id="227" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="singular "/>
</bind>
</comp>

<comp id="229" class="1005" name="P_0_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="5"/>
<pin id="231" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="P_0 "/>
</bind>
</comp>

<comp id="234" class="1005" name="P_1_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="5"/>
<pin id="236" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="P_1 "/>
</bind>
</comp>

<comp id="239" class="1005" name="P_2_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="5"/>
<pin id="241" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="P_2 "/>
</bind>
</comp>

<comp id="247" class="1005" name="i_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="2" slack="0"/>
<pin id="249" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="252" class="1005" name="sub_ln247_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="1"/>
<pin id="254" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln247 "/>
</bind>
</comp>

<comp id="260" class="1005" name="j_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="2" slack="0"/>
<pin id="262" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="38" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="40" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="75"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="76" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="91"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="118"><net_src comp="42" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="119"><net_src comp="46" pin="1"/><net_sink comp="110" pin=3"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="147"><net_src comp="22" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="139" pin=5"/></net>

<net id="152"><net_src comp="110" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="110" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="110" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="110" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="92" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="92" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="92" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="36" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="92" pin="4"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="26" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="192"><net_src comp="181" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="177" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="103" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="28" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="103" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="34" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="103" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="211" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="223"><net_src comp="215" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="228"><net_src comp="149" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="153" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="237"><net_src comp="157" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="139" pin=3"/></net>

<net id="242"><net_src comp="161" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="139" pin=4"/></net>

<net id="250"><net_src comp="171" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="255"><net_src comp="193" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="263"><net_src comp="205" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="103" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {1 2 }
	Port: A_inv | {7 8 10 }
 - Input state : 
	Port: inverse_top : A | {1 2 }
  - Chain level:
	State 1
		lup_ret1 : 1
	State 2
		singular : 1
		P_0 : 1
		P_1 : 1
		P_2 : 1
		br_ln242 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		p_0 : 1
		ret_ln302 : 2
	State 9
		icmp_ln244 : 1
		i : 1
		br_ln244 : 2
		zext_ln247 : 1
		tmp : 1
		zext_ln247_1 : 2
		sub_ln247 : 3
	State 10
		icmp_ln246 : 1
		j : 1
		br_ln246 : 2
		zext_ln247_2 : 1
		add_ln247 : 2
		sext_ln247 : 3
		A_inv_addr : 4
		store_ln247 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|
|          |     grp_lup_fu_110     |    5    | 34.4738 |   3507  |   5397  |
|          |  grp_Upper_inv_fu_120  |    5    | 16.2413 |   1548  |   2094  |
|   call   |  grp_Lower_inv_fu_126  |    5    | 14.3808 |   1469  |   2022  |
|          | grp_matrix_mult_fu_132 |    5    |  8.845  |   542   |   869   |
|          |  grp_final_perm_fu_139 |    0    |  5.307  |   220   |   371   |
|----------|------------------------|---------|---------|---------|---------|
|          |        i_fu_171        |    0    |    0    |    0    |    10   |
|    add   |        j_fu_205        |    0    |    0    |    0    |    10   |
|          |    add_ln247_fu_215    |    0    |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|---------|
|   icmp   |    icmp_ln244_fu_165   |    0    |    0    |    0    |    8    |
|          |    icmp_ln246_fu_199   |    0    |    0    |    0    |    8    |
|----------|------------------------|---------|---------|---------|---------|
|    sub   |    sub_ln247_fu_193    |    0    |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|---------|
|          |     singular_fu_149    |    0    |    0    |    0    |    0    |
|extractvalue|       P_0_fu_153       |    0    |    0    |    0    |    0    |
|          |       P_1_fu_157       |    0    |    0    |    0    |    0    |
|          |       P_2_fu_161       |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |    zext_ln247_fu_177   |    0    |    0    |    0    |    0    |
|   zext   |   zext_ln247_1_fu_189  |    0    |    0    |    0    |    0    |
|          |   zext_ln247_2_fu_211  |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|bitconcatenate|       tmp_fu_181       |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   sext   |    sext_ln247_fu_220   |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   Total  |                        |    20   | 79.2478 |   7286  |  10817  |
|----------|------------------------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|   L  |    0   |   64   |    5   |    0   |
| L_inv|    0   |   64   |    5   |    0   |
|   U  |    0   |   64   |    5   |    0   |
|UL_inv|    0   |   64   |    5   |    0   |
| U_inv|    0   |   64   |    5   |    0   |
+------+--------+--------+--------+--------+
| Total|    0   |   320  |   25   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|   P_0_reg_229   |   32   |
|   P_1_reg_234   |   32   |
|   P_2_reg_239   |   32   |
|    i_0_reg_88   |    2   |
|    i_reg_247    |    2   |
|    j_0_reg_99   |    2   |
|    j_reg_260    |    2   |
|    p_0_reg_76   |    1   |
| singular_reg_225|    1   |
|sub_ln247_reg_252|    5   |
+-----------------+--------+
|      Total      |   111  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   20   |   79   |  7286  |  10817 |    -   |
|   Memory  |    0   |    -   |    -   |   320  |   25   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   111  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   20   |   79   |  7717  |  10842 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
