#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Apr 15 21:26:44 2021
# Process ID: 21752
# Current directory: F:/Desk/Success Vivado/Verilog兴趣小组/RandomX_normal
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11476 F:\Desk\Success Vivado\Verilog兴趣小组\RandomX_normal\RandomX_normal.xpr
# Log file: F:/Desk/Success Vivado/Verilog兴趣小组/RandomX_normal/vivado.log
# Journal file: F:/Desk/Success Vivado/Verilog兴趣小组/RandomX_normal\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/Desk/Success Vivado/Verilog兴趣小组/RandomX_normal/RandomX_normal.xpr}
INFO: [Project 1-313] Project file moved from 'F:/Desk/RandomX_normal' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/Desk/Success Vivado/Verilog兴趣小组/OExp02-IP2SOC/coe/D_mem.coe', nor could it be found using path 'F:/Desk/OExp02-IP2SOC/coe/D_mem.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xlinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 870.969 ; gain = 109.934
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{F:/Desk/Success Vivado/Verilog兴趣小组/RandomX_normal/RandomX_normal.srcs/sources_1/new/G.v}}] -no_script -reset -force -quiet
remove_files  {{F:/Desk/Success Vivado/Verilog兴趣小组/RandomX_normal/RandomX_normal.srcs/sources_1/new/G.v}}
file delete -force {F:/Desk/Success Vivado/Verilog兴趣小组/RandomX_normal/RandomX_normal.srcs/sources_1/new/G.v}
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desk/Success Vivado/Verilog兴趣小组/RandomX_normal/RandomX_normal.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xlinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/Desk/Success Vivado/Verilog兴趣小组/RandomX_normal/RandomX_normal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'randomx_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/Desk/Success Vivado/Verilog兴趣小组/RandomX_normal/RandomX_normal.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'F:/Desk/Success Vivado/Verilog兴趣小组/RandomX_normal/RandomX_normal.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'F:/Desk/Success Vivado/Verilog兴趣小组/RandomX_normal/RandomX_normal.sim/sim_1/behav/xsim/RandomX_Rom.mif'
INFO: [SIM-utils-43] Exported 'F:/Desk/Success Vivado/Verilog兴趣小组/RandomX_normal/RandomX_normal.sim/sim_1/behav/xsim/RandomX.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desk/Success Vivado/Verilog兴趣小组/RandomX_normal/RandomX_normal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj randomx_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/Verilog兴趣小组/RandomX_normal/RandomX_normal.srcs/sources_1/ip/RandomX_Rom/sim/RandomX_Rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RandomX_Rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/Verilog兴趣小组/RandomX_normal/RandomX_normal.srcs/sources_1/new/RandomX_normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RandomX_normal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/Verilog兴趣小组/RandomX_normal/RandomX_normal.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/Verilog兴趣小组/RandomX_normal/RandomX_normal.srcs/sim_1/new/randomx_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randomx_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desk/Success Vivado/Verilog兴趣小组/RandomX_normal/RandomX_normal.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desk/Success Vivado/Verilog兴趣小组/RandomX_normal/RandomX_normal.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d0d2704a753c4fe3a71f0b4741e158cb --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot randomx_sim_behav xil_defaultlib.randomx_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="k...
Compiling module xil_defaultlib.RandomX_Rom
Compiling module xil_defaultlib.RandomX_normal
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.randomx_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot randomx_sim_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source F:/Desk/Success -notrace
couldn't read file "F:/Desk/Success": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 15 21:29:36 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Desk/Success Vivado/Verilog兴趣小组/RandomX_normal/RandomX_normal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "randomx_sim_behav -key {Behavioral:sim_1:Functional:randomx_sim} -tclbatch {randomx_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source randomx_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'randomx_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1003.613 ; gain = 0.000
