# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 530 6.4e-05 4096 0.015 6130 250880 235.707 96.1492 10007.3 2868.25 13207.8 13208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 530 6.4e-05 4096 0.015 6130 251136 236.426 96.4646 11890.3 2845.27 15068.8 15069.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 530 6.4e-05 4096 0.015 6130 250880 235.791 96.3974 12334.6 2871.26 15538.4 15538.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 530 6.4e-05 4096 0.015 6130 250368 235.408 96.2876 11484.3 2844.54 14660.9 14661.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 530 6.4e-05 4096 0.015 6130 251200 236.418 96.533 11629.7 2843.81 14806.8 14807.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 530 6.4e-05 4096 0.015 6130 249088 235.879 96.2384 11792.5 2840.77 14965.7 14966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 530 6.4e-05 4096 0.015 6130 249600 236.608 96.4737 11933 2846.62 15113 15113.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 530 6.4e-05 4096 0.015 6130 249856 235.146 96.1435 11535.2 2838.28 14705.1 14705.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 530 6.4e-05 4096 0.015 6130 248832 237.35 96.8202 11647.1 2853.17 14834.8 14835.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 530 6.4e-05 4096 0.015 6130 249600 237.418 96.9986 12509.8 2853.57 15698.2 15698.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 530 6.4e-05 4096 0.015 6130 249856 235.17 96.1372 14479.2 2836.86 17647.7 17648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 530 6.4e-05 4096 0.015 6135 251392 234.978 96.0435 10159.8 2837.27 13328.5 13328.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 530 6.4e-05 4096 0.015 6135 251520 236.346 96.2729 10264.1 2843.3 13440.4 13440.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 530 6.4e-05 4096 0.015 6135 251136 235.353 96.2563 10216.9 2843.27 13392.1 13392.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 530 6.4e-05 4096 0.015 6135 250880 236.221 96.1556 10385.2 2836.68 13554.6 13554.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 530 6.4e-05 4096 0.015 6135 250880 235.597 96.1269 10305.1 2840.84 13478 13478.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 530 6.4e-05 4096 0.015 6135 251136 236.262 96.4614 12022.4 2846.04 15201.5 15201.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 530 6.4e-05 4096 0.015 6135 250880 235.733 96.3747 11705.7 2845.37 14883.5 14883.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 530 6.4e-05 4096 0.015 6135 250368 235.315 96.2948 12438.1 2846.29 15616.4 15616.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 530 6.4e-05 4096 0.015 6135 251200 236.225 96.5386 12371.8 2844.18 15549.1 15549.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 530 6.4e-05 4096 0.015 6135 249088 235.784 96.2321 12388.9 2837.18 15558.4 15558.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 530 6.4e-05 4096 0.015 6135 249600 236.503 96.4577 12266.1 2845.08 15444.5 15444.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 530 6.4e-05 4096 0.015 6135 249856 235.07 96.1441 11752.4 2835.57 14919.6 14919.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 530 6.4e-05 4096 0.015 6135 248832 237.238 96.8101 13542.8 2853.17 16730.4 16730.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 530 6.4e-05 4096 0.015 6135 249600 237.393 96.9997 13837.8 2851.95 17024.5 17024.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 530 6.4e-05 4096 0.015 6135 249856 235.147 96.1695 12524.7 2841.13 15697.5 15697.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 530 6.4e-05 4096 0.015 6140 250368 235.58 96.2721 9539.87 2842.86 12714.9 12715.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 530 6.4e-05 4096 0.015 6140 250880 236.518 96.4664 10731.8 2847.02 13912.2 13912.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 530 6.4e-05 4096 0.015 6140 250368 235.975 96.3899 9969.74 2843.41 13145.9 13146.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 530 6.4e-05 4096 0.015 6140 249984 236.612 96.4504 10099.3 2843.54 13276.3 13276.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 530 6.4e-05 4096 0.015 6140 249856 236.119 96.4364 9909.34 2848.26 13090.5 13090.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 530 6.4e-05 4096 0.015 6140 251136 236.19 96.4465 12571.7 2846.18 15750.9 15751.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 530 6.4e-05 4096 0.015 6140 248832 236.255 96.3521 8651.29 2844.4 11828.6 11828.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 530 6.4e-05 4096 0.015 6140 250880 235.571 96.3784 12200.8 2843.33 15376.5 15376.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 530 6.4e-05 4096 0.015 6140 248320 235.988 96.3065 8400.8 2844.61 11578.1 11578.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 530 6.4e-05 4096 0.015 6140 250368 235.319 96.2795 11438.2 2846.3 14616.4 14616.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 530 6.4e-05 4096 0.015 6140 248832 237.233 96.8099 8085.89 2852.84 11273.1 11273.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 530 6.4e-05 4096 0.015 6140 249600 237.829 96.7307 11803.1 2852.79 14990.8 14991.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 530 6.4e-05 4096 0.015 6140 249600 237.373 97.0237 8289.18 2853.06 11477 11477.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 530 6.4e-05 4096 0.015 6140 249088 235.779 96.2349 14947.7 2839.47 18119.5 18119.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 530 6.4e-05 4096 0.015 6140 247296 234.861 96.2111 9815.29 2828.46 12975.2 12975.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 530 6.4e-05 4096 0.015 6140 249600 236.412 96.4813 14430.8 2848.72 17612.8 17613.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 530 6.4e-05 4096 0.015 6140 245760 237.274 96.3932 9615.33 2845.38 12794.7 12795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 530 6.4e-05 4096 0.015 6140 247808 236.727 96.4209 13949.3 2849.22 17132 17132.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 530 6.4e-05 4096 0.015 6140 245760 238.758 96.7629 9294.14 2858.91 12488.9 12489.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 530 6.4e-05 4096 0.015 6140 248832 237.232 96.8069 12303.1 2854.9 15492.4 15492.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 530 6.4e-05 4096 0.015 6140 245760 236.205 96.6428 8451.5 2838.36 11623.1 11623.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 530 6.4e-05 4096 0.015 6140 249600 237.377 96.9924 12656 2851.43 15842.2 15842.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 530 6.4e-05 4096 0.015 6140 243200 235.011 96.1811 8972.93 2822.25 12126.7 12127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 530 6.4e-05 4096 0.015 6144 251392 234.735 96.1135 9483.58 2838.24 12653 12653.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 530 6.4e-05 4096 0.015 6144 251520 235.756 96.3558 9991.06 2840.36 13163.9 13164.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 530 6.4e-05 4096 0.015 6144 251136 235.199 96.2582 9827.91 2841.66 13001.4 13001.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 530 6.4e-05 4096 0.015 6144 250368 235.339 96.2836 6327.14 2844.23 9503.34 9503.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 530 6.4e-05 4096 0.015 6144 250880 235.542 96.302 11403.2 2836.48 14571.9 14572.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 530 6.4e-05 4096 0.015 6144 249088 235.837 96.2638 7125.82 2839.86 10298.1 10298.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 530 6.4e-05 4096 0.015 6144 250880 235.125 96.3101 10646.1 2844.62 13822.6 13822.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 530 6.4e-05 4096 0.015 6144 249856 234.972 96.1281 6843.86 2838.8 10014.1 10014.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 530 6.4e-05 4096 0.015 6144 251136 236.21 96.4735 12095 2845.43 15273.5 15273.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 530 6.4e-05 4096 0.015 6144 248832 236.151 96.7849 8395.49 2844.63 11573.4 11573.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 530 6.4e-05 4096 0.015 6144 250880 235.604 96.3848 11509.4 2847.86 14689.6 14689.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 530 6.4e-05 4096 0.015 6144 248320 235.918 96.69 8125.39 2844.24 11302.6 11302.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 530 6.4e-05 4096 0.015 6144 250368 235.238 96.2685 14556.8 2845.26 17734 17734.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 530 6.4e-05 4096 0.015 6144 248832 237.199 96.8287 9441.62 2853.21 12629.2 12629.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 530 6.4e-05 4096 0.015 6144 251200 236.135 96.5577 14426.6 2845.17 17604.8 17605.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 530 6.4e-05 4096 0.015 6144 249600 237.352 97.0132 9729.65 2851.51 12915.9 12916.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 530 6.4e-05 4096 0.015 6144 249088 235.763 96.2484 14064.2 2836.84 17233.4 17233.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 530 6.4e-05 4096 0.015 6144 247296 234.855 96.2108 9201.26 2831.02 12363.7 12364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 530 6.4e-05 4096 0.015 6144 249600 236.451 96.499 13597.7 2846.12 16777.1 16777.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 530 6.4e-05 4096 0.015 6144 245760 237.552 96.9085 8611.94 2847.78 11794.5 11794.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 530 6.4e-05 4096 0.015 6144 249856 235.009 96.1684 13008.8 2840.59 16180.9 16181.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 530 6.4e-05 4096 0.015 6144 249856 235.106 96.158 8849.38 2838.97 12020 12020.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 530 6.4e-05 4096 0.015 6125 250880 235.263 96.1105 10635.8 2842.91 13810.4 13810.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 530 6.4e-05 4096 0.015 6125 250880 236.536 96.3727 9560.84 2843.29 12737.4 12737.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 530 6.4e-05 4096 0.015 6125 250880 235.736 96.3727 6169.07 2843.28 9344.79 9345.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 530 6.4e-05 4096 0.015 6125 251136 235.218 96.3107 10196.7 2841.77 13370.3 13370.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 530 6.4e-05 4096 0.015 6125 250368 235.317 96.276 6581.72 2846.33 9759.98 9760.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 530 6.4e-05 4096 0.015 6125 249984 236.421 96.3077 10885.6 2843.67 14062.3 14062.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 530 6.4e-05 4096 0.015 6125 249088 235.776 96.2566 6833.06 2837.48 10002.9 10003.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 530 6.4e-05 4096 0.015 6125 250880 235.333 96.1329 11094.9 2841.63 14268.4 14268.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 530 6.4e-05 4096 0.015 6125 249856 235.004 96.1304 7114.1 2838.05 10283.6 10283.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 530 6.4e-05 4096 0.015 6125 251136 236.191 96.469 12106.7 2846.86 15286.6 15286.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 530 6.4e-05 4096 0.015 6125 248832 236.224 96.3855 8583.92 2844.24 11761.1 11761.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 530 6.4e-05 4096 0.015 6125 250880 235.642 96.3819 11720 2846.09 14898.4 14898.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 530 6.4e-05 4096 0.015 6125 248320 235.962 96.2642 8123.29 2844.35 11300.2 11300.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 530 6.4e-05 4096 0.015 6125 250368 235.213 96.298 14186.6 2845.84 17364.3 17364.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 530 6.4e-05 4096 0.015 6125 248832 237.179 96.8114 9512.73 2852.91 12700 12700.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 530 6.4e-05 4096 0.015 6125 251200 236.136 96.5386 14303.5 2843.91 17480.4 17480.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 530 6.4e-05 4096 0.015 6125 249600 237.389 97.0339 9531.06 2851.44 12717.3 12717.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 530 6.4e-05 4096 0.015 6125 249088 235.75 96.2609 13668.3 2836.97 16837.6 16837.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 530 6.4e-05 4096 0.015 6125 247296 234.815 96.2178 8874.65 2830.76 12036.8 12037.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 530 6.4e-05 4096 0.015 6125 249600 236.442 96.4611 13248.6 2843.69 16425.5 16425.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 530 6.4e-05 4096 0.015 6125 245760 237.249 96.3824 8719.31 2847.57 11900.9 11901.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 530 6.4e-05 4096 0.015 6125 249856 235.008 96.1383 12725.6 2840.03 15897.2 15897.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 530 6.4e-05 4096 0.015 6125 249856 235.144 96.1732 9093.98 2837 12262.6 12262.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 530 6.4e-05 4096 0.015 6144 249344 236.385 96.3756 9280.95 2850.73 12464.8 12465.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 530 6.4e-05 4096 0.015 6144 248832 237.273 96.645 5960.02 2854.57 9148.85 9149.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 530 6.4e-05 4096 0.015 6144 249600 237.446 96.6243 9512.71 2852.16 12699.3 12699.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 530 6.4e-05 4096 0.015 6144 249600 236.771 96.5656 6125.54 2852.63 9311.84 9312.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 530 6.4e-05 4096 0.015 6144 249600 236.348 96.4871 10284 2846.37 13463.5 13463.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 530 6.4e-05 4096 0.015 6144 248832 236.655 96.468 6540.03 2851.31 9724.8 9725.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 530 6.4e-05 4096 0.015 6144 249088 236.915 96.5612 10058.6 2845.09 13237.5 13237.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 530 6.4e-05 4096 0.015 6144 247296 237.068 96.5023 6406.93 2848.41 9589.25 9589.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 530 6.4e-05 4096 0.015 6144 247296 238.986 97.0237 5267.62 2859.06 8463.03 8463.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 530 6.4e-05 4096 0.015 6144 248832 237.185 96.598 9919.33 2851.8 13105.3 13105.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 530 6.4e-05 4096 0.015 6144 247808 236.779 96.4357 6477.05 2846.62 9657.24 9657.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 530 6.4e-05 4096 0.015 6144 248832 237.187 96.8263 5402.13 2852.84 8589.33 8589.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 530 6.4e-05 4096 0.015 6144 249984 236.95 96.5828 14543.4 2855.27 17732.5 17732.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 530 6.4e-05 4096 0.015 6144 248832 236.245 96.3706 9381.4 2846.42 12560.8 12561.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 530 6.4e-05 4096 0.015 6144 245376 237.413 96.683 7571.85 2840.99 10747.3 10747.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 530 6.4e-05 4096 0.015 6144 249600 236.658 96.549 13646.1 2850.23 16829.9 16830.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 530 6.4e-05 4096 0.015 6144 248320 236.014 96.2751 9149.97 2844.61 12327.2 12327.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 530 6.4e-05 4096 0.015 6144 245760 237.249 96.3789 7649.18 2847.76 10830.9 10831.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 530 6.4e-05 4096 0.015 6144 248832 236.671 96.4737 12844.7 2854.14 16032.3 16032.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 530 6.4e-05 4096 0.015 6144 248832 237.267 96.8192 8399.57 2855.51 11589.5 11589.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 530 6.4e-05 4096 0.015 6144 244224 237.591 96.2969 7097.66 2845.77 10277.7 10278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 530 6.4e-05 4096 0.015 6144 249600 237.762 96.7017 12706.9 2853.12 15894.9 15895.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 530 6.4e-05 4096 0.015 6144 249600 237.334 97.0162 8976 2851.51 12162.2 12162.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 530 6.4e-05 4096 0.015 6144 244800 240.76 97.3974 7256.19 2861.77 10456.5 10456.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 530 6.4e-05 4096 0.015 6144 247296 237.086 96.5004 12332.4 2845.93 15512.3 15512.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 530 6.4e-05 4096 0.015 6144 243712 238.105 96.741 8505.85 2849.95 11691 11691.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 530 6.4e-05 4096 0.015 6144 241920 240.805 97.4617 6919.31 2860.56 10118.5 10118.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 530 6.4e-05 4096 0.015 6144 247680 238.31 96.7495 12174.6 2856.73 15366.7 15367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 530 6.4e-05 4096 0.015 6144 245760 237.229 96.376 8523.27 2845.52 11702.7 11703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 530 6.4e-05 4096 0.015 6144 241920 239.589 96.5087 7068.23 2846.34 10251 10251.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 530 6.4e-05 4096 0.015 6144 247808 236.78 96.4332 12085.5 2849.25 15268.3 15268.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 530 6.4e-05 4096 0.015 6144 245760 238.756 96.7876 8133.46 2859.23 11328.6 11328.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 530 6.4e-05 4096 0.015 6144 245760 236.283 96.6617 7458.79 2856.57 10648.6 10648.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 530 6.4e-05 4096 0.015 6160 249344 236.287 96.3877 9445.85 2848.71 12627.6 12627.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 530 6.4e-05 4096 0.015 6160 248832 237.198 96.598 6067.07 2853.91 9255.14 9255.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 530 6.4e-05 4096 0.015 6160 249600 237.233 96.6439 10814.6 2849.31 13998.1 13998.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 530 6.4e-05 4096 0.015 6160 249600 236.705 96.5326 6829.44 2850.2 10013.2 10013.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 530 6.4e-05 4096 0.015 6160 247680 238.271 96.7496 5533.85 2856.17 8725.38 8725.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 530 6.4e-05 4096 0.015 6160 248832 237.221 96.6006 9874.14 2851.26 13059.6 13059.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 530 6.4e-05 4096 0.015 6160 248832 236.7 96.4894 6436.84 2855.17 9625.54 9625.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 530 6.4e-05 4096 0.015 6160 246528 238.428 96.6983 5255.84 2859.07 8450.38 8450.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 530 6.4e-05 4096 0.015 6160 249088 236.82 96.5535 14040.5 2845.18 17219.4 17219.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 530 6.4e-05 4096 0.015 6160 247296 236.992 96.4908 8791.84 2845.67 11971.3 11971.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 530 6.4e-05 4096 0.015 6160 247296 238.918 97.0416 7167.68 2856.61 10360.6 10360.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 530 6.4e-05 4096 0.015 6160 248832 237.072 96.6007 12971.8 2851.83 16157.6 16157.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 530 6.4e-05 4096 0.015 6160 247808 236.644 96.4785 8019.1 2846.57 11199.1 11199.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 530 6.4e-05 4096 0.015 6160 248832 237.237 96.8384 6623.6 2855.34 9813.36 9813.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 530 6.4e-05 4096 0.015 6160 248832 238.053 96.7757 13445.3 2861.9 16642.4 16642.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 530 6.4e-05 4096 0.015 6160 246528 238.439 96.7145 8619.7 2858.4 11813.6 11813.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 530 6.4e-05 4096 0.015 6160 245376 237.447 96.6726 7599.43 2841.24 10775.1 10775.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 530 6.4e-05 4096 0.015 6160 244224 237.638 96.318 6779.43 2873.67 9987.41 9987.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 530 6.4e-05 4096 0.015 6160 249600 236.697 96.5591 12644.7 2850.26 15828.6 15828.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 530 6.4e-05 4096 0.015 6160 248320 235.984 96.271 8653.22 2843.43 11829.2 11829.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 530 6.4e-05 4096 0.015 6160 245760 237.22 96.3843 7165.87 2847.76 10347.6 10347.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 530 6.4e-05 4096 0.015 6160 245760 239.171 97.2971 7209.4 2859.32 10405.5 10405.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 530 6.4e-05 4096 0.015 6160 248832 236.648 96.4988 12061.7 2854.64 15249.8 15250.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 530 6.4e-05 4096 0.015 6160 248832 237.218 96.8349 8509.37 2854.72 11698.5 11698.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 530 6.4e-05 4096 0.015 6160 244224 237.61 96.3175 6882.9 2845.56 10062.7 10063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 530 6.4e-05 4096 0.015 6160 245760 236.264 96.6392 6457.17 2841.25 9631.65 9631.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 530 6.4e-05 4096 0.015 6160 249600 237.797 96.7222 12384 2852.51 15571.4 15571.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 530 6.4e-05 4096 0.015 6160 249600 237.339 97.0012 8419.24 2853.6 11607.5 11607.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 530 6.4e-05 4096 0.015 6160 244800 240.655 97.364 7415.83 2865.11 10619.3 10619.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 530 6.4e-05 4096 0.015 6160 243200 234.986 96.183 6537.89 2822.01 9691.42 9691.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 530 6.4e-05 4096 0.015 6144 249856 235.711 96.5025 10211 2847.57 13391.1 13391.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 530 6.4e-05 4096 0.015 6144 249856 235.962 96.6767 6527.42 2845.3 9705.69 9705.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 530 6.4e-05 4096 0.015 6144 248832 236.816 96.8194 5386.55 2852.38 8572.9 8573.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 530 6.4e-05 4096 0.015 6144 249600 237.218 96.8688 9881.57 2851.77 13067.8 13068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 530 6.4e-05 4096 0.015 6144 249600 236.657 96.7952 6454.06 2877.68 9665.52 9665.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 530 6.4e-05 4096 0.015 6144 247680 238.74 97.1498 5230.97 2856.6 8423.79 8424.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 530 6.4e-05 4096 0.015 6144 249600 236.219 96.6055 13664.5 2852.28 16849.9 16850.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 530 6.4e-05 4096 0.015 6144 248832 236.789 96.7764 8601.56 2851.71 11787.2 11787.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 530 6.4e-05 4096 0.015 6144 248832 236.169 96.7704 6958.83 2846.47 10138.6 10138.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 530 6.4e-05 4096 0.015 6144 248832 237.247 96.8158 5873 2853.14 9060.55 9060.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 530 6.4e-05 4096 0.015 6144 249088 236.925 96.7161 12579.5 2846.27 15759.7 15760
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 530 6.4e-05 4096 0.015 6144 247296 237.11 96.8369 7940.3 2845.75 11120.3 11120.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 530 6.4e-05 4096 0.015 6144 247296 238.89 97.0262 6528.96 2856.92 9722.13 9722.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 530 6.4e-05 4096 0.015 6144 243712 238.11 96.7561 5821.13 2848.13 9004.47 9004.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 530 6.4e-05 4096 0.015 6144 249856 235.954 96.6513 12055.5 2848.3 15236.8 15237.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 530 6.4e-05 4096 0.015 6144 247808 236.606 96.7812 7624.72 2848.38 10806.8 10807.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 530 6.4e-05 4096 0.015 6144 248832 237.203 96.8021 6347.07 2852.98 9534.39 9534.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 530 6.4e-05 4096 0.015 6144 245760 238.995 97.4285 5535.57 2859.13 8731.47 8731.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 530 6.4e-05 4096 0.015 6144 249984 237.05 96.8265 12231 2851.78 15417 15417.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 530 6.4e-05 4096 0.015 6144 248832 236.162 96.7803 8407.1 2846.7 11587.1 11587.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 530 6.4e-05 4096 0.015 6144 245376 237.444 96.6597 7028.97 2841.68 10205.1 10205.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 530 6.4e-05 4096 0.015 6144 244224 237.611 96.9548 7010.17 2847.97 10193.1 10193.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 530 6.4e-05 4096 0.015 6144 249600 236.662 96.8029 12113.8 2850.73 15298.3 15298.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 530 6.4e-05 4096 0.015 6144 248320 235.95 96.7255 8545.39 2844.21 11722.6 11722.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 530 6.4e-05 4096 0.015 6144 245760 237.534 96.9316 6989.12 2847.83 10171.7 10172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 530 6.4e-05 4096 0.015 6144 245760 239.245 97.3173 6466.61 2862.61 9666.11 9666.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 530 6.4e-05 4096 0.015 6150 250368 235.279 96.1693 10710.1 2845.67 13887.6 13887.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 530 6.4e-05 4096 0.015 6150 249856 235.964 96.311 6777.62 2846.35 9956.59 9956.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 530 6.4e-05 4096 0.015 6150 250368 235.248 96.2794 5568.5 2843.78 8744.13 8744.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 530 6.4e-05 4096 0.015 6150 250240 236.714 96.4813 9942.44 2846.38 13122.4 13122.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 530 6.4e-05 4096 0.015 6150 249600 236.654 96.5702 6365.8 2852.18 9551.54 9551.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 530 6.4e-05 4096 0.015 6150 249600 236.34 96.4484 5313.13 2844.47 8490.71 8490.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 530 6.4e-05 4096 0.015 6150 248320 236.021 96.2864 4546.51 2844.34 7723.49 7723.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 530 6.4e-05 4096 0.015 6150 250368 235.731 96.383 13518.9 2845.66 16697.1 16697.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 530 6.4e-05 4096 0.015 6150 250368 235.193 96.2894 8398.25 2846.38 11576.5 11576.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 530 6.4e-05 4096 0.015 6150 248832 236.205 96.3767 6838.37 2846.16 10017.5 10017.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 530 6.4e-05 4096 0.015 6150 248832 237.25 96.7981 5825.8 2853.27 9013.45 9013.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 530 6.4e-05 4096 0.015 6150 249984 236.438 96.3128 12395.3 2844.59 15572.9 15573.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 530 6.4e-05 4096 0.015 6150 249088 235.739 96.2317 7856.71 2839.57 11028.6 11028.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 530 6.4e-05 4096 0.015 6150 249984 235.987 96.5894 6465.94 2844.87 9643.72 9644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 530 6.4e-05 4096 0.015 6150 247296 234.914 96.2213 5776.67 2831.15 8939.31 8939.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 530 6.4e-05 4096 0.015 6150 249856 235.928 96.3113 12056.5 2848.59 15237.7 15238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 530 6.4e-05 4096 0.015 6150 247808 236.71 96.466 7788.25 2846.67 10968.4 10968.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 530 6.4e-05 4096 0.015 6150 248832 237.243 96.8398 6477.7 2853.97 9666.09 9666.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 530 6.4e-05 4096 0.015 6150 245760 238.756 96.7496 5651.91 2861.08 8848.83 8849.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 530 6.4e-05 4096 0.015 6150 249984 237.019 96.5997 12692.4 2849.65 15876 15876.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 530 6.4e-05 4096 0.015 6150 248832 236.234 96.3729 8972.81 2847.68 12153.4 12153.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 530 6.4e-05 4096 0.015 6150 245376 237.473 96.6683 7297.82 2842.1 10474.4 10474.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 530 6.4e-05 4096 0.015 6150 244224 237.66 96.3435 6823.11 2847.97 10005.4 10005.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 530 6.4e-05 4096 0.015 6150 241920 239.583 96.5233 6214.02 2846.51 9396.97 9397.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 530 6.4e-05 4096 0.015 6150 249600 236.665 96.5572 12240.7 2853.87 15428.2 15428.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 530 6.4e-05 4096 0.015 6150 248320 236.003 96.2841 8331.58 2845.03 11509.2 11509.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 530 6.4e-05 4096 0.015 6150 245760 237.197 96.4033 7187.02 2847.13 10368.1 10368.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 530 6.4e-05 4096 0.015 6150 245760 239.213 97.2756 6507.11 2862.48 9706.43 9706.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 530 6.4e-05 4096 0.015 6150 243200 234.965 96.1943 6220.13 2819.6 9371.23 9371.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 530 6.4e-05 4096 0.015 6180 250368 235.152 96.3707 9890.84 2842.84 13065.6 13065.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 530 6.4e-05 4096 0.015 6180 249856 235.861 96.4321 6442.99 2848.68 9624.3 9624.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 530 6.4e-05 4096 0.015 6180 250368 235.154 96.5445 5232.3 2846.46 8410.81 8411.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 530 6.4e-05 4096 0.015 6180 247808 236.718 96.4618 4486.65 2846.08 7666.24 7666.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 530 6.4e-05 4096 0.015 6180 250880 235.837 96.5613 13572.9 2842.5 16748.1 16748.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 530 6.4e-05 4096 0.015 6180 250880 235.259 96.5891 8443.76 2844.14 11620.1 11620.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 530 6.4e-05 4096 0.015 6180 249600 236.478 96.7864 6871.52 2846.36 10051.5 10051.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 530 6.4e-05 4096 0.015 6180 248320 236.006 96.7113 5792.25 2847.48 8972.8 8973.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 530 6.4e-05 4096 0.015 6180 250368 235.454 96.5435 12433.1 2842.81 15608.3 15608.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 530 6.4e-05 4096 0.015 6180 250368 235.16 96.5701 7807.88 2846.03 10986 10986.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 530 6.4e-05 4096 0.015 6180 248832 236.088 96.7813 6396.12 2847.42 9576.74 9577.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 530 6.4e-05 4096 0.015 6180 248832 237.219 96.8143 5766.63 2855.66 8956.66 8956.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 530 6.4e-05 4096 0.015 6180 245760 237.509 96.9194 4937.2 2845.64 8117.6 8117.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 530 6.4e-05 4096 0.015 6180 249984 235.952 96.5771 11876.8 2843.37 15053 15053.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 530 6.4e-05 4096 0.015 6180 249088 235.212 96.5408 7499.96 2836.28 10668.3 10668.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 530 6.4e-05 4096 0.015 6180 249984 235.972 96.5803 6349.09 2845.36 9527.35 9527.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 530 6.4e-05 4096 0.015 6180 247296 234.852 96.21 5514.01 2828.33 8673.76 8674.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 530 6.4e-05 4096 0.015 6180 246400 240.199 97.6677 4850.28 2865.42 8053.9 8054.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 530 6.4e-05 4096 0.015 6180 249856 235.873 96.4416 10955.4 2846.34 14134.4 14134.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 530 6.4e-05 4096 0.015 6180 247808 236.744 96.4607 7347.58 2848.04 10529.2 10529.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 530 6.4e-05 4096 0.015 6180 248832 237.189 96.835 6110.03 2853.6 9297.99 9298.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 530 6.4e-05 4096 0.015 6180 245760 238.737 96.771 5442.46 2859.01 8637.33 8637.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 530 6.4e-05 4096 0.015 6180 245760 239.188 97.2788 4998.32 2860.16 8195.28 8195.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 530 6.4e-05 4096 0.015 6144 247296 238.161 96.7089 9565.87 2862.03 12763.1 12763.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 530 6.4e-05 4096 0.015 6144 246784 238.965 96.977 6124.17 2865.36 9325.8 9326.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 530 6.4e-05 4096 0.015 6144 247296 238.173 96.7132 5066.94 2860.6 8262.77 8263.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 530 6.4e-05 4096 0.015 6144 245760 238.599 96.7535 4350.06 2859.77 7545.53 7545.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 530 6.4e-05 4096 0.015 6144 247680 239.022 96.9112 12860.7 2859.75 16056.7 16057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 530 6.4e-05 4096 0.015 6144 247040 239.14 96.9778 7790.52 2866.29 10993.3 10993.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 530 6.4e-05 4096 0.015 6144 245760 240.241 97.0868 6431.91 2867.11 9636.68 9636.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 530 6.4e-05 4096 0.015 6144 245760 238.493 96.6802 5517.22 2860.61 8713.34 8713.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 530 6.4e-05 4096 0.015 6144 246400 240.916 97.7056 5065.26 2868.68 8272.91 8273.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 530 6.4e-05 4096 0.015 6144 247296 238.557 96.8018 11805.5 2861.86 15003.1 15003.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 530 6.4e-05 4096 0.015 6144 247296 238.08 96.7481 7401.17 2862.01 10598.3 10598.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 530 6.4e-05 4096 0.015 6144 246528 238.431 96.6981 6089.18 2856.66 9281.32 9281.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 530 6.4e-05 4096 0.015 6144 245760 240.404 97.4504 5363.82 2871.36 8573.38 8573.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 530 6.4e-05 4096 0.015 6144 241920 241.208 97.0035 4661.47 2867.53 7867.56 7867.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 530 6.4e-05 4096 0.015 6144 247296 238.623 96.8376 11103.4 2857.52 14296.8 14297.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 530 6.4e-05 4096 0.015 6144 245504 238.844 96.7836 7030.47 2856.02 10222.5 10222.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 530 6.4e-05 4096 0.015 6144 247296 238.929 97.0278 5991.86 2856.8 9184.95 9185.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 530 6.4e-05 4096 0.015 6144 243712 238.093 96.7453 5179.66 2850.42 8365.26 8365.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 530 6.4e-05 4096 0.015 6144 246400 240.216 97.6709 4641.92 2865.19 7845.34 7845.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 530 6.4e-05 4096 0.015 6144 246784 238.988 96.9713 10729.9 2862.78 13929 13929.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 530 6.4e-05 4096 0.015 6144 245760 238.597 96.7457 7058.81 2860.35 10254.8 10255.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 530 6.4e-05 4096 0.015 6144 245760 240.397 97.4866 5839.21 2872.15 9049.58 9049.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 530 6.4e-05 4096 0.015 6144 245760 238.819 96.7404 5279.24 2860.8 8475.93 8476.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 530 6.4e-05 4096 0.015 6144 245760 239.205 97.2872 4862.38 2862.56 8061.76 8062.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 530 6.4e-05 4096 0.015 6144 239616 242.539 97.7827 4397.89 2872.51 7611.06 7611.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 530 6.4e-05 4096 0.015 6144 243712 242.58 97.9684 9435.1 2883.48 12659.5 12659.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 530 6.4e-05 4096 0.015 6144 243200 242.35 97.9064 10477.8 2885.16 13703.6 13703.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 530 6.4e-05 4096 0.015 6144 242688 243.047 98.0272 6779.31 2887.73 10008.5 10008.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 530 6.4e-05 4096 0.015 6144 242688 242.619 98.0679 5538.68 2887.3 8767.01 8767.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 530 6.4e-05 4096 0.015 6144 241664 242.901 97.8984 4921.46 2880.07 8142.66 8142.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 530 6.4e-05 4096 0.015 6144 240640 243.496 98.0584 4492.34 2888.82 7723.06 7723.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 530 6.4e-05 4096 0.015 6144 242688 242.887 98.2548 4179.06 2888.99 7409.53 7409.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 530 6.4e-05 4096 0.015 6144 240128 241.858 97.5299 3887.41 2867.34 7094.47 7094.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 530 6.4e-05 4096 0.015 6144 241664 242.711 98.1094 3723.88 2883.13 6948.16 6948.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 530 6.4e-05 4096 0.015 6180 247296 234.85 96.2138 3717.32 2828.54 6877.27 6877.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 530 6.4e-05 4096 0.015 6144 243712 238.125 96.7586 3573.72 2850.44 6759.36 6759.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 530 6.4e-05 4096 0.015 6150 246400 240.213 97.7095 3718.48 2863.45 6920.18 6920.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 530 6.4e-05 4096 0.015 6144 246400 240.234 97.6669 3696.86 2865.88 6900.98 6901.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 530 6.4e-05 4096 0.015 6144 247808 236.805 96.4426 4282.75 2846.27 7462.62 7462.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 530 6.4e-05 4096 0.015 6144 238080 240.161 97.4213 6206.94 2847.79 9392.66 9392.96
