// Seed: 3252739407
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input wire id_2
);
  id_4(
      .id_0(1), .id_1(1'h0), .id_2(id_1), .id_3(1), .id_4(""), .id_5(id_0)
  );
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input wor id_4,
    output tri id_5,
    output supply1 id_6
);
  always @(id_4 or posedge 1) begin
    if (1) disable id_8;
  end
  tri0 id_9, id_10;
  initial
  fork
    id_10 = id_2;
    id_11;
    #1 id_9 = 1'b0;
  join_none : id_12
  module_0(
      id_9, id_4, id_1
  );
endmodule
