library ieee;

use ieee.std_logic_1164.all;

entity conta_0_N is 
    generic (
    N_bits: natural := 4);
    port(
    clock, preset, enable, reset: in std_LOGIC; 
	 
	 q: out std_LOGIC_VECTOR(N_bits-1 downto 0)); 

end entity;

architecture ifsc_v1 of conta_0_N is
begin

    process (clock,reset)
	 variable count : integer range 0 to 15;
    begin
        if (reset = '1') then
            count := 0;
        elsif (rising_edge(clock)) then
            count := count + 1;
        end if;
		  q <= count;
    end process;
end architecture;

