# compile vhdl design source files
vhdl xbip_utils_v3_0_10  \
"../../../../PG_AXI_CH.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vhdl c_reg_fd_v12_0_6  \
"../../../../PG_AXI_CH.ip_user_files/ipstatic/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \

vhdl xbip_dsp48_wrapper_v3_0_4  \
"../../../../PG_AXI_CH.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \

vhdl xbip_pipe_v3_0_6  \
"../../../../PG_AXI_CH.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vhdl xbip_dsp48_addsub_v3_0_6  \
"../../../../PG_AXI_CH.ip_user_files/ipstatic/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \

vhdl xbip_addsub_v3_0_6  \
"../../../../PG_AXI_CH.ip_user_files/ipstatic/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \

vhdl c_addsub_v12_0_13  \
"../../../../PG_AXI_CH.ip_user_files/ipstatic/hdl/c_addsub_v12_0_vh_rfs.vhd" \

vhdl c_gate_bit_v12_0_6  \
"../../../../PG_AXI_CH.ip_user_files/ipstatic/hdl/c_gate_bit_v12_0_vh_rfs.vhd" \

vhdl xbip_counter_v3_0_6  \
"../../../../PG_AXI_CH.ip_user_files/ipstatic/hdl/xbip_counter_v3_0_vh_rfs.vhd" \

vhdl c_counter_binary_v12_0_13  \
"../../../../PG_AXI_CH.ip_user_files/ipstatic/hdl/c_counter_binary_v12_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../PG_AXI_CH.srcs/sources_1/ip/c_counter_binary_0/sim/c_counter_binary_0.vhd" \
"../../../../PG_AXI_CH.srcs/sources_1/new/CHANNEL_CONTROLLER.vhd" \
"../../../../PG_AXI_CH.srcs/sim_1/new/CH_CTRL_TB.vhd" \

# Do not sort compile order
nosort
