
Smart-Pwr.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005044  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006e0  08005104  08005104  00015104  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080057e4  080057e4  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  080057e4  080057e4  000157e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080057ec  080057ec  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080057ec  080057ec  000157ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080057f0  080057f0  000157f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  080057f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004e4  2000008c  08005880  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000570  08005880  00020570  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015b7b  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000049cc  00000000  00000000  00035c2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00007a6d  00000000  00000000  0003a5fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000890  00000000  00000000  00042068  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000be8  00000000  00000000  000428f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000ff9d  00000000  00000000  000434e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013a9b  00000000  00000000  0005347d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0004e35b  00000000  00000000  00066f18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000b5273  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000018c0  00000000  00000000  000b52c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000008c 	.word	0x2000008c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080050ec 	.word	0x080050ec

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000090 	.word	0x20000090
 8000104:	080050ec 	.word	0x080050ec

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	; 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	; 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			; (mov r8, r8)

08000418 <__aeabi_uldivmod>:
 8000418:	2b00      	cmp	r3, #0
 800041a:	d111      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 800041c:	2a00      	cmp	r2, #0
 800041e:	d10f      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 8000420:	2900      	cmp	r1, #0
 8000422:	d100      	bne.n	8000426 <__aeabi_uldivmod+0xe>
 8000424:	2800      	cmp	r0, #0
 8000426:	d002      	beq.n	800042e <__aeabi_uldivmod+0x16>
 8000428:	2100      	movs	r1, #0
 800042a:	43c9      	mvns	r1, r1
 800042c:	0008      	movs	r0, r1
 800042e:	b407      	push	{r0, r1, r2}
 8000430:	4802      	ldr	r0, [pc, #8]	; (800043c <__aeabi_uldivmod+0x24>)
 8000432:	a102      	add	r1, pc, #8	; (adr r1, 800043c <__aeabi_uldivmod+0x24>)
 8000434:	1840      	adds	r0, r0, r1
 8000436:	9002      	str	r0, [sp, #8]
 8000438:	bd03      	pop	{r0, r1, pc}
 800043a:	46c0      	nop			; (mov r8, r8)
 800043c:	ffffffd9 	.word	0xffffffd9
 8000440:	b403      	push	{r0, r1}
 8000442:	4668      	mov	r0, sp
 8000444:	b501      	push	{r0, lr}
 8000446:	9802      	ldr	r0, [sp, #8]
 8000448:	f000 f824 	bl	8000494 <__udivmoddi4>
 800044c:	9b01      	ldr	r3, [sp, #4]
 800044e:	469e      	mov	lr, r3
 8000450:	b002      	add	sp, #8
 8000452:	bc0c      	pop	{r2, r3}
 8000454:	4770      	bx	lr
 8000456:	46c0      	nop			; (mov r8, r8)

08000458 <__aeabi_d2uiz>:
 8000458:	b570      	push	{r4, r5, r6, lr}
 800045a:	2200      	movs	r2, #0
 800045c:	4b0c      	ldr	r3, [pc, #48]	; (8000490 <__aeabi_d2uiz+0x38>)
 800045e:	0004      	movs	r4, r0
 8000460:	000d      	movs	r5, r1
 8000462:	f001 f9cb 	bl	80017fc <__aeabi_dcmpge>
 8000466:	2800      	cmp	r0, #0
 8000468:	d104      	bne.n	8000474 <__aeabi_d2uiz+0x1c>
 800046a:	0020      	movs	r0, r4
 800046c:	0029      	movs	r1, r5
 800046e:	f001 f913 	bl	8001698 <__aeabi_d2iz>
 8000472:	bd70      	pop	{r4, r5, r6, pc}
 8000474:	4b06      	ldr	r3, [pc, #24]	; (8000490 <__aeabi_d2uiz+0x38>)
 8000476:	2200      	movs	r2, #0
 8000478:	0020      	movs	r0, r4
 800047a:	0029      	movs	r1, r5
 800047c:	f000 fd7a 	bl	8000f74 <__aeabi_dsub>
 8000480:	f001 f90a 	bl	8001698 <__aeabi_d2iz>
 8000484:	2380      	movs	r3, #128	; 0x80
 8000486:	061b      	lsls	r3, r3, #24
 8000488:	469c      	mov	ip, r3
 800048a:	4460      	add	r0, ip
 800048c:	e7f1      	b.n	8000472 <__aeabi_d2uiz+0x1a>
 800048e:	46c0      	nop			; (mov r8, r8)
 8000490:	41e00000 	.word	0x41e00000

08000494 <__udivmoddi4>:
 8000494:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000496:	4657      	mov	r7, sl
 8000498:	464e      	mov	r6, r9
 800049a:	4645      	mov	r5, r8
 800049c:	46de      	mov	lr, fp
 800049e:	b5e0      	push	{r5, r6, r7, lr}
 80004a0:	0004      	movs	r4, r0
 80004a2:	000d      	movs	r5, r1
 80004a4:	4692      	mov	sl, r2
 80004a6:	4699      	mov	r9, r3
 80004a8:	b083      	sub	sp, #12
 80004aa:	428b      	cmp	r3, r1
 80004ac:	d830      	bhi.n	8000510 <__udivmoddi4+0x7c>
 80004ae:	d02d      	beq.n	800050c <__udivmoddi4+0x78>
 80004b0:	4649      	mov	r1, r9
 80004b2:	4650      	mov	r0, sl
 80004b4:	f001 f9ca 	bl	800184c <__clzdi2>
 80004b8:	0029      	movs	r1, r5
 80004ba:	0006      	movs	r6, r0
 80004bc:	0020      	movs	r0, r4
 80004be:	f001 f9c5 	bl	800184c <__clzdi2>
 80004c2:	1a33      	subs	r3, r6, r0
 80004c4:	4698      	mov	r8, r3
 80004c6:	3b20      	subs	r3, #32
 80004c8:	469b      	mov	fp, r3
 80004ca:	d433      	bmi.n	8000534 <__udivmoddi4+0xa0>
 80004cc:	465a      	mov	r2, fp
 80004ce:	4653      	mov	r3, sl
 80004d0:	4093      	lsls	r3, r2
 80004d2:	4642      	mov	r2, r8
 80004d4:	001f      	movs	r7, r3
 80004d6:	4653      	mov	r3, sl
 80004d8:	4093      	lsls	r3, r2
 80004da:	001e      	movs	r6, r3
 80004dc:	42af      	cmp	r7, r5
 80004de:	d83a      	bhi.n	8000556 <__udivmoddi4+0xc2>
 80004e0:	42af      	cmp	r7, r5
 80004e2:	d100      	bne.n	80004e6 <__udivmoddi4+0x52>
 80004e4:	e078      	b.n	80005d8 <__udivmoddi4+0x144>
 80004e6:	465b      	mov	r3, fp
 80004e8:	1ba4      	subs	r4, r4, r6
 80004ea:	41bd      	sbcs	r5, r7
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	da00      	bge.n	80004f2 <__udivmoddi4+0x5e>
 80004f0:	e075      	b.n	80005de <__udivmoddi4+0x14a>
 80004f2:	2200      	movs	r2, #0
 80004f4:	2300      	movs	r3, #0
 80004f6:	9200      	str	r2, [sp, #0]
 80004f8:	9301      	str	r3, [sp, #4]
 80004fa:	2301      	movs	r3, #1
 80004fc:	465a      	mov	r2, fp
 80004fe:	4093      	lsls	r3, r2
 8000500:	9301      	str	r3, [sp, #4]
 8000502:	2301      	movs	r3, #1
 8000504:	4642      	mov	r2, r8
 8000506:	4093      	lsls	r3, r2
 8000508:	9300      	str	r3, [sp, #0]
 800050a:	e028      	b.n	800055e <__udivmoddi4+0xca>
 800050c:	4282      	cmp	r2, r0
 800050e:	d9cf      	bls.n	80004b0 <__udivmoddi4+0x1c>
 8000510:	2200      	movs	r2, #0
 8000512:	2300      	movs	r3, #0
 8000514:	9200      	str	r2, [sp, #0]
 8000516:	9301      	str	r3, [sp, #4]
 8000518:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800051a:	2b00      	cmp	r3, #0
 800051c:	d001      	beq.n	8000522 <__udivmoddi4+0x8e>
 800051e:	601c      	str	r4, [r3, #0]
 8000520:	605d      	str	r5, [r3, #4]
 8000522:	9800      	ldr	r0, [sp, #0]
 8000524:	9901      	ldr	r1, [sp, #4]
 8000526:	b003      	add	sp, #12
 8000528:	bcf0      	pop	{r4, r5, r6, r7}
 800052a:	46bb      	mov	fp, r7
 800052c:	46b2      	mov	sl, r6
 800052e:	46a9      	mov	r9, r5
 8000530:	46a0      	mov	r8, r4
 8000532:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000534:	4642      	mov	r2, r8
 8000536:	2320      	movs	r3, #32
 8000538:	1a9b      	subs	r3, r3, r2
 800053a:	4652      	mov	r2, sl
 800053c:	40da      	lsrs	r2, r3
 800053e:	4641      	mov	r1, r8
 8000540:	0013      	movs	r3, r2
 8000542:	464a      	mov	r2, r9
 8000544:	408a      	lsls	r2, r1
 8000546:	0017      	movs	r7, r2
 8000548:	4642      	mov	r2, r8
 800054a:	431f      	orrs	r7, r3
 800054c:	4653      	mov	r3, sl
 800054e:	4093      	lsls	r3, r2
 8000550:	001e      	movs	r6, r3
 8000552:	42af      	cmp	r7, r5
 8000554:	d9c4      	bls.n	80004e0 <__udivmoddi4+0x4c>
 8000556:	2200      	movs	r2, #0
 8000558:	2300      	movs	r3, #0
 800055a:	9200      	str	r2, [sp, #0]
 800055c:	9301      	str	r3, [sp, #4]
 800055e:	4643      	mov	r3, r8
 8000560:	2b00      	cmp	r3, #0
 8000562:	d0d9      	beq.n	8000518 <__udivmoddi4+0x84>
 8000564:	07fb      	lsls	r3, r7, #31
 8000566:	0872      	lsrs	r2, r6, #1
 8000568:	431a      	orrs	r2, r3
 800056a:	4646      	mov	r6, r8
 800056c:	087b      	lsrs	r3, r7, #1
 800056e:	e00e      	b.n	800058e <__udivmoddi4+0xfa>
 8000570:	42ab      	cmp	r3, r5
 8000572:	d101      	bne.n	8000578 <__udivmoddi4+0xe4>
 8000574:	42a2      	cmp	r2, r4
 8000576:	d80c      	bhi.n	8000592 <__udivmoddi4+0xfe>
 8000578:	1aa4      	subs	r4, r4, r2
 800057a:	419d      	sbcs	r5, r3
 800057c:	2001      	movs	r0, #1
 800057e:	1924      	adds	r4, r4, r4
 8000580:	416d      	adcs	r5, r5
 8000582:	2100      	movs	r1, #0
 8000584:	3e01      	subs	r6, #1
 8000586:	1824      	adds	r4, r4, r0
 8000588:	414d      	adcs	r5, r1
 800058a:	2e00      	cmp	r6, #0
 800058c:	d006      	beq.n	800059c <__udivmoddi4+0x108>
 800058e:	42ab      	cmp	r3, r5
 8000590:	d9ee      	bls.n	8000570 <__udivmoddi4+0xdc>
 8000592:	3e01      	subs	r6, #1
 8000594:	1924      	adds	r4, r4, r4
 8000596:	416d      	adcs	r5, r5
 8000598:	2e00      	cmp	r6, #0
 800059a:	d1f8      	bne.n	800058e <__udivmoddi4+0xfa>
 800059c:	9800      	ldr	r0, [sp, #0]
 800059e:	9901      	ldr	r1, [sp, #4]
 80005a0:	465b      	mov	r3, fp
 80005a2:	1900      	adds	r0, r0, r4
 80005a4:	4169      	adcs	r1, r5
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	db24      	blt.n	80005f4 <__udivmoddi4+0x160>
 80005aa:	002b      	movs	r3, r5
 80005ac:	465a      	mov	r2, fp
 80005ae:	4644      	mov	r4, r8
 80005b0:	40d3      	lsrs	r3, r2
 80005b2:	002a      	movs	r2, r5
 80005b4:	40e2      	lsrs	r2, r4
 80005b6:	001c      	movs	r4, r3
 80005b8:	465b      	mov	r3, fp
 80005ba:	0015      	movs	r5, r2
 80005bc:	2b00      	cmp	r3, #0
 80005be:	db2a      	blt.n	8000616 <__udivmoddi4+0x182>
 80005c0:	0026      	movs	r6, r4
 80005c2:	409e      	lsls	r6, r3
 80005c4:	0033      	movs	r3, r6
 80005c6:	0026      	movs	r6, r4
 80005c8:	4647      	mov	r7, r8
 80005ca:	40be      	lsls	r6, r7
 80005cc:	0032      	movs	r2, r6
 80005ce:	1a80      	subs	r0, r0, r2
 80005d0:	4199      	sbcs	r1, r3
 80005d2:	9000      	str	r0, [sp, #0]
 80005d4:	9101      	str	r1, [sp, #4]
 80005d6:	e79f      	b.n	8000518 <__udivmoddi4+0x84>
 80005d8:	42a3      	cmp	r3, r4
 80005da:	d8bc      	bhi.n	8000556 <__udivmoddi4+0xc2>
 80005dc:	e783      	b.n	80004e6 <__udivmoddi4+0x52>
 80005de:	4642      	mov	r2, r8
 80005e0:	2320      	movs	r3, #32
 80005e2:	2100      	movs	r1, #0
 80005e4:	1a9b      	subs	r3, r3, r2
 80005e6:	2200      	movs	r2, #0
 80005e8:	9100      	str	r1, [sp, #0]
 80005ea:	9201      	str	r2, [sp, #4]
 80005ec:	2201      	movs	r2, #1
 80005ee:	40da      	lsrs	r2, r3
 80005f0:	9201      	str	r2, [sp, #4]
 80005f2:	e786      	b.n	8000502 <__udivmoddi4+0x6e>
 80005f4:	4642      	mov	r2, r8
 80005f6:	2320      	movs	r3, #32
 80005f8:	1a9b      	subs	r3, r3, r2
 80005fa:	002a      	movs	r2, r5
 80005fc:	4646      	mov	r6, r8
 80005fe:	409a      	lsls	r2, r3
 8000600:	0023      	movs	r3, r4
 8000602:	40f3      	lsrs	r3, r6
 8000604:	4644      	mov	r4, r8
 8000606:	4313      	orrs	r3, r2
 8000608:	002a      	movs	r2, r5
 800060a:	40e2      	lsrs	r2, r4
 800060c:	001c      	movs	r4, r3
 800060e:	465b      	mov	r3, fp
 8000610:	0015      	movs	r5, r2
 8000612:	2b00      	cmp	r3, #0
 8000614:	dad4      	bge.n	80005c0 <__udivmoddi4+0x12c>
 8000616:	4642      	mov	r2, r8
 8000618:	002f      	movs	r7, r5
 800061a:	2320      	movs	r3, #32
 800061c:	0026      	movs	r6, r4
 800061e:	4097      	lsls	r7, r2
 8000620:	1a9b      	subs	r3, r3, r2
 8000622:	40de      	lsrs	r6, r3
 8000624:	003b      	movs	r3, r7
 8000626:	4333      	orrs	r3, r6
 8000628:	e7cd      	b.n	80005c6 <__udivmoddi4+0x132>
 800062a:	46c0      	nop			; (mov r8, r8)

0800062c <__aeabi_fmul>:
 800062c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800062e:	464f      	mov	r7, r9
 8000630:	4646      	mov	r6, r8
 8000632:	46d6      	mov	lr, sl
 8000634:	0244      	lsls	r4, r0, #9
 8000636:	0045      	lsls	r5, r0, #1
 8000638:	b5c0      	push	{r6, r7, lr}
 800063a:	0a64      	lsrs	r4, r4, #9
 800063c:	1c0f      	adds	r7, r1, #0
 800063e:	0e2d      	lsrs	r5, r5, #24
 8000640:	0fc6      	lsrs	r6, r0, #31
 8000642:	2d00      	cmp	r5, #0
 8000644:	d100      	bne.n	8000648 <__aeabi_fmul+0x1c>
 8000646:	e08d      	b.n	8000764 <__aeabi_fmul+0x138>
 8000648:	2dff      	cmp	r5, #255	; 0xff
 800064a:	d100      	bne.n	800064e <__aeabi_fmul+0x22>
 800064c:	e092      	b.n	8000774 <__aeabi_fmul+0x148>
 800064e:	2300      	movs	r3, #0
 8000650:	2080      	movs	r0, #128	; 0x80
 8000652:	4699      	mov	r9, r3
 8000654:	469a      	mov	sl, r3
 8000656:	00e4      	lsls	r4, r4, #3
 8000658:	04c0      	lsls	r0, r0, #19
 800065a:	4304      	orrs	r4, r0
 800065c:	3d7f      	subs	r5, #127	; 0x7f
 800065e:	0278      	lsls	r0, r7, #9
 8000660:	0a43      	lsrs	r3, r0, #9
 8000662:	4698      	mov	r8, r3
 8000664:	007b      	lsls	r3, r7, #1
 8000666:	0e1b      	lsrs	r3, r3, #24
 8000668:	0fff      	lsrs	r7, r7, #31
 800066a:	2b00      	cmp	r3, #0
 800066c:	d100      	bne.n	8000670 <__aeabi_fmul+0x44>
 800066e:	e070      	b.n	8000752 <__aeabi_fmul+0x126>
 8000670:	2bff      	cmp	r3, #255	; 0xff
 8000672:	d100      	bne.n	8000676 <__aeabi_fmul+0x4a>
 8000674:	e086      	b.n	8000784 <__aeabi_fmul+0x158>
 8000676:	4642      	mov	r2, r8
 8000678:	00d0      	lsls	r0, r2, #3
 800067a:	2280      	movs	r2, #128	; 0x80
 800067c:	3b7f      	subs	r3, #127	; 0x7f
 800067e:	18ed      	adds	r5, r5, r3
 8000680:	2300      	movs	r3, #0
 8000682:	04d2      	lsls	r2, r2, #19
 8000684:	4302      	orrs	r2, r0
 8000686:	4690      	mov	r8, r2
 8000688:	469c      	mov	ip, r3
 800068a:	0031      	movs	r1, r6
 800068c:	464b      	mov	r3, r9
 800068e:	4079      	eors	r1, r7
 8000690:	1c68      	adds	r0, r5, #1
 8000692:	2b0f      	cmp	r3, #15
 8000694:	d81c      	bhi.n	80006d0 <__aeabi_fmul+0xa4>
 8000696:	4a76      	ldr	r2, [pc, #472]	; (8000870 <__aeabi_fmul+0x244>)
 8000698:	009b      	lsls	r3, r3, #2
 800069a:	58d3      	ldr	r3, [r2, r3]
 800069c:	469f      	mov	pc, r3
 800069e:	0039      	movs	r1, r7
 80006a0:	4644      	mov	r4, r8
 80006a2:	46e2      	mov	sl, ip
 80006a4:	4653      	mov	r3, sl
 80006a6:	2b02      	cmp	r3, #2
 80006a8:	d00f      	beq.n	80006ca <__aeabi_fmul+0x9e>
 80006aa:	2b03      	cmp	r3, #3
 80006ac:	d100      	bne.n	80006b0 <__aeabi_fmul+0x84>
 80006ae:	e0d7      	b.n	8000860 <__aeabi_fmul+0x234>
 80006b0:	2b01      	cmp	r3, #1
 80006b2:	d137      	bne.n	8000724 <__aeabi_fmul+0xf8>
 80006b4:	2000      	movs	r0, #0
 80006b6:	2400      	movs	r4, #0
 80006b8:	05c0      	lsls	r0, r0, #23
 80006ba:	4320      	orrs	r0, r4
 80006bc:	07c9      	lsls	r1, r1, #31
 80006be:	4308      	orrs	r0, r1
 80006c0:	bce0      	pop	{r5, r6, r7}
 80006c2:	46ba      	mov	sl, r7
 80006c4:	46b1      	mov	r9, r6
 80006c6:	46a8      	mov	r8, r5
 80006c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006ca:	20ff      	movs	r0, #255	; 0xff
 80006cc:	2400      	movs	r4, #0
 80006ce:	e7f3      	b.n	80006b8 <__aeabi_fmul+0x8c>
 80006d0:	0c26      	lsrs	r6, r4, #16
 80006d2:	0424      	lsls	r4, r4, #16
 80006d4:	0c22      	lsrs	r2, r4, #16
 80006d6:	4644      	mov	r4, r8
 80006d8:	0424      	lsls	r4, r4, #16
 80006da:	0c24      	lsrs	r4, r4, #16
 80006dc:	4643      	mov	r3, r8
 80006de:	0027      	movs	r7, r4
 80006e0:	0c1b      	lsrs	r3, r3, #16
 80006e2:	4357      	muls	r7, r2
 80006e4:	4374      	muls	r4, r6
 80006e6:	435a      	muls	r2, r3
 80006e8:	435e      	muls	r6, r3
 80006ea:	1912      	adds	r2, r2, r4
 80006ec:	0c3b      	lsrs	r3, r7, #16
 80006ee:	189b      	adds	r3, r3, r2
 80006f0:	429c      	cmp	r4, r3
 80006f2:	d903      	bls.n	80006fc <__aeabi_fmul+0xd0>
 80006f4:	2280      	movs	r2, #128	; 0x80
 80006f6:	0252      	lsls	r2, r2, #9
 80006f8:	4694      	mov	ip, r2
 80006fa:	4466      	add	r6, ip
 80006fc:	043f      	lsls	r7, r7, #16
 80006fe:	041a      	lsls	r2, r3, #16
 8000700:	0c3f      	lsrs	r7, r7, #16
 8000702:	19d2      	adds	r2, r2, r7
 8000704:	0194      	lsls	r4, r2, #6
 8000706:	1e67      	subs	r7, r4, #1
 8000708:	41bc      	sbcs	r4, r7
 800070a:	0c1b      	lsrs	r3, r3, #16
 800070c:	0e92      	lsrs	r2, r2, #26
 800070e:	199b      	adds	r3, r3, r6
 8000710:	4314      	orrs	r4, r2
 8000712:	019b      	lsls	r3, r3, #6
 8000714:	431c      	orrs	r4, r3
 8000716:	011b      	lsls	r3, r3, #4
 8000718:	d400      	bmi.n	800071c <__aeabi_fmul+0xf0>
 800071a:	e09b      	b.n	8000854 <__aeabi_fmul+0x228>
 800071c:	2301      	movs	r3, #1
 800071e:	0862      	lsrs	r2, r4, #1
 8000720:	401c      	ands	r4, r3
 8000722:	4314      	orrs	r4, r2
 8000724:	0002      	movs	r2, r0
 8000726:	327f      	adds	r2, #127	; 0x7f
 8000728:	2a00      	cmp	r2, #0
 800072a:	dd64      	ble.n	80007f6 <__aeabi_fmul+0x1ca>
 800072c:	0763      	lsls	r3, r4, #29
 800072e:	d004      	beq.n	800073a <__aeabi_fmul+0x10e>
 8000730:	230f      	movs	r3, #15
 8000732:	4023      	ands	r3, r4
 8000734:	2b04      	cmp	r3, #4
 8000736:	d000      	beq.n	800073a <__aeabi_fmul+0x10e>
 8000738:	3404      	adds	r4, #4
 800073a:	0123      	lsls	r3, r4, #4
 800073c:	d503      	bpl.n	8000746 <__aeabi_fmul+0x11a>
 800073e:	0002      	movs	r2, r0
 8000740:	4b4c      	ldr	r3, [pc, #304]	; (8000874 <__aeabi_fmul+0x248>)
 8000742:	3280      	adds	r2, #128	; 0x80
 8000744:	401c      	ands	r4, r3
 8000746:	2afe      	cmp	r2, #254	; 0xfe
 8000748:	dcbf      	bgt.n	80006ca <__aeabi_fmul+0x9e>
 800074a:	01a4      	lsls	r4, r4, #6
 800074c:	0a64      	lsrs	r4, r4, #9
 800074e:	b2d0      	uxtb	r0, r2
 8000750:	e7b2      	b.n	80006b8 <__aeabi_fmul+0x8c>
 8000752:	4643      	mov	r3, r8
 8000754:	2b00      	cmp	r3, #0
 8000756:	d13d      	bne.n	80007d4 <__aeabi_fmul+0x1a8>
 8000758:	464a      	mov	r2, r9
 800075a:	3301      	adds	r3, #1
 800075c:	431a      	orrs	r2, r3
 800075e:	4691      	mov	r9, r2
 8000760:	469c      	mov	ip, r3
 8000762:	e792      	b.n	800068a <__aeabi_fmul+0x5e>
 8000764:	2c00      	cmp	r4, #0
 8000766:	d129      	bne.n	80007bc <__aeabi_fmul+0x190>
 8000768:	2304      	movs	r3, #4
 800076a:	4699      	mov	r9, r3
 800076c:	3b03      	subs	r3, #3
 800076e:	2500      	movs	r5, #0
 8000770:	469a      	mov	sl, r3
 8000772:	e774      	b.n	800065e <__aeabi_fmul+0x32>
 8000774:	2c00      	cmp	r4, #0
 8000776:	d11b      	bne.n	80007b0 <__aeabi_fmul+0x184>
 8000778:	2308      	movs	r3, #8
 800077a:	4699      	mov	r9, r3
 800077c:	3b06      	subs	r3, #6
 800077e:	25ff      	movs	r5, #255	; 0xff
 8000780:	469a      	mov	sl, r3
 8000782:	e76c      	b.n	800065e <__aeabi_fmul+0x32>
 8000784:	4643      	mov	r3, r8
 8000786:	35ff      	adds	r5, #255	; 0xff
 8000788:	2b00      	cmp	r3, #0
 800078a:	d10b      	bne.n	80007a4 <__aeabi_fmul+0x178>
 800078c:	2302      	movs	r3, #2
 800078e:	464a      	mov	r2, r9
 8000790:	431a      	orrs	r2, r3
 8000792:	4691      	mov	r9, r2
 8000794:	469c      	mov	ip, r3
 8000796:	e778      	b.n	800068a <__aeabi_fmul+0x5e>
 8000798:	4653      	mov	r3, sl
 800079a:	0031      	movs	r1, r6
 800079c:	2b02      	cmp	r3, #2
 800079e:	d000      	beq.n	80007a2 <__aeabi_fmul+0x176>
 80007a0:	e783      	b.n	80006aa <__aeabi_fmul+0x7e>
 80007a2:	e792      	b.n	80006ca <__aeabi_fmul+0x9e>
 80007a4:	2303      	movs	r3, #3
 80007a6:	464a      	mov	r2, r9
 80007a8:	431a      	orrs	r2, r3
 80007aa:	4691      	mov	r9, r2
 80007ac:	469c      	mov	ip, r3
 80007ae:	e76c      	b.n	800068a <__aeabi_fmul+0x5e>
 80007b0:	230c      	movs	r3, #12
 80007b2:	4699      	mov	r9, r3
 80007b4:	3b09      	subs	r3, #9
 80007b6:	25ff      	movs	r5, #255	; 0xff
 80007b8:	469a      	mov	sl, r3
 80007ba:	e750      	b.n	800065e <__aeabi_fmul+0x32>
 80007bc:	0020      	movs	r0, r4
 80007be:	f001 f827 	bl	8001810 <__clzsi2>
 80007c2:	2576      	movs	r5, #118	; 0x76
 80007c4:	1f43      	subs	r3, r0, #5
 80007c6:	409c      	lsls	r4, r3
 80007c8:	2300      	movs	r3, #0
 80007ca:	426d      	negs	r5, r5
 80007cc:	4699      	mov	r9, r3
 80007ce:	469a      	mov	sl, r3
 80007d0:	1a2d      	subs	r5, r5, r0
 80007d2:	e744      	b.n	800065e <__aeabi_fmul+0x32>
 80007d4:	4640      	mov	r0, r8
 80007d6:	f001 f81b 	bl	8001810 <__clzsi2>
 80007da:	4642      	mov	r2, r8
 80007dc:	1f43      	subs	r3, r0, #5
 80007de:	409a      	lsls	r2, r3
 80007e0:	2300      	movs	r3, #0
 80007e2:	1a2d      	subs	r5, r5, r0
 80007e4:	4690      	mov	r8, r2
 80007e6:	469c      	mov	ip, r3
 80007e8:	3d76      	subs	r5, #118	; 0x76
 80007ea:	e74e      	b.n	800068a <__aeabi_fmul+0x5e>
 80007ec:	2480      	movs	r4, #128	; 0x80
 80007ee:	2100      	movs	r1, #0
 80007f0:	20ff      	movs	r0, #255	; 0xff
 80007f2:	03e4      	lsls	r4, r4, #15
 80007f4:	e760      	b.n	80006b8 <__aeabi_fmul+0x8c>
 80007f6:	2301      	movs	r3, #1
 80007f8:	1a9b      	subs	r3, r3, r2
 80007fa:	2b1b      	cmp	r3, #27
 80007fc:	dd00      	ble.n	8000800 <__aeabi_fmul+0x1d4>
 80007fe:	e759      	b.n	80006b4 <__aeabi_fmul+0x88>
 8000800:	0022      	movs	r2, r4
 8000802:	309e      	adds	r0, #158	; 0x9e
 8000804:	40da      	lsrs	r2, r3
 8000806:	4084      	lsls	r4, r0
 8000808:	0013      	movs	r3, r2
 800080a:	1e62      	subs	r2, r4, #1
 800080c:	4194      	sbcs	r4, r2
 800080e:	431c      	orrs	r4, r3
 8000810:	0763      	lsls	r3, r4, #29
 8000812:	d004      	beq.n	800081e <__aeabi_fmul+0x1f2>
 8000814:	230f      	movs	r3, #15
 8000816:	4023      	ands	r3, r4
 8000818:	2b04      	cmp	r3, #4
 800081a:	d000      	beq.n	800081e <__aeabi_fmul+0x1f2>
 800081c:	3404      	adds	r4, #4
 800081e:	0163      	lsls	r3, r4, #5
 8000820:	d51a      	bpl.n	8000858 <__aeabi_fmul+0x22c>
 8000822:	2001      	movs	r0, #1
 8000824:	2400      	movs	r4, #0
 8000826:	e747      	b.n	80006b8 <__aeabi_fmul+0x8c>
 8000828:	2080      	movs	r0, #128	; 0x80
 800082a:	03c0      	lsls	r0, r0, #15
 800082c:	4204      	tst	r4, r0
 800082e:	d009      	beq.n	8000844 <__aeabi_fmul+0x218>
 8000830:	4643      	mov	r3, r8
 8000832:	4203      	tst	r3, r0
 8000834:	d106      	bne.n	8000844 <__aeabi_fmul+0x218>
 8000836:	4644      	mov	r4, r8
 8000838:	4304      	orrs	r4, r0
 800083a:	0264      	lsls	r4, r4, #9
 800083c:	0039      	movs	r1, r7
 800083e:	20ff      	movs	r0, #255	; 0xff
 8000840:	0a64      	lsrs	r4, r4, #9
 8000842:	e739      	b.n	80006b8 <__aeabi_fmul+0x8c>
 8000844:	2080      	movs	r0, #128	; 0x80
 8000846:	03c0      	lsls	r0, r0, #15
 8000848:	4304      	orrs	r4, r0
 800084a:	0264      	lsls	r4, r4, #9
 800084c:	0031      	movs	r1, r6
 800084e:	20ff      	movs	r0, #255	; 0xff
 8000850:	0a64      	lsrs	r4, r4, #9
 8000852:	e731      	b.n	80006b8 <__aeabi_fmul+0x8c>
 8000854:	0028      	movs	r0, r5
 8000856:	e765      	b.n	8000724 <__aeabi_fmul+0xf8>
 8000858:	01a4      	lsls	r4, r4, #6
 800085a:	2000      	movs	r0, #0
 800085c:	0a64      	lsrs	r4, r4, #9
 800085e:	e72b      	b.n	80006b8 <__aeabi_fmul+0x8c>
 8000860:	2080      	movs	r0, #128	; 0x80
 8000862:	03c0      	lsls	r0, r0, #15
 8000864:	4304      	orrs	r4, r0
 8000866:	0264      	lsls	r4, r4, #9
 8000868:	20ff      	movs	r0, #255	; 0xff
 800086a:	0a64      	lsrs	r4, r4, #9
 800086c:	e724      	b.n	80006b8 <__aeabi_fmul+0x8c>
 800086e:	46c0      	nop			; (mov r8, r8)
 8000870:	08005104 	.word	0x08005104
 8000874:	f7ffffff 	.word	0xf7ffffff

08000878 <__aeabi_ui2f>:
 8000878:	b570      	push	{r4, r5, r6, lr}
 800087a:	1e05      	subs	r5, r0, #0
 800087c:	d00e      	beq.n	800089c <__aeabi_ui2f+0x24>
 800087e:	f000 ffc7 	bl	8001810 <__clzsi2>
 8000882:	239e      	movs	r3, #158	; 0x9e
 8000884:	0004      	movs	r4, r0
 8000886:	1a1b      	subs	r3, r3, r0
 8000888:	2b96      	cmp	r3, #150	; 0x96
 800088a:	dc0c      	bgt.n	80008a6 <__aeabi_ui2f+0x2e>
 800088c:	2808      	cmp	r0, #8
 800088e:	dd01      	ble.n	8000894 <__aeabi_ui2f+0x1c>
 8000890:	3c08      	subs	r4, #8
 8000892:	40a5      	lsls	r5, r4
 8000894:	026d      	lsls	r5, r5, #9
 8000896:	0a6d      	lsrs	r5, r5, #9
 8000898:	b2d8      	uxtb	r0, r3
 800089a:	e001      	b.n	80008a0 <__aeabi_ui2f+0x28>
 800089c:	2000      	movs	r0, #0
 800089e:	2500      	movs	r5, #0
 80008a0:	05c0      	lsls	r0, r0, #23
 80008a2:	4328      	orrs	r0, r5
 80008a4:	bd70      	pop	{r4, r5, r6, pc}
 80008a6:	2b99      	cmp	r3, #153	; 0x99
 80008a8:	dd09      	ble.n	80008be <__aeabi_ui2f+0x46>
 80008aa:	0002      	movs	r2, r0
 80008ac:	0029      	movs	r1, r5
 80008ae:	321b      	adds	r2, #27
 80008b0:	4091      	lsls	r1, r2
 80008b2:	1e4a      	subs	r2, r1, #1
 80008b4:	4191      	sbcs	r1, r2
 80008b6:	2205      	movs	r2, #5
 80008b8:	1a12      	subs	r2, r2, r0
 80008ba:	40d5      	lsrs	r5, r2
 80008bc:	430d      	orrs	r5, r1
 80008be:	2c05      	cmp	r4, #5
 80008c0:	dc12      	bgt.n	80008e8 <__aeabi_ui2f+0x70>
 80008c2:	0029      	movs	r1, r5
 80008c4:	4e0c      	ldr	r6, [pc, #48]	; (80008f8 <__aeabi_ui2f+0x80>)
 80008c6:	4031      	ands	r1, r6
 80008c8:	076a      	lsls	r2, r5, #29
 80008ca:	d009      	beq.n	80008e0 <__aeabi_ui2f+0x68>
 80008cc:	200f      	movs	r0, #15
 80008ce:	4028      	ands	r0, r5
 80008d0:	2804      	cmp	r0, #4
 80008d2:	d005      	beq.n	80008e0 <__aeabi_ui2f+0x68>
 80008d4:	3104      	adds	r1, #4
 80008d6:	014a      	lsls	r2, r1, #5
 80008d8:	d502      	bpl.n	80008e0 <__aeabi_ui2f+0x68>
 80008da:	239f      	movs	r3, #159	; 0x9f
 80008dc:	4031      	ands	r1, r6
 80008de:	1b1b      	subs	r3, r3, r4
 80008e0:	0189      	lsls	r1, r1, #6
 80008e2:	0a4d      	lsrs	r5, r1, #9
 80008e4:	b2d8      	uxtb	r0, r3
 80008e6:	e7db      	b.n	80008a0 <__aeabi_ui2f+0x28>
 80008e8:	1f62      	subs	r2, r4, #5
 80008ea:	4095      	lsls	r5, r2
 80008ec:	0029      	movs	r1, r5
 80008ee:	4e02      	ldr	r6, [pc, #8]	; (80008f8 <__aeabi_ui2f+0x80>)
 80008f0:	4031      	ands	r1, r6
 80008f2:	076a      	lsls	r2, r5, #29
 80008f4:	d0f4      	beq.n	80008e0 <__aeabi_ui2f+0x68>
 80008f6:	e7e9      	b.n	80008cc <__aeabi_ui2f+0x54>
 80008f8:	fbffffff 	.word	0xfbffffff

080008fc <__aeabi_dadd>:
 80008fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008fe:	464f      	mov	r7, r9
 8000900:	4646      	mov	r6, r8
 8000902:	46d6      	mov	lr, sl
 8000904:	000d      	movs	r5, r1
 8000906:	0004      	movs	r4, r0
 8000908:	b5c0      	push	{r6, r7, lr}
 800090a:	001f      	movs	r7, r3
 800090c:	0011      	movs	r1, r2
 800090e:	0328      	lsls	r0, r5, #12
 8000910:	0f62      	lsrs	r2, r4, #29
 8000912:	0a40      	lsrs	r0, r0, #9
 8000914:	4310      	orrs	r0, r2
 8000916:	007a      	lsls	r2, r7, #1
 8000918:	0d52      	lsrs	r2, r2, #21
 800091a:	00e3      	lsls	r3, r4, #3
 800091c:	033c      	lsls	r4, r7, #12
 800091e:	4691      	mov	r9, r2
 8000920:	0a64      	lsrs	r4, r4, #9
 8000922:	0ffa      	lsrs	r2, r7, #31
 8000924:	0f4f      	lsrs	r7, r1, #29
 8000926:	006e      	lsls	r6, r5, #1
 8000928:	4327      	orrs	r7, r4
 800092a:	4692      	mov	sl, r2
 800092c:	46b8      	mov	r8, r7
 800092e:	0d76      	lsrs	r6, r6, #21
 8000930:	0fed      	lsrs	r5, r5, #31
 8000932:	00c9      	lsls	r1, r1, #3
 8000934:	4295      	cmp	r5, r2
 8000936:	d100      	bne.n	800093a <__aeabi_dadd+0x3e>
 8000938:	e099      	b.n	8000a6e <__aeabi_dadd+0x172>
 800093a:	464c      	mov	r4, r9
 800093c:	1b34      	subs	r4, r6, r4
 800093e:	46a4      	mov	ip, r4
 8000940:	2c00      	cmp	r4, #0
 8000942:	dc00      	bgt.n	8000946 <__aeabi_dadd+0x4a>
 8000944:	e07c      	b.n	8000a40 <__aeabi_dadd+0x144>
 8000946:	464a      	mov	r2, r9
 8000948:	2a00      	cmp	r2, #0
 800094a:	d100      	bne.n	800094e <__aeabi_dadd+0x52>
 800094c:	e0b8      	b.n	8000ac0 <__aeabi_dadd+0x1c4>
 800094e:	4ac5      	ldr	r2, [pc, #788]	; (8000c64 <__aeabi_dadd+0x368>)
 8000950:	4296      	cmp	r6, r2
 8000952:	d100      	bne.n	8000956 <__aeabi_dadd+0x5a>
 8000954:	e11c      	b.n	8000b90 <__aeabi_dadd+0x294>
 8000956:	2280      	movs	r2, #128	; 0x80
 8000958:	003c      	movs	r4, r7
 800095a:	0412      	lsls	r2, r2, #16
 800095c:	4314      	orrs	r4, r2
 800095e:	46a0      	mov	r8, r4
 8000960:	4662      	mov	r2, ip
 8000962:	2a38      	cmp	r2, #56	; 0x38
 8000964:	dd00      	ble.n	8000968 <__aeabi_dadd+0x6c>
 8000966:	e161      	b.n	8000c2c <__aeabi_dadd+0x330>
 8000968:	2a1f      	cmp	r2, #31
 800096a:	dd00      	ble.n	800096e <__aeabi_dadd+0x72>
 800096c:	e1cc      	b.n	8000d08 <__aeabi_dadd+0x40c>
 800096e:	4664      	mov	r4, ip
 8000970:	2220      	movs	r2, #32
 8000972:	1b12      	subs	r2, r2, r4
 8000974:	4644      	mov	r4, r8
 8000976:	4094      	lsls	r4, r2
 8000978:	000f      	movs	r7, r1
 800097a:	46a1      	mov	r9, r4
 800097c:	4664      	mov	r4, ip
 800097e:	4091      	lsls	r1, r2
 8000980:	40e7      	lsrs	r7, r4
 8000982:	464c      	mov	r4, r9
 8000984:	1e4a      	subs	r2, r1, #1
 8000986:	4191      	sbcs	r1, r2
 8000988:	433c      	orrs	r4, r7
 800098a:	4642      	mov	r2, r8
 800098c:	4321      	orrs	r1, r4
 800098e:	4664      	mov	r4, ip
 8000990:	40e2      	lsrs	r2, r4
 8000992:	1a80      	subs	r0, r0, r2
 8000994:	1a5c      	subs	r4, r3, r1
 8000996:	42a3      	cmp	r3, r4
 8000998:	419b      	sbcs	r3, r3
 800099a:	425f      	negs	r7, r3
 800099c:	1bc7      	subs	r7, r0, r7
 800099e:	023b      	lsls	r3, r7, #8
 80009a0:	d400      	bmi.n	80009a4 <__aeabi_dadd+0xa8>
 80009a2:	e0d0      	b.n	8000b46 <__aeabi_dadd+0x24a>
 80009a4:	027f      	lsls	r7, r7, #9
 80009a6:	0a7f      	lsrs	r7, r7, #9
 80009a8:	2f00      	cmp	r7, #0
 80009aa:	d100      	bne.n	80009ae <__aeabi_dadd+0xb2>
 80009ac:	e0ff      	b.n	8000bae <__aeabi_dadd+0x2b2>
 80009ae:	0038      	movs	r0, r7
 80009b0:	f000 ff2e 	bl	8001810 <__clzsi2>
 80009b4:	0001      	movs	r1, r0
 80009b6:	3908      	subs	r1, #8
 80009b8:	2320      	movs	r3, #32
 80009ba:	0022      	movs	r2, r4
 80009bc:	1a5b      	subs	r3, r3, r1
 80009be:	408f      	lsls	r7, r1
 80009c0:	40da      	lsrs	r2, r3
 80009c2:	408c      	lsls	r4, r1
 80009c4:	4317      	orrs	r7, r2
 80009c6:	42b1      	cmp	r1, r6
 80009c8:	da00      	bge.n	80009cc <__aeabi_dadd+0xd0>
 80009ca:	e0ff      	b.n	8000bcc <__aeabi_dadd+0x2d0>
 80009cc:	1b89      	subs	r1, r1, r6
 80009ce:	1c4b      	adds	r3, r1, #1
 80009d0:	2b1f      	cmp	r3, #31
 80009d2:	dd00      	ble.n	80009d6 <__aeabi_dadd+0xda>
 80009d4:	e0a8      	b.n	8000b28 <__aeabi_dadd+0x22c>
 80009d6:	2220      	movs	r2, #32
 80009d8:	0039      	movs	r1, r7
 80009da:	1ad2      	subs	r2, r2, r3
 80009dc:	0020      	movs	r0, r4
 80009de:	4094      	lsls	r4, r2
 80009e0:	4091      	lsls	r1, r2
 80009e2:	40d8      	lsrs	r0, r3
 80009e4:	1e62      	subs	r2, r4, #1
 80009e6:	4194      	sbcs	r4, r2
 80009e8:	40df      	lsrs	r7, r3
 80009ea:	2600      	movs	r6, #0
 80009ec:	4301      	orrs	r1, r0
 80009ee:	430c      	orrs	r4, r1
 80009f0:	0763      	lsls	r3, r4, #29
 80009f2:	d009      	beq.n	8000a08 <__aeabi_dadd+0x10c>
 80009f4:	230f      	movs	r3, #15
 80009f6:	4023      	ands	r3, r4
 80009f8:	2b04      	cmp	r3, #4
 80009fa:	d005      	beq.n	8000a08 <__aeabi_dadd+0x10c>
 80009fc:	1d23      	adds	r3, r4, #4
 80009fe:	42a3      	cmp	r3, r4
 8000a00:	41a4      	sbcs	r4, r4
 8000a02:	4264      	negs	r4, r4
 8000a04:	193f      	adds	r7, r7, r4
 8000a06:	001c      	movs	r4, r3
 8000a08:	023b      	lsls	r3, r7, #8
 8000a0a:	d400      	bmi.n	8000a0e <__aeabi_dadd+0x112>
 8000a0c:	e09e      	b.n	8000b4c <__aeabi_dadd+0x250>
 8000a0e:	4b95      	ldr	r3, [pc, #596]	; (8000c64 <__aeabi_dadd+0x368>)
 8000a10:	3601      	adds	r6, #1
 8000a12:	429e      	cmp	r6, r3
 8000a14:	d100      	bne.n	8000a18 <__aeabi_dadd+0x11c>
 8000a16:	e0b7      	b.n	8000b88 <__aeabi_dadd+0x28c>
 8000a18:	4a93      	ldr	r2, [pc, #588]	; (8000c68 <__aeabi_dadd+0x36c>)
 8000a1a:	08e4      	lsrs	r4, r4, #3
 8000a1c:	4017      	ands	r7, r2
 8000a1e:	077b      	lsls	r3, r7, #29
 8000a20:	0571      	lsls	r1, r6, #21
 8000a22:	027f      	lsls	r7, r7, #9
 8000a24:	4323      	orrs	r3, r4
 8000a26:	0b3f      	lsrs	r7, r7, #12
 8000a28:	0d4a      	lsrs	r2, r1, #21
 8000a2a:	0512      	lsls	r2, r2, #20
 8000a2c:	433a      	orrs	r2, r7
 8000a2e:	07ed      	lsls	r5, r5, #31
 8000a30:	432a      	orrs	r2, r5
 8000a32:	0018      	movs	r0, r3
 8000a34:	0011      	movs	r1, r2
 8000a36:	bce0      	pop	{r5, r6, r7}
 8000a38:	46ba      	mov	sl, r7
 8000a3a:	46b1      	mov	r9, r6
 8000a3c:	46a8      	mov	r8, r5
 8000a3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a40:	2c00      	cmp	r4, #0
 8000a42:	d04b      	beq.n	8000adc <__aeabi_dadd+0x1e0>
 8000a44:	464c      	mov	r4, r9
 8000a46:	1ba4      	subs	r4, r4, r6
 8000a48:	46a4      	mov	ip, r4
 8000a4a:	2e00      	cmp	r6, #0
 8000a4c:	d000      	beq.n	8000a50 <__aeabi_dadd+0x154>
 8000a4e:	e123      	b.n	8000c98 <__aeabi_dadd+0x39c>
 8000a50:	0004      	movs	r4, r0
 8000a52:	431c      	orrs	r4, r3
 8000a54:	d100      	bne.n	8000a58 <__aeabi_dadd+0x15c>
 8000a56:	e1af      	b.n	8000db8 <__aeabi_dadd+0x4bc>
 8000a58:	4662      	mov	r2, ip
 8000a5a:	1e54      	subs	r4, r2, #1
 8000a5c:	2a01      	cmp	r2, #1
 8000a5e:	d100      	bne.n	8000a62 <__aeabi_dadd+0x166>
 8000a60:	e215      	b.n	8000e8e <__aeabi_dadd+0x592>
 8000a62:	4d80      	ldr	r5, [pc, #512]	; (8000c64 <__aeabi_dadd+0x368>)
 8000a64:	45ac      	cmp	ip, r5
 8000a66:	d100      	bne.n	8000a6a <__aeabi_dadd+0x16e>
 8000a68:	e1c8      	b.n	8000dfc <__aeabi_dadd+0x500>
 8000a6a:	46a4      	mov	ip, r4
 8000a6c:	e11b      	b.n	8000ca6 <__aeabi_dadd+0x3aa>
 8000a6e:	464a      	mov	r2, r9
 8000a70:	1ab2      	subs	r2, r6, r2
 8000a72:	4694      	mov	ip, r2
 8000a74:	2a00      	cmp	r2, #0
 8000a76:	dc00      	bgt.n	8000a7a <__aeabi_dadd+0x17e>
 8000a78:	e0ac      	b.n	8000bd4 <__aeabi_dadd+0x2d8>
 8000a7a:	464a      	mov	r2, r9
 8000a7c:	2a00      	cmp	r2, #0
 8000a7e:	d043      	beq.n	8000b08 <__aeabi_dadd+0x20c>
 8000a80:	4a78      	ldr	r2, [pc, #480]	; (8000c64 <__aeabi_dadd+0x368>)
 8000a82:	4296      	cmp	r6, r2
 8000a84:	d100      	bne.n	8000a88 <__aeabi_dadd+0x18c>
 8000a86:	e1af      	b.n	8000de8 <__aeabi_dadd+0x4ec>
 8000a88:	2280      	movs	r2, #128	; 0x80
 8000a8a:	003c      	movs	r4, r7
 8000a8c:	0412      	lsls	r2, r2, #16
 8000a8e:	4314      	orrs	r4, r2
 8000a90:	46a0      	mov	r8, r4
 8000a92:	4662      	mov	r2, ip
 8000a94:	2a38      	cmp	r2, #56	; 0x38
 8000a96:	dc67      	bgt.n	8000b68 <__aeabi_dadd+0x26c>
 8000a98:	2a1f      	cmp	r2, #31
 8000a9a:	dc00      	bgt.n	8000a9e <__aeabi_dadd+0x1a2>
 8000a9c:	e15f      	b.n	8000d5e <__aeabi_dadd+0x462>
 8000a9e:	4647      	mov	r7, r8
 8000aa0:	3a20      	subs	r2, #32
 8000aa2:	40d7      	lsrs	r7, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	2a20      	cmp	r2, #32
 8000aa8:	d005      	beq.n	8000ab6 <__aeabi_dadd+0x1ba>
 8000aaa:	4664      	mov	r4, ip
 8000aac:	2240      	movs	r2, #64	; 0x40
 8000aae:	1b12      	subs	r2, r2, r4
 8000ab0:	4644      	mov	r4, r8
 8000ab2:	4094      	lsls	r4, r2
 8000ab4:	4321      	orrs	r1, r4
 8000ab6:	1e4a      	subs	r2, r1, #1
 8000ab8:	4191      	sbcs	r1, r2
 8000aba:	000c      	movs	r4, r1
 8000abc:	433c      	orrs	r4, r7
 8000abe:	e057      	b.n	8000b70 <__aeabi_dadd+0x274>
 8000ac0:	003a      	movs	r2, r7
 8000ac2:	430a      	orrs	r2, r1
 8000ac4:	d100      	bne.n	8000ac8 <__aeabi_dadd+0x1cc>
 8000ac6:	e105      	b.n	8000cd4 <__aeabi_dadd+0x3d8>
 8000ac8:	0022      	movs	r2, r4
 8000aca:	3a01      	subs	r2, #1
 8000acc:	2c01      	cmp	r4, #1
 8000ace:	d100      	bne.n	8000ad2 <__aeabi_dadd+0x1d6>
 8000ad0:	e182      	b.n	8000dd8 <__aeabi_dadd+0x4dc>
 8000ad2:	4c64      	ldr	r4, [pc, #400]	; (8000c64 <__aeabi_dadd+0x368>)
 8000ad4:	45a4      	cmp	ip, r4
 8000ad6:	d05b      	beq.n	8000b90 <__aeabi_dadd+0x294>
 8000ad8:	4694      	mov	ip, r2
 8000ada:	e741      	b.n	8000960 <__aeabi_dadd+0x64>
 8000adc:	4c63      	ldr	r4, [pc, #396]	; (8000c6c <__aeabi_dadd+0x370>)
 8000ade:	1c77      	adds	r7, r6, #1
 8000ae0:	4227      	tst	r7, r4
 8000ae2:	d000      	beq.n	8000ae6 <__aeabi_dadd+0x1ea>
 8000ae4:	e0c4      	b.n	8000c70 <__aeabi_dadd+0x374>
 8000ae6:	0004      	movs	r4, r0
 8000ae8:	431c      	orrs	r4, r3
 8000aea:	2e00      	cmp	r6, #0
 8000aec:	d000      	beq.n	8000af0 <__aeabi_dadd+0x1f4>
 8000aee:	e169      	b.n	8000dc4 <__aeabi_dadd+0x4c8>
 8000af0:	2c00      	cmp	r4, #0
 8000af2:	d100      	bne.n	8000af6 <__aeabi_dadd+0x1fa>
 8000af4:	e1bf      	b.n	8000e76 <__aeabi_dadd+0x57a>
 8000af6:	4644      	mov	r4, r8
 8000af8:	430c      	orrs	r4, r1
 8000afa:	d000      	beq.n	8000afe <__aeabi_dadd+0x202>
 8000afc:	e1d0      	b.n	8000ea0 <__aeabi_dadd+0x5a4>
 8000afe:	0742      	lsls	r2, r0, #29
 8000b00:	08db      	lsrs	r3, r3, #3
 8000b02:	4313      	orrs	r3, r2
 8000b04:	08c0      	lsrs	r0, r0, #3
 8000b06:	e029      	b.n	8000b5c <__aeabi_dadd+0x260>
 8000b08:	003a      	movs	r2, r7
 8000b0a:	430a      	orrs	r2, r1
 8000b0c:	d100      	bne.n	8000b10 <__aeabi_dadd+0x214>
 8000b0e:	e170      	b.n	8000df2 <__aeabi_dadd+0x4f6>
 8000b10:	4662      	mov	r2, ip
 8000b12:	4664      	mov	r4, ip
 8000b14:	3a01      	subs	r2, #1
 8000b16:	2c01      	cmp	r4, #1
 8000b18:	d100      	bne.n	8000b1c <__aeabi_dadd+0x220>
 8000b1a:	e0e0      	b.n	8000cde <__aeabi_dadd+0x3e2>
 8000b1c:	4c51      	ldr	r4, [pc, #324]	; (8000c64 <__aeabi_dadd+0x368>)
 8000b1e:	45a4      	cmp	ip, r4
 8000b20:	d100      	bne.n	8000b24 <__aeabi_dadd+0x228>
 8000b22:	e161      	b.n	8000de8 <__aeabi_dadd+0x4ec>
 8000b24:	4694      	mov	ip, r2
 8000b26:	e7b4      	b.n	8000a92 <__aeabi_dadd+0x196>
 8000b28:	003a      	movs	r2, r7
 8000b2a:	391f      	subs	r1, #31
 8000b2c:	40ca      	lsrs	r2, r1
 8000b2e:	0011      	movs	r1, r2
 8000b30:	2b20      	cmp	r3, #32
 8000b32:	d003      	beq.n	8000b3c <__aeabi_dadd+0x240>
 8000b34:	2240      	movs	r2, #64	; 0x40
 8000b36:	1ad3      	subs	r3, r2, r3
 8000b38:	409f      	lsls	r7, r3
 8000b3a:	433c      	orrs	r4, r7
 8000b3c:	1e63      	subs	r3, r4, #1
 8000b3e:	419c      	sbcs	r4, r3
 8000b40:	2700      	movs	r7, #0
 8000b42:	2600      	movs	r6, #0
 8000b44:	430c      	orrs	r4, r1
 8000b46:	0763      	lsls	r3, r4, #29
 8000b48:	d000      	beq.n	8000b4c <__aeabi_dadd+0x250>
 8000b4a:	e753      	b.n	80009f4 <__aeabi_dadd+0xf8>
 8000b4c:	46b4      	mov	ip, r6
 8000b4e:	08e4      	lsrs	r4, r4, #3
 8000b50:	077b      	lsls	r3, r7, #29
 8000b52:	4323      	orrs	r3, r4
 8000b54:	08f8      	lsrs	r0, r7, #3
 8000b56:	4a43      	ldr	r2, [pc, #268]	; (8000c64 <__aeabi_dadd+0x368>)
 8000b58:	4594      	cmp	ip, r2
 8000b5a:	d01d      	beq.n	8000b98 <__aeabi_dadd+0x29c>
 8000b5c:	4662      	mov	r2, ip
 8000b5e:	0307      	lsls	r7, r0, #12
 8000b60:	0552      	lsls	r2, r2, #21
 8000b62:	0b3f      	lsrs	r7, r7, #12
 8000b64:	0d52      	lsrs	r2, r2, #21
 8000b66:	e760      	b.n	8000a2a <__aeabi_dadd+0x12e>
 8000b68:	4644      	mov	r4, r8
 8000b6a:	430c      	orrs	r4, r1
 8000b6c:	1e62      	subs	r2, r4, #1
 8000b6e:	4194      	sbcs	r4, r2
 8000b70:	18e4      	adds	r4, r4, r3
 8000b72:	429c      	cmp	r4, r3
 8000b74:	419b      	sbcs	r3, r3
 8000b76:	425f      	negs	r7, r3
 8000b78:	183f      	adds	r7, r7, r0
 8000b7a:	023b      	lsls	r3, r7, #8
 8000b7c:	d5e3      	bpl.n	8000b46 <__aeabi_dadd+0x24a>
 8000b7e:	4b39      	ldr	r3, [pc, #228]	; (8000c64 <__aeabi_dadd+0x368>)
 8000b80:	3601      	adds	r6, #1
 8000b82:	429e      	cmp	r6, r3
 8000b84:	d000      	beq.n	8000b88 <__aeabi_dadd+0x28c>
 8000b86:	e0b5      	b.n	8000cf4 <__aeabi_dadd+0x3f8>
 8000b88:	0032      	movs	r2, r6
 8000b8a:	2700      	movs	r7, #0
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	e74c      	b.n	8000a2a <__aeabi_dadd+0x12e>
 8000b90:	0742      	lsls	r2, r0, #29
 8000b92:	08db      	lsrs	r3, r3, #3
 8000b94:	4313      	orrs	r3, r2
 8000b96:	08c0      	lsrs	r0, r0, #3
 8000b98:	001a      	movs	r2, r3
 8000b9a:	4302      	orrs	r2, r0
 8000b9c:	d100      	bne.n	8000ba0 <__aeabi_dadd+0x2a4>
 8000b9e:	e1e1      	b.n	8000f64 <__aeabi_dadd+0x668>
 8000ba0:	2780      	movs	r7, #128	; 0x80
 8000ba2:	033f      	lsls	r7, r7, #12
 8000ba4:	4307      	orrs	r7, r0
 8000ba6:	033f      	lsls	r7, r7, #12
 8000ba8:	4a2e      	ldr	r2, [pc, #184]	; (8000c64 <__aeabi_dadd+0x368>)
 8000baa:	0b3f      	lsrs	r7, r7, #12
 8000bac:	e73d      	b.n	8000a2a <__aeabi_dadd+0x12e>
 8000bae:	0020      	movs	r0, r4
 8000bb0:	f000 fe2e 	bl	8001810 <__clzsi2>
 8000bb4:	0001      	movs	r1, r0
 8000bb6:	3118      	adds	r1, #24
 8000bb8:	291f      	cmp	r1, #31
 8000bba:	dc00      	bgt.n	8000bbe <__aeabi_dadd+0x2c2>
 8000bbc:	e6fc      	b.n	80009b8 <__aeabi_dadd+0xbc>
 8000bbe:	3808      	subs	r0, #8
 8000bc0:	4084      	lsls	r4, r0
 8000bc2:	0027      	movs	r7, r4
 8000bc4:	2400      	movs	r4, #0
 8000bc6:	42b1      	cmp	r1, r6
 8000bc8:	db00      	blt.n	8000bcc <__aeabi_dadd+0x2d0>
 8000bca:	e6ff      	b.n	80009cc <__aeabi_dadd+0xd0>
 8000bcc:	4a26      	ldr	r2, [pc, #152]	; (8000c68 <__aeabi_dadd+0x36c>)
 8000bce:	1a76      	subs	r6, r6, r1
 8000bd0:	4017      	ands	r7, r2
 8000bd2:	e70d      	b.n	80009f0 <__aeabi_dadd+0xf4>
 8000bd4:	2a00      	cmp	r2, #0
 8000bd6:	d02f      	beq.n	8000c38 <__aeabi_dadd+0x33c>
 8000bd8:	464a      	mov	r2, r9
 8000bda:	1b92      	subs	r2, r2, r6
 8000bdc:	4694      	mov	ip, r2
 8000bde:	2e00      	cmp	r6, #0
 8000be0:	d100      	bne.n	8000be4 <__aeabi_dadd+0x2e8>
 8000be2:	e0ad      	b.n	8000d40 <__aeabi_dadd+0x444>
 8000be4:	4a1f      	ldr	r2, [pc, #124]	; (8000c64 <__aeabi_dadd+0x368>)
 8000be6:	4591      	cmp	r9, r2
 8000be8:	d100      	bne.n	8000bec <__aeabi_dadd+0x2f0>
 8000bea:	e10f      	b.n	8000e0c <__aeabi_dadd+0x510>
 8000bec:	2280      	movs	r2, #128	; 0x80
 8000bee:	0412      	lsls	r2, r2, #16
 8000bf0:	4310      	orrs	r0, r2
 8000bf2:	4662      	mov	r2, ip
 8000bf4:	2a38      	cmp	r2, #56	; 0x38
 8000bf6:	dd00      	ble.n	8000bfa <__aeabi_dadd+0x2fe>
 8000bf8:	e10f      	b.n	8000e1a <__aeabi_dadd+0x51e>
 8000bfa:	2a1f      	cmp	r2, #31
 8000bfc:	dd00      	ble.n	8000c00 <__aeabi_dadd+0x304>
 8000bfe:	e180      	b.n	8000f02 <__aeabi_dadd+0x606>
 8000c00:	4664      	mov	r4, ip
 8000c02:	2220      	movs	r2, #32
 8000c04:	001e      	movs	r6, r3
 8000c06:	1b12      	subs	r2, r2, r4
 8000c08:	4667      	mov	r7, ip
 8000c0a:	0004      	movs	r4, r0
 8000c0c:	4093      	lsls	r3, r2
 8000c0e:	4094      	lsls	r4, r2
 8000c10:	40fe      	lsrs	r6, r7
 8000c12:	1e5a      	subs	r2, r3, #1
 8000c14:	4193      	sbcs	r3, r2
 8000c16:	40f8      	lsrs	r0, r7
 8000c18:	4334      	orrs	r4, r6
 8000c1a:	431c      	orrs	r4, r3
 8000c1c:	4480      	add	r8, r0
 8000c1e:	1864      	adds	r4, r4, r1
 8000c20:	428c      	cmp	r4, r1
 8000c22:	41bf      	sbcs	r7, r7
 8000c24:	427f      	negs	r7, r7
 8000c26:	464e      	mov	r6, r9
 8000c28:	4447      	add	r7, r8
 8000c2a:	e7a6      	b.n	8000b7a <__aeabi_dadd+0x27e>
 8000c2c:	4642      	mov	r2, r8
 8000c2e:	430a      	orrs	r2, r1
 8000c30:	0011      	movs	r1, r2
 8000c32:	1e4a      	subs	r2, r1, #1
 8000c34:	4191      	sbcs	r1, r2
 8000c36:	e6ad      	b.n	8000994 <__aeabi_dadd+0x98>
 8000c38:	4c0c      	ldr	r4, [pc, #48]	; (8000c6c <__aeabi_dadd+0x370>)
 8000c3a:	1c72      	adds	r2, r6, #1
 8000c3c:	4222      	tst	r2, r4
 8000c3e:	d000      	beq.n	8000c42 <__aeabi_dadd+0x346>
 8000c40:	e0a1      	b.n	8000d86 <__aeabi_dadd+0x48a>
 8000c42:	0002      	movs	r2, r0
 8000c44:	431a      	orrs	r2, r3
 8000c46:	2e00      	cmp	r6, #0
 8000c48:	d000      	beq.n	8000c4c <__aeabi_dadd+0x350>
 8000c4a:	e0fa      	b.n	8000e42 <__aeabi_dadd+0x546>
 8000c4c:	2a00      	cmp	r2, #0
 8000c4e:	d100      	bne.n	8000c52 <__aeabi_dadd+0x356>
 8000c50:	e145      	b.n	8000ede <__aeabi_dadd+0x5e2>
 8000c52:	003a      	movs	r2, r7
 8000c54:	430a      	orrs	r2, r1
 8000c56:	d000      	beq.n	8000c5a <__aeabi_dadd+0x35e>
 8000c58:	e146      	b.n	8000ee8 <__aeabi_dadd+0x5ec>
 8000c5a:	0742      	lsls	r2, r0, #29
 8000c5c:	08db      	lsrs	r3, r3, #3
 8000c5e:	4313      	orrs	r3, r2
 8000c60:	08c0      	lsrs	r0, r0, #3
 8000c62:	e77b      	b.n	8000b5c <__aeabi_dadd+0x260>
 8000c64:	000007ff 	.word	0x000007ff
 8000c68:	ff7fffff 	.word	0xff7fffff
 8000c6c:	000007fe 	.word	0x000007fe
 8000c70:	4647      	mov	r7, r8
 8000c72:	1a5c      	subs	r4, r3, r1
 8000c74:	1bc2      	subs	r2, r0, r7
 8000c76:	42a3      	cmp	r3, r4
 8000c78:	41bf      	sbcs	r7, r7
 8000c7a:	427f      	negs	r7, r7
 8000c7c:	46b9      	mov	r9, r7
 8000c7e:	0017      	movs	r7, r2
 8000c80:	464a      	mov	r2, r9
 8000c82:	1abf      	subs	r7, r7, r2
 8000c84:	023a      	lsls	r2, r7, #8
 8000c86:	d500      	bpl.n	8000c8a <__aeabi_dadd+0x38e>
 8000c88:	e08d      	b.n	8000da6 <__aeabi_dadd+0x4aa>
 8000c8a:	0023      	movs	r3, r4
 8000c8c:	433b      	orrs	r3, r7
 8000c8e:	d000      	beq.n	8000c92 <__aeabi_dadd+0x396>
 8000c90:	e68a      	b.n	80009a8 <__aeabi_dadd+0xac>
 8000c92:	2000      	movs	r0, #0
 8000c94:	2500      	movs	r5, #0
 8000c96:	e761      	b.n	8000b5c <__aeabi_dadd+0x260>
 8000c98:	4cb4      	ldr	r4, [pc, #720]	; (8000f6c <__aeabi_dadd+0x670>)
 8000c9a:	45a1      	cmp	r9, r4
 8000c9c:	d100      	bne.n	8000ca0 <__aeabi_dadd+0x3a4>
 8000c9e:	e0ad      	b.n	8000dfc <__aeabi_dadd+0x500>
 8000ca0:	2480      	movs	r4, #128	; 0x80
 8000ca2:	0424      	lsls	r4, r4, #16
 8000ca4:	4320      	orrs	r0, r4
 8000ca6:	4664      	mov	r4, ip
 8000ca8:	2c38      	cmp	r4, #56	; 0x38
 8000caa:	dc3d      	bgt.n	8000d28 <__aeabi_dadd+0x42c>
 8000cac:	4662      	mov	r2, ip
 8000cae:	2c1f      	cmp	r4, #31
 8000cb0:	dd00      	ble.n	8000cb4 <__aeabi_dadd+0x3b8>
 8000cb2:	e0b7      	b.n	8000e24 <__aeabi_dadd+0x528>
 8000cb4:	2520      	movs	r5, #32
 8000cb6:	001e      	movs	r6, r3
 8000cb8:	1b2d      	subs	r5, r5, r4
 8000cba:	0004      	movs	r4, r0
 8000cbc:	40ab      	lsls	r3, r5
 8000cbe:	40ac      	lsls	r4, r5
 8000cc0:	40d6      	lsrs	r6, r2
 8000cc2:	40d0      	lsrs	r0, r2
 8000cc4:	4642      	mov	r2, r8
 8000cc6:	1e5d      	subs	r5, r3, #1
 8000cc8:	41ab      	sbcs	r3, r5
 8000cca:	4334      	orrs	r4, r6
 8000ccc:	1a12      	subs	r2, r2, r0
 8000cce:	4690      	mov	r8, r2
 8000cd0:	4323      	orrs	r3, r4
 8000cd2:	e02c      	b.n	8000d2e <__aeabi_dadd+0x432>
 8000cd4:	0742      	lsls	r2, r0, #29
 8000cd6:	08db      	lsrs	r3, r3, #3
 8000cd8:	4313      	orrs	r3, r2
 8000cda:	08c0      	lsrs	r0, r0, #3
 8000cdc:	e73b      	b.n	8000b56 <__aeabi_dadd+0x25a>
 8000cde:	185c      	adds	r4, r3, r1
 8000ce0:	429c      	cmp	r4, r3
 8000ce2:	419b      	sbcs	r3, r3
 8000ce4:	4440      	add	r0, r8
 8000ce6:	425b      	negs	r3, r3
 8000ce8:	18c7      	adds	r7, r0, r3
 8000cea:	2601      	movs	r6, #1
 8000cec:	023b      	lsls	r3, r7, #8
 8000cee:	d400      	bmi.n	8000cf2 <__aeabi_dadd+0x3f6>
 8000cf0:	e729      	b.n	8000b46 <__aeabi_dadd+0x24a>
 8000cf2:	2602      	movs	r6, #2
 8000cf4:	4a9e      	ldr	r2, [pc, #632]	; (8000f70 <__aeabi_dadd+0x674>)
 8000cf6:	0863      	lsrs	r3, r4, #1
 8000cf8:	4017      	ands	r7, r2
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	4014      	ands	r4, r2
 8000cfe:	431c      	orrs	r4, r3
 8000d00:	07fb      	lsls	r3, r7, #31
 8000d02:	431c      	orrs	r4, r3
 8000d04:	087f      	lsrs	r7, r7, #1
 8000d06:	e673      	b.n	80009f0 <__aeabi_dadd+0xf4>
 8000d08:	4644      	mov	r4, r8
 8000d0a:	3a20      	subs	r2, #32
 8000d0c:	40d4      	lsrs	r4, r2
 8000d0e:	4662      	mov	r2, ip
 8000d10:	2a20      	cmp	r2, #32
 8000d12:	d005      	beq.n	8000d20 <__aeabi_dadd+0x424>
 8000d14:	4667      	mov	r7, ip
 8000d16:	2240      	movs	r2, #64	; 0x40
 8000d18:	1bd2      	subs	r2, r2, r7
 8000d1a:	4647      	mov	r7, r8
 8000d1c:	4097      	lsls	r7, r2
 8000d1e:	4339      	orrs	r1, r7
 8000d20:	1e4a      	subs	r2, r1, #1
 8000d22:	4191      	sbcs	r1, r2
 8000d24:	4321      	orrs	r1, r4
 8000d26:	e635      	b.n	8000994 <__aeabi_dadd+0x98>
 8000d28:	4303      	orrs	r3, r0
 8000d2a:	1e58      	subs	r0, r3, #1
 8000d2c:	4183      	sbcs	r3, r0
 8000d2e:	1acc      	subs	r4, r1, r3
 8000d30:	42a1      	cmp	r1, r4
 8000d32:	41bf      	sbcs	r7, r7
 8000d34:	4643      	mov	r3, r8
 8000d36:	427f      	negs	r7, r7
 8000d38:	4655      	mov	r5, sl
 8000d3a:	464e      	mov	r6, r9
 8000d3c:	1bdf      	subs	r7, r3, r7
 8000d3e:	e62e      	b.n	800099e <__aeabi_dadd+0xa2>
 8000d40:	0002      	movs	r2, r0
 8000d42:	431a      	orrs	r2, r3
 8000d44:	d100      	bne.n	8000d48 <__aeabi_dadd+0x44c>
 8000d46:	e0bd      	b.n	8000ec4 <__aeabi_dadd+0x5c8>
 8000d48:	4662      	mov	r2, ip
 8000d4a:	4664      	mov	r4, ip
 8000d4c:	3a01      	subs	r2, #1
 8000d4e:	2c01      	cmp	r4, #1
 8000d50:	d100      	bne.n	8000d54 <__aeabi_dadd+0x458>
 8000d52:	e0e5      	b.n	8000f20 <__aeabi_dadd+0x624>
 8000d54:	4c85      	ldr	r4, [pc, #532]	; (8000f6c <__aeabi_dadd+0x670>)
 8000d56:	45a4      	cmp	ip, r4
 8000d58:	d058      	beq.n	8000e0c <__aeabi_dadd+0x510>
 8000d5a:	4694      	mov	ip, r2
 8000d5c:	e749      	b.n	8000bf2 <__aeabi_dadd+0x2f6>
 8000d5e:	4664      	mov	r4, ip
 8000d60:	2220      	movs	r2, #32
 8000d62:	1b12      	subs	r2, r2, r4
 8000d64:	4644      	mov	r4, r8
 8000d66:	4094      	lsls	r4, r2
 8000d68:	000f      	movs	r7, r1
 8000d6a:	46a1      	mov	r9, r4
 8000d6c:	4664      	mov	r4, ip
 8000d6e:	4091      	lsls	r1, r2
 8000d70:	40e7      	lsrs	r7, r4
 8000d72:	464c      	mov	r4, r9
 8000d74:	1e4a      	subs	r2, r1, #1
 8000d76:	4191      	sbcs	r1, r2
 8000d78:	433c      	orrs	r4, r7
 8000d7a:	4642      	mov	r2, r8
 8000d7c:	430c      	orrs	r4, r1
 8000d7e:	4661      	mov	r1, ip
 8000d80:	40ca      	lsrs	r2, r1
 8000d82:	1880      	adds	r0, r0, r2
 8000d84:	e6f4      	b.n	8000b70 <__aeabi_dadd+0x274>
 8000d86:	4c79      	ldr	r4, [pc, #484]	; (8000f6c <__aeabi_dadd+0x670>)
 8000d88:	42a2      	cmp	r2, r4
 8000d8a:	d100      	bne.n	8000d8e <__aeabi_dadd+0x492>
 8000d8c:	e6fd      	b.n	8000b8a <__aeabi_dadd+0x28e>
 8000d8e:	1859      	adds	r1, r3, r1
 8000d90:	4299      	cmp	r1, r3
 8000d92:	419b      	sbcs	r3, r3
 8000d94:	4440      	add	r0, r8
 8000d96:	425f      	negs	r7, r3
 8000d98:	19c7      	adds	r7, r0, r7
 8000d9a:	07fc      	lsls	r4, r7, #31
 8000d9c:	0849      	lsrs	r1, r1, #1
 8000d9e:	0016      	movs	r6, r2
 8000da0:	430c      	orrs	r4, r1
 8000da2:	087f      	lsrs	r7, r7, #1
 8000da4:	e6cf      	b.n	8000b46 <__aeabi_dadd+0x24a>
 8000da6:	1acc      	subs	r4, r1, r3
 8000da8:	42a1      	cmp	r1, r4
 8000daa:	41bf      	sbcs	r7, r7
 8000dac:	4643      	mov	r3, r8
 8000dae:	427f      	negs	r7, r7
 8000db0:	1a18      	subs	r0, r3, r0
 8000db2:	4655      	mov	r5, sl
 8000db4:	1bc7      	subs	r7, r0, r7
 8000db6:	e5f7      	b.n	80009a8 <__aeabi_dadd+0xac>
 8000db8:	08c9      	lsrs	r1, r1, #3
 8000dba:	077b      	lsls	r3, r7, #29
 8000dbc:	4655      	mov	r5, sl
 8000dbe:	430b      	orrs	r3, r1
 8000dc0:	08f8      	lsrs	r0, r7, #3
 8000dc2:	e6c8      	b.n	8000b56 <__aeabi_dadd+0x25a>
 8000dc4:	2c00      	cmp	r4, #0
 8000dc6:	d000      	beq.n	8000dca <__aeabi_dadd+0x4ce>
 8000dc8:	e081      	b.n	8000ece <__aeabi_dadd+0x5d2>
 8000dca:	4643      	mov	r3, r8
 8000dcc:	430b      	orrs	r3, r1
 8000dce:	d115      	bne.n	8000dfc <__aeabi_dadd+0x500>
 8000dd0:	2080      	movs	r0, #128	; 0x80
 8000dd2:	2500      	movs	r5, #0
 8000dd4:	0300      	lsls	r0, r0, #12
 8000dd6:	e6e3      	b.n	8000ba0 <__aeabi_dadd+0x2a4>
 8000dd8:	1a5c      	subs	r4, r3, r1
 8000dda:	42a3      	cmp	r3, r4
 8000ddc:	419b      	sbcs	r3, r3
 8000dde:	1bc7      	subs	r7, r0, r7
 8000de0:	425b      	negs	r3, r3
 8000de2:	2601      	movs	r6, #1
 8000de4:	1aff      	subs	r7, r7, r3
 8000de6:	e5da      	b.n	800099e <__aeabi_dadd+0xa2>
 8000de8:	0742      	lsls	r2, r0, #29
 8000dea:	08db      	lsrs	r3, r3, #3
 8000dec:	4313      	orrs	r3, r2
 8000dee:	08c0      	lsrs	r0, r0, #3
 8000df0:	e6d2      	b.n	8000b98 <__aeabi_dadd+0x29c>
 8000df2:	0742      	lsls	r2, r0, #29
 8000df4:	08db      	lsrs	r3, r3, #3
 8000df6:	4313      	orrs	r3, r2
 8000df8:	08c0      	lsrs	r0, r0, #3
 8000dfa:	e6ac      	b.n	8000b56 <__aeabi_dadd+0x25a>
 8000dfc:	4643      	mov	r3, r8
 8000dfe:	4642      	mov	r2, r8
 8000e00:	08c9      	lsrs	r1, r1, #3
 8000e02:	075b      	lsls	r3, r3, #29
 8000e04:	4655      	mov	r5, sl
 8000e06:	430b      	orrs	r3, r1
 8000e08:	08d0      	lsrs	r0, r2, #3
 8000e0a:	e6c5      	b.n	8000b98 <__aeabi_dadd+0x29c>
 8000e0c:	4643      	mov	r3, r8
 8000e0e:	4642      	mov	r2, r8
 8000e10:	075b      	lsls	r3, r3, #29
 8000e12:	08c9      	lsrs	r1, r1, #3
 8000e14:	430b      	orrs	r3, r1
 8000e16:	08d0      	lsrs	r0, r2, #3
 8000e18:	e6be      	b.n	8000b98 <__aeabi_dadd+0x29c>
 8000e1a:	4303      	orrs	r3, r0
 8000e1c:	001c      	movs	r4, r3
 8000e1e:	1e63      	subs	r3, r4, #1
 8000e20:	419c      	sbcs	r4, r3
 8000e22:	e6fc      	b.n	8000c1e <__aeabi_dadd+0x322>
 8000e24:	0002      	movs	r2, r0
 8000e26:	3c20      	subs	r4, #32
 8000e28:	40e2      	lsrs	r2, r4
 8000e2a:	0014      	movs	r4, r2
 8000e2c:	4662      	mov	r2, ip
 8000e2e:	2a20      	cmp	r2, #32
 8000e30:	d003      	beq.n	8000e3a <__aeabi_dadd+0x53e>
 8000e32:	2540      	movs	r5, #64	; 0x40
 8000e34:	1aad      	subs	r5, r5, r2
 8000e36:	40a8      	lsls	r0, r5
 8000e38:	4303      	orrs	r3, r0
 8000e3a:	1e58      	subs	r0, r3, #1
 8000e3c:	4183      	sbcs	r3, r0
 8000e3e:	4323      	orrs	r3, r4
 8000e40:	e775      	b.n	8000d2e <__aeabi_dadd+0x432>
 8000e42:	2a00      	cmp	r2, #0
 8000e44:	d0e2      	beq.n	8000e0c <__aeabi_dadd+0x510>
 8000e46:	003a      	movs	r2, r7
 8000e48:	430a      	orrs	r2, r1
 8000e4a:	d0cd      	beq.n	8000de8 <__aeabi_dadd+0x4ec>
 8000e4c:	0742      	lsls	r2, r0, #29
 8000e4e:	08db      	lsrs	r3, r3, #3
 8000e50:	4313      	orrs	r3, r2
 8000e52:	2280      	movs	r2, #128	; 0x80
 8000e54:	08c0      	lsrs	r0, r0, #3
 8000e56:	0312      	lsls	r2, r2, #12
 8000e58:	4210      	tst	r0, r2
 8000e5a:	d006      	beq.n	8000e6a <__aeabi_dadd+0x56e>
 8000e5c:	08fc      	lsrs	r4, r7, #3
 8000e5e:	4214      	tst	r4, r2
 8000e60:	d103      	bne.n	8000e6a <__aeabi_dadd+0x56e>
 8000e62:	0020      	movs	r0, r4
 8000e64:	08cb      	lsrs	r3, r1, #3
 8000e66:	077a      	lsls	r2, r7, #29
 8000e68:	4313      	orrs	r3, r2
 8000e6a:	0f5a      	lsrs	r2, r3, #29
 8000e6c:	00db      	lsls	r3, r3, #3
 8000e6e:	0752      	lsls	r2, r2, #29
 8000e70:	08db      	lsrs	r3, r3, #3
 8000e72:	4313      	orrs	r3, r2
 8000e74:	e690      	b.n	8000b98 <__aeabi_dadd+0x29c>
 8000e76:	4643      	mov	r3, r8
 8000e78:	430b      	orrs	r3, r1
 8000e7a:	d100      	bne.n	8000e7e <__aeabi_dadd+0x582>
 8000e7c:	e709      	b.n	8000c92 <__aeabi_dadd+0x396>
 8000e7e:	4643      	mov	r3, r8
 8000e80:	4642      	mov	r2, r8
 8000e82:	08c9      	lsrs	r1, r1, #3
 8000e84:	075b      	lsls	r3, r3, #29
 8000e86:	4655      	mov	r5, sl
 8000e88:	430b      	orrs	r3, r1
 8000e8a:	08d0      	lsrs	r0, r2, #3
 8000e8c:	e666      	b.n	8000b5c <__aeabi_dadd+0x260>
 8000e8e:	1acc      	subs	r4, r1, r3
 8000e90:	42a1      	cmp	r1, r4
 8000e92:	4189      	sbcs	r1, r1
 8000e94:	1a3f      	subs	r7, r7, r0
 8000e96:	4249      	negs	r1, r1
 8000e98:	4655      	mov	r5, sl
 8000e9a:	2601      	movs	r6, #1
 8000e9c:	1a7f      	subs	r7, r7, r1
 8000e9e:	e57e      	b.n	800099e <__aeabi_dadd+0xa2>
 8000ea0:	4642      	mov	r2, r8
 8000ea2:	1a5c      	subs	r4, r3, r1
 8000ea4:	1a87      	subs	r7, r0, r2
 8000ea6:	42a3      	cmp	r3, r4
 8000ea8:	4192      	sbcs	r2, r2
 8000eaa:	4252      	negs	r2, r2
 8000eac:	1abf      	subs	r7, r7, r2
 8000eae:	023a      	lsls	r2, r7, #8
 8000eb0:	d53d      	bpl.n	8000f2e <__aeabi_dadd+0x632>
 8000eb2:	1acc      	subs	r4, r1, r3
 8000eb4:	42a1      	cmp	r1, r4
 8000eb6:	4189      	sbcs	r1, r1
 8000eb8:	4643      	mov	r3, r8
 8000eba:	4249      	negs	r1, r1
 8000ebc:	1a1f      	subs	r7, r3, r0
 8000ebe:	4655      	mov	r5, sl
 8000ec0:	1a7f      	subs	r7, r7, r1
 8000ec2:	e595      	b.n	80009f0 <__aeabi_dadd+0xf4>
 8000ec4:	077b      	lsls	r3, r7, #29
 8000ec6:	08c9      	lsrs	r1, r1, #3
 8000ec8:	430b      	orrs	r3, r1
 8000eca:	08f8      	lsrs	r0, r7, #3
 8000ecc:	e643      	b.n	8000b56 <__aeabi_dadd+0x25a>
 8000ece:	4644      	mov	r4, r8
 8000ed0:	08db      	lsrs	r3, r3, #3
 8000ed2:	430c      	orrs	r4, r1
 8000ed4:	d130      	bne.n	8000f38 <__aeabi_dadd+0x63c>
 8000ed6:	0742      	lsls	r2, r0, #29
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	08c0      	lsrs	r0, r0, #3
 8000edc:	e65c      	b.n	8000b98 <__aeabi_dadd+0x29c>
 8000ede:	077b      	lsls	r3, r7, #29
 8000ee0:	08c9      	lsrs	r1, r1, #3
 8000ee2:	430b      	orrs	r3, r1
 8000ee4:	08f8      	lsrs	r0, r7, #3
 8000ee6:	e639      	b.n	8000b5c <__aeabi_dadd+0x260>
 8000ee8:	185c      	adds	r4, r3, r1
 8000eea:	429c      	cmp	r4, r3
 8000eec:	419b      	sbcs	r3, r3
 8000eee:	4440      	add	r0, r8
 8000ef0:	425b      	negs	r3, r3
 8000ef2:	18c7      	adds	r7, r0, r3
 8000ef4:	023b      	lsls	r3, r7, #8
 8000ef6:	d400      	bmi.n	8000efa <__aeabi_dadd+0x5fe>
 8000ef8:	e625      	b.n	8000b46 <__aeabi_dadd+0x24a>
 8000efa:	4b1d      	ldr	r3, [pc, #116]	; (8000f70 <__aeabi_dadd+0x674>)
 8000efc:	2601      	movs	r6, #1
 8000efe:	401f      	ands	r7, r3
 8000f00:	e621      	b.n	8000b46 <__aeabi_dadd+0x24a>
 8000f02:	0004      	movs	r4, r0
 8000f04:	3a20      	subs	r2, #32
 8000f06:	40d4      	lsrs	r4, r2
 8000f08:	4662      	mov	r2, ip
 8000f0a:	2a20      	cmp	r2, #32
 8000f0c:	d004      	beq.n	8000f18 <__aeabi_dadd+0x61c>
 8000f0e:	2240      	movs	r2, #64	; 0x40
 8000f10:	4666      	mov	r6, ip
 8000f12:	1b92      	subs	r2, r2, r6
 8000f14:	4090      	lsls	r0, r2
 8000f16:	4303      	orrs	r3, r0
 8000f18:	1e5a      	subs	r2, r3, #1
 8000f1a:	4193      	sbcs	r3, r2
 8000f1c:	431c      	orrs	r4, r3
 8000f1e:	e67e      	b.n	8000c1e <__aeabi_dadd+0x322>
 8000f20:	185c      	adds	r4, r3, r1
 8000f22:	428c      	cmp	r4, r1
 8000f24:	4189      	sbcs	r1, r1
 8000f26:	4440      	add	r0, r8
 8000f28:	4249      	negs	r1, r1
 8000f2a:	1847      	adds	r7, r0, r1
 8000f2c:	e6dd      	b.n	8000cea <__aeabi_dadd+0x3ee>
 8000f2e:	0023      	movs	r3, r4
 8000f30:	433b      	orrs	r3, r7
 8000f32:	d100      	bne.n	8000f36 <__aeabi_dadd+0x63a>
 8000f34:	e6ad      	b.n	8000c92 <__aeabi_dadd+0x396>
 8000f36:	e606      	b.n	8000b46 <__aeabi_dadd+0x24a>
 8000f38:	0744      	lsls	r4, r0, #29
 8000f3a:	4323      	orrs	r3, r4
 8000f3c:	2480      	movs	r4, #128	; 0x80
 8000f3e:	08c0      	lsrs	r0, r0, #3
 8000f40:	0324      	lsls	r4, r4, #12
 8000f42:	4220      	tst	r0, r4
 8000f44:	d008      	beq.n	8000f58 <__aeabi_dadd+0x65c>
 8000f46:	4642      	mov	r2, r8
 8000f48:	08d6      	lsrs	r6, r2, #3
 8000f4a:	4226      	tst	r6, r4
 8000f4c:	d104      	bne.n	8000f58 <__aeabi_dadd+0x65c>
 8000f4e:	4655      	mov	r5, sl
 8000f50:	0030      	movs	r0, r6
 8000f52:	08cb      	lsrs	r3, r1, #3
 8000f54:	0751      	lsls	r1, r2, #29
 8000f56:	430b      	orrs	r3, r1
 8000f58:	0f5a      	lsrs	r2, r3, #29
 8000f5a:	00db      	lsls	r3, r3, #3
 8000f5c:	08db      	lsrs	r3, r3, #3
 8000f5e:	0752      	lsls	r2, r2, #29
 8000f60:	4313      	orrs	r3, r2
 8000f62:	e619      	b.n	8000b98 <__aeabi_dadd+0x29c>
 8000f64:	2300      	movs	r3, #0
 8000f66:	4a01      	ldr	r2, [pc, #4]	; (8000f6c <__aeabi_dadd+0x670>)
 8000f68:	001f      	movs	r7, r3
 8000f6a:	e55e      	b.n	8000a2a <__aeabi_dadd+0x12e>
 8000f6c:	000007ff 	.word	0x000007ff
 8000f70:	ff7fffff 	.word	0xff7fffff

08000f74 <__aeabi_dsub>:
 8000f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f76:	4657      	mov	r7, sl
 8000f78:	464e      	mov	r6, r9
 8000f7a:	4645      	mov	r5, r8
 8000f7c:	46de      	mov	lr, fp
 8000f7e:	b5e0      	push	{r5, r6, r7, lr}
 8000f80:	001e      	movs	r6, r3
 8000f82:	0017      	movs	r7, r2
 8000f84:	004a      	lsls	r2, r1, #1
 8000f86:	030b      	lsls	r3, r1, #12
 8000f88:	0d52      	lsrs	r2, r2, #21
 8000f8a:	0a5b      	lsrs	r3, r3, #9
 8000f8c:	4690      	mov	r8, r2
 8000f8e:	0f42      	lsrs	r2, r0, #29
 8000f90:	431a      	orrs	r2, r3
 8000f92:	0fcd      	lsrs	r5, r1, #31
 8000f94:	4ccd      	ldr	r4, [pc, #820]	; (80012cc <__aeabi_dsub+0x358>)
 8000f96:	0331      	lsls	r1, r6, #12
 8000f98:	00c3      	lsls	r3, r0, #3
 8000f9a:	4694      	mov	ip, r2
 8000f9c:	0070      	lsls	r0, r6, #1
 8000f9e:	0f7a      	lsrs	r2, r7, #29
 8000fa0:	0a49      	lsrs	r1, r1, #9
 8000fa2:	00ff      	lsls	r7, r7, #3
 8000fa4:	469a      	mov	sl, r3
 8000fa6:	46b9      	mov	r9, r7
 8000fa8:	0d40      	lsrs	r0, r0, #21
 8000faa:	0ff6      	lsrs	r6, r6, #31
 8000fac:	4311      	orrs	r1, r2
 8000fae:	42a0      	cmp	r0, r4
 8000fb0:	d100      	bne.n	8000fb4 <__aeabi_dsub+0x40>
 8000fb2:	e0b1      	b.n	8001118 <__aeabi_dsub+0x1a4>
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	4056      	eors	r6, r2
 8000fb8:	46b3      	mov	fp, r6
 8000fba:	42b5      	cmp	r5, r6
 8000fbc:	d100      	bne.n	8000fc0 <__aeabi_dsub+0x4c>
 8000fbe:	e088      	b.n	80010d2 <__aeabi_dsub+0x15e>
 8000fc0:	4642      	mov	r2, r8
 8000fc2:	1a12      	subs	r2, r2, r0
 8000fc4:	2a00      	cmp	r2, #0
 8000fc6:	dc00      	bgt.n	8000fca <__aeabi_dsub+0x56>
 8000fc8:	e0ae      	b.n	8001128 <__aeabi_dsub+0x1b4>
 8000fca:	2800      	cmp	r0, #0
 8000fcc:	d100      	bne.n	8000fd0 <__aeabi_dsub+0x5c>
 8000fce:	e0c1      	b.n	8001154 <__aeabi_dsub+0x1e0>
 8000fd0:	48be      	ldr	r0, [pc, #760]	; (80012cc <__aeabi_dsub+0x358>)
 8000fd2:	4580      	cmp	r8, r0
 8000fd4:	d100      	bne.n	8000fd8 <__aeabi_dsub+0x64>
 8000fd6:	e151      	b.n	800127c <__aeabi_dsub+0x308>
 8000fd8:	2080      	movs	r0, #128	; 0x80
 8000fda:	0400      	lsls	r0, r0, #16
 8000fdc:	4301      	orrs	r1, r0
 8000fde:	2a38      	cmp	r2, #56	; 0x38
 8000fe0:	dd00      	ble.n	8000fe4 <__aeabi_dsub+0x70>
 8000fe2:	e17b      	b.n	80012dc <__aeabi_dsub+0x368>
 8000fe4:	2a1f      	cmp	r2, #31
 8000fe6:	dd00      	ble.n	8000fea <__aeabi_dsub+0x76>
 8000fe8:	e1ee      	b.n	80013c8 <__aeabi_dsub+0x454>
 8000fea:	2020      	movs	r0, #32
 8000fec:	003e      	movs	r6, r7
 8000fee:	1a80      	subs	r0, r0, r2
 8000ff0:	000c      	movs	r4, r1
 8000ff2:	40d6      	lsrs	r6, r2
 8000ff4:	40d1      	lsrs	r1, r2
 8000ff6:	4087      	lsls	r7, r0
 8000ff8:	4662      	mov	r2, ip
 8000ffa:	4084      	lsls	r4, r0
 8000ffc:	1a52      	subs	r2, r2, r1
 8000ffe:	1e78      	subs	r0, r7, #1
 8001000:	4187      	sbcs	r7, r0
 8001002:	4694      	mov	ip, r2
 8001004:	4334      	orrs	r4, r6
 8001006:	4327      	orrs	r7, r4
 8001008:	1bdc      	subs	r4, r3, r7
 800100a:	42a3      	cmp	r3, r4
 800100c:	419b      	sbcs	r3, r3
 800100e:	4662      	mov	r2, ip
 8001010:	425b      	negs	r3, r3
 8001012:	1ad3      	subs	r3, r2, r3
 8001014:	4699      	mov	r9, r3
 8001016:	464b      	mov	r3, r9
 8001018:	021b      	lsls	r3, r3, #8
 800101a:	d400      	bmi.n	800101e <__aeabi_dsub+0xaa>
 800101c:	e118      	b.n	8001250 <__aeabi_dsub+0x2dc>
 800101e:	464b      	mov	r3, r9
 8001020:	0258      	lsls	r0, r3, #9
 8001022:	0a43      	lsrs	r3, r0, #9
 8001024:	4699      	mov	r9, r3
 8001026:	464b      	mov	r3, r9
 8001028:	2b00      	cmp	r3, #0
 800102a:	d100      	bne.n	800102e <__aeabi_dsub+0xba>
 800102c:	e137      	b.n	800129e <__aeabi_dsub+0x32a>
 800102e:	4648      	mov	r0, r9
 8001030:	f000 fbee 	bl	8001810 <__clzsi2>
 8001034:	0001      	movs	r1, r0
 8001036:	3908      	subs	r1, #8
 8001038:	2320      	movs	r3, #32
 800103a:	0022      	movs	r2, r4
 800103c:	4648      	mov	r0, r9
 800103e:	1a5b      	subs	r3, r3, r1
 8001040:	40da      	lsrs	r2, r3
 8001042:	4088      	lsls	r0, r1
 8001044:	408c      	lsls	r4, r1
 8001046:	4643      	mov	r3, r8
 8001048:	4310      	orrs	r0, r2
 800104a:	4588      	cmp	r8, r1
 800104c:	dd00      	ble.n	8001050 <__aeabi_dsub+0xdc>
 800104e:	e136      	b.n	80012be <__aeabi_dsub+0x34a>
 8001050:	1ac9      	subs	r1, r1, r3
 8001052:	1c4b      	adds	r3, r1, #1
 8001054:	2b1f      	cmp	r3, #31
 8001056:	dd00      	ble.n	800105a <__aeabi_dsub+0xe6>
 8001058:	e0ea      	b.n	8001230 <__aeabi_dsub+0x2bc>
 800105a:	2220      	movs	r2, #32
 800105c:	0026      	movs	r6, r4
 800105e:	1ad2      	subs	r2, r2, r3
 8001060:	0001      	movs	r1, r0
 8001062:	4094      	lsls	r4, r2
 8001064:	40de      	lsrs	r6, r3
 8001066:	40d8      	lsrs	r0, r3
 8001068:	2300      	movs	r3, #0
 800106a:	4091      	lsls	r1, r2
 800106c:	1e62      	subs	r2, r4, #1
 800106e:	4194      	sbcs	r4, r2
 8001070:	4681      	mov	r9, r0
 8001072:	4698      	mov	r8, r3
 8001074:	4331      	orrs	r1, r6
 8001076:	430c      	orrs	r4, r1
 8001078:	0763      	lsls	r3, r4, #29
 800107a:	d009      	beq.n	8001090 <__aeabi_dsub+0x11c>
 800107c:	230f      	movs	r3, #15
 800107e:	4023      	ands	r3, r4
 8001080:	2b04      	cmp	r3, #4
 8001082:	d005      	beq.n	8001090 <__aeabi_dsub+0x11c>
 8001084:	1d23      	adds	r3, r4, #4
 8001086:	42a3      	cmp	r3, r4
 8001088:	41a4      	sbcs	r4, r4
 800108a:	4264      	negs	r4, r4
 800108c:	44a1      	add	r9, r4
 800108e:	001c      	movs	r4, r3
 8001090:	464b      	mov	r3, r9
 8001092:	021b      	lsls	r3, r3, #8
 8001094:	d400      	bmi.n	8001098 <__aeabi_dsub+0x124>
 8001096:	e0de      	b.n	8001256 <__aeabi_dsub+0x2e2>
 8001098:	4641      	mov	r1, r8
 800109a:	4b8c      	ldr	r3, [pc, #560]	; (80012cc <__aeabi_dsub+0x358>)
 800109c:	3101      	adds	r1, #1
 800109e:	4299      	cmp	r1, r3
 80010a0:	d100      	bne.n	80010a4 <__aeabi_dsub+0x130>
 80010a2:	e0e7      	b.n	8001274 <__aeabi_dsub+0x300>
 80010a4:	464b      	mov	r3, r9
 80010a6:	488a      	ldr	r0, [pc, #552]	; (80012d0 <__aeabi_dsub+0x35c>)
 80010a8:	08e4      	lsrs	r4, r4, #3
 80010aa:	4003      	ands	r3, r0
 80010ac:	0018      	movs	r0, r3
 80010ae:	0549      	lsls	r1, r1, #21
 80010b0:	075b      	lsls	r3, r3, #29
 80010b2:	0240      	lsls	r0, r0, #9
 80010b4:	4323      	orrs	r3, r4
 80010b6:	0d4a      	lsrs	r2, r1, #21
 80010b8:	0b04      	lsrs	r4, r0, #12
 80010ba:	0512      	lsls	r2, r2, #20
 80010bc:	07ed      	lsls	r5, r5, #31
 80010be:	4322      	orrs	r2, r4
 80010c0:	432a      	orrs	r2, r5
 80010c2:	0018      	movs	r0, r3
 80010c4:	0011      	movs	r1, r2
 80010c6:	bcf0      	pop	{r4, r5, r6, r7}
 80010c8:	46bb      	mov	fp, r7
 80010ca:	46b2      	mov	sl, r6
 80010cc:	46a9      	mov	r9, r5
 80010ce:	46a0      	mov	r8, r4
 80010d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80010d2:	4642      	mov	r2, r8
 80010d4:	1a12      	subs	r2, r2, r0
 80010d6:	2a00      	cmp	r2, #0
 80010d8:	dd52      	ble.n	8001180 <__aeabi_dsub+0x20c>
 80010da:	2800      	cmp	r0, #0
 80010dc:	d100      	bne.n	80010e0 <__aeabi_dsub+0x16c>
 80010de:	e09c      	b.n	800121a <__aeabi_dsub+0x2a6>
 80010e0:	45a0      	cmp	r8, r4
 80010e2:	d100      	bne.n	80010e6 <__aeabi_dsub+0x172>
 80010e4:	e0ca      	b.n	800127c <__aeabi_dsub+0x308>
 80010e6:	2080      	movs	r0, #128	; 0x80
 80010e8:	0400      	lsls	r0, r0, #16
 80010ea:	4301      	orrs	r1, r0
 80010ec:	2a38      	cmp	r2, #56	; 0x38
 80010ee:	dd00      	ble.n	80010f2 <__aeabi_dsub+0x17e>
 80010f0:	e149      	b.n	8001386 <__aeabi_dsub+0x412>
 80010f2:	2a1f      	cmp	r2, #31
 80010f4:	dc00      	bgt.n	80010f8 <__aeabi_dsub+0x184>
 80010f6:	e197      	b.n	8001428 <__aeabi_dsub+0x4b4>
 80010f8:	0010      	movs	r0, r2
 80010fa:	000e      	movs	r6, r1
 80010fc:	3820      	subs	r0, #32
 80010fe:	40c6      	lsrs	r6, r0
 8001100:	2a20      	cmp	r2, #32
 8001102:	d004      	beq.n	800110e <__aeabi_dsub+0x19a>
 8001104:	2040      	movs	r0, #64	; 0x40
 8001106:	1a82      	subs	r2, r0, r2
 8001108:	4091      	lsls	r1, r2
 800110a:	430f      	orrs	r7, r1
 800110c:	46b9      	mov	r9, r7
 800110e:	464c      	mov	r4, r9
 8001110:	1e62      	subs	r2, r4, #1
 8001112:	4194      	sbcs	r4, r2
 8001114:	4334      	orrs	r4, r6
 8001116:	e13a      	b.n	800138e <__aeabi_dsub+0x41a>
 8001118:	000a      	movs	r2, r1
 800111a:	433a      	orrs	r2, r7
 800111c:	d028      	beq.n	8001170 <__aeabi_dsub+0x1fc>
 800111e:	46b3      	mov	fp, r6
 8001120:	42b5      	cmp	r5, r6
 8001122:	d02b      	beq.n	800117c <__aeabi_dsub+0x208>
 8001124:	4a6b      	ldr	r2, [pc, #428]	; (80012d4 <__aeabi_dsub+0x360>)
 8001126:	4442      	add	r2, r8
 8001128:	2a00      	cmp	r2, #0
 800112a:	d05d      	beq.n	80011e8 <__aeabi_dsub+0x274>
 800112c:	4642      	mov	r2, r8
 800112e:	4644      	mov	r4, r8
 8001130:	1a82      	subs	r2, r0, r2
 8001132:	2c00      	cmp	r4, #0
 8001134:	d000      	beq.n	8001138 <__aeabi_dsub+0x1c4>
 8001136:	e0f5      	b.n	8001324 <__aeabi_dsub+0x3b0>
 8001138:	4665      	mov	r5, ip
 800113a:	431d      	orrs	r5, r3
 800113c:	d100      	bne.n	8001140 <__aeabi_dsub+0x1cc>
 800113e:	e19c      	b.n	800147a <__aeabi_dsub+0x506>
 8001140:	1e55      	subs	r5, r2, #1
 8001142:	2a01      	cmp	r2, #1
 8001144:	d100      	bne.n	8001148 <__aeabi_dsub+0x1d4>
 8001146:	e1fb      	b.n	8001540 <__aeabi_dsub+0x5cc>
 8001148:	4c60      	ldr	r4, [pc, #384]	; (80012cc <__aeabi_dsub+0x358>)
 800114a:	42a2      	cmp	r2, r4
 800114c:	d100      	bne.n	8001150 <__aeabi_dsub+0x1dc>
 800114e:	e1bd      	b.n	80014cc <__aeabi_dsub+0x558>
 8001150:	002a      	movs	r2, r5
 8001152:	e0f0      	b.n	8001336 <__aeabi_dsub+0x3c2>
 8001154:	0008      	movs	r0, r1
 8001156:	4338      	orrs	r0, r7
 8001158:	d100      	bne.n	800115c <__aeabi_dsub+0x1e8>
 800115a:	e0c3      	b.n	80012e4 <__aeabi_dsub+0x370>
 800115c:	1e50      	subs	r0, r2, #1
 800115e:	2a01      	cmp	r2, #1
 8001160:	d100      	bne.n	8001164 <__aeabi_dsub+0x1f0>
 8001162:	e1a8      	b.n	80014b6 <__aeabi_dsub+0x542>
 8001164:	4c59      	ldr	r4, [pc, #356]	; (80012cc <__aeabi_dsub+0x358>)
 8001166:	42a2      	cmp	r2, r4
 8001168:	d100      	bne.n	800116c <__aeabi_dsub+0x1f8>
 800116a:	e087      	b.n	800127c <__aeabi_dsub+0x308>
 800116c:	0002      	movs	r2, r0
 800116e:	e736      	b.n	8000fde <__aeabi_dsub+0x6a>
 8001170:	2201      	movs	r2, #1
 8001172:	4056      	eors	r6, r2
 8001174:	46b3      	mov	fp, r6
 8001176:	42b5      	cmp	r5, r6
 8001178:	d000      	beq.n	800117c <__aeabi_dsub+0x208>
 800117a:	e721      	b.n	8000fc0 <__aeabi_dsub+0x4c>
 800117c:	4a55      	ldr	r2, [pc, #340]	; (80012d4 <__aeabi_dsub+0x360>)
 800117e:	4442      	add	r2, r8
 8001180:	2a00      	cmp	r2, #0
 8001182:	d100      	bne.n	8001186 <__aeabi_dsub+0x212>
 8001184:	e0b5      	b.n	80012f2 <__aeabi_dsub+0x37e>
 8001186:	4642      	mov	r2, r8
 8001188:	4644      	mov	r4, r8
 800118a:	1a82      	subs	r2, r0, r2
 800118c:	2c00      	cmp	r4, #0
 800118e:	d100      	bne.n	8001192 <__aeabi_dsub+0x21e>
 8001190:	e138      	b.n	8001404 <__aeabi_dsub+0x490>
 8001192:	4e4e      	ldr	r6, [pc, #312]	; (80012cc <__aeabi_dsub+0x358>)
 8001194:	42b0      	cmp	r0, r6
 8001196:	d100      	bne.n	800119a <__aeabi_dsub+0x226>
 8001198:	e1de      	b.n	8001558 <__aeabi_dsub+0x5e4>
 800119a:	2680      	movs	r6, #128	; 0x80
 800119c:	4664      	mov	r4, ip
 800119e:	0436      	lsls	r6, r6, #16
 80011a0:	4334      	orrs	r4, r6
 80011a2:	46a4      	mov	ip, r4
 80011a4:	2a38      	cmp	r2, #56	; 0x38
 80011a6:	dd00      	ble.n	80011aa <__aeabi_dsub+0x236>
 80011a8:	e196      	b.n	80014d8 <__aeabi_dsub+0x564>
 80011aa:	2a1f      	cmp	r2, #31
 80011ac:	dd00      	ble.n	80011b0 <__aeabi_dsub+0x23c>
 80011ae:	e224      	b.n	80015fa <__aeabi_dsub+0x686>
 80011b0:	2620      	movs	r6, #32
 80011b2:	1ab4      	subs	r4, r6, r2
 80011b4:	46a2      	mov	sl, r4
 80011b6:	4664      	mov	r4, ip
 80011b8:	4656      	mov	r6, sl
 80011ba:	40b4      	lsls	r4, r6
 80011bc:	46a1      	mov	r9, r4
 80011be:	001c      	movs	r4, r3
 80011c0:	464e      	mov	r6, r9
 80011c2:	40d4      	lsrs	r4, r2
 80011c4:	4326      	orrs	r6, r4
 80011c6:	0034      	movs	r4, r6
 80011c8:	4656      	mov	r6, sl
 80011ca:	40b3      	lsls	r3, r6
 80011cc:	1e5e      	subs	r6, r3, #1
 80011ce:	41b3      	sbcs	r3, r6
 80011d0:	431c      	orrs	r4, r3
 80011d2:	4663      	mov	r3, ip
 80011d4:	40d3      	lsrs	r3, r2
 80011d6:	18c9      	adds	r1, r1, r3
 80011d8:	19e4      	adds	r4, r4, r7
 80011da:	42bc      	cmp	r4, r7
 80011dc:	41bf      	sbcs	r7, r7
 80011de:	427f      	negs	r7, r7
 80011e0:	46b9      	mov	r9, r7
 80011e2:	4680      	mov	r8, r0
 80011e4:	4489      	add	r9, r1
 80011e6:	e0d8      	b.n	800139a <__aeabi_dsub+0x426>
 80011e8:	4640      	mov	r0, r8
 80011ea:	4c3b      	ldr	r4, [pc, #236]	; (80012d8 <__aeabi_dsub+0x364>)
 80011ec:	3001      	adds	r0, #1
 80011ee:	4220      	tst	r0, r4
 80011f0:	d000      	beq.n	80011f4 <__aeabi_dsub+0x280>
 80011f2:	e0b4      	b.n	800135e <__aeabi_dsub+0x3ea>
 80011f4:	4640      	mov	r0, r8
 80011f6:	2800      	cmp	r0, #0
 80011f8:	d000      	beq.n	80011fc <__aeabi_dsub+0x288>
 80011fa:	e144      	b.n	8001486 <__aeabi_dsub+0x512>
 80011fc:	4660      	mov	r0, ip
 80011fe:	4318      	orrs	r0, r3
 8001200:	d100      	bne.n	8001204 <__aeabi_dsub+0x290>
 8001202:	e190      	b.n	8001526 <__aeabi_dsub+0x5b2>
 8001204:	0008      	movs	r0, r1
 8001206:	4338      	orrs	r0, r7
 8001208:	d000      	beq.n	800120c <__aeabi_dsub+0x298>
 800120a:	e1aa      	b.n	8001562 <__aeabi_dsub+0x5ee>
 800120c:	4661      	mov	r1, ip
 800120e:	08db      	lsrs	r3, r3, #3
 8001210:	0749      	lsls	r1, r1, #29
 8001212:	430b      	orrs	r3, r1
 8001214:	4661      	mov	r1, ip
 8001216:	08cc      	lsrs	r4, r1, #3
 8001218:	e027      	b.n	800126a <__aeabi_dsub+0x2f6>
 800121a:	0008      	movs	r0, r1
 800121c:	4338      	orrs	r0, r7
 800121e:	d061      	beq.n	80012e4 <__aeabi_dsub+0x370>
 8001220:	1e50      	subs	r0, r2, #1
 8001222:	2a01      	cmp	r2, #1
 8001224:	d100      	bne.n	8001228 <__aeabi_dsub+0x2b4>
 8001226:	e139      	b.n	800149c <__aeabi_dsub+0x528>
 8001228:	42a2      	cmp	r2, r4
 800122a:	d027      	beq.n	800127c <__aeabi_dsub+0x308>
 800122c:	0002      	movs	r2, r0
 800122e:	e75d      	b.n	80010ec <__aeabi_dsub+0x178>
 8001230:	0002      	movs	r2, r0
 8001232:	391f      	subs	r1, #31
 8001234:	40ca      	lsrs	r2, r1
 8001236:	0011      	movs	r1, r2
 8001238:	2b20      	cmp	r3, #32
 800123a:	d003      	beq.n	8001244 <__aeabi_dsub+0x2d0>
 800123c:	2240      	movs	r2, #64	; 0x40
 800123e:	1ad3      	subs	r3, r2, r3
 8001240:	4098      	lsls	r0, r3
 8001242:	4304      	orrs	r4, r0
 8001244:	1e63      	subs	r3, r4, #1
 8001246:	419c      	sbcs	r4, r3
 8001248:	2300      	movs	r3, #0
 800124a:	4699      	mov	r9, r3
 800124c:	4698      	mov	r8, r3
 800124e:	430c      	orrs	r4, r1
 8001250:	0763      	lsls	r3, r4, #29
 8001252:	d000      	beq.n	8001256 <__aeabi_dsub+0x2e2>
 8001254:	e712      	b.n	800107c <__aeabi_dsub+0x108>
 8001256:	464b      	mov	r3, r9
 8001258:	464a      	mov	r2, r9
 800125a:	08e4      	lsrs	r4, r4, #3
 800125c:	075b      	lsls	r3, r3, #29
 800125e:	4323      	orrs	r3, r4
 8001260:	08d4      	lsrs	r4, r2, #3
 8001262:	4642      	mov	r2, r8
 8001264:	4919      	ldr	r1, [pc, #100]	; (80012cc <__aeabi_dsub+0x358>)
 8001266:	428a      	cmp	r2, r1
 8001268:	d00e      	beq.n	8001288 <__aeabi_dsub+0x314>
 800126a:	0324      	lsls	r4, r4, #12
 800126c:	0552      	lsls	r2, r2, #21
 800126e:	0b24      	lsrs	r4, r4, #12
 8001270:	0d52      	lsrs	r2, r2, #21
 8001272:	e722      	b.n	80010ba <__aeabi_dsub+0x146>
 8001274:	000a      	movs	r2, r1
 8001276:	2400      	movs	r4, #0
 8001278:	2300      	movs	r3, #0
 800127a:	e71e      	b.n	80010ba <__aeabi_dsub+0x146>
 800127c:	08db      	lsrs	r3, r3, #3
 800127e:	4662      	mov	r2, ip
 8001280:	0752      	lsls	r2, r2, #29
 8001282:	4313      	orrs	r3, r2
 8001284:	4662      	mov	r2, ip
 8001286:	08d4      	lsrs	r4, r2, #3
 8001288:	001a      	movs	r2, r3
 800128a:	4322      	orrs	r2, r4
 800128c:	d100      	bne.n	8001290 <__aeabi_dsub+0x31c>
 800128e:	e1fc      	b.n	800168a <__aeabi_dsub+0x716>
 8001290:	2280      	movs	r2, #128	; 0x80
 8001292:	0312      	lsls	r2, r2, #12
 8001294:	4314      	orrs	r4, r2
 8001296:	0324      	lsls	r4, r4, #12
 8001298:	4a0c      	ldr	r2, [pc, #48]	; (80012cc <__aeabi_dsub+0x358>)
 800129a:	0b24      	lsrs	r4, r4, #12
 800129c:	e70d      	b.n	80010ba <__aeabi_dsub+0x146>
 800129e:	0020      	movs	r0, r4
 80012a0:	f000 fab6 	bl	8001810 <__clzsi2>
 80012a4:	0001      	movs	r1, r0
 80012a6:	3118      	adds	r1, #24
 80012a8:	291f      	cmp	r1, #31
 80012aa:	dc00      	bgt.n	80012ae <__aeabi_dsub+0x33a>
 80012ac:	e6c4      	b.n	8001038 <__aeabi_dsub+0xc4>
 80012ae:	3808      	subs	r0, #8
 80012b0:	4084      	lsls	r4, r0
 80012b2:	4643      	mov	r3, r8
 80012b4:	0020      	movs	r0, r4
 80012b6:	2400      	movs	r4, #0
 80012b8:	4588      	cmp	r8, r1
 80012ba:	dc00      	bgt.n	80012be <__aeabi_dsub+0x34a>
 80012bc:	e6c8      	b.n	8001050 <__aeabi_dsub+0xdc>
 80012be:	4a04      	ldr	r2, [pc, #16]	; (80012d0 <__aeabi_dsub+0x35c>)
 80012c0:	1a5b      	subs	r3, r3, r1
 80012c2:	4010      	ands	r0, r2
 80012c4:	4698      	mov	r8, r3
 80012c6:	4681      	mov	r9, r0
 80012c8:	e6d6      	b.n	8001078 <__aeabi_dsub+0x104>
 80012ca:	46c0      	nop			; (mov r8, r8)
 80012cc:	000007ff 	.word	0x000007ff
 80012d0:	ff7fffff 	.word	0xff7fffff
 80012d4:	fffff801 	.word	0xfffff801
 80012d8:	000007fe 	.word	0x000007fe
 80012dc:	430f      	orrs	r7, r1
 80012de:	1e7a      	subs	r2, r7, #1
 80012e0:	4197      	sbcs	r7, r2
 80012e2:	e691      	b.n	8001008 <__aeabi_dsub+0x94>
 80012e4:	4661      	mov	r1, ip
 80012e6:	08db      	lsrs	r3, r3, #3
 80012e8:	0749      	lsls	r1, r1, #29
 80012ea:	430b      	orrs	r3, r1
 80012ec:	4661      	mov	r1, ip
 80012ee:	08cc      	lsrs	r4, r1, #3
 80012f0:	e7b8      	b.n	8001264 <__aeabi_dsub+0x2f0>
 80012f2:	4640      	mov	r0, r8
 80012f4:	4cd3      	ldr	r4, [pc, #844]	; (8001644 <__aeabi_dsub+0x6d0>)
 80012f6:	3001      	adds	r0, #1
 80012f8:	4220      	tst	r0, r4
 80012fa:	d000      	beq.n	80012fe <__aeabi_dsub+0x38a>
 80012fc:	e0a2      	b.n	8001444 <__aeabi_dsub+0x4d0>
 80012fe:	4640      	mov	r0, r8
 8001300:	2800      	cmp	r0, #0
 8001302:	d000      	beq.n	8001306 <__aeabi_dsub+0x392>
 8001304:	e101      	b.n	800150a <__aeabi_dsub+0x596>
 8001306:	4660      	mov	r0, ip
 8001308:	4318      	orrs	r0, r3
 800130a:	d100      	bne.n	800130e <__aeabi_dsub+0x39a>
 800130c:	e15e      	b.n	80015cc <__aeabi_dsub+0x658>
 800130e:	0008      	movs	r0, r1
 8001310:	4338      	orrs	r0, r7
 8001312:	d000      	beq.n	8001316 <__aeabi_dsub+0x3a2>
 8001314:	e15f      	b.n	80015d6 <__aeabi_dsub+0x662>
 8001316:	4661      	mov	r1, ip
 8001318:	08db      	lsrs	r3, r3, #3
 800131a:	0749      	lsls	r1, r1, #29
 800131c:	430b      	orrs	r3, r1
 800131e:	4661      	mov	r1, ip
 8001320:	08cc      	lsrs	r4, r1, #3
 8001322:	e7a2      	b.n	800126a <__aeabi_dsub+0x2f6>
 8001324:	4dc8      	ldr	r5, [pc, #800]	; (8001648 <__aeabi_dsub+0x6d4>)
 8001326:	42a8      	cmp	r0, r5
 8001328:	d100      	bne.n	800132c <__aeabi_dsub+0x3b8>
 800132a:	e0cf      	b.n	80014cc <__aeabi_dsub+0x558>
 800132c:	2580      	movs	r5, #128	; 0x80
 800132e:	4664      	mov	r4, ip
 8001330:	042d      	lsls	r5, r5, #16
 8001332:	432c      	orrs	r4, r5
 8001334:	46a4      	mov	ip, r4
 8001336:	2a38      	cmp	r2, #56	; 0x38
 8001338:	dc56      	bgt.n	80013e8 <__aeabi_dsub+0x474>
 800133a:	2a1f      	cmp	r2, #31
 800133c:	dd00      	ble.n	8001340 <__aeabi_dsub+0x3cc>
 800133e:	e0d1      	b.n	80014e4 <__aeabi_dsub+0x570>
 8001340:	2520      	movs	r5, #32
 8001342:	001e      	movs	r6, r3
 8001344:	1aad      	subs	r5, r5, r2
 8001346:	4664      	mov	r4, ip
 8001348:	40ab      	lsls	r3, r5
 800134a:	40ac      	lsls	r4, r5
 800134c:	40d6      	lsrs	r6, r2
 800134e:	1e5d      	subs	r5, r3, #1
 8001350:	41ab      	sbcs	r3, r5
 8001352:	4334      	orrs	r4, r6
 8001354:	4323      	orrs	r3, r4
 8001356:	4664      	mov	r4, ip
 8001358:	40d4      	lsrs	r4, r2
 800135a:	1b09      	subs	r1, r1, r4
 800135c:	e049      	b.n	80013f2 <__aeabi_dsub+0x47e>
 800135e:	4660      	mov	r0, ip
 8001360:	1bdc      	subs	r4, r3, r7
 8001362:	1a46      	subs	r6, r0, r1
 8001364:	42a3      	cmp	r3, r4
 8001366:	4180      	sbcs	r0, r0
 8001368:	4240      	negs	r0, r0
 800136a:	4681      	mov	r9, r0
 800136c:	0030      	movs	r0, r6
 800136e:	464e      	mov	r6, r9
 8001370:	1b80      	subs	r0, r0, r6
 8001372:	4681      	mov	r9, r0
 8001374:	0200      	lsls	r0, r0, #8
 8001376:	d476      	bmi.n	8001466 <__aeabi_dsub+0x4f2>
 8001378:	464b      	mov	r3, r9
 800137a:	4323      	orrs	r3, r4
 800137c:	d000      	beq.n	8001380 <__aeabi_dsub+0x40c>
 800137e:	e652      	b.n	8001026 <__aeabi_dsub+0xb2>
 8001380:	2400      	movs	r4, #0
 8001382:	2500      	movs	r5, #0
 8001384:	e771      	b.n	800126a <__aeabi_dsub+0x2f6>
 8001386:	4339      	orrs	r1, r7
 8001388:	000c      	movs	r4, r1
 800138a:	1e62      	subs	r2, r4, #1
 800138c:	4194      	sbcs	r4, r2
 800138e:	18e4      	adds	r4, r4, r3
 8001390:	429c      	cmp	r4, r3
 8001392:	419b      	sbcs	r3, r3
 8001394:	425b      	negs	r3, r3
 8001396:	4463      	add	r3, ip
 8001398:	4699      	mov	r9, r3
 800139a:	464b      	mov	r3, r9
 800139c:	021b      	lsls	r3, r3, #8
 800139e:	d400      	bmi.n	80013a2 <__aeabi_dsub+0x42e>
 80013a0:	e756      	b.n	8001250 <__aeabi_dsub+0x2dc>
 80013a2:	2301      	movs	r3, #1
 80013a4:	469c      	mov	ip, r3
 80013a6:	4ba8      	ldr	r3, [pc, #672]	; (8001648 <__aeabi_dsub+0x6d4>)
 80013a8:	44e0      	add	r8, ip
 80013aa:	4598      	cmp	r8, r3
 80013ac:	d038      	beq.n	8001420 <__aeabi_dsub+0x4ac>
 80013ae:	464b      	mov	r3, r9
 80013b0:	48a6      	ldr	r0, [pc, #664]	; (800164c <__aeabi_dsub+0x6d8>)
 80013b2:	2201      	movs	r2, #1
 80013b4:	4003      	ands	r3, r0
 80013b6:	0018      	movs	r0, r3
 80013b8:	0863      	lsrs	r3, r4, #1
 80013ba:	4014      	ands	r4, r2
 80013bc:	431c      	orrs	r4, r3
 80013be:	07c3      	lsls	r3, r0, #31
 80013c0:	431c      	orrs	r4, r3
 80013c2:	0843      	lsrs	r3, r0, #1
 80013c4:	4699      	mov	r9, r3
 80013c6:	e657      	b.n	8001078 <__aeabi_dsub+0x104>
 80013c8:	0010      	movs	r0, r2
 80013ca:	000e      	movs	r6, r1
 80013cc:	3820      	subs	r0, #32
 80013ce:	40c6      	lsrs	r6, r0
 80013d0:	2a20      	cmp	r2, #32
 80013d2:	d004      	beq.n	80013de <__aeabi_dsub+0x46a>
 80013d4:	2040      	movs	r0, #64	; 0x40
 80013d6:	1a82      	subs	r2, r0, r2
 80013d8:	4091      	lsls	r1, r2
 80013da:	430f      	orrs	r7, r1
 80013dc:	46b9      	mov	r9, r7
 80013de:	464f      	mov	r7, r9
 80013e0:	1e7a      	subs	r2, r7, #1
 80013e2:	4197      	sbcs	r7, r2
 80013e4:	4337      	orrs	r7, r6
 80013e6:	e60f      	b.n	8001008 <__aeabi_dsub+0x94>
 80013e8:	4662      	mov	r2, ip
 80013ea:	431a      	orrs	r2, r3
 80013ec:	0013      	movs	r3, r2
 80013ee:	1e5a      	subs	r2, r3, #1
 80013f0:	4193      	sbcs	r3, r2
 80013f2:	1afc      	subs	r4, r7, r3
 80013f4:	42a7      	cmp	r7, r4
 80013f6:	41bf      	sbcs	r7, r7
 80013f8:	427f      	negs	r7, r7
 80013fa:	1bcb      	subs	r3, r1, r7
 80013fc:	4699      	mov	r9, r3
 80013fe:	465d      	mov	r5, fp
 8001400:	4680      	mov	r8, r0
 8001402:	e608      	b.n	8001016 <__aeabi_dsub+0xa2>
 8001404:	4666      	mov	r6, ip
 8001406:	431e      	orrs	r6, r3
 8001408:	d100      	bne.n	800140c <__aeabi_dsub+0x498>
 800140a:	e0be      	b.n	800158a <__aeabi_dsub+0x616>
 800140c:	1e56      	subs	r6, r2, #1
 800140e:	2a01      	cmp	r2, #1
 8001410:	d100      	bne.n	8001414 <__aeabi_dsub+0x4a0>
 8001412:	e109      	b.n	8001628 <__aeabi_dsub+0x6b4>
 8001414:	4c8c      	ldr	r4, [pc, #560]	; (8001648 <__aeabi_dsub+0x6d4>)
 8001416:	42a2      	cmp	r2, r4
 8001418:	d100      	bne.n	800141c <__aeabi_dsub+0x4a8>
 800141a:	e119      	b.n	8001650 <__aeabi_dsub+0x6dc>
 800141c:	0032      	movs	r2, r6
 800141e:	e6c1      	b.n	80011a4 <__aeabi_dsub+0x230>
 8001420:	4642      	mov	r2, r8
 8001422:	2400      	movs	r4, #0
 8001424:	2300      	movs	r3, #0
 8001426:	e648      	b.n	80010ba <__aeabi_dsub+0x146>
 8001428:	2020      	movs	r0, #32
 800142a:	000c      	movs	r4, r1
 800142c:	1a80      	subs	r0, r0, r2
 800142e:	003e      	movs	r6, r7
 8001430:	4087      	lsls	r7, r0
 8001432:	4084      	lsls	r4, r0
 8001434:	40d6      	lsrs	r6, r2
 8001436:	1e78      	subs	r0, r7, #1
 8001438:	4187      	sbcs	r7, r0
 800143a:	40d1      	lsrs	r1, r2
 800143c:	4334      	orrs	r4, r6
 800143e:	433c      	orrs	r4, r7
 8001440:	448c      	add	ip, r1
 8001442:	e7a4      	b.n	800138e <__aeabi_dsub+0x41a>
 8001444:	4a80      	ldr	r2, [pc, #512]	; (8001648 <__aeabi_dsub+0x6d4>)
 8001446:	4290      	cmp	r0, r2
 8001448:	d100      	bne.n	800144c <__aeabi_dsub+0x4d8>
 800144a:	e0e9      	b.n	8001620 <__aeabi_dsub+0x6ac>
 800144c:	19df      	adds	r7, r3, r7
 800144e:	429f      	cmp	r7, r3
 8001450:	419b      	sbcs	r3, r3
 8001452:	4461      	add	r1, ip
 8001454:	425b      	negs	r3, r3
 8001456:	18c9      	adds	r1, r1, r3
 8001458:	07cc      	lsls	r4, r1, #31
 800145a:	087f      	lsrs	r7, r7, #1
 800145c:	084b      	lsrs	r3, r1, #1
 800145e:	4699      	mov	r9, r3
 8001460:	4680      	mov	r8, r0
 8001462:	433c      	orrs	r4, r7
 8001464:	e6f4      	b.n	8001250 <__aeabi_dsub+0x2dc>
 8001466:	1afc      	subs	r4, r7, r3
 8001468:	42a7      	cmp	r7, r4
 800146a:	41bf      	sbcs	r7, r7
 800146c:	4663      	mov	r3, ip
 800146e:	427f      	negs	r7, r7
 8001470:	1ac9      	subs	r1, r1, r3
 8001472:	1bcb      	subs	r3, r1, r7
 8001474:	4699      	mov	r9, r3
 8001476:	465d      	mov	r5, fp
 8001478:	e5d5      	b.n	8001026 <__aeabi_dsub+0xb2>
 800147a:	08ff      	lsrs	r7, r7, #3
 800147c:	074b      	lsls	r3, r1, #29
 800147e:	465d      	mov	r5, fp
 8001480:	433b      	orrs	r3, r7
 8001482:	08cc      	lsrs	r4, r1, #3
 8001484:	e6ee      	b.n	8001264 <__aeabi_dsub+0x2f0>
 8001486:	4662      	mov	r2, ip
 8001488:	431a      	orrs	r2, r3
 800148a:	d000      	beq.n	800148e <__aeabi_dsub+0x51a>
 800148c:	e082      	b.n	8001594 <__aeabi_dsub+0x620>
 800148e:	000b      	movs	r3, r1
 8001490:	433b      	orrs	r3, r7
 8001492:	d11b      	bne.n	80014cc <__aeabi_dsub+0x558>
 8001494:	2480      	movs	r4, #128	; 0x80
 8001496:	2500      	movs	r5, #0
 8001498:	0324      	lsls	r4, r4, #12
 800149a:	e6f9      	b.n	8001290 <__aeabi_dsub+0x31c>
 800149c:	19dc      	adds	r4, r3, r7
 800149e:	429c      	cmp	r4, r3
 80014a0:	419b      	sbcs	r3, r3
 80014a2:	4461      	add	r1, ip
 80014a4:	4689      	mov	r9, r1
 80014a6:	425b      	negs	r3, r3
 80014a8:	4499      	add	r9, r3
 80014aa:	464b      	mov	r3, r9
 80014ac:	021b      	lsls	r3, r3, #8
 80014ae:	d444      	bmi.n	800153a <__aeabi_dsub+0x5c6>
 80014b0:	2301      	movs	r3, #1
 80014b2:	4698      	mov	r8, r3
 80014b4:	e6cc      	b.n	8001250 <__aeabi_dsub+0x2dc>
 80014b6:	1bdc      	subs	r4, r3, r7
 80014b8:	4662      	mov	r2, ip
 80014ba:	42a3      	cmp	r3, r4
 80014bc:	419b      	sbcs	r3, r3
 80014be:	1a51      	subs	r1, r2, r1
 80014c0:	425b      	negs	r3, r3
 80014c2:	1acb      	subs	r3, r1, r3
 80014c4:	4699      	mov	r9, r3
 80014c6:	2301      	movs	r3, #1
 80014c8:	4698      	mov	r8, r3
 80014ca:	e5a4      	b.n	8001016 <__aeabi_dsub+0xa2>
 80014cc:	08ff      	lsrs	r7, r7, #3
 80014ce:	074b      	lsls	r3, r1, #29
 80014d0:	465d      	mov	r5, fp
 80014d2:	433b      	orrs	r3, r7
 80014d4:	08cc      	lsrs	r4, r1, #3
 80014d6:	e6d7      	b.n	8001288 <__aeabi_dsub+0x314>
 80014d8:	4662      	mov	r2, ip
 80014da:	431a      	orrs	r2, r3
 80014dc:	0014      	movs	r4, r2
 80014de:	1e63      	subs	r3, r4, #1
 80014e0:	419c      	sbcs	r4, r3
 80014e2:	e679      	b.n	80011d8 <__aeabi_dsub+0x264>
 80014e4:	0015      	movs	r5, r2
 80014e6:	4664      	mov	r4, ip
 80014e8:	3d20      	subs	r5, #32
 80014ea:	40ec      	lsrs	r4, r5
 80014ec:	46a0      	mov	r8, r4
 80014ee:	2a20      	cmp	r2, #32
 80014f0:	d005      	beq.n	80014fe <__aeabi_dsub+0x58a>
 80014f2:	2540      	movs	r5, #64	; 0x40
 80014f4:	4664      	mov	r4, ip
 80014f6:	1aaa      	subs	r2, r5, r2
 80014f8:	4094      	lsls	r4, r2
 80014fa:	4323      	orrs	r3, r4
 80014fc:	469a      	mov	sl, r3
 80014fe:	4654      	mov	r4, sl
 8001500:	1e63      	subs	r3, r4, #1
 8001502:	419c      	sbcs	r4, r3
 8001504:	4643      	mov	r3, r8
 8001506:	4323      	orrs	r3, r4
 8001508:	e773      	b.n	80013f2 <__aeabi_dsub+0x47e>
 800150a:	4662      	mov	r2, ip
 800150c:	431a      	orrs	r2, r3
 800150e:	d023      	beq.n	8001558 <__aeabi_dsub+0x5e4>
 8001510:	000a      	movs	r2, r1
 8001512:	433a      	orrs	r2, r7
 8001514:	d000      	beq.n	8001518 <__aeabi_dsub+0x5a4>
 8001516:	e0a0      	b.n	800165a <__aeabi_dsub+0x6e6>
 8001518:	4662      	mov	r2, ip
 800151a:	08db      	lsrs	r3, r3, #3
 800151c:	0752      	lsls	r2, r2, #29
 800151e:	4313      	orrs	r3, r2
 8001520:	4662      	mov	r2, ip
 8001522:	08d4      	lsrs	r4, r2, #3
 8001524:	e6b0      	b.n	8001288 <__aeabi_dsub+0x314>
 8001526:	000b      	movs	r3, r1
 8001528:	433b      	orrs	r3, r7
 800152a:	d100      	bne.n	800152e <__aeabi_dsub+0x5ba>
 800152c:	e728      	b.n	8001380 <__aeabi_dsub+0x40c>
 800152e:	08ff      	lsrs	r7, r7, #3
 8001530:	074b      	lsls	r3, r1, #29
 8001532:	465d      	mov	r5, fp
 8001534:	433b      	orrs	r3, r7
 8001536:	08cc      	lsrs	r4, r1, #3
 8001538:	e697      	b.n	800126a <__aeabi_dsub+0x2f6>
 800153a:	2302      	movs	r3, #2
 800153c:	4698      	mov	r8, r3
 800153e:	e736      	b.n	80013ae <__aeabi_dsub+0x43a>
 8001540:	1afc      	subs	r4, r7, r3
 8001542:	42a7      	cmp	r7, r4
 8001544:	41bf      	sbcs	r7, r7
 8001546:	4663      	mov	r3, ip
 8001548:	427f      	negs	r7, r7
 800154a:	1ac9      	subs	r1, r1, r3
 800154c:	1bcb      	subs	r3, r1, r7
 800154e:	4699      	mov	r9, r3
 8001550:	2301      	movs	r3, #1
 8001552:	465d      	mov	r5, fp
 8001554:	4698      	mov	r8, r3
 8001556:	e55e      	b.n	8001016 <__aeabi_dsub+0xa2>
 8001558:	074b      	lsls	r3, r1, #29
 800155a:	08ff      	lsrs	r7, r7, #3
 800155c:	433b      	orrs	r3, r7
 800155e:	08cc      	lsrs	r4, r1, #3
 8001560:	e692      	b.n	8001288 <__aeabi_dsub+0x314>
 8001562:	1bdc      	subs	r4, r3, r7
 8001564:	4660      	mov	r0, ip
 8001566:	42a3      	cmp	r3, r4
 8001568:	41b6      	sbcs	r6, r6
 800156a:	1a40      	subs	r0, r0, r1
 800156c:	4276      	negs	r6, r6
 800156e:	1b80      	subs	r0, r0, r6
 8001570:	4681      	mov	r9, r0
 8001572:	0200      	lsls	r0, r0, #8
 8001574:	d560      	bpl.n	8001638 <__aeabi_dsub+0x6c4>
 8001576:	1afc      	subs	r4, r7, r3
 8001578:	42a7      	cmp	r7, r4
 800157a:	41bf      	sbcs	r7, r7
 800157c:	4663      	mov	r3, ip
 800157e:	427f      	negs	r7, r7
 8001580:	1ac9      	subs	r1, r1, r3
 8001582:	1bcb      	subs	r3, r1, r7
 8001584:	4699      	mov	r9, r3
 8001586:	465d      	mov	r5, fp
 8001588:	e576      	b.n	8001078 <__aeabi_dsub+0x104>
 800158a:	08ff      	lsrs	r7, r7, #3
 800158c:	074b      	lsls	r3, r1, #29
 800158e:	433b      	orrs	r3, r7
 8001590:	08cc      	lsrs	r4, r1, #3
 8001592:	e667      	b.n	8001264 <__aeabi_dsub+0x2f0>
 8001594:	000a      	movs	r2, r1
 8001596:	08db      	lsrs	r3, r3, #3
 8001598:	433a      	orrs	r2, r7
 800159a:	d100      	bne.n	800159e <__aeabi_dsub+0x62a>
 800159c:	e66f      	b.n	800127e <__aeabi_dsub+0x30a>
 800159e:	4662      	mov	r2, ip
 80015a0:	0752      	lsls	r2, r2, #29
 80015a2:	4313      	orrs	r3, r2
 80015a4:	4662      	mov	r2, ip
 80015a6:	08d4      	lsrs	r4, r2, #3
 80015a8:	2280      	movs	r2, #128	; 0x80
 80015aa:	0312      	lsls	r2, r2, #12
 80015ac:	4214      	tst	r4, r2
 80015ae:	d007      	beq.n	80015c0 <__aeabi_dsub+0x64c>
 80015b0:	08c8      	lsrs	r0, r1, #3
 80015b2:	4210      	tst	r0, r2
 80015b4:	d104      	bne.n	80015c0 <__aeabi_dsub+0x64c>
 80015b6:	465d      	mov	r5, fp
 80015b8:	0004      	movs	r4, r0
 80015ba:	08fb      	lsrs	r3, r7, #3
 80015bc:	0749      	lsls	r1, r1, #29
 80015be:	430b      	orrs	r3, r1
 80015c0:	0f5a      	lsrs	r2, r3, #29
 80015c2:	00db      	lsls	r3, r3, #3
 80015c4:	08db      	lsrs	r3, r3, #3
 80015c6:	0752      	lsls	r2, r2, #29
 80015c8:	4313      	orrs	r3, r2
 80015ca:	e65d      	b.n	8001288 <__aeabi_dsub+0x314>
 80015cc:	074b      	lsls	r3, r1, #29
 80015ce:	08ff      	lsrs	r7, r7, #3
 80015d0:	433b      	orrs	r3, r7
 80015d2:	08cc      	lsrs	r4, r1, #3
 80015d4:	e649      	b.n	800126a <__aeabi_dsub+0x2f6>
 80015d6:	19dc      	adds	r4, r3, r7
 80015d8:	429c      	cmp	r4, r3
 80015da:	419b      	sbcs	r3, r3
 80015dc:	4461      	add	r1, ip
 80015de:	4689      	mov	r9, r1
 80015e0:	425b      	negs	r3, r3
 80015e2:	4499      	add	r9, r3
 80015e4:	464b      	mov	r3, r9
 80015e6:	021b      	lsls	r3, r3, #8
 80015e8:	d400      	bmi.n	80015ec <__aeabi_dsub+0x678>
 80015ea:	e631      	b.n	8001250 <__aeabi_dsub+0x2dc>
 80015ec:	464a      	mov	r2, r9
 80015ee:	4b17      	ldr	r3, [pc, #92]	; (800164c <__aeabi_dsub+0x6d8>)
 80015f0:	401a      	ands	r2, r3
 80015f2:	2301      	movs	r3, #1
 80015f4:	4691      	mov	r9, r2
 80015f6:	4698      	mov	r8, r3
 80015f8:	e62a      	b.n	8001250 <__aeabi_dsub+0x2dc>
 80015fa:	0016      	movs	r6, r2
 80015fc:	4664      	mov	r4, ip
 80015fe:	3e20      	subs	r6, #32
 8001600:	40f4      	lsrs	r4, r6
 8001602:	46a0      	mov	r8, r4
 8001604:	2a20      	cmp	r2, #32
 8001606:	d005      	beq.n	8001614 <__aeabi_dsub+0x6a0>
 8001608:	2640      	movs	r6, #64	; 0x40
 800160a:	4664      	mov	r4, ip
 800160c:	1ab2      	subs	r2, r6, r2
 800160e:	4094      	lsls	r4, r2
 8001610:	4323      	orrs	r3, r4
 8001612:	469a      	mov	sl, r3
 8001614:	4654      	mov	r4, sl
 8001616:	1e63      	subs	r3, r4, #1
 8001618:	419c      	sbcs	r4, r3
 800161a:	4643      	mov	r3, r8
 800161c:	431c      	orrs	r4, r3
 800161e:	e5db      	b.n	80011d8 <__aeabi_dsub+0x264>
 8001620:	0002      	movs	r2, r0
 8001622:	2400      	movs	r4, #0
 8001624:	2300      	movs	r3, #0
 8001626:	e548      	b.n	80010ba <__aeabi_dsub+0x146>
 8001628:	19dc      	adds	r4, r3, r7
 800162a:	42bc      	cmp	r4, r7
 800162c:	41bf      	sbcs	r7, r7
 800162e:	4461      	add	r1, ip
 8001630:	4689      	mov	r9, r1
 8001632:	427f      	negs	r7, r7
 8001634:	44b9      	add	r9, r7
 8001636:	e738      	b.n	80014aa <__aeabi_dsub+0x536>
 8001638:	464b      	mov	r3, r9
 800163a:	4323      	orrs	r3, r4
 800163c:	d100      	bne.n	8001640 <__aeabi_dsub+0x6cc>
 800163e:	e69f      	b.n	8001380 <__aeabi_dsub+0x40c>
 8001640:	e606      	b.n	8001250 <__aeabi_dsub+0x2dc>
 8001642:	46c0      	nop			; (mov r8, r8)
 8001644:	000007fe 	.word	0x000007fe
 8001648:	000007ff 	.word	0x000007ff
 800164c:	ff7fffff 	.word	0xff7fffff
 8001650:	08ff      	lsrs	r7, r7, #3
 8001652:	074b      	lsls	r3, r1, #29
 8001654:	433b      	orrs	r3, r7
 8001656:	08cc      	lsrs	r4, r1, #3
 8001658:	e616      	b.n	8001288 <__aeabi_dsub+0x314>
 800165a:	4662      	mov	r2, ip
 800165c:	08db      	lsrs	r3, r3, #3
 800165e:	0752      	lsls	r2, r2, #29
 8001660:	4313      	orrs	r3, r2
 8001662:	4662      	mov	r2, ip
 8001664:	08d4      	lsrs	r4, r2, #3
 8001666:	2280      	movs	r2, #128	; 0x80
 8001668:	0312      	lsls	r2, r2, #12
 800166a:	4214      	tst	r4, r2
 800166c:	d007      	beq.n	800167e <__aeabi_dsub+0x70a>
 800166e:	08c8      	lsrs	r0, r1, #3
 8001670:	4210      	tst	r0, r2
 8001672:	d104      	bne.n	800167e <__aeabi_dsub+0x70a>
 8001674:	465d      	mov	r5, fp
 8001676:	0004      	movs	r4, r0
 8001678:	08fb      	lsrs	r3, r7, #3
 800167a:	0749      	lsls	r1, r1, #29
 800167c:	430b      	orrs	r3, r1
 800167e:	0f5a      	lsrs	r2, r3, #29
 8001680:	00db      	lsls	r3, r3, #3
 8001682:	0752      	lsls	r2, r2, #29
 8001684:	08db      	lsrs	r3, r3, #3
 8001686:	4313      	orrs	r3, r2
 8001688:	e5fe      	b.n	8001288 <__aeabi_dsub+0x314>
 800168a:	2300      	movs	r3, #0
 800168c:	4a01      	ldr	r2, [pc, #4]	; (8001694 <__aeabi_dsub+0x720>)
 800168e:	001c      	movs	r4, r3
 8001690:	e513      	b.n	80010ba <__aeabi_dsub+0x146>
 8001692:	46c0      	nop			; (mov r8, r8)
 8001694:	000007ff 	.word	0x000007ff

08001698 <__aeabi_d2iz>:
 8001698:	000a      	movs	r2, r1
 800169a:	b530      	push	{r4, r5, lr}
 800169c:	4c13      	ldr	r4, [pc, #76]	; (80016ec <__aeabi_d2iz+0x54>)
 800169e:	0053      	lsls	r3, r2, #1
 80016a0:	0309      	lsls	r1, r1, #12
 80016a2:	0005      	movs	r5, r0
 80016a4:	0b09      	lsrs	r1, r1, #12
 80016a6:	2000      	movs	r0, #0
 80016a8:	0d5b      	lsrs	r3, r3, #21
 80016aa:	0fd2      	lsrs	r2, r2, #31
 80016ac:	42a3      	cmp	r3, r4
 80016ae:	dd04      	ble.n	80016ba <__aeabi_d2iz+0x22>
 80016b0:	480f      	ldr	r0, [pc, #60]	; (80016f0 <__aeabi_d2iz+0x58>)
 80016b2:	4283      	cmp	r3, r0
 80016b4:	dd02      	ble.n	80016bc <__aeabi_d2iz+0x24>
 80016b6:	4b0f      	ldr	r3, [pc, #60]	; (80016f4 <__aeabi_d2iz+0x5c>)
 80016b8:	18d0      	adds	r0, r2, r3
 80016ba:	bd30      	pop	{r4, r5, pc}
 80016bc:	2080      	movs	r0, #128	; 0x80
 80016be:	0340      	lsls	r0, r0, #13
 80016c0:	4301      	orrs	r1, r0
 80016c2:	480d      	ldr	r0, [pc, #52]	; (80016f8 <__aeabi_d2iz+0x60>)
 80016c4:	1ac0      	subs	r0, r0, r3
 80016c6:	281f      	cmp	r0, #31
 80016c8:	dd08      	ble.n	80016dc <__aeabi_d2iz+0x44>
 80016ca:	480c      	ldr	r0, [pc, #48]	; (80016fc <__aeabi_d2iz+0x64>)
 80016cc:	1ac3      	subs	r3, r0, r3
 80016ce:	40d9      	lsrs	r1, r3
 80016d0:	000b      	movs	r3, r1
 80016d2:	4258      	negs	r0, r3
 80016d4:	2a00      	cmp	r2, #0
 80016d6:	d1f0      	bne.n	80016ba <__aeabi_d2iz+0x22>
 80016d8:	0018      	movs	r0, r3
 80016da:	e7ee      	b.n	80016ba <__aeabi_d2iz+0x22>
 80016dc:	4c08      	ldr	r4, [pc, #32]	; (8001700 <__aeabi_d2iz+0x68>)
 80016de:	40c5      	lsrs	r5, r0
 80016e0:	46a4      	mov	ip, r4
 80016e2:	4463      	add	r3, ip
 80016e4:	4099      	lsls	r1, r3
 80016e6:	000b      	movs	r3, r1
 80016e8:	432b      	orrs	r3, r5
 80016ea:	e7f2      	b.n	80016d2 <__aeabi_d2iz+0x3a>
 80016ec:	000003fe 	.word	0x000003fe
 80016f0:	0000041d 	.word	0x0000041d
 80016f4:	7fffffff 	.word	0x7fffffff
 80016f8:	00000433 	.word	0x00000433
 80016fc:	00000413 	.word	0x00000413
 8001700:	fffffbed 	.word	0xfffffbed

08001704 <__aeabi_f2d>:
 8001704:	b570      	push	{r4, r5, r6, lr}
 8001706:	0043      	lsls	r3, r0, #1
 8001708:	0246      	lsls	r6, r0, #9
 800170a:	0fc4      	lsrs	r4, r0, #31
 800170c:	20fe      	movs	r0, #254	; 0xfe
 800170e:	0e1b      	lsrs	r3, r3, #24
 8001710:	1c59      	adds	r1, r3, #1
 8001712:	0a75      	lsrs	r5, r6, #9
 8001714:	4208      	tst	r0, r1
 8001716:	d00c      	beq.n	8001732 <__aeabi_f2d+0x2e>
 8001718:	22e0      	movs	r2, #224	; 0xe0
 800171a:	0092      	lsls	r2, r2, #2
 800171c:	4694      	mov	ip, r2
 800171e:	076d      	lsls	r5, r5, #29
 8001720:	0b36      	lsrs	r6, r6, #12
 8001722:	4463      	add	r3, ip
 8001724:	051b      	lsls	r3, r3, #20
 8001726:	4333      	orrs	r3, r6
 8001728:	07e4      	lsls	r4, r4, #31
 800172a:	4323      	orrs	r3, r4
 800172c:	0028      	movs	r0, r5
 800172e:	0019      	movs	r1, r3
 8001730:	bd70      	pop	{r4, r5, r6, pc}
 8001732:	2b00      	cmp	r3, #0
 8001734:	d114      	bne.n	8001760 <__aeabi_f2d+0x5c>
 8001736:	2d00      	cmp	r5, #0
 8001738:	d01b      	beq.n	8001772 <__aeabi_f2d+0x6e>
 800173a:	0028      	movs	r0, r5
 800173c:	f000 f868 	bl	8001810 <__clzsi2>
 8001740:	280a      	cmp	r0, #10
 8001742:	dc1c      	bgt.n	800177e <__aeabi_f2d+0x7a>
 8001744:	230b      	movs	r3, #11
 8001746:	002e      	movs	r6, r5
 8001748:	1a1b      	subs	r3, r3, r0
 800174a:	40de      	lsrs	r6, r3
 800174c:	0003      	movs	r3, r0
 800174e:	3315      	adds	r3, #21
 8001750:	409d      	lsls	r5, r3
 8001752:	4a0e      	ldr	r2, [pc, #56]	; (800178c <__aeabi_f2d+0x88>)
 8001754:	0336      	lsls	r6, r6, #12
 8001756:	1a12      	subs	r2, r2, r0
 8001758:	0552      	lsls	r2, r2, #21
 800175a:	0b36      	lsrs	r6, r6, #12
 800175c:	0d53      	lsrs	r3, r2, #21
 800175e:	e7e1      	b.n	8001724 <__aeabi_f2d+0x20>
 8001760:	2d00      	cmp	r5, #0
 8001762:	d009      	beq.n	8001778 <__aeabi_f2d+0x74>
 8001764:	2280      	movs	r2, #128	; 0x80
 8001766:	0b36      	lsrs	r6, r6, #12
 8001768:	0312      	lsls	r2, r2, #12
 800176a:	4b09      	ldr	r3, [pc, #36]	; (8001790 <__aeabi_f2d+0x8c>)
 800176c:	076d      	lsls	r5, r5, #29
 800176e:	4316      	orrs	r6, r2
 8001770:	e7d8      	b.n	8001724 <__aeabi_f2d+0x20>
 8001772:	2300      	movs	r3, #0
 8001774:	2600      	movs	r6, #0
 8001776:	e7d5      	b.n	8001724 <__aeabi_f2d+0x20>
 8001778:	2600      	movs	r6, #0
 800177a:	4b05      	ldr	r3, [pc, #20]	; (8001790 <__aeabi_f2d+0x8c>)
 800177c:	e7d2      	b.n	8001724 <__aeabi_f2d+0x20>
 800177e:	0003      	movs	r3, r0
 8001780:	3b0b      	subs	r3, #11
 8001782:	409d      	lsls	r5, r3
 8001784:	002e      	movs	r6, r5
 8001786:	2500      	movs	r5, #0
 8001788:	e7e3      	b.n	8001752 <__aeabi_f2d+0x4e>
 800178a:	46c0      	nop			; (mov r8, r8)
 800178c:	00000389 	.word	0x00000389
 8001790:	000007ff 	.word	0x000007ff

08001794 <__aeabi_cdrcmple>:
 8001794:	4684      	mov	ip, r0
 8001796:	0010      	movs	r0, r2
 8001798:	4662      	mov	r2, ip
 800179a:	468c      	mov	ip, r1
 800179c:	0019      	movs	r1, r3
 800179e:	4663      	mov	r3, ip
 80017a0:	e000      	b.n	80017a4 <__aeabi_cdcmpeq>
 80017a2:	46c0      	nop			; (mov r8, r8)

080017a4 <__aeabi_cdcmpeq>:
 80017a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80017a6:	f000 f905 	bl	80019b4 <__ledf2>
 80017aa:	2800      	cmp	r0, #0
 80017ac:	d401      	bmi.n	80017b2 <__aeabi_cdcmpeq+0xe>
 80017ae:	2100      	movs	r1, #0
 80017b0:	42c8      	cmn	r0, r1
 80017b2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080017b4 <__aeabi_dcmpeq>:
 80017b4:	b510      	push	{r4, lr}
 80017b6:	f000 f855 	bl	8001864 <__eqdf2>
 80017ba:	4240      	negs	r0, r0
 80017bc:	3001      	adds	r0, #1
 80017be:	bd10      	pop	{r4, pc}

080017c0 <__aeabi_dcmplt>:
 80017c0:	b510      	push	{r4, lr}
 80017c2:	f000 f8f7 	bl	80019b4 <__ledf2>
 80017c6:	2800      	cmp	r0, #0
 80017c8:	db01      	blt.n	80017ce <__aeabi_dcmplt+0xe>
 80017ca:	2000      	movs	r0, #0
 80017cc:	bd10      	pop	{r4, pc}
 80017ce:	2001      	movs	r0, #1
 80017d0:	bd10      	pop	{r4, pc}
 80017d2:	46c0      	nop			; (mov r8, r8)

080017d4 <__aeabi_dcmple>:
 80017d4:	b510      	push	{r4, lr}
 80017d6:	f000 f8ed 	bl	80019b4 <__ledf2>
 80017da:	2800      	cmp	r0, #0
 80017dc:	dd01      	ble.n	80017e2 <__aeabi_dcmple+0xe>
 80017de:	2000      	movs	r0, #0
 80017e0:	bd10      	pop	{r4, pc}
 80017e2:	2001      	movs	r0, #1
 80017e4:	bd10      	pop	{r4, pc}
 80017e6:	46c0      	nop			; (mov r8, r8)

080017e8 <__aeabi_dcmpgt>:
 80017e8:	b510      	push	{r4, lr}
 80017ea:	f000 f87d 	bl	80018e8 <__gedf2>
 80017ee:	2800      	cmp	r0, #0
 80017f0:	dc01      	bgt.n	80017f6 <__aeabi_dcmpgt+0xe>
 80017f2:	2000      	movs	r0, #0
 80017f4:	bd10      	pop	{r4, pc}
 80017f6:	2001      	movs	r0, #1
 80017f8:	bd10      	pop	{r4, pc}
 80017fa:	46c0      	nop			; (mov r8, r8)

080017fc <__aeabi_dcmpge>:
 80017fc:	b510      	push	{r4, lr}
 80017fe:	f000 f873 	bl	80018e8 <__gedf2>
 8001802:	2800      	cmp	r0, #0
 8001804:	da01      	bge.n	800180a <__aeabi_dcmpge+0xe>
 8001806:	2000      	movs	r0, #0
 8001808:	bd10      	pop	{r4, pc}
 800180a:	2001      	movs	r0, #1
 800180c:	bd10      	pop	{r4, pc}
 800180e:	46c0      	nop			; (mov r8, r8)

08001810 <__clzsi2>:
 8001810:	211c      	movs	r1, #28
 8001812:	2301      	movs	r3, #1
 8001814:	041b      	lsls	r3, r3, #16
 8001816:	4298      	cmp	r0, r3
 8001818:	d301      	bcc.n	800181e <__clzsi2+0xe>
 800181a:	0c00      	lsrs	r0, r0, #16
 800181c:	3910      	subs	r1, #16
 800181e:	0a1b      	lsrs	r3, r3, #8
 8001820:	4298      	cmp	r0, r3
 8001822:	d301      	bcc.n	8001828 <__clzsi2+0x18>
 8001824:	0a00      	lsrs	r0, r0, #8
 8001826:	3908      	subs	r1, #8
 8001828:	091b      	lsrs	r3, r3, #4
 800182a:	4298      	cmp	r0, r3
 800182c:	d301      	bcc.n	8001832 <__clzsi2+0x22>
 800182e:	0900      	lsrs	r0, r0, #4
 8001830:	3904      	subs	r1, #4
 8001832:	a202      	add	r2, pc, #8	; (adr r2, 800183c <__clzsi2+0x2c>)
 8001834:	5c10      	ldrb	r0, [r2, r0]
 8001836:	1840      	adds	r0, r0, r1
 8001838:	4770      	bx	lr
 800183a:	46c0      	nop			; (mov r8, r8)
 800183c:	02020304 	.word	0x02020304
 8001840:	01010101 	.word	0x01010101
	...

0800184c <__clzdi2>:
 800184c:	b510      	push	{r4, lr}
 800184e:	2900      	cmp	r1, #0
 8001850:	d103      	bne.n	800185a <__clzdi2+0xe>
 8001852:	f7ff ffdd 	bl	8001810 <__clzsi2>
 8001856:	3020      	adds	r0, #32
 8001858:	e002      	b.n	8001860 <__clzdi2+0x14>
 800185a:	0008      	movs	r0, r1
 800185c:	f7ff ffd8 	bl	8001810 <__clzsi2>
 8001860:	bd10      	pop	{r4, pc}
 8001862:	46c0      	nop			; (mov r8, r8)

08001864 <__eqdf2>:
 8001864:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001866:	464e      	mov	r6, r9
 8001868:	4645      	mov	r5, r8
 800186a:	46de      	mov	lr, fp
 800186c:	4657      	mov	r7, sl
 800186e:	4690      	mov	r8, r2
 8001870:	b5e0      	push	{r5, r6, r7, lr}
 8001872:	0017      	movs	r7, r2
 8001874:	031a      	lsls	r2, r3, #12
 8001876:	0b12      	lsrs	r2, r2, #12
 8001878:	0005      	movs	r5, r0
 800187a:	4684      	mov	ip, r0
 800187c:	4819      	ldr	r0, [pc, #100]	; (80018e4 <__eqdf2+0x80>)
 800187e:	030e      	lsls	r6, r1, #12
 8001880:	004c      	lsls	r4, r1, #1
 8001882:	4691      	mov	r9, r2
 8001884:	005a      	lsls	r2, r3, #1
 8001886:	0fdb      	lsrs	r3, r3, #31
 8001888:	469b      	mov	fp, r3
 800188a:	0b36      	lsrs	r6, r6, #12
 800188c:	0d64      	lsrs	r4, r4, #21
 800188e:	0fc9      	lsrs	r1, r1, #31
 8001890:	0d52      	lsrs	r2, r2, #21
 8001892:	4284      	cmp	r4, r0
 8001894:	d019      	beq.n	80018ca <__eqdf2+0x66>
 8001896:	4282      	cmp	r2, r0
 8001898:	d010      	beq.n	80018bc <__eqdf2+0x58>
 800189a:	2001      	movs	r0, #1
 800189c:	4294      	cmp	r4, r2
 800189e:	d10e      	bne.n	80018be <__eqdf2+0x5a>
 80018a0:	454e      	cmp	r6, r9
 80018a2:	d10c      	bne.n	80018be <__eqdf2+0x5a>
 80018a4:	2001      	movs	r0, #1
 80018a6:	45c4      	cmp	ip, r8
 80018a8:	d109      	bne.n	80018be <__eqdf2+0x5a>
 80018aa:	4559      	cmp	r1, fp
 80018ac:	d017      	beq.n	80018de <__eqdf2+0x7a>
 80018ae:	2c00      	cmp	r4, #0
 80018b0:	d105      	bne.n	80018be <__eqdf2+0x5a>
 80018b2:	0030      	movs	r0, r6
 80018b4:	4328      	orrs	r0, r5
 80018b6:	1e43      	subs	r3, r0, #1
 80018b8:	4198      	sbcs	r0, r3
 80018ba:	e000      	b.n	80018be <__eqdf2+0x5a>
 80018bc:	2001      	movs	r0, #1
 80018be:	bcf0      	pop	{r4, r5, r6, r7}
 80018c0:	46bb      	mov	fp, r7
 80018c2:	46b2      	mov	sl, r6
 80018c4:	46a9      	mov	r9, r5
 80018c6:	46a0      	mov	r8, r4
 80018c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018ca:	0033      	movs	r3, r6
 80018cc:	2001      	movs	r0, #1
 80018ce:	432b      	orrs	r3, r5
 80018d0:	d1f5      	bne.n	80018be <__eqdf2+0x5a>
 80018d2:	42a2      	cmp	r2, r4
 80018d4:	d1f3      	bne.n	80018be <__eqdf2+0x5a>
 80018d6:	464b      	mov	r3, r9
 80018d8:	433b      	orrs	r3, r7
 80018da:	d1f0      	bne.n	80018be <__eqdf2+0x5a>
 80018dc:	e7e2      	b.n	80018a4 <__eqdf2+0x40>
 80018de:	2000      	movs	r0, #0
 80018e0:	e7ed      	b.n	80018be <__eqdf2+0x5a>
 80018e2:	46c0      	nop			; (mov r8, r8)
 80018e4:	000007ff 	.word	0x000007ff

080018e8 <__gedf2>:
 80018e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018ea:	4647      	mov	r7, r8
 80018ec:	46ce      	mov	lr, r9
 80018ee:	0004      	movs	r4, r0
 80018f0:	0018      	movs	r0, r3
 80018f2:	0016      	movs	r6, r2
 80018f4:	031b      	lsls	r3, r3, #12
 80018f6:	0b1b      	lsrs	r3, r3, #12
 80018f8:	4d2d      	ldr	r5, [pc, #180]	; (80019b0 <__gedf2+0xc8>)
 80018fa:	004a      	lsls	r2, r1, #1
 80018fc:	4699      	mov	r9, r3
 80018fe:	b580      	push	{r7, lr}
 8001900:	0043      	lsls	r3, r0, #1
 8001902:	030f      	lsls	r7, r1, #12
 8001904:	46a4      	mov	ip, r4
 8001906:	46b0      	mov	r8, r6
 8001908:	0b3f      	lsrs	r7, r7, #12
 800190a:	0d52      	lsrs	r2, r2, #21
 800190c:	0fc9      	lsrs	r1, r1, #31
 800190e:	0d5b      	lsrs	r3, r3, #21
 8001910:	0fc0      	lsrs	r0, r0, #31
 8001912:	42aa      	cmp	r2, r5
 8001914:	d021      	beq.n	800195a <__gedf2+0x72>
 8001916:	42ab      	cmp	r3, r5
 8001918:	d013      	beq.n	8001942 <__gedf2+0x5a>
 800191a:	2a00      	cmp	r2, #0
 800191c:	d122      	bne.n	8001964 <__gedf2+0x7c>
 800191e:	433c      	orrs	r4, r7
 8001920:	2b00      	cmp	r3, #0
 8001922:	d102      	bne.n	800192a <__gedf2+0x42>
 8001924:	464d      	mov	r5, r9
 8001926:	432e      	orrs	r6, r5
 8001928:	d022      	beq.n	8001970 <__gedf2+0x88>
 800192a:	2c00      	cmp	r4, #0
 800192c:	d010      	beq.n	8001950 <__gedf2+0x68>
 800192e:	4281      	cmp	r1, r0
 8001930:	d022      	beq.n	8001978 <__gedf2+0x90>
 8001932:	2002      	movs	r0, #2
 8001934:	3901      	subs	r1, #1
 8001936:	4008      	ands	r0, r1
 8001938:	3801      	subs	r0, #1
 800193a:	bcc0      	pop	{r6, r7}
 800193c:	46b9      	mov	r9, r7
 800193e:	46b0      	mov	r8, r6
 8001940:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001942:	464d      	mov	r5, r9
 8001944:	432e      	orrs	r6, r5
 8001946:	d129      	bne.n	800199c <__gedf2+0xb4>
 8001948:	2a00      	cmp	r2, #0
 800194a:	d1f0      	bne.n	800192e <__gedf2+0x46>
 800194c:	433c      	orrs	r4, r7
 800194e:	d1ee      	bne.n	800192e <__gedf2+0x46>
 8001950:	2800      	cmp	r0, #0
 8001952:	d1f2      	bne.n	800193a <__gedf2+0x52>
 8001954:	2001      	movs	r0, #1
 8001956:	4240      	negs	r0, r0
 8001958:	e7ef      	b.n	800193a <__gedf2+0x52>
 800195a:	003d      	movs	r5, r7
 800195c:	4325      	orrs	r5, r4
 800195e:	d11d      	bne.n	800199c <__gedf2+0xb4>
 8001960:	4293      	cmp	r3, r2
 8001962:	d0ee      	beq.n	8001942 <__gedf2+0x5a>
 8001964:	2b00      	cmp	r3, #0
 8001966:	d1e2      	bne.n	800192e <__gedf2+0x46>
 8001968:	464c      	mov	r4, r9
 800196a:	4326      	orrs	r6, r4
 800196c:	d1df      	bne.n	800192e <__gedf2+0x46>
 800196e:	e7e0      	b.n	8001932 <__gedf2+0x4a>
 8001970:	2000      	movs	r0, #0
 8001972:	2c00      	cmp	r4, #0
 8001974:	d0e1      	beq.n	800193a <__gedf2+0x52>
 8001976:	e7dc      	b.n	8001932 <__gedf2+0x4a>
 8001978:	429a      	cmp	r2, r3
 800197a:	dc0a      	bgt.n	8001992 <__gedf2+0xaa>
 800197c:	dbe8      	blt.n	8001950 <__gedf2+0x68>
 800197e:	454f      	cmp	r7, r9
 8001980:	d8d7      	bhi.n	8001932 <__gedf2+0x4a>
 8001982:	d00e      	beq.n	80019a2 <__gedf2+0xba>
 8001984:	2000      	movs	r0, #0
 8001986:	454f      	cmp	r7, r9
 8001988:	d2d7      	bcs.n	800193a <__gedf2+0x52>
 800198a:	2900      	cmp	r1, #0
 800198c:	d0e2      	beq.n	8001954 <__gedf2+0x6c>
 800198e:	0008      	movs	r0, r1
 8001990:	e7d3      	b.n	800193a <__gedf2+0x52>
 8001992:	4243      	negs	r3, r0
 8001994:	4158      	adcs	r0, r3
 8001996:	0040      	lsls	r0, r0, #1
 8001998:	3801      	subs	r0, #1
 800199a:	e7ce      	b.n	800193a <__gedf2+0x52>
 800199c:	2002      	movs	r0, #2
 800199e:	4240      	negs	r0, r0
 80019a0:	e7cb      	b.n	800193a <__gedf2+0x52>
 80019a2:	45c4      	cmp	ip, r8
 80019a4:	d8c5      	bhi.n	8001932 <__gedf2+0x4a>
 80019a6:	2000      	movs	r0, #0
 80019a8:	45c4      	cmp	ip, r8
 80019aa:	d2c6      	bcs.n	800193a <__gedf2+0x52>
 80019ac:	e7ed      	b.n	800198a <__gedf2+0xa2>
 80019ae:	46c0      	nop			; (mov r8, r8)
 80019b0:	000007ff 	.word	0x000007ff

080019b4 <__ledf2>:
 80019b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019b6:	4647      	mov	r7, r8
 80019b8:	46ce      	mov	lr, r9
 80019ba:	0004      	movs	r4, r0
 80019bc:	0018      	movs	r0, r3
 80019be:	0016      	movs	r6, r2
 80019c0:	031b      	lsls	r3, r3, #12
 80019c2:	0b1b      	lsrs	r3, r3, #12
 80019c4:	4d2c      	ldr	r5, [pc, #176]	; (8001a78 <__ledf2+0xc4>)
 80019c6:	004a      	lsls	r2, r1, #1
 80019c8:	4699      	mov	r9, r3
 80019ca:	b580      	push	{r7, lr}
 80019cc:	0043      	lsls	r3, r0, #1
 80019ce:	030f      	lsls	r7, r1, #12
 80019d0:	46a4      	mov	ip, r4
 80019d2:	46b0      	mov	r8, r6
 80019d4:	0b3f      	lsrs	r7, r7, #12
 80019d6:	0d52      	lsrs	r2, r2, #21
 80019d8:	0fc9      	lsrs	r1, r1, #31
 80019da:	0d5b      	lsrs	r3, r3, #21
 80019dc:	0fc0      	lsrs	r0, r0, #31
 80019de:	42aa      	cmp	r2, r5
 80019e0:	d00d      	beq.n	80019fe <__ledf2+0x4a>
 80019e2:	42ab      	cmp	r3, r5
 80019e4:	d010      	beq.n	8001a08 <__ledf2+0x54>
 80019e6:	2a00      	cmp	r2, #0
 80019e8:	d127      	bne.n	8001a3a <__ledf2+0x86>
 80019ea:	433c      	orrs	r4, r7
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d111      	bne.n	8001a14 <__ledf2+0x60>
 80019f0:	464d      	mov	r5, r9
 80019f2:	432e      	orrs	r6, r5
 80019f4:	d10e      	bne.n	8001a14 <__ledf2+0x60>
 80019f6:	2000      	movs	r0, #0
 80019f8:	2c00      	cmp	r4, #0
 80019fa:	d015      	beq.n	8001a28 <__ledf2+0x74>
 80019fc:	e00e      	b.n	8001a1c <__ledf2+0x68>
 80019fe:	003d      	movs	r5, r7
 8001a00:	4325      	orrs	r5, r4
 8001a02:	d110      	bne.n	8001a26 <__ledf2+0x72>
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d118      	bne.n	8001a3a <__ledf2+0x86>
 8001a08:	464d      	mov	r5, r9
 8001a0a:	432e      	orrs	r6, r5
 8001a0c:	d10b      	bne.n	8001a26 <__ledf2+0x72>
 8001a0e:	2a00      	cmp	r2, #0
 8001a10:	d102      	bne.n	8001a18 <__ledf2+0x64>
 8001a12:	433c      	orrs	r4, r7
 8001a14:	2c00      	cmp	r4, #0
 8001a16:	d00b      	beq.n	8001a30 <__ledf2+0x7c>
 8001a18:	4281      	cmp	r1, r0
 8001a1a:	d014      	beq.n	8001a46 <__ledf2+0x92>
 8001a1c:	2002      	movs	r0, #2
 8001a1e:	3901      	subs	r1, #1
 8001a20:	4008      	ands	r0, r1
 8001a22:	3801      	subs	r0, #1
 8001a24:	e000      	b.n	8001a28 <__ledf2+0x74>
 8001a26:	2002      	movs	r0, #2
 8001a28:	bcc0      	pop	{r6, r7}
 8001a2a:	46b9      	mov	r9, r7
 8001a2c:	46b0      	mov	r8, r6
 8001a2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a30:	2800      	cmp	r0, #0
 8001a32:	d1f9      	bne.n	8001a28 <__ledf2+0x74>
 8001a34:	2001      	movs	r0, #1
 8001a36:	4240      	negs	r0, r0
 8001a38:	e7f6      	b.n	8001a28 <__ledf2+0x74>
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d1ec      	bne.n	8001a18 <__ledf2+0x64>
 8001a3e:	464c      	mov	r4, r9
 8001a40:	4326      	orrs	r6, r4
 8001a42:	d1e9      	bne.n	8001a18 <__ledf2+0x64>
 8001a44:	e7ea      	b.n	8001a1c <__ledf2+0x68>
 8001a46:	429a      	cmp	r2, r3
 8001a48:	dd04      	ble.n	8001a54 <__ledf2+0xa0>
 8001a4a:	4243      	negs	r3, r0
 8001a4c:	4158      	adcs	r0, r3
 8001a4e:	0040      	lsls	r0, r0, #1
 8001a50:	3801      	subs	r0, #1
 8001a52:	e7e9      	b.n	8001a28 <__ledf2+0x74>
 8001a54:	429a      	cmp	r2, r3
 8001a56:	dbeb      	blt.n	8001a30 <__ledf2+0x7c>
 8001a58:	454f      	cmp	r7, r9
 8001a5a:	d8df      	bhi.n	8001a1c <__ledf2+0x68>
 8001a5c:	d006      	beq.n	8001a6c <__ledf2+0xb8>
 8001a5e:	2000      	movs	r0, #0
 8001a60:	454f      	cmp	r7, r9
 8001a62:	d2e1      	bcs.n	8001a28 <__ledf2+0x74>
 8001a64:	2900      	cmp	r1, #0
 8001a66:	d0e5      	beq.n	8001a34 <__ledf2+0x80>
 8001a68:	0008      	movs	r0, r1
 8001a6a:	e7dd      	b.n	8001a28 <__ledf2+0x74>
 8001a6c:	45c4      	cmp	ip, r8
 8001a6e:	d8d5      	bhi.n	8001a1c <__ledf2+0x68>
 8001a70:	2000      	movs	r0, #0
 8001a72:	45c4      	cmp	ip, r8
 8001a74:	d2d8      	bcs.n	8001a28 <__ledf2+0x74>
 8001a76:	e7f5      	b.n	8001a64 <__ledf2+0xb0>
 8001a78:	000007ff 	.word	0x000007ff

08001a7c <MX_ADC_Init>:

/* USER CODE END 0 */

/* ADC init function */
void MX_ADC_Init(void)
{
 8001a7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a7e:	b093      	sub	sp, #76	; 0x4c

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8001a80:	2214      	movs	r2, #20
 8001a82:	2100      	movs	r1, #0
 8001a84:	a80d      	add	r0, sp, #52	; 0x34
 8001a86:	f002 feb2 	bl	80047ee <memset>
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8001a8a:	2210      	movs	r2, #16
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	a809      	add	r0, sp, #36	; 0x24
 8001a90:	f002 fead 	bl	80047ee <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a94:	2218      	movs	r2, #24
 8001a96:	2100      	movs	r1, #0
 8001a98:	a803      	add	r0, sp, #12
 8001a9a:	f002 fea8 	bl	80047ee <memset>
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001a9e:	4b4b      	ldr	r3, [pc, #300]	; (8001bcc <MX_ADC_Init+0x150>)
 8001aa0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001aa2:	2080      	movs	r0, #128	; 0x80
 8001aa4:	0080      	lsls	r0, r0, #2
 8001aa6:	4301      	orrs	r1, r0
 8001aa8:	6359      	str	r1, [r3, #52]	; 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001aaa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001aac:	4002      	ands	r2, r0
 8001aae:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8001ab0:	9a02      	ldr	r2, [sp, #8]
  * @retval None
*/
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 8001ab2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ab4:	2701      	movs	r7, #1
 8001ab6:	433a      	orrs	r2, r7
 8001ab8:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8001aba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001abc:	403b      	ands	r3, r7
 8001abe:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8001ac0:	9b01      	ldr	r3, [sp, #4]

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
  /**ADC GPIO Configuration
  PA0-CK_IN   ------> ADC_IN0
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 8001ac2:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001ac4:	2303      	movs	r3, #3
 8001ac6:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ac8:	3861      	subs	r0, #97	; 0x61
 8001aca:	38ff      	subs	r0, #255	; 0xff
 8001acc:	a903      	add	r1, sp, #12
 8001ace:	05c0      	lsls	r0, r0, #23
 8001ad0:	f002 fb3e 	bl	8004150 <LL_GPIO_Init>
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ad4:	4b3e      	ldr	r3, [pc, #248]	; (8001bd0 <MX_ADC_Init+0x154>)
 8001ad6:	21c3      	movs	r1, #195	; 0xc3
 8001ad8:	0089      	lsls	r1, r1, #2
 8001ada:	585a      	ldr	r2, [r3, r1]
 8001adc:	20ff      	movs	r0, #255	; 0xff
 8001ade:	4382      	bics	r2, r0
 8001ae0:	505a      	str	r2, [r3, r1]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ae2:	2280      	movs	r2, #128	; 0x80
 8001ae4:	0152      	lsls	r2, r2, #5
 8001ae6:	601a      	str	r2, [r3, #0]
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001ae8:	4c3a      	ldr	r4, [pc, #232]	; (8001bd4 <MX_ADC_Init+0x158>)
 8001aea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001aec:	433b      	orrs	r3, r7
 8001aee:	62a3      	str	r3, [r4, #40]	; 0x28
 8001af0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001af2:	2380      	movs	r3, #128	; 0x80
 8001af4:	02db      	lsls	r3, r3, #11
 8001af6:	4313      	orrs	r3, r2
 8001af8:	62a3      	str	r3, [r4, #40]	; 0x28
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8001afa:	4e37      	ldr	r6, [pc, #220]	; (8001bd8 <MX_ADC_Init+0x15c>)
 8001afc:	6830      	ldr	r0, [r6, #0]
 8001afe:	4a37      	ldr	r2, [pc, #220]	; (8001bdc <MX_ADC_Init+0x160>)
 8001b00:	4010      	ands	r0, r2
 8001b02:	2180      	movs	r1, #128	; 0x80
 8001b04:	0409      	lsls	r1, r1, #16
 8001b06:	4301      	orrs	r1, r0
 8001b08:	6031      	str	r1, [r6, #0]
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001b0a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001b0c:	2180      	movs	r1, #128	; 0x80
 8001b0e:	0289      	lsls	r1, r1, #10
 8001b10:	4319      	orrs	r1, r3
 8001b12:	62a1      	str	r1, [r4, #40]	; 0x28
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8001b14:	6833      	ldr	r3, [r6, #0]
 8001b16:	401a      	ands	r2, r3
 8001b18:	2380      	movs	r3, #128	; 0x80
 8001b1a:	03db      	lsls	r3, r3, #15
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	6033      	str	r3, [r6, #0]
  */
  LL_ADC_REG_SetSequencerChAdd(ADC1, LL_ADC_CHANNEL_VREFINT);
  LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(ADC1), LL_ADC_PATH_INTERNAL_VREFINT);
  /** Common config
  */
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8001b20:	2500      	movs	r5, #0
 8001b22:	950d      	str	r5, [sp, #52]	; 0x34
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_1RANK;
 8001b24:	2380      	movs	r3, #128	; 0x80
 8001b26:	025b      	lsls	r3, r3, #9
 8001b28:	930e      	str	r3, [sp, #56]	; 0x38
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8001b2a:	950f      	str	r5, [sp, #60]	; 0x3c
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 8001b2c:	9510      	str	r5, [sp, #64]	; 0x40
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 8001b2e:	9511      	str	r5, [sp, #68]	; 0x44
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8001b30:	a90d      	add	r1, sp, #52	; 0x34
 8001b32:	0020      	movs	r0, r4
 8001b34:	f002 fa90 	bl	8004058 <LL_ADC_REG_Init>
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 8001b38:	6963      	ldr	r3, [r4, #20]
 8001b3a:	2207      	movs	r2, #7
 8001b3c:	4393      	bics	r3, r2
 8001b3e:	3a02      	subs	r2, #2
 8001b40:	4313      	orrs	r3, r2
 8001b42:	6163      	str	r3, [r4, #20]
  *         @arg @ref LL_ADC_OVS_GRP_REGULAR_CONTINUED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOverSamplingScope(ADC_TypeDef *ADCx, uint32_t OvsScope)
{
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_OVSE, OvsScope);
 8001b44:	6923      	ldr	r3, [r4, #16]
 8001b46:	43bb      	bics	r3, r7
 8001b48:	431f      	orrs	r7, r3
 8001b4a:	6127      	str	r7, [r4, #16]
  *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_8
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ConfigOverSamplingRatioShift(ADC_TypeDef *ADCx, uint32_t Ratio, uint32_t Shift)
{
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_OVSS | ADC_CFGR2_OVSR), (Shift | Ratio));
 8001b4c:	6923      	ldr	r3, [r4, #16]
 8001b4e:	4a24      	ldr	r2, [pc, #144]	; (8001be0 <MX_ADC_Init+0x164>)
 8001b50:	401a      	ands	r2, r3
 8001b52:	238e      	movs	r3, #142	; 0x8e
 8001b54:	005b      	lsls	r3, r3, #1
 8001b56:	4313      	orrs	r3, r2
 8001b58:	6123      	str	r3, [r4, #16]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_TOVS, OverSamplingDiscont);
 8001b5a:	6923      	ldr	r3, [r4, #16]
 8001b5c:	4a21      	ldr	r2, [pc, #132]	; (8001be4 <MX_ADC_Init+0x168>)
 8001b5e:	4013      	ands	r3, r2
 8001b60:	6123      	str	r3, [r4, #16]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_SCANDIR, ScanDirection);
 8001b62:	68e3      	ldr	r3, [r4, #12]
 8001b64:	2104      	movs	r1, #4
 8001b66:	438b      	bics	r3, r1
 8001b68:	60e3      	str	r3, [r4, #12]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_LFMEN, CommonFrequencyMode);
 8001b6a:	6833      	ldr	r3, [r6, #0]
 8001b6c:	4a1e      	ldr	r2, [pc, #120]	; (8001be8 <MX_ADC_Init+0x16c>)
 8001b6e:	401a      	ands	r2, r3
 8001b70:	2380      	movs	r3, #128	; 0x80
 8001b72:	049b      	lsls	r3, r3, #18
 8001b74:	4313      	orrs	r3, r2
 8001b76:	6033      	str	r3, [r6, #0]
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8001b78:	6863      	ldr	r3, [r4, #4]
 8001b7a:	438b      	bics	r3, r1
 8001b7c:	6063      	str	r3, [r4, #4]
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOS(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOS);
 8001b7e:	6863      	ldr	r3, [r4, #4]
 8001b80:	2208      	movs	r2, #8
 8001b82:	4393      	bics	r3, r2
 8001b84:	6063      	str	r3, [r4, #4]
  LL_ADC_SetOverSamplingDiscont(ADC1, LL_ADC_OVS_REG_CONT);
  LL_ADC_REG_SetSequencerScanDirection(ADC1, LL_ADC_REG_SEQ_SCAN_DIR_FORWARD);
  LL_ADC_SetCommonFrequencyMode(__LL_ADC_COMMON_INSTANCE(ADC1), LL_ADC_CLOCK_FREQ_MODE_LOW);
  LL_ADC_DisableIT_EOC(ADC1);
  LL_ADC_DisableIT_EOS(ADC1);
  ADC_InitStruct.Clock = LL_ADC_CLOCK_SYNC_PCLK_DIV1;
 8001b86:	23c0      	movs	r3, #192	; 0xc0
 8001b88:	061b      	lsls	r3, r3, #24
 8001b8a:	9309      	str	r3, [sp, #36]	; 0x24
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8001b8c:	950a      	str	r5, [sp, #40]	; 0x28
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8001b8e:	950b      	str	r5, [sp, #44]	; 0x2c
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 8001b90:	950c      	str	r5, [sp, #48]	; 0x30
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8001b92:	a909      	add	r1, sp, #36	; 0x24
 8001b94:	0020      	movs	r0, r4
 8001b96:	f002 fa45 	bl	8004024 <LL_ADC_Init>
  MODIFY_REG(ADCx->CR,
 8001b9a:	68a3      	ldr	r3, [r4, #8]
 8001b9c:	4a13      	ldr	r2, [pc, #76]	; (8001bec <MX_ADC_Init+0x170>)
 8001b9e:	401a      	ands	r2, r3
 8001ba0:	2380      	movs	r3, #128	; 0x80
 8001ba2:	055b      	lsls	r3, r3, #21
 8001ba4:	4313      	orrs	r3, r2
 8001ba6:	60a3      	str	r3, [r4, #8]
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 8001ba8:	4b11      	ldr	r3, [pc, #68]	; (8001bf0 <MX_ADC_Init+0x174>)
 8001baa:	6818      	ldr	r0, [r3, #0]
 8001bac:	4911      	ldr	r1, [pc, #68]	; (8001bf4 <MX_ADC_Init+0x178>)
 8001bae:	f7fe fabd 	bl	800012c <__udivsi3>
 8001bb2:	0003      	movs	r3, r0
 8001bb4:	0080      	lsls	r0, r0, #2
 8001bb6:	18c0      	adds	r0, r0, r3
 8001bb8:	0040      	lsls	r0, r0, #1
 8001bba:	210a      	movs	r1, #10
 8001bbc:	f7fe fab6 	bl	800012c <__udivsi3>
  while(wait_loop_index != 0)
 8001bc0:	e000      	b.n	8001bc4 <MX_ADC_Init+0x148>
  {
    wait_loop_index--;
 8001bc2:	3801      	subs	r0, #1
  while(wait_loop_index != 0)
 8001bc4:	2800      	cmp	r0, #0
 8001bc6:	d1fc      	bne.n	8001bc2 <MX_ADC_Init+0x146>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8001bc8:	b013      	add	sp, #76	; 0x4c
 8001bca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bcc:	40021000 	.word	0x40021000
 8001bd0:	e000e100 	.word	0xe000e100
 8001bd4:	40012400 	.word	0x40012400
 8001bd8:	40012708 	.word	0x40012708
 8001bdc:	ff3fffff 	.word	0xff3fffff
 8001be0:	fffffe03 	.word	0xfffffe03
 8001be4:	fffffdff 	.word	0xfffffdff
 8001be8:	fdffffff 	.word	0xfdffffff
 8001bec:	6fffffe8 	.word	0x6fffffe8
 8001bf0:	2000001c 	.word	0x2000001c
 8001bf4:	00030d40 	.word	0x00030d40

08001bf8 <MX_CRC_Init>:

/* USER CODE END 0 */

/* CRC init function */
void MX_CRC_Init(void)
{
 8001bf8:	b082      	sub	sp, #8
  SET_BIT(RCC->AHBENR, Periphs);
 8001bfa:	4a0f      	ldr	r2, [pc, #60]	; (8001c38 <MX_CRC_Init+0x40>)
 8001bfc:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8001bfe:	2080      	movs	r0, #128	; 0x80
 8001c00:	0140      	lsls	r0, r0, #5
 8001c02:	4301      	orrs	r1, r0
 8001c04:	6311      	str	r1, [r2, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8001c06:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001c08:	4003      	ands	r3, r0
 8001c0a:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8001c0c:	9b01      	ldr	r3, [sp, #4]
  *         @arg @ref LL_CRC_INDATA_REVERSE_WORD
  * @retval None
  */
__STATIC_INLINE void LL_CRC_SetInputDataReverseMode(CRC_TypeDef *CRCx, uint32_t ReverseMode)
{
  MODIFY_REG(CRCx->CR, CRC_CR_REV_IN, ReverseMode);
 8001c0e:	4b0b      	ldr	r3, [pc, #44]	; (8001c3c <MX_CRC_Init+0x44>)
 8001c10:	689a      	ldr	r2, [r3, #8]
 8001c12:	2160      	movs	r1, #96	; 0x60
 8001c14:	438a      	bics	r2, r1
 8001c16:	609a      	str	r2, [r3, #8]
  *         @arg @ref LL_CRC_OUTDATA_REVERSE_BIT
  * @retval None
  */
__STATIC_INLINE void LL_CRC_SetOutputDataReverseMode(CRC_TypeDef *CRCx, uint32_t ReverseMode)
{
  MODIFY_REG(CRCx->CR, CRC_CR_REV_OUT, ReverseMode);
 8001c18:	689a      	ldr	r2, [r3, #8]
 8001c1a:	3120      	adds	r1, #32
 8001c1c:	438a      	bics	r2, r1
 8001c1e:	609a      	str	r2, [r3, #8]
  * @param  PolynomCoef Value to be programmed in Programmable Polynomial value register
  * @retval None
  */
__STATIC_INLINE void LL_CRC_SetPolynomialCoef(CRC_TypeDef *CRCx, uint32_t PolynomCoef)
{
  WRITE_REG(CRCx->POL, PolynomCoef);
 8001c20:	4a07      	ldr	r2, [pc, #28]	; (8001c40 <MX_CRC_Init+0x48>)
 8001c22:	615a      	str	r2, [r3, #20]
  MODIFY_REG(CRCx->CR, CRC_CR_POLYSIZE, PolySize);
 8001c24:	689a      	ldr	r2, [r3, #8]
 8001c26:	3968      	subs	r1, #104	; 0x68
 8001c28:	438a      	bics	r2, r1
 8001c2a:	609a      	str	r2, [r3, #8]
  WRITE_REG(CRCx->INIT, InitCrc);
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	4252      	negs	r2, r2
 8001c30:	611a      	str	r2, [r3, #16]
  LL_CRC_SetInitialData(CRC, LL_CRC_DEFAULT_CRC_INITVALUE);
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001c32:	b002      	add	sp, #8
 8001c34:	4770      	bx	lr
 8001c36:	46c0      	nop			; (mov r8, r8)
 8001c38:	40021000 	.word	0x40021000
 8001c3c:	40023000 	.word	0x40023000
 8001c40:	04c11db7 	.word	0x04c11db7

08001c44 <CalcCRC>:

/* USER CODE BEGIN 1 */

uint32_t CalcCRC(uint32_t* buff, uint8_t len){
 8001c44:	b510      	push	{r4, lr}
  SET_BIT(CRCx->CR, CRC_CR_RESET);
 8001c46:	4a09      	ldr	r2, [pc, #36]	; (8001c6c <CalcCRC+0x28>)
 8001c48:	6893      	ldr	r3, [r2, #8]
 8001c4a:	2401      	movs	r4, #1
 8001c4c:	4323      	orrs	r3, r4
 8001c4e:	6093      	str	r3, [r2, #8]
  uint8_t i;
  uint32_t tmp;

  LL_CRC_ResetCRCCalculationUnit(CRC);

  for(i = 0; i < len; i++){
 8001c50:	2300      	movs	r3, #0
 8001c52:	e005      	b.n	8001c60 <CalcCRC+0x1c>
    LL_CRC_FeedData32(CRC,buff[i]);
 8001c54:	009a      	lsls	r2, r3, #2
 8001c56:	5884      	ldr	r4, [r0, r2]
  * @param  InData value to be provided to CRC calculator between between Min_Data=0 and Max_Data=0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_CRC_FeedData32(CRC_TypeDef *CRCx, uint32_t InData)
{
  WRITE_REG(CRCx->DR, InData);
 8001c58:	4a04      	ldr	r2, [pc, #16]	; (8001c6c <CalcCRC+0x28>)
 8001c5a:	6014      	str	r4, [r2, #0]
  for(i = 0; i < len; i++){
 8001c5c:	3301      	adds	r3, #1
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	428b      	cmp	r3, r1
 8001c62:	d3f7      	bcc.n	8001c54 <CalcCRC+0x10>
  * @param  CRCx CRC Instance
  * @retval Current CRC calculation result as stored in CRC_DR register (32 bits).
  */
__STATIC_INLINE uint32_t LL_CRC_ReadData32(CRC_TypeDef *CRCx)
{
  return (uint32_t)(READ_REG(CRCx->DR));
 8001c64:	4b01      	ldr	r3, [pc, #4]	; (8001c6c <CalcCRC+0x28>)
 8001c66:	6818      	ldr	r0, [r3, #0]
  }

  tmp = LL_CRC_ReadData32(CRC);
  return(tmp);

}
 8001c68:	bd10      	pop	{r4, pc}
 8001c6a:	46c0      	nop			; (mov r8, r8)
 8001c6c:	40023000 	.word	0x40023000

08001c70 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001c70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c72:	46ce      	mov	lr, r9
 8001c74:	4647      	mov	r7, r8
 8001c76:	b580      	push	{r7, lr}
 8001c78:	b08d      	sub	sp, #52	; 0x34

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8001c7a:	ae0a      	add	r6, sp, #40	; 0x28
 8001c7c:	2308      	movs	r3, #8
 8001c7e:	4698      	mov	r8, r3
 8001c80:	2208      	movs	r2, #8
 8001c82:	2100      	movs	r1, #0
 8001c84:	0030      	movs	r0, r6
 8001c86:	f002 fdb2 	bl	80047ee <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c8a:	2218      	movs	r2, #24
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	a804      	add	r0, sp, #16
 8001c90:	f002 fdad 	bl	80047ee <memset>
  SET_BIT(RCC->IOPENR, Periphs);
 8001c94:	4b29      	ldr	r3, [pc, #164]	; (8001d3c <MX_GPIO_Init+0xcc>)
 8001c96:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001c98:	2204      	movs	r2, #4
 8001c9a:	4311      	orrs	r1, r2
 8001c9c:	62d9      	str	r1, [r3, #44]	; 0x2c
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8001c9e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001ca0:	400a      	ands	r2, r1
 8001ca2:	9203      	str	r2, [sp, #12]
  (void)tmpreg;
 8001ca4:	9a03      	ldr	r2, [sp, #12]
  SET_BIT(RCC->IOPENR, Periphs);
 8001ca6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ca8:	2401      	movs	r4, #1
 8001caa:	4322      	orrs	r2, r4
 8001cac:	62da      	str	r2, [r3, #44]	; 0x2c
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8001cae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001cb0:	4022      	ands	r2, r4
 8001cb2:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8001cb4:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->IOPENR, Periphs);
 8001cb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001cb8:	2702      	movs	r7, #2
 8001cba:	433a      	orrs	r2, r7
 8001cbc:	62da      	str	r2, [r3, #44]	; 0x2c
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8001cbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cc0:	403b      	ands	r3, r7
 8001cc2:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8001cc4:	9b01      	ldr	r3, [sp, #4]
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 8001cc6:	25a0      	movs	r5, #160	; 0xa0
 8001cc8:	05ed      	lsls	r5, r5, #23
 8001cca:	4643      	mov	r3, r8
 8001ccc:	62ab      	str	r3, [r5, #40]	; 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001cce:	4b1c      	ldr	r3, [pc, #112]	; (8001d40 <MX_GPIO_Init+0xd0>)
 8001cd0:	4699      	mov	r9, r3
 8001cd2:	619f      	str	r7, [r3, #24]

  /**/
  LL_GPIO_SetOutputPin(HEAT_GPIO_Port, HEAT_Pin);

  /**/
  GPIO_InitStruct.Pin = TURN_ON_IR_Pin;
 8001cd4:	4643      	mov	r3, r8
 8001cd6:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001cd8:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(TURN_ON_IR_GPIO_Port, &GPIO_InitStruct);
 8001cda:	a904      	add	r1, sp, #16
 8001cdc:	0028      	movs	r0, r5
 8001cde:	f002 fa37 	bl	8004150 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = HEAT_Pin;
 8001ce2:	9704      	str	r7, [sp, #16]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001ce4:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001ce6:	2700      	movs	r7, #0
 8001ce8:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001cea:	9707      	str	r7, [sp, #28]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001cec:	9708      	str	r7, [sp, #32]
  LL_GPIO_Init(HEAT_GPIO_Port, &GPIO_InitStruct);
 8001cee:	a904      	add	r1, sp, #16
 8001cf0:	4648      	mov	r0, r9
 8001cf2:	f002 fa2d 	bl	8004150 <LL_GPIO_Init>
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], SYSCFG_EXTICR1_EXTI0 << (Line >> 16U), Port << (Line >> 16U));
 8001cf6:	4a13      	ldr	r2, [pc, #76]	; (8001d44 <MX_GPIO_Init+0xd4>)
 8001cf8:	68d3      	ldr	r3, [r2, #12]
 8001cfa:	210f      	movs	r1, #15
 8001cfc:	438b      	bics	r3, r1
 8001cfe:	60d3      	str	r3, [r2, #12]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8001d00:	68ea      	ldr	r2, [r5, #12]
 8001d02:	4911      	ldr	r1, [pc, #68]	; (8001d48 <MX_GPIO_Init+0xd8>)
 8001d04:	400a      	ands	r2, r1
 8001d06:	60ea      	str	r2, [r5, #12]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8001d08:	682b      	ldr	r3, [r5, #0]
 8001d0a:	400b      	ands	r3, r1
 8001d0c:	602b      	str	r3, [r5, #0]

  /**/
  LL_GPIO_SetPinMode(RDY_ADS1115_GPIO_Port, RDY_ADS1115_Pin, LL_GPIO_MODE_INPUT);

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_4;
 8001d0e:	2310      	movs	r3, #16
 8001d10:	930a      	str	r3, [sp, #40]	; 0x28
  EXTI_InitStruct.LineCommand = ENABLE;
 8001d12:	7134      	strb	r4, [r6, #4]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8001d14:	7177      	strb	r7, [r6, #5]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8001d16:	71b4      	strb	r4, [r6, #6]
  LL_EXTI_Init(&EXTI_InitStruct);
 8001d18:	0030      	movs	r0, r6
 8001d1a:	f002 f9b5 	bl	8004088 <LL_EXTI_Init>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d1e:	4a0b      	ldr	r2, [pc, #44]	; (8001d4c <MX_GPIO_Init+0xdc>)
 8001d20:	21c1      	movs	r1, #193	; 0xc1
 8001d22:	0089      	lsls	r1, r1, #2
 8001d24:	5853      	ldr	r3, [r2, r1]
 8001d26:	021b      	lsls	r3, r3, #8
 8001d28:	0a1b      	lsrs	r3, r3, #8
 8001d2a:	5053      	str	r3, [r2, r1]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d2c:	2380      	movs	r3, #128	; 0x80
 8001d2e:	6013      	str	r3, [r2, #0]

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI4_15_IRQn, 0);
  NVIC_EnableIRQ(EXTI4_15_IRQn);

}
 8001d30:	b00d      	add	sp, #52	; 0x34
 8001d32:	bcc0      	pop	{r6, r7}
 8001d34:	46b9      	mov	r9, r7
 8001d36:	46b0      	mov	r8, r6
 8001d38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d3a:	46c0      	nop			; (mov r8, r8)
 8001d3c:	40021000 	.word	0x40021000
 8001d40:	50000400 	.word	0x50000400
 8001d44:	40010000 	.word	0x40010000
 8001d48:	fffffcff 	.word	0xfffffcff
 8001d4c:	e000e100 	.word	0xe000e100

08001d50 <MX_I2C1_Init>:

/* USER CODE END 0 */

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001d50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d52:	46c6      	mov	lr, r8
 8001d54:	b500      	push	{lr}
 8001d56:	b090      	sub	sp, #64	; 0x40

  /* USER CODE BEGIN I2C1_Init 0 */

  /* USER CODE END I2C1_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 8001d58:	221c      	movs	r2, #28
 8001d5a:	2100      	movs	r1, #0
 8001d5c:	a809      	add	r0, sp, #36	; 0x24
 8001d5e:	f002 fd46 	bl	80047ee <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d62:	2218      	movs	r2, #24
 8001d64:	2100      	movs	r1, #0
 8001d66:	a803      	add	r0, sp, #12
 8001d68:	f002 fd41 	bl	80047ee <memset>
  SET_BIT(RCC->IOPENR, Periphs);
 8001d6c:	4c29      	ldr	r4, [pc, #164]	; (8001e14 <MX_I2C1_Init+0xc4>)
 8001d6e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001d70:	2602      	movs	r6, #2
 8001d72:	4333      	orrs	r3, r6
 8001d74:	62e3      	str	r3, [r4, #44]	; 0x2c
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8001d76:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001d78:	4033      	ands	r3, r6
 8001d7a:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 8001d7c:	9b02      	ldr	r3, [sp, #8]
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
  /**I2C1 GPIO Configuration
  PB6   ------> I2C1_SCL
  PB7   ------> I2C1_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8001d7e:	2340      	movs	r3, #64	; 0x40
 8001d80:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001d82:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001d84:	3b3d      	subs	r3, #61	; 0x3d
 8001d86:	4698      	mov	r8, r3
 8001d88:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8001d8a:	2501      	movs	r5, #1
 8001d8c:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001d8e:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8001d90:	9508      	str	r5, [sp, #32]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d92:	4f21      	ldr	r7, [pc, #132]	; (8001e18 <MX_I2C1_Init+0xc8>)
 8001d94:	a903      	add	r1, sp, #12
 8001d96:	0038      	movs	r0, r7
 8001d98:	f002 f9da 	bl	8004150 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 8001d9c:	2380      	movs	r3, #128	; 0x80
 8001d9e:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001da0:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001da2:	4643      	mov	r3, r8
 8001da4:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8001da6:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001da8:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8001daa:	9508      	str	r5, [sp, #32]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dac:	a903      	add	r1, sp, #12
 8001dae:	0038      	movs	r0, r7
 8001db0:	f002 f9ce 	bl	8004150 <LL_GPIO_Init>
  SET_BIT(RCC->APB1ENR, Periphs);
 8001db4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001db6:	2180      	movs	r1, #128	; 0x80
 8001db8:	0389      	lsls	r1, r1, #14
 8001dba:	430a      	orrs	r2, r1
 8001dbc:	63a2      	str	r2, [r4, #56]	; 0x38
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001dbe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001dc0:	400b      	ands	r3, r1
 8001dc2:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8001dc4:	9b01      	ldr	r3, [sp, #4]
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableAutoEndMode(I2C_TypeDef *I2Cx)
{
  SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 8001dc6:	4c15      	ldr	r4, [pc, #84]	; (8001e1c <MX_I2C1_Init+0xcc>)
 8001dc8:	6862      	ldr	r2, [r4, #4]
 8001dca:	2380      	movs	r3, #128	; 0x80
 8001dcc:	049b      	lsls	r3, r3, #18
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	6063      	str	r3, [r4, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 8001dd2:	68e3      	ldr	r3, [r4, #12]
 8001dd4:	4a12      	ldr	r2, [pc, #72]	; (8001e20 <MX_I2C1_Init+0xd0>)
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	60e3      	str	r3, [r4, #12]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 8001dda:	6823      	ldr	r3, [r4, #0]
 8001ddc:	4a11      	ldr	r2, [pc, #68]	; (8001e24 <MX_I2C1_Init+0xd4>)
 8001dde:	4013      	ands	r3, r2
 8001de0:	6023      	str	r3, [r4, #0]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 8001de2:	6823      	ldr	r3, [r4, #0]
 8001de4:	4a10      	ldr	r2, [pc, #64]	; (8001e28 <MX_I2C1_Init+0xd8>)
 8001de6:	4013      	ands	r3, r2
 8001de8:	6023      	str	r3, [r4, #0]
  */
  LL_I2C_EnableAutoEndMode(I2C1);
  LL_I2C_DisableOwnAddress2(I2C1);
  LL_I2C_DisableGeneralCall(I2C1);
  LL_I2C_EnableClockStretching(I2C1);
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8001dea:	2300      	movs	r3, #0
 8001dec:	9309      	str	r3, [sp, #36]	; 0x24
  I2C_InitStruct.Timing = 0x0000061E;
 8001dee:	4a0f      	ldr	r2, [pc, #60]	; (8001e2c <MX_I2C1_Init+0xdc>)
 8001df0:	920a      	str	r2, [sp, #40]	; 0x28
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 8001df2:	930b      	str	r3, [sp, #44]	; 0x2c
  I2C_InitStruct.DigitalFilter = 0;
 8001df4:	930c      	str	r3, [sp, #48]	; 0x30
  I2C_InitStruct.OwnAddress1 = 0;
 8001df6:	930d      	str	r3, [sp, #52]	; 0x34
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8001df8:	930e      	str	r3, [sp, #56]	; 0x38
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8001dfa:	930f      	str	r3, [sp, #60]	; 0x3c
  LL_I2C_Init(I2C1, &I2C_InitStruct);
 8001dfc:	a909      	add	r1, sp, #36	; 0x24
 8001dfe:	0020      	movs	r0, r4
 8001e00:	f002 f9fe 	bl	8004200 <LL_I2C_Init>
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask);
 8001e04:	68e3      	ldr	r3, [r4, #12]
 8001e06:	4a0a      	ldr	r2, [pc, #40]	; (8001e30 <MX_I2C1_Init+0xe0>)
 8001e08:	4013      	ands	r3, r2
 8001e0a:	60e3      	str	r3, [r4, #12]
  LL_I2C_SetOwnAddress2(I2C1, 0, LL_I2C_OWNADDRESS2_NOMASK);
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001e0c:	b010      	add	sp, #64	; 0x40
 8001e0e:	bc80      	pop	{r7}
 8001e10:	46b8      	mov	r8, r7
 8001e12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e14:	40021000 	.word	0x40021000
 8001e18:	50000400 	.word	0x50000400
 8001e1c:	40005400 	.word	0x40005400
 8001e20:	ffff7fff 	.word	0xffff7fff
 8001e24:	fff7ffff 	.word	0xfff7ffff
 8001e28:	fffdffff 	.word	0xfffdffff
 8001e2c:	0000061e 	.word	0x0000061e
 8001e30:	fffff801 	.word	0xfffff801

08001e34 <MX_LPTIM1_Init>:

/* USER CODE END 0 */

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 8001e34:	b082      	sub	sp, #8
  SET_BIT(RCC->APB1ENR, Periphs);
 8001e36:	4b1b      	ldr	r3, [pc, #108]	; (8001ea4 <MX_LPTIM1_Init+0x70>)
 8001e38:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001e3a:	2280      	movs	r2, #128	; 0x80
 8001e3c:	0612      	lsls	r2, r2, #24
 8001e3e:	430a      	orrs	r2, r1
 8001e40:	639a      	str	r2, [r3, #56]	; 0x38
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001e42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e44:	0fdb      	lsrs	r3, r3, #31
 8001e46:	07db      	lsls	r3, r3, #31
 8001e48:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8001e4a:	9b01      	ldr	r3, [sp, #4]
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001e4c:	4b16      	ldr	r3, [pc, #88]	; (8001ea8 <MX_LPTIM1_Init+0x74>)
 8001e4e:	21c3      	movs	r1, #195	; 0xc3
 8001e50:	0089      	lsls	r1, r1, #2
 8001e52:	585a      	ldr	r2, [r3, r1]
 8001e54:	4815      	ldr	r0, [pc, #84]	; (8001eac <MX_LPTIM1_Init+0x78>)
 8001e56:	4002      	ands	r2, r0
 8001e58:	505a      	str	r2, [r3, r1]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e5a:	2280      	movs	r2, #128	; 0x80
 8001e5c:	0192      	lsls	r2, r2, #6
 8001e5e:	601a      	str	r2, [r3, #0]
  *         @arg @ref LL_LPTIM_CLK_SOURCE_EXTERNAL
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetClockSource(LPTIM_TypeDef *LPTIMx, uint32_t ClockSource)
{
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_CKSEL, ClockSource);
 8001e60:	4b13      	ldr	r3, [pc, #76]	; (8001eb0 <MX_LPTIM1_Init+0x7c>)
 8001e62:	68da      	ldr	r2, [r3, #12]
 8001e64:	2101      	movs	r1, #1
 8001e66:	438a      	bics	r2, r1
 8001e68:	60da      	str	r2, [r3, #12]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_PRESC, Prescaler);
 8001e6a:	68da      	ldr	r2, [r3, #12]
 8001e6c:	4911      	ldr	r1, [pc, #68]	; (8001eb4 <MX_LPTIM1_Init+0x80>)
 8001e6e:	4011      	ands	r1, r2
 8001e70:	22e0      	movs	r2, #224	; 0xe0
 8001e72:	0112      	lsls	r2, r2, #4
 8001e74:	430a      	orrs	r2, r1
 8001e76:	60da      	str	r2, [r3, #12]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_WAVPOL, Polarity);
 8001e78:	68da      	ldr	r2, [r3, #12]
 8001e7a:	490f      	ldr	r1, [pc, #60]	; (8001eb8 <MX_LPTIM1_Init+0x84>)
 8001e7c:	400a      	ands	r2, r1
 8001e7e:	60da      	str	r2, [r3, #12]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_PRELOAD, UpdateMode);
 8001e80:	68da      	ldr	r2, [r3, #12]
 8001e82:	490e      	ldr	r1, [pc, #56]	; (8001ebc <MX_LPTIM1_Init+0x88>)
 8001e84:	4011      	ands	r1, r2
 8001e86:	2280      	movs	r2, #128	; 0x80
 8001e88:	03d2      	lsls	r2, r2, #15
 8001e8a:	430a      	orrs	r2, r1
 8001e8c:	60da      	str	r2, [r3, #12]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_COUNTMODE, CounterMode);
 8001e8e:	68da      	ldr	r2, [r3, #12]
 8001e90:	490b      	ldr	r1, [pc, #44]	; (8001ec0 <MX_LPTIM1_Init+0x8c>)
 8001e92:	400a      	ands	r2, r1
 8001e94:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(LPTIMx->CFGR, LPTIM_CFGR_TRIGEN);
 8001e96:	68da      	ldr	r2, [r3, #12]
 8001e98:	490a      	ldr	r1, [pc, #40]	; (8001ec4 <MX_LPTIM1_Init+0x90>)
 8001e9a:	400a      	ands	r2, r1
 8001e9c:	60da      	str	r2, [r3, #12]
  LL_LPTIM_TrigSw(LPTIM1);
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 8001e9e:	b002      	add	sp, #8
 8001ea0:	4770      	bx	lr
 8001ea2:	46c0      	nop			; (mov r8, r8)
 8001ea4:	40021000 	.word	0x40021000
 8001ea8:	e000e100 	.word	0xe000e100
 8001eac:	ffff00ff 	.word	0xffff00ff
 8001eb0:	40007c00 	.word	0x40007c00
 8001eb4:	fffff1ff 	.word	0xfffff1ff
 8001eb8:	ffdfffff 	.word	0xffdfffff
 8001ebc:	ffbfffff 	.word	0xffbfffff
 8001ec0:	ff7fffff 	.word	0xff7fffff
 8001ec4:	fff9ffff 	.word	0xfff9ffff

08001ec8 <printUID>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void printUID(void){
 8001ec8:	b500      	push	{lr}
 8001eca:	b087      	sub	sp, #28
#ifdef DEBUG_MY
	uint32_t *idBase = (uint32_t*)(UID_BASE);
	uint8_t s[4];
	int i;
	//memcpy(s0,(uint8_t*)idBase0,3);
	for(i = 0; i < 3; i++)
 8001ecc:	2300      	movs	r3, #0
 8001ece:	e008      	b.n	8001ee2 <printUID+0x1a>
		s[2-i] = (*idBase >> (8 * i)) & 0xff;
 8001ed0:	4a14      	ldr	r2, [pc, #80]	; (8001f24 <printUID+0x5c>)
 8001ed2:	6811      	ldr	r1, [r2, #0]
 8001ed4:	00da      	lsls	r2, r3, #3
 8001ed6:	40d1      	lsrs	r1, r2
 8001ed8:	2202      	movs	r2, #2
 8001eda:	1ad2      	subs	r2, r2, r3
 8001edc:	a805      	add	r0, sp, #20
 8001ede:	5481      	strb	r1, [r0, r2]
	for(i = 0; i < 3; i++)
 8001ee0:	3301      	adds	r3, #1
 8001ee2:	2b02      	cmp	r3, #2
 8001ee4:	ddf4      	ble.n	8001ed0 <printUID+0x8>
	s[3]= 0;
 8001ee6:	ab05      	add	r3, sp, #20
 8001ee8:	2200      	movs	r2, #0
 8001eea:	70da      	strb	r2, [r3, #3]

	uint32_t *idBase2 = (uint32_t*)(UID_BASE + 0x04);
	uint8_t s2[5];

	for(i = 0; i < 4; i++)
 8001eec:	2300      	movs	r3, #0
 8001eee:	e008      	b.n	8001f02 <printUID+0x3a>
		s2[3-i] = (*idBase2 >> (8 * i)) & 0xff;
 8001ef0:	4a0d      	ldr	r2, [pc, #52]	; (8001f28 <printUID+0x60>)
 8001ef2:	6811      	ldr	r1, [r2, #0]
 8001ef4:	00da      	lsls	r2, r3, #3
 8001ef6:	40d1      	lsrs	r1, r2
 8001ef8:	2203      	movs	r2, #3
 8001efa:	1ad2      	subs	r2, r2, r3
 8001efc:	a803      	add	r0, sp, #12
 8001efe:	5481      	strb	r1, [r0, r2]
	for(i = 0; i < 4; i++)
 8001f00:	3301      	adds	r3, #1
 8001f02:	2b03      	cmp	r3, #3
 8001f04:	ddf4      	ble.n	8001ef0 <printUID+0x28>
	s2[4]= 0;
 8001f06:	ab03      	add	r3, sp, #12
 8001f08:	2200      	movs	r2, #0
 8001f0a:	711a      	strb	r2, [r3, #4]

	idBase = (uint32_t*)(UID_BASE + 0x14);

	d_printf("\n\rUID %02X-\"%s\"-\"%s\"-%08lx", (*idBase >> 24) & 0xff, s, s2, *idBase2);
 8001f0c:	4a07      	ldr	r2, [pc, #28]	; (8001f2c <printUID+0x64>)
 8001f0e:	78d1      	ldrb	r1, [r2, #3]
 8001f10:	4a05      	ldr	r2, [pc, #20]	; (8001f28 <printUID+0x60>)
 8001f12:	6812      	ldr	r2, [r2, #0]
 8001f14:	9200      	str	r2, [sp, #0]
 8001f16:	aa05      	add	r2, sp, #20
 8001f18:	4805      	ldr	r0, [pc, #20]	; (8001f30 <printUID+0x68>)
 8001f1a:	f000 fdb7 	bl	8002a8c <d_printf>
#endif
}
 8001f1e:	b007      	add	sp, #28
 8001f20:	bd00      	pop	{pc}
 8001f22:	46c0      	nop			; (mov r8, r8)
 8001f24:	1ff80050 	.word	0x1ff80050
 8001f28:	1ff80054 	.word	0x1ff80054
 8001f2c:	1ff80064 	.word	0x1ff80064
 8001f30:	08005144 	.word	0x08005144

08001f34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f34:	b510      	push	{r4, lr}
  *         @arg @ref LL_FLASH_LATENCY_1
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8001f36:	4a36      	ldr	r2, [pc, #216]	; (8002010 <SystemClock_Config+0xdc>)
 8001f38:	6813      	ldr	r3, [r2, #0]
 8001f3a:	2101      	movs	r1, #1
 8001f3c:	438b      	bics	r3, r1
 8001f3e:	6013      	str	r3, [r2, #0]
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001f40:	4b33      	ldr	r3, [pc, #204]	; (8002010 <SystemClock_Config+0xdc>)
 8001f42:	681b      	ldr	r3, [r3, #0]
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_0)
 8001f44:	07db      	lsls	r3, r3, #31
 8001f46:	d4fb      	bmi.n	8001f40 <SystemClock_Config+0xc>
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8001f48:	4932      	ldr	r1, [pc, #200]	; (8002014 <SystemClock_Config+0xe0>)
 8001f4a:	680b      	ldr	r3, [r1, #0]
 8001f4c:	4a32      	ldr	r2, [pc, #200]	; (8002018 <SystemClock_Config+0xe4>)
 8001f4e:	401a      	ands	r2, r3
 8001f50:	2380      	movs	r3, #128	; 0x80
 8001f52:	011b      	lsls	r3, r3, #4
 8001f54:	4313      	orrs	r3, r2
 8001f56:	600b      	str	r3, [r1, #0]
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8001f58:	4a30      	ldr	r2, [pc, #192]	; (800201c <SystemClock_Config+0xe8>)
 8001f5a:	6811      	ldr	r1, [r2, #0]
 8001f5c:	2380      	movs	r3, #128	; 0x80
 8001f5e:	005b      	lsls	r3, r3, #1
 8001f60:	430b      	orrs	r3, r1
 8001f62:	6013      	str	r3, [r2, #0]
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RCC_CR_MSIRDY) ? 1UL : 0UL);
 8001f64:	4b2d      	ldr	r3, [pc, #180]	; (800201c <SystemClock_Config+0xe8>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	059b      	lsls	r3, r3, #22
 8001f6a:	d5fb      	bpl.n	8001f64 <SystemClock_Config+0x30>
  *         @arg @ref LL_RCC_MSIRANGE_6
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSIRANGE, Range);
 8001f6c:	4b2b      	ldr	r3, [pc, #172]	; (800201c <SystemClock_Config+0xe8>)
 8001f6e:	685a      	ldr	r2, [r3, #4]
 8001f70:	492b      	ldr	r1, [pc, #172]	; (8002020 <SystemClock_Config+0xec>)
 8001f72:	4011      	ands	r1, r2
 8001f74:	22a0      	movs	r2, #160	; 0xa0
 8001f76:	0212      	lsls	r2, r2, #8
 8001f78:	430a      	orrs	r2, r1
 8001f7a:	605a      	str	r2, [r3, #4]
  * @param  Value between Min_Data = 0x00 and Max_Data = 0xFF
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8001f7c:	685a      	ldr	r2, [r3, #4]
 8001f7e:	0212      	lsls	r2, r2, #8
 8001f80:	0a12      	lsrs	r2, r2, #8
 8001f82:	605a      	str	r2, [r3, #4]
  * @rmtoll CR    DBP       LL_PWR_EnableBkUpAccess
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f84:	4823      	ldr	r0, [pc, #140]	; (8002014 <SystemClock_Config+0xe0>)
 8001f86:	6801      	ldr	r1, [r0, #0]
 8001f88:	2280      	movs	r2, #128	; 0x80
 8001f8a:	0052      	lsls	r2, r2, #1
 8001f8c:	4311      	orrs	r1, r2
 8001f8e:	6001      	str	r1, [r0, #0]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSEDRV, LSEDrive);
 8001f90:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001f92:	4821      	ldr	r0, [pc, #132]	; (8002018 <SystemClock_Config+0xe4>)
 8001f94:	4001      	ands	r1, r0
 8001f96:	6519      	str	r1, [r3, #80]	; 0x50
  SET_BIT(RCC->CSR, RCC_CSR_LSEON);
 8001f98:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001f9a:	430a      	orrs	r2, r1
 8001f9c:	651a      	str	r2, [r3, #80]	; 0x50
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSERDY) == RCC_CSR_LSERDY) ? 1UL : 0UL);
 8001f9e:	4b1f      	ldr	r3, [pc, #124]	; (800201c <SystemClock_Config+0xe8>)
 8001fa0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001fa2:	059b      	lsls	r3, r3, #22
 8001fa4:	d5fb      	bpl.n	8001f9e <SystemClock_Config+0x6a>
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001fa6:	4b1d      	ldr	r3, [pc, #116]	; (800201c <SystemClock_Config+0xe8>)
 8001fa8:	68da      	ldr	r2, [r3, #12]
 8001faa:	21f0      	movs	r1, #240	; 0xf0
 8001fac:	438a      	bics	r2, r1
 8001fae:	60da      	str	r2, [r3, #12]
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001fb0:	68da      	ldr	r2, [r3, #12]
 8001fb2:	491c      	ldr	r1, [pc, #112]	; (8002024 <SystemClock_Config+0xf0>)
 8001fb4:	400a      	ands	r2, r1
 8001fb6:	60da      	str	r2, [r3, #12]
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001fb8:	68da      	ldr	r2, [r3, #12]
 8001fba:	491b      	ldr	r1, [pc, #108]	; (8002028 <SystemClock_Config+0xf4>)
 8001fbc:	400a      	ands	r2, r1
 8001fbe:	60da      	str	r2, [r3, #12]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001fc0:	68da      	ldr	r2, [r3, #12]
 8001fc2:	2103      	movs	r1, #3
 8001fc4:	438a      	bics	r2, r1
 8001fc6:	60da      	str	r2, [r3, #12]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001fc8:	4b14      	ldr	r3, [pc, #80]	; (800201c <SystemClock_Config+0xe8>)
 8001fca:	68db      	ldr	r3, [r3, #12]
 8001fcc:	220c      	movs	r2, #12
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_MSI);

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_MSI)
 8001fce:	421a      	tst	r2, r3
 8001fd0:	d1fa      	bne.n	8001fc8 <SystemClock_Config+0x94>
  {

  }

  LL_Init1msTick(2097000);
 8001fd2:	4c16      	ldr	r4, [pc, #88]	; (800202c <SystemClock_Config+0xf8>)
 8001fd4:	0020      	movs	r0, r4
 8001fd6:	f002 fbad 	bl	8004734 <LL_Init1msTick>

  LL_SetSystemCoreClock(2097000);
 8001fda:	0020      	movs	r0, r4
 8001fdc:	f002 fbce 	bl	800477c <LL_SetSystemCoreClock>
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
{
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
 8001fe0:	4b0e      	ldr	r3, [pc, #56]	; (800201c <SystemClock_Config+0xe8>)
 8001fe2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001fe4:	210c      	movs	r1, #12
 8001fe6:	438a      	bics	r2, r1
 8001fe8:	64da      	str	r2, [r3, #76]	; 0x4c
  *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetLPUARTClockSource(uint32_t LPUARTxSource)
{
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8001fea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001fec:	4910      	ldr	r1, [pc, #64]	; (8002030 <SystemClock_Config+0xfc>)
 8001fee:	4011      	ands	r1, r2
 8001ff0:	22c0      	movs	r2, #192	; 0xc0
 8001ff2:	0112      	lsls	r2, r2, #4
 8001ff4:	430a      	orrs	r2, r1
 8001ff6:	64da      	str	r2, [r3, #76]	; 0x4c
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
{
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4U) & 0x000FF000U), ((I2CxSource << 4U) & 0x000FF000U));
 8001ff8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001ffa:	490e      	ldr	r1, [pc, #56]	; (8002034 <SystemClock_Config+0x100>)
 8001ffc:	400a      	ands	r2, r1
 8001ffe:	64da      	str	r2, [r3, #76]	; 0x4c
  *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource)
{
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPTIM1SEL, LPTIMxSource);
 8002000:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002002:	490d      	ldr	r1, [pc, #52]	; (8002038 <SystemClock_Config+0x104>)
 8002004:	4011      	ands	r1, r2
 8002006:	22c0      	movs	r2, #192	; 0xc0
 8002008:	0312      	lsls	r2, r2, #12
 800200a:	430a      	orrs	r2, r1
 800200c:	64da      	str	r2, [r3, #76]	; 0x4c
  LL_RCC_SetUSARTClockSource(LL_RCC_USART2_CLKSOURCE_PCLK1);
  LL_RCC_SetLPUARTClockSource(LL_RCC_LPUART1_CLKSOURCE_LSE);
  LL_RCC_SetI2CClockSource(LL_RCC_I2C1_CLKSOURCE_PCLK1);
  LL_RCC_SetLPTIMClockSource(LL_RCC_LPTIM1_CLKSOURCE_LSE);
}
 800200e:	bd10      	pop	{r4, pc}
 8002010:	40022000 	.word	0x40022000
 8002014:	40007000 	.word	0x40007000
 8002018:	ffffe7ff 	.word	0xffffe7ff
 800201c:	40021000 	.word	0x40021000
 8002020:	ffff1fff 	.word	0xffff1fff
 8002024:	fffff8ff 	.word	0xfffff8ff
 8002028:	ffffc7ff 	.word	0xffffc7ff
 800202c:	001fff68 	.word	0x001fff68
 8002030:	fffff3ff 	.word	0xfffff3ff
 8002034:	ffffcfff 	.word	0xffffcfff
 8002038:	fff3ffff 	.word	0xfff3ffff

0800203c <main>:
{
 800203c:	b530      	push	{r4, r5, lr}
 800203e:	b083      	sub	sp, #12
  SET_BIT(RCC->APB2ENR, Periphs);
 8002040:	4b66      	ldr	r3, [pc, #408]	; (80021dc <main+0x1a0>)
 8002042:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002044:	2201      	movs	r2, #1
 8002046:	4311      	orrs	r1, r2
 8002048:	6359      	str	r1, [r3, #52]	; 0x34
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800204a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800204c:	400a      	ands	r2, r1
 800204e:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8002050:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002052:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002054:	2180      	movs	r1, #128	; 0x80
 8002056:	0549      	lsls	r1, r1, #21
 8002058:	430a      	orrs	r2, r1
 800205a:	639a      	str	r2, [r3, #56]	; 0x38
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800205c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800205e:	400b      	ands	r3, r1
 8002060:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8002062:	9b00      	ldr	r3, [sp, #0]
  SystemClock_Config();
 8002064:	f7ff ff66 	bl	8001f34 <SystemClock_Config>
  SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk;
 8002068:	4a5d      	ldr	r2, [pc, #372]	; (80021e0 <main+0x1a4>)
 800206a:	6813      	ldr	r3, [r2, #0]
 800206c:	2102      	movs	r1, #2
 800206e:	430b      	orrs	r3, r1
 8002070:	6013      	str	r3, [r2, #0]
  MX_GPIO_Init();
 8002072:	f7ff fdfd 	bl	8001c70 <MX_GPIO_Init>
  MX_ADC_Init();
 8002076:	f7ff fd01 	bl	8001a7c <MX_ADC_Init>
  MX_I2C1_Init();
 800207a:	f7ff fe69 	bl	8001d50 <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 800207e:	f000 fa57 	bl	8002530 <MX_LPUART1_UART_Init>
  MX_USART2_UART_Init();
 8002082:	f000 facf 	bl	8002624 <MX_USART2_UART_Init>
  MX_TIM22_Init();
 8002086:	f000 f9ef 	bl	8002468 <MX_TIM22_Init>
  MX_CRC_Init();
 800208a:	f7ff fdb5 	bl	8001bf8 <MX_CRC_Init>
  MX_TIM21_Init();
 800208e:	f000 f98f 	bl	80023b0 <MX_TIM21_Init>
  MX_LPTIM1_Init();
 8002092:	f7ff fecf 	bl	8001e34 <MX_LPTIM1_Init>
  MX_TIM2_Init();
 8002096:	f000 f95b 	bl	8002350 <MX_TIM2_Init>
  	debug_init();
 800209a:	f000 fcc3 	bl	8002a24 <debug_init>
	d_printf("\n\r\n\r%s %s", date, time);
 800209e:	4a51      	ldr	r2, [pc, #324]	; (80021e4 <main+0x1a8>)
 80020a0:	4951      	ldr	r1, [pc, #324]	; (80021e8 <main+0x1ac>)
 80020a2:	4852      	ldr	r0, [pc, #328]	; (80021ec <main+0x1b0>)
 80020a4:	f000 fcf2 	bl	8002a8c <d_printf>
	printUID();
 80020a8:	f7ff ff0e 	bl	8001ec8 <printUID>
	ADC1_COMMON->CCR |= LL_ADC_PATH_INTERNAL_TEMPSENSOR;
 80020ac:	4a50      	ldr	r2, [pc, #320]	; (80021f0 <main+0x1b4>)
 80020ae:	6811      	ldr	r1, [r2, #0]
 80020b0:	2380      	movs	r3, #128	; 0x80
 80020b2:	041b      	lsls	r3, r3, #16
 80020b4:	430b      	orrs	r3, r1
 80020b6:	6013      	str	r3, [r2, #0]
  MODIFY_REG(ADCx->CR,
 80020b8:	494e      	ldr	r1, [pc, #312]	; (80021f4 <main+0x1b8>)
 80020ba:	688b      	ldr	r3, [r1, #8]
 80020bc:	4a4e      	ldr	r2, [pc, #312]	; (80021f8 <main+0x1bc>)
 80020be:	401a      	ands	r2, r3
 80020c0:	2380      	movs	r3, #128	; 0x80
 80020c2:	061b      	lsls	r3, r3, #24
 80020c4:	4313      	orrs	r3, r2
 80020c6:	608b      	str	r3, [r1, #8]
  return (READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL));
 80020c8:	4b4a      	ldr	r3, [pc, #296]	; (80021f4 <main+0x1b8>)
 80020ca:	689b      	ldr	r3, [r3, #8]
	while (LL_ADC_IsCalibrationOnGoing(ADC1) != 0);
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	dbfb      	blt.n	80020c8 <main+0x8c>
	LL_mDelay(2);
 80020d0:	2002      	movs	r0, #2
 80020d2:	f002 fb3f 	bl	8004754 <LL_mDelay>
	read_config_from_eeprom();
 80020d6:	f000 fe31 	bl	8002d3c <read_config_from_eeprom>
	dev_init();
 80020da:	f001 fa55 	bl	8003588 <dev_init>
	d_printf("\n\rSN %09lu", dev.Config.Serial);
 80020de:	4c47      	ldr	r4, [pc, #284]	; (80021fc <main+0x1c0>)
 80020e0:	23e4      	movs	r3, #228	; 0xe4
 80020e2:	58e1      	ldr	r1, [r4, r3]
 80020e4:	4846      	ldr	r0, [pc, #280]	; (8002200 <main+0x1c4>)
 80020e6:	f000 fcd1 	bl	8002a8c <d_printf>
	d_printf("\n\r");
 80020ea:	4846      	ldr	r0, [pc, #280]	; (8002204 <main+0x1c8>)
 80020ec:	f000 fcce 	bl	8002a8c <d_printf>
	SET_TURN_ON;
 80020f0:	23a0      	movs	r3, #160	; 0xa0
 80020f2:	05db      	lsls	r3, r3, #23
 80020f4:	2208      	movs	r2, #8
 80020f6:	619a      	str	r2, [r3, #24]
	LL_mDelay(500);
 80020f8:	20fa      	movs	r0, #250	; 0xfa
 80020fa:	0040      	lsls	r0, r0, #1
 80020fc:	f002 fb2a 	bl	8004754 <LL_mDelay>
	modbus_init();
 8002100:	f000 ffa2 	bl	8003048 <modbus_init>
	ADS_Init(dev.Config.FID);
 8002104:	8ee0      	ldrh	r0, [r4, #54]	; 0x36
 8002106:	f001 f91f 	bl	8003348 <ADS_Init>
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800210a:	2280      	movs	r2, #128	; 0x80
 800210c:	05d2      	lsls	r2, r2, #23
 800210e:	6813      	ldr	r3, [r2, #0]
 8002110:	2101      	movs	r1, #1
 8002112:	430b      	orrs	r3, r1
 8002114:	6013      	str	r3, [r2, #0]
  MODIFY_REG(ADCx->CR,
 8002116:	4837      	ldr	r0, [pc, #220]	; (80021f4 <main+0x1b8>)
 8002118:	6883      	ldr	r3, [r0, #8]
 800211a:	4a37      	ldr	r2, [pc, #220]	; (80021f8 <main+0x1bc>)
 800211c:	4013      	ands	r3, r2
 800211e:	430b      	orrs	r3, r1
 8002120:	6083      	str	r3, [r0, #8]
  SET_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8002122:	6843      	ldr	r3, [r0, #4]
 8002124:	2504      	movs	r5, #4
 8002126:	432b      	orrs	r3, r5
 8002128:	6043      	str	r3, [r0, #4]
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_CC1(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 800212a:	4a37      	ldr	r2, [pc, #220]	; (8002208 <main+0x1cc>)
 800212c:	68d3      	ldr	r3, [r2, #12]
 800212e:	2402      	movs	r4, #2
 8002130:	4323      	orrs	r3, r4
 8002132:	60d3      	str	r3, [r2, #12]
  SET_BIT(LPTIMx->CR, LPTIM_CR_ENABLE);
 8002134:	4b35      	ldr	r3, [pc, #212]	; (800220c <main+0x1d0>)
 8002136:	6918      	ldr	r0, [r3, #16]
 8002138:	4308      	orrs	r0, r1
 800213a:	6118      	str	r0, [r3, #16]
  MODIFY_REG(LPTIMx->ARR, LPTIM_ARR_ARR, AutoReload);
 800213c:	699a      	ldr	r2, [r3, #24]
 800213e:	0c12      	lsrs	r2, r2, #16
 8002140:	0412      	lsls	r2, r2, #16
 8002142:	430a      	orrs	r2, r1
 8002144:	619a      	str	r2, [r3, #24]
  * @param  LPTIMx Low-Power Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_EnableIT_ARRM(LPTIM_TypeDef *LPTIMx)
{
  SET_BIT(LPTIMx->IER, LPTIM_IER_ARRMIE);
 8002146:	6899      	ldr	r1, [r3, #8]
 8002148:	4321      	orrs	r1, r4
 800214a:	6099      	str	r1, [r3, #8]
  MODIFY_REG(LPTIMx->CR, LPTIM_CR_CNTSTRT | LPTIM_CR_SNGSTRT, OperatingMode);
 800214c:	691a      	ldr	r2, [r3, #16]
 800214e:	2106      	movs	r1, #6
 8002150:	438a      	bics	r2, r1
 8002152:	432a      	orrs	r2, r5
 8002154:	611a      	str	r2, [r3, #16]
	HourTimer = CntSec;
 8002156:	4b2e      	ldr	r3, [pc, #184]	; (8002210 <main+0x1d4>)
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	4b2e      	ldr	r3, [pc, #184]	; (8002214 <main+0x1d8>)
 800215c:	601a      	str	r2, [r3, #0]
 800215e:	e01c      	b.n	800219a <main+0x15e>
			f_Time500ms = FALSE;
 8002160:	4b2d      	ldr	r3, [pc, #180]	; (8002218 <main+0x1dc>)
 8002162:	2200      	movs	r2, #0
 8002164:	701a      	strb	r2, [r3, #0]
			dev_proc();
 8002166:	f001 fa89 	bl	800367c <dev_proc>
 800216a:	e01e      	b.n	80021aa <main+0x16e>
			f_Time250ms = FALSE;
 800216c:	4b2b      	ldr	r3, [pc, #172]	; (800221c <main+0x1e0>)
 800216e:	2200      	movs	r2, #0
 8002170:	701a      	strb	r2, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8002172:	4a20      	ldr	r2, [pc, #128]	; (80021f4 <main+0x1b8>)
 8002174:	6893      	ldr	r3, [r2, #8]
 8002176:	4920      	ldr	r1, [pc, #128]	; (80021f8 <main+0x1bc>)
 8002178:	400b      	ands	r3, r1
 800217a:	2104      	movs	r1, #4
 800217c:	430b      	orrs	r3, r1
 800217e:	6093      	str	r3, [r2, #8]
		if(f_AdcCycleEnd){
 8002180:	4b27      	ldr	r3, [pc, #156]	; (8002220 <main+0x1e4>)
 8002182:	781b      	ldrb	r3, [r3, #0]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d115      	bne.n	80021b4 <main+0x178>
		if((uint32_t)(CntSec - HourTimer) >= SEC_PER_MHOUR){
 8002188:	4b21      	ldr	r3, [pc, #132]	; (8002210 <main+0x1d4>)
 800218a:	681a      	ldr	r2, [r3, #0]
 800218c:	4b21      	ldr	r3, [pc, #132]	; (8002214 <main+0x1d8>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	1ad3      	subs	r3, r2, r3
 8002192:	21e1      	movs	r1, #225	; 0xe1
 8002194:	0109      	lsls	r1, r1, #4
 8002196:	428b      	cmp	r3, r1
 8002198:	d212      	bcs.n	80021c0 <main+0x184>
		mb_proc();
 800219a:	f001 fec9 	bl	8003f30 <mb_proc>
		heat_proc();
 800219e:	f001 fa15 	bl	80035cc <heat_proc>
		if(f_Time500ms){
 80021a2:	4b1d      	ldr	r3, [pc, #116]	; (8002218 <main+0x1dc>)
 80021a4:	781b      	ldrb	r3, [r3, #0]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d1da      	bne.n	8002160 <main+0x124>
		if(f_Time250ms){
 80021aa:	4b1c      	ldr	r3, [pc, #112]	; (800221c <main+0x1e0>)
 80021ac:	781b      	ldrb	r3, [r3, #0]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d0e6      	beq.n	8002180 <main+0x144>
 80021b2:	e7db      	b.n	800216c <main+0x130>
			f_AdcCycleEnd = FALSE;
 80021b4:	4b1a      	ldr	r3, [pc, #104]	; (8002220 <main+0x1e4>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	701a      	strb	r2, [r3, #0]
			Adc_read_data();
 80021ba:	f001 fabf 	bl	800373c <Adc_read_data>
 80021be:	e7e3      	b.n	8002188 <main+0x14c>
			HourTimer = CntSec;
 80021c0:	4b14      	ldr	r3, [pc, #80]	; (8002214 <main+0x1d8>)
 80021c2:	601a      	str	r2, [r3, #0]
			arh.MHour++;
 80021c4:	4b17      	ldr	r3, [pc, #92]	; (8002224 <main+0x1e8>)
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	1c50      	adds	r0, r2, #1
 80021ca:	6018      	str	r0, [r3, #0]
			if((arh.MHour % 24) == 0){
 80021cc:	2118      	movs	r1, #24
 80021ce:	f7fe f833 	bl	8000238 <__aeabi_uidivmod>
 80021d2:	2900      	cmp	r1, #0
 80021d4:	d1e1      	bne.n	800219a <main+0x15e>
				DayArhivStore();
 80021d6:	f000 fa97 	bl	8002708 <DayArhivStore>
 80021da:	e7de      	b.n	800219a <main+0x15e>
 80021dc:	40021000 	.word	0x40021000
 80021e0:	e000e010 	.word	0xe000e010
 80021e4:	20000010 	.word	0x20000010
 80021e8:	20000000 	.word	0x20000000
 80021ec:	08005160 	.word	0x08005160
 80021f0:	40012708 	.word	0x40012708
 80021f4:	40012400 	.word	0x40012400
 80021f8:	7fffffe8 	.word	0x7fffffe8
 80021fc:	20000404 	.word	0x20000404
 8002200:	0800516c 	.word	0x0800516c
 8002204:	08005178 	.word	0x08005178
 8002208:	40011400 	.word	0x40011400
 800220c:	40007c00 	.word	0x40007c00
 8002210:	200003ec 	.word	0x200003ec
 8002214:	200003fc 	.word	0x200003fc
 8002218:	20000537 	.word	0x20000537
 800221c:	20000536 	.word	0x20000536
 8002220:	20000534 	.word	0x20000534
 8002224:	200000b0 	.word	0x200000b0

08002228 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 8002228:	e7fe      	b.n	8002228 <NMI_Handler>

0800222a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800222a:	e7fe      	b.n	800222a <HardFault_Handler>

0800222c <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800222c:	4770      	bx	lr

0800222e <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800222e:	4770      	bx	lr

08002230 <SysTick_Handler>:
  */
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */
#ifdef CONFIG_PI
	flag_1ms = 1;
 8002230:	4b03      	ldr	r3, [pc, #12]	; (8002240 <SysTick_Handler+0x10>)
 8002232:	2201      	movs	r2, #1
 8002234:	701a      	strb	r2, [r3, #0]
	count_1ms += 1;
 8002236:	4a03      	ldr	r2, [pc, #12]	; (8002244 <SysTick_Handler+0x14>)
 8002238:	6813      	ldr	r3, [r2, #0]
 800223a:	3301      	adds	r3, #1
 800223c:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800223e:	4770      	bx	lr
 8002240:	20000538 	.word	0x20000538
 8002244:	200000a8 	.word	0x200000a8

08002248 <EXTI4_15_IRQHandler>:
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 8002248:	4b03      	ldr	r3, [pc, #12]	; (8002258 <EXTI4_15_IRQHandler+0x10>)
 800224a:	695b      	ldr	r3, [r3, #20]
void EXTI4_15_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_4) != RESET)
 800224c:	06db      	lsls	r3, r3, #27
 800224e:	d502      	bpl.n	8002256 <EXTI4_15_IRQHandler+0xe>
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR, ExtiLine);
 8002250:	4b01      	ldr	r3, [pc, #4]	; (8002258 <EXTI4_15_IRQHandler+0x10>)
 8002252:	2210      	movs	r2, #16
 8002254:	615a      	str	r2, [r3, #20]
    /* USER CODE END LL_EXTI_LINE_4 */
  }
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8002256:	4770      	bx	lr
 8002258:	40010400 	.word	0x40010400

0800225c <ADC1_COMP_IRQHandler>:

/**
  * @brief This function handles ADC, COMP1 and COMP2 interrupts (COMP interrupts through EXTI lines 21 and 22).
  */
void ADC1_COMP_IRQHandler(void)
{
 800225c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN ADC1_COMP_IRQn 0 */
	__NOP();
 800225e:	46c0      	nop			; (mov r8, r8)

	Adc_Eoc_Callback();
 8002260:	f001 fa48 	bl	80036f4 <Adc_Eoc_Callback>
  return (READ_BIT(ADCx->ISR, LL_ADC_FLAG_EOSMP) == (LL_ADC_FLAG_EOSMP));
 8002264:	4b0d      	ldr	r3, [pc, #52]	; (800229c <ADC1_COMP_IRQHandler+0x40>)
 8002266:	681a      	ldr	r2, [r3, #0]
  return (READ_BIT(ADCx->ISR, LL_ADC_FLAG_OVR) == (LL_ADC_FLAG_OVR));
 8002268:	681a      	ldr	r2, [r3, #0]
  return (READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC));
 800226a:	681b      	ldr	r3, [r3, #0]

	if(LL_ADC_IsActiveFlag_OVR(ADC1)){
		//		LL_ADC_ClearFlag_OVR(ADC1);
	}

	if(LL_ADC_IsActiveFlag_EOC(ADC1)){
 800226c:	075b      	lsls	r3, r3, #29
 800226e:	d502      	bpl.n	8002276 <ADC1_COMP_IRQHandler+0x1a>
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8002270:	4b0a      	ldr	r3, [pc, #40]	; (800229c <ADC1_COMP_IRQHandler+0x40>)
 8002272:	2204      	movs	r2, #4
 8002274:	601a      	str	r2, [r3, #0]
  return (READ_BIT(ADCx->ISR, LL_ADC_FLAG_EOS) == (LL_ADC_FLAG_EOS));
 8002276:	4b09      	ldr	r3, [pc, #36]	; (800229c <ADC1_COMP_IRQHandler+0x40>)
 8002278:	681b      	ldr	r3, [r3, #0]
		LL_ADC_ClearFlag_EOC(ADC1);
	}

	if(LL_ADC_IsActiveFlag_EOS(ADC1)){
 800227a:	071b      	lsls	r3, r3, #28
 800227c:	d506      	bpl.n	800228c <ADC1_COMP_IRQHandler+0x30>
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOS);
 800227e:	4b07      	ldr	r3, [pc, #28]	; (800229c <ADC1_COMP_IRQHandler+0x40>)
 8002280:	2208      	movs	r2, #8
 8002282:	601a      	str	r2, [r3, #0]
		LL_ADC_ClearFlag_EOS(ADC1);
		adc_cnt = 0;
 8002284:	4b06      	ldr	r3, [pc, #24]	; (80022a0 <ADC1_COMP_IRQHandler+0x44>)
 8002286:	2200      	movs	r2, #0
 8002288:	701a      	strb	r2, [r3, #0]
  /* USER CODE END ADC1_COMP_IRQn 0 */

  /* USER CODE BEGIN ADC1_COMP_IRQn 1 */

  /* USER CODE END ADC1_COMP_IRQn 1 */
}
 800228a:	bd10      	pop	{r4, pc}
  MODIFY_REG(ADCx->CR,
 800228c:	4a03      	ldr	r2, [pc, #12]	; (800229c <ADC1_COMP_IRQHandler+0x40>)
 800228e:	6893      	ldr	r3, [r2, #8]
 8002290:	4904      	ldr	r1, [pc, #16]	; (80022a4 <ADC1_COMP_IRQHandler+0x48>)
 8002292:	400b      	ands	r3, r1
 8002294:	2104      	movs	r1, #4
 8002296:	430b      	orrs	r3, r1
 8002298:	6093      	str	r3, [r2, #8]
 800229a:	e7f6      	b.n	800228a <ADC1_COMP_IRQHandler+0x2e>
 800229c:	40012400 	.word	0x40012400
 80022a0:	20000400 	.word	0x20000400
 80022a4:	7fffffe8 	.word	0x7fffffe8

080022a8 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt / LPTIM1 wake-up interrupt through EXTI line 29.
  */
void LPTIM1_IRQHandler(void)
{
 80022a8:	b510      	push	{r4, lr}
  return (((READ_BIT(LPTIMx->ISR, LPTIM_ISR_ARRM) == LPTIM_ISR_ARRM) ? 1UL : 0UL));
 80022aa:	4b06      	ldr	r3, [pc, #24]	; (80022c4 <LPTIM1_IRQHandler+0x1c>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	079b      	lsls	r3, r3, #30
 80022b0:	d504      	bpl.n	80022bc <LPTIM1_IRQHandler+0x14>
  SET_BIT(LPTIMx->ICR, LPTIM_ICR_ARRMCF);
 80022b2:	4a04      	ldr	r2, [pc, #16]	; (80022c4 <LPTIM1_IRQHandler+0x1c>)
 80022b4:	6853      	ldr	r3, [r2, #4]
 80022b6:	2102      	movs	r1, #2
 80022b8:	430b      	orrs	r3, r1
 80022ba:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN LPTIM1_IRQn 1 */
	if(LL_LPTIM_IsActiveFlag_ARRM(LPTIM1)){
		LL_LPTIM_ClearFLAG_ARRM(LPTIM1);
	}

	timer_1_128();
 80022bc:	f001 f8c6 	bl	800344c <timer_1_128>
  /* USER CODE END LPTIM1_IRQn 1 */
}
 80022c0:	bd10      	pop	{r4, pc}
 80022c2:	46c0      	nop			; (mov r8, r8)
 80022c4:	40007c00 	.word	0x40007c00

080022c8 <TIM21_IRQHandler>:
  /* USER CODE BEGIN TIM21_IRQn 1 */
#ifdef CONFIG_MIPEX
	MSI_Callback_Capture_Timer();
#endif
  /* USER CODE END TIM21_IRQn 1 */
}
 80022c8:	4770      	bx	lr
	...

080022cc <TIM22_IRQHandler>:

/**
  * @brief This function handles TIM22 global interrupt.
  */
void TIM22_IRQHandler(void)
{
 80022cc:	b510      	push	{r4, lr}
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 80022ce:	4b08      	ldr	r3, [pc, #32]	; (80022f0 <TIM22_IRQHandler+0x24>)
 80022d0:	691b      	ldr	r3, [r3, #16]
 80022d2:	079b      	lsls	r3, r3, #30
 80022d4:	d503      	bpl.n	80022de <TIM22_IRQHandler+0x12>
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 80022d6:	4b06      	ldr	r3, [pc, #24]	; (80022f0 <TIM22_IRQHandler+0x24>)
 80022d8:	2203      	movs	r2, #3
 80022da:	4252      	negs	r2, r2
 80022dc:	611a      	str	r2, [r3, #16]
	{
		LL_TIM_ClearFlag_CC1(TIM22);
	}


	Modbus_TO_timer();
 80022de:	f000 fed5 	bl	800308c <Modbus_TO_timer>
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 80022e2:	4a03      	ldr	r2, [pc, #12]	; (80022f0 <TIM22_IRQHandler+0x24>)
 80022e4:	6813      	ldr	r3, [r2, #0]
 80022e6:	2101      	movs	r1, #1
 80022e8:	438b      	bics	r3, r1
 80022ea:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIM22_IRQn 0 */
  /* USER CODE BEGIN TIM22_IRQn 1 */

  /* USER CODE END TIM22_IRQn 1 */
}
 80022ec:	bd10      	pop	{r4, pc}
 80022ee:	46c0      	nop			; (mov r8, r8)
 80022f0:	40011400 	.word	0x40011400

080022f4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80022f4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */
	Debug_UART_IRQHandler();
 80022f6:	f000 fc3b 	bl	8002b70 <Debug_UART_IRQHandler>
#endif
  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80022fa:	bd10      	pop	{r4, pc}

080022fc <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt / LPUART1 wake-up interrupt through EXTI line 28.
  */
void LPUART1_IRQHandler(void)
{
 80022fc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN LPUART1_IRQn 0 */

	Modbus_LPUART_IRQHandler();
 80022fe:	f000 ff29 	bl	8003154 <Modbus_LPUART_IRQHandler>

  /* USER CODE END LPUART1_IRQn 0 */
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8002302:	bd10      	pop	{r4, pc}

08002304 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002304:	b510      	push	{r4, lr}
 8002306:	0003      	movs	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002308:	4a0c      	ldr	r2, [pc, #48]	; (800233c <_sbrk+0x38>)
 800230a:	490d      	ldr	r1, [pc, #52]	; (8002340 <_sbrk+0x3c>)
 800230c:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800230e:	490d      	ldr	r1, [pc, #52]	; (8002344 <_sbrk+0x40>)
 8002310:	6809      	ldr	r1, [r1, #0]
 8002312:	2900      	cmp	r1, #0
 8002314:	d007      	beq.n	8002326 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002316:	490b      	ldr	r1, [pc, #44]	; (8002344 <_sbrk+0x40>)
 8002318:	6808      	ldr	r0, [r1, #0]
 800231a:	18c3      	adds	r3, r0, r3
 800231c:	4293      	cmp	r3, r2
 800231e:	d806      	bhi.n	800232e <_sbrk+0x2a>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8002320:	4a08      	ldr	r2, [pc, #32]	; (8002344 <_sbrk+0x40>)
 8002322:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8002324:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8002326:	4907      	ldr	r1, [pc, #28]	; (8002344 <_sbrk+0x40>)
 8002328:	4807      	ldr	r0, [pc, #28]	; (8002348 <_sbrk+0x44>)
 800232a:	6008      	str	r0, [r1, #0]
 800232c:	e7f3      	b.n	8002316 <_sbrk+0x12>
    errno = ENOMEM;
 800232e:	f002 fa2b 	bl	8004788 <__errno>
 8002332:	230c      	movs	r3, #12
 8002334:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8002336:	2001      	movs	r0, #1
 8002338:	4240      	negs	r0, r0
 800233a:	e7f3      	b.n	8002324 <_sbrk+0x20>
 800233c:	20002000 	.word	0x20002000
 8002340:	00000400 	.word	0x00000400
 8002344:	200000ac 	.word	0x200000ac
 8002348:	20000570 	.word	0x20000570

0800234c <SystemInit>:
{
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800234c:	4770      	bx	lr
	...

08002350 <MX_TIM2_Init>:

/* USER CODE END 0 */

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002350:	b510      	push	{r4, lr}
 8002352:	b086      	sub	sp, #24

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002354:	2210      	movs	r2, #16
 8002356:	2100      	movs	r1, #0
 8002358:	a802      	add	r0, sp, #8
 800235a:	f002 fa48 	bl	80047ee <memset>
  SET_BIT(RCC->APB1ENR, Periphs);
 800235e:	4a11      	ldr	r2, [pc, #68]	; (80023a4 <MX_TIM2_Init+0x54>)
 8002360:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8002362:	2301      	movs	r3, #1
 8002364:	4319      	orrs	r1, r3
 8002366:	6391      	str	r1, [r2, #56]	; 0x38
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002368:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800236a:	4013      	ands	r3, r2
 800236c:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 800236e:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = LL_TIM_IC_FILTER_FDIV1_N4-LL_TIM_IC_FILTER_FDIV1_N2;
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
  TIM_InitStruct.Autoreload = 65535;
 8002370:	4b0d      	ldr	r3, [pc, #52]	; (80023a8 <MX_TIM2_Init+0x58>)
 8002372:	9304      	str	r3, [sp, #16]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8002374:	2480      	movs	r4, #128	; 0x80
 8002376:	05e4      	lsls	r4, r4, #23
 8002378:	a902      	add	r1, sp, #8
 800237a:	0020      	movs	r0, r4
 800237c:	f002 f934 	bl	80045e8 <LL_TIM_Init>
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8002380:	6823      	ldr	r3, [r4, #0]
 8002382:	2280      	movs	r2, #128	; 0x80
 8002384:	4393      	bics	r3, r2
 8002386:	6023      	str	r3, [r4, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8002388:	68a3      	ldr	r3, [r4, #8]
 800238a:	4908      	ldr	r1, [pc, #32]	; (80023ac <MX_TIM2_Init+0x5c>)
 800238c:	400b      	ands	r3, r1
 800238e:	60a3      	str	r3, [r4, #8]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8002390:	6863      	ldr	r3, [r4, #4]
 8002392:	2170      	movs	r1, #112	; 0x70
 8002394:	438b      	bics	r3, r1
 8002396:	6063      	str	r3, [r4, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8002398:	68a3      	ldr	r3, [r4, #8]
 800239a:	4393      	bics	r3, r2
 800239c:	60a3      	str	r3, [r4, #8]
  LL_TIM_DisableMasterSlaveMode(TIM2);
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800239e:	b006      	add	sp, #24
 80023a0:	bd10      	pop	{r4, pc}
 80023a2:	46c0      	nop			; (mov r8, r8)
 80023a4:	40021000 	.word	0x40021000
 80023a8:	0000ffff 	.word	0x0000ffff
 80023ac:	ffffbff8 	.word	0xffffbff8

080023b0 <MX_TIM21_Init>:
/* TIM21 init function */
void MX_TIM21_Init(void)
{
 80023b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023b2:	b087      	sub	sp, #28

  /* USER CODE BEGIN TIM21_Init 0 */

  /* USER CODE END TIM21_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80023b4:	ad02      	add	r5, sp, #8
 80023b6:	2210      	movs	r2, #16
 80023b8:	2100      	movs	r1, #0
 80023ba:	0028      	movs	r0, r5
 80023bc:	f002 fa17 	bl	80047ee <memset>
  SET_BIT(RCC->APB2ENR, Periphs);
 80023c0:	4a24      	ldr	r2, [pc, #144]	; (8002454 <MX_TIM21_Init+0xa4>)
 80023c2:	6b51      	ldr	r1, [r2, #52]	; 0x34
 80023c4:	2304      	movs	r3, #4
 80023c6:	4319      	orrs	r1, r3
 80023c8:	6351      	str	r1, [r2, #52]	; 0x34
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80023ca:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80023cc:	4013      	ands	r3, r2
 80023ce:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80023d0:	9b01      	ldr	r3, [sp, #4]
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80023d2:	4e21      	ldr	r6, [pc, #132]	; (8002458 <MX_TIM21_Init+0xa8>)
 80023d4:	22c5      	movs	r2, #197	; 0xc5
 80023d6:	0092      	lsls	r2, r2, #2
 80023d8:	58b3      	ldr	r3, [r6, r2]
 80023da:	21ff      	movs	r1, #255	; 0xff
 80023dc:	438b      	bics	r3, r1
 80023de:	50b3      	str	r3, [r6, r2]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023e0:	2780      	movs	r7, #128	; 0x80
 80023e2:	037f      	lsls	r7, r7, #13
 80023e4:	6037      	str	r7, [r6, #0]
  NVIC_EnableIRQ(TIM21_IRQn);

  /* USER CODE BEGIN TIM21_Init 1 */

  /* USER CODE END TIM21_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 80023e6:	2300      	movs	r3, #0
 80023e8:	802b      	strh	r3, [r5, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80023ea:	9303      	str	r3, [sp, #12]
  TIM_InitStruct.Autoreload = 65535;
 80023ec:	4a1b      	ldr	r2, [pc, #108]	; (800245c <MX_TIM21_Init+0xac>)
 80023ee:	9204      	str	r2, [sp, #16]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80023f0:	9305      	str	r3, [sp, #20]
  LL_TIM_Init(TIM21, &TIM_InitStruct);
 80023f2:	4c1b      	ldr	r4, [pc, #108]	; (8002460 <MX_TIM21_Init+0xb0>)
 80023f4:	0029      	movs	r1, r5
 80023f6:	0020      	movs	r0, r4
 80023f8:	f002 f8f6 	bl	80045e8 <LL_TIM_Init>
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80023fc:	6823      	ldr	r3, [r4, #0]
 80023fe:	2180      	movs	r1, #128	; 0x80
 8002400:	438b      	bics	r3, r1
 8002402:	6023      	str	r3, [r4, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8002404:	6863      	ldr	r3, [r4, #4]
 8002406:	2270      	movs	r2, #112	; 0x70
 8002408:	4393      	bics	r3, r2
 800240a:	6063      	str	r3, [r4, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 800240c:	68a3      	ldr	r3, [r4, #8]
 800240e:	438b      	bics	r3, r1
 8002410:	60a3      	str	r3, [r4, #8]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8002412:	4b14      	ldr	r3, [pc, #80]	; (8002464 <MX_TIM21_Init+0xb4>)
  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8002414:	681a      	ldr	r2, [r3, #0]
 8002416:	2003      	movs	r0, #3
 8002418:	4382      	bics	r2, r0
 800241a:	3802      	subs	r0, #2
 800241c:	4302      	orrs	r2, r0
 800241e:	601a      	str	r2, [r3, #0]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	300b      	adds	r0, #11
 8002424:	4382      	bics	r2, r0
 8002426:	4302      	orrs	r2, r0
 8002428:	601a      	str	r2, [r3, #0]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 800242a:	681a      	ldr	r2, [r3, #0]
 800242c:	30e4      	adds	r0, #228	; 0xe4
 800242e:	4382      	bics	r2, r0
 8002430:	601a      	str	r2, [r3, #0]
  MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
 8002432:	6a23      	ldr	r3, [r4, #32]
 8002434:	220a      	movs	r2, #10
 8002436:	4393      	bics	r3, r2
 8002438:	6223      	str	r3, [r4, #32]
  MODIFY_REG(TIMx->OR, (Remap >> TIMx_OR_RMP_SHIFT), (Remap & TIMx_OR_RMP_MASK));
 800243a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800243c:	3235      	adds	r2, #53	; 0x35
 800243e:	4393      	bics	r3, r2
 8002440:	3a2f      	subs	r2, #47	; 0x2f
 8002442:	4313      	orrs	r3, r2
 8002444:	6523      	str	r3, [r4, #80]	; 0x50
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002446:	5077      	str	r7, [r6, r1]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002448:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800244c:	f3bf 8f6f 	isb	sy
  LL_TIM_SetRemap(TIM21, LL_TIM_TIM21_TI1_RMP_LSE);
  /* USER CODE BEGIN TIM21_Init 2 */
  NVIC_DisableIRQ(TIM21_IRQn);
  /* USER CODE END TIM21_Init 2 */

}
 8002450:	b007      	add	sp, #28
 8002452:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002454:	40021000 	.word	0x40021000
 8002458:	e000e100 	.word	0xe000e100
 800245c:	0000ffff 	.word	0x0000ffff
 8002460:	40010800 	.word	0x40010800
 8002464:	40010818 	.word	0x40010818

08002468 <MX_TIM22_Init>:
/* TIM22 init function */
void MX_TIM22_Init(void)
{
 8002468:	b5f0      	push	{r4, r5, r6, r7, lr}
 800246a:	46c6      	mov	lr, r8
 800246c:	b500      	push	{lr}
 800246e:	b08a      	sub	sp, #40	; 0x28

  /* USER CODE BEGIN TIM22_Init 0 */

  /* USER CODE END TIM22_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002470:	ad06      	add	r5, sp, #24
 8002472:	2210      	movs	r2, #16
 8002474:	2100      	movs	r1, #0
 8002476:	0028      	movs	r0, r5
 8002478:	f002 f9b9 	bl	80047ee <memset>
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800247c:	2210      	movs	r2, #16
 800247e:	2100      	movs	r1, #0
 8002480:	a802      	add	r0, sp, #8
 8002482:	f002 f9b4 	bl	80047ee <memset>
  SET_BIT(RCC->APB2ENR, Periphs);
 8002486:	4a23      	ldr	r2, [pc, #140]	; (8002514 <MX_TIM22_Init+0xac>)
 8002488:	6b51      	ldr	r1, [r2, #52]	; 0x34
 800248a:	2320      	movs	r3, #32
 800248c:	4319      	orrs	r1, r3
 800248e:	6351      	str	r1, [r2, #52]	; 0x34
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002490:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002492:	4013      	ands	r3, r2
 8002494:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8002496:	9b01      	ldr	r3, [sp, #4]
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002498:	4b1f      	ldr	r3, [pc, #124]	; (8002518 <MX_TIM22_Init+0xb0>)
 800249a:	21c5      	movs	r1, #197	; 0xc5
 800249c:	0089      	lsls	r1, r1, #2
 800249e:	585a      	ldr	r2, [r3, r1]
 80024a0:	481e      	ldr	r0, [pc, #120]	; (800251c <MX_TIM22_Init+0xb4>)
 80024a2:	4002      	ands	r2, r0
 80024a4:	505a      	str	r2, [r3, r1]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024a6:	2280      	movs	r2, #128	; 0x80
 80024a8:	03d2      	lsls	r2, r2, #15
 80024aa:	601a      	str	r2, [r3, #0]
  NVIC_EnableIRQ(TIM22_IRQn);

  /* USER CODE BEGIN TIM22_Init 1 */

  /* USER CODE END TIM22_Init 1 */
  TIM_InitStruct.Prescaler = 4;
 80024ac:	2704      	movs	r7, #4
 80024ae:	802f      	strh	r7, [r5, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80024b0:	2600      	movs	r6, #0
 80024b2:	9607      	str	r6, [sp, #28]
  TIM_InitStruct.Autoreload = 1911;
 80024b4:	4b1a      	ldr	r3, [pc, #104]	; (8002520 <MX_TIM22_Init+0xb8>)
 80024b6:	4698      	mov	r8, r3
 80024b8:	9308      	str	r3, [sp, #32]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80024ba:	9609      	str	r6, [sp, #36]	; 0x24
  LL_TIM_Init(TIM22, &TIM_InitStruct);
 80024bc:	4c19      	ldr	r4, [pc, #100]	; (8002524 <MX_TIM22_Init+0xbc>)
 80024be:	0029      	movs	r1, r5
 80024c0:	0020      	movs	r0, r4
 80024c2:	f002 f891 	bl	80045e8 <LL_TIM_Init>
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80024c6:	6823      	ldr	r3, [r4, #0]
 80024c8:	2580      	movs	r5, #128	; 0x80
 80024ca:	43ab      	bics	r3, r5
 80024cc:	6023      	str	r3, [r4, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80024ce:	68a3      	ldr	r3, [r4, #8]
 80024d0:	4a15      	ldr	r2, [pc, #84]	; (8002528 <MX_TIM22_Init+0xc0>)
 80024d2:	4013      	ands	r3, r2
 80024d4:	60a3      	str	r3, [r4, #8]
  LL_TIM_DisableARRPreload(TIM22);
  LL_TIM_SetClockSource(TIM22, LL_TIM_CLOCKSOURCE_INTERNAL);
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_FROZEN;
 80024d6:	9602      	str	r6, [sp, #8]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80024d8:	9603      	str	r6, [sp, #12]
  TIM_OC_InitStruct.CompareValue = 1911;
 80024da:	4643      	mov	r3, r8
 80024dc:	9304      	str	r3, [sp, #16]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80024de:	9605      	str	r6, [sp, #20]
  LL_TIM_OC_Init(TIM22, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80024e0:	aa02      	add	r2, sp, #8
 80024e2:	2101      	movs	r1, #1
 80024e4:	0020      	movs	r0, r4
 80024e6:	f002 f8ad 	bl	8004644 <LL_TIM_OC_Init>
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80024ea:	4a10      	ldr	r2, [pc, #64]	; (800252c <MX_TIM22_Init+0xc4>)
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80024ec:	6813      	ldr	r3, [r2, #0]
 80024ee:	43bb      	bics	r3, r7
 80024f0:	6013      	str	r3, [r2, #0]
  MODIFY_REG(TIMx->CR1, TIM_CR1_OPM, OnePulseMode);
 80024f2:	6823      	ldr	r3, [r4, #0]
 80024f4:	2208      	movs	r2, #8
 80024f6:	4393      	bics	r3, r2
 80024f8:	4313      	orrs	r3, r2
 80024fa:	6023      	str	r3, [r4, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80024fc:	6863      	ldr	r3, [r4, #4]
 80024fe:	3268      	adds	r2, #104	; 0x68
 8002500:	4393      	bics	r3, r2
 8002502:	6063      	str	r3, [r4, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8002504:	68a3      	ldr	r3, [r4, #8]
 8002506:	43ab      	bics	r3, r5
 8002508:	60a3      	str	r3, [r4, #8]
  LL_TIM_DisableMasterSlaveMode(TIM22);
  /* USER CODE BEGIN TIM22_Init 2 */

  /* USER CODE END TIM22_Init 2 */

}
 800250a:	b00a      	add	sp, #40	; 0x28
 800250c:	bc80      	pop	{r7}
 800250e:	46b8      	mov	r8, r7
 8002510:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002512:	46c0      	nop			; (mov r8, r8)
 8002514:	40021000 	.word	0x40021000
 8002518:	e000e100 	.word	0xe000e100
 800251c:	ff00ffff 	.word	0xff00ffff
 8002520:	00000777 	.word	0x00000777
 8002524:	40011400 	.word	0x40011400
 8002528:	ffffbff8 	.word	0xffffbff8
 800252c:	40011418 	.word	0x40011418

08002530 <MX_LPUART1_UART_Init>:
/* USER CODE END 0 */

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8002530:	b530      	push	{r4, r5, lr}
 8002532:	b08f      	sub	sp, #60	; 0x3c

  /* USER CODE BEGIN LPUART1_Init 0 */

  /* USER CODE END LPUART1_Init 0 */

  LL_LPUART_InitTypeDef LPUART_InitStruct = {0};
 8002534:	2218      	movs	r2, #24
 8002536:	2100      	movs	r1, #0
 8002538:	a808      	add	r0, sp, #32
 800253a:	f002 f958 	bl	80047ee <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800253e:	2218      	movs	r2, #24
 8002540:	2100      	movs	r1, #0
 8002542:	a802      	add	r0, sp, #8
 8002544:	f002 f953 	bl	80047ee <memset>
  SET_BIT(RCC->APB1ENR, Periphs);
 8002548:	4b2f      	ldr	r3, [pc, #188]	; (8002608 <MX_LPUART1_UART_Init+0xd8>)
 800254a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800254c:	2080      	movs	r0, #128	; 0x80
 800254e:	02c0      	lsls	r0, r0, #11
 8002550:	4301      	orrs	r1, r0
 8002552:	6399      	str	r1, [r3, #56]	; 0x38
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002554:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002556:	4002      	ands	r2, r0
 8002558:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 800255a:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->IOPENR, Periphs);
 800255c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800255e:	2501      	movs	r5, #1
 8002560:	432a      	orrs	r2, r5
 8002562:	62da      	str	r2, [r3, #44]	; 0x2c
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8002564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002566:	402b      	ands	r3, r5
 8002568:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 800256a:	9b00      	ldr	r3, [sp, #0]

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
  /**LPUART1 GPIO Configuration
  PA2   ------> LPUART1_TX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 800256c:	2304      	movs	r3, #4
 800256e:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002570:	3b02      	subs	r3, #2
 8002572:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002574:	3301      	adds	r3, #1
 8002576:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8002578:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800257a:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 800257c:	3303      	adds	r3, #3
 800257e:	9307      	str	r3, [sp, #28]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002580:	20a0      	movs	r0, #160	; 0xa0
 8002582:	a902      	add	r1, sp, #8
 8002584:	05c0      	lsls	r0, r0, #23
 8002586:	f001 fde3 	bl	8004150 <LL_GPIO_Init>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800258a:	4b20      	ldr	r3, [pc, #128]	; (800260c <MX_LPUART1_UART_Init+0xdc>)
 800258c:	21c7      	movs	r1, #199	; 0xc7
 800258e:	0089      	lsls	r1, r1, #2
 8002590:	585a      	ldr	r2, [r3, r1]
 8002592:	481f      	ldr	r0, [pc, #124]	; (8002610 <MX_LPUART1_UART_Init+0xe0>)
 8002594:	4002      	ands	r2, r0
 8002596:	505a      	str	r2, [r3, r1]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002598:	2280      	movs	r2, #128	; 0x80
 800259a:	0592      	lsls	r2, r2, #22
 800259c:	601a      	str	r2, [r3, #0]
  NVIC_EnableIRQ(LPUART1_IRQn);

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  LPUART_InitStruct.BaudRate = 9600;
 800259e:	2396      	movs	r3, #150	; 0x96
 80025a0:	019b      	lsls	r3, r3, #6
 80025a2:	9308      	str	r3, [sp, #32]
  LPUART_InitStruct.DataWidth = LL_LPUART_DATAWIDTH_8B;
 80025a4:	2300      	movs	r3, #0
 80025a6:	9309      	str	r3, [sp, #36]	; 0x24
  LPUART_InitStruct.StopBits = LL_LPUART_STOPBITS_1;
 80025a8:	930a      	str	r3, [sp, #40]	; 0x28
  LPUART_InitStruct.Parity = LL_LPUART_PARITY_NONE;
 80025aa:	930b      	str	r3, [sp, #44]	; 0x2c
  LPUART_InitStruct.TransferDirection = LL_LPUART_DIRECTION_TX_RX;
 80025ac:	330c      	adds	r3, #12
 80025ae:	930c      	str	r3, [sp, #48]	; 0x30
  LL_LPUART_Init(LPUART1, &LPUART_InitStruct);
 80025b0:	4c18      	ldr	r4, [pc, #96]	; (8002614 <MX_LPUART1_UART_Init+0xe4>)
 80025b2:	a908      	add	r1, sp, #32
 80025b4:	0020      	movs	r0, r4
 80025b6:	f001 fe5f 	bl	8004278 <LL_LPUART_Init>
  * @param  LPUARTx LPUART Instance
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_EnableHalfDuplex(USART_TypeDef *LPUARTx)
{
  SET_BIT(LPUARTx->CR3, USART_CR3_HDSEL);
 80025ba:	68a3      	ldr	r3, [r4, #8]
 80025bc:	2208      	movs	r2, #8
 80025be:	4313      	orrs	r3, r2
 80025c0:	60a3      	str	r3, [r4, #8]
  CLEAR_BIT(LPUARTx->CR3, USART_CR3_RTSE);
 80025c2:	68a3      	ldr	r3, [r4, #8]
 80025c4:	4a14      	ldr	r2, [pc, #80]	; (8002618 <MX_LPUART1_UART_Init+0xe8>)
 80025c6:	4013      	ands	r3, r2
 80025c8:	60a3      	str	r3, [r4, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025ca:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025ce:	f385 8810 	msr	PRIMASK, r5
  * @param  LPUARTx LPUART Instance
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_DisableIT_CTS(USART_TypeDef *LPUARTx)
{
  ATOMIC_CLEAR_BIT(LPUARTx->CR3, USART_CR3_CTSIE);
 80025d2:	68a3      	ldr	r3, [r4, #8]
 80025d4:	4911      	ldr	r1, [pc, #68]	; (800261c <MX_LPUART1_UART_Init+0xec>)
 80025d6:	400b      	ands	r3, r1
 80025d8:	60a3      	str	r3, [r4, #8]
 80025da:	f382 8810 	msr	PRIMASK, r2
  SET_BIT(LPUARTx->CR3, USART_CR3_CTSE);
 80025de:	68a2      	ldr	r2, [r4, #8]
 80025e0:	2380      	movs	r3, #128	; 0x80
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	4313      	orrs	r3, r2
 80025e6:	60a3      	str	r3, [r4, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025e8:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025ec:	f385 8810 	msr	PRIMASK, r5
  ATOMIC_CLEAR_BIT(LPUARTx->CR3, USART_CR3_EIE);
 80025f0:	68a3      	ldr	r3, [r4, #8]
 80025f2:	43ab      	bics	r3, r5
 80025f4:	60a3      	str	r3, [r4, #8]
 80025f6:	f382 8810 	msr	PRIMASK, r2
  CLEAR_BIT(LPUARTx->CR3, USART_CR3_CTSE);
 80025fa:	68a3      	ldr	r3, [r4, #8]
 80025fc:	4a08      	ldr	r2, [pc, #32]	; (8002620 <MX_LPUART1_UART_Init+0xf0>)
 80025fe:	4013      	ands	r3, r2
 8002600:	60a3      	str	r3, [r4, #8]
  return ((READ_BIT(LPUARTx->ISR, USART_ISR_CTS) == (USART_ISR_CTS)) ? 1UL : 0UL);
 8002602:	69e3      	ldr	r3, [r4, #28]
  LL_LPUART_IsActiveFlag_CTS(LPUART1);
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002604:	b00f      	add	sp, #60	; 0x3c
 8002606:	bd30      	pop	{r4, r5, pc}
 8002608:	40021000 	.word	0x40021000
 800260c:	e000e100 	.word	0xe000e100
 8002610:	ffff00ff 	.word	0xffff00ff
 8002614:	40004800 	.word	0x40004800
 8002618:	fffffeff 	.word	0xfffffeff
 800261c:	fffffbff 	.word	0xfffffbff
 8002620:	fffffdff 	.word	0xfffffdff

08002624 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002624:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002626:	46c6      	mov	lr, r8
 8002628:	b500      	push	{lr}
 800262a:	b090      	sub	sp, #64	; 0x40

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 800262c:	221c      	movs	r2, #28
 800262e:	2100      	movs	r1, #0
 8002630:	a809      	add	r0, sp, #36	; 0x24
 8002632:	f002 f8dc 	bl	80047ee <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002636:	2218      	movs	r2, #24
 8002638:	2100      	movs	r1, #0
 800263a:	a803      	add	r0, sp, #12
 800263c:	f002 f8d7 	bl	80047ee <memset>
  SET_BIT(RCC->APB1ENR, Periphs);
 8002640:	4b2d      	ldr	r3, [pc, #180]	; (80026f8 <MX_USART2_UART_Init+0xd4>)
 8002642:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002644:	2080      	movs	r0, #128	; 0x80
 8002646:	0280      	lsls	r0, r0, #10
 8002648:	4301      	orrs	r1, r0
 800264a:	6399      	str	r1, [r3, #56]	; 0x38
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800264c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800264e:	4002      	ands	r2, r0
 8002650:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8002652:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->IOPENR, Periphs);
 8002654:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002656:	2501      	movs	r5, #1
 8002658:	432a      	orrs	r2, r5
 800265a:	62da      	str	r2, [r3, #44]	; 0x2c
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 800265c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800265e:	402b      	ands	r3, r5
 8002660:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8002662:	9b01      	ldr	r3, [sp, #4]
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
  /**USART2 GPIO Configuration
  PA9   ------> USART2_TX
  PA10   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = DEBUG_USART2_TX_Pin;
 8002664:	2380      	movs	r3, #128	; 0x80
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800266a:	3bff      	subs	r3, #255	; 0xff
 800266c:	3bff      	subs	r3, #255	; 0xff
 800266e:	4698      	mov	r8, r3
 8002670:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002672:	2403      	movs	r4, #3
 8002674:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8002676:	2704      	movs	r7, #4
 8002678:	9708      	str	r7, [sp, #32]
  LL_GPIO_Init(DEBUG_USART2_TX_GPIO_Port, &GPIO_InitStruct);
 800267a:	26a0      	movs	r6, #160	; 0xa0
 800267c:	05f6      	lsls	r6, r6, #23
 800267e:	a903      	add	r1, sp, #12
 8002680:	0030      	movs	r0, r6
 8002682:	f001 fd65 	bl	8004150 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = DEBUG_USART2_RX_Pin;
 8002686:	2380      	movs	r3, #128	; 0x80
 8002688:	00db      	lsls	r3, r3, #3
 800268a:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800268c:	4643      	mov	r3, r8
 800268e:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002690:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002692:	2400      	movs	r4, #0
 8002694:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002696:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8002698:	9708      	str	r7, [sp, #32]
  LL_GPIO_Init(DEBUG_USART2_RX_GPIO_Port, &GPIO_InitStruct);
 800269a:	a903      	add	r1, sp, #12
 800269c:	0030      	movs	r0, r6
 800269e:	f001 fd57 	bl	8004150 <LL_GPIO_Init>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80026a2:	4a16      	ldr	r2, [pc, #88]	; (80026fc <MX_USART2_UART_Init+0xd8>)
 80026a4:	21c7      	movs	r1, #199	; 0xc7
 80026a6:	0089      	lsls	r1, r1, #2
 80026a8:	5853      	ldr	r3, [r2, r1]
 80026aa:	20ff      	movs	r0, #255	; 0xff
 80026ac:	4383      	bics	r3, r0
 80026ae:	387f      	subs	r0, #127	; 0x7f
 80026b0:	4303      	orrs	r3, r0
 80026b2:	5053      	str	r3, [r2, r1]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026b4:	2380      	movs	r3, #128	; 0x80
 80026b6:	055b      	lsls	r3, r3, #21
 80026b8:	6013      	str	r3, [r2, #0]
  NVIC_EnableIRQ(USART2_IRQn);

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 9600;
 80026ba:	2396      	movs	r3, #150	; 0x96
 80026bc:	019b      	lsls	r3, r3, #6
 80026be:	9309      	str	r3, [sp, #36]	; 0x24
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80026c0:	940a      	str	r4, [sp, #40]	; 0x28
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80026c2:	940b      	str	r4, [sp, #44]	; 0x2c
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80026c4:	940c      	str	r4, [sp, #48]	; 0x30
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80026c6:	230c      	movs	r3, #12
 80026c8:	930d      	str	r3, [sp, #52]	; 0x34
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80026ca:	940e      	str	r4, [sp, #56]	; 0x38
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80026cc:	940f      	str	r4, [sp, #60]	; 0x3c
  LL_USART_Init(USART2, &USART_InitStruct);
 80026ce:	4c0c      	ldr	r4, [pc, #48]	; (8002700 <MX_USART2_UART_Init+0xdc>)
 80026d0:	a909      	add	r1, sp, #36	; 0x24
 80026d2:	0020      	movs	r0, r4
 80026d4:	f001 ffd6 	bl	8004684 <LL_USART_Init>
{
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80026d8:	6863      	ldr	r3, [r4, #4]
 80026da:	4a0a      	ldr	r2, [pc, #40]	; (8002704 <MX_USART2_UART_Init+0xe0>)
 80026dc:	4013      	ands	r3, r2
 80026de:	6063      	str	r3, [r4, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80026e0:	68a3      	ldr	r3, [r4, #8]
 80026e2:	222a      	movs	r2, #42	; 0x2a
 80026e4:	4393      	bics	r3, r2
 80026e6:	60a3      	str	r3, [r4, #8]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80026e8:	6823      	ldr	r3, [r4, #0]
 80026ea:	432b      	orrs	r3, r5
 80026ec:	6023      	str	r3, [r4, #0]
  LL_USART_Enable(USART2);
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80026ee:	b010      	add	sp, #64	; 0x40
 80026f0:	bc80      	pop	{r7}
 80026f2:	46b8      	mov	r8, r7
 80026f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80026f6:	46c0      	nop			; (mov r8, r8)
 80026f8:	40021000 	.word	0x40021000
 80026fc:	e000e100 	.word	0xe000e100
 8002700:	40004400 	.word	0x40004400
 8002704:	ffffb7ff 	.word	0xffffb7ff

08002708 <DayArhivStore>:
#include "arhiv.h"
#include "string.h"

ARCHIVE_TYPEDEF arh;

void DayArhivStore(void){
 8002708:	b510      	push	{r4, lr}
  uint32_t tmp;

  //ArhivStoreNote(ARCHIVE_CURRENT_VALUE,*(uint32_t*)&dgs.RegState.CurrentValue);

  //memcpy(&tmp,&arh.ValueMax,4);
  tmp = arh.ValueMax << 16;
 800270a:	4c0b      	ldr	r4, [pc, #44]	; (8002738 <DayArhivStore+0x30>)
 800270c:	88a3      	ldrh	r3, [r4, #4]
 800270e:	041b      	lsls	r3, r3, #16

  tmp |= arh.ValueMin;
 8002710:	88e1      	ldrh	r1, [r4, #6]
 8002712:	4319      	orrs	r1, r3

  ArhivStoreNote(ARCHIVE_MAX_MIN_VALUE,tmp);
 8002714:	2003      	movs	r0, #3
 8002716:	f000 fc63 	bl	8002fe0 <ArhivStoreNote>

  arh.ValueMax = dev.RegInput.Value;
 800271a:	4b08      	ldr	r3, [pc, #32]	; (800273c <DayArhivStore+0x34>)
 800271c:	22f6      	movs	r2, #246	; 0xf6
 800271e:	5a9a      	ldrh	r2, [r3, r2]
 8002720:	80a2      	strh	r2, [r4, #4]
  arh.ValueMin = dev.RegInput.Value;
 8002722:	80e2      	strh	r2, [r4, #6]
/*
  tmp = dev.RegInput.TempSensor/10 + (arh.Temper_Max << 24) + (arh.Temper_Min << 16);

  ArhivStoreNote(ARCHIVE_TEMPERATURA, tmp);
*/
  arh.Temper_Max = dev.RegInput.TempSensor/10;
 8002724:	22fc      	movs	r2, #252	; 0xfc
 8002726:	5e98      	ldrsh	r0, [r3, r2]
 8002728:	210a      	movs	r1, #10
 800272a:	f7fd fd89 	bl	8000240 <__divsi3>
 800272e:	b240      	sxtb	r0, r0
 8002730:	72a0      	strb	r0, [r4, #10]
  arh.Temper_Min = dev.RegInput.TempSensor/10;
 8002732:	72e0      	strb	r0, [r4, #11]

}
 8002734:	bd10      	pop	{r4, pc}
 8002736:	46c0      	nop			; (mov r8, r8)
 8002738:	200000b0 	.word	0x200000b0
 800273c:	20000404 	.word	0x20000404

08002740 <CalibGasZero>:
#include "arhiv.h"
#include "flash.h"

//==============================================================================

void CalibGasZero(void){
 8002740:	b510      	push	{r4, lr}

	uint32_t tmp;

	dev.Config.CalibZeroTemper = dev.RegInput.TempSensor;
 8002742:	4b08      	ldr	r3, [pc, #32]	; (8002764 <CalibGasZero+0x24>)
 8002744:	21fc      	movs	r1, #252	; 0xfc
 8002746:	5e5a      	ldrsh	r2, [r3, r1]
 8002748:	5a58      	ldrh	r0, [r3, r1]
 800274a:	3922      	subs	r1, #34	; 0x22
 800274c:	5258      	strh	r0, [r3, r1]
	dev.Config.CalibZeroADC = dev.RegInput.ADC_0;
 800274e:	3148      	adds	r1, #72	; 0x48
 8002750:	5a59      	ldrh	r1, [r3, r1]
 8002752:	20dc      	movs	r0, #220	; 0xdc
 8002754:	5219      	strh	r1, [r3, r0]

	tmp = dev.RegInput.TempSensor << 16;
 8002756:	0412      	lsls	r2, r2, #16
	tmp |= dev.RegInput.ADC_0;
 8002758:	4311      	orrs	r1, r2

	ArhivStoreNote(ARCHIVE_SET_CALIB_ZERO,tmp);
 800275a:	38d8      	subs	r0, #216	; 0xd8
 800275c:	f000 fc40 	bl	8002fe0 <ArhivStoreNote>

}
 8002760:	bd10      	pop	{r4, pc}
 8002762:	46c0      	nop			; (mov r8, r8)
 8002764:	20000404 	.word	0x20000404

08002768 <CalibGasConc>:

void CalibGasConc(void){
 8002768:	b510      	push	{r4, lr}

	uint32_t tmp;

	dev.Config.CalibConcTemper = dev.RegInput.TempSensor;
 800276a:	4b09      	ldr	r3, [pc, #36]	; (8002790 <CalibGasConc+0x28>)
 800276c:	22fc      	movs	r2, #252	; 0xfc
 800276e:	5a99      	ldrh	r1, [r3, r2]
 8002770:	3a1e      	subs	r2, #30
 8002772:	5299      	strh	r1, [r3, r2]
	dev.Config.CalibConcADC = dev.RegInput.ADC_0;
 8002774:	3244      	adds	r2, #68	; 0x44
 8002776:	5a99      	ldrh	r1, [r3, r2]
 8002778:	3a42      	subs	r2, #66	; 0x42
 800277a:	5299      	strh	r1, [r3, r2]

	tmp = dev.Config.ValueCalib << 16;
 800277c:	899a      	ldrh	r2, [r3, #12]
 800277e:	0412      	lsls	r2, r2, #16
	tmp |= dev.RegInput.ADC_TK;
 8002780:	2192      	movs	r1, #146	; 0x92
 8002782:	0049      	lsls	r1, r1, #1
 8002784:	5a59      	ldrh	r1, [r3, r1]
 8002786:	4311      	orrs	r1, r2

	ArhivStoreNote(ARCHIVE_SET_CALIB_CONC,tmp);
 8002788:	2005      	movs	r0, #5
 800278a:	f000 fc29 	bl	8002fe0 <ArhivStoreNote>
}
 800278e:	bd10      	pop	{r4, pc}
 8002790:	20000404 	.word	0x20000404

08002794 <get_koef_temper_conc>:

//==============================================================================

#define K_MUL 1

uint32_t get_koef_temper_conc(int16_t temperat){
 8002794:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002796:	46ce      	mov	lr, r9
 8002798:	4647      	mov	r7, r8
 800279a:	b580      	push	{r7, lr}
 800279c:	b083      	sub	sp, #12

	if(temperat < -600)
 800279e:	4b32      	ldr	r3, [pc, #200]	; (8002868 <get_koef_temper_conc+0xd4>)
 80027a0:	4298      	cmp	r0, r3
 80027a2:	db06      	blt.n	80027b2 <get_koef_temper_conc+0x1e>
		temperat = -600;

	if(temperat > 500)
 80027a4:	23fa      	movs	r3, #250	; 0xfa
 80027a6:	005b      	lsls	r3, r3, #1
 80027a8:	4298      	cmp	r0, r3
 80027aa:	dd03      	ble.n	80027b4 <get_koef_temper_conc+0x20>
		temperat = 500;
 80027ac:	20fa      	movs	r0, #250	; 0xfa
 80027ae:	0040      	lsls	r0, r0, #1
 80027b0:	e000      	b.n	80027b4 <get_koef_temper_conc+0x20>
		temperat = -600;
 80027b2:	482d      	ldr	r0, [pc, #180]	; (8002868 <get_koef_temper_conc+0xd4>)

	int32_t dk;

	uint32_t koef_1, koef_2;

	temper_1 = dev.Config.temp_corr_conc[0].Temp;
 80027b4:	4b2d      	ldr	r3, [pc, #180]	; (800286c <get_koef_temper_conc+0xd8>)
 80027b6:	2266      	movs	r2, #102	; 0x66
 80027b8:	5e9c      	ldrsh	r4, [r3, r2]
	koef_1 = dev.Config.temp_corr_conc[0].Koef;
 80027ba:	2268      	movs	r2, #104	; 0x68
 80027bc:	5a9d      	ldrh	r5, [r3, r2]

	temper_2 = dev.Config.temp_corr_conc[1].Temp;
 80027be:	3202      	adds	r2, #2
 80027c0:	5e99      	ldrsh	r1, [r3, r2]
 80027c2:	468c      	mov	ip, r1
	koef_2 = dev.Config.temp_corr_conc[1].Koef;
 80027c4:	226c      	movs	r2, #108	; 0x6c
 80027c6:	5a9a      	ldrh	r2, [r3, r2]

	if(koef_1 == 0){
 80027c8:	2d00      	cmp	r5, #0
 80027ca:	d043      	beq.n	8002854 <get_koef_temper_conc+0xc0>

		return temper_koef;

	}

	if(koef_2 == 0){
 80027cc:	2a00      	cmp	r2, #0
 80027ce:	d043      	beq.n	8002858 <get_koef_temper_conc+0xc4>

		return temper_koef;

	}

	if(temperat < temper_1){
 80027d0:	42a0      	cmp	r0, r4
 80027d2:	db41      	blt.n	8002858 <get_koef_temper_conc+0xc4>
		temper_koef = koef_1 * K_MUL;

		return temper_koef;
	}

	if((temperat >= temper_1) && (temperat <= temper_2))
 80027d4:	4288      	cmp	r0, r1
 80027d6:	dd29      	ble.n	800282c <get_koef_temper_conc+0x98>
	BOOL find_temper = FALSE;
 80027d8:	2300      	movs	r3, #0
 80027da:	4699      	mov	r9, r3
 80027dc:	2600      	movs	r6, #0
 80027de:	2301      	movs	r3, #1
 80027e0:	21fa      	movs	r1, #250	; 0xfa
 80027e2:	0089      	lsls	r1, r1, #2
 80027e4:	9101      	str	r1, [sp, #4]
 80027e6:	e001      	b.n	80027ec <get_koef_temper_conc+0x58>
		find_temper = TRUE;

	for(i = 1; (i < 7) && (!find_temper) && (!find_null); i++){
 80027e8:	3301      	adds	r3, #1
 80027ea:	b29b      	uxth	r3, r3
 80027ec:	2b06      	cmp	r3, #6
 80027ee:	d820      	bhi.n	8002832 <get_koef_temper_conc+0x9e>
 80027f0:	4649      	mov	r1, r9
 80027f2:	4331      	orrs	r1, r6
 80027f4:	d11d      	bne.n	8002832 <get_koef_temper_conc+0x9e>

		temper_1 = dev.Config.temp_corr_conc[i].Temp;
 80027f6:	491d      	ldr	r1, [pc, #116]	; (800286c <get_koef_temper_conc+0xd8>)
 80027f8:	001a      	movs	r2, r3
 80027fa:	3218      	adds	r2, #24
 80027fc:	0092      	lsls	r2, r2, #2
 80027fe:	188a      	adds	r2, r1, r2
 8002800:	2506      	movs	r5, #6
 8002802:	5f54      	ldrsh	r4, [r2, r5]
		koef_1 = dev.Config.temp_corr_conc[i].Koef;
 8002804:	8915      	ldrh	r5, [r2, #8]

		temper_2 = dev.Config.temp_corr_conc[i+1].Temp;
 8002806:	001a      	movs	r2, r3
 8002808:	3219      	adds	r2, #25
 800280a:	0092      	lsls	r2, r2, #2
 800280c:	188a      	adds	r2, r1, r2
 800280e:	2106      	movs	r1, #6
 8002810:	5e57      	ldrsh	r7, [r2, r1]
 8002812:	46bc      	mov	ip, r7
		koef_2 = dev.Config.temp_corr_conc[i+1].Koef;
 8002814:	8912      	ldrh	r2, [r2, #8]

		if(koef_2 == 0){
 8002816:	2a00      	cmp	r2, #0
 8002818:	d101      	bne.n	800281e <get_koef_temper_conc+0x8a>
			temper_koef = koef_1 * K_MUL;
 800281a:	9501      	str	r5, [sp, #4]
			find_null = TRUE;
 800281c:	2601      	movs	r6, #1
		}

		if((temperat >= temper_1) && (temperat <= temper_2))
 800281e:	42a0      	cmp	r0, r4
 8002820:	dbe2      	blt.n	80027e8 <get_koef_temper_conc+0x54>
 8002822:	4560      	cmp	r0, ip
 8002824:	dce0      	bgt.n	80027e8 <get_koef_temper_conc+0x54>
			find_temper = TRUE;
 8002826:	2101      	movs	r1, #1
 8002828:	4689      	mov	r9, r1
 800282a:	e7dd      	b.n	80027e8 <get_koef_temper_conc+0x54>
		find_temper = TRUE;
 800282c:	2301      	movs	r3, #1
 800282e:	4699      	mov	r9, r3
 8002830:	e7d4      	b.n	80027dc <get_koef_temper_conc+0x48>

	}

	if(find_temper){
 8002832:	464b      	mov	r3, r9
 8002834:	2b00      	cmp	r3, #0
 8002836:	d009      	beq.n	800284c <get_koef_temper_conc+0xb8>

		dt = temperat - temper_1;
 8002838:	1b00      	subs	r0, r0, r4
 800283a:	b203      	sxth	r3, r0

		dk = (koef_2 - koef_1) * dt * K_MUL / (temper_2 - temper_1);
 800283c:	1b50      	subs	r0, r2, r5
 800283e:	4358      	muls	r0, r3
 8002840:	4663      	mov	r3, ip
 8002842:	1b19      	subs	r1, r3, r4
 8002844:	f7fd fc72 	bl	800012c <__udivsi3>

		temper_koef =  (koef_1 * K_MUL) + dk;
 8002848:	182d      	adds	r5, r5, r0
 800284a:	e005      	b.n	8002858 <get_koef_temper_conc+0xc4>

	}else if(temperat > temper_2){
 800284c:	4560      	cmp	r0, ip
 800284e:	dc09      	bgt.n	8002864 <get_koef_temper_conc+0xd0>
 8002850:	9d01      	ldr	r5, [sp, #4]
 8002852:	e001      	b.n	8002858 <get_koef_temper_conc+0xc4>
		return temper_koef;
 8002854:	25fa      	movs	r5, #250	; 0xfa
 8002856:	00ad      	lsls	r5, r5, #2
		temper_koef = koef_2 * K_MUL;

	}

	return temper_koef;
}
 8002858:	0028      	movs	r0, r5
 800285a:	b003      	add	sp, #12
 800285c:	bcc0      	pop	{r6, r7}
 800285e:	46b9      	mov	r9, r7
 8002860:	46b0      	mov	r8, r6
 8002862:	bdf0      	pop	{r4, r5, r6, r7, pc}
		temper_koef = koef_2 * K_MUL;
 8002864:	0015      	movs	r5, r2
 8002866:	e7f7      	b.n	8002858 <get_koef_temper_conc+0xc4>
 8002868:	fffffda8 	.word	0xfffffda8
 800286c:	20000404 	.word	0x20000404

08002870 <LinearizKoef>:
	memset(dev.Config.linear,0,sizeof(dev.Config.linear));
#endif

}

uint16_t LinearizKoef(uint32_t value){
 8002870:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002872:	46ce      	mov	lr, r9
 8002874:	4647      	mov	r7, r8
 8002876:	b580      	push	{r7, lr}
 8002878:	b083      	sub	sp, #12
 800287a:	0004      	movs	r4, r0

	int16_t dt, val_1, val_2;
	int32_t dk;
	uint32_t koef_1, koef_2;

	val_1 = dev.Config.linear[0].Conc;
 800287c:	4b2a      	ldr	r3, [pc, #168]	; (8002928 <LinearizKoef+0xb8>)
 800287e:	2286      	movs	r2, #134	; 0x86
 8002880:	5e9d      	ldrsh	r5, [r3, r2]
	koef_1 = dev.Config.linear[0].Koef;
 8002882:	2288      	movs	r2, #136	; 0x88
 8002884:	5a98      	ldrh	r0, [r3, r2]
 8002886:	4681      	mov	r9, r0

	val_2 = dev.Config.linear[1].Conc;;
 8002888:	3202      	adds	r2, #2
 800288a:	5e99      	ldrsh	r1, [r3, r2]
	koef_2 = dev.Config.linear[1].Koef;
 800288c:	228c      	movs	r2, #140	; 0x8c
 800288e:	5a9a      	ldrh	r2, [r3, r2]

	if(koef_1 == 0){
 8002890:	2800      	cmp	r0, #0
 8002892:	d046      	beq.n	8002922 <LinearizKoef+0xb2>

		return linear_koef;

	}

	if(koef_2 == 0){
 8002894:	2a00      	cmp	r2, #0
 8002896:	d03b      	beq.n	8002910 <LinearizKoef+0xa0>

		return linear_koef;

	}

	if(value < val_1){
 8002898:	42a5      	cmp	r5, r4
 800289a:	d839      	bhi.n	8002910 <LinearizKoef+0xa0>
		linear_koef = koef_1 * K_MUL;

		return linear_koef;
	}

	if((value >= val_1) && (value <= val_2))
 800289c:	42a1      	cmp	r1, r4
 800289e:	d206      	bcs.n	80028ae <LinearizKoef+0x3e>
	BOOL find_val = FALSE;
 80028a0:	2700      	movs	r7, #0
			linear_koef = koef_1 * K_MUL;
			find_null = TRUE;
		}

		if((value >= val_1) && (value <= val_2))
			find_val = TRUE;
 80028a2:	2000      	movs	r0, #0
 80028a4:	2301      	movs	r3, #1
 80028a6:	26fa      	movs	r6, #250	; 0xfa
 80028a8:	00b6      	lsls	r6, r6, #2
 80028aa:	9601      	str	r6, [sp, #4]
 80028ac:	e003      	b.n	80028b6 <LinearizKoef+0x46>
		find_val = TRUE;
 80028ae:	2701      	movs	r7, #1
 80028b0:	e7f7      	b.n	80028a2 <LinearizKoef+0x32>
	for(i = 1; (i < 7) && (!find_val) && (!find_null); i++){
 80028b2:	3301      	adds	r3, #1
 80028b4:	b29b      	uxth	r3, r3
 80028b6:	2b06      	cmp	r3, #6
 80028b8:	d81d      	bhi.n	80028f6 <LinearizKoef+0x86>
 80028ba:	003e      	movs	r6, r7
 80028bc:	4306      	orrs	r6, r0
 80028be:	d11a      	bne.n	80028f6 <LinearizKoef+0x86>
		val_1 = dev.Config.linear[i].Conc;
 80028c0:	4919      	ldr	r1, [pc, #100]	; (8002928 <LinearizKoef+0xb8>)
 80028c2:	001a      	movs	r2, r3
 80028c4:	3220      	adds	r2, #32
 80028c6:	0092      	lsls	r2, r2, #2
 80028c8:	188a      	adds	r2, r1, r2
 80028ca:	2606      	movs	r6, #6
 80028cc:	5f95      	ldrsh	r5, [r2, r6]
		koef_1 = dev.Config.linear[i].Koef;
 80028ce:	8912      	ldrh	r2, [r2, #8]
 80028d0:	4691      	mov	r9, r2
		val_2 = dev.Config.linear[i+1].Conc;
 80028d2:	001a      	movs	r2, r3
 80028d4:	3221      	adds	r2, #33	; 0x21
 80028d6:	0092      	lsls	r2, r2, #2
 80028d8:	188a      	adds	r2, r1, r2
 80028da:	2606      	movs	r6, #6
 80028dc:	5f91      	ldrsh	r1, [r2, r6]
		koef_2 = dev.Config.linear[i+1].Koef;
 80028de:	8912      	ldrh	r2, [r2, #8]
		if(koef_2 == 0){
 80028e0:	2a00      	cmp	r2, #0
 80028e2:	d102      	bne.n	80028ea <LinearizKoef+0x7a>
			linear_koef = koef_1 * K_MUL;
 80028e4:	4648      	mov	r0, r9
 80028e6:	9001      	str	r0, [sp, #4]
			find_null = TRUE;
 80028e8:	2001      	movs	r0, #1
		if((value >= val_1) && (value <= val_2))
 80028ea:	42a5      	cmp	r5, r4
 80028ec:	d8e1      	bhi.n	80028b2 <LinearizKoef+0x42>
 80028ee:	42a1      	cmp	r1, r4
 80028f0:	d3df      	bcc.n	80028b2 <LinearizKoef+0x42>
			find_val = TRUE;
 80028f2:	2701      	movs	r7, #1
 80028f4:	e7dd      	b.n	80028b2 <LinearizKoef+0x42>

	}

	if(find_val){
 80028f6:	2f00      	cmp	r7, #0
 80028f8:	d00f      	beq.n	800291a <LinearizKoef+0xaa>

		dt = value - val_1;
 80028fa:	1b64      	subs	r4, r4, r5
 80028fc:	b224      	sxth	r4, r4

//		dk = (koef_2 - koef_1) * dt * K_MUL / (val_2 - val_1);

		dk = (koef_2 - koef_1) * dt * K_MUL;
 80028fe:	464b      	mov	r3, r9
 8002900:	1ad0      	subs	r0, r2, r3
 8002902:	4360      	muls	r0, r4
		dk /= (val_2 - val_1);
 8002904:	1b49      	subs	r1, r1, r5
 8002906:	f7fd fc9b 	bl	8000240 <__divsi3>

		linear_koef =  (koef_1 * K_MUL) + dk;
 800290a:	0002      	movs	r2, r0
 800290c:	444a      	add	r2, r9
//	value_tmp += 500;
//	value_tmp /= 1000;



	return (uint16_t) linear_koef;
 800290e:	b290      	uxth	r0, r2

}
 8002910:	b003      	add	sp, #12
 8002912:	bcc0      	pop	{r6, r7}
 8002914:	46b9      	mov	r9, r7
 8002916:	46b0      	mov	r8, r6
 8002918:	bdf0      	pop	{r4, r5, r6, r7, pc}
	}else if(value > val_2){
 800291a:	42a1      	cmp	r1, r4
 800291c:	d3f7      	bcc.n	800290e <LinearizKoef+0x9e>
 800291e:	9a01      	ldr	r2, [sp, #4]
 8002920:	e7f5      	b.n	800290e <LinearizKoef+0x9e>
		return linear_koef;
 8002922:	20fa      	movs	r0, #250	; 0xfa
 8002924:	0080      	lsls	r0, r0, #2
 8002926:	e7f3      	b.n	8002910 <LinearizKoef+0xa0>
 8002928:	20000404 	.word	0x20000404

0800292c <SetGasValue>:

}

//==============================================================================

void SetGasValue(void){
 800292c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800292e:	46c6      	mov	lr, r8
 8002930:	b500      	push	{lr}
	uint32_t koef_tc;

//	dev.RegInput.ADC_0 = dev.Config.CalibConcADC;
//	dev.RegInput.TempSensor = dev.Config.CalibConcTemper;
#if 1
	adc = (int16_t)(dev.RegInput.ADC_0 - dev.Config.CalibZeroADC);
 8002932:	4b38      	ldr	r3, [pc, #224]	; (8002a14 <SetGasValue+0xe8>)
 8002934:	2291      	movs	r2, #145	; 0x91
 8002936:	0052      	lsls	r2, r2, #1
 8002938:	5a9c      	ldrh	r4, [r3, r2]
 800293a:	3a46      	subs	r2, #70	; 0x46
 800293c:	5a9a      	ldrh	r2, [r3, r2]
 800293e:	1aa4      	subs	r4, r4, r2
 8002940:	b224      	sxth	r4, r4
		adc = (int16_t)(dev.RegInput.ADC_0 - dev.Config.CalibZeroADC);
	else
		adc = 0;
#endif

	if((dev.Config.CalibConcADC - dev.Config.CalibZeroADC) != 0){
 8002942:	21e0      	movs	r1, #224	; 0xe0
 8002944:	5a59      	ldrh	r1, [r3, r1]
 8002946:	428a      	cmp	r2, r1
 8002948:	d00f      	beq.n	800296a <SetGasValue+0x3e>
		k = (int16_t)(dev.Config.ValueCalib * 10000) / (int16_t)(dev.Config.CalibConcADC - dev.Config.CalibZeroADC);
 800294a:	899b      	ldrh	r3, [r3, #12]
 800294c:	4832      	ldr	r0, [pc, #200]	; (8002a18 <SetGasValue+0xec>)
 800294e:	4358      	muls	r0, r3
 8002950:	b200      	sxth	r0, r0
 8002952:	1a89      	subs	r1, r1, r2
 8002954:	b209      	sxth	r1, r1
 8002956:	f7fd fc73 	bl	8000240 <__divsi3>
	}
	else{
		k = 10000;
	}

	if(!(((adc < 0) && (k < 0)) || ((adc > 0) && (k > 0)))){
 800295a:	2c00      	cmp	r4, #0
 800295c:	db07      	blt.n	800296e <SetGasValue+0x42>
 800295e:	2c00      	cmp	r4, #0
 8002960:	dd08      	ble.n	8002974 <SetGasValue+0x48>
 8002962:	2800      	cmp	r0, #0
 8002964:	dc07      	bgt.n	8002976 <SetGasValue+0x4a>
		adc = 0;
 8002966:	2400      	movs	r4, #0
 8002968:	e005      	b.n	8002976 <SetGasValue+0x4a>
		k = 10000;
 800296a:	482b      	ldr	r0, [pc, #172]	; (8002a18 <SetGasValue+0xec>)
 800296c:	e7f5      	b.n	800295a <SetGasValue+0x2e>
	if(!(((adc < 0) && (k < 0)) || ((adc > 0) && (k > 0)))){
 800296e:	2800      	cmp	r0, #0
 8002970:	daf5      	bge.n	800295e <SetGasValue+0x32>
 8002972:	e000      	b.n	8002976 <SetGasValue+0x4a>
		adc = 0;
 8002974:	2400      	movs	r4, #0
	}

	val = adc*k;
 8002976:	4360      	muls	r0, r4
	val += 5000;
 8002978:	4b28      	ldr	r3, [pc, #160]	; (8002a1c <SetGasValue+0xf0>)
 800297a:	469c      	mov	ip, r3
 800297c:	4460      	add	r0, ip
	val /= 10000;
 800297e:	4926      	ldr	r1, [pc, #152]	; (8002a18 <SetGasValue+0xec>)
 8002980:	f7fd fbd4 	bl	800012c <__udivsi3>
 8002984:	4680      	mov	r8, r0

//	dev.RegInput.Value_0 = val;

	kc = get_koef_temper_conc(dev.Config.CalibConcTemper);
 8002986:	4e23      	ldr	r6, [pc, #140]	; (8002a14 <SetGasValue+0xe8>)
 8002988:	23de      	movs	r3, #222	; 0xde
 800298a:	5ef0      	ldrsh	r0, [r6, r3]
 800298c:	f7ff ff02 	bl	8002794 <get_koef_temper_conc>
 8002990:	0005      	movs	r5, r0
	koef_tc = get_koef_temper_conc(dev.RegInput.TempSensor);
 8002992:	23fc      	movs	r3, #252	; 0xfc
 8002994:	5ef0      	ldrsh	r0, [r6, r3]
 8002996:	f7ff fefd 	bl	8002794 <get_koef_temper_conc>
 800299a:	0007      	movs	r7, r0

	val *= kc;
 800299c:	4643      	mov	r3, r8
 800299e:	435d      	muls	r5, r3

	val0 = val;
	val0 += 500;
 80029a0:	0028      	movs	r0, r5
 80029a2:	30f5      	adds	r0, #245	; 0xf5
 80029a4:	30ff      	adds	r0, #255	; 0xff
	val0 /= 1000;
 80029a6:	21fa      	movs	r1, #250	; 0xfa
 80029a8:	0089      	lsls	r1, r1, #2
 80029aa:	f7fd fbbf 	bl	800012c <__udivsi3>
	dev.RegInput.Value_0 = val0;
 80029ae:	2390      	movs	r3, #144	; 0x90
 80029b0:	005b      	lsls	r3, r3, #1
 80029b2:	52f0      	strh	r0, [r6, r3]

	val += (koef_tc >> 1);
 80029b4:	087b      	lsrs	r3, r7, #1
 80029b6:	4698      	mov	r8, r3
 80029b8:	0028      	movs	r0, r5
 80029ba:	4440      	add	r0, r8
	val /= koef_tc;
 80029bc:	0039      	movs	r1, r7
 80029be:	f7fd fbb5 	bl	800012c <__udivsi3>
 80029c2:	0005      	movs	r5, r0

	uint32_t lin_val;
	uint16_t koef_lin;

	koef_lin = LinearizKoef(val);;
 80029c4:	f7ff ff54 	bl	8002870 <LinearizKoef>

	lin_val = val * koef_lin;
 80029c8:	4368      	muls	r0, r5
	lin_val = (lin_val + 500) / 1000;
 80029ca:	30f5      	adds	r0, #245	; 0xf5
 80029cc:	30ff      	adds	r0, #255	; 0xff
 80029ce:	21fa      	movs	r1, #250	; 0xfa
 80029d0:	0089      	lsls	r1, r1, #2
 80029d2:	f7fd fbab 	bl	800012c <__udivsi3>

	dev.RegInput.Value = lin_val;
 80029d6:	b285      	uxth	r5, r0
 80029d8:	23f6      	movs	r3, #246	; 0xf6
 80029da:	52f5      	strh	r5, [r6, r3]


	val = 1000 * adc;
 80029dc:	0163      	lsls	r3, r4, #5
 80029de:	1b1b      	subs	r3, r3, r4
 80029e0:	009b      	lsls	r3, r3, #2
 80029e2:	191c      	adds	r4, r3, r4
 80029e4:	00e0      	lsls	r0, r4, #3
	val += (koef_tc >> 1);
 80029e6:	4440      	add	r0, r8
	val /= koef_tc;
 80029e8:	0039      	movs	r1, r7
 80029ea:	f7fd fb9f 	bl	800012c <__udivsi3>

	dev.RegInput.ADC_TK = val;
 80029ee:	2392      	movs	r3, #146	; 0x92
 80029f0:	005b      	lsls	r3, r3, #1
 80029f2:	52f0      	strh	r0, [r6, r3]
	d_printf("ADC: %04d, ADC_TK %04d", adc, dev.RegInput.ADC_TK);
//	d_printf("\n\r");
//	d_printf("Val: %04d, Val_0 %04d", dev.RegInput.Value,dev.RegInput.Value_0);
#endif

	if(arh.ValueMax < dev.RegInput.Value)
 80029f4:	4b0a      	ldr	r3, [pc, #40]	; (8002a20 <SetGasValue+0xf4>)
 80029f6:	889b      	ldrh	r3, [r3, #4]
 80029f8:	429d      	cmp	r5, r3
 80029fa:	d901      	bls.n	8002a00 <SetGasValue+0xd4>
		arh.ValueMax = dev.RegInput.Value;
 80029fc:	4b08      	ldr	r3, [pc, #32]	; (8002a20 <SetGasValue+0xf4>)
 80029fe:	809d      	strh	r5, [r3, #4]

	if(arh.ValueMin > dev.RegInput.Value)
 8002a00:	4b07      	ldr	r3, [pc, #28]	; (8002a20 <SetGasValue+0xf4>)
 8002a02:	88db      	ldrh	r3, [r3, #6]
 8002a04:	429d      	cmp	r5, r3
 8002a06:	d201      	bcs.n	8002a0c <SetGasValue+0xe0>
		arh.ValueMin = dev.RegInput.Value;
 8002a08:	4b05      	ldr	r3, [pc, #20]	; (8002a20 <SetGasValue+0xf4>)
 8002a0a:	80dd      	strh	r5, [r3, #6]

}
 8002a0c:	bc80      	pop	{r7}
 8002a0e:	46b8      	mov	r8, r7
 8002a10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a12:	46c0      	nop			; (mov r8, r8)
 8002a14:	20000404 	.word	0x20000404
 8002a18:	00002710 	.word	0x00002710
 8002a1c:	00001388 	.word	0x00001388
 8002a20:	200000b0 	.word	0x200000b0

08002a24 <debug_init>:
#define TX_BUF_SIZE 256

uint8_t tx_buffer[TX_BUF_SIZE];
ring_buffer dbg_ring_buff_tx;

void debug_init(void){
 8002a24:	b570      	push	{r4, r5, r6, lr}
 8002a26:	b086      	sub	sp, #24

  DBGMCU->CR |= DBGMCU_CR_DBG_SLEEP;
 8002a28:	4b14      	ldr	r3, [pc, #80]	; (8002a7c <debug_init+0x58>)
 8002a2a:	685a      	ldr	r2, [r3, #4]
 8002a2c:	2101      	movs	r1, #1
 8002a2e:	430a      	orrs	r2, r1
 8002a30:	605a      	str	r2, [r3, #4]
  DBGMCU->CR |= DBGMCU_CR_DBG_STOP;
 8002a32:	685a      	ldr	r2, [r3, #4]
 8002a34:	2002      	movs	r0, #2
 8002a36:	4302      	orrs	r2, r0
 8002a38:	605a      	str	r2, [r3, #4]
  DBGMCU->CR |= DBGMCU_CR_DBG_STANDBY;
 8002a3a:	685a      	ldr	r2, [r3, #4]
 8002a3c:	3002      	adds	r0, #2
 8002a3e:	4302      	orrs	r2, r0
 8002a40:	605a      	str	r2, [r3, #4]
}

static inline ring_buffer ring_buffer_init(uint8_t *buffer, uint16_t size)
{
  ring_buffer ring;
  ring.write_offset = 0;
 8002a42:	466a      	mov	r2, sp
 8002a44:	2300      	movs	r3, #0
 8002a46:	8013      	strh	r3, [r2, #0]
  ring.read_offset = 0;
 8002a48:	8053      	strh	r3, [r2, #2]
  ring.size = size;
 8002a4a:	3301      	adds	r3, #1
 8002a4c:	33ff      	adds	r3, #255	; 0xff
 8002a4e:	8093      	strh	r3, [r2, #4]
  ring.buffer = buffer;
 8002a50:	4b0b      	ldr	r3, [pc, #44]	; (8002a80 <debug_init+0x5c>)
 8002a52:	6093      	str	r3, [r2, #8]
  return ring;
 8002a54:	ab03      	add	r3, sp, #12
 8002a56:	0018      	movs	r0, r3
 8002a58:	ca70      	ldmia	r2!, {r4, r5, r6}
 8002a5a:	c070      	stmia	r0!, {r4, r5, r6}

  dbg_ring_buff_tx = ring_buffer_init(tx_buffer, TX_BUF_SIZE);
 8002a5c:	4a09      	ldr	r2, [pc, #36]	; (8002a84 <debug_init+0x60>)
 8002a5e:	cb31      	ldmia	r3!, {r0, r4, r5}
 8002a60:	c231      	stmia	r2!, {r0, r4, r5}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a62:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a66:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_RXNEIE);
 8002a6a:	4a07      	ldr	r2, [pc, #28]	; (8002a88 <debug_init+0x64>)
 8002a6c:	6813      	ldr	r3, [r2, #0]
 8002a6e:	311f      	adds	r1, #31
 8002a70:	430b      	orrs	r3, r1
 8002a72:	6013      	str	r3, [r2, #0]
 8002a74:	f380 8810 	msr	PRIMASK, r0

  LL_LPUART_EnableIT_RXNE(DBG_UART);

}
 8002a78:	b006      	add	sp, #24
 8002a7a:	bd70      	pop	{r4, r5, r6, pc}
 8002a7c:	40015800 	.word	0x40015800
 8002a80:	200000cc 	.word	0x200000cc
 8002a84:	200000c0 	.word	0x200000c0
 8002a88:	40004400 	.word	0x40004400

08002a8c <d_printf>:

void d_printf(const char *format, ...){
 8002a8c:	b40f      	push	{r0, r1, r2, r3}
 8002a8e:	b530      	push	{r4, r5, lr}
 8002a90:	b0af      	sub	sp, #188	; 0xbc
 8002a92:	ab32      	add	r3, sp, #200	; 0xc8
 8002a94:	cb04      	ldmia	r3!, {r2}

  //return;

  va_list args;

  va_start(args, format);
 8002a96:	9300      	str	r3, [sp, #0]
  vsnprintf((char*)aString,180,format,args);
 8002a98:	21b4      	movs	r1, #180	; 0xb4
 8002a9a:	a801      	add	r0, sp, #4
 8002a9c:	f001 feda 	bl	8004854 <vsniprintf>
  va_end(args);

  len = strlen((char*)aString);
 8002aa0:	a801      	add	r0, sp, #4
 8002aa2:	f7fd fb31 	bl	8000108 <strlen>
 8002aa6:	b2c0      	uxtb	r0, r0

  for(uint16_t i=0;i<len;i++)
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	e004      	b.n	8002ab6 <d_printf+0x2a>
  return (cur_offset == max_offset-1 ? 0 : cur_offset + 1);
 8002aac:	2300      	movs	r3, #0
}

static inline void ring_buffer_put(ring_buffer *ring, uint8_t data)
{
  ring->buffer[ring->write_offset] = data;
  ring->write_offset = ring_buffer_get_next_write(ring);
 8002aae:	4913      	ldr	r1, [pc, #76]	; (8002afc <d_printf+0x70>)
 8002ab0:	800b      	strh	r3, [r1, #0]
 8002ab2:	3201      	adds	r2, #1
 8002ab4:	b292      	uxth	r2, r2
 8002ab6:	b283      	uxth	r3, r0
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d90e      	bls.n	8002ada <d_printf+0x4e>
    ring_buffer_put(&dbg_ring_buff_tx,aString[i]);
 8002abc:	ab01      	add	r3, sp, #4
 8002abe:	5c9c      	ldrb	r4, [r3, r2]
  ring->buffer[ring->write_offset] = data;
 8002ac0:	490e      	ldr	r1, [pc, #56]	; (8002afc <d_printf+0x70>)
 8002ac2:	880b      	ldrh	r3, [r1, #0]
 8002ac4:	688d      	ldr	r5, [r1, #8]
 8002ac6:	54ec      	strb	r4, [r5, r3]
  return get_next(ring->write_offset, ring->size);
 8002ac8:	880b      	ldrh	r3, [r1, #0]
 8002aca:	b29b      	uxth	r3, r3
 8002acc:	8889      	ldrh	r1, [r1, #4]
  return (cur_offset == max_offset-1 ? 0 : cur_offset + 1);
 8002ace:	3901      	subs	r1, #1
 8002ad0:	428b      	cmp	r3, r1
 8002ad2:	d0eb      	beq.n	8002aac <d_printf+0x20>
 8002ad4:	3301      	adds	r3, #1
 8002ad6:	b29b      	uxth	r3, r3
 8002ad8:	e7e9      	b.n	8002aae <d_printf+0x22>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ada:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ade:	2301      	movs	r3, #1
 8002ae0:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_TXEIE);
 8002ae4:	4a06      	ldr	r2, [pc, #24]	; (8002b00 <d_printf+0x74>)
 8002ae6:	6813      	ldr	r3, [r2, #0]
 8002ae8:	2080      	movs	r0, #128	; 0x80
 8002aea:	4303      	orrs	r3, r0
 8002aec:	6013      	str	r3, [r2, #0]
 8002aee:	f381 8810 	msr	PRIMASK, r1

  LL_LPUART_EnableIT_TXE(DBG_UART);


}
 8002af2:	b02f      	add	sp, #188	; 0xbc
 8002af4:	bc30      	pop	{r4, r5}
 8002af6:	bc08      	pop	{r3}
 8002af8:	b004      	add	sp, #16
 8002afa:	4718      	bx	r3
 8002afc:	200000c0 	.word	0x200000c0
 8002b00:	40004400 	.word	0x40004400

08002b04 <Debug_TXEmpty_Callback>:
  return (ring->read_offset == ring->write_offset);
 8002b04:	4b13      	ldr	r3, [pc, #76]	; (8002b54 <Debug_TXEmpty_Callback+0x50>)
 8002b06:	885a      	ldrh	r2, [r3, #2]
 8002b08:	b292      	uxth	r2, r2
 8002b0a:	881b      	ldrh	r3, [r3, #0]
 8002b0c:	b29b      	uxth	r3, r3
	}
}

void Debug_TXEmpty_Callback(void){

  if(ring_buffer_is_empty(&dbg_ring_buff_tx))
 8002b0e:	429a      	cmp	r2, r3
 8002b10:	d010      	beq.n	8002b34 <Debug_TXEmpty_Callback+0x30>
  uint8_t data = ring->buffer[ring->read_offset];
 8002b12:	4a10      	ldr	r2, [pc, #64]	; (8002b54 <Debug_TXEmpty_Callback+0x50>)
 8002b14:	8853      	ldrh	r3, [r2, #2]
 8002b16:	6891      	ldr	r1, [r2, #8]
 8002b18:	5cc9      	ldrb	r1, [r1, r3]
  return get_next(ring->read_offset, ring->size);
 8002b1a:	8853      	ldrh	r3, [r2, #2]
 8002b1c:	b29b      	uxth	r3, r3
 8002b1e:	8892      	ldrh	r2, [r2, #4]
  return (cur_offset == max_offset-1 ? 0 : cur_offset + 1);
 8002b20:	3a01      	subs	r2, #1
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d013      	beq.n	8002b4e <Debug_TXEmpty_Callback+0x4a>
 8002b26:	3301      	adds	r3, #1
 8002b28:	b29b      	uxth	r3, r3
  ring->read_offset = ring_buffer_get_next_read(ring);
 8002b2a:	4a0a      	ldr	r2, [pc, #40]	; (8002b54 <Debug_TXEmpty_Callback+0x50>)
 8002b2c:	8053      	strh	r3, [r2, #2]
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_TransmitData8(USART_TypeDef *LPUARTx, uint8_t Value)
{
  LPUARTx->TDR = Value;
 8002b2e:	4b0a      	ldr	r3, [pc, #40]	; (8002b58 <Debug_TXEmpty_Callback+0x54>)
 8002b30:	6299      	str	r1, [r3, #40]	; 0x28

  }else{
    LL_LPUART_TransmitData8(DBG_UART,ring_buffer_get(&dbg_ring_buff_tx));
  }

}
 8002b32:	4770      	bx	lr
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b34:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b38:	2301      	movs	r3, #1
 8002b3a:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_CLEAR_BIT(LPUARTx->CR1, USART_CR1_TXEIE);
 8002b3e:	4a06      	ldr	r2, [pc, #24]	; (8002b58 <Debug_TXEmpty_Callback+0x54>)
 8002b40:	6813      	ldr	r3, [r2, #0]
 8002b42:	2080      	movs	r0, #128	; 0x80
 8002b44:	4383      	bics	r3, r0
 8002b46:	6013      	str	r3, [r2, #0]
 8002b48:	f381 8810 	msr	PRIMASK, r1
}
 8002b4c:	e7f1      	b.n	8002b32 <Debug_TXEmpty_Callback+0x2e>
  return (cur_offset == max_offset-1 ? 0 : cur_offset + 1);
 8002b4e:	2300      	movs	r3, #0
 8002b50:	e7eb      	b.n	8002b2a <Debug_TXEmpty_Callback+0x26>
 8002b52:	46c0      	nop			; (mov r8, r8)
 8002b54:	200000c0 	.word	0x200000c0
 8002b58:	40004400 	.word	0x40004400

08002b5c <Debug_RXNEmpty_Callback>:
  return (uint8_t)(READ_BIT(LPUARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8002b5c:	4b02      	ldr	r3, [pc, #8]	; (8002b68 <Debug_RXNEmpty_Callback+0xc>)
 8002b5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24

uint8_t dbg_cmd;

void Debug_RXNEmpty_Callback(void){

	dbg_cmd = LL_LPUART_ReceiveData8(DBG_UART);
 8002b60:	4b02      	ldr	r3, [pc, #8]	; (8002b6c <Debug_RXNEmpty_Callback+0x10>)
 8002b62:	701a      	strb	r2, [r3, #0]

//	debugMenu(dbg_cmd);
}
 8002b64:	4770      	bx	lr
 8002b66:	46c0      	nop			; (mov r8, r8)
 8002b68:	40004400 	.word	0x40004400
 8002b6c:	200000bc 	.word	0x200000bc

08002b70 <Debug_UART_IRQHandler>:
void Debug_UART_IRQHandler(void){
 8002b70:	b510      	push	{r4, lr}
  return ((READ_BIT(LPUARTx->CR1, USART_CR1_TXEIE) == (USART_CR1_TXEIE)) ? 1UL : 0UL);
 8002b72:	4b0e      	ldr	r3, [pc, #56]	; (8002bac <Debug_UART_IRQHandler+0x3c>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	061b      	lsls	r3, r3, #24
 8002b78:	d505      	bpl.n	8002b86 <Debug_UART_IRQHandler+0x16>
  return ((READ_BIT(LPUARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE)) ? 1UL : 0UL);
 8002b7a:	4b0c      	ldr	r3, [pc, #48]	; (8002bac <Debug_UART_IRQHandler+0x3c>)
 8002b7c:	69db      	ldr	r3, [r3, #28]
 8002b7e:	061b      	lsls	r3, r3, #24
 8002b80:	d501      	bpl.n	8002b86 <Debug_UART_IRQHandler+0x16>
		Debug_TXEmpty_Callback();
 8002b82:	f7ff ffbf 	bl	8002b04 <Debug_TXEmpty_Callback>
  return ((READ_BIT(LPUARTx->CR1, USART_CR1_RXNEIE) == (USART_CR1_RXNEIE)) ? 1UL : 0UL);
 8002b86:	4b09      	ldr	r3, [pc, #36]	; (8002bac <Debug_UART_IRQHandler+0x3c>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	069b      	lsls	r3, r3, #26
 8002b8c:	d505      	bpl.n	8002b9a <Debug_UART_IRQHandler+0x2a>
  return ((READ_BIT(LPUARTx->ISR, USART_ISR_RXNE) == (USART_ISR_RXNE)) ? 1UL : 0UL);
 8002b8e:	4b07      	ldr	r3, [pc, #28]	; (8002bac <Debug_UART_IRQHandler+0x3c>)
 8002b90:	69db      	ldr	r3, [r3, #28]
 8002b92:	069b      	lsls	r3, r3, #26
 8002b94:	d501      	bpl.n	8002b9a <Debug_UART_IRQHandler+0x2a>
		Debug_RXNEmpty_Callback();
 8002b96:	f7ff ffe1 	bl	8002b5c <Debug_RXNEmpty_Callback>
  return ((READ_BIT(LPUARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8002b9a:	4b04      	ldr	r3, [pc, #16]	; (8002bac <Debug_UART_IRQHandler+0x3c>)
 8002b9c:	69db      	ldr	r3, [r3, #28]
 8002b9e:	071b      	lsls	r3, r3, #28
 8002ba0:	d502      	bpl.n	8002ba8 <Debug_UART_IRQHandler+0x38>
  WRITE_REG(LPUARTx->ICR, USART_ICR_ORECF);
 8002ba2:	4b02      	ldr	r3, [pc, #8]	; (8002bac <Debug_UART_IRQHandler+0x3c>)
 8002ba4:	2208      	movs	r2, #8
 8002ba6:	621a      	str	r2, [r3, #32]
}
 8002ba8:	bd10      	pop	{r4, pc}
 8002baa:	46c0      	nop			; (mov r8, r8)
 8002bac:	40004400 	.word	0x40004400

08002bb0 <EEPROM_WaitEOP>:
//    (  ) EEPROM  
//
void EEPROM_WaitEOP(){

	//  10 
	uint32_t Timeout = 10;
 8002bb0:	220a      	movs	r2, #10

	while(READ_BIT(FLASH->SR,FLASH_SR_EOP) == 0){
 8002bb2:	4b08      	ldr	r3, [pc, #32]	; (8002bd4 <EEPROM_WaitEOP+0x24>)
 8002bb4:	699b      	ldr	r3, [r3, #24]
 8002bb6:	079b      	lsls	r3, r3, #30
 8002bb8:	d408      	bmi.n	8002bcc <EEPROM_WaitEOP+0x1c>
  * @rmtoll STK_CTRL     COUNTFLAG     LL_SYSTICK_IsActiveCounterFlag
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag(void)
{
  return ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk));
 8002bba:	4b07      	ldr	r3, [pc, #28]	; (8002bd8 <EEPROM_WaitEOP+0x28>)
 8002bbc:	681b      	ldr	r3, [r3, #0]

		if (LL_SYSTICK_IsActiveCounterFlag())
 8002bbe:	03db      	lsls	r3, r3, #15
 8002bc0:	d5f7      	bpl.n	8002bb2 <EEPROM_WaitEOP+0x2>
		{
			if(Timeout-- == 0)
 8002bc2:	1e53      	subs	r3, r2, #1
 8002bc4:	2a00      	cmp	r2, #0
 8002bc6:	d004      	beq.n	8002bd2 <EEPROM_WaitEOP+0x22>
 8002bc8:	001a      	movs	r2, r3
 8002bca:	e7f2      	b.n	8002bb2 <EEPROM_WaitEOP+0x2>
			}
		}

	}

	FLASH->SR = FLASH_SR_EOP;
 8002bcc:	4b01      	ldr	r3, [pc, #4]	; (8002bd4 <EEPROM_WaitEOP+0x24>)
 8002bce:	2202      	movs	r2, #2
 8002bd0:	619a      	str	r2, [r3, #24]

}
 8002bd2:	4770      	bx	lr
 8002bd4:	40022000 	.word	0x40022000
 8002bd8:	e000e010 	.word	0xe000e010

08002bdc <writeWordToEEPROM>:

void writeWordToEEPROM(uint16_t address, uint32_t data) {
 8002bdc:	b510      	push	{r4, lr}

	if(*(__IO uint32_t *) (EEPROM_BASE_ADR + address) != data){
 8002bde:	4b05      	ldr	r3, [pc, #20]	; (8002bf4 <writeWordToEEPROM+0x18>)
 8002be0:	469c      	mov	ip, r3
 8002be2:	4460      	add	r0, ip
 8002be4:	6803      	ldr	r3, [r0, #0]
 8002be6:	428b      	cmp	r3, r1
 8002be8:	d100      	bne.n	8002bec <writeWordToEEPROM+0x10>

		EEPROM_WaitEOP();

	}

}
 8002bea:	bd10      	pop	{r4, pc}
		*(__IO uint32_t *) (EEPROM_BASE_ADR + address) = data;
 8002bec:	6001      	str	r1, [r0, #0]
		EEPROM_WaitEOP();
 8002bee:	f7ff ffdf 	bl	8002bb0 <EEPROM_WaitEOP>
}
 8002bf2:	e7fa      	b.n	8002bea <writeWordToEEPROM+0xe>
 8002bf4:	08080000 	.word	0x08080000

08002bf8 <write_mem_to_eeprom>:

void write_mem_to_eeprom(uint16_t address, uint32_t *ptr, uint8_t len){
 8002bf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bfa:	0007      	movs	r7, r0
 8002bfc:	000e      	movs	r6, r1
 8002bfe:	0015      	movs	r5, r2

	int i;

	for(i=0;i<len;i++){
 8002c00:	2400      	movs	r4, #0
 8002c02:	e006      	b.n	8002c12 <write_mem_to_eeprom+0x1a>

		writeWordToEEPROM(address + i*4, ptr[i]);
 8002c04:	00a3      	lsls	r3, r4, #2
 8002c06:	58f1      	ldr	r1, [r6, r3]
 8002c08:	18f8      	adds	r0, r7, r3
 8002c0a:	b280      	uxth	r0, r0
 8002c0c:	f7ff ffe6 	bl	8002bdc <writeWordToEEPROM>
	for(i=0;i<len;i++){
 8002c10:	3401      	adds	r4, #1
 8002c12:	42a5      	cmp	r5, r4
 8002c14:	dcf6      	bgt.n	8002c04 <write_mem_to_eeprom+0xc>

	}

}
 8002c16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002c18 <eeprom_config_write_bank>:

void eeprom_config_write_bank(uint8_t bank){
 8002c18:	b570      	push	{r4, r5, r6, lr}
 8002c1a:	0004      	movs	r4, r0

	dev.Config.crc = CalcCRC((uint32_t*)&dev.Config,(sizeof(Config_td)/4)-1);
 8002c1c:	4e0e      	ldr	r6, [pc, #56]	; (8002c58 <eeprom_config_write_bank+0x40>)
 8002c1e:	213a      	movs	r1, #58	; 0x3a
 8002c20:	0030      	movs	r0, r6
 8002c22:	f7ff f80f 	bl	8001c44 <CalcCRC>
 8002c26:	23e8      	movs	r3, #232	; 0xe8
 8002c28:	50f0      	str	r0, [r6, r3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c2a:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8002c2e:	b672      	cpsid	i

	__enter_critical();

	FLASH->PEKEYR = (uint32_t) 0x89ABCDEFU;
 8002c30:	4d0a      	ldr	r5, [pc, #40]	; (8002c5c <eeprom_config_write_bank+0x44>)
 8002c32:	4a0b      	ldr	r2, [pc, #44]	; (8002c60 <eeprom_config_write_bank+0x48>)
 8002c34:	60ea      	str	r2, [r5, #12]
	FLASH->PEKEYR = (uint32_t) 0x02030405U;
 8002c36:	4a0b      	ldr	r2, [pc, #44]	; (8002c64 <eeprom_config_write_bank+0x4c>)
 8002c38:	60ea      	str	r2, [r5, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c3a:	f383 8810 	msr	PRIMASK, r3

	__exit_critical();

	write_mem_to_eeprom(EEPROM_CONFIG_ADDRESS + EEPROM_CONFIG_LEN * bank,
 8002c3e:	20ec      	movs	r0, #236	; 0xec
 8002c40:	4360      	muls	r0, r4
 8002c42:	b280      	uxth	r0, r0
 8002c44:	223b      	movs	r2, #59	; 0x3b
 8002c46:	0031      	movs	r1, r6
 8002c48:	f7ff ffd6 	bl	8002bf8 <write_mem_to_eeprom>
			(uint32_t*)&dev.Config,sizeof(Config_td)/4);


	SET_BIT(FLASH->PECR, FLASH_PECR_PELOCK);
 8002c4c:	686b      	ldr	r3, [r5, #4]
 8002c4e:	2201      	movs	r2, #1
 8002c50:	4313      	orrs	r3, r2
 8002c52:	606b      	str	r3, [r5, #4]

}
 8002c54:	bd70      	pop	{r4, r5, r6, pc}
 8002c56:	46c0      	nop			; (mov r8, r8)
 8002c58:	20000404 	.word	0x20000404
 8002c5c:	40022000 	.word	0x40022000
 8002c60:	89abcdef 	.word	0x89abcdef
 8002c64:	02030405 	.word	0x02030405

08002c68 <eeprom_config_write>:

void eeprom_config_write(void) {
 8002c68:	b510      	push	{r4, lr}

	dev.Config.Counter++;
 8002c6a:	4a0a      	ldr	r2, [pc, #40]	; (8002c94 <eeprom_config_write+0x2c>)
 8002c6c:	6813      	ldr	r3, [r2, #0]
 8002c6e:	3301      	adds	r3, #1
 8002c70:	6013      	str	r3, [r2, #0]

	d_printf("\n\r");
 8002c72:	4809      	ldr	r0, [pc, #36]	; (8002c98 <eeprom_config_write+0x30>)
 8002c74:	f7ff ff0a 	bl	8002a8c <d_printf>
	eeprom_config_write_bank(nConfigBank);
 8002c78:	4c08      	ldr	r4, [pc, #32]	; (8002c9c <eeprom_config_write+0x34>)
 8002c7a:	7820      	ldrb	r0, [r4, #0]
 8002c7c:	f7ff ffcc 	bl	8002c18 <eeprom_config_write_bank>
	d_printf("Config write");
 8002c80:	4807      	ldr	r0, [pc, #28]	; (8002ca0 <eeprom_config_write+0x38>)
 8002c82:	f7ff ff03 	bl	8002a8c <d_printf>

	f_AdcDataBad = TRUE;
 8002c86:	4b07      	ldr	r3, [pc, #28]	; (8002ca4 <eeprom_config_write+0x3c>)
 8002c88:	2201      	movs	r2, #1
 8002c8a:	701a      	strb	r2, [r3, #0]

	nConfigBank ^= 1;
 8002c8c:	7823      	ldrb	r3, [r4, #0]
 8002c8e:	4053      	eors	r3, r2
 8002c90:	7023      	strb	r3, [r4, #0]


}
 8002c92:	bd10      	pop	{r4, pc}
 8002c94:	20000404 	.word	0x20000404
 8002c98:	08005178 	.word	0x08005178
 8002c9c:	200001cc 	.word	0x200001cc
 8002ca0:	080051a0 	.word	0x080051a0
 8002ca4:	20000535 	.word	0x20000535

08002ca8 <factory_config_write>:
}

//==============================================================================
//     FLASH
//
void factory_config_write(void){
 8002ca8:	b510      	push	{r4, lr}

	eeprom_config_write_bank(2);
 8002caa:	2002      	movs	r0, #2
 8002cac:	f7ff ffb4 	bl	8002c18 <eeprom_config_write_bank>

	d_printf("\n\rFactory config write");
 8002cb0:	4801      	ldr	r0, [pc, #4]	; (8002cb8 <factory_config_write+0x10>)
 8002cb2:	f7ff feeb 	bl	8002a8c <d_printf>

}
 8002cb6:	bd10      	pop	{r4, pc}
 8002cb8:	080051b0 	.word	0x080051b0

08002cbc <factory_config_read>:

//==============================================================================
//     FLASH
//
BOOL factory_config_read(void){
 8002cbc:	b510      	push	{r4, lr}
 8002cbe:	b0bc      	sub	sp, #240	; 0xf0

	uint32_t tmp;

	//      

	for(int8_t i = 0; i < EEPROM_CONFIG_LEN / 4; i ++){
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	e007      	b.n	8002cd4 <factory_config_read+0x18>

		((uint32_t*) &ConfigTmp)[i] = (*(__IO uint32_t *) (EEPROM_BASE_ADR + EEPROM_CONFIG_ADDRESS + EEPROM_CONFIG_LEN * 2 + (i * 4)));
 8002cc4:	009b      	lsls	r3, r3, #2
 8002cc6:	4919      	ldr	r1, [pc, #100]	; (8002d2c <factory_config_read+0x70>)
 8002cc8:	1859      	adds	r1, r3, r1
 8002cca:	6808      	ldr	r0, [r1, #0]
 8002ccc:	a901      	add	r1, sp, #4
 8002cce:	50c8      	str	r0, [r1, r3]
	for(int8_t i = 0; i < EEPROM_CONFIG_LEN / 4; i ++){
 8002cd0:	3201      	adds	r2, #1
 8002cd2:	b253      	sxtb	r3, r2
 8002cd4:	b2da      	uxtb	r2, r3
 8002cd6:	2a3a      	cmp	r2, #58	; 0x3a
 8002cd8:	d9f4      	bls.n	8002cc4 <factory_config_read+0x8>
	}

	//  CRC

	crc = CalcCRC((uint32_t*)&ConfigTmp, (EEPROM_CONFIG_LEN/4)-1);
 8002cda:	213a      	movs	r1, #58	; 0x3a
 8002cdc:	a801      	add	r0, sp, #4
 8002cde:	f7fe ffb1 	bl	8001c44 <CalcCRC>

	if( ConfigTmp.crc != crc){
 8002ce2:	23e8      	movs	r3, #232	; 0xe8
 8002ce4:	466a      	mov	r2, sp
 8002ce6:	3204      	adds	r2, #4
 8002ce8:	58d3      	ldr	r3, [r2, r3]
 8002cea:	4283      	cmp	r3, r0
 8002cec:	d006      	beq.n	8002cfc <factory_config_read+0x40>

		d_printf("\n\rNo Data Factory",0);
 8002cee:	2100      	movs	r1, #0
 8002cf0:	480f      	ldr	r0, [pc, #60]	; (8002d30 <factory_config_read+0x74>)
 8002cf2:	f7ff fecb 	bl	8002a8c <d_printf>

		return FALSE;
 8002cf6:	2000      	movs	r0, #0

	eeprom_config_write();

	return TRUE;

}
 8002cf8:	b03c      	add	sp, #240	; 0xf0
 8002cfa:	bd10      	pop	{r4, pc}
	d_printf("\n\rLoad Factory");
 8002cfc:	480d      	ldr	r0, [pc, #52]	; (8002d34 <factory_config_read+0x78>)
 8002cfe:	f7ff fec5 	bl	8002a8c <d_printf>
	tmp = dev.Config.Counter;
 8002d02:	4b0d      	ldr	r3, [pc, #52]	; (8002d38 <factory_config_read+0x7c>)
 8002d04:	681c      	ldr	r4, [r3, #0]
	for (int8_t i = 0; i < EEPROM_CONFIG_LEN/4; i ++) {
 8002d06:	2300      	movs	r3, #0
 8002d08:	b2da      	uxtb	r2, r3
 8002d0a:	2a3a      	cmp	r2, #58	; 0x3a
 8002d0c:	d807      	bhi.n	8002d1e <factory_config_read+0x62>
		((uint32_t*) &dev.Config)[i] = ((uint32_t*)&ConfigTmp)[i];
 8002d0e:	009b      	lsls	r3, r3, #2
 8002d10:	a901      	add	r1, sp, #4
 8002d12:	58c8      	ldr	r0, [r1, r3]
 8002d14:	4908      	ldr	r1, [pc, #32]	; (8002d38 <factory_config_read+0x7c>)
 8002d16:	50c8      	str	r0, [r1, r3]
	for (int8_t i = 0; i < EEPROM_CONFIG_LEN/4; i ++) {
 8002d18:	3201      	adds	r2, #1
 8002d1a:	b253      	sxtb	r3, r2
 8002d1c:	e7f4      	b.n	8002d08 <factory_config_read+0x4c>
	dev.Config.Counter = tmp;
 8002d1e:	4b06      	ldr	r3, [pc, #24]	; (8002d38 <factory_config_read+0x7c>)
 8002d20:	601c      	str	r4, [r3, #0]
	eeprom_config_write();
 8002d22:	f7ff ffa1 	bl	8002c68 <eeprom_config_write>
	return TRUE;
 8002d26:	2001      	movs	r0, #1
 8002d28:	e7e6      	b.n	8002cf8 <factory_config_read+0x3c>
 8002d2a:	46c0      	nop			; (mov r8, r8)
 8002d2c:	080801d8 	.word	0x080801d8
 8002d30:	080051c8 	.word	0x080051c8
 8002d34:	080051dc 	.word	0x080051dc
 8002d38:	20000404 	.word	0x20000404

08002d3c <read_config_from_eeprom>:
void read_config_from_eeprom(void){
 8002d3c:	b530      	push	{r4, r5, lr}
 8002d3e:	b0f9      	sub	sp, #484	; 0x1e4
	for(int8_t i = 0; i < 2 * EEPROM_CONFIG_LEN / 4; i ++){
 8002d40:	2300      	movs	r3, #0
 8002d42:	e007      	b.n	8002d54 <read_config_from_eeprom+0x18>
		((uint32_t*) ConfigTmp)[i] = (*(__IO uint32_t *) (EEPROM_BASE_ADR + EEPROM_CONFIG_ADDRESS + (i * 4)));
 8002d44:	009b      	lsls	r3, r3, #2
 8002d46:	4944      	ldr	r1, [pc, #272]	; (8002e58 <read_config_from_eeprom+0x11c>)
 8002d48:	1859      	adds	r1, r3, r1
 8002d4a:	6808      	ldr	r0, [r1, #0]
 8002d4c:	a902      	add	r1, sp, #8
 8002d4e:	50c8      	str	r0, [r1, r3]
	for(int8_t i = 0; i < 2 * EEPROM_CONFIG_LEN / 4; i ++){
 8002d50:	3201      	adds	r2, #1
 8002d52:	b253      	sxtb	r3, r2
 8002d54:	b2da      	uxtb	r2, r3
 8002d56:	2a75      	cmp	r2, #117	; 0x75
 8002d58:	d9f4      	bls.n	8002d44 <read_config_from_eeprom+0x8>
	for(int8_t i = 0; i < 2; i++){
 8002d5a:	2400      	movs	r4, #0
 8002d5c:	e004      	b.n	8002d68 <read_config_from_eeprom+0x2c>
			fValid[i] = TRUE;
 8002d5e:	ab01      	add	r3, sp, #4
 8002d60:	2201      	movs	r2, #1
 8002d62:	551a      	strb	r2, [r3, r4]
	for(int8_t i = 0; i < 2; i++){
 8002d64:	3401      	adds	r4, #1
 8002d66:	b264      	sxtb	r4, r4
 8002d68:	2c01      	cmp	r4, #1
 8002d6a:	dc12      	bgt.n	8002d92 <read_config_from_eeprom+0x56>
		crc = CalcCRC((uint32_t*)&ConfigTmp[i], (EEPROM_CONFIG_LEN/4)-1);
 8002d6c:	25ec      	movs	r5, #236	; 0xec
 8002d6e:	4365      	muls	r5, r4
 8002d70:	ab02      	add	r3, sp, #8
 8002d72:	1958      	adds	r0, r3, r5
 8002d74:	213a      	movs	r1, #58	; 0x3a
 8002d76:	f7fe ff65 	bl	8001c44 <CalcCRC>
		if( ConfigTmp[i].crc == crc){
 8002d7a:	ab02      	add	r3, sp, #8
 8002d7c:	469c      	mov	ip, r3
 8002d7e:	4465      	add	r5, ip
 8002d80:	002b      	movs	r3, r5
 8002d82:	33e8      	adds	r3, #232	; 0xe8
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4283      	cmp	r3, r0
 8002d88:	d0e9      	beq.n	8002d5e <read_config_from_eeprom+0x22>
			fValid[i] = FALSE;
 8002d8a:	ab01      	add	r3, sp, #4
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	551a      	strb	r2, [r3, r4]
 8002d90:	e7e8      	b.n	8002d64 <read_config_from_eeprom+0x28>
	if((fValid[0] == TRUE) && (fValid[1] == TRUE)){
 8002d92:	ab01      	add	r3, sp, #4
 8002d94:	781b      	ldrb	r3, [r3, #0]
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d010      	beq.n	8002dbc <read_config_from_eeprom+0x80>
	}else if((fValid[0] == FALSE) && (fValid[1] == TRUE)){
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d103      	bne.n	8002da6 <read_config_from_eeprom+0x6a>
 8002d9e:	aa01      	add	r2, sp, #4
 8002da0:	7852      	ldrb	r2, [r2, #1]
 8002da2:	2a01      	cmp	r2, #1
 8002da4:	d01e      	beq.n	8002de4 <read_config_from_eeprom+0xa8>
		nConfigBank = 0;
 8002da6:	4a2d      	ldr	r2, [pc, #180]	; (8002e5c <read_config_from_eeprom+0x120>)
 8002da8:	2100      	movs	r1, #0
 8002daa:	7011      	strb	r1, [r2, #0]
	if((fValid[0] == FALSE) && (fValid[1] == FALSE)){
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d132      	bne.n	8002e16 <read_config_from_eeprom+0xda>
 8002db0:	ab01      	add	r3, sp, #4
 8002db2:	785b      	ldrb	r3, [r3, #1]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d019      	beq.n	8002dec <read_config_from_eeprom+0xb0>
 8002db8:	2300      	movs	r3, #0
 8002dba:	e02d      	b.n	8002e18 <read_config_from_eeprom+0xdc>
	if((fValid[0] == TRUE) && (fValid[1] == TRUE)){
 8002dbc:	aa01      	add	r2, sp, #4
 8002dbe:	7852      	ldrb	r2, [r2, #1]
 8002dc0:	2a01      	cmp	r2, #1
 8002dc2:	d1ea      	bne.n	8002d9a <read_config_from_eeprom+0x5e>
		if(ConfigTmp[0].Counter < ConfigTmp[1].Counter){
 8002dc4:	32eb      	adds	r2, #235	; 0xeb
 8002dc6:	4669      	mov	r1, sp
 8002dc8:	2008      	movs	r0, #8
 8002dca:	1809      	adds	r1, r1, r0
 8002dcc:	588a      	ldr	r2, [r1, r2]
 8002dce:	9902      	ldr	r1, [sp, #8]
 8002dd0:	4291      	cmp	r1, r2
 8002dd2:	d203      	bcs.n	8002ddc <read_config_from_eeprom+0xa0>
			nConfigBank = 1;
 8002dd4:	4a21      	ldr	r2, [pc, #132]	; (8002e5c <read_config_from_eeprom+0x120>)
 8002dd6:	2101      	movs	r1, #1
 8002dd8:	7011      	strb	r1, [r2, #0]
 8002dda:	e7e7      	b.n	8002dac <read_config_from_eeprom+0x70>
			nConfigBank = 0;
 8002ddc:	4a1f      	ldr	r2, [pc, #124]	; (8002e5c <read_config_from_eeprom+0x120>)
 8002dde:	2100      	movs	r1, #0
 8002de0:	7011      	strb	r1, [r2, #0]
 8002de2:	e7e3      	b.n	8002dac <read_config_from_eeprom+0x70>
		nConfigBank = 1;
 8002de4:	4a1d      	ldr	r2, [pc, #116]	; (8002e5c <read_config_from_eeprom+0x120>)
 8002de6:	2101      	movs	r1, #1
 8002de8:	7011      	strb	r1, [r2, #0]
 8002dea:	e7df      	b.n	8002dac <read_config_from_eeprom+0x70>
		if(!factory_config_read()){
 8002dec:	f7ff ff66 	bl	8002cbc <factory_config_read>
 8002df0:	2800      	cmp	r0, #0
 8002df2:	d129      	bne.n	8002e48 <read_config_from_eeprom+0x10c>
			dev_set_config_default();
 8002df4:	f000 fbb4 	bl	8003560 <dev_set_config_default>
			d_printf("\n\r%SetDef",0);
 8002df8:	2100      	movs	r1, #0
 8002dfa:	4819      	ldr	r0, [pc, #100]	; (8002e60 <read_config_from_eeprom+0x124>)
 8002dfc:	f7ff fe46 	bl	8002a8c <d_printf>
			nConfigBank = 0;
 8002e00:	4c16      	ldr	r4, [pc, #88]	; (8002e5c <read_config_from_eeprom+0x120>)
 8002e02:	2500      	movs	r5, #0
 8002e04:	7025      	strb	r5, [r4, #0]
			eeprom_config_write();
 8002e06:	f7ff ff2f 	bl	8002c68 <eeprom_config_write>
			nConfigBank = 0;
 8002e0a:	7025      	strb	r5, [r4, #0]
			ArhivStoreNote(ARCHIVE_SET_CONFIG_DEFAULT, 0);
 8002e0c:	2100      	movs	r1, #0
 8002e0e:	2009      	movs	r0, #9
 8002e10:	f000 f8e6 	bl	8002fe0 <ArhivStoreNote>
 8002e14:	e018      	b.n	8002e48 <read_config_from_eeprom+0x10c>
 8002e16:	2300      	movs	r3, #0
		for (int8_t i = 0; i < EEPROM_CONFIG_LEN/4; i ++) {
 8002e18:	b2da      	uxtb	r2, r3
 8002e1a:	2a3a      	cmp	r2, #58	; 0x3a
 8002e1c:	d80d      	bhi.n	8002e3a <read_config_from_eeprom+0xfe>
			((uint32_t*) &dev.Config)[i] = ((uint32_t*)&ConfigTmp[nConfigBank])[i];
 8002e1e:	490f      	ldr	r1, [pc, #60]	; (8002e5c <read_config_from_eeprom+0x120>)
 8002e20:	7808      	ldrb	r0, [r1, #0]
 8002e22:	21ec      	movs	r1, #236	; 0xec
 8002e24:	4341      	muls	r1, r0
 8002e26:	a802      	add	r0, sp, #8
 8002e28:	4684      	mov	ip, r0
 8002e2a:	4461      	add	r1, ip
 8002e2c:	009b      	lsls	r3, r3, #2
 8002e2e:	58c8      	ldr	r0, [r1, r3]
 8002e30:	490c      	ldr	r1, [pc, #48]	; (8002e64 <read_config_from_eeprom+0x128>)
 8002e32:	50c8      	str	r0, [r1, r3]
		for (int8_t i = 0; i < EEPROM_CONFIG_LEN/4; i ++) {
 8002e34:	3201      	adds	r2, #1
 8002e36:	b253      	sxtb	r3, r2
 8002e38:	e7ee      	b.n	8002e18 <read_config_from_eeprom+0xdc>
		d_printf("\n\rConfigBank-%d, CNT-%d", nConfigBank, dev.Config.Counter);
 8002e3a:	4b0a      	ldr	r3, [pc, #40]	; (8002e64 <read_config_from_eeprom+0x128>)
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	4b07      	ldr	r3, [pc, #28]	; (8002e5c <read_config_from_eeprom+0x120>)
 8002e40:	7819      	ldrb	r1, [r3, #0]
 8002e42:	4809      	ldr	r0, [pc, #36]	; (8002e68 <read_config_from_eeprom+0x12c>)
 8002e44:	f7ff fe22 	bl	8002a8c <d_printf>
	nConfigBank ^= 1;
 8002e48:	4a04      	ldr	r2, [pc, #16]	; (8002e5c <read_config_from_eeprom+0x120>)
 8002e4a:	7813      	ldrb	r3, [r2, #0]
 8002e4c:	2101      	movs	r1, #1
 8002e4e:	404b      	eors	r3, r1
 8002e50:	7013      	strb	r3, [r2, #0]
}
 8002e52:	b079      	add	sp, #484	; 0x1e4
 8002e54:	bd30      	pop	{r4, r5, pc}
 8002e56:	46c0      	nop			; (mov r8, r8)
 8002e58:	08080000 	.word	0x08080000
 8002e5c:	200001cc 	.word	0x200001cc
 8002e60:	080051ec 	.word	0x080051ec
 8002e64:	20000404 	.word	0x20000404
 8002e68:	080051f8 	.word	0x080051f8

08002e6c <FLASH_UNLOCK>:
//=============================================================================
//   FLASH    
//
void FLASH_UNLOCK(void){

  FLASH->PEKEYR = (uint32_t) 0x89ABCDEFU;
 8002e6c:	4b10      	ldr	r3, [pc, #64]	; (8002eb0 <FLASH_UNLOCK+0x44>)
 8002e6e:	4a11      	ldr	r2, [pc, #68]	; (8002eb4 <FLASH_UNLOCK+0x48>)
 8002e70:	60da      	str	r2, [r3, #12]
  FLASH->PEKEYR = (uint32_t) 0x02030405U;
 8002e72:	4a11      	ldr	r2, [pc, #68]	; (8002eb8 <FLASH_UNLOCK+0x4c>)
 8002e74:	60da      	str	r2, [r3, #12]

  if(READ_BIT(FLASH->PECR, FLASH_PECR_PELOCK)){
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	07db      	lsls	r3, r3, #31
 8002e7a:	d509      	bpl.n	8002e90 <FLASH_UNLOCK+0x24>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e7c:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8002e80:	b672      	cpsid	i

    __enter_critical();

    WRITE_REG(FLASH->PEKEYR, FLASH_PEKEY1);
 8002e82:	4b0b      	ldr	r3, [pc, #44]	; (8002eb0 <FLASH_UNLOCK+0x44>)
 8002e84:	490b      	ldr	r1, [pc, #44]	; (8002eb4 <FLASH_UNLOCK+0x48>)
 8002e86:	60d9      	str	r1, [r3, #12]
    WRITE_REG(FLASH->PEKEYR, FLASH_PEKEY2);
 8002e88:	490b      	ldr	r1, [pc, #44]	; (8002eb8 <FLASH_UNLOCK+0x4c>)
 8002e8a:	60d9      	str	r1, [r3, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e8c:	f382 8810 	msr	PRIMASK, r2

    __exit_critical();

  }

  if (READ_BIT(FLASH->PECR, FLASH_PECR_PRGLOCK)){
 8002e90:	4b07      	ldr	r3, [pc, #28]	; (8002eb0 <FLASH_UNLOCK+0x44>)
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	079b      	lsls	r3, r3, #30
 8002e96:	d509      	bpl.n	8002eac <FLASH_UNLOCK+0x40>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e98:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8002e9c:	b672      	cpsid	i

    __enter_critical();

    WRITE_REG(FLASH->PRGKEYR, FLASH_PRGKEY1);
 8002e9e:	4b04      	ldr	r3, [pc, #16]	; (8002eb0 <FLASH_UNLOCK+0x44>)
 8002ea0:	4906      	ldr	r1, [pc, #24]	; (8002ebc <FLASH_UNLOCK+0x50>)
 8002ea2:	6119      	str	r1, [r3, #16]
    WRITE_REG(FLASH->PRGKEYR, FLASH_PRGKEY2);
 8002ea4:	4906      	ldr	r1, [pc, #24]	; (8002ec0 <FLASH_UNLOCK+0x54>)
 8002ea6:	6119      	str	r1, [r3, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ea8:	f382 8810 	msr	PRIMASK, r2

    __exit_critical();

  }

}
 8002eac:	4770      	bx	lr
 8002eae:	46c0      	nop			; (mov r8, r8)
 8002eb0:	40022000 	.word	0x40022000
 8002eb4:	89abcdef 	.word	0x89abcdef
 8002eb8:	02030405 	.word	0x02030405
 8002ebc:	8c9daebf 	.word	0x8c9daebf
 8002ec0:	13141516 	.word	0x13141516

08002ec4 <FLASH_LOCK>:
//=============================================================================
//   FLASH
//
void FLASH_LOCK(void){

  SET_BIT(FLASH->PECR, FLASH_PECR_PELOCK);
 8002ec4:	4b04      	ldr	r3, [pc, #16]	; (8002ed8 <FLASH_LOCK+0x14>)
 8002ec6:	685a      	ldr	r2, [r3, #4]
 8002ec8:	2101      	movs	r1, #1
 8002eca:	430a      	orrs	r2, r1
 8002ecc:	605a      	str	r2, [r3, #4]
  SET_BIT(FLASH->PECR, FLASH_PECR_PRGLOCK);
 8002ece:	685a      	ldr	r2, [r3, #4]
 8002ed0:	3101      	adds	r1, #1
 8002ed2:	430a      	orrs	r2, r1
 8002ed4:	605a      	str	r2, [r3, #4]

}
 8002ed6:	4770      	bx	lr
 8002ed8:	40022000 	.word	0x40022000

08002edc <FlashWaitNoBSY>:
void FlashWaitNoBSY(void){

//  LL_GPIO_SetOutputPin(DBG_2_GPIO_Port, DBG_2_Pin);

  //  10 
  uint32_t Timeout = 10;
 8002edc:	220a      	movs	r2, #10

  while(READ_BIT(FLASH->SR,FLASH_SR_BSY) != 0){
 8002ede:	4b07      	ldr	r3, [pc, #28]	; (8002efc <FlashWaitNoBSY+0x20>)
 8002ee0:	699b      	ldr	r3, [r3, #24]
 8002ee2:	07db      	lsls	r3, r3, #31
 8002ee4:	d508      	bpl.n	8002ef8 <FlashWaitNoBSY+0x1c>
 8002ee6:	4b06      	ldr	r3, [pc, #24]	; (8002f00 <FlashWaitNoBSY+0x24>)
 8002ee8:	681b      	ldr	r3, [r3, #0]

    if (LL_SYSTICK_IsActiveCounterFlag())
 8002eea:	03db      	lsls	r3, r3, #15
 8002eec:	d5f7      	bpl.n	8002ede <FlashWaitNoBSY+0x2>
    {
      if(Timeout-- == 0)
 8002eee:	1e53      	subs	r3, r2, #1
 8002ef0:	2a00      	cmp	r2, #0
 8002ef2:	d001      	beq.n	8002ef8 <FlashWaitNoBSY+0x1c>
 8002ef4:	001a      	movs	r2, r3
 8002ef6:	e7f2      	b.n	8002ede <FlashWaitNoBSY+0x2>

  }

//  LL_GPIO_ResetOutputPin(DBG_2_GPIO_Port, DBG_2_Pin);

}
 8002ef8:	4770      	bx	lr
 8002efa:	46c0      	nop			; (mov r8, r8)
 8002efc:	40022000 	.word	0x40022000
 8002f00:	e000e010 	.word	0xe000e010

08002f04 <FlashWaitEOP>:
void FlashWaitEOP(){

//  LL_GPIO_SetOutputPin(DBG_2_GPIO_Port, DBG_2_Pin);

  //  10 
  uint32_t Timeout = 10;
 8002f04:	220a      	movs	r2, #10

  while(READ_BIT(FLASH->SR,FLASH_SR_EOP) == 0){
 8002f06:	4b08      	ldr	r3, [pc, #32]	; (8002f28 <FlashWaitEOP+0x24>)
 8002f08:	699b      	ldr	r3, [r3, #24]
 8002f0a:	079b      	lsls	r3, r3, #30
 8002f0c:	d408      	bmi.n	8002f20 <FlashWaitEOP+0x1c>
 8002f0e:	4b07      	ldr	r3, [pc, #28]	; (8002f2c <FlashWaitEOP+0x28>)
 8002f10:	681b      	ldr	r3, [r3, #0]

    if (LL_SYSTICK_IsActiveCounterFlag())
 8002f12:	03db      	lsls	r3, r3, #15
 8002f14:	d5f7      	bpl.n	8002f06 <FlashWaitEOP+0x2>
    {
      if(Timeout-- == 0)
 8002f16:	1e53      	subs	r3, r2, #1
 8002f18:	2a00      	cmp	r2, #0
 8002f1a:	d004      	beq.n	8002f26 <FlashWaitEOP+0x22>
 8002f1c:	001a      	movs	r2, r3
 8002f1e:	e7f2      	b.n	8002f06 <FlashWaitEOP+0x2>
      }
    }

  }

  FLASH->SR = FLASH_SR_EOP;
 8002f20:	4b01      	ldr	r3, [pc, #4]	; (8002f28 <FlashWaitEOP+0x24>)
 8002f22:	2202      	movs	r2, #2
 8002f24:	619a      	str	r2, [r3, #24]
//  LL_GPIO_ResetOutputPin(DBG_2_GPIO_Port, DBG_2_Pin);

}
 8002f26:	4770      	bx	lr
 8002f28:	40022000 	.word	0x40022000
 8002f2c:	e000e010 	.word	0xe000e010

08002f30 <FlashPageErase>:

//=============================================================================
//   FLASH
//
void FlashPageErase(uint32_t *ptr){
 8002f30:	b570      	push	{r4, r5, r6, lr}

  SET_BIT(FLASH->PECR, FLASH_PECR_ERASE);
 8002f32:	4c0d      	ldr	r4, [pc, #52]	; (8002f68 <FlashPageErase+0x38>)
 8002f34:	6862      	ldr	r2, [r4, #4]
 8002f36:	2380      	movs	r3, #128	; 0x80
 8002f38:	009b      	lsls	r3, r3, #2
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	6063      	str	r3, [r4, #4]

  SET_BIT(FLASH->PECR, FLASH_PECR_PROG);
 8002f3e:	6863      	ldr	r3, [r4, #4]
 8002f40:	2508      	movs	r5, #8
 8002f42:	432b      	orrs	r3, r5
 8002f44:	6063      	str	r3, [r4, #4]

  *(__IO uint32_t *)((uint32_t)ptr & ~(FLASH_PAGE_SIZE - 1)) = 0x00000000;
 8002f46:	237f      	movs	r3, #127	; 0x7f
 8002f48:	4398      	bics	r0, r3
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	6003      	str	r3, [r0, #0]

  FlashWaitNoBSY();
 8002f4e:	f7ff ffc5 	bl	8002edc <FlashWaitNoBSY>
  FlashWaitEOP();
 8002f52:	f7ff ffd7 	bl	8002f04 <FlashWaitEOP>


  CLEAR_BIT(FLASH->PECR, FLASH_PECR_PROG);
 8002f56:	6863      	ldr	r3, [r4, #4]
 8002f58:	43ab      	bics	r3, r5
 8002f5a:	6063      	str	r3, [r4, #4]

  CLEAR_BIT(FLASH->PECR, FLASH_PECR_ERASE);
 8002f5c:	6863      	ldr	r3, [r4, #4]
 8002f5e:	4a03      	ldr	r2, [pc, #12]	; (8002f6c <FlashPageErase+0x3c>)
 8002f60:	4013      	ands	r3, r2
 8002f62:	6063      	str	r3, [r4, #4]

}
 8002f64:	bd70      	pop	{r4, r5, r6, pc}
 8002f66:	46c0      	nop			; (mov r8, r8)
 8002f68:	40022000 	.word	0x40022000
 8002f6c:	fffffdff 	.word	0xfffffdff

08002f70 <FlashProgram>:
// stat -  
// data -  
//  TRUE,  FLASH    
//    
//
BOOL FlashProgram(uint32_t *ptr, uint8_t stat, uint32_t data){
 8002f70:	b570      	push	{r4, r5, r6, lr}
 8002f72:	0004      	movs	r4, r0
 8002f74:	0015      	movs	r5, r2

  BOOL no_erase = FALSE;

  SET_BIT(FLASH->PECR, FLASH_PECR_PROG);
 8002f76:	4a18      	ldr	r2, [pc, #96]	; (8002fd8 <FlashProgram+0x68>)
 8002f78:	6853      	ldr	r3, [r2, #4]
 8002f7a:	2008      	movs	r0, #8
 8002f7c:	4303      	orrs	r3, r0
 8002f7e:	6053      	str	r3, [r2, #4]

  if(*(__IO uint32_t *)((uint32_t)ptr) == 0){
 8002f80:	6823      	ldr	r3, [r4, #0]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d119      	bne.n	8002fba <FlashProgram+0x4a>
    *(__IO uint32_t *)((uint32_t)ptr) = ((stat & 0x7F) << 24) | (0xFFFFFF & arh.MHour);
 8002f86:	0609      	lsls	r1, r1, #24
 8002f88:	23fe      	movs	r3, #254	; 0xfe
 8002f8a:	05db      	lsls	r3, r3, #23
 8002f8c:	4019      	ands	r1, r3
 8002f8e:	4b13      	ldr	r3, [pc, #76]	; (8002fdc <FlashProgram+0x6c>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	021b      	lsls	r3, r3, #8
 8002f94:	0a1b      	lsrs	r3, r3, #8
 8002f96:	4319      	orrs	r1, r3
 8002f98:	6021      	str	r1, [r4, #0]
  BOOL no_erase = FALSE;
 8002f9a:	2600      	movs	r6, #0
    //  FLASH      
    *(__IO uint32_t *)((uint32_t)ptr) |= (1<<31);
    no_erase = TRUE;
  }

  FlashWaitEOP();
 8002f9c:	f7ff ffb2 	bl	8002f04 <FlashWaitEOP>

  if(*(__IO uint32_t *)((uint32_t)ptr+4) == 0){
 8002fa0:	6863      	ldr	r3, [r4, #4]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d110      	bne.n	8002fc8 <FlashProgram+0x58>
    *(__IO uint32_t *)((uint32_t)ptr+4) = data;
 8002fa6:	6065      	str	r5, [r4, #4]
    //  FLASH      
    *(__IO uint32_t *)((uint32_t)ptr) |= (1<<31);
    no_erase = TRUE;
  }

  FlashWaitEOP();
 8002fa8:	f7ff ffac 	bl	8002f04 <FlashWaitEOP>

  CLEAR_BIT(FLASH->PECR, FLASH_PECR_PROG);
 8002fac:	4a0a      	ldr	r2, [pc, #40]	; (8002fd8 <FlashProgram+0x68>)
 8002fae:	6853      	ldr	r3, [r2, #4]
 8002fb0:	2108      	movs	r1, #8
 8002fb2:	438b      	bics	r3, r1
 8002fb4:	6053      	str	r3, [r2, #4]

  return no_erase;
}
 8002fb6:	0030      	movs	r0, r6
 8002fb8:	bd70      	pop	{r4, r5, r6, pc}
    *(__IO uint32_t *)((uint32_t)ptr) |= (1<<31);
 8002fba:	6822      	ldr	r2, [r4, #0]
 8002fbc:	2380      	movs	r3, #128	; 0x80
 8002fbe:	061b      	lsls	r3, r3, #24
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	6023      	str	r3, [r4, #0]
    no_erase = TRUE;
 8002fc4:	2601      	movs	r6, #1
 8002fc6:	e7e9      	b.n	8002f9c <FlashProgram+0x2c>
    *(__IO uint32_t *)((uint32_t)ptr) |= (1<<31);
 8002fc8:	6822      	ldr	r2, [r4, #0]
 8002fca:	2380      	movs	r3, #128	; 0x80
 8002fcc:	061b      	lsls	r3, r3, #24
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	6023      	str	r3, [r4, #0]
    no_erase = TRUE;
 8002fd2:	2601      	movs	r6, #1
 8002fd4:	e7e8      	b.n	8002fa8 <FlashProgram+0x38>
 8002fd6:	46c0      	nop			; (mov r8, r8)
 8002fd8:	40022000 	.word	0x40022000
 8002fdc:	200000b0 	.word	0x200000b0

08002fe0 <ArhivStoreNote>:
//=============================================================================
//    FLASH
// stat -  
// data -  
//
void ArhivStoreNote(uint8_t stat, uint32_t data){
 8002fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fe2:	0007      	movs	r7, r0
 8002fe4:	000e      	movs	r6, r1

  uint32_t *ptr;
  BOOL flg_no_erase;
  uint16_t write_cnt = 0;

  FLASH_UNLOCK();
 8002fe6:	f7ff ff41 	bl	8002e6c <FLASH_UNLOCK>
  uint16_t write_cnt = 0;
 8002fea:	2500      	movs	r5, #0
 8002fec:	e00d      	b.n	800300a <ArhivStoreNote+0x2a>
    ptr = (uint32_t *) ARHIV_BASE_ADR + arh.ArhivPtr * ARHIV_SIZE_ITEM;

    //     
    if(((uint32_t)ptr & (FLASH_PAGE_SIZE - 1)) == 0){
//      DBG_OUT2_HI;
      FlashPageErase(ptr);
 8002fee:	0020      	movs	r0, r4
 8002ff0:	f7ff ff9e 	bl	8002f30 <FlashPageErase>
 8002ff4:	e012      	b.n	800301c <ArhivStoreNote+0x3c>
    }

    flg_no_erase = FlashProgram(ptr, stat, data);

    arh.ArhivPtr = (arh.ArhivPtr < ARHIV_NUM_ITEMS - 1)? arh.ArhivPtr + 1: 0;
 8002ff6:	3301      	adds	r3, #1
 8002ff8:	b29b      	uxth	r3, r3
 8002ffa:	4a10      	ldr	r2, [pc, #64]	; (800303c <ArhivStoreNote+0x5c>)
 8002ffc:	8113      	strh	r3, [r2, #8]

    write_cnt++;
 8002ffe:	3501      	adds	r5, #1
 8003000:	b2ad      	uxth	r5, r5
    //             
  }while((flg_no_erase == TRUE) && (write_cnt < (FLASH_PAGE_SIZE / ARHIV_SIZE_ITEM / 4)));
 8003002:	2801      	cmp	r0, #1
 8003004:	d116      	bne.n	8003034 <ArhivStoreNote+0x54>
 8003006:	2d0f      	cmp	r5, #15
 8003008:	d814      	bhi.n	8003034 <ArhivStoreNote+0x54>
    ptr = (uint32_t *) ARHIV_BASE_ADR + arh.ArhivPtr * ARHIV_SIZE_ITEM;
 800300a:	4b0c      	ldr	r3, [pc, #48]	; (800303c <ArhivStoreNote+0x5c>)
 800300c:	891c      	ldrh	r4, [r3, #8]
 800300e:	00e4      	lsls	r4, r4, #3
 8003010:	4b0b      	ldr	r3, [pc, #44]	; (8003040 <ArhivStoreNote+0x60>)
 8003012:	469c      	mov	ip, r3
 8003014:	4464      	add	r4, ip
    if(((uint32_t)ptr & (FLASH_PAGE_SIZE - 1)) == 0){
 8003016:	237f      	movs	r3, #127	; 0x7f
 8003018:	421c      	tst	r4, r3
 800301a:	d0e8      	beq.n	8002fee <ArhivStoreNote+0xe>
    flg_no_erase = FlashProgram(ptr, stat, data);
 800301c:	0032      	movs	r2, r6
 800301e:	0039      	movs	r1, r7
 8003020:	0020      	movs	r0, r4
 8003022:	f7ff ffa5 	bl	8002f70 <FlashProgram>
    arh.ArhivPtr = (arh.ArhivPtr < ARHIV_NUM_ITEMS - 1)? arh.ArhivPtr + 1: 0;
 8003026:	4b05      	ldr	r3, [pc, #20]	; (800303c <ArhivStoreNote+0x5c>)
 8003028:	891b      	ldrh	r3, [r3, #8]
 800302a:	4a06      	ldr	r2, [pc, #24]	; (8003044 <ArhivStoreNote+0x64>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d9e2      	bls.n	8002ff6 <ArhivStoreNote+0x16>
 8003030:	2300      	movs	r3, #0
 8003032:	e7e2      	b.n	8002ffa <ArhivStoreNote+0x1a>

  FLASH_LOCK();
 8003034:	f7ff ff46 	bl	8002ec4 <FLASH_LOCK>

//  DBG_OUT2_LO;

  //	eeprom_config_write_sync();

}
 8003038:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800303a:	46c0      	nop			; (mov r8, r8)
 800303c:	200000b0 	.word	0x200000b0
 8003040:	08006000 	.word	0x08006000
 8003044:	000003fe 	.word	0x000003fe

08003048 <modbus_init>:
uint8_t mbs_pkt_tx[MBS_TX_BUF_SIZE];


BOOL f_mbs_packet_rcv = FALSE;

void modbus_init(void){
 8003048:	b510      	push	{r4, lr}

	mbs_rx_cnt = 0;
 800304a:	4b0e      	ldr	r3, [pc, #56]	; (8003084 <modbus_init+0x3c>)
 800304c:	2200      	movs	r2, #0
 800304e:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003050:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003054:	2101      	movs	r1, #1
 8003056:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_RE);
 800305a:	4b0b      	ldr	r3, [pc, #44]	; (8003088 <modbus_init+0x40>)
 800305c:	681a      	ldr	r2, [r3, #0]
 800305e:	2404      	movs	r4, #4
 8003060:	4322      	orrs	r2, r4
 8003062:	601a      	str	r2, [r3, #0]
 8003064:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003068:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800306c:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_RXNEIE);
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	341c      	adds	r4, #28
 8003074:	4322      	orrs	r2, r4
 8003076:	601a      	str	r2, [r3, #0]
 8003078:	f380 8810 	msr	PRIMASK, r0
  SET_BIT(LPUARTx->CR1, USART_CR1_UE);
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	430a      	orrs	r2, r1
 8003080:	601a      	str	r2, [r3, #0]

	LL_LPUART_EnableDirectionRx(MBS_LPUART);
	LL_LPUART_EnableIT_RXNE(MBS_LPUART);
	LL_LPUART_Enable(MBS_LPUART);

}
 8003082:	bd10      	pop	{r4, pc}
 8003084:	200003d0 	.word	0x200003d0
 8003088:	40004800 	.word	0x40004800

0800308c <Modbus_TO_timer>:

void Modbus_TO_timer(void){

	//memcpy(mbs_pkt_rx, mbs_buff_rx, mbs_rx_cnt);
	mbs_rx_pkt_len = mbs_rx_cnt;
 800308c:	4b04      	ldr	r3, [pc, #16]	; (80030a0 <Modbus_TO_timer+0x14>)
 800308e:	8819      	ldrh	r1, [r3, #0]
 8003090:	4a04      	ldr	r2, [pc, #16]	; (80030a4 <Modbus_TO_timer+0x18>)
 8003092:	8011      	strh	r1, [r2, #0]

	mbs_rx_cnt = 0;
 8003094:	2200      	movs	r2, #0
 8003096:	801a      	strh	r2, [r3, #0]
	f_mbs_packet_rcv = TRUE;
 8003098:	4b03      	ldr	r3, [pc, #12]	; (80030a8 <Modbus_TO_timer+0x1c>)
 800309a:	3201      	adds	r2, #1
 800309c:	701a      	strb	r2, [r3, #0]

}
 800309e:	4770      	bx	lr
 80030a0:	200003d0 	.word	0x200003d0
 80030a4:	200003d2 	.word	0x200003d2
 80030a8:	200001cd 	.word	0x200001cd

080030ac <Modbus_RXNEmpty_Callback>:
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 80030ac:	4b0c      	ldr	r3, [pc, #48]	; (80030e0 <Modbus_RXNEmpty_Callback+0x34>)
 80030ae:	6a59      	ldr	r1, [r3, #36]	; 0x24

void Modbus_RXNEmpty_Callback(void){

	uint8_t tmp = LL_USART_ReceiveData8(MBS_LPUART);

	mbs_pkt_rx[mbs_rx_cnt] = tmp;
 80030b0:	4b0c      	ldr	r3, [pc, #48]	; (80030e4 <Modbus_RXNEmpty_Callback+0x38>)
 80030b2:	881b      	ldrh	r3, [r3, #0]
 80030b4:	4a0c      	ldr	r2, [pc, #48]	; (80030e8 <Modbus_RXNEmpty_Callback+0x3c>)
 80030b6:	54d1      	strb	r1, [r2, r3]

	if(mbs_rx_cnt < (MBS_RX_BUF_SIZE-1)){
 80030b8:	2bfe      	cmp	r3, #254	; 0xfe
 80030ba:	d802      	bhi.n	80030c2 <Modbus_RXNEmpty_Callback+0x16>
		mbs_rx_cnt++;
 80030bc:	3301      	adds	r3, #1
 80030be:	4a09      	ldr	r2, [pc, #36]	; (80030e4 <Modbus_RXNEmpty_Callback+0x38>)
 80030c0:	8013      	strh	r3, [r2, #0]
	}

	if(mbs_rx_cnt == 1){
 80030c2:	4b08      	ldr	r3, [pc, #32]	; (80030e4 <Modbus_RXNEmpty_Callback+0x38>)
 80030c4:	881b      	ldrh	r3, [r3, #0]
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d003      	beq.n	80030d2 <Modbus_RXNEmpty_Callback+0x26>
		  LL_TIM_EnableCounter(TIM22);
	}

    TIM22->CNT = 0;
 80030ca:	4b08      	ldr	r3, [pc, #32]	; (80030ec <Modbus_RXNEmpty_Callback+0x40>)
 80030cc:	2200      	movs	r2, #0
 80030ce:	625a      	str	r2, [r3, #36]	; 0x24

}
 80030d0:	4770      	bx	lr
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80030d2:	4a06      	ldr	r2, [pc, #24]	; (80030ec <Modbus_RXNEmpty_Callback+0x40>)
 80030d4:	6813      	ldr	r3, [r2, #0]
 80030d6:	2101      	movs	r1, #1
 80030d8:	430b      	orrs	r3, r1
 80030da:	6013      	str	r3, [r2, #0]
}
 80030dc:	e7f5      	b.n	80030ca <Modbus_RXNEmpty_Callback+0x1e>
 80030de:	46c0      	nop			; (mov r8, r8)
 80030e0:	40004800 	.word	0x40004800
 80030e4:	200003d0 	.word	0x200003d0
 80030e8:	200001d0 	.word	0x200001d0
 80030ec:	40011400 	.word	0x40011400

080030f0 <Modbus_TXEmpty_Callback>:

void Modbus_TXEmpty_Callback(void){
 80030f0:	b510      	push	{r4, lr}

	if(mbs_tx_cnt < mbs_tx_len){
 80030f2:	4b14      	ldr	r3, [pc, #80]	; (8003144 <Modbus_TXEmpty_Callback+0x54>)
 80030f4:	881b      	ldrh	r3, [r3, #0]
 80030f6:	4a14      	ldr	r2, [pc, #80]	; (8003148 <Modbus_TXEmpty_Callback+0x58>)
 80030f8:	8812      	ldrh	r2, [r2, #0]
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d209      	bcs.n	8003112 <Modbus_TXEmpty_Callback+0x22>

		LL_USART_TransmitData8(MBS_LPUART,mbs_pkt_tx[mbs_tx_cnt]);
 80030fe:	4913      	ldr	r1, [pc, #76]	; (800314c <Modbus_TXEmpty_Callback+0x5c>)
 8003100:	5cc8      	ldrb	r0, [r1, r3]
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
  USARTx->TDR = Value;
 8003102:	4913      	ldr	r1, [pc, #76]	; (8003150 <Modbus_TXEmpty_Callback+0x60>)
 8003104:	6288      	str	r0, [r1, #40]	; 0x28
		mbs_tx_cnt++;
 8003106:	3301      	adds	r3, #1
 8003108:	b29b      	uxth	r3, r3
 800310a:	490e      	ldr	r1, [pc, #56]	; (8003144 <Modbus_TXEmpty_Callback+0x54>)
 800310c:	800b      	strh	r3, [r1, #0]

		if(mbs_tx_cnt == mbs_tx_len){
 800310e:	429a      	cmp	r2, r3
 8003110:	d000      	beq.n	8003114 <Modbus_TXEmpty_Callback+0x24>

		}

	}

}
 8003112:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003114:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003118:	2101      	movs	r1, #1
 800311a:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
 800311e:	4b0c      	ldr	r3, [pc, #48]	; (8003150 <Modbus_TXEmpty_Callback+0x60>)
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	2480      	movs	r4, #128	; 0x80
 8003124:	43a2      	bics	r2, r4
 8003126:	601a      	str	r2, [r3, #0]
 8003128:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800312c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003130:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TCIE);
 8003134:	681a      	ldr	r2, [r3, #0]
 8003136:	313f      	adds	r1, #63	; 0x3f
 8003138:	430a      	orrs	r2, r1
 800313a:	601a      	str	r2, [r3, #0]
 800313c:	f380 8810 	msr	PRIMASK, r0
 8003140:	e7e7      	b.n	8003112 <Modbus_TXEmpty_Callback+0x22>
 8003142:	46c0      	nop			; (mov r8, r8)
 8003144:	200003d4 	.word	0x200003d4
 8003148:	200003d6 	.word	0x200003d6
 800314c:	200002d0 	.word	0x200002d0
 8003150:	40004800 	.word	0x40004800

08003154 <Modbus_LPUART_IRQHandler>:
void Modbus_LPUART_IRQHandler(void){
 8003154:	b510      	push	{r4, lr}
  return ((READ_BIT(LPUARTx->CR1, USART_CR1_RXNEIE) == (USART_CR1_RXNEIE)) ? 1UL : 0UL);
 8003156:	4b1d      	ldr	r3, [pc, #116]	; (80031cc <Modbus_LPUART_IRQHandler+0x78>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	069b      	lsls	r3, r3, #26
 800315c:	d505      	bpl.n	800316a <Modbus_LPUART_IRQHandler+0x16>
  return ((READ_BIT(LPUARTx->ISR, USART_ISR_RXNE) == (USART_ISR_RXNE)) ? 1UL : 0UL);
 800315e:	4b1b      	ldr	r3, [pc, #108]	; (80031cc <Modbus_LPUART_IRQHandler+0x78>)
 8003160:	69db      	ldr	r3, [r3, #28]
 8003162:	069b      	lsls	r3, r3, #26
 8003164:	d501      	bpl.n	800316a <Modbus_LPUART_IRQHandler+0x16>
		Modbus_RXNEmpty_Callback();
 8003166:	f7ff ffa1 	bl	80030ac <Modbus_RXNEmpty_Callback>
  return ((READ_BIT(LPUARTx->CR1, USART_CR1_TXEIE) == (USART_CR1_TXEIE)) ? 1UL : 0UL);
 800316a:	4b18      	ldr	r3, [pc, #96]	; (80031cc <Modbus_LPUART_IRQHandler+0x78>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	061b      	lsls	r3, r3, #24
 8003170:	d505      	bpl.n	800317e <Modbus_LPUART_IRQHandler+0x2a>
  return ((READ_BIT(LPUARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE)) ? 1UL : 0UL);
 8003172:	4b16      	ldr	r3, [pc, #88]	; (80031cc <Modbus_LPUART_IRQHandler+0x78>)
 8003174:	69db      	ldr	r3, [r3, #28]
 8003176:	061b      	lsls	r3, r3, #24
 8003178:	d501      	bpl.n	800317e <Modbus_LPUART_IRQHandler+0x2a>
		Modbus_TXEmpty_Callback();
 800317a:	f7ff ffb9 	bl	80030f0 <Modbus_TXEmpty_Callback>
  return ((READ_BIT(LPUARTx->CR1, USART_CR1_TCIE) == (USART_CR1_TCIE)) ? 1UL : 0UL);
 800317e:	4b13      	ldr	r3, [pc, #76]	; (80031cc <Modbus_LPUART_IRQHandler+0x78>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	065b      	lsls	r3, r3, #25
 8003184:	d51a      	bpl.n	80031bc <Modbus_LPUART_IRQHandler+0x68>
  return ((READ_BIT(LPUARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 8003186:	4b11      	ldr	r3, [pc, #68]	; (80031cc <Modbus_LPUART_IRQHandler+0x78>)
 8003188:	69db      	ldr	r3, [r3, #28]
 800318a:	065b      	lsls	r3, r3, #25
 800318c:	d516      	bpl.n	80031bc <Modbus_LPUART_IRQHandler+0x68>
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 800318e:	4b0f      	ldr	r3, [pc, #60]	; (80031cc <Modbus_LPUART_IRQHandler+0x78>)
 8003190:	2040      	movs	r0, #64	; 0x40
 8003192:	6218      	str	r0, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003194:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003198:	2101      	movs	r1, #1
 800319a:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TCIE);
 800319e:	681a      	ldr	r2, [r3, #0]
 80031a0:	4382      	bics	r2, r0
 80031a2:	601a      	str	r2, [r3, #0]
 80031a4:	f38c 8810 	msr	PRIMASK, ip
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80031a8:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031ac:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RE);
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	3103      	adds	r1, #3
 80031b4:	430a      	orrs	r2, r1
 80031b6:	601a      	str	r2, [r3, #0]
 80031b8:	f380 8810 	msr	PRIMASK, r0
  return ((READ_BIT(LPUARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 80031bc:	4b03      	ldr	r3, [pc, #12]	; (80031cc <Modbus_LPUART_IRQHandler+0x78>)
 80031be:	69db      	ldr	r3, [r3, #28]
 80031c0:	071b      	lsls	r3, r3, #28
 80031c2:	d502      	bpl.n	80031ca <Modbus_LPUART_IRQHandler+0x76>
  WRITE_REG(LPUARTx->ICR, USART_ICR_ORECF);
 80031c4:	4b01      	ldr	r3, [pc, #4]	; (80031cc <Modbus_LPUART_IRQHandler+0x78>)
 80031c6:	2208      	movs	r2, #8
 80031c8:	621a      	str	r2, [r3, #32]
}
 80031ca:	bd10      	pop	{r4, pc}
 80031cc:	40004800 	.word	0x40004800

080031d0 <TimeOut_Set_I2C>:
	return ((adc_data * (fsRange*10000 / 32768)))/10000;
}

//==============================================================================
static void TimeOut_Set_I2C(uint32_t timeOut)
{
 80031d0:	b082      	sub	sp, #8
	__IO uint32_t  tmp;
	tmp = SysTick->CTRL;
 80031d2:	4b04      	ldr	r3, [pc, #16]	; (80031e4 <TimeOut_Set_I2C+0x14>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	9301      	str	r3, [sp, #4]

	((void)tmp);
 80031d8:	9b01      	ldr	r3, [sp, #4]

	TimeOutDelay = timeOut+1;
 80031da:	3001      	adds	r0, #1
 80031dc:	4b02      	ldr	r3, [pc, #8]	; (80031e8 <TimeOut_Set_I2C+0x18>)
 80031de:	6018      	str	r0, [r3, #0]
}
 80031e0:	b002      	add	sp, #8
 80031e2:	4770      	bx	lr
 80031e4:	e000e010 	.word	0xe000e010
 80031e8:	200003dc 	.word	0x200003dc

080031ec <TimeOut_Read_I2C>:

static BOOL TimeOut_Read_I2C(void)
{
	if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 80031ec:	4b09      	ldr	r3, [pc, #36]	; (8003214 <TimeOut_Read_I2C+0x28>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	03db      	lsls	r3, r3, #15
 80031f2:	d503      	bpl.n	80031fc <TimeOut_Read_I2C+0x10>
	{
		TimeOutDelay--;
 80031f4:	4a08      	ldr	r2, [pc, #32]	; (8003218 <TimeOut_Read_I2C+0x2c>)
 80031f6:	6813      	ldr	r3, [r2, #0]
 80031f8:	3b01      	subs	r3, #1
 80031fa:	6013      	str	r3, [r2, #0]
	}

	if(TimeOutDelay > 0){
 80031fc:	4b06      	ldr	r3, [pc, #24]	; (8003218 <TimeOut_Read_I2C+0x2c>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d105      	bne.n	8003210 <TimeOut_Read_I2C+0x24>
		return FALSE;
	}

	TimeOutCnt++;
 8003204:	4a05      	ldr	r2, [pc, #20]	; (800321c <TimeOut_Read_I2C+0x30>)
 8003206:	6813      	ldr	r3, [r2, #0]
 8003208:	3301      	adds	r3, #1
 800320a:	6013      	str	r3, [r2, #0]

	return TRUE;
 800320c:	2001      	movs	r0, #1
}
 800320e:	4770      	bx	lr
		return FALSE;
 8003210:	2000      	movs	r0, #0
 8003212:	e7fc      	b.n	800320e <TimeOut_Read_I2C+0x22>
 8003214:	e000e010 	.word	0xe000e010
 8003218:	200003dc 	.word	0x200003dc
 800321c:	200003d8 	.word	0x200003d8

08003220 <I2C_ByteSend>:
{
 8003220:	b510      	push	{r4, lr}
 8003222:	0004      	movs	r4, r0
	TimeOut_Set_I2C(I2C_TO);
 8003224:	2001      	movs	r0, #1
 8003226:	f7ff ffd3 	bl	80031d0 <TimeOut_Set_I2C>
	while(!TimeOut_Read_I2C() && !LL_I2C_IsActiveFlag_TXIS(ADS_PORT))
 800322a:	f7ff ffdf 	bl	80031ec <TimeOut_Read_I2C>
 800322e:	2800      	cmp	r0, #0
 8003230:	d105      	bne.n	800323e <I2C_ByteSend+0x1e>
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXIS) == (I2C_ISR_TXIS)) ? 1UL : 0UL);
 8003232:	4b04      	ldr	r3, [pc, #16]	; (8003244 <I2C_ByteSend+0x24>)
 8003234:	699b      	ldr	r3, [r3, #24]
 8003236:	079b      	lsls	r3, r3, #30
 8003238:	d401      	bmi.n	800323e <I2C_ByteSend+0x1e>
		__NOP();
 800323a:	46c0      	nop			; (mov r8, r8)
 800323c:	e7f5      	b.n	800322a <I2C_ByteSend+0xa>
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
{
  WRITE_REG(I2Cx->TXDR, Data);
 800323e:	4b01      	ldr	r3, [pc, #4]	; (8003244 <I2C_ByteSend+0x24>)
 8003240:	629c      	str	r4, [r3, #40]	; 0x28
}
 8003242:	bd10      	pop	{r4, pc}
 8003244:	40005400 	.word	0x40005400

08003248 <ADS_WRITE_REG>:
{
 8003248:	b510      	push	{r4, lr}
 800324a:	000c      	movs	r4, r1
  MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD | I2C_CR2_ADD10 |
 800324c:	490f      	ldr	r1, [pc, #60]	; (800328c <ADS_WRITE_REG+0x44>)
 800324e:	684b      	ldr	r3, [r1, #4]
 8003250:	4a0f      	ldr	r2, [pc, #60]	; (8003290 <ADS_WRITE_REG+0x48>)
 8003252:	401a      	ands	r2, r3
 8003254:	4b0f      	ldr	r3, [pc, #60]	; (8003294 <ADS_WRITE_REG+0x4c>)
 8003256:	4313      	orrs	r3, r2
 8003258:	604b      	str	r3, [r1, #4]
	I2C_ByteSend(reg);
 800325a:	f7ff ffe1 	bl	8003220 <I2C_ByteSend>
	I2C_ByteSend((uint8_t)(data>>8));
 800325e:	0a20      	lsrs	r0, r4, #8
 8003260:	f7ff ffde 	bl	8003220 <I2C_ByteSend>
	I2C_ByteSend((uint8_t)(data));
 8003264:	b2e0      	uxtb	r0, r4
 8003266:	f7ff ffdb 	bl	8003220 <I2C_ByteSend>
	TimeOut_Set_I2C(I2C_TO);
 800326a:	2001      	movs	r0, #1
 800326c:	f7ff ffb0 	bl	80031d0 <TimeOut_Set_I2C>
	while(!TimeOut_Read_I2C() && !LL_I2C_IsActiveFlag_STOP(ADS_PORT));
 8003270:	f7ff ffbc 	bl	80031ec <TimeOut_Read_I2C>
 8003274:	2800      	cmp	r0, #0
 8003276:	d103      	bne.n	8003280 <ADS_WRITE_REG+0x38>
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_STOPF) == (I2C_ISR_STOPF)) ? 1UL : 0UL);
 8003278:	4b04      	ldr	r3, [pc, #16]	; (800328c <ADS_WRITE_REG+0x44>)
 800327a:	699b      	ldr	r3, [r3, #24]
 800327c:	069b      	lsls	r3, r3, #26
 800327e:	d5f7      	bpl.n	8003270 <ADS_WRITE_REG+0x28>
  SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF);
 8003280:	4a02      	ldr	r2, [pc, #8]	; (800328c <ADS_WRITE_REG+0x44>)
 8003282:	69d3      	ldr	r3, [r2, #28]
 8003284:	2120      	movs	r1, #32
 8003286:	430b      	orrs	r3, r1
 8003288:	61d3      	str	r3, [r2, #28]
}
 800328a:	bd10      	pop	{r4, pc}
 800328c:	40005400 	.word	0x40005400
 8003290:	fc008000 	.word	0xfc008000
 8003294:	82032090 	.word	0x82032090

08003298 <ADS_READ_REG>:
{
 8003298:	b530      	push	{r4, r5, lr}
 800329a:	b083      	sub	sp, #12
	uint8_t byte[2] = {0,0};
 800329c:	ab01      	add	r3, sp, #4
 800329e:	2200      	movs	r2, #0
 80032a0:	801a      	strh	r2, [r3, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD | I2C_CR2_ADD10 |
 80032a2:	4c24      	ldr	r4, [pc, #144]	; (8003334 <ADS_READ_REG+0x9c>)
 80032a4:	6862      	ldr	r2, [r4, #4]
 80032a6:	4d24      	ldr	r5, [pc, #144]	; (8003338 <ADS_READ_REG+0xa0>)
 80032a8:	402a      	ands	r2, r5
 80032aa:	4b24      	ldr	r3, [pc, #144]	; (800333c <ADS_READ_REG+0xa4>)
 80032ac:	4313      	orrs	r3, r2
 80032ae:	6063      	str	r3, [r4, #4]
	I2C_ByteSend(reg);
 80032b0:	f7ff ffb6 	bl	8003220 <I2C_ByteSend>
 80032b4:	6863      	ldr	r3, [r4, #4]
 80032b6:	401d      	ands	r5, r3
 80032b8:	4b21      	ldr	r3, [pc, #132]	; (8003340 <ADS_READ_REG+0xa8>)
 80032ba:	432b      	orrs	r3, r5
 80032bc:	6063      	str	r3, [r4, #4]
	TimeOut_Set_I2C(I2C_TO);
 80032be:	2001      	movs	r0, #1
 80032c0:	f7ff ff86 	bl	80031d0 <TimeOut_Set_I2C>
	while(!TimeOut_Read_I2C() && !LL_I2C_IsActiveFlag_RXNE(ADS_PORT));
 80032c4:	f7ff ff92 	bl	80031ec <TimeOut_Read_I2C>
 80032c8:	2800      	cmp	r0, #0
 80032ca:	d103      	bne.n	80032d4 <ADS_READ_REG+0x3c>
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_RXNE) == (I2C_ISR_RXNE)) ? 1UL : 0UL);
 80032cc:	4b19      	ldr	r3, [pc, #100]	; (8003334 <ADS_READ_REG+0x9c>)
 80032ce:	699b      	ldr	r3, [r3, #24]
 80032d0:	075b      	lsls	r3, r3, #29
 80032d2:	d5f7      	bpl.n	80032c4 <ADS_READ_REG+0x2c>
  return (uint8_t)(READ_BIT(I2Cx->RXDR, I2C_RXDR_RXDATA));
 80032d4:	4b17      	ldr	r3, [pc, #92]	; (8003334 <ADS_READ_REG+0x9c>)
 80032d6:	6a5d      	ldr	r5, [r3, #36]	; 0x24
 80032d8:	b2ed      	uxtb	r5, r5
	byte[0] = LL_I2C_ReceiveData8(ADS_PORT);
 80032da:	ab01      	add	r3, sp, #4
 80032dc:	701d      	strb	r5, [r3, #0]
	while(!TimeOut_Read_I2C() && !LL_I2C_IsActiveFlag_RXNE(ADS_PORT));
 80032de:	f7ff ff85 	bl	80031ec <TimeOut_Read_I2C>
 80032e2:	2800      	cmp	r0, #0
 80032e4:	d103      	bne.n	80032ee <ADS_READ_REG+0x56>
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_RXNE) == (I2C_ISR_RXNE)) ? 1UL : 0UL);
 80032e6:	4b13      	ldr	r3, [pc, #76]	; (8003334 <ADS_READ_REG+0x9c>)
 80032e8:	699b      	ldr	r3, [r3, #24]
 80032ea:	075b      	lsls	r3, r3, #29
 80032ec:	d5f7      	bpl.n	80032de <ADS_READ_REG+0x46>
  return (uint8_t)(READ_BIT(I2Cx->RXDR, I2C_RXDR_RXDATA));
 80032ee:	4b11      	ldr	r3, [pc, #68]	; (8003334 <ADS_READ_REG+0x9c>)
 80032f0:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80032f2:	b2e4      	uxtb	r4, r4
	byte[1] = LL_I2C_ReceiveData8(ADS_PORT);
 80032f4:	aa01      	add	r2, sp, #4
 80032f6:	7054      	strb	r4, [r2, #1]
  SET_BIT(I2Cx->CR2, I2C_CR2_STOP);
 80032f8:	6859      	ldr	r1, [r3, #4]
 80032fa:	2280      	movs	r2, #128	; 0x80
 80032fc:	01d2      	lsls	r2, r2, #7
 80032fe:	430a      	orrs	r2, r1
 8003300:	605a      	str	r2, [r3, #4]
	TimeOut_Set_I2C(I2C_TO);
 8003302:	2001      	movs	r0, #1
 8003304:	f7ff ff64 	bl	80031d0 <TimeOut_Set_I2C>
	while(!TimeOut_Read_I2C() && !LL_I2C_IsActiveFlag_STOP(ADS_PORT));
 8003308:	f7ff ff70 	bl	80031ec <TimeOut_Read_I2C>
 800330c:	2800      	cmp	r0, #0
 800330e:	d103      	bne.n	8003318 <ADS_READ_REG+0x80>
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_STOPF) == (I2C_ISR_STOPF)) ? 1UL : 0UL);
 8003310:	4b08      	ldr	r3, [pc, #32]	; (8003334 <ADS_READ_REG+0x9c>)
 8003312:	699b      	ldr	r3, [r3, #24]
 8003314:	069b      	lsls	r3, r3, #26
 8003316:	d5f7      	bpl.n	8003308 <ADS_READ_REG+0x70>
  SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF);
 8003318:	4a06      	ldr	r2, [pc, #24]	; (8003334 <ADS_READ_REG+0x9c>)
 800331a:	69d3      	ldr	r3, [r2, #28]
 800331c:	2120      	movs	r1, #32
 800331e:	430b      	orrs	r3, r1
 8003320:	61d3      	str	r3, [r2, #28]
	return (((byte[0]<<8) + byte[1]) + 0x8000);
 8003322:	0228      	lsls	r0, r5, #8
 8003324:	1820      	adds	r0, r4, r0
 8003326:	b280      	uxth	r0, r0
 8003328:	4b06      	ldr	r3, [pc, #24]	; (8003344 <ADS_READ_REG+0xac>)
 800332a:	469c      	mov	ip, r3
 800332c:	4460      	add	r0, ip
 800332e:	b280      	uxth	r0, r0
}
 8003330:	b003      	add	sp, #12
 8003332:	bd30      	pop	{r4, r5, pc}
 8003334:	40005400 	.word	0x40005400
 8003338:	fc008000 	.word	0xfc008000
 800333c:	81012090 	.word	0x81012090
 8003340:	80022490 	.word	0x80022490
 8003344:	ffff8000 	.word	0xffff8000

08003348 <ADS_Init>:
{
 8003348:	b510      	push	{r4, lr}
	config_ads = (gain |
 800334a:	2184      	movs	r1, #132	; 0x84
 800334c:	31ff      	adds	r1, #255	; 0xff
 800334e:	4301      	orrs	r1, r0
 8003350:	4b02      	ldr	r3, [pc, #8]	; (800335c <ADS_Init+0x14>)
 8003352:	8019      	strh	r1, [r3, #0]
	ADS_WRITE_REG(ADS_CONFIG_REG, config_ads);
 8003354:	2001      	movs	r0, #1
 8003356:	f7ff ff77 	bl	8003248 <ADS_WRITE_REG>
}
 800335a:	bd10      	pop	{r4, pc}
 800335c:	200003e0 	.word	0x200003e0

08003360 <ADS_Read_Diff>:
{
 8003360:	b510      	push	{r4, lr}
	config_ads &=~ ADS_CONFIG_REG_PGA_MASK;
 8003362:	4c13      	ldr	r4, [pc, #76]	; (80033b0 <ADS_Read_Diff+0x50>)
 8003364:	8822      	ldrh	r2, [r4, #0]
 8003366:	4b13      	ldr	r3, [pc, #76]	; (80033b4 <ADS_Read_Diff+0x54>)
 8003368:	4013      	ands	r3, r2
 800336a:	8023      	strh	r3, [r4, #0]
	config_ads |= gain;
 800336c:	430b      	orrs	r3, r1
 800336e:	8023      	strh	r3, [r4, #0]
	config_ads &=~ ADS_CONFIG_REG_MUX_MASK;
 8003370:	4911      	ldr	r1, [pc, #68]	; (80033b8 <ADS_Read_Diff+0x58>)
 8003372:	400b      	ands	r3, r1
 8003374:	8023      	strh	r3, [r4, #0]
	config_ads |= data;
 8003376:	4303      	orrs	r3, r0
 8003378:	8023      	strh	r3, [r4, #0]
	ADS_WRITE_REG(ADS_CONFIG_REG, (config_ads | ADS_CONFIG_REG_OS_SINGLE));
 800337a:	4910      	ldr	r1, [pc, #64]	; (80033bc <ADS_Read_Diff+0x5c>)
 800337c:	4319      	orrs	r1, r3
 800337e:	b289      	uxth	r1, r1
 8003380:	2001      	movs	r0, #1
 8003382:	f7ff ff61 	bl	8003248 <ADS_WRITE_REG>
	uint16_t time_conversion = 10;
 8003386:	240a      	movs	r4, #10
	while(!((ADS_READ_REG(ADS_CONFIG_REG) & ADS_CONFIG_REG_OS_MASK) == 0) && time_conversion--);
 8003388:	e000      	b.n	800338c <ADS_Read_Diff+0x2c>
 800338a:	0004      	movs	r4, r0
 800338c:	2001      	movs	r0, #1
 800338e:	f7ff ff83 	bl	8003298 <ADS_READ_REG>
 8003392:	0403      	lsls	r3, r0, #16
 8003394:	d506      	bpl.n	80033a4 <ADS_Read_Diff+0x44>
 8003396:	1e60      	subs	r0, r4, #1
 8003398:	b280      	uxth	r0, r0
 800339a:	2c00      	cmp	r4, #0
 800339c:	d1f5      	bne.n	800338a <ADS_Read_Diff+0x2a>
	if(time_conversion == 0)
 800339e:	2800      	cmp	r0, #0
 80033a0:	d102      	bne.n	80033a8 <ADS_Read_Diff+0x48>
}
 80033a2:	bd10      	pop	{r4, pc}
 80033a4:	0020      	movs	r0, r4
 80033a6:	e7fa      	b.n	800339e <ADS_Read_Diff+0x3e>
	data = ADS_READ_REG(ADS_CONVERSION_REG);
 80033a8:	2000      	movs	r0, #0
 80033aa:	f7ff ff75 	bl	8003298 <ADS_READ_REG>
	return data;
 80033ae:	e7f8      	b.n	80033a2 <ADS_Read_Diff+0x42>
 80033b0:	200003e0 	.word	0x200003e0
 80033b4:	fffff1ff 	.word	0xfffff1ff
 80033b8:	ffff8fff 	.word	0xffff8fff
 80033bc:	ffff8000 	.word	0xffff8000

080033c0 <ADS_Read_adc>:
{
 80033c0:	b510      	push	{r4, lr}
 80033c2:	0001      	movs	r1, r0
	return ADS_Read_Diff(ADS_CONFIG_REG_MUX_DIF_0_1, gain);
 80033c4:	2000      	movs	r0, #0
 80033c6:	f7ff ffcb 	bl	8003360 <ADS_Read_Diff>
}
 80033ca:	bd10      	pop	{r4, pc}

080033cc <ADS_Read_volt>:
{
 80033cc:	b510      	push	{r4, lr}
 80033ce:	0004      	movs	r4, r0
	switch(config_ads&ADS_CONFIG_REG_PGA_MASK){
 80033d0:	4b1c      	ldr	r3, [pc, #112]	; (8003444 <ADS_Read_volt+0x78>)
 80033d2:	881a      	ldrh	r2, [r3, #0]
 80033d4:	23e0      	movs	r3, #224	; 0xe0
 80033d6:	011b      	lsls	r3, r3, #4
 80033d8:	401a      	ands	r2, r3
 80033da:	23c0      	movs	r3, #192	; 0xc0
 80033dc:	00db      	lsls	r3, r3, #3
 80033de:	429a      	cmp	r2, r3
 80033e0:	d022      	beq.n	8003428 <ADS_Read_volt+0x5c>
 80033e2:	d80f      	bhi.n	8003404 <ADS_Read_volt+0x38>
 80033e4:	2380      	movs	r3, #128	; 0x80
 80033e6:	009b      	lsls	r3, r3, #2
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d020      	beq.n	800342e <ADS_Read_volt+0x62>
 80033ec:	2380      	movs	r3, #128	; 0x80
 80033ee:	00db      	lsls	r3, r3, #3
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d102      	bne.n	80033fa <ADS_Read_volt+0x2e>
		fsRange = 2048;
 80033f4:	2380      	movs	r3, #128	; 0x80
 80033f6:	011b      	lsls	r3, r3, #4
 80033f8:	e00e      	b.n	8003418 <ADS_Read_volt+0x4c>
	switch(config_ads&ADS_CONFIG_REG_PGA_MASK){
 80033fa:	2a00      	cmp	r2, #0
 80033fc:	d11a      	bne.n	8003434 <ADS_Read_volt+0x68>
 80033fe:	23c0      	movs	r3, #192	; 0xc0
 8003400:	015b      	lsls	r3, r3, #5
 8003402:	e009      	b.n	8003418 <ADS_Read_volt+0x4c>
 8003404:	2380      	movs	r3, #128	; 0x80
 8003406:	011b      	lsls	r3, r3, #4
 8003408:	429a      	cmp	r2, r3
 800340a:	d015      	beq.n	8003438 <ADS_Read_volt+0x6c>
 800340c:	23a0      	movs	r3, #160	; 0xa0
 800340e:	011b      	lsls	r3, r3, #4
 8003410:	429a      	cmp	r2, r3
 8003412:	d114      	bne.n	800343e <ADS_Read_volt+0x72>
		fsRange = 256;
 8003414:	2380      	movs	r3, #128	; 0x80
 8003416:	005b      	lsls	r3, r3, #1
	return ((adc_data * (fsRange*10000 / 32768)))/10000;
 8003418:	490b      	ldr	r1, [pc, #44]	; (8003448 <ADS_Read_volt+0x7c>)
 800341a:	434b      	muls	r3, r1
 800341c:	13d8      	asrs	r0, r3, #15
 800341e:	4360      	muls	r0, r4
 8003420:	f7fc ff0e 	bl	8000240 <__divsi3>
 8003424:	b280      	uxth	r0, r0
}
 8003426:	bd10      	pop	{r4, pc}
		fsRange = 1024;
 8003428:	2380      	movs	r3, #128	; 0x80
 800342a:	00db      	lsls	r3, r3, #3
 800342c:	e7f4      	b.n	8003418 <ADS_Read_volt+0x4c>
		fsRange = 4096;
 800342e:	2380      	movs	r3, #128	; 0x80
 8003430:	015b      	lsls	r3, r3, #5
 8003432:	e7f1      	b.n	8003418 <ADS_Read_volt+0x4c>
		fsRange = 0;
 8003434:	2300      	movs	r3, #0
 8003436:	e7ef      	b.n	8003418 <ADS_Read_volt+0x4c>
		fsRange = 512;
 8003438:	2380      	movs	r3, #128	; 0x80
 800343a:	009b      	lsls	r3, r3, #2
 800343c:	e7ec      	b.n	8003418 <ADS_Read_volt+0x4c>
		fsRange = 0;
 800343e:	2300      	movs	r3, #0
 8003440:	e7ea      	b.n	8003418 <ADS_Read_volt+0x4c>
 8003442:	46c0      	nop			; (mov r8, r8)
 8003444:	200003e0 	.word	0x200003e0
 8003448:	00002710 	.word	0x00002710

0800344c <timer_1_128>:
BOOL f_readADC = FALSE;

void timer_1_128(void)
{

	Cnt_1_128++;
 800344c:	4a1f      	ldr	r2, [pc, #124]	; (80034cc <timer_1_128+0x80>)
 800344e:	6813      	ldr	r3, [r2, #0]
 8003450:	3301      	adds	r3, #1
 8003452:	6013      	str	r3, [r2, #0]
	///000
	if(TimerRxMipex){
 8003454:	4b1e      	ldr	r3, [pc, #120]	; (80034d0 <timer_1_128+0x84>)
 8003456:	881b      	ldrh	r3, [r3, #0]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d002      	beq.n	8003462 <timer_1_128+0x16>
		TimerRxMipex--;
 800345c:	3b01      	subs	r3, #1
 800345e:	4a1c      	ldr	r2, [pc, #112]	; (80034d0 <timer_1_128+0x84>)
 8003460:	8013      	strh	r3, [r2, #0]
	}
	if(CntTo250ms < (32-1)){
 8003462:	4b1c      	ldr	r3, [pc, #112]	; (80034d4 <timer_1_128+0x88>)
 8003464:	781b      	ldrb	r3, [r3, #0]
 8003466:	2b1e      	cmp	r3, #30
 8003468:	d803      	bhi.n	8003472 <timer_1_128+0x26>

		CntTo250ms++;
 800346a:	3301      	adds	r3, #1
 800346c:	4a19      	ldr	r2, [pc, #100]	; (80034d4 <timer_1_128+0x88>)
 800346e:	7013      	strb	r3, [r2, #0]
		}

		CntTo500ms ^= 1;

	}
}
 8003470:	4770      	bx	lr
		f_Time250ms = TRUE;
 8003472:	4b19      	ldr	r3, [pc, #100]	; (80034d8 <timer_1_128+0x8c>)
 8003474:	2201      	movs	r2, #1
 8003476:	701a      	strb	r2, [r3, #0]
		CntTo250ms = 0;
 8003478:	4b16      	ldr	r3, [pc, #88]	; (80034d4 <timer_1_128+0x88>)
 800347a:	2200      	movs	r2, #0
 800347c:	701a      	strb	r2, [r3, #0]
		if(CntTo500ms == 0){
 800347e:	4b17      	ldr	r3, [pc, #92]	; (80034dc <timer_1_128+0x90>)
 8003480:	781b      	ldrb	r3, [r3, #0]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d115      	bne.n	80034b2 <timer_1_128+0x66>
			f_Time500ms = TRUE;
 8003486:	4a16      	ldr	r2, [pc, #88]	; (80034e0 <timer_1_128+0x94>)
 8003488:	2101      	movs	r1, #1
 800348a:	7011      	strb	r1, [r2, #0]
			CntToSec ^= 1;
 800348c:	4915      	ldr	r1, [pc, #84]	; (80034e4 <timer_1_128+0x98>)
 800348e:	780a      	ldrb	r2, [r1, #0]
 8003490:	2001      	movs	r0, #1
 8003492:	4042      	eors	r2, r0
 8003494:	b2d2      	uxtb	r2, r2
 8003496:	700a      	strb	r2, [r1, #0]
			if(CntToSec == 0){
 8003498:	2a00      	cmp	r2, #0
 800349a:	d10a      	bne.n	80034b2 <timer_1_128+0x66>
				CntSec++;
 800349c:	4912      	ldr	r1, [pc, #72]	; (80034e8 <timer_1_128+0x9c>)
 800349e:	680a      	ldr	r2, [r1, #0]
 80034a0:	3201      	adds	r2, #1
 80034a2:	600a      	str	r2, [r1, #0]
				CntTo2min++;
 80034a4:	4911      	ldr	r1, [pc, #68]	; (80034ec <timer_1_128+0xa0>)
 80034a6:	780a      	ldrb	r2, [r1, #0]
 80034a8:	3201      	adds	r2, #1
 80034aa:	b2d2      	uxtb	r2, r2
 80034ac:	700a      	strb	r2, [r1, #0]
				if(CntTo2min == 120){// 2 
 80034ae:	2a78      	cmp	r2, #120	; 0x78
 80034b0:	d004      	beq.n	80034bc <timer_1_128+0x70>
		CntTo500ms ^= 1;
 80034b2:	2201      	movs	r2, #1
 80034b4:	4053      	eors	r3, r2
 80034b6:	4a09      	ldr	r2, [pc, #36]	; (80034dc <timer_1_128+0x90>)
 80034b8:	7013      	strb	r3, [r2, #0]
}
 80034ba:	e7d9      	b.n	8003470 <timer_1_128+0x24>
					CntTo2min = 0;
 80034bc:	000a      	movs	r2, r1
 80034be:	2100      	movs	r1, #0
 80034c0:	7011      	strb	r1, [r2, #0]
					f_Time2min = TRUE;
 80034c2:	4a0b      	ldr	r2, [pc, #44]	; (80034f0 <timer_1_128+0xa4>)
 80034c4:	3101      	adds	r1, #1
 80034c6:	7011      	strb	r1, [r2, #0]
 80034c8:	e7f3      	b.n	80034b2 <timer_1_128+0x66>
 80034ca:	46c0      	nop			; (mov r8, r8)
 80034cc:	200003f4 	.word	0x200003f4
 80034d0:	200003e2 	.word	0x200003e2
 80034d4:	200003f0 	.word	0x200003f0
 80034d8:	20000536 	.word	0x20000536
 80034dc:	200003f2 	.word	0x200003f2
 80034e0:	20000537 	.word	0x20000537
 80034e4:	200003f3 	.word	0x200003f3
 80034e8:	200003ec 	.word	0x200003ec
 80034ec:	200003f1 	.word	0x200003f1
 80034f0:	20000024 	.word	0x20000024

080034f4 <serviceTimerStart>:

}

void serviceTimerStart(uint16_t time)
{
	serviceTimer = time;
 80034f4:	4b01      	ldr	r3, [pc, #4]	; (80034fc <serviceTimerStart+0x8>)
 80034f6:	8018      	strh	r0, [r3, #0]
}
 80034f8:	4770      	bx	lr
 80034fa:	46c0      	nop			; (mov r8, r8)
 80034fc:	2000053a 	.word	0x2000053a

08003500 <serviceTimerStop>:

void serviceTimerStop(void)
{
 8003500:	b510      	push	{r4, lr}

	mbServiceMode = FALSE;
 8003502:	2300      	movs	r3, #0
 8003504:	4a08      	ldr	r2, [pc, #32]	; (8003528 <serviceTimerStop+0x28>)
 8003506:	7013      	strb	r3, [r2, #0]
	dev.Status &=~ (1 << STATUS_BIT_MAIN_MODE);
 8003508:	4808      	ldr	r0, [pc, #32]	; (800352c <serviceTimerStop+0x2c>)
 800350a:	2196      	movs	r1, #150	; 0x96
 800350c:	0049      	lsls	r1, r1, #1
 800350e:	5a42      	ldrh	r2, [r0, r1]
 8003510:	2404      	movs	r4, #4
 8003512:	43a2      	bics	r2, r4
 8003514:	5242      	strh	r2, [r0, r1]
	mbHoldDevStatus = dev.Status;
 8003516:	4906      	ldr	r1, [pc, #24]	; (8003530 <serviceTimerStop+0x30>)
 8003518:	800a      	strh	r2, [r1, #0]

	mbUnlock = FALSE;
 800351a:	4a06      	ldr	r2, [pc, #24]	; (8003534 <serviceTimerStop+0x34>)
 800351c:	7013      	strb	r3, [r2, #0]
	AccessCode = 0;
 800351e:	4a06      	ldr	r2, [pc, #24]	; (8003538 <serviceTimerStop+0x38>)
 8003520:	8013      	strh	r3, [r2, #0]

	serviceTimer = 0;
 8003522:	4a06      	ldr	r2, [pc, #24]	; (800353c <serviceTimerStop+0x3c>)
 8003524:	8013      	strh	r3, [r2, #0]
}
 8003526:	bd10      	pop	{r4, pc}
 8003528:	2000055a 	.word	0x2000055a
 800352c:	20000404 	.word	0x20000404
 8003530:	20000558 	.word	0x20000558
 8003534:	2000055b 	.word	0x2000055b
 8003538:	20000540 	.word	0x20000540
 800353c:	2000053a 	.word	0x2000053a

08003540 <serviceTimerProc>:
{
 8003540:	b510      	push	{r4, lr}
	if(serviceTimer > 1){
 8003542:	4b06      	ldr	r3, [pc, #24]	; (800355c <serviceTimerProc+0x1c>)
 8003544:	881b      	ldrh	r3, [r3, #0]
 8003546:	2b01      	cmp	r3, #1
 8003548:	d903      	bls.n	8003552 <serviceTimerProc+0x12>
		serviceTimer--;
 800354a:	3b01      	subs	r3, #1
 800354c:	4a03      	ldr	r2, [pc, #12]	; (800355c <serviceTimerProc+0x1c>)
 800354e:	8013      	strh	r3, [r2, #0]
}
 8003550:	bd10      	pop	{r4, pc}
		if(serviceTimer == 1){
 8003552:	2b01      	cmp	r3, #1
 8003554:	d1fc      	bne.n	8003550 <serviceTimerProc+0x10>
			serviceTimerStop();
 8003556:	f7ff ffd3 	bl	8003500 <serviceTimerStop>
}
 800355a:	e7f9      	b.n	8003550 <serviceTimerProc+0x10>
 800355c:	2000053a 	.word	0x2000053a

08003560 <dev_set_config_default>:
	dev.Config.LMP_Source	= 0x0001;
	dev.Config.LMP_Mode		= 0x0700;
#endif

#ifdef CONFIG_PI
	dev.Config.TypeSensor = (SENSOR_TYPE_PI << 8);
 8003560:	4b07      	ldr	r3, [pc, #28]	; (8003580 <dev_set_config_default+0x20>)
 8003562:	22c0      	movs	r2, #192	; 0xc0
 8003564:	0092      	lsls	r2, r2, #2
 8003566:	809a      	strh	r2, [r3, #4]
	dev.Config.Unit = 0x0200|(1 << CFG_UNIT_VALUE_lel);
 8003568:	3af8      	subs	r2, #248	; 0xf8
 800356a:	80da      	strh	r2, [r3, #6]

	dev.Config.ValueLow = 0;
 800356c:	2200      	movs	r2, #0
 800356e:	811a      	strh	r2, [r3, #8]
	dev.Config.ValueHigh = 10000;
 8003570:	4a04      	ldr	r2, [pc, #16]	; (8003584 <dev_set_config_default+0x24>)
 8003572:	815a      	strh	r2, [r3, #10]

	dev.Config.ScaleKoef = 10;
 8003574:	220a      	movs	r2, #10
 8003576:	865a      	strh	r2, [r3, #50]	; 0x32
	dev.Config.FID = ADS_CONFIG_REG_PGA_0_256V;
 8003578:	22a0      	movs	r2, #160	; 0xa0
 800357a:	0112      	lsls	r2, r2, #4
 800357c:	86da      	strh	r2, [r3, #54]	; 0x36

	dev.Config.ScaleKoef = 10;
#endif


}
 800357e:	4770      	bx	lr
 8003580:	20000404 	.word	0x20000404
 8003584:	00002710 	.word	0x00002710

08003588 <dev_init>:

void dev_init(void){

//	dev_set_config_default();

	dev.RegInput.cod_8225 = 8225;
 8003588:	4b09      	ldr	r3, [pc, #36]	; (80035b0 <dev_init+0x28>)
 800358a:	22ec      	movs	r2, #236	; 0xec
 800358c:	4909      	ldr	r1, [pc, #36]	; (80035b4 <dev_init+0x2c>)
 800358e:	5299      	strh	r1, [r3, r2]

	dev.RegInput.VerSW = 0x0101;
 8003590:	3202      	adds	r2, #2
 8003592:	2102      	movs	r1, #2
 8003594:	31ff      	adds	r1, #255	; 0xff
 8003596:	5299      	strh	r1, [r3, r2]
	dev.RegInput.VerSW_Build = 0x0001;
 8003598:	3aed      	subs	r2, #237	; 0xed
 800359a:	3911      	subs	r1, #17
 800359c:	525a      	strh	r2, [r3, r1]

	dev.Status = (1 << STATUS_BIT_MAIN_INIT);
 800359e:	313c      	adds	r1, #60	; 0x3c
 80035a0:	525a      	strh	r2, [r3, r1]

	dev.RegInput.TimeToOffHeat = INIT_MODE_TIME;
 80035a2:	3218      	adds	r2, #24
 80035a4:	32ff      	adds	r2, #255	; 0xff
 80035a6:	3928      	subs	r1, #40	; 0x28
 80035a8:	39ff      	subs	r1, #255	; 0xff
 80035aa:	5299      	strh	r1, [r3, r2]
}
 80035ac:	4770      	bx	lr
 80035ae:	46c0      	nop			; (mov r8, r8)
 80035b0:	20000404 	.word	0x20000404
 80035b4:	00002021 	.word	0x00002021

080035b8 <delay_us>:
	static uint32_t time_warm_dec_period;//  
	static float CounterDec = 0;

	void delay_us(uint32_t us)
	{
		TIM2->CNT = 0;
 80035b8:	2380      	movs	r3, #128	; 0x80
 80035ba:	05db      	lsls	r3, r3, #23
 80035bc:	2200      	movs	r2, #0
 80035be:	625a      	str	r2, [r3, #36]	; 0x24
		while (TIM2->CNT < us);
 80035c0:	2380      	movs	r3, #128	; 0x80
 80035c2:	05db      	lsls	r3, r3, #23
 80035c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035c6:	4283      	cmp	r3, r0
 80035c8:	d3fa      	bcc.n	80035c0 <delay_us+0x8>
	}
 80035ca:	4770      	bx	lr

080035cc <heat_proc>:
	static uint16_t Counter = 0;
	static uint16_t CounterDecPeriod = 0;
	static uint8_t flagPulse;
#endif
void heat_proc(void)
{
 80035cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035ce:	46c6      	mov	lr, r8
 80035d0:	b500      	push	{lr}

#if WARM_OPTION
	if(dev.Status & (1 << STATUS_BIT_MAIN_INIT)){
 80035d2:	4a23      	ldr	r2, [pc, #140]	; (8003660 <heat_proc+0x94>)
 80035d4:	2396      	movs	r3, #150	; 0x96
 80035d6:	005b      	lsls	r3, r3, #1
 80035d8:	5ad3      	ldrh	r3, [r2, r3]
 80035da:	07db      	lsls	r3, r3, #31
 80035dc:	d53b      	bpl.n	8003656 <heat_proc+0x8a>
		time_warm_dec_period = (uint32_t)((float)time_warm_all/((CounterPulse + CounterPulseDuty)/1000.0));
 80035de:	4b21      	ldr	r3, [pc, #132]	; (8003664 <heat_proc+0x98>)
 80035e0:	4a21      	ldr	r2, [pc, #132]	; (8003668 <heat_proc+0x9c>)
 80035e2:	601a      	str	r2, [r3, #0]
		CounterDec = (float)(CounterPulseDuty - CounterPulse)/(float)time_warm_dec_period;
 80035e4:	4b21      	ldr	r3, [pc, #132]	; (800366c <heat_proc+0xa0>)
 80035e6:	4a22      	ldr	r2, [pc, #136]	; (8003670 <heat_proc+0xa4>)
 80035e8:	601a      	str	r2, [r3, #0]
		for(uint32_t i = 0; i < time_warm_dec_period; i++){
 80035ea:	2500      	movs	r5, #0
 80035ec:	e029      	b.n	8003642 <heat_proc+0x76>
			SET_HEAT_OFF;
 80035ee:	4f21      	ldr	r7, [pc, #132]	; (8003674 <heat_proc+0xa8>)
 80035f0:	2302      	movs	r3, #2
 80035f2:	4698      	mov	r8, r3
 80035f4:	62bb      	str	r3, [r7, #40]	; 0x28
			delay_us(CounterPulse + (uint32_t)(CounterDec*i + 0.5));
 80035f6:	0028      	movs	r0, r5
 80035f8:	f7fd f93e 	bl	8000878 <__aeabi_ui2f>
 80035fc:	1c04      	adds	r4, r0, #0
 80035fe:	4e1b      	ldr	r6, [pc, #108]	; (800366c <heat_proc+0xa0>)
 8003600:	6831      	ldr	r1, [r6, #0]
 8003602:	f7fd f813 	bl	800062c <__aeabi_fmul>
 8003606:	f7fe f87d 	bl	8001704 <__aeabi_f2d>
 800360a:	2200      	movs	r2, #0
 800360c:	4b1a      	ldr	r3, [pc, #104]	; (8003678 <heat_proc+0xac>)
 800360e:	f7fd f975 	bl	80008fc <__aeabi_dadd>
 8003612:	f7fc ff21 	bl	8000458 <__aeabi_d2uiz>
 8003616:	3001      	adds	r0, #1
 8003618:	f7ff ffce 	bl	80035b8 <delay_us>
			SET_HEAT_ON;
 800361c:	4643      	mov	r3, r8
 800361e:	61bb      	str	r3, [r7, #24]
			delay_us(CounterPulseDuty - (uint32_t)(CounterDec*i + 0.5));
 8003620:	6831      	ldr	r1, [r6, #0]
 8003622:	1c20      	adds	r0, r4, #0
 8003624:	f7fd f802 	bl	800062c <__aeabi_fmul>
 8003628:	f7fe f86c 	bl	8001704 <__aeabi_f2d>
 800362c:	2200      	movs	r2, #0
 800362e:	4b12      	ldr	r3, [pc, #72]	; (8003678 <heat_proc+0xac>)
 8003630:	f7fd f964 	bl	80008fc <__aeabi_dadd>
 8003634:	f7fc ff10 	bl	8000458 <__aeabi_d2uiz>
 8003638:	2314      	movs	r3, #20
 800363a:	1a18      	subs	r0, r3, r0
 800363c:	f7ff ffbc 	bl	80035b8 <delay_us>
		for(uint32_t i = 0; i < time_warm_dec_period; i++){
 8003640:	3501      	adds	r5, #1
 8003642:	4b08      	ldr	r3, [pc, #32]	; (8003664 <heat_proc+0x98>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	42ab      	cmp	r3, r5
 8003648:	d8d1      	bhi.n	80035ee <heat_proc+0x22>
		}
		//    
		SET_HEAT_OFF;
 800364a:	4b0a      	ldr	r3, [pc, #40]	; (8003674 <heat_proc+0xa8>)
 800364c:	2202      	movs	r2, #2
 800364e:	629a      	str	r2, [r3, #40]	; 0x28
#endif
	else{
		//    
		SET_HEAT_OFF;
	}
}
 8003650:	bc80      	pop	{r7}
 8003652:	46b8      	mov	r8, r7
 8003654:	bdf0      	pop	{r4, r5, r6, r7, pc}
		SET_HEAT_OFF;
 8003656:	4b07      	ldr	r3, [pc, #28]	; (8003674 <heat_proc+0xa8>)
 8003658:	2202      	movs	r2, #2
 800365a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800365c:	e7f8      	b.n	8003650 <heat_proc+0x84>
 800365e:	46c0      	nop			; (mov r8, r8)
 8003660:	20000404 	.word	0x20000404
 8003664:	2000053c 	.word	0x2000053c
 8003668:	0003a20f 	.word	0x0003a20f
 800366c:	200003f8 	.word	0x200003f8
 8003670:	38a75a57 	.word	0x38a75a57
 8003674:	50000400 	.word	0x50000400
 8003678:	3fe00000 	.word	0x3fe00000

0800367c <dev_proc>:
#endif
//==============================================================================
void dev_proc(void)
{
 800367c:	b510      	push	{r4, lr}
	if(dev.RegInput.TimeToOffHeat != 0)
 800367e:	4a19      	ldr	r2, [pc, #100]	; (80036e4 <dev_proc+0x68>)
 8003680:	238c      	movs	r3, #140	; 0x8c
 8003682:	005b      	lsls	r3, r3, #1
 8003684:	5ad3      	ldrh	r3, [r2, r3]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d007      	beq.n	800369a <dev_proc+0x1e>
		dev.RegInput.TimeToOffHeat = INIT_MODE_TIME - CntSec;
 800368a:	4b17      	ldr	r3, [pc, #92]	; (80036e8 <dev_proc+0x6c>)
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	2305      	movs	r3, #5
 8003690:	1a9b      	subs	r3, r3, r2
 8003692:	4914      	ldr	r1, [pc, #80]	; (80036e4 <dev_proc+0x68>)
 8003694:	228c      	movs	r2, #140	; 0x8c
 8003696:	0052      	lsls	r2, r2, #1
 8003698:	528b      	strh	r3, [r1, r2]

	//    
	if(((dev.Status & (1 << STATUS_BIT_MAIN_INIT)) != 0) && (CntSec >= INIT_MODE_TIME)){
 800369a:	4a12      	ldr	r2, [pc, #72]	; (80036e4 <dev_proc+0x68>)
 800369c:	2396      	movs	r3, #150	; 0x96
 800369e:	005b      	lsls	r3, r3, #1
 80036a0:	5ad3      	ldrh	r3, [r2, r3]
 80036a2:	07da      	lsls	r2, r3, #31
 80036a4:	d515      	bpl.n	80036d2 <dev_proc+0x56>
 80036a6:	4a10      	ldr	r2, [pc, #64]	; (80036e8 <dev_proc+0x6c>)
 80036a8:	6812      	ldr	r2, [r2, #0]
 80036aa:	2a04      	cmp	r2, #4
 80036ac:	dd11      	ble.n	80036d2 <dev_proc+0x56>
		dev.Status &=~ (1 << STATUS_BIT_MAIN_INIT);
 80036ae:	2201      	movs	r2, #1
 80036b0:	4393      	bics	r3, r2
 80036b2:	4a0c      	ldr	r2, [pc, #48]	; (80036e4 <dev_proc+0x68>)
 80036b4:	2196      	movs	r1, #150	; 0x96
 80036b6:	0049      	lsls	r1, r1, #1
 80036b8:	5253      	strh	r3, [r2, r1]
		dev.Status |= (1 << STATUS_BIT_MAIN_RUN);
 80036ba:	2002      	movs	r0, #2
 80036bc:	4303      	orrs	r3, r0
 80036be:	5253      	strh	r3, [r2, r1]
		dev.RegInput.TimeToOffHeat = 0;
 80036c0:	238c      	movs	r3, #140	; 0x8c
 80036c2:	005b      	lsls	r3, r3, #1
 80036c4:	2100      	movs	r1, #0
 80036c6:	52d1      	strh	r1, [r2, r3]
		//   
		SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 80036c8:	4a08      	ldr	r2, [pc, #32]	; (80036ec <dev_proc+0x70>)
 80036ca:	6813      	ldr	r3, [r2, #0]
 80036cc:	3102      	adds	r1, #2
 80036ce:	438b      	bics	r3, r1
 80036d0:	6013      	str	r3, [r2, #0]
	}

	serviceTimerProc();
 80036d2:	f7ff ff35 	bl	8003540 <serviceTimerProc>

	mbHoldDevStatus = dev.Status;
 80036d6:	4a03      	ldr	r2, [pc, #12]	; (80036e4 <dev_proc+0x68>)
 80036d8:	2396      	movs	r3, #150	; 0x96
 80036da:	005b      	lsls	r3, r3, #1
 80036dc:	5ad2      	ldrh	r2, [r2, r3]
 80036de:	4b04      	ldr	r3, [pc, #16]	; (80036f0 <dev_proc+0x74>)
 80036e0:	801a      	strh	r2, [r3, #0]
		d_printf("(%04X %04X) %04X %04X", ADC_in_Temper, ADC_in[0], ADC_in[1], ADC_in[2]);
		d_printf(" |  (TV:%05d) TIA:%05d V:%05d T_LMP:%02d (T_MPU:%02d)", ADC_in_mVolt_Temper, ADC_in_mVolt_TIA,  ADC_in_RefVoltage, LMP_temper, ADC_in_Celsius);
#endif
#endif

}
 80036e2:	bd10      	pop	{r4, pc}
 80036e4:	20000404 	.word	0x20000404
 80036e8:	200003ec 	.word	0x200003ec
 80036ec:	e000e010 	.word	0xe000e010
 80036f0:	20000558 	.word	0x20000558

080036f4 <Adc_Eoc_Callback>:
  return (READ_BIT(ADCx->ISR, LL_ADC_FLAG_EOS) == (LL_ADC_FLAG_EOS));
 80036f4:	4b0d      	ldr	r3, [pc, #52]	; (800372c <Adc_Eoc_Callback+0x38>)
 80036f6:	681b      	ldr	r3, [r3, #0]

//==============================================================================
void Adc_Eoc_Callback(void)
{

	if(LL_ADC_IsActiveFlag_EOS(ADC1)){
 80036f8:	071b      	lsls	r3, r3, #28
 80036fa:	d502      	bpl.n	8003702 <Adc_Eoc_Callback+0xe>
		adc_cnt = 2;
 80036fc:	4b0c      	ldr	r3, [pc, #48]	; (8003730 <Adc_Eoc_Callback+0x3c>)
 80036fe:	2202      	movs	r2, #2
 8003700:	701a      	strb	r2, [r3, #0]
	}

	ADC_in[adc_cnt] = LL_ADC_REG_ReadConversionData12(ADC1);
 8003702:	4b0b      	ldr	r3, [pc, #44]	; (8003730 <Adc_Eoc_Callback+0x3c>)
 8003704:	781b      	ldrb	r3, [r3, #0]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 8003706:	4a09      	ldr	r2, [pc, #36]	; (800372c <Adc_Eoc_Callback+0x38>)
 8003708:	6c10      	ldr	r0, [r2, #64]	; 0x40
 800370a:	005a      	lsls	r2, r3, #1
 800370c:	4909      	ldr	r1, [pc, #36]	; (8003734 <Adc_Eoc_Callback+0x40>)
 800370e:	5288      	strh	r0, [r1, r2]

	if(adc_cnt >= 2){
 8003710:	2b01      	cmp	r3, #1
 8003712:	d906      	bls.n	8003722 <Adc_Eoc_Callback+0x2e>

		f_AdcCycleEnd = TRUE;
 8003714:	4b08      	ldr	r3, [pc, #32]	; (8003738 <Adc_Eoc_Callback+0x44>)
 8003716:	2201      	movs	r2, #1
 8003718:	701a      	strb	r2, [r3, #0]
		adc_cnt = 0;
 800371a:	4b05      	ldr	r3, [pc, #20]	; (8003730 <Adc_Eoc_Callback+0x3c>)
 800371c:	2200      	movs	r2, #0
 800371e:	701a      	strb	r2, [r3, #0]

		adc_cnt++;

	}

}
 8003720:	4770      	bx	lr
		adc_cnt++;
 8003722:	3301      	adds	r3, #1
 8003724:	4a02      	ldr	r2, [pc, #8]	; (8003730 <Adc_Eoc_Callback+0x3c>)
 8003726:	7013      	strb	r3, [r2, #0]
}
 8003728:	e7fa      	b.n	8003720 <Adc_Eoc_Callback+0x2c>
 800372a:	46c0      	nop			; (mov r8, r8)
 800372c:	40012400 	.word	0x40012400
 8003730:	20000400 	.word	0x20000400
 8003734:	200003e4 	.word	0x200003e4
 8003738:	20000534 	.word	0x20000534

0800373c <Adc_read_data>:
#endif

#ifdef CONFIG_PI
uint16_t ads0, ads1;
void Adc_read_data(void)
{
 800373c:	b570      	push	{r4, r5, r6, lr}
	ADC_in_RefVoltage = __LL_ADC_CALC_VREFANALOG_VOLTAGE(ADC_in[1], LL_ADC_RESOLUTION_12B);
 800373e:	4b24      	ldr	r3, [pc, #144]	; (80037d0 <Adc_read_data+0x94>)
 8003740:	8818      	ldrh	r0, [r3, #0]
 8003742:	4c24      	ldr	r4, [pc, #144]	; (80037d4 <Adc_read_data+0x98>)
 8003744:	4360      	muls	r0, r4
 8003746:	4d24      	ldr	r5, [pc, #144]	; (80037d8 <Adc_read_data+0x9c>)
 8003748:	8869      	ldrh	r1, [r5, #2]
 800374a:	f7fc fcef 	bl	800012c <__udivsi3>
 800374e:	4b23      	ldr	r3, [pc, #140]	; (80037dc <Adc_read_data+0xa0>)
 8003750:	6018      	str	r0, [r3, #0]
	ADC_in_Celsius = 10 * __LL_ADC_CALC_TEMPERATURE(ADC_in_RefVoltage, ADC_in[2], LL_ADC_RESOLUTION_12B);
 8003752:	88ab      	ldrh	r3, [r5, #4]
 8003754:	4358      	muls	r0, r3
 8003756:	0021      	movs	r1, r4
 8003758:	f7fc fce8 	bl	800012c <__udivsi3>
 800375c:	4b20      	ldr	r3, [pc, #128]	; (80037e0 <Adc_read_data+0xa4>)
 800375e:	881a      	ldrh	r2, [r3, #0]
 8003760:	1a83      	subs	r3, r0, r2
 8003762:	2064      	movs	r0, #100	; 0x64
 8003764:	4358      	muls	r0, r3
 8003766:	4b1f      	ldr	r3, [pc, #124]	; (80037e4 <Adc_read_data+0xa8>)
 8003768:	8819      	ldrh	r1, [r3, #0]
 800376a:	1a89      	subs	r1, r1, r2
 800376c:	f7fc fd68 	bl	8000240 <__divsi3>
 8003770:	0083      	lsls	r3, r0, #2
 8003772:	18c0      	adds	r0, r0, r3
 8003774:	0040      	lsls	r0, r0, #1
 8003776:	302d      	adds	r0, #45	; 0x2d
 8003778:	30ff      	adds	r0, #255	; 0xff
 800377a:	4e1b      	ldr	r6, [pc, #108]	; (80037e8 <Adc_read_data+0xac>)
 800377c:	8030      	strh	r0, [r6, #0]

	dev.RegInput.ADC_0 = ADS_Read_adc(ADS_CONFIG_REG_PGA_0_256V);
 800377e:	20a0      	movs	r0, #160	; 0xa0
 8003780:	0100      	lsls	r0, r0, #4
 8003782:	f7ff fe1d 	bl	80033c0 <ADS_Read_adc>
 8003786:	4c19      	ldr	r4, [pc, #100]	; (80037ec <Adc_read_data+0xb0>)
 8003788:	2591      	movs	r5, #145	; 0x91
 800378a:	006d      	lsls	r5, r5, #1
 800378c:	5360      	strh	r0, [r4, r5]
	dev.RegInput.Volt_Sens = ADS_Read_volt(dev.RegInput.ADC_0);
 800378e:	f7ff fe1d 	bl	80033cc <ADS_Read_volt>
 8003792:	0002      	movs	r2, r0
 8003794:	23fe      	movs	r3, #254	; 0xfe
 8003796:	52e0      	strh	r0, [r4, r3]
	dev.RegInput.TempSensor = ADC_in_Celsius;
 8003798:	2100      	movs	r1, #0
 800379a:	5e73      	ldrsh	r3, [r6, r1]
 800379c:	21fc      	movs	r1, #252	; 0xfc
 800379e:	5263      	strh	r3, [r4, r1]
//	ads0 = ADS_Read_Diff(ADS_CONFIG_REG_MUX_DIF_0_N, ADS_CONFIG_REG_PGA_0_256V);
//	ads1 = ADS_Read_Diff(ADS_CONFIG_REG_MUX_DIF_1_N, ADS_CONFIG_REG_PGA_0_256V);
#define DEBUG_ADS1115
#ifdef DEBUG_ADS1115
#ifdef DEBUG_MY
		d_printf("ADC - %05d Volt - %05d Temp:%d", dev.RegInput.ADC_0, dev.RegInput.Volt_Sens,  dev.RegInput.TempSensor);
 80037a0:	5b61      	ldrh	r1, [r4, r5]
 80037a2:	4813      	ldr	r0, [pc, #76]	; (80037f0 <Adc_read_data+0xb4>)
 80037a4:	f7ff f972 	bl	8002a8c <d_printf>
		d_printf("\n\r");
 80037a8:	4812      	ldr	r0, [pc, #72]	; (80037f4 <Adc_read_data+0xb8>)
 80037aa:	f7ff f96f 	bl	8002a8c <d_printf>
#endif
#endif
	SetGasValue();
 80037ae:	f7ff f8bd 	bl	800292c <SetGasValue>
	//--------------------------------------------------------------------
	//     
	if(dev.Config.Unit & (1 << CFG_UNIT_VALUE_vol)){
 80037b2:	88e3      	ldrh	r3, [r4, #6]
 80037b4:	07db      	lsls	r3, r3, #31
 80037b6:	d50a      	bpl.n	80037ce <Adc_read_data+0x92>
		dev.RegInput.dwValue_mg_m3 = (dev.RegInput.Value*dev.Config.ScaleKoef)/10;
 80037b8:	4c0c      	ldr	r4, [pc, #48]	; (80037ec <Adc_read_data+0xb0>)
 80037ba:	23f6      	movs	r3, #246	; 0xf6
 80037bc:	5ae3      	ldrh	r3, [r4, r3]
 80037be:	8e60      	ldrh	r0, [r4, #50]	; 0x32
 80037c0:	4358      	muls	r0, r3
 80037c2:	210a      	movs	r1, #10
 80037c4:	f7fc fd3c 	bl	8000240 <__divsi3>
 80037c8:	238a      	movs	r3, #138	; 0x8a
 80037ca:	005b      	lsls	r3, r3, #1
 80037cc:	50e0      	str	r0, [r4, r3]
	}
}
 80037ce:	bd70      	pop	{r4, r5, r6, pc}
 80037d0:	1ff80078 	.word	0x1ff80078
 80037d4:	00000bb8 	.word	0x00000bb8
 80037d8:	200003e4 	.word	0x200003e4
 80037dc:	20000020 	.word	0x20000020
 80037e0:	1ff8007a 	.word	0x1ff8007a
 80037e4:	1ff8007e 	.word	0x1ff8007e
 80037e8:	200003ea 	.word	0x200003ea
 80037ec:	20000404 	.word	0x20000404
 80037f0:	08005210 	.word	0x08005210
 80037f4:	08005178 	.word	0x08005178

080037f8 <mb_crc>:
}

//==============================================================================

uint16_t mb_crc(uint8_t *buf, int len)
{
 80037f8:	b530      	push	{r4, r5, lr}
 80037fa:	0005      	movs	r5, r0
 80037fc:	000c      	movs	r4, r1
	uint16_t crc = 0xFFFF;

	for (int pos = 0; pos < len; pos++)
 80037fe:	2100      	movs	r1, #0
	uint16_t crc = 0xFFFF;
 8003800:	480a      	ldr	r0, [pc, #40]	; (800382c <mb_crc+0x34>)
	for (int pos = 0; pos < len; pos++)
 8003802:	e00b      	b.n	800381c <mb_crc+0x24>
			if ((crc & 0x0001) != 0) {
				crc >>= 1;
				crc ^= 0xA001;
			}
			else
				crc >>= 1;
 8003804:	0840      	lsrs	r0, r0, #1
		for (int i = 8; i != 0; i--) {
 8003806:	3b01      	subs	r3, #1
 8003808:	2b00      	cmp	r3, #0
 800380a:	d006      	beq.n	800381a <mb_crc+0x22>
			if ((crc & 0x0001) != 0) {
 800380c:	07c2      	lsls	r2, r0, #31
 800380e:	d5f9      	bpl.n	8003804 <mb_crc+0xc>
				crc >>= 1;
 8003810:	0840      	lsrs	r0, r0, #1
				crc ^= 0xA001;
 8003812:	4a07      	ldr	r2, [pc, #28]	; (8003830 <mb_crc+0x38>)
 8003814:	4050      	eors	r0, r2
 8003816:	b280      	uxth	r0, r0
 8003818:	e7f5      	b.n	8003806 <mb_crc+0xe>
	for (int pos = 0; pos < len; pos++)
 800381a:	3101      	adds	r1, #1
 800381c:	42a1      	cmp	r1, r4
 800381e:	da03      	bge.n	8003828 <mb_crc+0x30>
		crc ^= (uint16_t)buf[pos];
 8003820:	5c6b      	ldrb	r3, [r5, r1]
 8003822:	4058      	eors	r0, r3
		for (int i = 8; i != 0; i--) {
 8003824:	2308      	movs	r3, #8
 8003826:	e7ef      	b.n	8003808 <mb_crc+0x10>
		}
	}

	return crc;
}
 8003828:	bd30      	pop	{r4, r5, pc}
 800382a:	46c0      	nop			; (mov r8, r8)
 800382c:	0000ffff 	.word	0x0000ffff
 8003830:	ffffa001 	.word	0xffffa001

08003834 <modbusSet>:

//==============================================================================

void modbusSet(void){

	if(mbUnlock){
 8003834:	4b12      	ldr	r3, [pc, #72]	; (8003880 <modbusSet+0x4c>)
 8003836:	781b      	ldrb	r3, [r3, #0]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d014      	beq.n	8003866 <modbusSet+0x32>
		AccessCode = 1;
 800383c:	4b11      	ldr	r3, [pc, #68]	; (8003884 <modbusSet+0x50>)
 800383e:	2201      	movs	r2, #1
 8003840:	801a      	strh	r2, [r3, #0]
	else{
		AccessCode = 0;
	}


	if(mbServiceMode){
 8003842:	4b11      	ldr	r3, [pc, #68]	; (8003888 <modbusSet+0x54>)
 8003844:	781b      	ldrb	r3, [r3, #0]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d011      	beq.n	800386e <modbusSet+0x3a>
		dev.Status |= (1 << STATUS_BIT_MAIN_MODE);
 800384a:	4910      	ldr	r1, [pc, #64]	; (800388c <modbusSet+0x58>)
 800384c:	2296      	movs	r2, #150	; 0x96
 800384e:	0052      	lsls	r2, r2, #1
 8003850:	5a8b      	ldrh	r3, [r1, r2]
 8003852:	2004      	movs	r0, #4
 8003854:	4303      	orrs	r3, r0
 8003856:	528b      	strh	r3, [r1, r2]
	}else{
		dev.Status &=~ (1 << STATUS_BIT_MAIN_MODE);
	}

	mbHoldDevStatus = dev.Status;
 8003858:	4a0c      	ldr	r2, [pc, #48]	; (800388c <modbusSet+0x58>)
 800385a:	2396      	movs	r3, #150	; 0x96
 800385c:	005b      	lsls	r3, r3, #1
 800385e:	5ad2      	ldrh	r2, [r2, r3]
 8003860:	4b0b      	ldr	r3, [pc, #44]	; (8003890 <modbusSet+0x5c>)
 8003862:	801a      	strh	r2, [r3, #0]

}
 8003864:	4770      	bx	lr
		AccessCode = 0;
 8003866:	4b07      	ldr	r3, [pc, #28]	; (8003884 <modbusSet+0x50>)
 8003868:	2200      	movs	r2, #0
 800386a:	801a      	strh	r2, [r3, #0]
 800386c:	e7e9      	b.n	8003842 <modbusSet+0xe>
		dev.Status &=~ (1 << STATUS_BIT_MAIN_MODE);
 800386e:	4907      	ldr	r1, [pc, #28]	; (800388c <modbusSet+0x58>)
 8003870:	2296      	movs	r2, #150	; 0x96
 8003872:	0052      	lsls	r2, r2, #1
 8003874:	5a8b      	ldrh	r3, [r1, r2]
 8003876:	2004      	movs	r0, #4
 8003878:	4383      	bics	r3, r0
 800387a:	528b      	strh	r3, [r1, r2]
 800387c:	e7ec      	b.n	8003858 <modbusSet+0x24>
 800387e:	46c0      	nop			; (mov r8, r8)
 8003880:	2000055b 	.word	0x2000055b
 8003884:	20000540 	.word	0x20000540
 8003888:	2000055a 	.word	0x2000055a
 800388c:	20000404 	.word	0x20000404
 8003890:	20000558 	.word	0x20000558

08003894 <__CMD_PUT_WORD>:

//==============================================================================

void __CMD_PUT_WORD(uint16_t DATA)
{
	Value[0] = HIBYTE(DATA);
 8003894:	490c      	ldr	r1, [pc, #48]	; (80038c8 <__CMD_PUT_WORD+0x34>)
 8003896:	680b      	ldr	r3, [r1, #0]
 8003898:	0a02      	lsrs	r2, r0, #8
 800389a:	701a      	strb	r2, [r3, #0]
	Value[1] = LOBYTE(DATA);
 800389c:	7058      	strb	r0, [r3, #1]

	(*CountByte) += 2;		Count --;	Value +=2;	AnswerLen += 2;
 800389e:	4a0b      	ldr	r2, [pc, #44]	; (80038cc <__CMD_PUT_WORD+0x38>)
 80038a0:	6810      	ldr	r0, [r2, #0]
 80038a2:	7802      	ldrb	r2, [r0, #0]
 80038a4:	3202      	adds	r2, #2
 80038a6:	7002      	strb	r2, [r0, #0]
 80038a8:	4809      	ldr	r0, [pc, #36]	; (80038d0 <__CMD_PUT_WORD+0x3c>)
 80038aa:	8802      	ldrh	r2, [r0, #0]
 80038ac:	3a01      	subs	r2, #1
 80038ae:	8002      	strh	r2, [r0, #0]
 80038b0:	3302      	adds	r3, #2
 80038b2:	600b      	str	r3, [r1, #0]
 80038b4:	4a07      	ldr	r2, [pc, #28]	; (80038d4 <__CMD_PUT_WORD+0x40>)
 80038b6:	7813      	ldrb	r3, [r2, #0]
 80038b8:	3302      	adds	r3, #2
 80038ba:	7013      	strb	r3, [r2, #0]
	Address ++;
 80038bc:	4a06      	ldr	r2, [pc, #24]	; (80038d8 <__CMD_PUT_WORD+0x44>)
 80038be:	8813      	ldrh	r3, [r2, #0]
 80038c0:	3301      	adds	r3, #1
 80038c2:	8013      	strh	r3, [r2, #0]
}
 80038c4:	4770      	bx	lr
 80038c6:	46c0      	nop			; (mov r8, r8)
 80038c8:	20000554 	.word	0x20000554
 80038cc:	2000054c 	.word	0x2000054c
 80038d0:	20000548 	.word	0x20000548
 80038d4:	20000546 	.word	0x20000546
 80038d8:	20000544 	.word	0x20000544

080038dc <CmdFunc3>:

//--------------------------------------------------------------------------------------------------------------------------------------
//    HOLD

uint32_t CmdFunc3(uint8_t *mas, uint32_t len, uint8_t *out)
{
 80038dc:	b510      	push	{r4, lr}
 80038de:	0014      	movs	r4, r2
	//	tmp = 0;
	//	wModeCalib = st_dgs_state.ModeCalib;

	out[0] = mas[0];	//  
 80038e0:	7803      	ldrb	r3, [r0, #0]
 80038e2:	7013      	strb	r3, [r2, #0]
	out[1] = mas[1];	// 
 80038e4:	7843      	ldrb	r3, [r0, #1]
 80038e6:	7053      	strb	r3, [r2, #1]

	CMD_LOAD_WORD(mas+2, Address);	//   
 80038e8:	4b29      	ldr	r3, [pc, #164]	; (8003990 <CmdFunc3+0xb4>)
 80038ea:	7882      	ldrb	r2, [r0, #2]
 80038ec:	705a      	strb	r2, [r3, #1]
 80038ee:	78c2      	ldrb	r2, [r0, #3]
 80038f0:	701a      	strb	r2, [r3, #0]
	CMD_LOAD_WORD(mas+4, Count);	//  
 80038f2:	4b28      	ldr	r3, [pc, #160]	; (8003994 <CmdFunc3+0xb8>)
 80038f4:	7902      	ldrb	r2, [r0, #4]
 80038f6:	705a      	strb	r2, [r3, #1]
 80038f8:	7942      	ldrb	r2, [r0, #5]
 80038fa:	701a      	strb	r2, [r3, #0]

	Value		= (BYTE*)&(out[3]);	//  
 80038fc:	1ce1      	adds	r1, r4, #3
 80038fe:	4a26      	ldr	r2, [pc, #152]	; (8003998 <CmdFunc3+0xbc>)
 8003900:	6011      	str	r1, [r2, #0]
	CountByte	= &(out[2]);		// 
 8003902:	1ca1      	adds	r1, r4, #2
 8003904:	4a25      	ldr	r2, [pc, #148]	; (800399c <CmdFunc3+0xc0>)
 8003906:	6011      	str	r1, [r2, #0]
	AnswerLen	= 3;				//   ( )
 8003908:	4a25      	ldr	r2, [pc, #148]	; (80039a0 <CmdFunc3+0xc4>)
 800390a:	2103      	movs	r1, #3
 800390c:	7011      	strb	r1, [r2, #0]
	*CountByte = 0;
 800390e:	2200      	movs	r2, #0
 8003910:	70a2      	strb	r2, [r4, #2]
	//------------------------------------------------------------------------------------------------------------------
	if( !Count || (Count > 125) )
 8003912:	881a      	ldrh	r2, [r3, #0]
 8003914:	1e53      	subs	r3, r2, #1
 8003916:	b29b      	uxth	r3, r3
 8003918:	2b7c      	cmp	r3, #124	; 0x7c
 800391a:	d814      	bhi.n	8003946 <CmdFunc3+0x6a>
	}
	//------------------------------------------------------------------------------------------------------------------
	do
	{
#if DEF_REG_ADR_BASE_x03 > 0
		if( Address < DEF_REG_ADR_BASE_x03 ) break;
 800391c:	4b1c      	ldr	r3, [pc, #112]	; (8003990 <CmdFunc3+0xb4>)
 800391e:	881b      	ldrh	r3, [r3, #0]
 8003920:	2180      	movs	r1, #128	; 0x80
 8003922:	0149      	lsls	r1, r1, #5
 8003924:	428b      	cmp	r3, r1
 8003926:	d323      	bcc.n	8003970 <CmdFunc3+0x94>
#endif
		if( Address >= (DEF_REG_ADR_BASE_x03 + DEF_REG_CNT_x03) ) break;
 8003928:	491e      	ldr	r1, [pc, #120]	; (80039a4 <CmdFunc3+0xc8>)
 800392a:	428b      	cmp	r3, r1
 800392c:	d820      	bhi.n	8003970 <CmdFunc3+0x94>
		if( Count > DEF_REG_CNT_x03 ) break;
 800392e:	2a7a      	cmp	r2, #122	; 0x7a
 8003930:	d81e      	bhi.n	8003970 <CmdFunc3+0x94>
		if( (Address + Count) > (DEF_REG_ADR_BASE_x03 + DEF_REG_CNT_x03) ) break;
 8003932:	189a      	adds	r2, r3, r2
 8003934:	491c      	ldr	r1, [pc, #112]	; (80039a8 <CmdFunc3+0xcc>)
 8003936:	428a      	cmp	r2, r1
 8003938:	dc1a      	bgt.n	8003970 <CmdFunc3+0x94>
#if DEF_REG_ADR_BASE_x03 > 0
		Address -= DEF_REG_ADR_BASE_x03;
 800393a:	4a1c      	ldr	r2, [pc, #112]	; (80039ac <CmdFunc3+0xd0>)
 800393c:	4694      	mov	ip, r2
 800393e:	4463      	add	r3, ip
 8003940:	4a13      	ldr	r2, [pc, #76]	; (8003990 <CmdFunc3+0xb4>)
 8003942:	8013      	strh	r3, [r2, #0]
		//#define MB_READ_DBG

#ifdef MB_READ_DBG
		d_printf("\n\r%02x CMD Modbus 3 (%02d) : read adr %03x : data ", mas[0], Count, Address);
#endif
		while( Count )
 8003944:	e010      	b.n	8003968 <CmdFunc3+0x8c>
		out[1] |= 0x80;
 8003946:	7862      	ldrb	r2, [r4, #1]
 8003948:	2380      	movs	r3, #128	; 0x80
 800394a:	425b      	negs	r3, r3
 800394c:	4313      	orrs	r3, r2
 800394e:	7063      	strb	r3, [r4, #1]
		out[2] = ERROR_Illegal_Data_Address;
 8003950:	2302      	movs	r3, #2
 8003952:	70a3      	strb	r3, [r4, #2]
		return(3);
 8003954:	2003      	movs	r0, #3
 8003956:	e011      	b.n	800397c <CmdFunc3+0xa0>
		{
#ifdef MB_READ_DBG
			d_printf(" %04x", *reg_x03[ Address ].pVar);
#endif
			CMD_PUT_WORD( *reg_x03[ Address ].pVar );
 8003958:	4b0d      	ldr	r3, [pc, #52]	; (8003990 <CmdFunc3+0xb4>)
 800395a:	881b      	ldrh	r3, [r3, #0]
 800395c:	00db      	lsls	r3, r3, #3
 800395e:	4a14      	ldr	r2, [pc, #80]	; (80039b0 <CmdFunc3+0xd4>)
 8003960:	589b      	ldr	r3, [r3, r2]
 8003962:	8818      	ldrh	r0, [r3, #0]
 8003964:	f7ff ff96 	bl	8003894 <__CMD_PUT_WORD>
		while( Count )
 8003968:	4b0a      	ldr	r3, [pc, #40]	; (8003994 <CmdFunc3+0xb8>)
 800396a:	881b      	ldrh	r3, [r3, #0]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d1f3      	bne.n	8003958 <CmdFunc3+0x7c>
		}

	} while(0);
	//------------------------------------------------------------------------------------------------------------------
	if( Count )
 8003970:	4b08      	ldr	r3, [pc, #32]	; (8003994 <CmdFunc3+0xb8>)
 8003972:	881b      	ldrh	r3, [r3, #0]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d102      	bne.n	800397e <CmdFunc3+0xa2>
		out[1] |= 0x80;
		out[2] = ERROR_Illegal_Data_Address;
		return(3);
	}
	//------------------------------------------------------------------------------------------------------------------
	return( AnswerLen );
 8003978:	4b09      	ldr	r3, [pc, #36]	; (80039a0 <CmdFunc3+0xc4>)
 800397a:	7818      	ldrb	r0, [r3, #0]
}
 800397c:	bd10      	pop	{r4, pc}
		out[1] |= 0x80;
 800397e:	7862      	ldrb	r2, [r4, #1]
 8003980:	2380      	movs	r3, #128	; 0x80
 8003982:	425b      	negs	r3, r3
 8003984:	4313      	orrs	r3, r2
 8003986:	7063      	strb	r3, [r4, #1]
		out[2] = ERROR_Illegal_Data_Address;
 8003988:	2302      	movs	r3, #2
 800398a:	70a3      	strb	r3, [r4, #2]
		return(3);
 800398c:	2003      	movs	r0, #3
 800398e:	e7f5      	b.n	800397c <CmdFunc3+0xa0>
 8003990:	20000544 	.word	0x20000544
 8003994:	20000548 	.word	0x20000548
 8003998:	20000554 	.word	0x20000554
 800399c:	2000054c 	.word	0x2000054c
 80039a0:	20000546 	.word	0x20000546
 80039a4:	00001079 	.word	0x00001079
 80039a8:	0000107a 	.word	0x0000107a
 80039ac:	fffff000 	.word	0xfffff000
 80039b0:	08005318 	.word	0x08005318

080039b4 <CmdFunc4>:

//======================================================================================================================================
//    INPUT

uint32_t CmdFunc4(uint8_t *mas, uint32_t len, uint8_t *out)
{
 80039b4:	b510      	push	{r4, lr}
 80039b6:	0014      	movs	r4, r2

	//	tmp = 0;
	out[0] = mas[0];	//  
 80039b8:	7803      	ldrb	r3, [r0, #0]
 80039ba:	7013      	strb	r3, [r2, #0]
	out[1] = mas[1];	// 
 80039bc:	7843      	ldrb	r3, [r0, #1]
 80039be:	7053      	strb	r3, [r2, #1]

	CMD_LOAD_WORD(mas+2, Address);		//   
 80039c0:	4b24      	ldr	r3, [pc, #144]	; (8003a54 <CmdFunc4+0xa0>)
 80039c2:	7882      	ldrb	r2, [r0, #2]
 80039c4:	705a      	strb	r2, [r3, #1]
 80039c6:	78c2      	ldrb	r2, [r0, #3]
 80039c8:	701a      	strb	r2, [r3, #0]
	CMD_LOAD_WORD(mas+4, Count);		//  
 80039ca:	4b23      	ldr	r3, [pc, #140]	; (8003a58 <CmdFunc4+0xa4>)
 80039cc:	7902      	ldrb	r2, [r0, #4]
 80039ce:	705a      	strb	r2, [r3, #1]
 80039d0:	7942      	ldrb	r2, [r0, #5]
 80039d2:	701a      	strb	r2, [r3, #0]

	Value		= (BYTE*)&(out[3]);		//  
 80039d4:	1ce1      	adds	r1, r4, #3
 80039d6:	4a21      	ldr	r2, [pc, #132]	; (8003a5c <CmdFunc4+0xa8>)
 80039d8:	6011      	str	r1, [r2, #0]
	CountByte	= &(out[2]);			// 
 80039da:	1ca1      	adds	r1, r4, #2
 80039dc:	4a20      	ldr	r2, [pc, #128]	; (8003a60 <CmdFunc4+0xac>)
 80039de:	6011      	str	r1, [r2, #0]
	AnswerLen	= 3;					//   ( )
 80039e0:	4a20      	ldr	r2, [pc, #128]	; (8003a64 <CmdFunc4+0xb0>)
 80039e2:	2103      	movs	r1, #3
 80039e4:	7011      	strb	r1, [r2, #0]
	*CountByte = 0;
 80039e6:	2200      	movs	r2, #0
 80039e8:	70a2      	strb	r2, [r4, #2]
	//------------------------------------------------------------------------------------------------------------------
	if( !Count || (Count > 125) )
 80039ea:	881a      	ldrh	r2, [r3, #0]
 80039ec:	1e53      	subs	r3, r2, #1
 80039ee:	b29b      	uxth	r3, r3
 80039f0:	2b7c      	cmp	r3, #124	; 0x7c
 80039f2:	d80f      	bhi.n	8003a14 <CmdFunc4+0x60>
	{
		/*if( Count > DEF_REG_CNT_x04 ) break;
		if( (Address + Count) > DEF_REG_CNT_x04 ) break;*/

		if( Address < DEF_REG_ADR_BASE_x04 ) break;
		if( Address >= (DEF_REG_ADR_BASE_x04 + DEF_REG_CNT_x04) ) break;
 80039f4:	4b17      	ldr	r3, [pc, #92]	; (8003a54 <CmdFunc4+0xa0>)
 80039f6:	881b      	ldrh	r3, [r3, #0]
 80039f8:	2b31      	cmp	r3, #49	; 0x31
 80039fa:	d804      	bhi.n	8003a06 <CmdFunc4+0x52>
		if( Count > DEF_REG_CNT_x04 ) break;
 80039fc:	2a32      	cmp	r2, #50	; 0x32
 80039fe:	d802      	bhi.n	8003a06 <CmdFunc4+0x52>
		if( (Address + Count) > (DEF_REG_ADR_BASE_x04 + DEF_REG_CNT_x04) ) break;
 8003a00:	189b      	adds	r3, r3, r2
 8003a02:	2b32      	cmp	r3, #50	; 0x32
 8003a04:	dd17      	ble.n	8003a36 <CmdFunc4+0x82>
#endif
			CMD_PUT_WORD( *reg_x04[ Address ] );
		}
	} while(0);
	//-----------------------------------------------------------------------------------------------------------------
	if(Count)
 8003a06:	4b14      	ldr	r3, [pc, #80]	; (8003a58 <CmdFunc4+0xa4>)
 8003a08:	881b      	ldrh	r3, [r3, #0]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d118      	bne.n	8003a40 <CmdFunc4+0x8c>
		out[1] |= 0x80;
		out[2] = ERROR_Illegal_Data_Address;
		return(3);
	}
	//------------------------------------------------------------------------------------------------------------------
	return(AnswerLen);
 8003a0e:	4b15      	ldr	r3, [pc, #84]	; (8003a64 <CmdFunc4+0xb0>)
 8003a10:	7818      	ldrb	r0, [r3, #0]
}
 8003a12:	bd10      	pop	{r4, pc}
		out[1] |= 0x80;
 8003a14:	7862      	ldrb	r2, [r4, #1]
 8003a16:	2380      	movs	r3, #128	; 0x80
 8003a18:	425b      	negs	r3, r3
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	7063      	strb	r3, [r4, #1]
		out[2] = ERROR_Illegal_Data_Address;
 8003a1e:	2302      	movs	r3, #2
 8003a20:	70a3      	strb	r3, [r4, #2]
		return(3);
 8003a22:	2003      	movs	r0, #3
 8003a24:	e7f5      	b.n	8003a12 <CmdFunc4+0x5e>
			CMD_PUT_WORD( *reg_x04[ Address ] );
 8003a26:	4b0b      	ldr	r3, [pc, #44]	; (8003a54 <CmdFunc4+0xa0>)
 8003a28:	881b      	ldrh	r3, [r3, #0]
 8003a2a:	009b      	lsls	r3, r3, #2
 8003a2c:	4a0e      	ldr	r2, [pc, #56]	; (8003a68 <CmdFunc4+0xb4>)
 8003a2e:	589b      	ldr	r3, [r3, r2]
 8003a30:	8818      	ldrh	r0, [r3, #0]
 8003a32:	f7ff ff2f 	bl	8003894 <__CMD_PUT_WORD>
		while( Count )
 8003a36:	4b08      	ldr	r3, [pc, #32]	; (8003a58 <CmdFunc4+0xa4>)
 8003a38:	881b      	ldrh	r3, [r3, #0]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d1f3      	bne.n	8003a26 <CmdFunc4+0x72>
 8003a3e:	e7e2      	b.n	8003a06 <CmdFunc4+0x52>
		out[1] |= 0x80;
 8003a40:	7862      	ldrb	r2, [r4, #1]
 8003a42:	2380      	movs	r3, #128	; 0x80
 8003a44:	425b      	negs	r3, r3
 8003a46:	4313      	orrs	r3, r2
 8003a48:	7063      	strb	r3, [r4, #1]
		out[2] = ERROR_Illegal_Data_Address;
 8003a4a:	2302      	movs	r3, #2
 8003a4c:	70a3      	strb	r3, [r4, #2]
		return(3);
 8003a4e:	2003      	movs	r0, #3
 8003a50:	e7df      	b.n	8003a12 <CmdFunc4+0x5e>
 8003a52:	46c0      	nop			; (mov r8, r8)
 8003a54:	20000544 	.word	0x20000544
 8003a58:	20000548 	.word	0x20000548
 8003a5c:	20000554 	.word	0x20000554
 8003a60:	2000054c 	.word	0x2000054c
 8003a64:	20000546 	.word	0x20000546
 8003a68:	080056e8 	.word	0x080056e8

08003a6c <__CMD_SAVE_WORD>:
void __CMD_SAVE_WORD(TVAR *var)
{
#define DATA	*(var->pVar)
#define SAVE	var->bSave

	HIBYTE(DATA)	= Value[0];
 8003a6c:	4b0c      	ldr	r3, [pc, #48]	; (8003aa0 <__CMD_SAVE_WORD+0x34>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	781a      	ldrb	r2, [r3, #0]
 8003a72:	6801      	ldr	r1, [r0, #0]
 8003a74:	704a      	strb	r2, [r1, #1]
	LOBYTE(DATA)	= Value[1];
 8003a76:	785a      	ldrb	r2, [r3, #1]
 8003a78:	6801      	ldr	r1, [r0, #0]
 8003a7a:	700a      	strb	r2, [r1, #0]
	if(SAVE) Save	= SAVE;
 8003a7c:	7902      	ldrb	r2, [r0, #4]
 8003a7e:	2a00      	cmp	r2, #0
 8003a80:	d001      	beq.n	8003a86 <__CMD_SAVE_WORD+0x1a>
 8003a82:	4908      	ldr	r1, [pc, #32]	; (8003aa4 <__CMD_SAVE_WORD+0x38>)
 8003a84:	700a      	strb	r2, [r1, #0]
	Address ++;
 8003a86:	4908      	ldr	r1, [pc, #32]	; (8003aa8 <__CMD_SAVE_WORD+0x3c>)
 8003a88:	880a      	ldrh	r2, [r1, #0]
 8003a8a:	3201      	adds	r2, #1
 8003a8c:	800a      	strh	r2, [r1, #0]
	Count --;
 8003a8e:	4907      	ldr	r1, [pc, #28]	; (8003aac <__CMD_SAVE_WORD+0x40>)
 8003a90:	880a      	ldrh	r2, [r1, #0]
 8003a92:	3a01      	subs	r2, #1
 8003a94:	800a      	strh	r2, [r1, #0]
	Value += 2;
 8003a96:	3302      	adds	r3, #2
 8003a98:	4a01      	ldr	r2, [pc, #4]	; (8003aa0 <__CMD_SAVE_WORD+0x34>)
 8003a9a:	6013      	str	r3, [r2, #0]

#undef DATA
#undef SAVE
}
 8003a9c:	4770      	bx	lr
 8003a9e:	46c0      	nop			; (mov r8, r8)
 8003aa0:	20000554 	.word	0x20000554
 8003aa4:	20000552 	.word	0x20000552
 8003aa8:	20000544 	.word	0x20000544
 8003aac:	20000548 	.word	0x20000548

08003ab0 <check_block>:
//======================================================================================================================================


//     

BOOL check_block(void){
 8003ab0:	b500      	push	{lr}
 8003ab2:	b083      	sub	sp, #12

	uint16_t tmp;

	if(		( !mbServiceMode && (Address != 0x1000)) || \
 8003ab4:	4b2a      	ldr	r3, [pc, #168]	; (8003b60 <check_block+0xb0>)
 8003ab6:	781b      	ldrb	r3, [r3, #0]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d008      	beq.n	8003ace <check_block+0x1e>
			( !mbUnlock && (Address != 0x1001) && (Address != 0x1000)))
 8003abc:	4b29      	ldr	r3, [pc, #164]	; (8003b64 <check_block+0xb4>)
 8003abe:	781b      	ldrb	r3, [r3, #0]
	if(		( !mbServiceMode && (Address != 0x1000)) || \
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d10a      	bne.n	8003ada <check_block+0x2a>
			( !mbUnlock && (Address != 0x1001) && (Address != 0x1000)))
 8003ac4:	4b28      	ldr	r3, [pc, #160]	; (8003b68 <check_block+0xb8>)
 8003ac6:	881a      	ldrh	r2, [r3, #0]
 8003ac8:	4b28      	ldr	r3, [pc, #160]	; (8003b6c <check_block+0xbc>)
 8003aca:	429a      	cmp	r2, r3
 8003acc:	d005      	beq.n	8003ada <check_block+0x2a>
	if(		( !mbServiceMode && (Address != 0x1000)) || \
 8003ace:	4b26      	ldr	r3, [pc, #152]	; (8003b68 <check_block+0xb8>)
 8003ad0:	881a      	ldrh	r2, [r3, #0]
 8003ad2:	2380      	movs	r3, #128	; 0x80
 8003ad4:	015b      	lsls	r3, r3, #5
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d13e      	bne.n	8003b58 <check_block+0xa8>
		return(FALSE);
	}

	// *}

	HIBYTE(tmp)	= Value[0];
 8003ada:	4b25      	ldr	r3, [pc, #148]	; (8003b70 <check_block+0xc0>)
 8003adc:	681a      	ldr	r2, [r3, #0]
 8003ade:	7811      	ldrb	r1, [r2, #0]
 8003ae0:	466b      	mov	r3, sp
 8003ae2:	71d9      	strb	r1, [r3, #7]
	LOBYTE(tmp)	= Value[1];
 8003ae4:	7852      	ldrb	r2, [r2, #1]
 8003ae6:	719a      	strb	r2, [r3, #6]

	if(Address == 0x1001){
 8003ae8:	4b1f      	ldr	r3, [pc, #124]	; (8003b68 <check_block+0xb8>)
 8003aea:	881b      	ldrh	r3, [r3, #0]
 8003aec:	4a1f      	ldr	r2, [pc, #124]	; (8003b6c <check_block+0xbc>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d011      	beq.n	8003b16 <check_block+0x66>
			return(FALSE);
		}

	}

	if(Address == 0x1000){
 8003af2:	2280      	movs	r2, #128	; 0x80
 8003af4:	0152      	lsls	r2, r2, #5
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d022      	beq.n	8003b40 <check_block+0x90>
			serviceTimerStop();
		}

	}

	if( mbServiceMode || mbUnlock)
 8003afa:	4b19      	ldr	r3, [pc, #100]	; (8003b60 <check_block+0xb0>)
 8003afc:	781b      	ldrb	r3, [r3, #0]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d103      	bne.n	8003b0a <check_block+0x5a>
 8003b02:	4b18      	ldr	r3, [pc, #96]	; (8003b64 <check_block+0xb4>)
 8003b04:	781b      	ldrb	r3, [r3, #0]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d028      	beq.n	8003b5c <check_block+0xac>
	{ //    ,  
		serviceTimerStart( SERVICE_TIME_MODBUS );
 8003b0a:	20f1      	movs	r0, #241	; 0xf1
 8003b0c:	f7ff fcf2 	bl	80034f4 <serviceTimerStart>
	}


	return(TRUE);
 8003b10:	2001      	movs	r0, #1
}
 8003b12:	b003      	add	sp, #12
 8003b14:	bd00      	pop	{pc}
		if((tmp == 0xFACD)){
 8003b16:	466a      	mov	r2, sp
 8003b18:	3206      	adds	r2, #6
 8003b1a:	8812      	ldrh	r2, [r2, #0]
 8003b1c:	4915      	ldr	r1, [pc, #84]	; (8003b74 <check_block+0xc4>)
 8003b1e:	428a      	cmp	r2, r1
 8003b20:	d005      	beq.n	8003b2e <check_block+0x7e>
		}else if(tmp == 0){
 8003b22:	2a00      	cmp	r2, #0
 8003b24:	d107      	bne.n	8003b36 <check_block+0x86>
			mbUnlock = FALSE;
 8003b26:	4a0f      	ldr	r2, [pc, #60]	; (8003b64 <check_block+0xb4>)
 8003b28:	2100      	movs	r1, #0
 8003b2a:	7011      	strb	r1, [r2, #0]
 8003b2c:	e7e1      	b.n	8003af2 <check_block+0x42>
			mbUnlock = TRUE;
 8003b2e:	4a0d      	ldr	r2, [pc, #52]	; (8003b64 <check_block+0xb4>)
 8003b30:	2101      	movs	r1, #1
 8003b32:	7011      	strb	r1, [r2, #0]
 8003b34:	e7dd      	b.n	8003af2 <check_block+0x42>
		}else if(!mbUnlock){
 8003b36:	4a0b      	ldr	r2, [pc, #44]	; (8003b64 <check_block+0xb4>)
 8003b38:	7810      	ldrb	r0, [r2, #0]
 8003b3a:	2800      	cmp	r0, #0
 8003b3c:	d1d9      	bne.n	8003af2 <check_block+0x42>
 8003b3e:	e7e8      	b.n	8003b12 <check_block+0x62>
		if( TESTBIT( tmp, STATUS_BIT_MAIN_MODE))
 8003b40:	466b      	mov	r3, sp
 8003b42:	3306      	adds	r3, #6
 8003b44:	881b      	ldrh	r3, [r3, #0]
 8003b46:	075b      	lsls	r3, r3, #29
 8003b48:	d503      	bpl.n	8003b52 <check_block+0xa2>
			mbServiceMode = TRUE;
 8003b4a:	4b05      	ldr	r3, [pc, #20]	; (8003b60 <check_block+0xb0>)
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	701a      	strb	r2, [r3, #0]
 8003b50:	e7d3      	b.n	8003afa <check_block+0x4a>
			serviceTimerStop();
 8003b52:	f7ff fcd5 	bl	8003500 <serviceTimerStop>
 8003b56:	e7d0      	b.n	8003afa <check_block+0x4a>
		return(FALSE);
 8003b58:	2000      	movs	r0, #0
 8003b5a:	e7da      	b.n	8003b12 <check_block+0x62>
	return(TRUE);
 8003b5c:	2001      	movs	r0, #1
 8003b5e:	e7d8      	b.n	8003b12 <check_block+0x62>
 8003b60:	2000055a 	.word	0x2000055a
 8003b64:	2000055b 	.word	0x2000055b
 8003b68:	20000544 	.word	0x20000544
 8003b6c:	00001001 	.word	0x00001001
 8003b70:	20000554 	.word	0x20000554
 8003b74:	0000facd 	.word	0x0000facd

08003b78 <modbusCMD>:

//==============================================================================

void modbusCMD(void){
 8003b78:	b500      	push	{lr}
 8003b7a:	b083      	sub	sp, #12

	uint16_t cmd;

	if(Address != 0x1001)
 8003b7c:	4b18      	ldr	r3, [pc, #96]	; (8003be0 <modbusCMD+0x68>)
 8003b7e:	881a      	ldrh	r2, [r3, #0]
 8003b80:	4b18      	ldr	r3, [pc, #96]	; (8003be4 <modbusCMD+0x6c>)
 8003b82:	429a      	cmp	r2, r3
 8003b84:	d127      	bne.n	8003bd6 <modbusCMD+0x5e>
		return;

	HIBYTE(cmd)	= Value[0];
 8003b86:	4b18      	ldr	r3, [pc, #96]	; (8003be8 <modbusCMD+0x70>)
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	7811      	ldrb	r1, [r2, #0]
 8003b8c:	466b      	mov	r3, sp
 8003b8e:	71d9      	strb	r1, [r3, #7]
	LOBYTE(cmd)	= Value[1];
 8003b90:	7852      	ldrb	r2, [r2, #1]
 8003b92:	719a      	strb	r2, [r3, #6]
	HIBYTE(cmd)	= Value[0];
 8003b94:	3306      	adds	r3, #6

	switch(cmd){
 8003b96:	881b      	ldrh	r3, [r3, #0]
 8003b98:	4a14      	ldr	r2, [pc, #80]	; (8003bec <modbusCMD+0x74>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d01d      	beq.n	8003bda <modbusCMD+0x62>
 8003b9e:	d80d      	bhi.n	8003bbc <modbusCMD+0x44>
 8003ba0:	4a13      	ldr	r2, [pc, #76]	; (8003bf0 <modbusCMD+0x78>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d010      	beq.n	8003bc8 <modbusCMD+0x50>
 8003ba6:	4a13      	ldr	r2, [pc, #76]	; (8003bf4 <modbusCMD+0x7c>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d114      	bne.n	8003bd6 <modbusCMD+0x5e>
		eeprom_config_write();
#endif
		break;

	case DEF_CODE_CALIB_GAS_CONC:
		d_printf("\n\rCalib Conc");
 8003bac:	4812      	ldr	r0, [pc, #72]	; (8003bf8 <modbusCMD+0x80>)
 8003bae:	f7fe ff6d 	bl	8002a8c <d_printf>
#ifdef CONFIG_MIPEX
		Mipex_transmit_commmand(COMMAND_CALB_AAAA);
#else
		CalibGasConc();
 8003bb2:	f7fe fdd9 	bl	8002768 <CalibGasConc>
		eeprom_config_write();
 8003bb6:	f7ff f857 	bl	8002c68 <eeprom_config_write>
#endif
		break;
 8003bba:	e00c      	b.n	8003bd6 <modbusCMD+0x5e>
	switch(cmd){
 8003bbc:	4a0f      	ldr	r2, [pc, #60]	; (8003bfc <modbusCMD+0x84>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d109      	bne.n	8003bd6 <modbusCMD+0x5e>

		break;

	case DEF_CODE_SENS_PROFILE_RESTORE:

		factory_config_read();
 8003bc2:	f7ff f87b 	bl	8002cbc <factory_config_read>

		break;
 8003bc6:	e006      	b.n	8003bd6 <modbusCMD+0x5e>
		d_printf("\n\rCalib Zero");
 8003bc8:	480d      	ldr	r0, [pc, #52]	; (8003c00 <modbusCMD+0x88>)
 8003bca:	f7fe ff5f 	bl	8002a8c <d_printf>
		CalibGasZero();
 8003bce:	f7fe fdb7 	bl	8002740 <CalibGasZero>
		eeprom_config_write();
 8003bd2:	f7ff f849 	bl	8002c68 <eeprom_config_write>
#endif
	default:
		break;
	}

}
 8003bd6:	b003      	add	sp, #12
 8003bd8:	bd00      	pop	{pc}
		factory_config_write();
 8003bda:	f7ff f865 	bl	8002ca8 <factory_config_write>
		break;
 8003bde:	e7fa      	b.n	8003bd6 <modbusCMD+0x5e>
 8003be0:	20000544 	.word	0x20000544
 8003be4:	00001001 	.word	0x00001001
 8003be8:	20000554 	.word	0x20000554
 8003bec:	0000abce 	.word	0x0000abce
 8003bf0:	0000185d 	.word	0x0000185d
 8003bf4:	000064c4 	.word	0x000064c4
 8003bf8:	08005240 	.word	0x08005240
 8003bfc:	0000ce4b 	.word	0x0000ce4b
 8003c00:	08005230 	.word	0x08005230

08003c04 <CmdFunc6>:

//--------------------------------------------------------------------------------------------------------------------------------------
//   
uint32_t CmdFunc6(uint8_t *mas, uint32_t len, uint8_t *out)
{
 8003c04:	b570      	push	{r4, r5, r6, lr}
 8003c06:	0004      	movs	r4, r0
 8003c08:	0015      	movs	r5, r2
	Address 	= TO_M_WORD(mas+2);			//   
 8003c0a:	7883      	ldrb	r3, [r0, #2]
 8003c0c:	021b      	lsls	r3, r3, #8
 8003c0e:	78c2      	ldrb	r2, [r0, #3]
 8003c10:	189b      	adds	r3, r3, r2
 8003c12:	4a30      	ldr	r2, [pc, #192]	; (8003cd4 <CmdFunc6+0xd0>)
 8003c14:	8013      	strh	r3, [r2, #0]
	Value		= (BYTE*)&(mas[4]);			//  
 8003c16:	1d02      	adds	r2, r0, #4
 8003c18:	4b2f      	ldr	r3, [pc, #188]	; (8003cd8 <CmdFunc6+0xd4>)
 8003c1a:	601a      	str	r2, [r3, #0]
	Count   	= 1;						//  
 8003c1c:	4b2f      	ldr	r3, [pc, #188]	; (8003cdc <CmdFunc6+0xd8>)
 8003c1e:	2201      	movs	r2, #1
 8003c20:	801a      	strh	r2, [r3, #0]

	memcpy((char*)out, (char*)mas, 6);
 8003c22:	3205      	adds	r2, #5
 8003c24:	0001      	movs	r1, r0
 8003c26:	0028      	movs	r0, r5
 8003c28:	f000 fdd8 	bl	80047dc <memcpy>
	Save = FALSE;
 8003c2c:	4b2c      	ldr	r3, [pc, #176]	; (8003ce0 <CmdFunc6+0xdc>)
 8003c2e:	2200      	movs	r2, #0
 8003c30:	701a      	strb	r2, [r3, #0]
	//------------------------------------------------------------------------------------------------------------------

#define BLOCK_MODBUS

#ifdef BLOCK_MODBUS
	if(!check_block()){
 8003c32:	f7ff ff3d 	bl	8003ab0 <check_block>
 8003c36:	2800      	cmp	r0, #0
 8003c38:	d108      	bne.n	8003c4c <CmdFunc6+0x48>
		out[1] |= 0x80;
 8003c3a:	786a      	ldrb	r2, [r5, #1]
 8003c3c:	2380      	movs	r3, #128	; 0x80
 8003c3e:	425b      	negs	r3, r3
 8003c40:	4313      	orrs	r3, r2
 8003c42:	706b      	strb	r3, [r5, #1]
		out[2] = ERROR_Illegal_Slave_Device_Failure;
 8003c44:	2304      	movs	r3, #4
 8003c46:	70ab      	strb	r3, [r5, #2]
		return(3);
 8003c48:	3003      	adds	r0, #3
		stMain.bUpDate = TRUE;
#endif
	}
	//------------------------------------------------------------------------------------------------------------------
	return(6);
}
 8003c4a:	bd70      	pop	{r4, r5, r6, pc}
	modbusCMD();
 8003c4c:	f7ff ff94 	bl	8003b78 <modbusCMD>
		if( Address < DEF_REG_ADR_BASE_x03 ) break;
 8003c50:	4b20      	ldr	r3, [pc, #128]	; (8003cd4 <CmdFunc6+0xd0>)
 8003c52:	881a      	ldrh	r2, [r3, #0]
 8003c54:	2380      	movs	r3, #128	; 0x80
 8003c56:	015b      	lsls	r3, r3, #5
 8003c58:	429a      	cmp	r2, r3
 8003c5a:	d30a      	bcc.n	8003c72 <CmdFunc6+0x6e>
		if( Address >= (DEF_REG_ADR_BASE_x03 + DEF_REG_CNT_x03) ) break;
 8003c5c:	4b21      	ldr	r3, [pc, #132]	; (8003ce4 <CmdFunc6+0xe0>)
 8003c5e:	429a      	cmp	r2, r3
 8003c60:	d807      	bhi.n	8003c72 <CmdFunc6+0x6e>
		if( Count > DEF_REG_CNT_x03 ) break;
 8003c62:	4b1e      	ldr	r3, [pc, #120]	; (8003cdc <CmdFunc6+0xd8>)
 8003c64:	881b      	ldrh	r3, [r3, #0]
 8003c66:	2b7a      	cmp	r3, #122	; 0x7a
 8003c68:	d803      	bhi.n	8003c72 <CmdFunc6+0x6e>
		if( (Address + Count) > (DEF_REG_ADR_BASE_x03 + DEF_REG_CNT_x03) ) break;
 8003c6a:	18d3      	adds	r3, r2, r3
 8003c6c:	491e      	ldr	r1, [pc, #120]	; (8003ce8 <CmdFunc6+0xe4>)
 8003c6e:	428b      	cmp	r3, r1
 8003c70:	dd0c      	ble.n	8003c8c <CmdFunc6+0x88>
	if( Count )
 8003c72:	4b1a      	ldr	r3, [pc, #104]	; (8003cdc <CmdFunc6+0xd8>)
 8003c74:	881b      	ldrh	r3, [r3, #0]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d020      	beq.n	8003cbc <CmdFunc6+0xb8>
		out[1] |= 0x80;
 8003c7a:	786a      	ldrb	r2, [r5, #1]
 8003c7c:	2380      	movs	r3, #128	; 0x80
 8003c7e:	425b      	negs	r3, r3
 8003c80:	4313      	orrs	r3, r2
 8003c82:	706b      	strb	r3, [r5, #1]
		out[2] = ERROR_Illegal_Data_Address;
 8003c84:	2302      	movs	r3, #2
 8003c86:	70ab      	strb	r3, [r5, #2]
		return(3);
 8003c88:	2003      	movs	r0, #3
 8003c8a:	e7de      	b.n	8003c4a <CmdFunc6+0x46>
		Address -= DEF_REG_ADR_BASE_x03;
 8003c8c:	4b17      	ldr	r3, [pc, #92]	; (8003cec <CmdFunc6+0xe8>)
 8003c8e:	469c      	mov	ip, r3
 8003c90:	4462      	add	r2, ip
 8003c92:	b292      	uxth	r2, r2
 8003c94:	4e0f      	ldr	r6, [pc, #60]	; (8003cd4 <CmdFunc6+0xd0>)
 8003c96:	8032      	strh	r2, [r6, #0]
		d_printf("\n\r%02x CMD Modbus 6 : write adr %03x : data ", mas[0], Address);
 8003c98:	7821      	ldrb	r1, [r4, #0]
 8003c9a:	4815      	ldr	r0, [pc, #84]	; (8003cf0 <CmdFunc6+0xec>)
 8003c9c:	f7fe fef6 	bl	8002a8c <d_printf>
		d_printf(" %02x%02x", Value[0], Value[1]);
 8003ca0:	4b0d      	ldr	r3, [pc, #52]	; (8003cd8 <CmdFunc6+0xd4>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	7819      	ldrb	r1, [r3, #0]
 8003ca6:	785a      	ldrb	r2, [r3, #1]
 8003ca8:	4812      	ldr	r0, [pc, #72]	; (8003cf4 <CmdFunc6+0xf0>)
 8003caa:	f7fe feef 	bl	8002a8c <d_printf>
		CMD_SAVE_WORD( &reg_x03[ Address ] );
 8003cae:	8830      	ldrh	r0, [r6, #0]
 8003cb0:	00c0      	lsls	r0, r0, #3
 8003cb2:	4b11      	ldr	r3, [pc, #68]	; (8003cf8 <CmdFunc6+0xf4>)
 8003cb4:	18c0      	adds	r0, r0, r3
 8003cb6:	f7ff fed9 	bl	8003a6c <__CMD_SAVE_WORD>
 8003cba:	e7da      	b.n	8003c72 <CmdFunc6+0x6e>
	modbusSet();
 8003cbc:	f7ff fdba 	bl	8003834 <modbusSet>
	if(Save)
 8003cc0:	4b07      	ldr	r3, [pc, #28]	; (8003ce0 <CmdFunc6+0xdc>)
 8003cc2:	781b      	ldrb	r3, [r3, #0]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d101      	bne.n	8003ccc <CmdFunc6+0xc8>
	return(6);
 8003cc8:	2006      	movs	r0, #6
 8003cca:	e7be      	b.n	8003c4a <CmdFunc6+0x46>
		eeprom_config_write();
 8003ccc:	f7fe ffcc 	bl	8002c68 <eeprom_config_write>
	return(6);
 8003cd0:	2006      	movs	r0, #6
 8003cd2:	e7ba      	b.n	8003c4a <CmdFunc6+0x46>
 8003cd4:	20000544 	.word	0x20000544
 8003cd8:	20000554 	.word	0x20000554
 8003cdc:	20000548 	.word	0x20000548
 8003ce0:	20000552 	.word	0x20000552
 8003ce4:	00001079 	.word	0x00001079
 8003ce8:	0000107a 	.word	0x0000107a
 8003cec:	fffff000 	.word	0xfffff000
 8003cf0:	08005250 	.word	0x08005250
 8003cf4:	08005280 	.word	0x08005280
 8003cf8:	08005318 	.word	0x08005318

08003cfc <CmdFunc8>:
//======================================================================================================================================
// 
uint32_t CmdFunc8(uint8_t *mas, uint32_t len, uint8_t *out)
{
 8003cfc:	b510      	push	{r4, lr}
 8003cfe:	0001      	movs	r1, r0
 8003d00:	0010      	movs	r0, r2
	memcpy((char*)out, (char*)mas, 6);
 8003d02:	2206      	movs	r2, #6
 8003d04:	f000 fd6a 	bl	80047dc <memcpy>
	return(6);
}
 8003d08:	2006      	movs	r0, #6
 8003d0a:	bd10      	pop	{r4, pc}

08003d0c <CmdFunc12>:
//======================================================================================================================================
//   
uint32_t CmdFunc12(uint8_t *mas, uint32_t len, uint8_t *out)
{
 8003d0c:	b510      	push	{r4, lr}
 8003d0e:	b082      	sub	sp, #8

	int i;
	uint16_t num_p;
	uint32_t ptr;

	CMD_LOAD_WORD(mas+2, num_p);		//  
 8003d10:	466b      	mov	r3, sp
 8003d12:	7881      	ldrb	r1, [r0, #2]
 8003d14:	71d9      	strb	r1, [r3, #7]
 8003d16:	78c1      	ldrb	r1, [r0, #3]
 8003d18:	7199      	strb	r1, [r3, #6]
 8003d1a:	3306      	adds	r3, #6

	if( num_p >=  (ARHIV_NUM_ITEMS * ARHIV_SIZE_ITEM * 4) / 128)
 8003d1c:	881b      	ldrh	r3, [r3, #0]
 8003d1e:	2b3f      	cmp	r3, #63	; 0x3f
 8003d20:	d801      	bhi.n	8003d26 <CmdFunc12+0x1a>
		out[1] |= 0x80;
		out[2] = ERROR_Illegal_Data_Value;
		return(3);
	}

	for(i=0; i < 32; i++){
 8003d22:	2100      	movs	r1, #0
 8003d24:	e014      	b.n	8003d50 <CmdFunc12+0x44>
		out[1] |= 0x80;
 8003d26:	7851      	ldrb	r1, [r2, #1]
 8003d28:	2380      	movs	r3, #128	; 0x80
 8003d2a:	425b      	negs	r3, r3
 8003d2c:	430b      	orrs	r3, r1
 8003d2e:	7053      	strb	r3, [r2, #1]
		out[2] = ERROR_Illegal_Data_Value;
 8003d30:	2303      	movs	r3, #3
 8003d32:	7093      	strb	r3, [r2, #2]
		return(3);
 8003d34:	2003      	movs	r0, #3
 8003d36:	e00e      	b.n	8003d56 <CmdFunc12+0x4a>
		ptr = ARHIV_BASE_ADR + 128 * num_p + i * 4;
 8003d38:	466b      	mov	r3, sp
 8003d3a:	3306      	adds	r3, #6
 8003d3c:	881b      	ldrh	r3, [r3, #0]
 8003d3e:	01db      	lsls	r3, r3, #7
 8003d40:	0088      	lsls	r0, r1, #2
 8003d42:	181b      	adds	r3, r3, r0
 8003d44:	4c05      	ldr	r4, [pc, #20]	; (8003d5c <CmdFunc12+0x50>)
 8003d46:	46a4      	mov	ip, r4
 8003d48:	4463      	add	r3, ip
		((uint32_t *)out)[i] = *(__IO uint32_t *)((uint32_t)ptr);
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	5013      	str	r3, [r2, r0]
	for(i=0; i < 32; i++){
 8003d4e:	3101      	adds	r1, #1
 8003d50:	291f      	cmp	r1, #31
 8003d52:	ddf1      	ble.n	8003d38 <CmdFunc12+0x2c>
	}
	return(3+128);
 8003d54:	2083      	movs	r0, #131	; 0x83
}
 8003d56:	b002      	add	sp, #8
 8003d58:	bd10      	pop	{r4, pc}
 8003d5a:	46c0      	nop			; (mov r8, r8)
 8003d5c:	08006000 	.word	0x08006000

08003d60 <CmdFunc16>:

//======================================================================================================================================
//   
uint32_t CmdFunc16(uint8_t *mas, uint32_t len, uint8_t *out)
{
 8003d60:	b530      	push	{r4, r5, lr}
 8003d62:	b083      	sub	sp, #12
 8003d64:	0004      	movs	r4, r0
 8003d66:	0015      	movs	r5, r2
	wModeCalib = 0;
 8003d68:	4b41      	ldr	r3, [pc, #260]	; (8003e70 <CmdFunc16+0x110>)
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	801a      	strh	r2, [r3, #0]

	Address 	= TO_M_WORD(mas+2);			//    
 8003d6e:	7883      	ldrb	r3, [r0, #2]
 8003d70:	021b      	lsls	r3, r3, #8
 8003d72:	78c2      	ldrb	r2, [r0, #3]
 8003d74:	189b      	adds	r3, r3, r2
 8003d76:	4a3f      	ldr	r2, [pc, #252]	; (8003e74 <CmdFunc16+0x114>)
 8003d78:	8013      	strh	r3, [r2, #0]
	Count	 	= TO_M_WORD(mas+4);			//  
 8003d7a:	7903      	ldrb	r3, [r0, #4]
 8003d7c:	021b      	lsls	r3, r3, #8
 8003d7e:	7942      	ldrb	r2, [r0, #5]
 8003d80:	189b      	adds	r3, r3, r2
 8003d82:	4a3d      	ldr	r2, [pc, #244]	; (8003e78 <CmdFunc16+0x118>)
 8003d84:	8013      	strh	r3, [r2, #0]
	Value		= (BYTE*)&(mas[7]);			//  
 8003d86:	1dc2      	adds	r2, r0, #7
 8003d88:	4b3c      	ldr	r3, [pc, #240]	; (8003e7c <CmdFunc16+0x11c>)
 8003d8a:	601a      	str	r2, [r3, #0]

	memcpy((char*)out, (char*)mas, 6);
 8003d8c:	2206      	movs	r2, #6
 8003d8e:	0001      	movs	r1, r0
 8003d90:	0028      	movs	r0, r5
 8003d92:	f000 fd23 	bl	80047dc <memcpy>
	Save = FALSE;
 8003d96:	2200      	movs	r2, #0
 8003d98:	4b39      	ldr	r3, [pc, #228]	; (8003e80 <CmdFunc16+0x120>)
 8003d9a:	701a      	strb	r2, [r3, #0]
	//TSGMPoint *sgm = &SGMpoint[0];
	//------------------------------------------------------------------------------------------------------------------
#ifdef BLOCK_MODBUS

	if(!check_block()){
 8003d9c:	f7ff fe88 	bl	8003ab0 <check_block>
 8003da0:	2800      	cmp	r0, #0
 8003da2:	d109      	bne.n	8003db8 <CmdFunc16+0x58>

		out[1] |= 0x80;
 8003da4:	786a      	ldrb	r2, [r5, #1]
 8003da6:	2380      	movs	r3, #128	; 0x80
 8003da8:	425b      	negs	r3, r3
 8003daa:	4313      	orrs	r3, r2
 8003dac:	706b      	strb	r3, [r5, #1]
		out[2] = ERROR_Illegal_Slave_Device_Failure;
 8003dae:	2304      	movs	r3, #4
 8003db0:	70ab      	strb	r3, [r5, #2]
		return(3);
 8003db2:	3003      	adds	r0, #3
#endif
	}
	//------------------------------------------------------------------------------------------------------------------
	//------------------------------------------------------------------------------------------------------------------
	return(6);
}
 8003db4:	b003      	add	sp, #12
 8003db6:	bd30      	pop	{r4, r5, pc}
	modbusCMD();
 8003db8:	f7ff fede 	bl	8003b78 <modbusCMD>
	if( !Count || (Count > 125) )
 8003dbc:	4b2e      	ldr	r3, [pc, #184]	; (8003e78 <CmdFunc16+0x118>)
 8003dbe:	881a      	ldrh	r2, [r3, #0]
 8003dc0:	1e53      	subs	r3, r2, #1
 8003dc2:	b29b      	uxth	r3, r3
 8003dc4:	2b7c      	cmp	r3, #124	; 0x7c
 8003dc6:	d81b      	bhi.n	8003e00 <CmdFunc16+0xa0>
		if( Address < DEF_REG_ADR_BASE_x03 ) break;
 8003dc8:	4b2a      	ldr	r3, [pc, #168]	; (8003e74 <CmdFunc16+0x114>)
 8003dca:	881b      	ldrh	r3, [r3, #0]
 8003dcc:	2180      	movs	r1, #128	; 0x80
 8003dce:	0149      	lsls	r1, r1, #5
 8003dd0:	428b      	cmp	r3, r1
 8003dd2:	d308      	bcc.n	8003de6 <CmdFunc16+0x86>
		if( Address >= (DEF_REG_ADR_BASE_x03 + DEF_REG_CNT_x03) ) break;
 8003dd4:	492b      	ldr	r1, [pc, #172]	; (8003e84 <CmdFunc16+0x124>)
 8003dd6:	428b      	cmp	r3, r1
 8003dd8:	d805      	bhi.n	8003de6 <CmdFunc16+0x86>
		if( Count > DEF_REG_CNT_x03 ) break;
 8003dda:	2a7a      	cmp	r2, #122	; 0x7a
 8003ddc:	d803      	bhi.n	8003de6 <CmdFunc16+0x86>
		if( (Address + Count) > (DEF_REG_ADR_BASE_x03 + DEF_REG_CNT_x03) ) break;
 8003dde:	1899      	adds	r1, r3, r2
 8003de0:	4829      	ldr	r0, [pc, #164]	; (8003e88 <CmdFunc16+0x128>)
 8003de2:	4281      	cmp	r1, r0
 8003de4:	dd15      	ble.n	8003e12 <CmdFunc16+0xb2>
	if( Count )
 8003de6:	4b24      	ldr	r3, [pc, #144]	; (8003e78 <CmdFunc16+0x118>)
 8003de8:	881b      	ldrh	r3, [r3, #0]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d033      	beq.n	8003e56 <CmdFunc16+0xf6>
		out[1] |= 0x80;
 8003dee:	786a      	ldrb	r2, [r5, #1]
 8003df0:	2380      	movs	r3, #128	; 0x80
 8003df2:	425b      	negs	r3, r3
 8003df4:	4313      	orrs	r3, r2
 8003df6:	706b      	strb	r3, [r5, #1]
		out[2] = ERROR_Illegal_Data_Address;
 8003df8:	2302      	movs	r3, #2
 8003dfa:	70ab      	strb	r3, [r5, #2]
		return(3);
 8003dfc:	2003      	movs	r0, #3
 8003dfe:	e7d9      	b.n	8003db4 <CmdFunc16+0x54>
		out[1] |= 0x80;
 8003e00:	786a      	ldrb	r2, [r5, #1]
 8003e02:	2380      	movs	r3, #128	; 0x80
 8003e04:	425b      	negs	r3, r3
 8003e06:	4313      	orrs	r3, r2
 8003e08:	706b      	strb	r3, [r5, #1]
		out[2] = ERROR_Illegal_Data_Address;
 8003e0a:	2302      	movs	r3, #2
 8003e0c:	70ab      	strb	r3, [r5, #2]
		return(3);
 8003e0e:	2003      	movs	r0, #3
 8003e10:	e7d0      	b.n	8003db4 <CmdFunc16+0x54>
		Address -= DEF_REG_ADR_BASE_x03;
 8003e12:	491e      	ldr	r1, [pc, #120]	; (8003e8c <CmdFunc16+0x12c>)
 8003e14:	468c      	mov	ip, r1
 8003e16:	4463      	add	r3, ip
 8003e18:	b29b      	uxth	r3, r3
 8003e1a:	4916      	ldr	r1, [pc, #88]	; (8003e74 <CmdFunc16+0x114>)
 8003e1c:	800b      	strh	r3, [r1, #0]
		d_printf("\n\r%02x CMD Modbus 16 (%02d) : write adr %03x : data ", mas[0], Count, Address, *Value);
 8003e1e:	7821      	ldrb	r1, [r4, #0]
 8003e20:	4816      	ldr	r0, [pc, #88]	; (8003e7c <CmdFunc16+0x11c>)
 8003e22:	6800      	ldr	r0, [r0, #0]
 8003e24:	7800      	ldrb	r0, [r0, #0]
 8003e26:	9000      	str	r0, [sp, #0]
 8003e28:	4819      	ldr	r0, [pc, #100]	; (8003e90 <CmdFunc16+0x130>)
 8003e2a:	f7fe fe2f 	bl	8002a8c <d_printf>
		while( Count )
 8003e2e:	e00d      	b.n	8003e4c <CmdFunc16+0xec>
			d_printf(" %02x%02x", Value[0], Value[1]);
 8003e30:	4b12      	ldr	r3, [pc, #72]	; (8003e7c <CmdFunc16+0x11c>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	7819      	ldrb	r1, [r3, #0]
 8003e36:	785a      	ldrb	r2, [r3, #1]
 8003e38:	4816      	ldr	r0, [pc, #88]	; (8003e94 <CmdFunc16+0x134>)
 8003e3a:	f7fe fe27 	bl	8002a8c <d_printf>
			CMD_SAVE_WORD( &reg_x03[ Address ] );
 8003e3e:	4b0d      	ldr	r3, [pc, #52]	; (8003e74 <CmdFunc16+0x114>)
 8003e40:	8818      	ldrh	r0, [r3, #0]
 8003e42:	00c0      	lsls	r0, r0, #3
 8003e44:	4b14      	ldr	r3, [pc, #80]	; (8003e98 <CmdFunc16+0x138>)
 8003e46:	18c0      	adds	r0, r0, r3
 8003e48:	f7ff fe10 	bl	8003a6c <__CMD_SAVE_WORD>
		while( Count )
 8003e4c:	4b0a      	ldr	r3, [pc, #40]	; (8003e78 <CmdFunc16+0x118>)
 8003e4e:	881b      	ldrh	r3, [r3, #0]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d1ed      	bne.n	8003e30 <CmdFunc16+0xd0>
 8003e54:	e7c7      	b.n	8003de6 <CmdFunc16+0x86>
	modbusSet();
 8003e56:	f7ff fced 	bl	8003834 <modbusSet>
	if(Save)
 8003e5a:	4b09      	ldr	r3, [pc, #36]	; (8003e80 <CmdFunc16+0x120>)
 8003e5c:	781b      	ldrb	r3, [r3, #0]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d101      	bne.n	8003e66 <CmdFunc16+0x106>
	return(6);
 8003e62:	2006      	movs	r0, #6
 8003e64:	e7a6      	b.n	8003db4 <CmdFunc16+0x54>
		eeprom_config_write();
 8003e66:	f7fe feff 	bl	8002c68 <eeprom_config_write>
	return(6);
 8003e6a:	2006      	movs	r0, #6
 8003e6c:	e7a2      	b.n	8003db4 <CmdFunc16+0x54>
 8003e6e:	46c0      	nop			; (mov r8, r8)
 8003e70:	2000055c 	.word	0x2000055c
 8003e74:	20000544 	.word	0x20000544
 8003e78:	20000548 	.word	0x20000548
 8003e7c:	20000554 	.word	0x20000554
 8003e80:	20000552 	.word	0x20000552
 8003e84:	00001079 	.word	0x00001079
 8003e88:	0000107a 	.word	0x0000107a
 8003e8c:	fffff000 	.word	0xfffff000
 8003e90:	0800528c 	.word	0x0800528c
 8003e94:	08005280 	.word	0x08005280
 8003e98:	08005318 	.word	0x08005318

08003e9c <cmdModbusRTU>:
{
 8003e9c:	b570      	push	{r4, r5, r6, lr}
 8003e9e:	0014      	movs	r4, r2
	out[0] = mas[0];
 8003ea0:	7803      	ldrb	r3, [r0, #0]
 8003ea2:	7013      	strb	r3, [r2, #0]
	out[1] = mas[1];
 8003ea4:	7843      	ldrb	r3, [r0, #1]
 8003ea6:	7053      	strb	r3, [r2, #1]
	switch (mas[1])
 8003ea8:	3b03      	subs	r3, #3
 8003eaa:	b2da      	uxtb	r2, r3
 8003eac:	2a0d      	cmp	r2, #13
 8003eae:	d82e      	bhi.n	8003f0e <cmdModbusRTU+0x72>
 8003eb0:	0093      	lsls	r3, r2, #2
 8003eb2:	4a1d      	ldr	r2, [pc, #116]	; (8003f28 <cmdModbusRTU+0x8c>)
 8003eb4:	58d3      	ldr	r3, [r2, r3]
 8003eb6:	469f      	mov	pc, r3
		AnswerLen = CmdFunc3(mas, len, out);
 8003eb8:	0022      	movs	r2, r4
 8003eba:	f7ff fd0f 	bl	80038dc <CmdFunc3>
 8003ebe:	0005      	movs	r5, r0
	if(AnswerLen)
 8003ec0:	2d00      	cmp	r5, #0
 8003ec2:	d009      	beq.n	8003ed8 <cmdModbusRTU+0x3c>
		crc = mb_crc(out, AnswerLen);
 8003ec4:	0029      	movs	r1, r5
 8003ec6:	0020      	movs	r0, r4
 8003ec8:	f7ff fc96 	bl	80037f8 <mb_crc>
		out[AnswerLen]   = LOBYTE(crc);
 8003ecc:	5560      	strb	r0, [r4, r5]
		out[AnswerLen+1] = HIBYTE(crc);
 8003ece:	1c6b      	adds	r3, r5, #1
 8003ed0:	0400      	lsls	r0, r0, #16
 8003ed2:	0e00      	lsrs	r0, r0, #24
 8003ed4:	54e0      	strb	r0, [r4, r3]
		AnswerLen += 2;
 8003ed6:	3502      	adds	r5, #2
}
 8003ed8:	0028      	movs	r0, r5
 8003eda:	bd70      	pop	{r4, r5, r6, pc}
		AnswerLen = CmdFunc4(mas, len, out);
 8003edc:	0022      	movs	r2, r4
 8003ede:	f7ff fd69 	bl	80039b4 <CmdFunc4>
 8003ee2:	0005      	movs	r5, r0
		break;
 8003ee4:	e7ec      	b.n	8003ec0 <cmdModbusRTU+0x24>
		AnswerLen = CmdFunc6(mas, len, out);
 8003ee6:	0022      	movs	r2, r4
 8003ee8:	f7ff fe8c 	bl	8003c04 <CmdFunc6>
 8003eec:	0005      	movs	r5, r0
		break;
 8003eee:	e7e7      	b.n	8003ec0 <cmdModbusRTU+0x24>
		AnswerLen = CmdFunc8(mas, len, out);
 8003ef0:	0022      	movs	r2, r4
 8003ef2:	f7ff ff03 	bl	8003cfc <CmdFunc8>
 8003ef6:	0005      	movs	r5, r0
		break;
 8003ef8:	e7e2      	b.n	8003ec0 <cmdModbusRTU+0x24>
		AnswerLen = CmdFunc12(mas, len, out);
 8003efa:	0022      	movs	r2, r4
 8003efc:	f7ff ff06 	bl	8003d0c <CmdFunc12>
 8003f00:	0005      	movs	r5, r0
		break;
 8003f02:	e7dd      	b.n	8003ec0 <cmdModbusRTU+0x24>
		AnswerLen = CmdFunc16(mas, len, out);
 8003f04:	0022      	movs	r2, r4
 8003f06:	f7ff ff2b 	bl	8003d60 <CmdFunc16>
 8003f0a:	0005      	movs	r5, r0
		break;
 8003f0c:	e7d8      	b.n	8003ec0 <cmdModbusRTU+0x24>
		d_printf("\n\r\n\r ERROR_Illegal_Function");
 8003f0e:	4807      	ldr	r0, [pc, #28]	; (8003f2c <cmdModbusRTU+0x90>)
 8003f10:	f7fe fdbc 	bl	8002a8c <d_printf>
		out[1] |= 0x80;
 8003f14:	7862      	ldrb	r2, [r4, #1]
 8003f16:	2380      	movs	r3, #128	; 0x80
 8003f18:	425b      	negs	r3, r3
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	7063      	strb	r3, [r4, #1]
		out[2] = ERROR_Illegal_Function;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	70a3      	strb	r3, [r4, #2]
		AnswerLen = 3;
 8003f22:	2503      	movs	r5, #3
 8003f24:	e7ce      	b.n	8003ec4 <cmdModbusRTU+0x28>
 8003f26:	46c0      	nop			; (mov r8, r8)
 8003f28:	080052e0 	.word	0x080052e0
 8003f2c:	080052c4 	.word	0x080052c4

08003f30 <mb_proc>:
void mb_proc(void){
 8003f30:	b570      	push	{r4, r5, r6, lr}
	if(!f_mbs_packet_rcv)
 8003f32:	4b20      	ldr	r3, [pc, #128]	; (8003fb4 <mb_proc+0x84>)
 8003f34:	781b      	ldrb	r3, [r3, #0]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d00f      	beq.n	8003f5a <mb_proc+0x2a>
	f_mbs_packet_rcv = FALSE;
 8003f3a:	4b1e      	ldr	r3, [pc, #120]	; (8003fb4 <mb_proc+0x84>)
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	701a      	strb	r2, [r3, #0]
	if(mbs_rx_pkt_len < 4)
 8003f40:	4b1d      	ldr	r3, [pc, #116]	; (8003fb8 <mb_proc+0x88>)
 8003f42:	881c      	ldrh	r4, [r3, #0]
 8003f44:	2c03      	cmp	r4, #3
 8003f46:	d908      	bls.n	8003f5a <mb_proc+0x2a>
	uint16_t crc = mb_crc(mbs_pkt_rx,mbs_rx_pkt_len-2);
 8003f48:	1ea6      	subs	r6, r4, #2
 8003f4a:	4d1c      	ldr	r5, [pc, #112]	; (8003fbc <mb_proc+0x8c>)
 8003f4c:	0031      	movs	r1, r6
 8003f4e:	0028      	movs	r0, r5
 8003f50:	f7ff fc52 	bl	80037f8 <mb_crc>
	if((mbs_pkt_rx[0] == 0x55) && \
 8003f54:	782b      	ldrb	r3, [r5, #0]
 8003f56:	2b55      	cmp	r3, #85	; 0x55
 8003f58:	d000      	beq.n	8003f5c <mb_proc+0x2c>
}
 8003f5a:	bd70      	pop	{r4, r5, r6, pc}
			(mbs_pkt_rx[mbs_rx_pkt_len-2] == LOBYTE(crc)) && \
 8003f5c:	5daa      	ldrb	r2, [r5, r6]
 8003f5e:	b2c3      	uxtb	r3, r0
	if((mbs_pkt_rx[0] == 0x55) && \
 8003f60:	429a      	cmp	r2, r3
 8003f62:	d1fa      	bne.n	8003f5a <mb_proc+0x2a>
			(mbs_pkt_rx[mbs_rx_pkt_len-1] == HIBYTE(crc))){
 8003f64:	1e63      	subs	r3, r4, #1
 8003f66:	5ceb      	ldrb	r3, [r5, r3]
 8003f68:	0400      	lsls	r0, r0, #16
 8003f6a:	0e00      	lsrs	r0, r0, #24
			(mbs_pkt_rx[mbs_rx_pkt_len-2] == LOBYTE(crc)) && \
 8003f6c:	4283      	cmp	r3, r0
 8003f6e:	d1f4      	bne.n	8003f5a <mb_proc+0x2a>
		mbs_tx_len = cmdModbusRTU(mbs_pkt_rx, mbs_rx_pkt_len, mbs_pkt_tx);
 8003f70:	4a13      	ldr	r2, [pc, #76]	; (8003fc0 <mb_proc+0x90>)
 8003f72:	0021      	movs	r1, r4
 8003f74:	0028      	movs	r0, r5
 8003f76:	f7ff ff91 	bl	8003e9c <cmdModbusRTU>
 8003f7a:	4b12      	ldr	r3, [pc, #72]	; (8003fc4 <mb_proc+0x94>)
 8003f7c:	8018      	strh	r0, [r3, #0]
		mbs_tx_cnt = 0;
 8003f7e:	4b12      	ldr	r3, [pc, #72]	; (8003fc8 <mb_proc+0x98>)
 8003f80:	2200      	movs	r2, #0
 8003f82:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f84:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f88:	2101      	movs	r1, #1
 8003f8a:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_RE);
 8003f8e:	4b0f      	ldr	r3, [pc, #60]	; (8003fcc <mb_proc+0x9c>)
 8003f90:	681a      	ldr	r2, [r3, #0]
 8003f92:	2404      	movs	r4, #4
 8003f94:	43a2      	bics	r2, r4
 8003f96:	601a      	str	r2, [r3, #0]
 8003f98:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f9c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fa0:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE);
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	317f      	adds	r1, #127	; 0x7f
 8003fa8:	430a      	orrs	r2, r1
 8003faa:	601a      	str	r2, [r3, #0]
 8003fac:	f380 8810 	msr	PRIMASK, r0
}
 8003fb0:	e7d3      	b.n	8003f5a <mb_proc+0x2a>
 8003fb2:	46c0      	nop			; (mov r8, r8)
 8003fb4:	200001cd 	.word	0x200001cd
 8003fb8:	200003d2 	.word	0x200003d2
 8003fbc:	200001d0 	.word	0x200001d0
 8003fc0:	200002d0 	.word	0x200002d0
 8003fc4:	200003d6 	.word	0x200003d6
 8003fc8:	200003d4 	.word	0x200003d4
 8003fcc:	40004800 	.word	0x40004800

08003fd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8003fd0:	480d      	ldr	r0, [pc, #52]	; (8004008 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8003fd2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003fd4:	480d      	ldr	r0, [pc, #52]	; (800400c <LoopForever+0x6>)
  ldr r1, =_edata
 8003fd6:	490e      	ldr	r1, [pc, #56]	; (8004010 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003fd8:	4a0e      	ldr	r2, [pc, #56]	; (8004014 <LoopForever+0xe>)
  movs r3, #0
 8003fda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003fdc:	e002      	b.n	8003fe4 <LoopCopyDataInit>

08003fde <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003fde:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003fe0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003fe2:	3304      	adds	r3, #4

08003fe4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003fe4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003fe6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003fe8:	d3f9      	bcc.n	8003fde <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003fea:	4a0b      	ldr	r2, [pc, #44]	; (8004018 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003fec:	4c0b      	ldr	r4, [pc, #44]	; (800401c <LoopForever+0x16>)
  movs r3, #0
 8003fee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003ff0:	e001      	b.n	8003ff6 <LoopFillZerobss>

08003ff2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003ff2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003ff4:	3204      	adds	r2, #4

08003ff6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003ff6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003ff8:	d3fb      	bcc.n	8003ff2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8003ffa:	f7fe f9a7 	bl	800234c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003ffe:	f000 fbc9 	bl	8004794 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004002:	f7fe f81b 	bl	800203c <main>

08004006 <LoopForever>:

LoopForever:
    b LoopForever
 8004006:	e7fe      	b.n	8004006 <LoopForever>
   ldr   r0, =_estack
 8004008:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800400c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004010:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8004014:	080057f4 	.word	0x080057f4
  ldr r2, =_sbss
 8004018:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 800401c:	20000570 	.word	0x20000570

08004020 <DMA1_Channel1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004020:	e7fe      	b.n	8004020 <DMA1_Channel1_IRQHandler>
	...

08004024 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 8004024:	b510      	push	{r4, lr}
  return (READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN));
 8004026:	6883      	ldr	r3, [r0, #8]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_LOW_POWER(ADC_InitStruct->LowPowerMode));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 8004028:	07db      	lsls	r3, r3, #31
 800402a:	d411      	bmi.n	8004050 <LL_ADC_Init+0x2c>
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    /*    - Set ADC low power mode                                            */
    MODIFY_REG(ADCx->CFGR1,
 800402c:	68c3      	ldr	r3, [r0, #12]
 800402e:	4a09      	ldr	r2, [pc, #36]	; (8004054 <LL_ADC_Init+0x30>)
 8004030:	4013      	ands	r3, r2
 8004032:	684a      	ldr	r2, [r1, #4]
 8004034:	688c      	ldr	r4, [r1, #8]
 8004036:	4322      	orrs	r2, r4
 8004038:	68cc      	ldr	r4, [r1, #12]
 800403a:	4322      	orrs	r2, r4
 800403c:	4313      	orrs	r3, r2
 800403e:	60c3      	str	r3, [r0, #12]
                 ADC_InitStruct->Resolution
               | ADC_InitStruct->DataAlignment
               | ADC_InitStruct->LowPowerMode
              );
    
    MODIFY_REG(ADCx->CFGR2,
 8004040:	6903      	ldr	r3, [r0, #16]
 8004042:	009b      	lsls	r3, r3, #2
 8004044:	089b      	lsrs	r3, r3, #2
 8004046:	680a      	ldr	r2, [r1, #0]
 8004048:	4313      	orrs	r3, r2
 800404a:	6103      	str	r3, [r0, #16]
  ErrorStatus status = SUCCESS;
 800404c:	2000      	movs	r0, #0
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
  }
  return status;
}
 800404e:	bd10      	pop	{r4, pc}
    status = ERROR;
 8004050:	2001      	movs	r0, #1
 8004052:	e7fc      	b.n	800404e <LL_ADC_Init+0x2a>
 8004054:	ffff3fc7 	.word	0xffff3fc7

08004058 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 8004058:	b510      	push	{r4, lr}
 800405a:	6883      	ldr	r3, [r0, #8]
  assert_param((ADC_REG_InitStruct->ContinuousMode == LL_ADC_REG_CONV_SINGLE)
               || (ADC_REG_InitStruct->SequencerDiscont == LL_ADC_REG_SEQ_DISCONT_DISABLE));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 800405c:	07db      	lsls	r3, r3, #31
 800405e:	d40f      	bmi.n	8004080 <LL_ADC_REG_Init+0x28>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 serie, ADC trigger edge is set to value 0x0 by     */
    /*       setting of trigger source to SW start.                           */
    MODIFY_REG(ADCx->CFGR1,
 8004060:	68c3      	ldr	r3, [r0, #12]
 8004062:	4a08      	ldr	r2, [pc, #32]	; (8004084 <LL_ADC_REG_Init+0x2c>)
 8004064:	401a      	ands	r2, r3
 8004066:	680b      	ldr	r3, [r1, #0]
 8004068:	684c      	ldr	r4, [r1, #4]
 800406a:	4323      	orrs	r3, r4
 800406c:	688c      	ldr	r4, [r1, #8]
 800406e:	4323      	orrs	r3, r4
 8004070:	68cc      	ldr	r4, [r1, #12]
 8004072:	4323      	orrs	r3, r4
 8004074:	6909      	ldr	r1, [r1, #16]
 8004076:	430b      	orrs	r3, r1
 8004078:	4313      	orrs	r3, r2
 800407a:	60c3      	str	r3, [r0, #12]
  ErrorStatus status = SUCCESS;
 800407c:	2000      	movs	r0, #0
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
  }
  return status;
}
 800407e:	bd10      	pop	{r4, pc}
    status = ERROR;
 8004080:	2001      	movs	r0, #1
 8004082:	e7fc      	b.n	800407e <LL_ADC_REG_Init+0x26>
 8004084:	fffec23c 	.word	0xfffec23c

08004088 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8004088:	b510      	push	{r4, lr}
 800408a:	0003      	movs	r3, r0
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 800408c:	7900      	ldrb	r0, [r0, #4]
 800408e:	2800      	cmp	r0, #0
 8004090:	d050      	beq.n	8004134 <LL_EXTI_Init+0xac>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8004092:	681a      	ldr	r2, [r3, #0]
 8004094:	2a00      	cmp	r2, #0
 8004096:	d057      	beq.n	8004148 <LL_EXTI_Init+0xc0>
    {
      switch (EXTI_InitStruct->Mode)
 8004098:	7958      	ldrb	r0, [r3, #5]
 800409a:	2801      	cmp	r0, #1
 800409c:	d018      	beq.n	80040d0 <LL_EXTI_Init+0x48>
 800409e:	2802      	cmp	r0, #2
 80040a0:	d020      	beq.n	80040e4 <LL_EXTI_Init+0x5c>
 80040a2:	2800      	cmp	r0, #0
 80040a4:	d00b      	beq.n	80040be <LL_EXTI_Init+0x36>
 80040a6:	2001      	movs	r0, #1
          break;
        default:
          status = ERROR;
          break;
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 80040a8:	799a      	ldrb	r2, [r3, #6]
 80040aa:	2a00      	cmp	r2, #0
 80040ac:	d04b      	beq.n	8004146 <LL_EXTI_Init+0xbe>
      {
        switch (EXTI_InitStruct->Trigger)
 80040ae:	2a02      	cmp	r2, #2
 80040b0:	d02c      	beq.n	800410c <LL_EXTI_Init+0x84>
 80040b2:	2a03      	cmp	r2, #3
 80040b4:	d034      	beq.n	8004120 <LL_EXTI_Init+0x98>
 80040b6:	2a01      	cmp	r2, #1
 80040b8:	d01e      	beq.n	80040f8 <LL_EXTI_Init+0x70>
 80040ba:	2001      	movs	r0, #1
 80040bc:	e043      	b.n	8004146 <LL_EXTI_Init+0xbe>
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 80040be:	4923      	ldr	r1, [pc, #140]	; (800414c <LL_EXTI_Init+0xc4>)
 80040c0:	684c      	ldr	r4, [r1, #4]
 80040c2:	4394      	bics	r4, r2
 80040c4:	604c      	str	r4, [r1, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 80040c6:	680a      	ldr	r2, [r1, #0]
 80040c8:	681c      	ldr	r4, [r3, #0]
 80040ca:	4322      	orrs	r2, r4
 80040cc:	600a      	str	r2, [r1, #0]
}
 80040ce:	e7eb      	b.n	80040a8 <LL_EXTI_Init+0x20>
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 80040d0:	491e      	ldr	r1, [pc, #120]	; (800414c <LL_EXTI_Init+0xc4>)
 80040d2:	6808      	ldr	r0, [r1, #0]
 80040d4:	4390      	bics	r0, r2
 80040d6:	6008      	str	r0, [r1, #0]
  SET_BIT(EXTI->EMR, ExtiLine);
 80040d8:	684a      	ldr	r2, [r1, #4]
 80040da:	6818      	ldr	r0, [r3, #0]
 80040dc:	4302      	orrs	r2, r0
 80040de:	604a      	str	r2, [r1, #4]
  ErrorStatus status = SUCCESS;
 80040e0:	2000      	movs	r0, #0
}
 80040e2:	e7e1      	b.n	80040a8 <LL_EXTI_Init+0x20>
  SET_BIT(EXTI->IMR, ExtiLine);
 80040e4:	4919      	ldr	r1, [pc, #100]	; (800414c <LL_EXTI_Init+0xc4>)
 80040e6:	6808      	ldr	r0, [r1, #0]
 80040e8:	4302      	orrs	r2, r0
 80040ea:	600a      	str	r2, [r1, #0]
  SET_BIT(EXTI->EMR, ExtiLine);
 80040ec:	684a      	ldr	r2, [r1, #4]
 80040ee:	6818      	ldr	r0, [r3, #0]
 80040f0:	4302      	orrs	r2, r0
 80040f2:	604a      	str	r2, [r1, #4]
 80040f4:	2000      	movs	r0, #0
}
 80040f6:	e7d7      	b.n	80040a8 <LL_EXTI_Init+0x20>
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 80040f8:	4a14      	ldr	r2, [pc, #80]	; (800414c <LL_EXTI_Init+0xc4>)
 80040fa:	68d1      	ldr	r1, [r2, #12]
 80040fc:	681c      	ldr	r4, [r3, #0]
 80040fe:	43a1      	bics	r1, r4
 8004100:	60d1      	str	r1, [r2, #12]
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8004102:	681b      	ldr	r3, [r3, #0]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8004104:	6891      	ldr	r1, [r2, #8]
 8004106:	430b      	orrs	r3, r1
 8004108:	6093      	str	r3, [r2, #8]
}
 800410a:	e01c      	b.n	8004146 <LL_EXTI_Init+0xbe>
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 800410c:	4a0f      	ldr	r2, [pc, #60]	; (800414c <LL_EXTI_Init+0xc4>)
 800410e:	6891      	ldr	r1, [r2, #8]
 8004110:	681c      	ldr	r4, [r3, #0]
 8004112:	43a1      	bics	r1, r4
 8004114:	6091      	str	r1, [r2, #8]
            break;
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8004116:	681b      	ldr	r3, [r3, #0]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8004118:	68d1      	ldr	r1, [r2, #12]
 800411a:	430b      	orrs	r3, r1
 800411c:	60d3      	str	r3, [r2, #12]
}
 800411e:	e012      	b.n	8004146 <LL_EXTI_Init+0xbe>
  SET_BIT(EXTI->RTSR, ExtiLine);
 8004120:	4a0a      	ldr	r2, [pc, #40]	; (800414c <LL_EXTI_Init+0xc4>)
 8004122:	6891      	ldr	r1, [r2, #8]
 8004124:	681c      	ldr	r4, [r3, #0]
 8004126:	4321      	orrs	r1, r4
 8004128:	6091      	str	r1, [r2, #8]
            break;
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800412a:	681b      	ldr	r3, [r3, #0]
  SET_BIT(EXTI->FTSR, ExtiLine);
 800412c:	68d1      	ldr	r1, [r2, #12]
 800412e:	430b      	orrs	r3, r1
 8004130:	60d3      	str	r3, [r2, #12]
}
 8004132:	e008      	b.n	8004146 <LL_EXTI_Init+0xbe>
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8004134:	4a05      	ldr	r2, [pc, #20]	; (800414c <LL_EXTI_Init+0xc4>)
 8004136:	6811      	ldr	r1, [r2, #0]
 8004138:	681c      	ldr	r4, [r3, #0]
 800413a:	43a1      	bics	r1, r4
 800413c:	6011      	str	r1, [r2, #0]
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800413e:	6819      	ldr	r1, [r3, #0]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8004140:	6853      	ldr	r3, [r2, #4]
 8004142:	438b      	bics	r3, r1
 8004144:	6053      	str	r3, [r2, #4]
  }
  return status;
}
 8004146:	bd10      	pop	{r4, pc}
  ErrorStatus status = SUCCESS;
 8004148:	2000      	movs	r0, #0
 800414a:	e7fc      	b.n	8004146 <LL_EXTI_Init+0xbe>
 800414c:	40010400 	.word	0x40010400

08004150 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8004150:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t pinpos     = 0x00000000U;
 8004152:	2200      	movs	r2, #0
  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  /* pinpos = 0; useless as already done in default initialization */

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8004154:	e016      	b.n	8004184 <LL_GPIO_Init+0x34>
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8004156:	68c6      	ldr	r6, [r0, #12]
 8004158:	002b      	movs	r3, r5
 800415a:	436b      	muls	r3, r5
 800415c:	005f      	lsls	r7, r3, #1
 800415e:	18ff      	adds	r7, r7, r3
 8004160:	43fc      	mvns	r4, r7
 8004162:	46a4      	mov	ip, r4
 8004164:	43be      	bics	r6, r7
 8004166:	690f      	ldr	r7, [r1, #16]
 8004168:	435f      	muls	r7, r3
 800416a:	433e      	orrs	r6, r7
 800416c:	60c6      	str	r6, [r0, #12]
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800416e:	684c      	ldr	r4, [r1, #4]
 8004170:	2c02      	cmp	r4, #2
 8004172:	d027      	beq.n	80041c4 <LL_GPIO_Init+0x74>
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8004174:	6804      	ldr	r4, [r0, #0]
 8004176:	4665      	mov	r5, ip
 8004178:	402c      	ands	r4, r5
 800417a:	684d      	ldr	r5, [r1, #4]
 800417c:	436b      	muls	r3, r5
 800417e:	4323      	orrs	r3, r4
 8004180:	6003      	str	r3, [r0, #0]
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
    }
    pinpos++;
 8004182:	3201      	adds	r2, #1
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8004184:	680c      	ldr	r4, [r1, #0]
 8004186:	0023      	movs	r3, r4
 8004188:	40d3      	lsrs	r3, r2
 800418a:	d037      	beq.n	80041fc <LL_GPIO_Init+0xac>
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 800418c:	2301      	movs	r3, #1
 800418e:	4093      	lsls	r3, r2
 8004190:	0025      	movs	r5, r4
 8004192:	401d      	ands	r5, r3
    if (currentpin)
 8004194:	421c      	tst	r4, r3
 8004196:	d0f4      	beq.n	8004182 <LL_GPIO_Init+0x32>
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8004198:	684b      	ldr	r3, [r1, #4]
 800419a:	3b01      	subs	r3, #1
 800419c:	2b01      	cmp	r3, #1
 800419e:	d8da      	bhi.n	8004156 <LL_GPIO_Init+0x6>
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDER_OSPEED0), ((Pin * Pin) * Speed));
 80041a0:	6883      	ldr	r3, [r0, #8]
 80041a2:	002c      	movs	r4, r5
 80041a4:	436c      	muls	r4, r5
 80041a6:	0066      	lsls	r6, r4, #1
 80041a8:	1936      	adds	r6, r6, r4
 80041aa:	43b3      	bics	r3, r6
 80041ac:	688e      	ldr	r6, [r1, #8]
 80041ae:	4374      	muls	r4, r6
 80041b0:	4323      	orrs	r3, r4
 80041b2:	6083      	str	r3, [r0, #8]
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 80041b4:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80041b6:	6843      	ldr	r3, [r0, #4]
 80041b8:	43a3      	bics	r3, r4
 80041ba:	68ce      	ldr	r6, [r1, #12]
 80041bc:	4374      	muls	r4, r6
 80041be:	4323      	orrs	r3, r4
 80041c0:	6043      	str	r3, [r0, #4]
}
 80041c2:	e7c8      	b.n	8004156 <LL_GPIO_Init+0x6>
        if (currentpin < LL_GPIO_PIN_8)
 80041c4:	2dff      	cmp	r5, #255	; 0xff
 80041c6:	d80b      	bhi.n	80041e0 <LL_GPIO_Init+0x90>
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 80041c8:	6a06      	ldr	r6, [r0, #32]
 80041ca:	001c      	movs	r4, r3
 80041cc:	436c      	muls	r4, r5
 80041ce:	4365      	muls	r5, r4
 80041d0:	012c      	lsls	r4, r5, #4
 80041d2:	1b64      	subs	r4, r4, r5
 80041d4:	43a6      	bics	r6, r4
 80041d6:	694c      	ldr	r4, [r1, #20]
 80041d8:	4365      	muls	r5, r4
 80041da:	4335      	orrs	r5, r6
 80041dc:	6205      	str	r5, [r0, #32]
}
 80041de:	e7c9      	b.n	8004174 <LL_GPIO_Init+0x24>
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 80041e0:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80041e2:	0a2d      	lsrs	r5, r5, #8
 80041e4:	002c      	movs	r4, r5
 80041e6:	436c      	muls	r4, r5
 80041e8:	436c      	muls	r4, r5
 80041ea:	4365      	muls	r5, r4
 80041ec:	012c      	lsls	r4, r5, #4
 80041ee:	1b64      	subs	r4, r4, r5
 80041f0:	43a6      	bics	r6, r4
 80041f2:	694c      	ldr	r4, [r1, #20]
 80041f4:	4365      	muls	r5, r4
 80041f6:	4335      	orrs	r5, r6
 80041f8:	6245      	str	r5, [r0, #36]	; 0x24
}
 80041fa:	e7bb      	b.n	8004174 <LL_GPIO_Init+0x24>
  }


  return (SUCCESS);
}
 80041fc:	2000      	movs	r0, #0
 80041fe:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004200 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
ErrorStatus LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 8004200:	b530      	push	{r4, r5, lr}
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 8004202:	6802      	ldr	r2, [r0, #0]
 8004204:	2401      	movs	r4, #1
 8004206:	43a2      	bics	r2, r4
 8004208:	6002      	str	r2, [r0, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 800420a:	6803      	ldr	r3, [r0, #0]
 800420c:	4a17      	ldr	r2, [pc, #92]	; (800426c <LL_I2C_Init+0x6c>)
 800420e:	4013      	ands	r3, r2
 8004210:	68ca      	ldr	r2, [r1, #12]
 8004212:	0212      	lsls	r2, r2, #8
 8004214:	688d      	ldr	r5, [r1, #8]
 8004216:	432a      	orrs	r2, r5
 8004218:	4313      	orrs	r3, r2
 800421a:	6003      	str	r3, [r0, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 800421c:	684b      	ldr	r3, [r1, #4]
 800421e:	6103      	str	r3, [r0, #16]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8004220:	6803      	ldr	r3, [r0, #0]
 8004222:	4323      	orrs	r3, r4
 8004224:	6003      	str	r3, [r0, #0]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8004226:	6883      	ldr	r3, [r0, #8]
 8004228:	4a11      	ldr	r2, [pc, #68]	; (8004270 <LL_I2C_Init+0x70>)
 800422a:	4013      	ands	r3, r2
 800422c:	6083      	str	r3, [r0, #8]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 800422e:	6883      	ldr	r3, [r0, #8]
 8004230:	0adb      	lsrs	r3, r3, #11
 8004232:	02db      	lsls	r3, r3, #11
 8004234:	690a      	ldr	r2, [r1, #16]
 8004236:	698c      	ldr	r4, [r1, #24]
 8004238:	4322      	orrs	r2, r4
 800423a:	4313      	orrs	r3, r2
 800423c:	6083      	str	r3, [r0, #8]
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 800423e:	690b      	ldr	r3, [r1, #16]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d004      	beq.n	800424e <LL_I2C_Init+0x4e>
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8004244:	6882      	ldr	r2, [r0, #8]
 8004246:	2380      	movs	r3, #128	; 0x80
 8004248:	021b      	lsls	r3, r3, #8
 800424a:	4313      	orrs	r3, r2
 800424c:	6083      	str	r3, [r0, #8]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 800424e:	6803      	ldr	r3, [r0, #0]
 8004250:	4a08      	ldr	r2, [pc, #32]	; (8004274 <LL_I2C_Init+0x74>)
 8004252:	4013      	ands	r3, r2
 8004254:	680a      	ldr	r2, [r1, #0]
 8004256:	4313      	orrs	r3, r2
 8004258:	6003      	str	r3, [r0, #0]
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 800425a:	694b      	ldr	r3, [r1, #20]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 800425c:	6842      	ldr	r2, [r0, #4]
 800425e:	4904      	ldr	r1, [pc, #16]	; (8004270 <LL_I2C_Init+0x70>)
 8004260:	400a      	ands	r2, r1
 8004262:	4313      	orrs	r3, r2
 8004264:	6043      	str	r3, [r0, #4]

  return SUCCESS;
}
 8004266:	2000      	movs	r0, #0
 8004268:	bd30      	pop	{r4, r5, pc}
 800426a:	46c0      	nop			; (mov r8, r8)
 800426c:	ffffe0ff 	.word	0xffffe0ff
 8004270:	ffff7fff 	.word	0xffff7fff
 8004274:	ffcfffff 	.word	0xffcfffff

08004278 <LL_LPUART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: LPUART registers are initialized according to LPUART_InitStruct content
  *          - ERROR: Problem occurred during LPUART Registers initialization
  */
ErrorStatus LL_LPUART_Init(USART_TypeDef *LPUARTx, LL_LPUART_InitTypeDef *LPUART_InitStruct)
{
 8004278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800427a:	0004      	movs	r4, r0
 800427c:	000d      	movs	r5, r1
  return ((READ_BIT(LPUARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 800427e:	6803      	ldr	r3, [r0, #0]
 8004280:	07db      	lsls	r3, r3, #31
 8004282:	d42c      	bmi.n	80042de <LL_LPUART_Init+0x66>
     * Configure LPUARTx CR1 (LPUART Word Length, Parity and Transfer Direction bits) with parameters:
     * - DataWidth:          USART_CR1_M bits according to LPUART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to LPUART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to LPUART_InitStruct->TransferDirection value
     */
    MODIFY_REG(LPUARTx->CR1,
 8004284:	6803      	ldr	r3, [r0, #0]
 8004286:	4a19      	ldr	r2, [pc, #100]	; (80042ec <LL_LPUART_Init+0x74>)
 8004288:	4013      	ands	r3, r2
 800428a:	684a      	ldr	r2, [r1, #4]
 800428c:	68c9      	ldr	r1, [r1, #12]
 800428e:	430a      	orrs	r2, r1
 8004290:	6929      	ldr	r1, [r5, #16]
 8004292:	430a      	orrs	r2, r1
 8004294:	4313      	orrs	r3, r2
 8004296:	6003      	str	r3, [r0, #0]
  MODIFY_REG(LPUARTx->CR2, USART_CR2_STOP, StopBits);
 8004298:	6843      	ldr	r3, [r0, #4]
 800429a:	4a15      	ldr	r2, [pc, #84]	; (80042f0 <LL_LPUART_Init+0x78>)
 800429c:	4013      	ands	r3, r2
 800429e:	68aa      	ldr	r2, [r5, #8]
 80042a0:	4313      	orrs	r3, r2
 80042a2:	6043      	str	r3, [r0, #4]
  MODIFY_REG(LPUARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80042a4:	6883      	ldr	r3, [r0, #8]
 80042a6:	4a13      	ldr	r2, [pc, #76]	; (80042f4 <LL_LPUART_Init+0x7c>)
 80042a8:	4013      	ands	r3, r2
 80042aa:	696a      	ldr	r2, [r5, #20]
 80042ac:	4313      	orrs	r3, r2
 80042ae:	6083      	str	r3, [r0, #8]
    LL_LPUART_SetHWFlowCtrl(LPUARTx, LPUART_InitStruct->HardwareFlowControl);

    /*---------------------------- LPUART BRR Configuration -----------------------
     * Retrieve Clock frequency used for LPUART Peripheral
     */
    periphclk = LL_RCC_GetLPUARTClockFreq(LL_RCC_LPUART1_CLKSOURCE);
 80042b0:	20c0      	movs	r0, #192	; 0xc0
 80042b2:	0100      	lsls	r0, r0, #4
 80042b4:	f000 f8e0 	bl	8004478 <LL_RCC_GetLPUARTClockFreq>

    /* Configure the LPUART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80042b8:	2800      	cmp	r0, #0
 80042ba:	d012      	beq.n	80042e2 <LL_LPUART_Init+0x6a>
        && (LPUART_InitStruct->BaudRate != 0U))
 80042bc:	682a      	ldr	r2, [r5, #0]
 80042be:	2a00      	cmp	r2, #0
 80042c0:	d011      	beq.n	80042e6 <LL_LPUART_Init+0x6e>
    LPUARTx->BRR = __LL_LPUART_DIV(PeriphClk, BaudRate);
 80042c2:	0e07      	lsrs	r7, r0, #24
 80042c4:	0206      	lsls	r6, r0, #8
 80042c6:	0850      	lsrs	r0, r2, #1
 80042c8:	2100      	movs	r1, #0
 80042ca:	1980      	adds	r0, r0, r6
 80042cc:	4179      	adcs	r1, r7
 80042ce:	2300      	movs	r3, #0
 80042d0:	f7fc f8a2 	bl	8000418 <__aeabi_uldivmod>
 80042d4:	0300      	lsls	r0, r0, #12
 80042d6:	0b00      	lsrs	r0, r0, #12
 80042d8:	60e0      	str	r0, [r4, #12]
    {
      status = SUCCESS;
 80042da:	2000      	movs	r0, #0
}
 80042dc:	e000      	b.n	80042e0 <LL_LPUART_Init+0x68>
  ErrorStatus status = ERROR;
 80042de:	2001      	movs	r0, #1
    }

  }

  return (status);
}
 80042e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  ErrorStatus status = ERROR;
 80042e2:	2001      	movs	r0, #1
 80042e4:	e7fc      	b.n	80042e0 <LL_LPUART_Init+0x68>
 80042e6:	2001      	movs	r0, #1
 80042e8:	e7fa      	b.n	80042e0 <LL_LPUART_Init+0x68>
 80042ea:	46c0      	nop			; (mov r8, r8)
 80042ec:	efffe9f3 	.word	0xefffe9f3
 80042f0:	ffffcfff 	.word	0xffffcfff
 80042f4:	fffffcff 	.word	0xfffffcff

080042f8 <RCC_GetHCLKClockFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80042f8:	4b04      	ldr	r3, [pc, #16]	; (800430c <RCC_GetHCLKClockFreq+0x14>)
 80042fa:	68da      	ldr	r2, [r3, #12]
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80042fc:	0912      	lsrs	r2, r2, #4
 80042fe:	230f      	movs	r3, #15
 8004300:	4013      	ands	r3, r2
 8004302:	4a03      	ldr	r2, [pc, #12]	; (8004310 <RCC_GetHCLKClockFreq+0x18>)
 8004304:	5cd3      	ldrb	r3, [r2, r3]
 8004306:	40d8      	lsrs	r0, r3
}
 8004308:	4770      	bx	lr
 800430a:	46c0      	nop			; (mov r8, r8)
 800430c:	40021000 	.word	0x40021000
 8004310:	0800517c 	.word	0x0800517c

08004314 <RCC_GetPCLK1ClockFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8004314:	4b04      	ldr	r3, [pc, #16]	; (8004328 <RCC_GetPCLK1ClockFreq+0x14>)
 8004316:	68da      	ldr	r2, [r3, #12]
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8004318:	0a12      	lsrs	r2, r2, #8
 800431a:	2307      	movs	r3, #7
 800431c:	4013      	ands	r3, r2
 800431e:	4a03      	ldr	r2, [pc, #12]	; (800432c <RCC_GetPCLK1ClockFreq+0x18>)
 8004320:	5cd3      	ldrb	r3, [r2, r3]
 8004322:	40d8      	lsrs	r0, r3
}
 8004324:	4770      	bx	lr
 8004326:	46c0      	nop			; (mov r8, r8)
 8004328:	40021000 	.word	0x40021000
 800432c:	0800518c 	.word	0x0800518c

08004330 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8004330:	b510      	push	{r4, lr}
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8004332:	4b0e      	ldr	r3, [pc, #56]	; (800436c <RCC_PLL_GetFreqDomain_SYS+0x3c>)
 8004334:	68db      	ldr	r3, [r3, #12]
  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();

  switch (pllsource)
 8004336:	03db      	lsls	r3, r3, #15
 8004338:	d405      	bmi.n	8004346 <RCC_PLL_GetFreqDomain_SYS+0x16>
  * @rmtoll CR        HSIDIVF        LL_RCC_IsActiveFlag_HSIDIV
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSIDIV(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_HSIDIVF) == RCC_CR_HSIDIVF) ? 1UL : 0UL);
 800433a:	4b0c      	ldr	r3, [pc, #48]	; (800436c <RCC_PLL_GetFreqDomain_SYS+0x3c>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	06db      	lsls	r3, r3, #27
 8004340:	d512      	bpl.n	8004368 <RCC_PLL_GetFreqDomain_SYS+0x38>
  {
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      if (LL_RCC_IsActiveFlag_HSIDIV() != 0U)
      {
        pllinputfreq = (HSI_VALUE >> 2U);
 8004342:	480b      	ldr	r0, [pc, #44]	; (8004370 <RCC_PLL_GetFreqDomain_SYS+0x40>)
 8004344:	e000      	b.n	8004348 <RCC_PLL_GetFreqDomain_SYS+0x18>
        pllinputfreq = HSI_VALUE;
      }
      break;

    default:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8004346:	480b      	ldr	r0, [pc, #44]	; (8004374 <RCC_PLL_GetFreqDomain_SYS+0x44>)
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 8004348:	4908      	ldr	r1, [pc, #32]	; (800436c <RCC_PLL_GetFreqDomain_SYS+0x3c>)
 800434a:	68ca      	ldr	r2, [r1, #12]
      break;
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetDivider());
 800434c:	0c92      	lsrs	r2, r2, #18
 800434e:	230f      	movs	r3, #15
 8004350:	4013      	ands	r3, r2
 8004352:	4a09      	ldr	r2, [pc, #36]	; (8004378 <RCC_PLL_GetFreqDomain_SYS+0x48>)
 8004354:	5cd3      	ldrb	r3, [r2, r3]
 8004356:	4358      	muls	r0, r3
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLDIV));
 8004358:	68cb      	ldr	r3, [r1, #12]
 800435a:	0d9b      	lsrs	r3, r3, #22
 800435c:	2103      	movs	r1, #3
 800435e:	4019      	ands	r1, r3
 8004360:	3101      	adds	r1, #1
 8004362:	f7fb fee3 	bl	800012c <__udivsi3>
}
 8004366:	bd10      	pop	{r4, pc}
        pllinputfreq = HSI_VALUE;
 8004368:	4804      	ldr	r0, [pc, #16]	; (800437c <RCC_PLL_GetFreqDomain_SYS+0x4c>)
 800436a:	e7ed      	b.n	8004348 <RCC_PLL_GetFreqDomain_SYS+0x18>
 800436c:	40021000 	.word	0x40021000
 8004370:	003d0900 	.word	0x003d0900
 8004374:	007a1200 	.word	0x007a1200
 8004378:	08005194 	.word	0x08005194
 800437c:	00f42400 	.word	0x00f42400

08004380 <RCC_GetSystemClockFreq>:
{
 8004380:	b510      	push	{r4, lr}
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004382:	4b17      	ldr	r3, [pc, #92]	; (80043e0 <RCC_GetSystemClockFreq+0x60>)
 8004384:	68da      	ldr	r2, [r3, #12]
 8004386:	230c      	movs	r3, #12
 8004388:	4013      	ands	r3, r2
  switch (LL_RCC_GetSysClkSource())
 800438a:	2b08      	cmp	r3, #8
 800438c:	d023      	beq.n	80043d6 <RCC_GetSystemClockFreq+0x56>
 800438e:	d809      	bhi.n	80043a4 <RCC_GetSystemClockFreq+0x24>
 8004390:	2b00      	cmp	r3, #0
 8004392:	d00c      	beq.n	80043ae <RCC_GetSystemClockFreq+0x2e>
 8004394:	2b04      	cmp	r3, #4
 8004396:	d114      	bne.n	80043c2 <RCC_GetSystemClockFreq+0x42>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIDIVF) == RCC_CR_HSIDIVF) ? 1UL : 0UL);
 8004398:	4b11      	ldr	r3, [pc, #68]	; (80043e0 <RCC_GetSystemClockFreq+0x60>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	06db      	lsls	r3, r3, #27
 800439e:	d51c      	bpl.n	80043da <RCC_GetSystemClockFreq+0x5a>
        frequency = (HSI_VALUE >> 2U);
 80043a0:	4810      	ldr	r0, [pc, #64]	; (80043e4 <RCC_GetSystemClockFreq+0x64>)
 80043a2:	e00d      	b.n	80043c0 <RCC_GetSystemClockFreq+0x40>
  switch (LL_RCC_GetSysClkSource())
 80043a4:	2b0c      	cmp	r3, #12
 80043a6:	d10c      	bne.n	80043c2 <RCC_GetSystemClockFreq+0x42>
      frequency = RCC_PLL_GetFreqDomain_SYS();
 80043a8:	f7ff ffc2 	bl	8004330 <RCC_PLL_GetFreqDomain_SYS>
      break;
 80043ac:	e008      	b.n	80043c0 <RCC_GetSystemClockFreq+0x40>
  return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSIRANGE));
 80043ae:	4b0c      	ldr	r3, [pc, #48]	; (80043e0 <RCC_GetSystemClockFreq+0x60>)
 80043b0:	685a      	ldr	r2, [r3, #4]
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80043b2:	0b52      	lsrs	r2, r2, #13
 80043b4:	2307      	movs	r3, #7
 80043b6:	4013      	ands	r3, r2
 80043b8:	3301      	adds	r3, #1
 80043ba:	2080      	movs	r0, #128	; 0x80
 80043bc:	0200      	lsls	r0, r0, #8
 80043be:	4098      	lsls	r0, r3
}
 80043c0:	bd10      	pop	{r4, pc}
 80043c2:	4b07      	ldr	r3, [pc, #28]	; (80043e0 <RCC_GetSystemClockFreq+0x60>)
 80043c4:	685a      	ldr	r2, [r3, #4]
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80043c6:	0b52      	lsrs	r2, r2, #13
 80043c8:	2307      	movs	r3, #7
 80043ca:	4013      	ands	r3, r2
 80043cc:	3301      	adds	r3, #1
 80043ce:	2080      	movs	r0, #128	; 0x80
 80043d0:	0200      	lsls	r0, r0, #8
 80043d2:	4098      	lsls	r0, r3
      break;
 80043d4:	e7f4      	b.n	80043c0 <RCC_GetSystemClockFreq+0x40>
  switch (LL_RCC_GetSysClkSource())
 80043d6:	4804      	ldr	r0, [pc, #16]	; (80043e8 <RCC_GetSystemClockFreq+0x68>)
 80043d8:	e7f2      	b.n	80043c0 <RCC_GetSystemClockFreq+0x40>
        frequency = HSI_VALUE;
 80043da:	4804      	ldr	r0, [pc, #16]	; (80043ec <RCC_GetSystemClockFreq+0x6c>)
  return frequency;
 80043dc:	e7f0      	b.n	80043c0 <RCC_GetSystemClockFreq+0x40>
 80043de:	46c0      	nop			; (mov r8, r8)
 80043e0:	40021000 	.word	0x40021000
 80043e4:	003d0900 	.word	0x003d0900
 80043e8:	007a1200 	.word	0x007a1200
 80043ec:	00f42400 	.word	0x00f42400

080043f0 <LL_RCC_GetUSARTClockFreq>:
{
 80043f0:	b510      	push	{r4, lr}
  if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 80043f2:	280c      	cmp	r0, #12
 80043f4:	d001      	beq.n	80043fa <LL_RCC_GetUSARTClockFreq+0xa>
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 80043f6:	2000      	movs	r0, #0
}
 80043f8:	bd10      	pop	{r4, pc}
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 80043fa:	4b19      	ldr	r3, [pc, #100]	; (8004460 <LL_RCC_GetUSARTClockFreq+0x70>)
 80043fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043fe:	4003      	ands	r3, r0
 8004400:	0400      	lsls	r0, r0, #16
 8004402:	4318      	orrs	r0, r3
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8004404:	4b17      	ldr	r3, [pc, #92]	; (8004464 <LL_RCC_GetUSARTClockFreq+0x74>)
 8004406:	4298      	cmp	r0, r3
 8004408:	d00f      	beq.n	800442a <LL_RCC_GetUSARTClockFreq+0x3a>
 800440a:	4b17      	ldr	r3, [pc, #92]	; (8004468 <LL_RCC_GetUSARTClockFreq+0x78>)
 800440c:	4298      	cmp	r0, r3
 800440e:	d019      	beq.n	8004444 <LL_RCC_GetUSARTClockFreq+0x54>
 8004410:	4b16      	ldr	r3, [pc, #88]	; (800446c <LL_RCC_GetUSARTClockFreq+0x7c>)
 8004412:	4298      	cmp	r0, r3
 8004414:	d006      	beq.n	8004424 <LL_RCC_GetUSARTClockFreq+0x34>
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8004416:	f7ff ffb3 	bl	8004380 <RCC_GetSystemClockFreq>
 800441a:	f7ff ff6d 	bl	80042f8 <RCC_GetHCLKClockFreq>
 800441e:	f7ff ff79 	bl	8004314 <RCC_GetPCLK1ClockFreq>
        break;
 8004422:	e7e9      	b.n	80043f8 <LL_RCC_GetUSARTClockFreq+0x8>
        usart_frequency = RCC_GetSystemClockFreq();
 8004424:	f7ff ffac 	bl	8004380 <RCC_GetSystemClockFreq>
        break;
 8004428:	e7e6      	b.n	80043f8 <LL_RCC_GetUSARTClockFreq+0x8>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 800442a:	4b0d      	ldr	r3, [pc, #52]	; (8004460 <LL_RCC_GetUSARTClockFreq+0x70>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	2204      	movs	r2, #4
 8004430:	0010      	movs	r0, r2
 8004432:	4018      	ands	r0, r3
 8004434:	421a      	tst	r2, r3
 8004436:	d0df      	beq.n	80043f8 <LL_RCC_GetUSARTClockFreq+0x8>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIDIVF) == RCC_CR_HSIDIVF) ? 1UL : 0UL);
 8004438:	4b09      	ldr	r3, [pc, #36]	; (8004460 <LL_RCC_GetUSARTClockFreq+0x70>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	06db      	lsls	r3, r3, #27
 800443e:	d40c      	bmi.n	800445a <LL_RCC_GetUSARTClockFreq+0x6a>
            usart_frequency = HSI_VALUE;
 8004440:	480b      	ldr	r0, [pc, #44]	; (8004470 <LL_RCC_GetUSARTClockFreq+0x80>)
 8004442:	e7d9      	b.n	80043f8 <LL_RCC_GetUSARTClockFreq+0x8>
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSERDY) == RCC_CSR_LSERDY) ? 1UL : 0UL);
 8004444:	4b06      	ldr	r3, [pc, #24]	; (8004460 <LL_RCC_GetUSARTClockFreq+0x70>)
 8004446:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004448:	2380      	movs	r3, #128	; 0x80
 800444a:	009b      	lsls	r3, r3, #2
 800444c:	0010      	movs	r0, r2
 800444e:	4018      	ands	r0, r3
 8004450:	421a      	tst	r2, r3
 8004452:	d0d1      	beq.n	80043f8 <LL_RCC_GetUSARTClockFreq+0x8>
          usart_frequency = LSE_VALUE;
 8004454:	2080      	movs	r0, #128	; 0x80
 8004456:	0200      	lsls	r0, r0, #8
  return usart_frequency;
 8004458:	e7ce      	b.n	80043f8 <LL_RCC_GetUSARTClockFreq+0x8>
            usart_frequency = (HSI_VALUE >> 2U);
 800445a:	4806      	ldr	r0, [pc, #24]	; (8004474 <LL_RCC_GetUSARTClockFreq+0x84>)
 800445c:	e7cc      	b.n	80043f8 <LL_RCC_GetUSARTClockFreq+0x8>
 800445e:	46c0      	nop			; (mov r8, r8)
 8004460:	40021000 	.word	0x40021000
 8004464:	000c0008 	.word	0x000c0008
 8004468:	000c000c 	.word	0x000c000c
 800446c:	000c0004 	.word	0x000c0004
 8004470:	00f42400 	.word	0x00f42400
 8004474:	003d0900 	.word	0x003d0900

08004478 <LL_RCC_GetLPUARTClockFreq>:
{
 8004478:	b510      	push	{r4, lr}
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800447a:	4b19      	ldr	r3, [pc, #100]	; (80044e0 <LL_RCC_GetLPUARTClockFreq+0x68>)
 800447c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800447e:	4018      	ands	r0, r3
  switch (LL_RCC_GetLPUARTClockSource(LPUARTxSource))
 8004480:	2380      	movs	r3, #128	; 0x80
 8004482:	011b      	lsls	r3, r3, #4
 8004484:	4298      	cmp	r0, r3
 8004486:	d011      	beq.n	80044ac <LL_RCC_GetLPUARTClockFreq+0x34>
 8004488:	23c0      	movs	r3, #192	; 0xc0
 800448a:	011b      	lsls	r3, r3, #4
 800448c:	4298      	cmp	r0, r3
 800448e:	d01a      	beq.n	80044c6 <LL_RCC_GetLPUARTClockFreq+0x4e>
 8004490:	2380      	movs	r3, #128	; 0x80
 8004492:	00db      	lsls	r3, r3, #3
 8004494:	4298      	cmp	r0, r3
 8004496:	d006      	beq.n	80044a6 <LL_RCC_GetLPUARTClockFreq+0x2e>
      lpuart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8004498:	f7ff ff72 	bl	8004380 <RCC_GetSystemClockFreq>
 800449c:	f7ff ff2c 	bl	80042f8 <RCC_GetHCLKClockFreq>
 80044a0:	f7ff ff38 	bl	8004314 <RCC_GetPCLK1ClockFreq>
      break;
 80044a4:	e001      	b.n	80044aa <LL_RCC_GetLPUARTClockFreq+0x32>
      lpuart_frequency = RCC_GetSystemClockFreq();
 80044a6:	f7ff ff6b 	bl	8004380 <RCC_GetSystemClockFreq>
}
 80044aa:	bd10      	pop	{r4, pc}
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 80044ac:	4b0c      	ldr	r3, [pc, #48]	; (80044e0 <LL_RCC_GetLPUARTClockFreq+0x68>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	2204      	movs	r2, #4
 80044b2:	0010      	movs	r0, r2
 80044b4:	4018      	ands	r0, r3
 80044b6:	421a      	tst	r2, r3
 80044b8:	d0f7      	beq.n	80044aa <LL_RCC_GetLPUARTClockFreq+0x32>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIDIVF) == RCC_CR_HSIDIVF) ? 1UL : 0UL);
 80044ba:	4b09      	ldr	r3, [pc, #36]	; (80044e0 <LL_RCC_GetLPUARTClockFreq+0x68>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	06db      	lsls	r3, r3, #27
 80044c0:	d40c      	bmi.n	80044dc <LL_RCC_GetLPUARTClockFreq+0x64>
          lpuart_frequency = HSI_VALUE;
 80044c2:	4808      	ldr	r0, [pc, #32]	; (80044e4 <LL_RCC_GetLPUARTClockFreq+0x6c>)
 80044c4:	e7f1      	b.n	80044aa <LL_RCC_GetLPUARTClockFreq+0x32>
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSERDY) == RCC_CSR_LSERDY) ? 1UL : 0UL);
 80044c6:	4b06      	ldr	r3, [pc, #24]	; (80044e0 <LL_RCC_GetLPUARTClockFreq+0x68>)
 80044c8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80044ca:	2380      	movs	r3, #128	; 0x80
 80044cc:	009b      	lsls	r3, r3, #2
 80044ce:	0010      	movs	r0, r2
 80044d0:	4018      	ands	r0, r3
 80044d2:	421a      	tst	r2, r3
 80044d4:	d0e9      	beq.n	80044aa <LL_RCC_GetLPUARTClockFreq+0x32>
        lpuart_frequency = LSE_VALUE;
 80044d6:	2080      	movs	r0, #128	; 0x80
 80044d8:	0200      	lsls	r0, r0, #8
  return lpuart_frequency;
 80044da:	e7e6      	b.n	80044aa <LL_RCC_GetLPUARTClockFreq+0x32>
          lpuart_frequency = (HSI_VALUE >> 2U);
 80044dc:	4802      	ldr	r0, [pc, #8]	; (80044e8 <LL_RCC_GetLPUARTClockFreq+0x70>)
 80044de:	e7e4      	b.n	80044aa <LL_RCC_GetLPUARTClockFreq+0x32>
 80044e0:	40021000 	.word	0x40021000
 80044e4:	00f42400 	.word	0x00f42400
 80044e8:	003d0900 	.word	0x003d0900

080044ec <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80044ec:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 80044ee:	6a03      	ldr	r3, [r0, #32]
 80044f0:	2401      	movs	r4, #1
 80044f2:	43a3      	bics	r3, r4
 80044f4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80044f6:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80044f8:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80044fa:	6982      	ldr	r2, [r0, #24]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 80044fc:	2673      	movs	r6, #115	; 0x73
 80044fe:	43b2      	bics	r2, r6
 8004500:	680e      	ldr	r6, [r1, #0]
 8004502:	4332      	orrs	r2, r6

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8004504:	2602      	movs	r6, #2
 8004506:	43b3      	bics	r3, r6
 8004508:	68ce      	ldr	r6, [r1, #12]
 800450a:	4333      	orrs	r3, r6

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 800450c:	43a3      	bics	r3, r4
 800450e:	684c      	ldr	r4, [r1, #4]
 8004510:	4323      	orrs	r3, r4

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004512:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8004514:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8004516:	688a      	ldr	r2, [r1, #8]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8004518:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800451a:	6203      	str	r3, [r0, #32]

  return SUCCESS;
}
 800451c:	2000      	movs	r0, #0
 800451e:	bd70      	pop	{r4, r5, r6, pc}

08004520 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004520:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8004522:	6a03      	ldr	r3, [r0, #32]
 8004524:	2610      	movs	r6, #16
 8004526:	43b3      	bics	r3, r6
 8004528:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800452a:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800452c:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800452e:	6982      	ldr	r2, [r0, #24]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8004530:	4c0a      	ldr	r4, [pc, #40]	; (800455c <OC2Config+0x3c>)
 8004532:	4022      	ands	r2, r4
 8004534:	680c      	ldr	r4, [r1, #0]
 8004536:	0224      	lsls	r4, r4, #8
 8004538:	4322      	orrs	r2, r4

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 800453a:	2420      	movs	r4, #32
 800453c:	43a3      	bics	r3, r4
 800453e:	68cc      	ldr	r4, [r1, #12]
 8004540:	0124      	lsls	r4, r4, #4
 8004542:	4323      	orrs	r3, r4

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8004544:	43b3      	bics	r3, r6
 8004546:	684c      	ldr	r4, [r1, #4]
 8004548:	0124      	lsls	r4, r4, #4
 800454a:	4323      	orrs	r3, r4

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800454c:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800454e:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8004550:	688a      	ldr	r2, [r1, #8]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8004552:	6382      	str	r2, [r0, #56]	; 0x38

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004554:	6203      	str	r3, [r0, #32]

  return SUCCESS;
}
 8004556:	2000      	movs	r0, #0
 8004558:	bd70      	pop	{r4, r5, r6, pc}
 800455a:	46c0      	nop			; (mov r8, r8)
 800455c:	ffff8cff 	.word	0xffff8cff

08004560 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004560:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8004562:	6a02      	ldr	r2, [r0, #32]
 8004564:	4e0c      	ldr	r6, [pc, #48]	; (8004598 <OC3Config+0x38>)
 8004566:	4032      	ands	r2, r6
 8004568:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800456a:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800456c:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800456e:	69c2      	ldr	r2, [r0, #28]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8004570:	2473      	movs	r4, #115	; 0x73
 8004572:	43a2      	bics	r2, r4
 8004574:	680c      	ldr	r4, [r1, #0]
 8004576:	4322      	orrs	r2, r4

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8004578:	4c08      	ldr	r4, [pc, #32]	; (800459c <OC3Config+0x3c>)
 800457a:	4023      	ands	r3, r4
 800457c:	68cc      	ldr	r4, [r1, #12]
 800457e:	0224      	lsls	r4, r4, #8
 8004580:	4323      	orrs	r3, r4

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8004582:	4033      	ands	r3, r6
 8004584:	684c      	ldr	r4, [r1, #4]
 8004586:	0224      	lsls	r4, r4, #8
 8004588:	4323      	orrs	r3, r4

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800458a:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800458c:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 800458e:	688a      	ldr	r2, [r1, #8]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8004590:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004592:	6203      	str	r3, [r0, #32]

  return SUCCESS;
}
 8004594:	2000      	movs	r0, #0
 8004596:	bd70      	pop	{r4, r5, r6, pc}
 8004598:	fffffeff 	.word	0xfffffeff
 800459c:	fffffdff 	.word	0xfffffdff

080045a0 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80045a0:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80045a2:	6a02      	ldr	r2, [r0, #32]
 80045a4:	4e0d      	ldr	r6, [pc, #52]	; (80045dc <OC4Config+0x3c>)
 80045a6:	4032      	ands	r2, r6
 80045a8:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80045aa:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80045ac:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80045ae:	69c2      	ldr	r2, [r0, #28]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80045b0:	4c0b      	ldr	r4, [pc, #44]	; (80045e0 <OC4Config+0x40>)
 80045b2:	4022      	ands	r2, r4
 80045b4:	680c      	ldr	r4, [r1, #0]
 80045b6:	0224      	lsls	r4, r4, #8
 80045b8:	4322      	orrs	r2, r4

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 80045ba:	4c0a      	ldr	r4, [pc, #40]	; (80045e4 <OC4Config+0x44>)
 80045bc:	4023      	ands	r3, r4
 80045be:	68cc      	ldr	r4, [r1, #12]
 80045c0:	0324      	lsls	r4, r4, #12
 80045c2:	4323      	orrs	r3, r4

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 80045c4:	4033      	ands	r3, r6
 80045c6:	684c      	ldr	r4, [r1, #4]
 80045c8:	0324      	lsls	r4, r4, #12
 80045ca:	4323      	orrs	r3, r4

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80045cc:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80045ce:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 80045d0:	688a      	ldr	r2, [r1, #8]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80045d2:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80045d4:	6203      	str	r3, [r0, #32]

  return SUCCESS;
}
 80045d6:	2000      	movs	r0, #0
 80045d8:	bd70      	pop	{r4, r5, r6, pc}
 80045da:	46c0      	nop			; (mov r8, r8)
 80045dc:	ffffefff 	.word	0xffffefff
 80045e0:	ffff8cff 	.word	0xffff8cff
 80045e4:	ffffdfff 	.word	0xffffdfff

080045e8 <LL_TIM_Init>:
  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80045e8:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80045ea:	2280      	movs	r2, #128	; 0x80
 80045ec:	05d2      	lsls	r2, r2, #23
 80045ee:	4290      	cmp	r0, r2
 80045f0:	d005      	beq.n	80045fe <LL_TIM_Init+0x16>
 80045f2:	4a11      	ldr	r2, [pc, #68]	; (8004638 <LL_TIM_Init+0x50>)
 80045f4:	4290      	cmp	r0, r2
 80045f6:	d002      	beq.n	80045fe <LL_TIM_Init+0x16>
 80045f8:	4a10      	ldr	r2, [pc, #64]	; (800463c <LL_TIM_Init+0x54>)
 80045fa:	4290      	cmp	r0, r2
 80045fc:	d103      	bne.n	8004606 <LL_TIM_Init+0x1e>
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80045fe:	2270      	movs	r2, #112	; 0x70
 8004600:	4393      	bics	r3, r2
 8004602:	684a      	ldr	r2, [r1, #4]
 8004604:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004606:	2280      	movs	r2, #128	; 0x80
 8004608:	05d2      	lsls	r2, r2, #23
 800460a:	4290      	cmp	r0, r2
 800460c:	d005      	beq.n	800461a <LL_TIM_Init+0x32>
 800460e:	4a0a      	ldr	r2, [pc, #40]	; (8004638 <LL_TIM_Init+0x50>)
 8004610:	4290      	cmp	r0, r2
 8004612:	d002      	beq.n	800461a <LL_TIM_Init+0x32>
 8004614:	4a09      	ldr	r2, [pc, #36]	; (800463c <LL_TIM_Init+0x54>)
 8004616:	4290      	cmp	r0, r2
 8004618:	d103      	bne.n	8004622 <LL_TIM_Init+0x3a>
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800461a:	4a09      	ldr	r2, [pc, #36]	; (8004640 <LL_TIM_Init+0x58>)
 800461c:	4013      	ands	r3, r2
 800461e:	68ca      	ldr	r2, [r1, #12]
 8004620:	4313      	orrs	r3, r2
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8004622:	6003      	str	r3, [r0, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8004624:	688b      	ldr	r3, [r1, #8]
 8004626:	62c3      	str	r3, [r0, #44]	; 0x2c
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8004628:	880b      	ldrh	r3, [r1, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800462a:	6283      	str	r3, [r0, #40]	; 0x28
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800462c:	6943      	ldr	r3, [r0, #20]
 800462e:	2201      	movs	r2, #1
 8004630:	4313      	orrs	r3, r2
 8004632:	6143      	str	r3, [r0, #20]
}
 8004634:	2000      	movs	r0, #0
 8004636:	4770      	bx	lr
 8004638:	40010800 	.word	0x40010800
 800463c:	40011400 	.word	0x40011400
 8004640:	fffffcff 	.word	0xfffffcff

08004644 <LL_TIM_OC_Init>:
{
 8004644:	b510      	push	{r4, lr}
 8004646:	000b      	movs	r3, r1
 8004648:	0011      	movs	r1, r2
  switch (Channel)
 800464a:	2280      	movs	r2, #128	; 0x80
 800464c:	0052      	lsls	r2, r2, #1
 800464e:	4293      	cmp	r3, r2
 8004650:	d015      	beq.n	800467e <LL_TIM_OC_Init+0x3a>
 8004652:	d808      	bhi.n	8004666 <LL_TIM_OC_Init+0x22>
 8004654:	2b01      	cmp	r3, #1
 8004656:	d00f      	beq.n	8004678 <LL_TIM_OC_Init+0x34>
 8004658:	2b10      	cmp	r3, #16
 800465a:	d102      	bne.n	8004662 <LL_TIM_OC_Init+0x1e>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 800465c:	f7ff ff60 	bl	8004520 <OC2Config>
      break;
 8004660:	e009      	b.n	8004676 <LL_TIM_OC_Init+0x32>
  switch (Channel)
 8004662:	2001      	movs	r0, #1
 8004664:	e007      	b.n	8004676 <LL_TIM_OC_Init+0x32>
 8004666:	2280      	movs	r2, #128	; 0x80
 8004668:	0152      	lsls	r2, r2, #5
 800466a:	4293      	cmp	r3, r2
 800466c:	d102      	bne.n	8004674 <LL_TIM_OC_Init+0x30>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 800466e:	f7ff ff97 	bl	80045a0 <OC4Config>
      break;
 8004672:	e000      	b.n	8004676 <LL_TIM_OC_Init+0x32>
  switch (Channel)
 8004674:	2001      	movs	r0, #1
}
 8004676:	bd10      	pop	{r4, pc}
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8004678:	f7ff ff38 	bl	80044ec <OC1Config>
      break;
 800467c:	e7fb      	b.n	8004676 <LL_TIM_OC_Init+0x32>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 800467e:	f7ff ff6f 	bl	8004560 <OC3Config>
      break;
 8004682:	e7f8      	b.n	8004676 <LL_TIM_OC_Init+0x32>

08004684 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8004684:	b570      	push	{r4, r5, r6, lr}
 8004686:	0004      	movs	r4, r0
 8004688:	000d      	movs	r5, r1
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 800468a:	6803      	ldr	r3, [r0, #0]
 800468c:	07db      	lsls	r3, r3, #31
 800468e:	d442      	bmi.n	8004716 <LL_USART_Init+0x92>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8004690:	6803      	ldr	r3, [r0, #0]
 8004692:	4a23      	ldr	r2, [pc, #140]	; (8004720 <LL_USART_Init+0x9c>)
 8004694:	401a      	ands	r2, r3
 8004696:	684b      	ldr	r3, [r1, #4]
 8004698:	68c9      	ldr	r1, [r1, #12]
 800469a:	430b      	orrs	r3, r1
 800469c:	6929      	ldr	r1, [r5, #16]
 800469e:	430b      	orrs	r3, r1
 80046a0:	69a9      	ldr	r1, [r5, #24]
 80046a2:	430b      	orrs	r3, r1
 80046a4:	4313      	orrs	r3, r2
 80046a6:	6003      	str	r3, [r0, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80046a8:	6843      	ldr	r3, [r0, #4]
 80046aa:	4a1e      	ldr	r2, [pc, #120]	; (8004724 <LL_USART_Init+0xa0>)
 80046ac:	4013      	ands	r3, r2
 80046ae:	68aa      	ldr	r2, [r5, #8]
 80046b0:	4313      	orrs	r3, r2
 80046b2:	6043      	str	r3, [r0, #4]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80046b4:	6883      	ldr	r3, [r0, #8]
 80046b6:	4a1c      	ldr	r2, [pc, #112]	; (8004728 <LL_USART_Init+0xa4>)
 80046b8:	4013      	ands	r3, r2
 80046ba:	696a      	ldr	r2, [r5, #20]
 80046bc:	4313      	orrs	r3, r2
 80046be:	6083      	str	r3, [r0, #8]
    }
#endif /* USART1 */
#if defined(USART1)
    else if (USARTx == USART2)
#else
    if (USARTx == USART2)
 80046c0:	4b1a      	ldr	r3, [pc, #104]	; (800472c <LL_USART_Init+0xa8>)
 80046c2:	4298      	cmp	r0, r3
 80046c4:	d001      	beq.n	80046ca <LL_USART_Init+0x46>
  ErrorStatus status = ERROR;
 80046c6:	2001      	movs	r0, #1
 80046c8:	e026      	b.n	8004718 <LL_USART_Init+0x94>
#endif /* USART1 */
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 80046ca:	200c      	movs	r0, #12
 80046cc:	f7ff fe90 	bl	80043f0 <LL_RCC_GetUSARTClockFreq>

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80046d0:	2800      	cmp	r0, #0
 80046d2:	d022      	beq.n	800471a <LL_USART_Init+0x96>
        && (USART_InitStruct->BaudRate != 0U))
 80046d4:	6829      	ldr	r1, [r5, #0]
 80046d6:	2900      	cmp	r1, #0
 80046d8:	d101      	bne.n	80046de <LL_USART_Init+0x5a>
  ErrorStatus status = ERROR;
 80046da:	2001      	movs	r0, #1
 80046dc:	e01c      	b.n	8004718 <LL_USART_Init+0x94>
    {
      status = SUCCESS;
      LL_USART_SetBaudRate(USARTx,
 80046de:	69aa      	ldr	r2, [r5, #24]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80046e0:	2380      	movs	r3, #128	; 0x80
 80046e2:	021b      	lsls	r3, r3, #8
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d008      	beq.n	80046fa <LL_USART_Init+0x76>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80046e8:	084b      	lsrs	r3, r1, #1
 80046ea:	18c0      	adds	r0, r0, r3
 80046ec:	f7fb fd1e 	bl	800012c <__udivsi3>
 80046f0:	0403      	lsls	r3, r0, #16
 80046f2:	0c1b      	lsrs	r3, r3, #16
 80046f4:	60e3      	str	r3, [r4, #12]
      status = SUCCESS;
 80046f6:	2000      	movs	r0, #0
}
 80046f8:	e00e      	b.n	8004718 <LL_USART_Init+0x94>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80046fa:	0040      	lsls	r0, r0, #1
 80046fc:	084b      	lsrs	r3, r1, #1
 80046fe:	18c0      	adds	r0, r0, r3
 8004700:	f7fb fd14 	bl	800012c <__udivsi3>
    brrtemp = usartdiv & 0xFFF0U;
 8004704:	4b0a      	ldr	r3, [pc, #40]	; (8004730 <LL_USART_Init+0xac>)
 8004706:	4003      	ands	r3, r0
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004708:	0400      	lsls	r0, r0, #16
 800470a:	0c40      	lsrs	r0, r0, #17
 800470c:	2207      	movs	r2, #7
 800470e:	4010      	ands	r0, r2
 8004710:	4318      	orrs	r0, r3
    USARTx->BRR = brrtemp;
 8004712:	60e0      	str	r0, [r4, #12]
 8004714:	e7ef      	b.n	80046f6 <LL_USART_Init+0x72>
  ErrorStatus status = ERROR;
 8004716:	2001      	movs	r0, #1
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
}
 8004718:	bd70      	pop	{r4, r5, r6, pc}
  ErrorStatus status = ERROR;
 800471a:	2001      	movs	r0, #1
 800471c:	e7fc      	b.n	8004718 <LL_USART_Init+0x94>
 800471e:	46c0      	nop			; (mov r8, r8)
 8004720:	efff69f3 	.word	0xefff69f3
 8004724:	ffffcfff 	.word	0xffffcfff
 8004728:	fffffcff 	.word	0xfffffcff
 800472c:	40004400 	.word	0x40004400
 8004730:	0000fff0 	.word	0x0000fff0

08004734 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8004734:	b510      	push	{r4, lr}
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8004736:	21fa      	movs	r1, #250	; 0xfa
 8004738:	0089      	lsls	r1, r1, #2
 800473a:	f7fb fcf7 	bl	800012c <__udivsi3>
 800473e:	3801      	subs	r0, #1
 8004740:	4b03      	ldr	r3, [pc, #12]	; (8004750 <LL_Init1msTick+0x1c>)
 8004742:	6058      	str	r0, [r3, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8004744:	2200      	movs	r2, #0
 8004746:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004748:	3205      	adds	r2, #5
 800474a:	601a      	str	r2, [r3, #0]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
}
 800474c:	bd10      	pop	{r4, pc}
 800474e:	46c0      	nop			; (mov r8, r8)
 8004750:	e000e010 	.word	0xe000e010

08004754 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8004754:	b082      	sub	sp, #8
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8004756:	4b08      	ldr	r3, [pc, #32]	; (8004778 <LL_mDelay+0x24>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	9301      	str	r3, [sp, #4]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 800475c:	9b01      	ldr	r3, [sp, #4]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 800475e:	1c43      	adds	r3, r0, #1
 8004760:	d000      	beq.n	8004764 <LL_mDelay+0x10>
  {
    Delay++;
 8004762:	3001      	adds	r0, #1
  }

  while (Delay)
 8004764:	2800      	cmp	r0, #0
 8004766:	d005      	beq.n	8004774 <LL_mDelay+0x20>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8004768:	4b03      	ldr	r3, [pc, #12]	; (8004778 <LL_mDelay+0x24>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	03db      	lsls	r3, r3, #15
 800476e:	d5f9      	bpl.n	8004764 <LL_mDelay+0x10>
    {
      Delay--;
 8004770:	3801      	subs	r0, #1
 8004772:	e7f7      	b.n	8004764 <LL_mDelay+0x10>
    }
  }
}
 8004774:	b002      	add	sp, #8
 8004776:	4770      	bx	lr
 8004778:	e000e010 	.word	0xe000e010

0800477c <LL_SetSystemCoreClock>:
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 800477c:	4b01      	ldr	r3, [pc, #4]	; (8004784 <LL_SetSystemCoreClock+0x8>)
 800477e:	6018      	str	r0, [r3, #0]
}
 8004780:	4770      	bx	lr
 8004782:	46c0      	nop			; (mov r8, r8)
 8004784:	2000001c 	.word	0x2000001c

08004788 <__errno>:
 8004788:	4b01      	ldr	r3, [pc, #4]	; (8004790 <__errno+0x8>)
 800478a:	6818      	ldr	r0, [r3, #0]
 800478c:	4770      	bx	lr
 800478e:	46c0      	nop			; (mov r8, r8)
 8004790:	20000028 	.word	0x20000028

08004794 <__libc_init_array>:
 8004794:	b570      	push	{r4, r5, r6, lr}
 8004796:	2600      	movs	r6, #0
 8004798:	4d0c      	ldr	r5, [pc, #48]	; (80047cc <__libc_init_array+0x38>)
 800479a:	4c0d      	ldr	r4, [pc, #52]	; (80047d0 <__libc_init_array+0x3c>)
 800479c:	1b64      	subs	r4, r4, r5
 800479e:	10a4      	asrs	r4, r4, #2
 80047a0:	42a6      	cmp	r6, r4
 80047a2:	d109      	bne.n	80047b8 <__libc_init_array+0x24>
 80047a4:	2600      	movs	r6, #0
 80047a6:	f000 fca1 	bl	80050ec <_init>
 80047aa:	4d0a      	ldr	r5, [pc, #40]	; (80047d4 <__libc_init_array+0x40>)
 80047ac:	4c0a      	ldr	r4, [pc, #40]	; (80047d8 <__libc_init_array+0x44>)
 80047ae:	1b64      	subs	r4, r4, r5
 80047b0:	10a4      	asrs	r4, r4, #2
 80047b2:	42a6      	cmp	r6, r4
 80047b4:	d105      	bne.n	80047c2 <__libc_init_array+0x2e>
 80047b6:	bd70      	pop	{r4, r5, r6, pc}
 80047b8:	00b3      	lsls	r3, r6, #2
 80047ba:	58eb      	ldr	r3, [r5, r3]
 80047bc:	4798      	blx	r3
 80047be:	3601      	adds	r6, #1
 80047c0:	e7ee      	b.n	80047a0 <__libc_init_array+0xc>
 80047c2:	00b3      	lsls	r3, r6, #2
 80047c4:	58eb      	ldr	r3, [r5, r3]
 80047c6:	4798      	blx	r3
 80047c8:	3601      	adds	r6, #1
 80047ca:	e7f2      	b.n	80047b2 <__libc_init_array+0x1e>
 80047cc:	080057ec 	.word	0x080057ec
 80047d0:	080057ec 	.word	0x080057ec
 80047d4:	080057ec 	.word	0x080057ec
 80047d8:	080057f0 	.word	0x080057f0

080047dc <memcpy>:
 80047dc:	2300      	movs	r3, #0
 80047de:	b510      	push	{r4, lr}
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d100      	bne.n	80047e6 <memcpy+0xa>
 80047e4:	bd10      	pop	{r4, pc}
 80047e6:	5ccc      	ldrb	r4, [r1, r3]
 80047e8:	54c4      	strb	r4, [r0, r3]
 80047ea:	3301      	adds	r3, #1
 80047ec:	e7f8      	b.n	80047e0 <memcpy+0x4>

080047ee <memset>:
 80047ee:	0003      	movs	r3, r0
 80047f0:	1882      	adds	r2, r0, r2
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d100      	bne.n	80047f8 <memset+0xa>
 80047f6:	4770      	bx	lr
 80047f8:	7019      	strb	r1, [r3, #0]
 80047fa:	3301      	adds	r3, #1
 80047fc:	e7f9      	b.n	80047f2 <memset+0x4>

080047fe <_vsniprintf_r>:
 80047fe:	b530      	push	{r4, r5, lr}
 8004800:	0014      	movs	r4, r2
 8004802:	0005      	movs	r5, r0
 8004804:	001a      	movs	r2, r3
 8004806:	b09b      	sub	sp, #108	; 0x6c
 8004808:	2c00      	cmp	r4, #0
 800480a:	da05      	bge.n	8004818 <_vsniprintf_r+0x1a>
 800480c:	238b      	movs	r3, #139	; 0x8b
 800480e:	6003      	str	r3, [r0, #0]
 8004810:	2001      	movs	r0, #1
 8004812:	4240      	negs	r0, r0
 8004814:	b01b      	add	sp, #108	; 0x6c
 8004816:	bd30      	pop	{r4, r5, pc}
 8004818:	2382      	movs	r3, #130	; 0x82
 800481a:	4668      	mov	r0, sp
 800481c:	009b      	lsls	r3, r3, #2
 800481e:	8183      	strh	r3, [r0, #12]
 8004820:	2300      	movs	r3, #0
 8004822:	9100      	str	r1, [sp, #0]
 8004824:	9104      	str	r1, [sp, #16]
 8004826:	429c      	cmp	r4, r3
 8004828:	d000      	beq.n	800482c <_vsniprintf_r+0x2e>
 800482a:	1e63      	subs	r3, r4, #1
 800482c:	9302      	str	r3, [sp, #8]
 800482e:	9305      	str	r3, [sp, #20]
 8004830:	2301      	movs	r3, #1
 8004832:	4669      	mov	r1, sp
 8004834:	425b      	negs	r3, r3
 8004836:	81cb      	strh	r3, [r1, #14]
 8004838:	0028      	movs	r0, r5
 800483a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800483c:	f000 f878 	bl	8004930 <_svfiprintf_r>
 8004840:	1c43      	adds	r3, r0, #1
 8004842:	da01      	bge.n	8004848 <_vsniprintf_r+0x4a>
 8004844:	238b      	movs	r3, #139	; 0x8b
 8004846:	602b      	str	r3, [r5, #0]
 8004848:	2c00      	cmp	r4, #0
 800484a:	d0e3      	beq.n	8004814 <_vsniprintf_r+0x16>
 800484c:	2300      	movs	r3, #0
 800484e:	9a00      	ldr	r2, [sp, #0]
 8004850:	7013      	strb	r3, [r2, #0]
 8004852:	e7df      	b.n	8004814 <_vsniprintf_r+0x16>

08004854 <vsniprintf>:
 8004854:	b507      	push	{r0, r1, r2, lr}
 8004856:	9300      	str	r3, [sp, #0]
 8004858:	0013      	movs	r3, r2
 800485a:	000a      	movs	r2, r1
 800485c:	0001      	movs	r1, r0
 800485e:	4802      	ldr	r0, [pc, #8]	; (8004868 <vsniprintf+0x14>)
 8004860:	6800      	ldr	r0, [r0, #0]
 8004862:	f7ff ffcc 	bl	80047fe <_vsniprintf_r>
 8004866:	bd0e      	pop	{r1, r2, r3, pc}
 8004868:	20000028 	.word	0x20000028

0800486c <__ssputs_r>:
 800486c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800486e:	688e      	ldr	r6, [r1, #8]
 8004870:	b085      	sub	sp, #20
 8004872:	0007      	movs	r7, r0
 8004874:	000c      	movs	r4, r1
 8004876:	9203      	str	r2, [sp, #12]
 8004878:	9301      	str	r3, [sp, #4]
 800487a:	429e      	cmp	r6, r3
 800487c:	d83c      	bhi.n	80048f8 <__ssputs_r+0x8c>
 800487e:	2390      	movs	r3, #144	; 0x90
 8004880:	898a      	ldrh	r2, [r1, #12]
 8004882:	00db      	lsls	r3, r3, #3
 8004884:	421a      	tst	r2, r3
 8004886:	d034      	beq.n	80048f2 <__ssputs_r+0x86>
 8004888:	6909      	ldr	r1, [r1, #16]
 800488a:	6823      	ldr	r3, [r4, #0]
 800488c:	6960      	ldr	r0, [r4, #20]
 800488e:	1a5b      	subs	r3, r3, r1
 8004890:	9302      	str	r3, [sp, #8]
 8004892:	2303      	movs	r3, #3
 8004894:	4343      	muls	r3, r0
 8004896:	0fdd      	lsrs	r5, r3, #31
 8004898:	18ed      	adds	r5, r5, r3
 800489a:	9b01      	ldr	r3, [sp, #4]
 800489c:	9802      	ldr	r0, [sp, #8]
 800489e:	3301      	adds	r3, #1
 80048a0:	181b      	adds	r3, r3, r0
 80048a2:	106d      	asrs	r5, r5, #1
 80048a4:	42ab      	cmp	r3, r5
 80048a6:	d900      	bls.n	80048aa <__ssputs_r+0x3e>
 80048a8:	001d      	movs	r5, r3
 80048aa:	0553      	lsls	r3, r2, #21
 80048ac:	d532      	bpl.n	8004914 <__ssputs_r+0xa8>
 80048ae:	0029      	movs	r1, r5
 80048b0:	0038      	movs	r0, r7
 80048b2:	f000 fb49 	bl	8004f48 <_malloc_r>
 80048b6:	1e06      	subs	r6, r0, #0
 80048b8:	d109      	bne.n	80048ce <__ssputs_r+0x62>
 80048ba:	230c      	movs	r3, #12
 80048bc:	603b      	str	r3, [r7, #0]
 80048be:	2340      	movs	r3, #64	; 0x40
 80048c0:	2001      	movs	r0, #1
 80048c2:	89a2      	ldrh	r2, [r4, #12]
 80048c4:	4240      	negs	r0, r0
 80048c6:	4313      	orrs	r3, r2
 80048c8:	81a3      	strh	r3, [r4, #12]
 80048ca:	b005      	add	sp, #20
 80048cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048ce:	9a02      	ldr	r2, [sp, #8]
 80048d0:	6921      	ldr	r1, [r4, #16]
 80048d2:	f7ff ff83 	bl	80047dc <memcpy>
 80048d6:	89a3      	ldrh	r3, [r4, #12]
 80048d8:	4a14      	ldr	r2, [pc, #80]	; (800492c <__ssputs_r+0xc0>)
 80048da:	401a      	ands	r2, r3
 80048dc:	2380      	movs	r3, #128	; 0x80
 80048de:	4313      	orrs	r3, r2
 80048e0:	81a3      	strh	r3, [r4, #12]
 80048e2:	9b02      	ldr	r3, [sp, #8]
 80048e4:	6126      	str	r6, [r4, #16]
 80048e6:	18f6      	adds	r6, r6, r3
 80048e8:	6026      	str	r6, [r4, #0]
 80048ea:	6165      	str	r5, [r4, #20]
 80048ec:	9e01      	ldr	r6, [sp, #4]
 80048ee:	1aed      	subs	r5, r5, r3
 80048f0:	60a5      	str	r5, [r4, #8]
 80048f2:	9b01      	ldr	r3, [sp, #4]
 80048f4:	429e      	cmp	r6, r3
 80048f6:	d900      	bls.n	80048fa <__ssputs_r+0x8e>
 80048f8:	9e01      	ldr	r6, [sp, #4]
 80048fa:	0032      	movs	r2, r6
 80048fc:	9903      	ldr	r1, [sp, #12]
 80048fe:	6820      	ldr	r0, [r4, #0]
 8004900:	f000 faa3 	bl	8004e4a <memmove>
 8004904:	68a3      	ldr	r3, [r4, #8]
 8004906:	2000      	movs	r0, #0
 8004908:	1b9b      	subs	r3, r3, r6
 800490a:	60a3      	str	r3, [r4, #8]
 800490c:	6823      	ldr	r3, [r4, #0]
 800490e:	199e      	adds	r6, r3, r6
 8004910:	6026      	str	r6, [r4, #0]
 8004912:	e7da      	b.n	80048ca <__ssputs_r+0x5e>
 8004914:	002a      	movs	r2, r5
 8004916:	0038      	movs	r0, r7
 8004918:	f000 fb8c 	bl	8005034 <_realloc_r>
 800491c:	1e06      	subs	r6, r0, #0
 800491e:	d1e0      	bne.n	80048e2 <__ssputs_r+0x76>
 8004920:	0038      	movs	r0, r7
 8004922:	6921      	ldr	r1, [r4, #16]
 8004924:	f000 faa4 	bl	8004e70 <_free_r>
 8004928:	e7c7      	b.n	80048ba <__ssputs_r+0x4e>
 800492a:	46c0      	nop			; (mov r8, r8)
 800492c:	fffffb7f 	.word	0xfffffb7f

08004930 <_svfiprintf_r>:
 8004930:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004932:	b0a1      	sub	sp, #132	; 0x84
 8004934:	9003      	str	r0, [sp, #12]
 8004936:	001d      	movs	r5, r3
 8004938:	898b      	ldrh	r3, [r1, #12]
 800493a:	000f      	movs	r7, r1
 800493c:	0016      	movs	r6, r2
 800493e:	061b      	lsls	r3, r3, #24
 8004940:	d511      	bpl.n	8004966 <_svfiprintf_r+0x36>
 8004942:	690b      	ldr	r3, [r1, #16]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d10e      	bne.n	8004966 <_svfiprintf_r+0x36>
 8004948:	2140      	movs	r1, #64	; 0x40
 800494a:	f000 fafd 	bl	8004f48 <_malloc_r>
 800494e:	6038      	str	r0, [r7, #0]
 8004950:	6138      	str	r0, [r7, #16]
 8004952:	2800      	cmp	r0, #0
 8004954:	d105      	bne.n	8004962 <_svfiprintf_r+0x32>
 8004956:	230c      	movs	r3, #12
 8004958:	9a03      	ldr	r2, [sp, #12]
 800495a:	3801      	subs	r0, #1
 800495c:	6013      	str	r3, [r2, #0]
 800495e:	b021      	add	sp, #132	; 0x84
 8004960:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004962:	2340      	movs	r3, #64	; 0x40
 8004964:	617b      	str	r3, [r7, #20]
 8004966:	2300      	movs	r3, #0
 8004968:	ac08      	add	r4, sp, #32
 800496a:	6163      	str	r3, [r4, #20]
 800496c:	3320      	adds	r3, #32
 800496e:	7663      	strb	r3, [r4, #25]
 8004970:	3310      	adds	r3, #16
 8004972:	76a3      	strb	r3, [r4, #26]
 8004974:	9507      	str	r5, [sp, #28]
 8004976:	0035      	movs	r5, r6
 8004978:	782b      	ldrb	r3, [r5, #0]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d001      	beq.n	8004982 <_svfiprintf_r+0x52>
 800497e:	2b25      	cmp	r3, #37	; 0x25
 8004980:	d147      	bne.n	8004a12 <_svfiprintf_r+0xe2>
 8004982:	1bab      	subs	r3, r5, r6
 8004984:	9305      	str	r3, [sp, #20]
 8004986:	42b5      	cmp	r5, r6
 8004988:	d00c      	beq.n	80049a4 <_svfiprintf_r+0x74>
 800498a:	0032      	movs	r2, r6
 800498c:	0039      	movs	r1, r7
 800498e:	9803      	ldr	r0, [sp, #12]
 8004990:	f7ff ff6c 	bl	800486c <__ssputs_r>
 8004994:	1c43      	adds	r3, r0, #1
 8004996:	d100      	bne.n	800499a <_svfiprintf_r+0x6a>
 8004998:	e0ae      	b.n	8004af8 <_svfiprintf_r+0x1c8>
 800499a:	6962      	ldr	r2, [r4, #20]
 800499c:	9b05      	ldr	r3, [sp, #20]
 800499e:	4694      	mov	ip, r2
 80049a0:	4463      	add	r3, ip
 80049a2:	6163      	str	r3, [r4, #20]
 80049a4:	782b      	ldrb	r3, [r5, #0]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d100      	bne.n	80049ac <_svfiprintf_r+0x7c>
 80049aa:	e0a5      	b.n	8004af8 <_svfiprintf_r+0x1c8>
 80049ac:	2201      	movs	r2, #1
 80049ae:	2300      	movs	r3, #0
 80049b0:	4252      	negs	r2, r2
 80049b2:	6062      	str	r2, [r4, #4]
 80049b4:	a904      	add	r1, sp, #16
 80049b6:	3254      	adds	r2, #84	; 0x54
 80049b8:	1852      	adds	r2, r2, r1
 80049ba:	1c6e      	adds	r6, r5, #1
 80049bc:	6023      	str	r3, [r4, #0]
 80049be:	60e3      	str	r3, [r4, #12]
 80049c0:	60a3      	str	r3, [r4, #8]
 80049c2:	7013      	strb	r3, [r2, #0]
 80049c4:	65a3      	str	r3, [r4, #88]	; 0x58
 80049c6:	2205      	movs	r2, #5
 80049c8:	7831      	ldrb	r1, [r6, #0]
 80049ca:	4854      	ldr	r0, [pc, #336]	; (8004b1c <_svfiprintf_r+0x1ec>)
 80049cc:	f000 fa32 	bl	8004e34 <memchr>
 80049d0:	1c75      	adds	r5, r6, #1
 80049d2:	2800      	cmp	r0, #0
 80049d4:	d11f      	bne.n	8004a16 <_svfiprintf_r+0xe6>
 80049d6:	6822      	ldr	r2, [r4, #0]
 80049d8:	06d3      	lsls	r3, r2, #27
 80049da:	d504      	bpl.n	80049e6 <_svfiprintf_r+0xb6>
 80049dc:	2353      	movs	r3, #83	; 0x53
 80049de:	a904      	add	r1, sp, #16
 80049e0:	185b      	adds	r3, r3, r1
 80049e2:	2120      	movs	r1, #32
 80049e4:	7019      	strb	r1, [r3, #0]
 80049e6:	0713      	lsls	r3, r2, #28
 80049e8:	d504      	bpl.n	80049f4 <_svfiprintf_r+0xc4>
 80049ea:	2353      	movs	r3, #83	; 0x53
 80049ec:	a904      	add	r1, sp, #16
 80049ee:	185b      	adds	r3, r3, r1
 80049f0:	212b      	movs	r1, #43	; 0x2b
 80049f2:	7019      	strb	r1, [r3, #0]
 80049f4:	7833      	ldrb	r3, [r6, #0]
 80049f6:	2b2a      	cmp	r3, #42	; 0x2a
 80049f8:	d016      	beq.n	8004a28 <_svfiprintf_r+0xf8>
 80049fa:	0035      	movs	r5, r6
 80049fc:	2100      	movs	r1, #0
 80049fe:	200a      	movs	r0, #10
 8004a00:	68e3      	ldr	r3, [r4, #12]
 8004a02:	782a      	ldrb	r2, [r5, #0]
 8004a04:	1c6e      	adds	r6, r5, #1
 8004a06:	3a30      	subs	r2, #48	; 0x30
 8004a08:	2a09      	cmp	r2, #9
 8004a0a:	d94e      	bls.n	8004aaa <_svfiprintf_r+0x17a>
 8004a0c:	2900      	cmp	r1, #0
 8004a0e:	d111      	bne.n	8004a34 <_svfiprintf_r+0x104>
 8004a10:	e017      	b.n	8004a42 <_svfiprintf_r+0x112>
 8004a12:	3501      	adds	r5, #1
 8004a14:	e7b0      	b.n	8004978 <_svfiprintf_r+0x48>
 8004a16:	4b41      	ldr	r3, [pc, #260]	; (8004b1c <_svfiprintf_r+0x1ec>)
 8004a18:	6822      	ldr	r2, [r4, #0]
 8004a1a:	1ac0      	subs	r0, r0, r3
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	4083      	lsls	r3, r0
 8004a20:	4313      	orrs	r3, r2
 8004a22:	002e      	movs	r6, r5
 8004a24:	6023      	str	r3, [r4, #0]
 8004a26:	e7ce      	b.n	80049c6 <_svfiprintf_r+0x96>
 8004a28:	9b07      	ldr	r3, [sp, #28]
 8004a2a:	1d19      	adds	r1, r3, #4
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	9107      	str	r1, [sp, #28]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	db01      	blt.n	8004a38 <_svfiprintf_r+0x108>
 8004a34:	930b      	str	r3, [sp, #44]	; 0x2c
 8004a36:	e004      	b.n	8004a42 <_svfiprintf_r+0x112>
 8004a38:	425b      	negs	r3, r3
 8004a3a:	60e3      	str	r3, [r4, #12]
 8004a3c:	2302      	movs	r3, #2
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	6023      	str	r3, [r4, #0]
 8004a42:	782b      	ldrb	r3, [r5, #0]
 8004a44:	2b2e      	cmp	r3, #46	; 0x2e
 8004a46:	d10a      	bne.n	8004a5e <_svfiprintf_r+0x12e>
 8004a48:	786b      	ldrb	r3, [r5, #1]
 8004a4a:	2b2a      	cmp	r3, #42	; 0x2a
 8004a4c:	d135      	bne.n	8004aba <_svfiprintf_r+0x18a>
 8004a4e:	9b07      	ldr	r3, [sp, #28]
 8004a50:	3502      	adds	r5, #2
 8004a52:	1d1a      	adds	r2, r3, #4
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	9207      	str	r2, [sp, #28]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	db2b      	blt.n	8004ab4 <_svfiprintf_r+0x184>
 8004a5c:	9309      	str	r3, [sp, #36]	; 0x24
 8004a5e:	4e30      	ldr	r6, [pc, #192]	; (8004b20 <_svfiprintf_r+0x1f0>)
 8004a60:	2203      	movs	r2, #3
 8004a62:	0030      	movs	r0, r6
 8004a64:	7829      	ldrb	r1, [r5, #0]
 8004a66:	f000 f9e5 	bl	8004e34 <memchr>
 8004a6a:	2800      	cmp	r0, #0
 8004a6c:	d006      	beq.n	8004a7c <_svfiprintf_r+0x14c>
 8004a6e:	2340      	movs	r3, #64	; 0x40
 8004a70:	1b80      	subs	r0, r0, r6
 8004a72:	4083      	lsls	r3, r0
 8004a74:	6822      	ldr	r2, [r4, #0]
 8004a76:	3501      	adds	r5, #1
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	6023      	str	r3, [r4, #0]
 8004a7c:	7829      	ldrb	r1, [r5, #0]
 8004a7e:	2206      	movs	r2, #6
 8004a80:	4828      	ldr	r0, [pc, #160]	; (8004b24 <_svfiprintf_r+0x1f4>)
 8004a82:	1c6e      	adds	r6, r5, #1
 8004a84:	7621      	strb	r1, [r4, #24]
 8004a86:	f000 f9d5 	bl	8004e34 <memchr>
 8004a8a:	2800      	cmp	r0, #0
 8004a8c:	d03c      	beq.n	8004b08 <_svfiprintf_r+0x1d8>
 8004a8e:	4b26      	ldr	r3, [pc, #152]	; (8004b28 <_svfiprintf_r+0x1f8>)
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d125      	bne.n	8004ae0 <_svfiprintf_r+0x1b0>
 8004a94:	2207      	movs	r2, #7
 8004a96:	9b07      	ldr	r3, [sp, #28]
 8004a98:	3307      	adds	r3, #7
 8004a9a:	4393      	bics	r3, r2
 8004a9c:	3308      	adds	r3, #8
 8004a9e:	9307      	str	r3, [sp, #28]
 8004aa0:	6963      	ldr	r3, [r4, #20]
 8004aa2:	9a04      	ldr	r2, [sp, #16]
 8004aa4:	189b      	adds	r3, r3, r2
 8004aa6:	6163      	str	r3, [r4, #20]
 8004aa8:	e765      	b.n	8004976 <_svfiprintf_r+0x46>
 8004aaa:	4343      	muls	r3, r0
 8004aac:	0035      	movs	r5, r6
 8004aae:	2101      	movs	r1, #1
 8004ab0:	189b      	adds	r3, r3, r2
 8004ab2:	e7a6      	b.n	8004a02 <_svfiprintf_r+0xd2>
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	425b      	negs	r3, r3
 8004ab8:	e7d0      	b.n	8004a5c <_svfiprintf_r+0x12c>
 8004aba:	2300      	movs	r3, #0
 8004abc:	200a      	movs	r0, #10
 8004abe:	001a      	movs	r2, r3
 8004ac0:	3501      	adds	r5, #1
 8004ac2:	6063      	str	r3, [r4, #4]
 8004ac4:	7829      	ldrb	r1, [r5, #0]
 8004ac6:	1c6e      	adds	r6, r5, #1
 8004ac8:	3930      	subs	r1, #48	; 0x30
 8004aca:	2909      	cmp	r1, #9
 8004acc:	d903      	bls.n	8004ad6 <_svfiprintf_r+0x1a6>
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d0c5      	beq.n	8004a5e <_svfiprintf_r+0x12e>
 8004ad2:	9209      	str	r2, [sp, #36]	; 0x24
 8004ad4:	e7c3      	b.n	8004a5e <_svfiprintf_r+0x12e>
 8004ad6:	4342      	muls	r2, r0
 8004ad8:	0035      	movs	r5, r6
 8004ada:	2301      	movs	r3, #1
 8004adc:	1852      	adds	r2, r2, r1
 8004ade:	e7f1      	b.n	8004ac4 <_svfiprintf_r+0x194>
 8004ae0:	ab07      	add	r3, sp, #28
 8004ae2:	9300      	str	r3, [sp, #0]
 8004ae4:	003a      	movs	r2, r7
 8004ae6:	0021      	movs	r1, r4
 8004ae8:	4b10      	ldr	r3, [pc, #64]	; (8004b2c <_svfiprintf_r+0x1fc>)
 8004aea:	9803      	ldr	r0, [sp, #12]
 8004aec:	e000      	b.n	8004af0 <_svfiprintf_r+0x1c0>
 8004aee:	bf00      	nop
 8004af0:	9004      	str	r0, [sp, #16]
 8004af2:	9b04      	ldr	r3, [sp, #16]
 8004af4:	3301      	adds	r3, #1
 8004af6:	d1d3      	bne.n	8004aa0 <_svfiprintf_r+0x170>
 8004af8:	89bb      	ldrh	r3, [r7, #12]
 8004afa:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004afc:	065b      	lsls	r3, r3, #25
 8004afe:	d400      	bmi.n	8004b02 <_svfiprintf_r+0x1d2>
 8004b00:	e72d      	b.n	800495e <_svfiprintf_r+0x2e>
 8004b02:	2001      	movs	r0, #1
 8004b04:	4240      	negs	r0, r0
 8004b06:	e72a      	b.n	800495e <_svfiprintf_r+0x2e>
 8004b08:	ab07      	add	r3, sp, #28
 8004b0a:	9300      	str	r3, [sp, #0]
 8004b0c:	003a      	movs	r2, r7
 8004b0e:	0021      	movs	r1, r4
 8004b10:	4b06      	ldr	r3, [pc, #24]	; (8004b2c <_svfiprintf_r+0x1fc>)
 8004b12:	9803      	ldr	r0, [sp, #12]
 8004b14:	f000 f87c 	bl	8004c10 <_printf_i>
 8004b18:	e7ea      	b.n	8004af0 <_svfiprintf_r+0x1c0>
 8004b1a:	46c0      	nop			; (mov r8, r8)
 8004b1c:	080057b0 	.word	0x080057b0
 8004b20:	080057b6 	.word	0x080057b6
 8004b24:	080057ba 	.word	0x080057ba
 8004b28:	00000000 	.word	0x00000000
 8004b2c:	0800486d 	.word	0x0800486d

08004b30 <_printf_common>:
 8004b30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004b32:	0015      	movs	r5, r2
 8004b34:	9301      	str	r3, [sp, #4]
 8004b36:	688a      	ldr	r2, [r1, #8]
 8004b38:	690b      	ldr	r3, [r1, #16]
 8004b3a:	000c      	movs	r4, r1
 8004b3c:	9000      	str	r0, [sp, #0]
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	da00      	bge.n	8004b44 <_printf_common+0x14>
 8004b42:	0013      	movs	r3, r2
 8004b44:	0022      	movs	r2, r4
 8004b46:	602b      	str	r3, [r5, #0]
 8004b48:	3243      	adds	r2, #67	; 0x43
 8004b4a:	7812      	ldrb	r2, [r2, #0]
 8004b4c:	2a00      	cmp	r2, #0
 8004b4e:	d001      	beq.n	8004b54 <_printf_common+0x24>
 8004b50:	3301      	adds	r3, #1
 8004b52:	602b      	str	r3, [r5, #0]
 8004b54:	6823      	ldr	r3, [r4, #0]
 8004b56:	069b      	lsls	r3, r3, #26
 8004b58:	d502      	bpl.n	8004b60 <_printf_common+0x30>
 8004b5a:	682b      	ldr	r3, [r5, #0]
 8004b5c:	3302      	adds	r3, #2
 8004b5e:	602b      	str	r3, [r5, #0]
 8004b60:	6822      	ldr	r2, [r4, #0]
 8004b62:	2306      	movs	r3, #6
 8004b64:	0017      	movs	r7, r2
 8004b66:	401f      	ands	r7, r3
 8004b68:	421a      	tst	r2, r3
 8004b6a:	d027      	beq.n	8004bbc <_printf_common+0x8c>
 8004b6c:	0023      	movs	r3, r4
 8004b6e:	3343      	adds	r3, #67	; 0x43
 8004b70:	781b      	ldrb	r3, [r3, #0]
 8004b72:	1e5a      	subs	r2, r3, #1
 8004b74:	4193      	sbcs	r3, r2
 8004b76:	6822      	ldr	r2, [r4, #0]
 8004b78:	0692      	lsls	r2, r2, #26
 8004b7a:	d430      	bmi.n	8004bde <_printf_common+0xae>
 8004b7c:	0022      	movs	r2, r4
 8004b7e:	9901      	ldr	r1, [sp, #4]
 8004b80:	9800      	ldr	r0, [sp, #0]
 8004b82:	9e08      	ldr	r6, [sp, #32]
 8004b84:	3243      	adds	r2, #67	; 0x43
 8004b86:	47b0      	blx	r6
 8004b88:	1c43      	adds	r3, r0, #1
 8004b8a:	d025      	beq.n	8004bd8 <_printf_common+0xa8>
 8004b8c:	2306      	movs	r3, #6
 8004b8e:	6820      	ldr	r0, [r4, #0]
 8004b90:	682a      	ldr	r2, [r5, #0]
 8004b92:	68e1      	ldr	r1, [r4, #12]
 8004b94:	2500      	movs	r5, #0
 8004b96:	4003      	ands	r3, r0
 8004b98:	2b04      	cmp	r3, #4
 8004b9a:	d103      	bne.n	8004ba4 <_printf_common+0x74>
 8004b9c:	1a8d      	subs	r5, r1, r2
 8004b9e:	43eb      	mvns	r3, r5
 8004ba0:	17db      	asrs	r3, r3, #31
 8004ba2:	401d      	ands	r5, r3
 8004ba4:	68a3      	ldr	r3, [r4, #8]
 8004ba6:	6922      	ldr	r2, [r4, #16]
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	dd01      	ble.n	8004bb0 <_printf_common+0x80>
 8004bac:	1a9b      	subs	r3, r3, r2
 8004bae:	18ed      	adds	r5, r5, r3
 8004bb0:	2700      	movs	r7, #0
 8004bb2:	42bd      	cmp	r5, r7
 8004bb4:	d120      	bne.n	8004bf8 <_printf_common+0xc8>
 8004bb6:	2000      	movs	r0, #0
 8004bb8:	e010      	b.n	8004bdc <_printf_common+0xac>
 8004bba:	3701      	adds	r7, #1
 8004bbc:	68e3      	ldr	r3, [r4, #12]
 8004bbe:	682a      	ldr	r2, [r5, #0]
 8004bc0:	1a9b      	subs	r3, r3, r2
 8004bc2:	42bb      	cmp	r3, r7
 8004bc4:	ddd2      	ble.n	8004b6c <_printf_common+0x3c>
 8004bc6:	0022      	movs	r2, r4
 8004bc8:	2301      	movs	r3, #1
 8004bca:	9901      	ldr	r1, [sp, #4]
 8004bcc:	9800      	ldr	r0, [sp, #0]
 8004bce:	9e08      	ldr	r6, [sp, #32]
 8004bd0:	3219      	adds	r2, #25
 8004bd2:	47b0      	blx	r6
 8004bd4:	1c43      	adds	r3, r0, #1
 8004bd6:	d1f0      	bne.n	8004bba <_printf_common+0x8a>
 8004bd8:	2001      	movs	r0, #1
 8004bda:	4240      	negs	r0, r0
 8004bdc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004bde:	2030      	movs	r0, #48	; 0x30
 8004be0:	18e1      	adds	r1, r4, r3
 8004be2:	3143      	adds	r1, #67	; 0x43
 8004be4:	7008      	strb	r0, [r1, #0]
 8004be6:	0021      	movs	r1, r4
 8004be8:	1c5a      	adds	r2, r3, #1
 8004bea:	3145      	adds	r1, #69	; 0x45
 8004bec:	7809      	ldrb	r1, [r1, #0]
 8004bee:	18a2      	adds	r2, r4, r2
 8004bf0:	3243      	adds	r2, #67	; 0x43
 8004bf2:	3302      	adds	r3, #2
 8004bf4:	7011      	strb	r1, [r2, #0]
 8004bf6:	e7c1      	b.n	8004b7c <_printf_common+0x4c>
 8004bf8:	0022      	movs	r2, r4
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	9901      	ldr	r1, [sp, #4]
 8004bfe:	9800      	ldr	r0, [sp, #0]
 8004c00:	9e08      	ldr	r6, [sp, #32]
 8004c02:	321a      	adds	r2, #26
 8004c04:	47b0      	blx	r6
 8004c06:	1c43      	adds	r3, r0, #1
 8004c08:	d0e6      	beq.n	8004bd8 <_printf_common+0xa8>
 8004c0a:	3701      	adds	r7, #1
 8004c0c:	e7d1      	b.n	8004bb2 <_printf_common+0x82>
	...

08004c10 <_printf_i>:
 8004c10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c12:	b08b      	sub	sp, #44	; 0x2c
 8004c14:	9206      	str	r2, [sp, #24]
 8004c16:	000a      	movs	r2, r1
 8004c18:	3243      	adds	r2, #67	; 0x43
 8004c1a:	9307      	str	r3, [sp, #28]
 8004c1c:	9005      	str	r0, [sp, #20]
 8004c1e:	9204      	str	r2, [sp, #16]
 8004c20:	7e0a      	ldrb	r2, [r1, #24]
 8004c22:	000c      	movs	r4, r1
 8004c24:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004c26:	2a78      	cmp	r2, #120	; 0x78
 8004c28:	d807      	bhi.n	8004c3a <_printf_i+0x2a>
 8004c2a:	2a62      	cmp	r2, #98	; 0x62
 8004c2c:	d809      	bhi.n	8004c42 <_printf_i+0x32>
 8004c2e:	2a00      	cmp	r2, #0
 8004c30:	d100      	bne.n	8004c34 <_printf_i+0x24>
 8004c32:	e0c1      	b.n	8004db8 <_printf_i+0x1a8>
 8004c34:	2a58      	cmp	r2, #88	; 0x58
 8004c36:	d100      	bne.n	8004c3a <_printf_i+0x2a>
 8004c38:	e08c      	b.n	8004d54 <_printf_i+0x144>
 8004c3a:	0026      	movs	r6, r4
 8004c3c:	3642      	adds	r6, #66	; 0x42
 8004c3e:	7032      	strb	r2, [r6, #0]
 8004c40:	e022      	b.n	8004c88 <_printf_i+0x78>
 8004c42:	0010      	movs	r0, r2
 8004c44:	3863      	subs	r0, #99	; 0x63
 8004c46:	2815      	cmp	r0, #21
 8004c48:	d8f7      	bhi.n	8004c3a <_printf_i+0x2a>
 8004c4a:	f7fb fa65 	bl	8000118 <__gnu_thumb1_case_shi>
 8004c4e:	0016      	.short	0x0016
 8004c50:	fff6001f 	.word	0xfff6001f
 8004c54:	fff6fff6 	.word	0xfff6fff6
 8004c58:	001ffff6 	.word	0x001ffff6
 8004c5c:	fff6fff6 	.word	0xfff6fff6
 8004c60:	fff6fff6 	.word	0xfff6fff6
 8004c64:	003600a8 	.word	0x003600a8
 8004c68:	fff6009a 	.word	0xfff6009a
 8004c6c:	00b9fff6 	.word	0x00b9fff6
 8004c70:	0036fff6 	.word	0x0036fff6
 8004c74:	fff6fff6 	.word	0xfff6fff6
 8004c78:	009e      	.short	0x009e
 8004c7a:	0026      	movs	r6, r4
 8004c7c:	681a      	ldr	r2, [r3, #0]
 8004c7e:	3642      	adds	r6, #66	; 0x42
 8004c80:	1d11      	adds	r1, r2, #4
 8004c82:	6019      	str	r1, [r3, #0]
 8004c84:	6813      	ldr	r3, [r2, #0]
 8004c86:	7033      	strb	r3, [r6, #0]
 8004c88:	2301      	movs	r3, #1
 8004c8a:	e0a7      	b.n	8004ddc <_printf_i+0x1cc>
 8004c8c:	6808      	ldr	r0, [r1, #0]
 8004c8e:	6819      	ldr	r1, [r3, #0]
 8004c90:	1d0a      	adds	r2, r1, #4
 8004c92:	0605      	lsls	r5, r0, #24
 8004c94:	d50b      	bpl.n	8004cae <_printf_i+0x9e>
 8004c96:	680d      	ldr	r5, [r1, #0]
 8004c98:	601a      	str	r2, [r3, #0]
 8004c9a:	2d00      	cmp	r5, #0
 8004c9c:	da03      	bge.n	8004ca6 <_printf_i+0x96>
 8004c9e:	232d      	movs	r3, #45	; 0x2d
 8004ca0:	9a04      	ldr	r2, [sp, #16]
 8004ca2:	426d      	negs	r5, r5
 8004ca4:	7013      	strb	r3, [r2, #0]
 8004ca6:	4b61      	ldr	r3, [pc, #388]	; (8004e2c <_printf_i+0x21c>)
 8004ca8:	270a      	movs	r7, #10
 8004caa:	9303      	str	r3, [sp, #12]
 8004cac:	e01b      	b.n	8004ce6 <_printf_i+0xd6>
 8004cae:	680d      	ldr	r5, [r1, #0]
 8004cb0:	601a      	str	r2, [r3, #0]
 8004cb2:	0641      	lsls	r1, r0, #25
 8004cb4:	d5f1      	bpl.n	8004c9a <_printf_i+0x8a>
 8004cb6:	b22d      	sxth	r5, r5
 8004cb8:	e7ef      	b.n	8004c9a <_printf_i+0x8a>
 8004cba:	680d      	ldr	r5, [r1, #0]
 8004cbc:	6819      	ldr	r1, [r3, #0]
 8004cbe:	1d08      	adds	r0, r1, #4
 8004cc0:	6018      	str	r0, [r3, #0]
 8004cc2:	062e      	lsls	r6, r5, #24
 8004cc4:	d501      	bpl.n	8004cca <_printf_i+0xba>
 8004cc6:	680d      	ldr	r5, [r1, #0]
 8004cc8:	e003      	b.n	8004cd2 <_printf_i+0xc2>
 8004cca:	066d      	lsls	r5, r5, #25
 8004ccc:	d5fb      	bpl.n	8004cc6 <_printf_i+0xb6>
 8004cce:	680d      	ldr	r5, [r1, #0]
 8004cd0:	b2ad      	uxth	r5, r5
 8004cd2:	4b56      	ldr	r3, [pc, #344]	; (8004e2c <_printf_i+0x21c>)
 8004cd4:	2708      	movs	r7, #8
 8004cd6:	9303      	str	r3, [sp, #12]
 8004cd8:	2a6f      	cmp	r2, #111	; 0x6f
 8004cda:	d000      	beq.n	8004cde <_printf_i+0xce>
 8004cdc:	3702      	adds	r7, #2
 8004cde:	0023      	movs	r3, r4
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	3343      	adds	r3, #67	; 0x43
 8004ce4:	701a      	strb	r2, [r3, #0]
 8004ce6:	6863      	ldr	r3, [r4, #4]
 8004ce8:	60a3      	str	r3, [r4, #8]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	db03      	blt.n	8004cf6 <_printf_i+0xe6>
 8004cee:	2204      	movs	r2, #4
 8004cf0:	6821      	ldr	r1, [r4, #0]
 8004cf2:	4391      	bics	r1, r2
 8004cf4:	6021      	str	r1, [r4, #0]
 8004cf6:	2d00      	cmp	r5, #0
 8004cf8:	d102      	bne.n	8004d00 <_printf_i+0xf0>
 8004cfa:	9e04      	ldr	r6, [sp, #16]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d00c      	beq.n	8004d1a <_printf_i+0x10a>
 8004d00:	9e04      	ldr	r6, [sp, #16]
 8004d02:	0028      	movs	r0, r5
 8004d04:	0039      	movs	r1, r7
 8004d06:	f7fb fa97 	bl	8000238 <__aeabi_uidivmod>
 8004d0a:	9b03      	ldr	r3, [sp, #12]
 8004d0c:	3e01      	subs	r6, #1
 8004d0e:	5c5b      	ldrb	r3, [r3, r1]
 8004d10:	7033      	strb	r3, [r6, #0]
 8004d12:	002b      	movs	r3, r5
 8004d14:	0005      	movs	r5, r0
 8004d16:	429f      	cmp	r7, r3
 8004d18:	d9f3      	bls.n	8004d02 <_printf_i+0xf2>
 8004d1a:	2f08      	cmp	r7, #8
 8004d1c:	d109      	bne.n	8004d32 <_printf_i+0x122>
 8004d1e:	6823      	ldr	r3, [r4, #0]
 8004d20:	07db      	lsls	r3, r3, #31
 8004d22:	d506      	bpl.n	8004d32 <_printf_i+0x122>
 8004d24:	6863      	ldr	r3, [r4, #4]
 8004d26:	6922      	ldr	r2, [r4, #16]
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	dc02      	bgt.n	8004d32 <_printf_i+0x122>
 8004d2c:	2330      	movs	r3, #48	; 0x30
 8004d2e:	3e01      	subs	r6, #1
 8004d30:	7033      	strb	r3, [r6, #0]
 8004d32:	9b04      	ldr	r3, [sp, #16]
 8004d34:	1b9b      	subs	r3, r3, r6
 8004d36:	6123      	str	r3, [r4, #16]
 8004d38:	9b07      	ldr	r3, [sp, #28]
 8004d3a:	0021      	movs	r1, r4
 8004d3c:	9300      	str	r3, [sp, #0]
 8004d3e:	9805      	ldr	r0, [sp, #20]
 8004d40:	9b06      	ldr	r3, [sp, #24]
 8004d42:	aa09      	add	r2, sp, #36	; 0x24
 8004d44:	f7ff fef4 	bl	8004b30 <_printf_common>
 8004d48:	1c43      	adds	r3, r0, #1
 8004d4a:	d14c      	bne.n	8004de6 <_printf_i+0x1d6>
 8004d4c:	2001      	movs	r0, #1
 8004d4e:	4240      	negs	r0, r0
 8004d50:	b00b      	add	sp, #44	; 0x2c
 8004d52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d54:	3145      	adds	r1, #69	; 0x45
 8004d56:	700a      	strb	r2, [r1, #0]
 8004d58:	4a34      	ldr	r2, [pc, #208]	; (8004e2c <_printf_i+0x21c>)
 8004d5a:	9203      	str	r2, [sp, #12]
 8004d5c:	681a      	ldr	r2, [r3, #0]
 8004d5e:	6821      	ldr	r1, [r4, #0]
 8004d60:	ca20      	ldmia	r2!, {r5}
 8004d62:	601a      	str	r2, [r3, #0]
 8004d64:	0608      	lsls	r0, r1, #24
 8004d66:	d516      	bpl.n	8004d96 <_printf_i+0x186>
 8004d68:	07cb      	lsls	r3, r1, #31
 8004d6a:	d502      	bpl.n	8004d72 <_printf_i+0x162>
 8004d6c:	2320      	movs	r3, #32
 8004d6e:	4319      	orrs	r1, r3
 8004d70:	6021      	str	r1, [r4, #0]
 8004d72:	2710      	movs	r7, #16
 8004d74:	2d00      	cmp	r5, #0
 8004d76:	d1b2      	bne.n	8004cde <_printf_i+0xce>
 8004d78:	2320      	movs	r3, #32
 8004d7a:	6822      	ldr	r2, [r4, #0]
 8004d7c:	439a      	bics	r2, r3
 8004d7e:	6022      	str	r2, [r4, #0]
 8004d80:	e7ad      	b.n	8004cde <_printf_i+0xce>
 8004d82:	2220      	movs	r2, #32
 8004d84:	6809      	ldr	r1, [r1, #0]
 8004d86:	430a      	orrs	r2, r1
 8004d88:	6022      	str	r2, [r4, #0]
 8004d8a:	0022      	movs	r2, r4
 8004d8c:	2178      	movs	r1, #120	; 0x78
 8004d8e:	3245      	adds	r2, #69	; 0x45
 8004d90:	7011      	strb	r1, [r2, #0]
 8004d92:	4a27      	ldr	r2, [pc, #156]	; (8004e30 <_printf_i+0x220>)
 8004d94:	e7e1      	b.n	8004d5a <_printf_i+0x14a>
 8004d96:	0648      	lsls	r0, r1, #25
 8004d98:	d5e6      	bpl.n	8004d68 <_printf_i+0x158>
 8004d9a:	b2ad      	uxth	r5, r5
 8004d9c:	e7e4      	b.n	8004d68 <_printf_i+0x158>
 8004d9e:	681a      	ldr	r2, [r3, #0]
 8004da0:	680d      	ldr	r5, [r1, #0]
 8004da2:	1d10      	adds	r0, r2, #4
 8004da4:	6949      	ldr	r1, [r1, #20]
 8004da6:	6018      	str	r0, [r3, #0]
 8004da8:	6813      	ldr	r3, [r2, #0]
 8004daa:	062e      	lsls	r6, r5, #24
 8004dac:	d501      	bpl.n	8004db2 <_printf_i+0x1a2>
 8004dae:	6019      	str	r1, [r3, #0]
 8004db0:	e002      	b.n	8004db8 <_printf_i+0x1a8>
 8004db2:	066d      	lsls	r5, r5, #25
 8004db4:	d5fb      	bpl.n	8004dae <_printf_i+0x19e>
 8004db6:	8019      	strh	r1, [r3, #0]
 8004db8:	2300      	movs	r3, #0
 8004dba:	9e04      	ldr	r6, [sp, #16]
 8004dbc:	6123      	str	r3, [r4, #16]
 8004dbe:	e7bb      	b.n	8004d38 <_printf_i+0x128>
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	1d11      	adds	r1, r2, #4
 8004dc4:	6019      	str	r1, [r3, #0]
 8004dc6:	6816      	ldr	r6, [r2, #0]
 8004dc8:	2100      	movs	r1, #0
 8004dca:	0030      	movs	r0, r6
 8004dcc:	6862      	ldr	r2, [r4, #4]
 8004dce:	f000 f831 	bl	8004e34 <memchr>
 8004dd2:	2800      	cmp	r0, #0
 8004dd4:	d001      	beq.n	8004dda <_printf_i+0x1ca>
 8004dd6:	1b80      	subs	r0, r0, r6
 8004dd8:	6060      	str	r0, [r4, #4]
 8004dda:	6863      	ldr	r3, [r4, #4]
 8004ddc:	6123      	str	r3, [r4, #16]
 8004dde:	2300      	movs	r3, #0
 8004de0:	9a04      	ldr	r2, [sp, #16]
 8004de2:	7013      	strb	r3, [r2, #0]
 8004de4:	e7a8      	b.n	8004d38 <_printf_i+0x128>
 8004de6:	6923      	ldr	r3, [r4, #16]
 8004de8:	0032      	movs	r2, r6
 8004dea:	9906      	ldr	r1, [sp, #24]
 8004dec:	9805      	ldr	r0, [sp, #20]
 8004dee:	9d07      	ldr	r5, [sp, #28]
 8004df0:	47a8      	blx	r5
 8004df2:	1c43      	adds	r3, r0, #1
 8004df4:	d0aa      	beq.n	8004d4c <_printf_i+0x13c>
 8004df6:	6823      	ldr	r3, [r4, #0]
 8004df8:	079b      	lsls	r3, r3, #30
 8004dfa:	d415      	bmi.n	8004e28 <_printf_i+0x218>
 8004dfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004dfe:	68e0      	ldr	r0, [r4, #12]
 8004e00:	4298      	cmp	r0, r3
 8004e02:	daa5      	bge.n	8004d50 <_printf_i+0x140>
 8004e04:	0018      	movs	r0, r3
 8004e06:	e7a3      	b.n	8004d50 <_printf_i+0x140>
 8004e08:	0022      	movs	r2, r4
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	9906      	ldr	r1, [sp, #24]
 8004e0e:	9805      	ldr	r0, [sp, #20]
 8004e10:	9e07      	ldr	r6, [sp, #28]
 8004e12:	3219      	adds	r2, #25
 8004e14:	47b0      	blx	r6
 8004e16:	1c43      	adds	r3, r0, #1
 8004e18:	d098      	beq.n	8004d4c <_printf_i+0x13c>
 8004e1a:	3501      	adds	r5, #1
 8004e1c:	68e3      	ldr	r3, [r4, #12]
 8004e1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004e20:	1a9b      	subs	r3, r3, r2
 8004e22:	42ab      	cmp	r3, r5
 8004e24:	dcf0      	bgt.n	8004e08 <_printf_i+0x1f8>
 8004e26:	e7e9      	b.n	8004dfc <_printf_i+0x1ec>
 8004e28:	2500      	movs	r5, #0
 8004e2a:	e7f7      	b.n	8004e1c <_printf_i+0x20c>
 8004e2c:	080057c1 	.word	0x080057c1
 8004e30:	080057d2 	.word	0x080057d2

08004e34 <memchr>:
 8004e34:	b2c9      	uxtb	r1, r1
 8004e36:	1882      	adds	r2, r0, r2
 8004e38:	4290      	cmp	r0, r2
 8004e3a:	d101      	bne.n	8004e40 <memchr+0xc>
 8004e3c:	2000      	movs	r0, #0
 8004e3e:	4770      	bx	lr
 8004e40:	7803      	ldrb	r3, [r0, #0]
 8004e42:	428b      	cmp	r3, r1
 8004e44:	d0fb      	beq.n	8004e3e <memchr+0xa>
 8004e46:	3001      	adds	r0, #1
 8004e48:	e7f6      	b.n	8004e38 <memchr+0x4>

08004e4a <memmove>:
 8004e4a:	b510      	push	{r4, lr}
 8004e4c:	4288      	cmp	r0, r1
 8004e4e:	d902      	bls.n	8004e56 <memmove+0xc>
 8004e50:	188b      	adds	r3, r1, r2
 8004e52:	4298      	cmp	r0, r3
 8004e54:	d303      	bcc.n	8004e5e <memmove+0x14>
 8004e56:	2300      	movs	r3, #0
 8004e58:	e007      	b.n	8004e6a <memmove+0x20>
 8004e5a:	5c8b      	ldrb	r3, [r1, r2]
 8004e5c:	5483      	strb	r3, [r0, r2]
 8004e5e:	3a01      	subs	r2, #1
 8004e60:	d2fb      	bcs.n	8004e5a <memmove+0x10>
 8004e62:	bd10      	pop	{r4, pc}
 8004e64:	5ccc      	ldrb	r4, [r1, r3]
 8004e66:	54c4      	strb	r4, [r0, r3]
 8004e68:	3301      	adds	r3, #1
 8004e6a:	429a      	cmp	r2, r3
 8004e6c:	d1fa      	bne.n	8004e64 <memmove+0x1a>
 8004e6e:	e7f8      	b.n	8004e62 <memmove+0x18>

08004e70 <_free_r>:
 8004e70:	b570      	push	{r4, r5, r6, lr}
 8004e72:	0005      	movs	r5, r0
 8004e74:	2900      	cmp	r1, #0
 8004e76:	d010      	beq.n	8004e9a <_free_r+0x2a>
 8004e78:	1f0c      	subs	r4, r1, #4
 8004e7a:	6823      	ldr	r3, [r4, #0]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	da00      	bge.n	8004e82 <_free_r+0x12>
 8004e80:	18e4      	adds	r4, r4, r3
 8004e82:	0028      	movs	r0, r5
 8004e84:	f000 f918 	bl	80050b8 <__malloc_lock>
 8004e88:	4a1d      	ldr	r2, [pc, #116]	; (8004f00 <_free_r+0x90>)
 8004e8a:	6813      	ldr	r3, [r2, #0]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d105      	bne.n	8004e9c <_free_r+0x2c>
 8004e90:	6063      	str	r3, [r4, #4]
 8004e92:	6014      	str	r4, [r2, #0]
 8004e94:	0028      	movs	r0, r5
 8004e96:	f000 f917 	bl	80050c8 <__malloc_unlock>
 8004e9a:	bd70      	pop	{r4, r5, r6, pc}
 8004e9c:	42a3      	cmp	r3, r4
 8004e9e:	d908      	bls.n	8004eb2 <_free_r+0x42>
 8004ea0:	6821      	ldr	r1, [r4, #0]
 8004ea2:	1860      	adds	r0, r4, r1
 8004ea4:	4283      	cmp	r3, r0
 8004ea6:	d1f3      	bne.n	8004e90 <_free_r+0x20>
 8004ea8:	6818      	ldr	r0, [r3, #0]
 8004eaa:	685b      	ldr	r3, [r3, #4]
 8004eac:	1841      	adds	r1, r0, r1
 8004eae:	6021      	str	r1, [r4, #0]
 8004eb0:	e7ee      	b.n	8004e90 <_free_r+0x20>
 8004eb2:	001a      	movs	r2, r3
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d001      	beq.n	8004ebe <_free_r+0x4e>
 8004eba:	42a3      	cmp	r3, r4
 8004ebc:	d9f9      	bls.n	8004eb2 <_free_r+0x42>
 8004ebe:	6811      	ldr	r1, [r2, #0]
 8004ec0:	1850      	adds	r0, r2, r1
 8004ec2:	42a0      	cmp	r0, r4
 8004ec4:	d10b      	bne.n	8004ede <_free_r+0x6e>
 8004ec6:	6820      	ldr	r0, [r4, #0]
 8004ec8:	1809      	adds	r1, r1, r0
 8004eca:	1850      	adds	r0, r2, r1
 8004ecc:	6011      	str	r1, [r2, #0]
 8004ece:	4283      	cmp	r3, r0
 8004ed0:	d1e0      	bne.n	8004e94 <_free_r+0x24>
 8004ed2:	6818      	ldr	r0, [r3, #0]
 8004ed4:	685b      	ldr	r3, [r3, #4]
 8004ed6:	1841      	adds	r1, r0, r1
 8004ed8:	6011      	str	r1, [r2, #0]
 8004eda:	6053      	str	r3, [r2, #4]
 8004edc:	e7da      	b.n	8004e94 <_free_r+0x24>
 8004ede:	42a0      	cmp	r0, r4
 8004ee0:	d902      	bls.n	8004ee8 <_free_r+0x78>
 8004ee2:	230c      	movs	r3, #12
 8004ee4:	602b      	str	r3, [r5, #0]
 8004ee6:	e7d5      	b.n	8004e94 <_free_r+0x24>
 8004ee8:	6821      	ldr	r1, [r4, #0]
 8004eea:	1860      	adds	r0, r4, r1
 8004eec:	4283      	cmp	r3, r0
 8004eee:	d103      	bne.n	8004ef8 <_free_r+0x88>
 8004ef0:	6818      	ldr	r0, [r3, #0]
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	1841      	adds	r1, r0, r1
 8004ef6:	6021      	str	r1, [r4, #0]
 8004ef8:	6063      	str	r3, [r4, #4]
 8004efa:	6054      	str	r4, [r2, #4]
 8004efc:	e7ca      	b.n	8004e94 <_free_r+0x24>
 8004efe:	46c0      	nop			; (mov r8, r8)
 8004f00:	20000560 	.word	0x20000560

08004f04 <sbrk_aligned>:
 8004f04:	b570      	push	{r4, r5, r6, lr}
 8004f06:	4e0f      	ldr	r6, [pc, #60]	; (8004f44 <sbrk_aligned+0x40>)
 8004f08:	000d      	movs	r5, r1
 8004f0a:	6831      	ldr	r1, [r6, #0]
 8004f0c:	0004      	movs	r4, r0
 8004f0e:	2900      	cmp	r1, #0
 8004f10:	d102      	bne.n	8004f18 <sbrk_aligned+0x14>
 8004f12:	f000 f8bf 	bl	8005094 <_sbrk_r>
 8004f16:	6030      	str	r0, [r6, #0]
 8004f18:	0029      	movs	r1, r5
 8004f1a:	0020      	movs	r0, r4
 8004f1c:	f000 f8ba 	bl	8005094 <_sbrk_r>
 8004f20:	1c43      	adds	r3, r0, #1
 8004f22:	d00a      	beq.n	8004f3a <sbrk_aligned+0x36>
 8004f24:	2303      	movs	r3, #3
 8004f26:	1cc5      	adds	r5, r0, #3
 8004f28:	439d      	bics	r5, r3
 8004f2a:	42a8      	cmp	r0, r5
 8004f2c:	d007      	beq.n	8004f3e <sbrk_aligned+0x3a>
 8004f2e:	1a29      	subs	r1, r5, r0
 8004f30:	0020      	movs	r0, r4
 8004f32:	f000 f8af 	bl	8005094 <_sbrk_r>
 8004f36:	1c43      	adds	r3, r0, #1
 8004f38:	d101      	bne.n	8004f3e <sbrk_aligned+0x3a>
 8004f3a:	2501      	movs	r5, #1
 8004f3c:	426d      	negs	r5, r5
 8004f3e:	0028      	movs	r0, r5
 8004f40:	bd70      	pop	{r4, r5, r6, pc}
 8004f42:	46c0      	nop			; (mov r8, r8)
 8004f44:	20000564 	.word	0x20000564

08004f48 <_malloc_r>:
 8004f48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f4a:	2203      	movs	r2, #3
 8004f4c:	1ccb      	adds	r3, r1, #3
 8004f4e:	4393      	bics	r3, r2
 8004f50:	3308      	adds	r3, #8
 8004f52:	0006      	movs	r6, r0
 8004f54:	001f      	movs	r7, r3
 8004f56:	2b0c      	cmp	r3, #12
 8004f58:	d232      	bcs.n	8004fc0 <_malloc_r+0x78>
 8004f5a:	270c      	movs	r7, #12
 8004f5c:	42b9      	cmp	r1, r7
 8004f5e:	d831      	bhi.n	8004fc4 <_malloc_r+0x7c>
 8004f60:	0030      	movs	r0, r6
 8004f62:	f000 f8a9 	bl	80050b8 <__malloc_lock>
 8004f66:	4d32      	ldr	r5, [pc, #200]	; (8005030 <_malloc_r+0xe8>)
 8004f68:	682b      	ldr	r3, [r5, #0]
 8004f6a:	001c      	movs	r4, r3
 8004f6c:	2c00      	cmp	r4, #0
 8004f6e:	d12e      	bne.n	8004fce <_malloc_r+0x86>
 8004f70:	0039      	movs	r1, r7
 8004f72:	0030      	movs	r0, r6
 8004f74:	f7ff ffc6 	bl	8004f04 <sbrk_aligned>
 8004f78:	0004      	movs	r4, r0
 8004f7a:	1c43      	adds	r3, r0, #1
 8004f7c:	d11e      	bne.n	8004fbc <_malloc_r+0x74>
 8004f7e:	682c      	ldr	r4, [r5, #0]
 8004f80:	0025      	movs	r5, r4
 8004f82:	2d00      	cmp	r5, #0
 8004f84:	d14a      	bne.n	800501c <_malloc_r+0xd4>
 8004f86:	6823      	ldr	r3, [r4, #0]
 8004f88:	0029      	movs	r1, r5
 8004f8a:	18e3      	adds	r3, r4, r3
 8004f8c:	0030      	movs	r0, r6
 8004f8e:	9301      	str	r3, [sp, #4]
 8004f90:	f000 f880 	bl	8005094 <_sbrk_r>
 8004f94:	9b01      	ldr	r3, [sp, #4]
 8004f96:	4283      	cmp	r3, r0
 8004f98:	d143      	bne.n	8005022 <_malloc_r+0xda>
 8004f9a:	6823      	ldr	r3, [r4, #0]
 8004f9c:	3703      	adds	r7, #3
 8004f9e:	1aff      	subs	r7, r7, r3
 8004fa0:	2303      	movs	r3, #3
 8004fa2:	439f      	bics	r7, r3
 8004fa4:	3708      	adds	r7, #8
 8004fa6:	2f0c      	cmp	r7, #12
 8004fa8:	d200      	bcs.n	8004fac <_malloc_r+0x64>
 8004faa:	270c      	movs	r7, #12
 8004fac:	0039      	movs	r1, r7
 8004fae:	0030      	movs	r0, r6
 8004fb0:	f7ff ffa8 	bl	8004f04 <sbrk_aligned>
 8004fb4:	1c43      	adds	r3, r0, #1
 8004fb6:	d034      	beq.n	8005022 <_malloc_r+0xda>
 8004fb8:	6823      	ldr	r3, [r4, #0]
 8004fba:	19df      	adds	r7, r3, r7
 8004fbc:	6027      	str	r7, [r4, #0]
 8004fbe:	e013      	b.n	8004fe8 <_malloc_r+0xa0>
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	dacb      	bge.n	8004f5c <_malloc_r+0x14>
 8004fc4:	230c      	movs	r3, #12
 8004fc6:	2500      	movs	r5, #0
 8004fc8:	6033      	str	r3, [r6, #0]
 8004fca:	0028      	movs	r0, r5
 8004fcc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004fce:	6822      	ldr	r2, [r4, #0]
 8004fd0:	1bd1      	subs	r1, r2, r7
 8004fd2:	d420      	bmi.n	8005016 <_malloc_r+0xce>
 8004fd4:	290b      	cmp	r1, #11
 8004fd6:	d917      	bls.n	8005008 <_malloc_r+0xc0>
 8004fd8:	19e2      	adds	r2, r4, r7
 8004fda:	6027      	str	r7, [r4, #0]
 8004fdc:	42a3      	cmp	r3, r4
 8004fde:	d111      	bne.n	8005004 <_malloc_r+0xbc>
 8004fe0:	602a      	str	r2, [r5, #0]
 8004fe2:	6863      	ldr	r3, [r4, #4]
 8004fe4:	6011      	str	r1, [r2, #0]
 8004fe6:	6053      	str	r3, [r2, #4]
 8004fe8:	0030      	movs	r0, r6
 8004fea:	0025      	movs	r5, r4
 8004fec:	f000 f86c 	bl	80050c8 <__malloc_unlock>
 8004ff0:	2207      	movs	r2, #7
 8004ff2:	350b      	adds	r5, #11
 8004ff4:	1d23      	adds	r3, r4, #4
 8004ff6:	4395      	bics	r5, r2
 8004ff8:	1aea      	subs	r2, r5, r3
 8004ffa:	429d      	cmp	r5, r3
 8004ffc:	d0e5      	beq.n	8004fca <_malloc_r+0x82>
 8004ffe:	1b5b      	subs	r3, r3, r5
 8005000:	50a3      	str	r3, [r4, r2]
 8005002:	e7e2      	b.n	8004fca <_malloc_r+0x82>
 8005004:	605a      	str	r2, [r3, #4]
 8005006:	e7ec      	b.n	8004fe2 <_malloc_r+0x9a>
 8005008:	6862      	ldr	r2, [r4, #4]
 800500a:	42a3      	cmp	r3, r4
 800500c:	d101      	bne.n	8005012 <_malloc_r+0xca>
 800500e:	602a      	str	r2, [r5, #0]
 8005010:	e7ea      	b.n	8004fe8 <_malloc_r+0xa0>
 8005012:	605a      	str	r2, [r3, #4]
 8005014:	e7e8      	b.n	8004fe8 <_malloc_r+0xa0>
 8005016:	0023      	movs	r3, r4
 8005018:	6864      	ldr	r4, [r4, #4]
 800501a:	e7a7      	b.n	8004f6c <_malloc_r+0x24>
 800501c:	002c      	movs	r4, r5
 800501e:	686d      	ldr	r5, [r5, #4]
 8005020:	e7af      	b.n	8004f82 <_malloc_r+0x3a>
 8005022:	230c      	movs	r3, #12
 8005024:	0030      	movs	r0, r6
 8005026:	6033      	str	r3, [r6, #0]
 8005028:	f000 f84e 	bl	80050c8 <__malloc_unlock>
 800502c:	e7cd      	b.n	8004fca <_malloc_r+0x82>
 800502e:	46c0      	nop			; (mov r8, r8)
 8005030:	20000560 	.word	0x20000560

08005034 <_realloc_r>:
 8005034:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005036:	0007      	movs	r7, r0
 8005038:	000e      	movs	r6, r1
 800503a:	0014      	movs	r4, r2
 800503c:	2900      	cmp	r1, #0
 800503e:	d105      	bne.n	800504c <_realloc_r+0x18>
 8005040:	0011      	movs	r1, r2
 8005042:	f7ff ff81 	bl	8004f48 <_malloc_r>
 8005046:	0005      	movs	r5, r0
 8005048:	0028      	movs	r0, r5
 800504a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800504c:	2a00      	cmp	r2, #0
 800504e:	d103      	bne.n	8005058 <_realloc_r+0x24>
 8005050:	f7ff ff0e 	bl	8004e70 <_free_r>
 8005054:	0025      	movs	r5, r4
 8005056:	e7f7      	b.n	8005048 <_realloc_r+0x14>
 8005058:	f000 f83e 	bl	80050d8 <_malloc_usable_size_r>
 800505c:	9001      	str	r0, [sp, #4]
 800505e:	4284      	cmp	r4, r0
 8005060:	d803      	bhi.n	800506a <_realloc_r+0x36>
 8005062:	0035      	movs	r5, r6
 8005064:	0843      	lsrs	r3, r0, #1
 8005066:	42a3      	cmp	r3, r4
 8005068:	d3ee      	bcc.n	8005048 <_realloc_r+0x14>
 800506a:	0021      	movs	r1, r4
 800506c:	0038      	movs	r0, r7
 800506e:	f7ff ff6b 	bl	8004f48 <_malloc_r>
 8005072:	1e05      	subs	r5, r0, #0
 8005074:	d0e8      	beq.n	8005048 <_realloc_r+0x14>
 8005076:	9b01      	ldr	r3, [sp, #4]
 8005078:	0022      	movs	r2, r4
 800507a:	429c      	cmp	r4, r3
 800507c:	d900      	bls.n	8005080 <_realloc_r+0x4c>
 800507e:	001a      	movs	r2, r3
 8005080:	0031      	movs	r1, r6
 8005082:	0028      	movs	r0, r5
 8005084:	f7ff fbaa 	bl	80047dc <memcpy>
 8005088:	0031      	movs	r1, r6
 800508a:	0038      	movs	r0, r7
 800508c:	f7ff fef0 	bl	8004e70 <_free_r>
 8005090:	e7da      	b.n	8005048 <_realloc_r+0x14>
	...

08005094 <_sbrk_r>:
 8005094:	2300      	movs	r3, #0
 8005096:	b570      	push	{r4, r5, r6, lr}
 8005098:	4d06      	ldr	r5, [pc, #24]	; (80050b4 <_sbrk_r+0x20>)
 800509a:	0004      	movs	r4, r0
 800509c:	0008      	movs	r0, r1
 800509e:	602b      	str	r3, [r5, #0]
 80050a0:	f7fd f930 	bl	8002304 <_sbrk>
 80050a4:	1c43      	adds	r3, r0, #1
 80050a6:	d103      	bne.n	80050b0 <_sbrk_r+0x1c>
 80050a8:	682b      	ldr	r3, [r5, #0]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d000      	beq.n	80050b0 <_sbrk_r+0x1c>
 80050ae:	6023      	str	r3, [r4, #0]
 80050b0:	bd70      	pop	{r4, r5, r6, pc}
 80050b2:	46c0      	nop			; (mov r8, r8)
 80050b4:	20000568 	.word	0x20000568

080050b8 <__malloc_lock>:
 80050b8:	b510      	push	{r4, lr}
 80050ba:	4802      	ldr	r0, [pc, #8]	; (80050c4 <__malloc_lock+0xc>)
 80050bc:	f000 f814 	bl	80050e8 <__retarget_lock_acquire_recursive>
 80050c0:	bd10      	pop	{r4, pc}
 80050c2:	46c0      	nop			; (mov r8, r8)
 80050c4:	2000056c 	.word	0x2000056c

080050c8 <__malloc_unlock>:
 80050c8:	b510      	push	{r4, lr}
 80050ca:	4802      	ldr	r0, [pc, #8]	; (80050d4 <__malloc_unlock+0xc>)
 80050cc:	f000 f80d 	bl	80050ea <__retarget_lock_release_recursive>
 80050d0:	bd10      	pop	{r4, pc}
 80050d2:	46c0      	nop			; (mov r8, r8)
 80050d4:	2000056c 	.word	0x2000056c

080050d8 <_malloc_usable_size_r>:
 80050d8:	1f0b      	subs	r3, r1, #4
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	1f18      	subs	r0, r3, #4
 80050de:	2b00      	cmp	r3, #0
 80050e0:	da01      	bge.n	80050e6 <_malloc_usable_size_r+0xe>
 80050e2:	580b      	ldr	r3, [r1, r0]
 80050e4:	18c0      	adds	r0, r0, r3
 80050e6:	4770      	bx	lr

080050e8 <__retarget_lock_acquire_recursive>:
 80050e8:	4770      	bx	lr

080050ea <__retarget_lock_release_recursive>:
 80050ea:	4770      	bx	lr

080050ec <_init>:
 80050ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050ee:	46c0      	nop			; (mov r8, r8)
 80050f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050f2:	bc08      	pop	{r3}
 80050f4:	469e      	mov	lr, r3
 80050f6:	4770      	bx	lr

080050f8 <_fini>:
 80050f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050fa:	46c0      	nop			; (mov r8, r8)
 80050fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050fe:	bc08      	pop	{r3}
 8005100:	469e      	mov	lr, r3
 8005102:	4770      	bx	lr
