INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/willi/Documents/EECS31L/RISC/RISC.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/willi/Documents/EECS31L/RISC/RISC.srcs/sources_1/new/Data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/willi/Documents/EECS31L/RISC/RISC.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2458] undeclared symbol ext_imm, assumed default net type wire [C:/Users/willi/Documents/EECS31L/RISC/RISC.srcs/sources_1/new/Datapath.v:75]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/willi/Documents/EECS31L/RISC/RISC.srcs/sources_1/new/FlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/willi/Documents/EECS31L/RISC/RISC.srcs/sources_1/new/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/willi/Documents/EECS31L/RISC/RISC.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/willi/Documents/EECS31L/RISC/RISC.srcs/sources_1/new/Instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/willi/Documents/EECS31L/RISC/RISC.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2_To_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/willi/Documents/EECS31L/RISC/RISC.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/willi/Documents/EECS31L/RISC/RISC.srcs/sources_1/new/RegFile.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/willi/Documents/EECS31L/RISC/RISC.srcs/sim_1/new/tb_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp_tb_top
