Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle pa -incremental -L work -L secureip -o testbench.exe --prj C:/Users/fulop/ALU_test/ALU_test.sim/sim_1/behav/testbench.prj -top work.testbench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v" into library work
Parsing VHDL file "C:/Users/fulop/ALU_test/ALU_test.srcs/sources_1/imports/new/ALU.vhd" into library work
Parsing VHDL file "C:/Users/fulop/ALU_test/ALU_test.srcs/sources_1/new/testbench.vhd" into library work
Starting static elaboration
ERROR:HDLCompiler:377 - "C:/Users/fulop/ALU_test/ALU_test.srcs/sources_1/new/testbench.vhd" Line 40: Entity port a does not match with type std_logic_vector of component port
ERROR:HDLCompiler:377 - "C:/Users/fulop/ALU_test/ALU_test.srcs/sources_1/new/testbench.vhd" Line 41: Entity port b does not match with type std_logic_vector of component port
ERROR:HDLCompiler:377 - "C:/Users/fulop/ALU_test/ALU_test.srcs/sources_1/new/testbench.vhd" Line 42: Entity port op does not match with type std_logic_vector of component port
ERROR:HDLCompiler:377 - "C:/Users/fulop/ALU_test/ALU_test.srcs/sources_1/new/testbench.vhd" Line 43: Entity port result does not match with type std_logic_vector of component port
ERROR:Simulator:777 - Static elaboration of top level VHDL design unit testbench in library work failed
