#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Oct 11 07:35:09 2020
# Process ID: 1867
# Current directory: /home/op/fpga/one
# Command line: vivado
# Log file: /home/op/fpga/one/vivado.log
# Journal file: /home/op/fpga/one/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/op/fpga/one/blink/blink.xpr
update_compile_order -fileset sources_1
open_run impl_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:lte_ul_channel_decoder:4.0 lte_ul_channel_decod_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mii_to_rmii:2.0 mii_to_rmii_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_addsub:12.0 c_addsub_0
endgroup
delete_bd_objs [get_bd_cells c_addsub_0]
delete_bd_objs [get_bd_cells mii_to_rmii_0]
