Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Sep 28 21:10:20 2024
| Host         : DESKTOP-H9C91L2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_hdmi_out_control_sets_placed.rpt
| Design       : top_hdmi_out
| Device       : xc7a200t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              70 |           26 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              33 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+---------------+-----------------------+------------------+----------------+--------------+
|                          Clock Signal                          | Enable Signal |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------+---------------+-----------------------+------------------+----------------+--------------+
| ~serial_and_pix_clk/inst/clk_out_371_25MHz                     |               |                       |                3 |              7 |         2.33 |
|  serial_and_pix_clk/inst/clk_out_371_25MHz_clk_wiz_720p_en_clk |               |                       |                1 |              8 |         8.00 |
|  serial_and_pix_clk/inst/clk_out_74_25MHz_clk_wiz_720p_en_clk  |               |                       |                1 |              8 |         8.00 |
|  serial_and_pix_clk/inst/clk_out_74_25MHz                      |               |                       |                6 |             10 |         1.67 |
|  serial_and_pix_clk/inst/clk_out_74_25MHz                      | CounterY      | CounterY[12]_i_1_n_0  |                3 |             12 |         4.00 |
|  serial_and_pix_clk/inst/clk_out_74_25MHz                      |               | CounterY              |                4 |             13 |         3.25 |
|  serial_and_pix_clk/inst/clk_out_74_25MHz                      |               | encode_G/DrawArea_reg |                6 |             20 |         3.33 |
|  serial_and_pix_clk/inst/clk_out_371_25MHz                     |               |                       |               15 |             37 |         2.47 |
+----------------------------------------------------------------+---------------+-----------------------+------------------+----------------+--------------+


