###### 5.2.26.1.6 Autonomous Power State Transition (Feature Identifier 0Ch)

> **Section ID**: 5.2.26.1.6 | **Page**: 431-432

This Feature configures the settings for autonomous controller power state transitions, refer to section
8.1.18.2.
This Feature uses Command Dword 11 to specify the attribute information defined in Figure 410. This
Feature uses the data buffer that contains the Autonomous Power State Transition data structure consisting
of 32 of the entries as defined in Figure 411.
If a Get Features command is issued for this Feature, the attributes specified in Figure 410 are returned in
Dword 0 of the completion queue entry and the Autonomous Power State Transition data structure, as
defined in Figure 411, is returned in the data buffer for that command.
The Autonomous Power State Transition data structure is defined in Figure 411. There is an entry for each
of the allowable power states where the contents of each entry is defined in Figure 412. For power states
that are not supported, the unused Autonomous Power State Transition data structure entries shall be
cleared to all zeroes.
The Autonomous Power State Transition feature may interact with the Non-Operational Power State Config
feature (refer to section 5.2.26.1.10). Figure 413 shows these interactions.


---
### üìä Tables (1)

#### Table 1: Table_5_2_26_1_6_Autonomous_Power_State_Transition_Feature_Identifier_0Ch
![Table_5_2_26_1_6_Autonomous_Power_State_Transition_Feature_Identifier_0Ch](../section_images/Table_5_2_26_1_6_Autonomous_Power_State_Transition_Feature_Identifier_0Ch.png)

| Bits | Description |
| :--- | :--- |
| 31:01 | Reserved |
| 00 | Autonomous Power State Transition Enable (APSTE): This bit specifies whether autonomous power state transition is enabled. If this bit is set to '1', then autonomous power state transitions are enabled. If this bit is cleared to '0', then autonomous power state transitions are disabled. This bit is cleared to '0' by default. |
| Bytes | Description |
| 07:00 | Power State 0 (PS0): This field specifies the first entry containing the data structure defined in Figure 412. |
| 15:08 | Power State 1 (PS1): This field specifies the second entry containing the data structure defined in Figure 412. |
| ... | |
| 255:248 | Power State 31 (PS31): This field specifies the last entry containing the data structure defined in Figure 412. |
| Bits | Description |
| 63:32 | Reserved |
| 31:08 | Idle Time Prior to Transition (ITPT): This field specifies the amount of idle time that occurs in this power state prior to transitioning to the Idle Transition Power State. The time is specified in milliseconds. A value of 0h disables the Autonomous Power State Transition feature for this power state. |
| 07:03 | Idle Transition Power State (ITPS): This field specifies the power state to which the controller autonomously transitions, after there is a continuous period of idle time in the current power state that exceeds the time specified in the Idle Time Prior to Transition (ITPT) field. If the ITPT field is set to a non-zero value, then the state specified in this field shall be a non-operational state as described in Figure 329. This field should not specify a power state with higher reported idle power state than the current power state. If the ITPT field is cleared to 0h, then this field should be cleared to 0h. |
| 02:00 | Reserved |
| | APSTE¬π | NOPPME¬≤ | Non-operational power state entry | Background operations during non-operational power states |
| | | | | |
| | 1 | 1 | Entered by host request¬≥ or by ITPT idle timer‚Å¥ | Allowed |
| | 0 | 1 | Entered by host request¬≥ | Allowed |
| | 1 | 0 | Entered by host request¬≥ or by ITPT idle timer‚Å¥ | Not allowed |
| | 0 | 0 | Entered by host request¬≥ | Not allowed |
| Notes: | | | | |
| 1. | Defined in Figure 410. | | | |
| 2. | Defined in Figure 418. | | | |
| 3. | Refer to section 5.2.26.1.2. | | | |
| 4. | Refer to Figure 412. | | | |

