```verilog
module moore_fsm (
    input wire clk,
    input wire rst,
    input wire in,
    output reg out
);

// State encoding
parameter A = 2'b00;
parameter B = 2'b01;
parameter C = 2'b10;
parameter D = 2'b11;

// State declaration
reg [1:0] state, next_state;

// State transition and output logic
always @(*) begin
    case(state)
        A: begin
            if (in == 0) begin
                next_state = A;
                out = 0;
            end else begin
                next_state = B;
                out = 0;
            end
        end
        B: begin
            if (in == 0) begin
                next_state = C;
                out = 0;
            end else begin
                next_state = D;
                out = 0;
            end
        end
        C: begin
            if (in == 0) begin
                next_state = A;
                out = 0;
            end else begin
                next_state = B;
                out = 0;
            end
        end
        D: begin
            if (in == 0) begin
                next_state = C;
                out = 0;
            end else begin
                next_state = D;
                out = 1;
            end
        end
        default: begin
            next_state = A;
            out = 0;
        end
    endcase
end

// State update logic
always @(posedge clk or posedge rst) begin
    if (rst) begin
        state <= A;
    end else begin
        state <= next_state;
    end
end

endmodule
```