;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; A
A__0__DM__MASK EQU 0x07
A__0__DM__SHIFT EQU 0
A__0__DR EQU CYREG_PRT0_DR
A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
A__0__HSIOM_MASK EQU 0x0000000F
A__0__HSIOM_SHIFT EQU 0
A__0__INTCFG EQU CYREG_PRT0_INTCFG
A__0__INTSTAT EQU CYREG_PRT0_INTSTAT
A__0__MASK EQU 0x01
A__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
A__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
A__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
A__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
A__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
A__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
A__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
A__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
A__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
A__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
A__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
A__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
A__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
A__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
A__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
A__0__PC EQU CYREG_PRT0_PC
A__0__PC2 EQU CYREG_PRT0_PC2
A__0__PORT EQU 0
A__0__PS EQU CYREG_PRT0_PS
A__0__SHIFT EQU 0
A__DR EQU CYREG_PRT0_DR
A__INTCFG EQU CYREG_PRT0_INTCFG
A__INTSTAT EQU CYREG_PRT0_INTSTAT
A__MASK EQU 0x01
A__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
A__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
A__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
A__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
A__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
A__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
A__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
A__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
A__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
A__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
A__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
A__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
A__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
A__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
A__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
A__PC EQU CYREG_PRT0_PC
A__PC2 EQU CYREG_PRT0_PC2
A__PORT EQU 0
A__PS EQU CYREG_PRT0_PS
A__SHIFT EQU 0

; B
B__0__DM__MASK EQU 0x1C0
B__0__DM__SHIFT EQU 6
B__0__DR EQU CYREG_PRT0_DR
B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
B__0__HSIOM_MASK EQU 0x00000F00
B__0__HSIOM_SHIFT EQU 8
B__0__INTCFG EQU CYREG_PRT0_INTCFG
B__0__INTSTAT EQU CYREG_PRT0_INTSTAT
B__0__MASK EQU 0x04
B__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
B__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
B__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
B__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
B__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
B__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
B__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
B__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
B__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
B__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
B__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
B__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
B__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
B__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
B__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
B__0__PC EQU CYREG_PRT0_PC
B__0__PC2 EQU CYREG_PRT0_PC2
B__0__PORT EQU 0
B__0__PS EQU CYREG_PRT0_PS
B__0__SHIFT EQU 2
B__DR EQU CYREG_PRT0_DR
B__INTCFG EQU CYREG_PRT0_INTCFG
B__INTSTAT EQU CYREG_PRT0_INTSTAT
B__MASK EQU 0x04
B__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
B__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
B__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
B__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
B__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
B__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
B__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
B__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
B__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
B__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
B__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
B__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
B__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
B__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
B__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
B__PC EQU CYREG_PRT0_PC
B__PC2 EQU CYREG_PRT0_PC2
B__PORT EQU 0
B__PS EQU CYREG_PRT0_PS
B__SHIFT EQU 2

; ADC
ADC_Bypass__0__DM__MASK EQU 0xE00000
ADC_Bypass__0__DM__SHIFT EQU 21
ADC_Bypass__0__DR EQU CYREG_PRT1_DR
ADC_Bypass__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ADC_Bypass__0__HSIOM_MASK EQU 0xF0000000
ADC_Bypass__0__HSIOM_SHIFT EQU 28
ADC_Bypass__0__INTCFG EQU CYREG_PRT1_INTCFG
ADC_Bypass__0__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_Bypass__0__MASK EQU 0x80
ADC_Bypass__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_Bypass__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_Bypass__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_Bypass__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_Bypass__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_Bypass__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_Bypass__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_Bypass__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_Bypass__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_Bypass__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_Bypass__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_Bypass__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_Bypass__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_Bypass__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_Bypass__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_Bypass__0__PC EQU CYREG_PRT1_PC
ADC_Bypass__0__PC2 EQU CYREG_PRT1_PC2
ADC_Bypass__0__PORT EQU 1
ADC_Bypass__0__PS EQU CYREG_PRT1_PS
ADC_Bypass__0__SHIFT EQU 7
ADC_Bypass__DR EQU CYREG_PRT1_DR
ADC_Bypass__INTCFG EQU CYREG_PRT1_INTCFG
ADC_Bypass__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_Bypass__MASK EQU 0x80
ADC_Bypass__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_Bypass__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_Bypass__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_Bypass__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_Bypass__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_Bypass__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_Bypass__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_Bypass__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_Bypass__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_Bypass__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_Bypass__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_Bypass__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_Bypass__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_Bypass__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_Bypass__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_Bypass__PC EQU CYREG_PRT1_PC
ADC_Bypass__PC2 EQU CYREG_PRT1_PC2
ADC_Bypass__PORT EQU 1
ADC_Bypass__PS EQU CYREG_PRT1_PS
ADC_Bypass__SHIFT EQU 7
ADC_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_cy_psoc4_sarmux_8__CH_0_PIN EQU 2
ADC_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_1_PIN EQU 7
ADC_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_2_PIN EQU 6
ADC_cy_psoc4_sarmux_8__CH_2_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_3_PIN EQU 5
ADC_cy_psoc4_sarmux_8__CH_3_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_4_PIN EQU 4
ADC_cy_psoc4_sarmux_8__CH_4_PORT EQU 0
ADC_cy_psoc4_sarmux_8__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sarmux_8__VNEG0 EQU 0
ADC_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_intClock__ENABLE EQU CYREG_CLK_DIVIDER_C00
ADC_intClock__ENABLE_MASK EQU 0x80000000
ADC_intClock__MASK EQU 0x80000000
ADC_intClock__REGISTER EQU CYREG_CLK_DIVIDER_C00
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x4000
ADC_IRQ__INTC_NUMBER EQU 14
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; I2CM
I2CM_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
I2CM_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
I2CM_SCB__CTRL EQU CYREG_SCB1_CTRL
I2CM_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
I2CM_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
I2CM_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
I2CM_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
I2CM_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
I2CM_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
I2CM_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
I2CM_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
I2CM_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
I2CM_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
I2CM_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
I2CM_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
I2CM_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
I2CM_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
I2CM_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
I2CM_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
I2CM_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
I2CM_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
I2CM_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
I2CM_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
I2CM_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
I2CM_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
I2CM_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
I2CM_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
I2CM_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
I2CM_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
I2CM_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
I2CM_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
I2CM_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
I2CM_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
I2CM_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
I2CM_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
I2CM_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
I2CM_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
I2CM_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
I2CM_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
I2CM_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
I2CM_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
I2CM_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
I2CM_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
I2CM_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
I2CM_SCB__INTR_M EQU CYREG_SCB1_INTR_M
I2CM_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
I2CM_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
I2CM_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
I2CM_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
I2CM_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
I2CM_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
I2CM_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
I2CM_SCB__INTR_S EQU CYREG_SCB1_INTR_S
I2CM_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
I2CM_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
I2CM_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
I2CM_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
I2CM_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
I2CM_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
I2CM_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
I2CM_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
I2CM_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
I2CM_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
I2CM_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
I2CM_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
I2CM_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
I2CM_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
I2CM_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
I2CM_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
I2CM_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
I2CM_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
I2CM_SCB__SS0_POSISTION EQU 0
I2CM_SCB__SS1_POSISTION EQU 1
I2CM_SCB__SS2_POSISTION EQU 2
I2CM_SCB__SS3_POSISTION EQU 3
I2CM_SCB__STATUS EQU CYREG_SCB1_STATUS
I2CM_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
I2CM_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
I2CM_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
I2CM_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
I2CM_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
I2CM_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
I2CM_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
I2CM_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
I2CM_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2CM_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2CM_SCB_IRQ__INTC_MASK EQU 0x800
I2CM_SCB_IRQ__INTC_NUMBER EQU 11
I2CM_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
I2CM_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2CM_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2CM_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2CM_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
I2CM_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
I2CM_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
I2CM_SCBCLK__ENABLE_MASK EQU 0x80000000
I2CM_SCBCLK__MASK EQU 0x80000000
I2CM_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00
I2CM_scl__0__DM__MASK EQU 0x07
I2CM_scl__0__DM__SHIFT EQU 0
I2CM_scl__0__DR EQU CYREG_PRT3_DR
I2CM_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2CM_scl__0__HSIOM_GPIO EQU 0
I2CM_scl__0__HSIOM_I2C EQU 14
I2CM_scl__0__HSIOM_I2C_SCL EQU 14
I2CM_scl__0__HSIOM_MASK EQU 0x0000000F
I2CM_scl__0__HSIOM_SHIFT EQU 0
I2CM_scl__0__HSIOM_SPI EQU 15
I2CM_scl__0__HSIOM_SPI_MOSI EQU 15
I2CM_scl__0__HSIOM_UART EQU 9
I2CM_scl__0__HSIOM_UART_RX EQU 9
I2CM_scl__0__INTCFG EQU CYREG_PRT3_INTCFG
I2CM_scl__0__INTSTAT EQU CYREG_PRT3_INTSTAT
I2CM_scl__0__MASK EQU 0x01
I2CM_scl__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2CM_scl__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2CM_scl__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2CM_scl__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2CM_scl__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2CM_scl__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2CM_scl__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2CM_scl__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2CM_scl__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2CM_scl__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2CM_scl__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2CM_scl__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2CM_scl__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2CM_scl__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2CM_scl__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2CM_scl__0__PC EQU CYREG_PRT3_PC
I2CM_scl__0__PC2 EQU CYREG_PRT3_PC2
I2CM_scl__0__PORT EQU 3
I2CM_scl__0__PS EQU CYREG_PRT3_PS
I2CM_scl__0__SHIFT EQU 0
I2CM_scl__DR EQU CYREG_PRT3_DR
I2CM_scl__INTCFG EQU CYREG_PRT3_INTCFG
I2CM_scl__INTSTAT EQU CYREG_PRT3_INTSTAT
I2CM_scl__MASK EQU 0x01
I2CM_scl__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2CM_scl__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2CM_scl__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2CM_scl__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2CM_scl__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2CM_scl__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2CM_scl__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2CM_scl__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2CM_scl__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2CM_scl__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2CM_scl__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2CM_scl__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2CM_scl__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2CM_scl__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2CM_scl__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2CM_scl__PC EQU CYREG_PRT3_PC
I2CM_scl__PC2 EQU CYREG_PRT3_PC2
I2CM_scl__PORT EQU 3
I2CM_scl__PS EQU CYREG_PRT3_PS
I2CM_scl__SHIFT EQU 0
I2CM_sda__0__DM__MASK EQU 0x38
I2CM_sda__0__DM__SHIFT EQU 3
I2CM_sda__0__DR EQU CYREG_PRT3_DR
I2CM_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2CM_sda__0__HSIOM_GPIO EQU 0
I2CM_sda__0__HSIOM_I2C EQU 14
I2CM_sda__0__HSIOM_I2C_SDA EQU 14
I2CM_sda__0__HSIOM_MASK EQU 0x000000F0
I2CM_sda__0__HSIOM_SHIFT EQU 4
I2CM_sda__0__HSIOM_SPI EQU 15
I2CM_sda__0__HSIOM_SPI_MISO EQU 15
I2CM_sda__0__HSIOM_UART EQU 9
I2CM_sda__0__HSIOM_UART_TX EQU 9
I2CM_sda__0__INTCFG EQU CYREG_PRT3_INTCFG
I2CM_sda__0__INTSTAT EQU CYREG_PRT3_INTSTAT
I2CM_sda__0__MASK EQU 0x02
I2CM_sda__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2CM_sda__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2CM_sda__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2CM_sda__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2CM_sda__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2CM_sda__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2CM_sda__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2CM_sda__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2CM_sda__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2CM_sda__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2CM_sda__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2CM_sda__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2CM_sda__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2CM_sda__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2CM_sda__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2CM_sda__0__PC EQU CYREG_PRT3_PC
I2CM_sda__0__PC2 EQU CYREG_PRT3_PC2
I2CM_sda__0__PORT EQU 3
I2CM_sda__0__PS EQU CYREG_PRT3_PS
I2CM_sda__0__SHIFT EQU 1
I2CM_sda__DR EQU CYREG_PRT3_DR
I2CM_sda__INTCFG EQU CYREG_PRT3_INTCFG
I2CM_sda__INTSTAT EQU CYREG_PRT3_INTSTAT
I2CM_sda__MASK EQU 0x02
I2CM_sda__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2CM_sda__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2CM_sda__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2CM_sda__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2CM_sda__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2CM_sda__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2CM_sda__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2CM_sda__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2CM_sda__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2CM_sda__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2CM_sda__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2CM_sda__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2CM_sda__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2CM_sda__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2CM_sda__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2CM_sda__PC EQU CYREG_PRT3_PC
I2CM_sda__PC2 EQU CYREG_PRT3_PC2
I2CM_sda__PORT EQU 3
I2CM_sda__PS EQU CYREG_PRT3_PS
I2CM_sda__SHIFT EQU 1

; PWM1
PWM1__0__DM__MASK EQU 0x1C0
PWM1__0__DM__SHIFT EQU 6
PWM1__0__DR EQU CYREG_PRT1_DR
PWM1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
PWM1__0__HSIOM_MASK EQU 0x00000F00
PWM1__0__HSIOM_SHIFT EQU 8
PWM1__0__INTCFG EQU CYREG_PRT1_INTCFG
PWM1__0__INTSTAT EQU CYREG_PRT1_INTSTAT
PWM1__0__MASK EQU 0x04
PWM1__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
PWM1__0__OUT_SEL_SHIFT EQU 4
PWM1__0__OUT_SEL_VAL EQU -1
PWM1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM1__0__PC EQU CYREG_PRT1_PC
PWM1__0__PC2 EQU CYREG_PRT1_PC2
PWM1__0__PORT EQU 1
PWM1__0__PS EQU CYREG_PRT1_PS
PWM1__0__SHIFT EQU 2
PWM1__DR EQU CYREG_PRT1_DR
PWM1__INTCFG EQU CYREG_PRT1_INTCFG
PWM1__INTSTAT EQU CYREG_PRT1_INTSTAT
PWM1__MASK EQU 0x04
PWM1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM1__PC EQU CYREG_PRT1_PC
PWM1__PC2 EQU CYREG_PRT1_PC2
PWM1__PORT EQU 1
PWM1__PS EQU CYREG_PRT1_PS
PWM1__SHIFT EQU 2

; PWM2
PWM2__0__DM__MASK EQU 0x07
PWM2__0__DM__SHIFT EQU 0
PWM2__0__DR EQU CYREG_PRT1_DR
PWM2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
PWM2__0__HSIOM_MASK EQU 0x0000000F
PWM2__0__HSIOM_SHIFT EQU 0
PWM2__0__INTCFG EQU CYREG_PRT1_INTCFG
PWM2__0__INTSTAT EQU CYREG_PRT1_INTSTAT
PWM2__0__MASK EQU 0x01
PWM2__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
PWM2__0__OUT_SEL_SHIFT EQU 0
PWM2__0__OUT_SEL_VAL EQU -1
PWM2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM2__0__PC EQU CYREG_PRT1_PC
PWM2__0__PC2 EQU CYREG_PRT1_PC2
PWM2__0__PORT EQU 1
PWM2__0__PS EQU CYREG_PRT1_PS
PWM2__0__SHIFT EQU 0
PWM2__DR EQU CYREG_PRT1_DR
PWM2__INTCFG EQU CYREG_PRT1_INTCFG
PWM2__INTSTAT EQU CYREG_PRT1_INTSTAT
PWM2__MASK EQU 0x01
PWM2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM2__PC EQU CYREG_PRT1_PC
PWM2__PC2 EQU CYREG_PRT1_PC2
PWM2__PORT EQU 1
PWM2__PS EQU CYREG_PRT1_PS
PWM2__SHIFT EQU 0

; UART
UART_rx__0__DM__MASK EQU 0x07
UART_rx__0__DM__SHIFT EQU 0
UART_rx__0__DR EQU CYREG_PRT4_DR
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_rx__0__HSIOM_GPIO EQU 0
UART_rx__0__HSIOM_I2C EQU 14
UART_rx__0__HSIOM_I2C_SCL EQU 14
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__HSIOM_SPI EQU 15
UART_rx__0__HSIOM_SPI_MOSI EQU 15
UART_rx__0__HSIOM_UART EQU 9
UART_rx__0__HSIOM_UART_RX EQU 9
UART_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_rx__0__MASK EQU 0x01
UART_rx__0__PC EQU CYREG_PRT4_PC
UART_rx__0__PC2 EQU CYREG_PRT4_PC2
UART_rx__0__PORT EQU 4
UART_rx__0__PS EQU CYREG_PRT4_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_PRT4_DR
UART_rx__INTCFG EQU CYREG_PRT4_INTCFG
UART_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_rx__MASK EQU 0x01
UART_rx__PC EQU CYREG_PRT4_PC
UART_rx__PC2 EQU CYREG_PRT4_PC2
UART_rx__PORT EQU 4
UART_rx__PS EQU CYREG_PRT4_PS
UART_rx__SHIFT EQU 0
UART_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
UART_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
UART_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
UART_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
UART_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
UART_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
UART_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
UART_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
UART_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
UART_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
UART_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
UART_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
UART_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
UART_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A01
UART_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_SCBCLK__MASK EQU 0x80000000
UART_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A01
UART_tx__0__DM__MASK EQU 0x38
UART_tx__0__DM__SHIFT EQU 3
UART_tx__0__DR EQU CYREG_PRT4_DR
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_tx__0__HSIOM_GPIO EQU 0
UART_tx__0__HSIOM_I2C EQU 14
UART_tx__0__HSIOM_I2C_SDA EQU 14
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__HSIOM_SPI EQU 15
UART_tx__0__HSIOM_SPI_MISO EQU 15
UART_tx__0__HSIOM_UART EQU 9
UART_tx__0__HSIOM_UART_TX EQU 9
UART_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_tx__0__MASK EQU 0x02
UART_tx__0__PC EQU CYREG_PRT4_PC
UART_tx__0__PC2 EQU CYREG_PRT4_PC2
UART_tx__0__PORT EQU 4
UART_tx__0__PS EQU CYREG_PRT4_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_PRT4_DR
UART_tx__INTCFG EQU CYREG_PRT4_INTCFG
UART_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_tx__MASK EQU 0x02
UART_tx__PC EQU CYREG_PRT4_PC
UART_tx__PC2 EQU CYREG_PRT4_PC2
UART_tx__PORT EQU 4
UART_tx__PS EQU CYREG_PRT4_PS
UART_tx__SHIFT EQU 1

; PWM_1
PWM_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
PWM_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
PWM_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
PWM_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
PWM_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
PWM_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
PWM_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
PWM_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
PWM_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

; PWM_2
PWM_2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
PWM_2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
PWM_2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
PWM_2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
PWM_2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
PWM_2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
PWM_2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
PWM_2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
PWM_2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
PWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
PWM_2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
PWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

; THERM
THERM__0__DM__MASK EQU 0x1C0000
THERM__0__DM__SHIFT EQU 18
THERM__0__DR EQU CYREG_PRT2_DR
THERM__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
THERM__0__HSIOM_MASK EQU 0x0F000000
THERM__0__HSIOM_SHIFT EQU 24
THERM__0__INTCFG EQU CYREG_PRT2_INTCFG
THERM__0__INTSTAT EQU CYREG_PRT2_INTSTAT
THERM__0__MASK EQU 0x40
THERM__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
THERM__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
THERM__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
THERM__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
THERM__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
THERM__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
THERM__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
THERM__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
THERM__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
THERM__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
THERM__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
THERM__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
THERM__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
THERM__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
THERM__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
THERM__0__PC EQU CYREG_PRT2_PC
THERM__0__PC2 EQU CYREG_PRT2_PC2
THERM__0__PORT EQU 2
THERM__0__PS EQU CYREG_PRT2_PS
THERM__0__SHIFT EQU 6
THERM__DR EQU CYREG_PRT2_DR
THERM__INTCFG EQU CYREG_PRT2_INTCFG
THERM__INTSTAT EQU CYREG_PRT2_INTSTAT
THERM__MASK EQU 0x40
THERM__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
THERM__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
THERM__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
THERM__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
THERM__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
THERM__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
THERM__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
THERM__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
THERM__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
THERM__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
THERM__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
THERM__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
THERM__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
THERM__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
THERM__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
THERM__PC EQU CYREG_PRT2_PC
THERM__PC2 EQU CYREG_PRT2_PC2
THERM__PORT EQU 2
THERM__PS EQU CYREG_PRT2_PS
THERM__SHIFT EQU 6

; ACTLED
ACTLED__0__DM__MASK EQU 0x1C0
ACTLED__0__DM__SHIFT EQU 6
ACTLED__0__DR EQU CYREG_PRT4_DR
ACTLED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
ACTLED__0__HSIOM_MASK EQU 0x00000F00
ACTLED__0__HSIOM_SHIFT EQU 8
ACTLED__0__INTCFG EQU CYREG_PRT4_INTCFG
ACTLED__0__INTSTAT EQU CYREG_PRT4_INTSTAT
ACTLED__0__MASK EQU 0x04
ACTLED__0__PC EQU CYREG_PRT4_PC
ACTLED__0__PC2 EQU CYREG_PRT4_PC2
ACTLED__0__PORT EQU 4
ACTLED__0__PS EQU CYREG_PRT4_PS
ACTLED__0__SHIFT EQU 2
ACTLED__DR EQU CYREG_PRT4_DR
ACTLED__INTCFG EQU CYREG_PRT4_INTCFG
ACTLED__INTSTAT EQU CYREG_PRT4_INTSTAT
ACTLED__MASK EQU 0x04
ACTLED__PC EQU CYREG_PRT4_PC
ACTLED__PC2 EQU CYREG_PRT4_PC2
ACTLED__PORT EQU 4
ACTLED__PS EQU CYREG_PRT4_PS
ACTLED__SHIFT EQU 2

; ERRLED
ERRLED__0__DM__MASK EQU 0xE00
ERRLED__0__DM__SHIFT EQU 9
ERRLED__0__DR EQU CYREG_PRT4_DR
ERRLED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
ERRLED__0__HSIOM_MASK EQU 0x0000F000
ERRLED__0__HSIOM_SHIFT EQU 12
ERRLED__0__INTCFG EQU CYREG_PRT4_INTCFG
ERRLED__0__INTSTAT EQU CYREG_PRT4_INTSTAT
ERRLED__0__MASK EQU 0x08
ERRLED__0__PC EQU CYREG_PRT4_PC
ERRLED__0__PC2 EQU CYREG_PRT4_PC2
ERRLED__0__PORT EQU 4
ERRLED__0__PS EQU CYREG_PRT4_PS
ERRLED__0__SHIFT EQU 3
ERRLED__DR EQU CYREG_PRT4_DR
ERRLED__INTCFG EQU CYREG_PRT4_INTCFG
ERRLED__INTSTAT EQU CYREG_PRT4_INTSTAT
ERRLED__MASK EQU 0x08
ERRLED__PC EQU CYREG_PRT4_PC
ERRLED__PC2 EQU CYREG_PRT4_PC2
ERRLED__PORT EQU 4
ERRLED__PS EQU CYREG_PRT4_PS
ERRLED__SHIFT EQU 3

; VSENSE
VSENSE__0__DM__MASK EQU 0x1C0
VSENSE__0__DM__SHIFT EQU 6
VSENSE__0__DR EQU CYREG_PRT2_DR
VSENSE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
VSENSE__0__HSIOM_MASK EQU 0x00000F00
VSENSE__0__HSIOM_SHIFT EQU 8
VSENSE__0__INTCFG EQU CYREG_PRT2_INTCFG
VSENSE__0__INTSTAT EQU CYREG_PRT2_INTSTAT
VSENSE__0__MASK EQU 0x04
VSENSE__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
VSENSE__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
VSENSE__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
VSENSE__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
VSENSE__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
VSENSE__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
VSENSE__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
VSENSE__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
VSENSE__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
VSENSE__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
VSENSE__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
VSENSE__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
VSENSE__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
VSENSE__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
VSENSE__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
VSENSE__0__PC EQU CYREG_PRT2_PC
VSENSE__0__PC2 EQU CYREG_PRT2_PC2
VSENSE__0__PORT EQU 2
VSENSE__0__PS EQU CYREG_PRT2_PS
VSENSE__0__SHIFT EQU 2
VSENSE__DR EQU CYREG_PRT2_DR
VSENSE__INTCFG EQU CYREG_PRT2_INTCFG
VSENSE__INTSTAT EQU CYREG_PRT2_INTSTAT
VSENSE__MASK EQU 0x04
VSENSE__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
VSENSE__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
VSENSE__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
VSENSE__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
VSENSE__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
VSENSE__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
VSENSE__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
VSENSE__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
VSENSE__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
VSENSE__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
VSENSE__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
VSENSE__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
VSENSE__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
VSENSE__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
VSENSE__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
VSENSE__PC EQU CYREG_PRT2_PC
VSENSE__PC2 EQU CYREG_PRT2_PC2
VSENSE__PORT EQU 2
VSENSE__PS EQU CYREG_PRT2_PS
VSENSE__SHIFT EQU 2

; CHRG_OK
CHRG_OK__0__DM__MASK EQU 0xE00000
CHRG_OK__0__DM__SHIFT EQU 21
CHRG_OK__0__DR EQU CYREG_PRT0_DR
CHRG_OK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CHRG_OK__0__HSIOM_MASK EQU 0xF0000000
CHRG_OK__0__HSIOM_SHIFT EQU 28
CHRG_OK__0__INTCFG EQU CYREG_PRT0_INTCFG
CHRG_OK__0__INTSTAT EQU CYREG_PRT0_INTSTAT
CHRG_OK__0__MASK EQU 0x80
CHRG_OK__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CHRG_OK__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CHRG_OK__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CHRG_OK__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CHRG_OK__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CHRG_OK__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CHRG_OK__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CHRG_OK__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CHRG_OK__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CHRG_OK__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CHRG_OK__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CHRG_OK__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CHRG_OK__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CHRG_OK__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CHRG_OK__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CHRG_OK__0__PC EQU CYREG_PRT0_PC
CHRG_OK__0__PC2 EQU CYREG_PRT0_PC2
CHRG_OK__0__PORT EQU 0
CHRG_OK__0__PS EQU CYREG_PRT0_PS
CHRG_OK__0__SHIFT EQU 7
CHRG_OK__DR EQU CYREG_PRT0_DR
CHRG_OK__INTCFG EQU CYREG_PRT0_INTCFG
CHRG_OK__INTSTAT EQU CYREG_PRT0_INTSTAT
CHRG_OK__MASK EQU 0x80
CHRG_OK__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CHRG_OK__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CHRG_OK__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CHRG_OK__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CHRG_OK__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CHRG_OK__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CHRG_OK__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CHRG_OK__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CHRG_OK__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CHRG_OK__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CHRG_OK__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CHRG_OK__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CHRG_OK__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CHRG_OK__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CHRG_OK__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CHRG_OK__PC EQU CYREG_PRT0_PC
CHRG_OK__PC2 EQU CYREG_PRT0_PC2
CHRG_OK__PORT EQU 0
CHRG_OK__PS EQU CYREG_PRT0_PS
CHRG_OK__SHIFT EQU 7

; CMP_OUT
CMP_OUT__0__DM__MASK EQU 0xE00
CMP_OUT__0__DM__SHIFT EQU 9
CMP_OUT__0__DR EQU CYREG_PRT0_DR
CMP_OUT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CMP_OUT__0__HSIOM_MASK EQU 0x0000F000
CMP_OUT__0__HSIOM_SHIFT EQU 12
CMP_OUT__0__INTCFG EQU CYREG_PRT0_INTCFG
CMP_OUT__0__INTSTAT EQU CYREG_PRT0_INTSTAT
CMP_OUT__0__MASK EQU 0x08
CMP_OUT__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CMP_OUT__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CMP_OUT__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CMP_OUT__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CMP_OUT__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CMP_OUT__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CMP_OUT__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CMP_OUT__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CMP_OUT__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CMP_OUT__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CMP_OUT__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CMP_OUT__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CMP_OUT__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CMP_OUT__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CMP_OUT__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CMP_OUT__0__PC EQU CYREG_PRT0_PC
CMP_OUT__0__PC2 EQU CYREG_PRT0_PC2
CMP_OUT__0__PORT EQU 0
CMP_OUT__0__PS EQU CYREG_PRT0_PS
CMP_OUT__0__SHIFT EQU 3
CMP_OUT__DR EQU CYREG_PRT0_DR
CMP_OUT__INTCFG EQU CYREG_PRT0_INTCFG
CMP_OUT__INTSTAT EQU CYREG_PRT0_INTSTAT
CMP_OUT__MASK EQU 0x08
CMP_OUT__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CMP_OUT__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CMP_OUT__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CMP_OUT__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CMP_OUT__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CMP_OUT__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CMP_OUT__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CMP_OUT__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CMP_OUT__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CMP_OUT__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CMP_OUT__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CMP_OUT__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CMP_OUT__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CMP_OUT__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CMP_OUT__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CMP_OUT__PC EQU CYREG_PRT0_PC
CMP_OUT__PC2 EQU CYREG_PRT0_PC2
CMP_OUT__PORT EQU 0
CMP_OUT__PS EQU CYREG_PRT0_PS
CMP_OUT__SHIFT EQU 3

; Clock_1
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_A00
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_A00

; Clock_2
Clock_2__DIVIDER_MASK EQU 0x0000FFFF
Clock_2__ENABLE EQU CYREG_CLK_DIVIDER_B01
Clock_2__ENABLE_MASK EQU 0x80000000
Clock_2__MASK EQU 0x80000000
Clock_2__REGISTER EQU CYREG_CLK_DIVIDER_B01

; DIM_isr
DIM_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
DIM_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
DIM_isr__INTC_MASK EQU 0x80000
DIM_isr__INTC_NUMBER EQU 19
DIM_isr__INTC_PRIOR_MASK EQU 0xC0000000
DIM_isr__INTC_PRIOR_NUM EQU 3
DIM_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
DIM_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
DIM_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; OC_FLAG
OC_FLAG__0__DM__MASK EQU 0x38
OC_FLAG__0__DM__SHIFT EQU 3
OC_FLAG__0__DR EQU CYREG_PRT1_DR
OC_FLAG__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
OC_FLAG__0__HSIOM_MASK EQU 0x000000F0
OC_FLAG__0__HSIOM_SHIFT EQU 4
OC_FLAG__0__INTCFG EQU CYREG_PRT1_INTCFG
OC_FLAG__0__INTSTAT EQU CYREG_PRT1_INTSTAT
OC_FLAG__0__MASK EQU 0x02
OC_FLAG__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OC_FLAG__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OC_FLAG__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OC_FLAG__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OC_FLAG__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OC_FLAG__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OC_FLAG__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OC_FLAG__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OC_FLAG__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OC_FLAG__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OC_FLAG__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OC_FLAG__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OC_FLAG__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OC_FLAG__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OC_FLAG__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OC_FLAG__0__PC EQU CYREG_PRT1_PC
OC_FLAG__0__PC2 EQU CYREG_PRT1_PC2
OC_FLAG__0__PORT EQU 1
OC_FLAG__0__PS EQU CYREG_PRT1_PS
OC_FLAG__0__SHIFT EQU 1
OC_FLAG__DR EQU CYREG_PRT1_DR
OC_FLAG__INTCFG EQU CYREG_PRT1_INTCFG
OC_FLAG__INTSTAT EQU CYREG_PRT1_INTSTAT
OC_FLAG__MASK EQU 0x02
OC_FLAG__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
OC_FLAG__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
OC_FLAG__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
OC_FLAG__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
OC_FLAG__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
OC_FLAG__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
OC_FLAG__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
OC_FLAG__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
OC_FLAG__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
OC_FLAG__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
OC_FLAG__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
OC_FLAG__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
OC_FLAG__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
OC_FLAG__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
OC_FLAG__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
OC_FLAG__PC EQU CYREG_PRT1_PC
OC_FLAG__PC2 EQU CYREG_PRT1_PC2
OC_FLAG__PORT EQU 1
OC_FLAG__PS EQU CYREG_PRT1_PS
OC_FLAG__SHIFT EQU 1

; OTG_VAP
OTG_VAP__0__DM__MASK EQU 0x1C0000
OTG_VAP__0__DM__SHIFT EQU 18
OTG_VAP__0__DR EQU CYREG_PRT0_DR
OTG_VAP__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
OTG_VAP__0__HSIOM_MASK EQU 0x0F000000
OTG_VAP__0__HSIOM_SHIFT EQU 24
OTG_VAP__0__INTCFG EQU CYREG_PRT0_INTCFG
OTG_VAP__0__INTSTAT EQU CYREG_PRT0_INTSTAT
OTG_VAP__0__MASK EQU 0x40
OTG_VAP__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
OTG_VAP__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
OTG_VAP__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
OTG_VAP__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
OTG_VAP__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
OTG_VAP__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
OTG_VAP__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
OTG_VAP__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
OTG_VAP__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
OTG_VAP__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
OTG_VAP__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
OTG_VAP__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
OTG_VAP__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
OTG_VAP__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
OTG_VAP__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
OTG_VAP__0__PC EQU CYREG_PRT0_PC
OTG_VAP__0__PC2 EQU CYREG_PRT0_PC2
OTG_VAP__0__PORT EQU 0
OTG_VAP__0__PS EQU CYREG_PRT0_PS
OTG_VAP__0__SHIFT EQU 6
OTG_VAP__DR EQU CYREG_PRT0_DR
OTG_VAP__INTCFG EQU CYREG_PRT0_INTCFG
OTG_VAP__INTSTAT EQU CYREG_PRT0_INTSTAT
OTG_VAP__MASK EQU 0x40
OTG_VAP__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
OTG_VAP__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
OTG_VAP__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
OTG_VAP__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
OTG_VAP__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
OTG_VAP__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
OTG_VAP__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
OTG_VAP__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
OTG_VAP__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
OTG_VAP__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
OTG_VAP__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
OTG_VAP__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
OTG_VAP__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
OTG_VAP__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
OTG_VAP__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
OTG_VAP__PC EQU CYREG_PRT0_PC
OTG_VAP__PC2 EQU CYREG_PRT0_PC2
OTG_VAP__PORT EQU 0
OTG_VAP__PS EQU CYREG_PRT0_PS
OTG_VAP__SHIFT EQU 6

; QuadDec
QuadDec_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
QuadDec_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
QuadDec_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
QuadDec_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
QuadDec_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
QuadDec_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
QuadDec_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
QuadDec_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
QuadDec_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
QuadDec_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
QuadDec_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
QuadDec_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
QuadDec_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
QuadDec_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
QuadDec_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
QuadDec_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
QuadDec_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
QuadDec_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; USB_INT
USB_INT__0__DM__MASK EQU 0xE00
USB_INT__0__DM__SHIFT EQU 9
USB_INT__0__DR EQU CYREG_PRT2_DR
USB_INT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
USB_INT__0__HSIOM_MASK EQU 0x0000F000
USB_INT__0__HSIOM_SHIFT EQU 12
USB_INT__0__INTCFG EQU CYREG_PRT2_INTCFG
USB_INT__0__INTSTAT EQU CYREG_PRT2_INTSTAT
USB_INT__0__MASK EQU 0x08
USB_INT__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
USB_INT__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
USB_INT__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
USB_INT__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
USB_INT__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
USB_INT__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
USB_INT__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
USB_INT__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
USB_INT__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
USB_INT__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
USB_INT__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
USB_INT__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
USB_INT__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
USB_INT__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
USB_INT__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
USB_INT__0__PC EQU CYREG_PRT2_PC
USB_INT__0__PC2 EQU CYREG_PRT2_PC2
USB_INT__0__PORT EQU 2
USB_INT__0__PS EQU CYREG_PRT2_PS
USB_INT__0__SHIFT EQU 3
USB_INT__DR EQU CYREG_PRT2_DR
USB_INT__INTCFG EQU CYREG_PRT2_INTCFG
USB_INT__INTSTAT EQU CYREG_PRT2_INTSTAT
USB_INT__MASK EQU 0x08
USB_INT__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
USB_INT__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
USB_INT__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
USB_INT__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
USB_INT__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
USB_INT__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
USB_INT__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
USB_INT__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
USB_INT__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
USB_INT__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
USB_INT__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
USB_INT__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
USB_INT__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
USB_INT__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
USB_INT__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
USB_INT__PC EQU CYREG_PRT2_PC
USB_INT__PC2 EQU CYREG_PRT2_PC2
USB_INT__PORT EQU 2
USB_INT__PS EQU CYREG_PRT2_PS
USB_INT__SHIFT EQU 3

; USB_isr
USB_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
USB_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
USB_isr__INTC_MASK EQU 0x04
USB_isr__INTC_NUMBER EQU 2
USB_isr__INTC_PRIOR_MASK EQU 0xC00000
USB_isr__INTC_PRIOR_NUM EQU 3
USB_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
USB_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
USB_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; BATT_NTC
BATT_NTC__0__DM__MASK EQU 0x38000
BATT_NTC__0__DM__SHIFT EQU 15
BATT_NTC__0__DR EQU CYREG_PRT2_DR
BATT_NTC__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
BATT_NTC__0__HSIOM_MASK EQU 0x00F00000
BATT_NTC__0__HSIOM_SHIFT EQU 20
BATT_NTC__0__INTCFG EQU CYREG_PRT2_INTCFG
BATT_NTC__0__INTSTAT EQU CYREG_PRT2_INTSTAT
BATT_NTC__0__MASK EQU 0x20
BATT_NTC__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
BATT_NTC__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
BATT_NTC__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
BATT_NTC__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
BATT_NTC__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
BATT_NTC__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
BATT_NTC__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
BATT_NTC__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
BATT_NTC__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
BATT_NTC__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
BATT_NTC__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
BATT_NTC__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
BATT_NTC__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
BATT_NTC__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
BATT_NTC__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
BATT_NTC__0__PC EQU CYREG_PRT2_PC
BATT_NTC__0__PC2 EQU CYREG_PRT2_PC2
BATT_NTC__0__PORT EQU 2
BATT_NTC__0__PS EQU CYREG_PRT2_PS
BATT_NTC__0__SHIFT EQU 5
BATT_NTC__DR EQU CYREG_PRT2_DR
BATT_NTC__INTCFG EQU CYREG_PRT2_INTCFG
BATT_NTC__INTSTAT EQU CYREG_PRT2_INTSTAT
BATT_NTC__MASK EQU 0x20
BATT_NTC__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
BATT_NTC__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
BATT_NTC__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
BATT_NTC__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
BATT_NTC__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
BATT_NTC__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
BATT_NTC__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
BATT_NTC__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
BATT_NTC__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
BATT_NTC__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
BATT_NTC__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
BATT_NTC__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
BATT_NTC__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
BATT_NTC__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
BATT_NTC__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
BATT_NTC__PC EQU CYREG_PRT2_PC
BATT_NTC__PC2 EQU CYREG_PRT2_PC2
BATT_NTC__PORT EQU 2
BATT_NTC__PS EQU CYREG_PRT2_PS
BATT_NTC__SHIFT EQU 5

; LATCH_INT
LATCH_INT__0__DM__MASK EQU 0x38
LATCH_INT__0__DM__SHIFT EQU 3
LATCH_INT__0__DR EQU CYREG_PRT0_DR
LATCH_INT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LATCH_INT__0__HSIOM_MASK EQU 0x000000F0
LATCH_INT__0__HSIOM_SHIFT EQU 4
LATCH_INT__0__INTCFG EQU CYREG_PRT0_INTCFG
LATCH_INT__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LATCH_INT__0__MASK EQU 0x02
LATCH_INT__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LATCH_INT__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LATCH_INT__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LATCH_INT__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LATCH_INT__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LATCH_INT__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LATCH_INT__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LATCH_INT__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LATCH_INT__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LATCH_INT__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LATCH_INT__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LATCH_INT__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LATCH_INT__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LATCH_INT__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LATCH_INT__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LATCH_INT__0__PC EQU CYREG_PRT0_PC
LATCH_INT__0__PC2 EQU CYREG_PRT0_PC2
LATCH_INT__0__PORT EQU 0
LATCH_INT__0__PS EQU CYREG_PRT0_PS
LATCH_INT__0__SHIFT EQU 1
LATCH_INT__DR EQU CYREG_PRT0_DR
LATCH_INT__INTCFG EQU CYREG_PRT0_INTCFG
LATCH_INT__INTSTAT EQU CYREG_PRT0_INTSTAT
LATCH_INT__MASK EQU 0x02
LATCH_INT__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LATCH_INT__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LATCH_INT__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LATCH_INT__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LATCH_INT__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LATCH_INT__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LATCH_INT__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LATCH_INT__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LATCH_INT__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LATCH_INT__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LATCH_INT__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LATCH_INT__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LATCH_INT__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LATCH_INT__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LATCH_INT__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LATCH_INT__PC EQU CYREG_PRT0_PC
LATCH_INT__PC2 EQU CYREG_PRT0_PC2
LATCH_INT__PORT EQU 0
LATCH_INT__PS EQU CYREG_PRT0_PS
LATCH_INT__SHIFT EQU 1

; LATCH_isr
LATCH_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
LATCH_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
LATCH_isr__INTC_MASK EQU 0x01
LATCH_isr__INTC_NUMBER EQU 0
LATCH_isr__INTC_PRIOR_MASK EQU 0xC0
LATCH_isr__INTC_PRIOR_NUM EQU 3
LATCH_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
LATCH_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
LATCH_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; VBAT_SENSE
VBAT_SENSE__0__DM__MASK EQU 0x7000
VBAT_SENSE__0__DM__SHIFT EQU 12
VBAT_SENSE__0__DR EQU CYREG_PRT2_DR
VBAT_SENSE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
VBAT_SENSE__0__HSIOM_MASK EQU 0x000F0000
VBAT_SENSE__0__HSIOM_SHIFT EQU 16
VBAT_SENSE__0__INTCFG EQU CYREG_PRT2_INTCFG
VBAT_SENSE__0__INTSTAT EQU CYREG_PRT2_INTSTAT
VBAT_SENSE__0__MASK EQU 0x10
VBAT_SENSE__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
VBAT_SENSE__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
VBAT_SENSE__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
VBAT_SENSE__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
VBAT_SENSE__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
VBAT_SENSE__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
VBAT_SENSE__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
VBAT_SENSE__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
VBAT_SENSE__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
VBAT_SENSE__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
VBAT_SENSE__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
VBAT_SENSE__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
VBAT_SENSE__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
VBAT_SENSE__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
VBAT_SENSE__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
VBAT_SENSE__0__PC EQU CYREG_PRT2_PC
VBAT_SENSE__0__PC2 EQU CYREG_PRT2_PC2
VBAT_SENSE__0__PORT EQU 2
VBAT_SENSE__0__PS EQU CYREG_PRT2_PS
VBAT_SENSE__0__SHIFT EQU 4
VBAT_SENSE__DR EQU CYREG_PRT2_DR
VBAT_SENSE__INTCFG EQU CYREG_PRT2_INTCFG
VBAT_SENSE__INTSTAT EQU CYREG_PRT2_INTSTAT
VBAT_SENSE__MASK EQU 0x10
VBAT_SENSE__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
VBAT_SENSE__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
VBAT_SENSE__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
VBAT_SENSE__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
VBAT_SENSE__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
VBAT_SENSE__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
VBAT_SENSE__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
VBAT_SENSE__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
VBAT_SENSE__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
VBAT_SENSE__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
VBAT_SENSE__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
VBAT_SENSE__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
VBAT_SENSE__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
VBAT_SENSE__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
VBAT_SENSE__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
VBAT_SENSE__PC EQU CYREG_PRT2_PC
VBAT_SENSE__PC2 EQU CYREG_PRT2_PC2
VBAT_SENSE__PORT EQU 2
VBAT_SENSE__PS EQU CYREG_PRT2_PS
VBAT_SENSE__SHIFT EQU 4

; VBUS_SENSE
VBUS_SENSE__0__DM__MASK EQU 0xE00000
VBUS_SENSE__0__DM__SHIFT EQU 21
VBUS_SENSE__0__DR EQU CYREG_PRT2_DR
VBUS_SENSE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
VBUS_SENSE__0__HSIOM_MASK EQU 0xF0000000
VBUS_SENSE__0__HSIOM_SHIFT EQU 28
VBUS_SENSE__0__INTCFG EQU CYREG_PRT2_INTCFG
VBUS_SENSE__0__INTSTAT EQU CYREG_PRT2_INTSTAT
VBUS_SENSE__0__MASK EQU 0x80
VBUS_SENSE__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
VBUS_SENSE__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
VBUS_SENSE__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
VBUS_SENSE__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
VBUS_SENSE__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
VBUS_SENSE__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
VBUS_SENSE__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
VBUS_SENSE__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
VBUS_SENSE__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
VBUS_SENSE__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
VBUS_SENSE__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
VBUS_SENSE__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
VBUS_SENSE__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
VBUS_SENSE__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
VBUS_SENSE__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
VBUS_SENSE__0__PC EQU CYREG_PRT2_PC
VBUS_SENSE__0__PC2 EQU CYREG_PRT2_PC2
VBUS_SENSE__0__PORT EQU 2
VBUS_SENSE__0__PS EQU CYREG_PRT2_PS
VBUS_SENSE__0__SHIFT EQU 7
VBUS_SENSE__DR EQU CYREG_PRT2_DR
VBUS_SENSE__INTCFG EQU CYREG_PRT2_INTCFG
VBUS_SENSE__INTSTAT EQU CYREG_PRT2_INTSTAT
VBUS_SENSE__MASK EQU 0x80
VBUS_SENSE__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
VBUS_SENSE__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
VBUS_SENSE__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
VBUS_SENSE__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
VBUS_SENSE__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
VBUS_SENSE__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
VBUS_SENSE__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
VBUS_SENSE__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
VBUS_SENSE__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
VBUS_SENSE__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
VBUS_SENSE__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
VBUS_SENSE__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
VBUS_SENSE__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
VBUS_SENSE__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
VBUS_SENSE__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
VBUS_SENSE__PC EQU CYREG_PRT2_PC
VBUS_SENSE__PC2 EQU CYREG_PRT2_PC2
VBUS_SENSE__PORT EQU 2
VBUS_SENSE__PS EQU CYREG_PRT2_PS
VBUS_SENSE__SHIFT EQU 7

; Encoder_isr
Encoder_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Encoder_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Encoder_isr__INTC_MASK EQU 0x10000
Encoder_isr__INTC_NUMBER EQU 16
Encoder_isr__INTC_PRIOR_MASK EQU 0xC0
Encoder_isr__INTC_PRIOR_NUM EQU 3
Encoder_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
Encoder_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Encoder_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04A61193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
