Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Tue Jun 13 15:48:34 2017
| Host         : mothership running 64-bit Ubuntu 16.10
| Command      : report_control_sets -verbose -file hdmi_vga_wrapper_control_sets_placed.rpt
| Design       : hdmi_vga_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    54 |
| Unused register locations in slices containing registers |   181 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1316 |          383 |
| No           | No                    | Yes                    |              28 |           17 |
| No           | Yes                   | No                     |             145 |           36 |
| Yes          | No                    | No                     |              37 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             245 |           69 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+
|                       Clock Signal                       |                                                  Enable Signal                                                 |                                    Set/Reset Signal                                    | Slice Load Count | Bel Load Count |
+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+
|  hdmi_vga_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                | hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]          |                1 |              1 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                | hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/in0                                             |                1 |              2 |
|  hdmi_vga_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                | hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int                           |                1 |              2 |
|  hdmi_vga_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                | hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]         |                1 |              2 |
|  hdmi_vga_i/clk_wiz_0/inst/clk_out1                      | hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0 | hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]       |                1 |              4 |
|  hdmi_vga_i/clk_wiz_0/inst/clk_out1                      | hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0    | hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]       |                1 |              4 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                            | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg            |                1 |              5 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                            | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg            |                1 |              5 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                          |                                                                                        |                2 |              5 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_i/vb_0/inst/centr/core_add/div_x/inst/i[4]_i_2_n_0                                                    | hdmi_vga_i/vb_0/inst/centr/core_add/div_x/inst/i[4]_i_1_n_0                            |                2 |              5 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                            | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg            |                1 |              5 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                             |                                                                                        |                2 |              5 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                          |                                                                                        |                2 |              5 |
|  hdmi_vga_i/clk_wiz_0/inst/clk_out1                      | hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_1_n_0                                                   | hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]         |                1 |              5 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_i/vb_0/inst/centr/core_add/div_y/inst/i[4]_i_2_n_0                                                    | hdmi_vga_i/vb_0/inst/centr/core_add/div_y/inst/i[4]_i_1_n_0                            |                2 |              5 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                | hdmi_vga_i/vb_0/inst/med/mdl5/del_2/SR[0]                                              |                2 |              5 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                |                2 |              7 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_i/vb_0/inst/centr/core_add/div_y/inst/lat_cnt[7]_i_2_n_0                                              | hdmi_vga_i/vb_0/inst/centr/core_add/div_y/inst/lat_cnt[7]_i_1_n_0                      |                2 |              7 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                |                2 |              7 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_i/vb_0/inst/centr/core_add/div_x/inst/lat_cnt[7]_i_2_n_0                                              | hdmi_vga_i/vb_0/inst/centr/core_add/div_x/inst/lat_cnt[7]_i_1_n_0                      |                2 |              7 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                |                2 |              7 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pDataIn_reg[7][0]        |                2 |              8 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pDataIn_reg[7][0]        |                2 |              8 |
|  hdmi_vga_i/clk_wiz_0/inst/clk_out1                      | hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                         |                                                                                        |                4 |              8 |
|  hdmi_vga_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                | hdmi_vga_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                        |                6 |              9 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                    |                3 |             11 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_i/vb_0/inst/ds/sel                                                                                    | hdmi_vga_i/vb_0/inst/rgb2ycbcr/inst/m18/inst/out[0]                                    |                3 |             11 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_i/vb_0/inst/centr/reg_min_y                                                                           | hdmi_vga_i/vb_0/inst/rgb2ycbcr/inst/m18/inst/out[0]                                    |                3 |             11 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_i/vb_0/inst/centr/y_pos[10]_i_1_n_0                                                                   | hdmi_vga_i/vb_0/inst/rgb2ycbcr/inst/m18/inst/out[0]                                    |                3 |             11 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_i/vb_0/inst/centr/reg_max_x                                                                           | hdmi_vga_i/vb_0/inst/rgb2ycbcr/inst/m18/inst/out[0]                                    |                2 |             11 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_i/vb_0/inst/centr/reg_max_y                                                                           | hdmi_vga_i/vb_0/inst/rgb2ycbcr/inst/m18/inst/out[0]                                    |                4 |             11 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_i/vb_0/inst/centr/reg_min_x                                                                           | hdmi_vga_i/vb_0/inst/rgb2ycbcr/inst/m18/inst/out[0]                                    |                3 |             11 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                | hdmi_vga_i/vb_0/inst/openn/bramka/bramka/position0_inferred__0/i__carry_n_0            |                2 |             11 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                | hdmi_vga_i/vb_0/inst/dilat/bramka/bramka/position0_inferred__0/i__carry_n_0            |                2 |             11 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                | hdmi_vga_i/vb_0/inst/med/bramka/bramka/position0_inferred__0/i__carry_n_0              |                2 |             11 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                | hdmi_vga_i/vb_0/inst/eros/bramka/bramka/position0_inferred__0/i__carry_n_0             |                2 |             11 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                | hdmi_vga_i/vb_0/inst/closee/bramka/bramka/position0_inferred__0/i__carry_n_0           |                2 |             11 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pStateNxt__4                                      | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                     |                4 |             11 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pStateNxt__4                                      | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst                             |                3 |             11 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pStateNxt__4                                      | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                     |                2 |             11 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                | hdmi_vga_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                        |                7 |             12 |
|  hdmi_vga_i/clk_wiz_0/inst/clk_out1                      | hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/E[0]                                        |                                                                                        |                4 |             14 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                | hdmi_vga_i/vb_0/inst/openn/sync_delay/de_out                                           |                6 |             16 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg            |                5 |             21 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | hdmi_vga_i/vb_0/inst/rgb2ycbcr/inst/m18/inst/out[2]                                                            | hdmi_vga_i/vb_0/inst/rgb2ycbcr/inst/m18/inst/out[0]                                    |               10 |             22 |
|  hdmi_vga_i/clk_wiz_0/inst/clk_out1                      | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0                                     | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1] |                6 |             24 |
|  hdmi_vga_i/clk_wiz_0/inst/clk_out1                      | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0                                        | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1] |                6 |             24 |
|  hdmi_vga_i/clk_wiz_0/inst/clk_out1                      | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0                                     | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1] |                6 |             24 |
|  hdmi_vga_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                |                                                                                        |               17 |             40 |
|  hdmi_vga_i/vb_0/inst/rgb2ycbcr/inst/m18/inst/out[0]     |                                                                                                                |                                                                                        |               15 |             44 |
|  hdmi_vga_i/vb_0/inst/centr/core_add/CLK                 |                                                                                                                |                                                                                        |               12 |             45 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                           |                                                                                        |                6 |             48 |
|  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                |                                                                                        |               44 |            161 |
|  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                |                                                                                        |              329 |           1166 |
+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     3 |
| 4      |                     2 |
| 5      |                    10 |
| 7      |                     5 |
| 8      |                     3 |
| 9      |                     1 |
| 11     |                    15 |
| 12     |                     1 |
| 14     |                     1 |
| 16+    |                    12 |
+--------+-----------------------+


