(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (bvsle (bvand (bvsmod bv_0 #x6a191114 ) (bvand bv_1 bv_4)) (bvxnor (bvsdiv bv_2 #x83a3adce ) (bvor bv_1 #x6531beb4 ))))
(assert (=> (=> (bvsgt #xeeffcb2e  #x13a9d76e ) (xor bool_0 bool_1)) (=> (bvsge #x3ab304ca  bv_0) (or bool_4 true))))
(assert (xor (bvugt (bvashr #x81d42001  #xe74f4f6d ) (bvadd #x4d8c5315  bv_1)) (and (or bool_1 bool_1) (and bool_4 bool_4))))
(assert (bvugt (bvor (bvashr #x26916e43  #x11d4ce0d ) (bvxor bv_1 #x7c76c5b4 )) (bvsdiv (bvudiv bv_0 #x2436e8f2 ) (bvudiv #x59baf7ed  #x8a8e1806 ))))
(assert (=> (bvsge (bvxor bv_0 #xf6967bae ) (bvmul #xf709f152  #xde1a8885 )) (bvsle (bvsmod bv_1 #x145e705c ) (bvnor #xaa633911  #x18affaa1 ))))
(check-sat)
(exit)
