$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  1 % out $end
  $var wire  1 $ rst $end
  $scope module gpu $end
   $var wire  1 # clk $end
   $var wire  1 & flip $end
   $var wire  1 % out $end
   $var wire  1 $ rst $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
0%
0&
#1
0#
#2
1#
#3
0#
#4
1#
#5
0#
1$
#6
1#
1%
1&
#7
0#
#8
1#
0%
0&
#9
0#
#10
1#
1%
1&
#11
0#
#12
1#
0%
0&
#13
0#
#14
1#
1%
1&
#15
0#
#16
1#
0%
0&
#17
0#
#18
1#
1%
1&
#19
0#
