###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       190984   # Number of WRITE/WRITEP commands
num_reads_done                 =       552997   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       429361   # Number of read row buffer hits
num_read_cmds                  =       552994   # Number of READ/READP commands
num_writes_done                =       190986   # Number of read requests issued
num_write_row_hits             =       142832   # Number of write row buffer hits
num_act_cmds                   =       172433   # Number of ACT commands
num_pre_cmds                   =       172401   # Number of PRE commands
num_ondemand_pres              =       148801   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9375295   # Cyles of rank active rank.0
rank_active_cycles.1           =      9076584   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       624705   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       923416   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       696092   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6645   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3911   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2197   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1279   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1849   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2983   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1638   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1834   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         3610   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21946   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           12   # Write cmd latency (cycles)
write_latency[20-39]           =          481   # Write cmd latency (cycles)
write_latency[40-59]           =          785   # Write cmd latency (cycles)
write_latency[60-79]           =         1889   # Write cmd latency (cycles)
write_latency[80-99]           =         3801   # Write cmd latency (cycles)
write_latency[100-119]         =         5721   # Write cmd latency (cycles)
write_latency[120-139]         =         8197   # Write cmd latency (cycles)
write_latency[140-159]         =         9255   # Write cmd latency (cycles)
write_latency[160-179]         =        10467   # Write cmd latency (cycles)
write_latency[180-199]         =        10672   # Write cmd latency (cycles)
write_latency[200-]            =       139704   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       226220   # Read request latency (cycles)
read_latency[40-59]            =        70405   # Read request latency (cycles)
read_latency[60-79]            =        81215   # Read request latency (cycles)
read_latency[80-99]            =        29021   # Read request latency (cycles)
read_latency[100-119]          =        21673   # Read request latency (cycles)
read_latency[120-139]          =        18334   # Read request latency (cycles)
read_latency[140-159]          =        10993   # Read request latency (cycles)
read_latency[160-179]          =         8729   # Read request latency (cycles)
read_latency[180-199]          =         7239   # Read request latency (cycles)
read_latency[200-]             =        79164   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.53392e+08   # Write energy
read_energy                    =  2.22967e+09   # Read energy
act_energy                     =  4.71777e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.99858e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   4.4324e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85018e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.66379e+09   # Active standby energy rank.1
average_read_latency           =      118.654   # Average read request latency (cycles)
average_interarrival           =       13.441   # Average request interarrival latency (cycles)
total_energy                   =  1.66166e+10   # Total energy (pJ)
average_power                  =      1661.66   # Average power (mW)
average_bandwidth              =      6.34865   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       202246   # Number of WRITE/WRITEP commands
num_reads_done                 =       557701   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       423321   # Number of read row buffer hits
num_read_cmds                  =       557699   # Number of READ/READP commands
num_writes_done                =       202254   # Number of read requests issued
num_write_row_hits             =       149902   # Number of write row buffer hits
num_act_cmds                   =       187448   # Number of ACT commands
num_pre_cmds                   =       187426   # Number of PRE commands
num_ondemand_pres              =       164623   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9250509   # Cyles of rank active rank.0
rank_active_cycles.1           =      9177992   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       749491   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       822008   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       711614   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7285   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4084   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1986   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1283   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1811   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3068   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1620   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1927   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         3474   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21804   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           22   # Write cmd latency (cycles)
write_latency[20-39]           =          477   # Write cmd latency (cycles)
write_latency[40-59]           =          892   # Write cmd latency (cycles)
write_latency[60-79]           =         1966   # Write cmd latency (cycles)
write_latency[80-99]           =         4048   # Write cmd latency (cycles)
write_latency[100-119]         =         5823   # Write cmd latency (cycles)
write_latency[120-139]         =         8225   # Write cmd latency (cycles)
write_latency[140-159]         =         9951   # Write cmd latency (cycles)
write_latency[160-179]         =        11035   # Write cmd latency (cycles)
write_latency[180-199]         =        11818   # Write cmd latency (cycles)
write_latency[200-]            =       147989   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       221705   # Read request latency (cycles)
read_latency[40-59]            =        67374   # Read request latency (cycles)
read_latency[60-79]            =        87120   # Read request latency (cycles)
read_latency[80-99]            =        29476   # Read request latency (cycles)
read_latency[100-119]          =        22494   # Read request latency (cycles)
read_latency[120-139]          =        19101   # Read request latency (cycles)
read_latency[140-159]          =        10979   # Read request latency (cycles)
read_latency[160-179]          =         8772   # Read request latency (cycles)
read_latency[180-199]          =         7104   # Read request latency (cycles)
read_latency[200-]             =        83573   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.00961e+09   # Write energy
read_energy                    =  2.24864e+09   # Read energy
act_energy                     =  5.12858e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.59756e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.94564e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.77232e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.72707e+09   # Active standby energy rank.1
average_read_latency           =      124.223   # Average read request latency (cycles)
average_interarrival           =      13.1585   # Average request interarrival latency (cycles)
total_energy                   =  1.67295e+10   # Total energy (pJ)
average_power                  =      1672.95   # Average power (mW)
average_bandwidth              =      6.48495   # Average bandwidth
