##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for Upstream_485_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Upstream_485_IntClock:R)
		5.2::Critical Path Report for (Upstream_485_IntClock:R vs. Upstream_485_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock                  | N/A                   | Target: 0.00 MHz   | 
Clock: Clock(fixed-function)  | N/A                   | Target: 0.00 MHz   | 
Clock: CyBUS_CLK              | Frequency: 59.90 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                  | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                  | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK           | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT              | N/A                   | Target: 24.00 MHz  | 
Clock: Upstream_485_IntClock  | Frequency: 57.95 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK              Upstream_485_IntClock  41666.7          24971       N/A              N/A         N/A              N/A         N/A              N/A         
Upstream_485_IntClock  Upstream_485_IntClock  1.08333e+006     1066076     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name     Clock to Out  Clock Name:Phase         
------------  ------------  -----------------------  
LED_R(0)_PAD  25735         Clock(fixed-function):R  
Tx(0)_PAD     29541         Upstream_485_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 59.90 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \Upstream_485:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Upstream_485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24971p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Upstream_485_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13225
-------------------------------------   ----- 
End-of-path arrival time (ps)           13225
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell2             0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                        iocell2         1743   1743  24971  RISE       1
\Upstream_485:BUART:rx_postpoll\/main_0         macrocell6      5282   7025  24971  RISE       1
\Upstream_485:BUART:rx_postpoll\/q              macrocell6      3350  10375  24971  RISE       1
\Upstream_485:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  13225  24971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Upstream_485_IntClock
***************************************************
Clock: Upstream_485_IntClock
Frequency: 57.95 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:rx_state_2\/q
Path End       : \Upstream_485:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Upstream_485:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066076p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -5360
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11897
-------------------------------------   ----- 
End-of-path arrival time (ps)           11897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_2\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:rx_state_2\/q            macrocell19   1250   1250  1066076  RISE       1
\Upstream_485:BUART:rx_counter_load\/main_3  macrocell5    4981   6231  1066076  RISE       1
\Upstream_485:BUART:rx_counter_load\/q       macrocell5    3350   9581  1066076  RISE       1
\Upstream_485:BUART:sRX:RxBitCounter\/load   count7cell    2316  11897  1066076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Upstream_485_IntClock:R)
***********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \Upstream_485:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Upstream_485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24971p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Upstream_485_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13225
-------------------------------------   ----- 
End-of-path arrival time (ps)           13225
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell2             0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                        iocell2         1743   1743  24971  RISE       1
\Upstream_485:BUART:rx_postpoll\/main_0         macrocell6      5282   7025  24971  RISE       1
\Upstream_485:BUART:rx_postpoll\/q              macrocell6      3350  10375  24971  RISE       1
\Upstream_485:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  13225  24971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (Upstream_485_IntClock:R vs. Upstream_485_IntClock:R)
***********************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:rx_state_2\/q
Path End       : \Upstream_485:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Upstream_485:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066076p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -5360
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11897
-------------------------------------   ----- 
End-of-path arrival time (ps)           11897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_2\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:rx_state_2\/q            macrocell19   1250   1250  1066076  RISE       1
\Upstream_485:BUART:rx_counter_load\/main_3  macrocell5    4981   6231  1066076  RISE       1
\Upstream_485:BUART:rx_counter_load\/q       macrocell5    3350   9581  1066076  RISE       1
\Upstream_485:BUART:sRX:RxBitCounter\/load   count7cell    2316  11897  1066076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \Upstream_485:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Upstream_485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24971p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Upstream_485_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13225
-------------------------------------   ----- 
End-of-path arrival time (ps)           13225
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell2             0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                        iocell2         1743   1743  24971  RISE       1
\Upstream_485:BUART:rx_postpoll\/main_0         macrocell6      5282   7025  24971  RISE       1
\Upstream_485:BUART:rx_postpoll\/q              macrocell6      3350  10375  24971  RISE       1
\Upstream_485:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  13225  24971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \Upstream_485:BUART:rx_last\/main_0
Capture Clock  : \Upstream_485:BUART:rx_last\/clock_0
Path slack     : 30080p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Upstream_485_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8076
-------------------------------------   ---- 
End-of-path arrival time (ps)           8076
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell2             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                             iocell2       1743   1743  24971  RISE       1
\Upstream_485:BUART:rx_last\/main_0  macrocell25   6333   8076  30080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_last\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \Upstream_485:BUART:rx_state_2\/main_0
Capture Clock  : \Upstream_485:BUART:rx_state_2\/clock_0
Path slack     : 30081p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Upstream_485_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8076
-------------------------------------   ---- 
End-of-path arrival time (ps)           8076
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell2             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                                iocell2       1743   1743  24971  RISE       1
\Upstream_485:BUART:rx_state_2\/main_0  macrocell19   6333   8076  30081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_2\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \Upstream_485:BUART:rx_state_0\/main_0
Capture Clock  : \Upstream_485:BUART:rx_state_0\/clock_0
Path slack     : 30415p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Upstream_485_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7741
-------------------------------------   ---- 
End-of-path arrival time (ps)           7741
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell2             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                                iocell2       1743   1743  24971  RISE       1
\Upstream_485:BUART:rx_state_0\/main_0  macrocell16   5998   7741  30415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \Upstream_485:BUART:pollcount_1\/main_0
Capture Clock  : \Upstream_485:BUART:pollcount_1\/clock_0
Path slack     : 30431p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Upstream_485_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7726
-------------------------------------   ---- 
End-of-path arrival time (ps)           7726
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell2             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                                 iocell2       1743   1743  24971  RISE       1
\Upstream_485:BUART:pollcount_1\/main_0  macrocell22   5983   7726  30431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:pollcount_1\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \Upstream_485:BUART:pollcount_0\/main_0
Capture Clock  : \Upstream_485:BUART:pollcount_0\/clock_0
Path slack     : 31132p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Upstream_485_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7025
-------------------------------------   ---- 
End-of-path arrival time (ps)           7025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell2             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                                 iocell2       1743   1743  24971  RISE       1
\Upstream_485:BUART:pollcount_0\/main_0  macrocell23   5282   7025  31132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:pollcount_0\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \Upstream_485:BUART:rx_status_3\/main_0
Capture Clock  : \Upstream_485:BUART:rx_status_3\/clock_0
Path slack     : 31132p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Upstream_485_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7025
-------------------------------------   ---- 
End-of-path arrival time (ps)           7025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell2             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                                 iocell2       1743   1743  24971  RISE       1
\Upstream_485:BUART:rx_status_3\/main_0  macrocell24   5282   7025  31132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_status_3\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:rx_state_2\/q
Path End       : \Upstream_485:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Upstream_485:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066076p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -5360
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11897
-------------------------------------   ----- 
End-of-path arrival time (ps)           11897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_2\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:rx_state_2\/q            macrocell19   1250   1250  1066076  RISE       1
\Upstream_485:BUART:rx_counter_load\/main_3  macrocell5    4981   6231  1066076  RISE       1
\Upstream_485:BUART:rx_counter_load\/q       macrocell5    3350   9581  1066076  RISE       1
\Upstream_485:BUART:sRX:RxBitCounter\/load   count7cell    2316  11897  1066076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:tx_state_1\/q
Path End       : \Upstream_485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Upstream_485:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066254p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -6190
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10889
-------------------------------------   ----- 
End-of-path arrival time (ps)           10889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_1\/clock_0                    macrocell11         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Upstream_485:BUART:tx_state_1\/q                      macrocell11     1250   1250  1066254  RISE       1
\Upstream_485:BUART:counter_load_not\/main_0           macrocell2      4053   5303  1066254  RISE       1
\Upstream_485:BUART:counter_load_not\/q                macrocell2      3350   8653  1066254  RISE       1
\Upstream_485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2237  10889  1066254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Upstream_485:BUART:sTX:TxSts\/status_0
Capture Clock  : \Upstream_485:BUART:sTX:TxSts\/clock
Path slack     : 1069404p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13429
-------------------------------------   ----- 
End-of-path arrival time (ps)           13429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Upstream_485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069404  RISE       1
\Upstream_485:BUART:tx_status_0\/main_3                 macrocell3      4247   7827  1069404  RISE       1
\Upstream_485:BUART:tx_status_0\/q                      macrocell3      3350  11177  1069404  RISE       1
\Upstream_485:BUART:sTX:TxSts\/status_0                 statusicell1    2252  13429  1069404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sTX:TxSts\/clock                       statusicell1        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:rx_state_2\/q
Path End       : \Upstream_485:BUART:rx_status_3\/main_5
Capture Clock  : \Upstream_485:BUART:rx_status_3\/clock_0
Path slack     : 1071029p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8794
-------------------------------------   ---- 
End-of-path arrival time (ps)           8794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_2\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:rx_state_2\/q        macrocell19   1250   1250  1066076  RISE       1
\Upstream_485:BUART:rx_status_3\/main_5  macrocell24   7544   8794  1071029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_status_3\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Upstream_485:BUART:sRX:RxSts\/status_4
Capture Clock  : \Upstream_485:BUART:sRX:RxSts\/clock
Path slack     : 1071250p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11583
-------------------------------------   ----- 
End-of-path arrival time (ps)           11583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Upstream_485:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1071250  RISE       1
\Upstream_485:BUART:rx_status_4\/main_1                 macrocell7      2322   5902  1071250  RISE       1
\Upstream_485:BUART:rx_status_4\/q                      macrocell7      3350   9252  1071250  RISE       1
\Upstream_485:BUART:sRX:RxSts\/status_4                 statusicell2    2331  11583  1071250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sRX:RxSts\/clock                       statusicell2        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:tx_ctrl_mark_last\/q
Path End       : \Upstream_485:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Upstream_485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071407p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5916
-------------------------------------   ---- 
End-of-path arrival time (ps)           5916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_ctrl_mark_last\/clock_0             macrocell15         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Upstream_485:BUART:tx_ctrl_mark_last\/q         macrocell15     1250   1250  1066493  RISE       1
\Upstream_485:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4666   5916  1071407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:tx_state_1\/q
Path End       : \Upstream_485:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Upstream_485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071476p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5847
-------------------------------------   ---- 
End-of-path arrival time (ps)           5847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_1\/clock_0                    macrocell11         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Upstream_485:BUART:tx_state_1\/q                macrocell11     1250   1250  1066254  RISE       1
\Upstream_485:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4597   5847  1071476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:sRX:RxBitCounter\/count_2
Path End       : \Upstream_485:BUART:pollcount_0\/main_1
Capture Clock  : \Upstream_485:BUART:pollcount_0\/clock_0
Path slack     : 1071748p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8076
-------------------------------------   ---- 
End-of-path arrival time (ps)           8076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1071748  RISE       1
\Upstream_485:BUART:pollcount_0\/main_1        macrocell23   6136   8076  1071748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:pollcount_0\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:rx_state_2\/q
Path End       : \Upstream_485:BUART:rx_load_fifo\/main_4
Capture Clock  : \Upstream_485:BUART:rx_load_fifo\/clock_0
Path slack     : 1071748p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8075
-------------------------------------   ---- 
End-of-path arrival time (ps)           8075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_2\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:rx_state_2\/q         macrocell19   1250   1250  1066076  RISE       1
\Upstream_485:BUART:rx_load_fifo\/main_4  macrocell17   6825   8075  1071748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_load_fifo\/clock_0                  macrocell17         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:rx_state_2\/q
Path End       : \Upstream_485:BUART:rx_state_2\/main_5
Capture Clock  : \Upstream_485:BUART:rx_state_2\/clock_0
Path slack     : 1071748p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8075
-------------------------------------   ---- 
End-of-path arrival time (ps)           8075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_2\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:rx_state_2\/q       macrocell19   1250   1250  1066076  RISE       1
\Upstream_485:BUART:rx_state_2\/main_5  macrocell19   6825   8075  1071748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_2\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:tx_state_0\/q
Path End       : \Upstream_485:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Upstream_485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071991p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5333
-------------------------------------   ---- 
End-of-path arrival time (ps)           5333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Upstream_485:BUART:tx_state_0\/q                macrocell12     1250   1250  1066620  RISE       1
\Upstream_485:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4083   5333  1071991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Upstream_485:BUART:tx_state_0\/main_3
Capture Clock  : \Upstream_485:BUART:tx_state_0\/clock_0
Path slack     : 1071996p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7827
-------------------------------------   ---- 
End-of-path arrival time (ps)           7827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Upstream_485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069404  RISE       1
\Upstream_485:BUART:tx_state_0\/main_3                  macrocell12     4247   7827  1071996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_0\/clock_0                    macrocell12         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:rx_bitclk_enable\/q
Path End       : \Upstream_485:BUART:rx_state_0\/main_3
Capture Clock  : \Upstream_485:BUART:rx_state_0\/clock_0
Path slack     : 1072058p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7765
-------------------------------------   ---- 
End-of-path arrival time (ps)           7765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_bitclk_enable\/clock_0              macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  1072058  RISE       1
\Upstream_485:BUART:rx_state_0\/main_3   macrocell16   6515   7765  1072058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:rx_bitclk_enable\/q
Path End       : \Upstream_485:BUART:rx_state_3\/main_2
Capture Clock  : \Upstream_485:BUART:rx_state_3\/clock_0
Path slack     : 1072058p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7765
-------------------------------------   ---- 
End-of-path arrival time (ps)           7765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_bitclk_enable\/clock_0              macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  1072058  RISE       1
\Upstream_485:BUART:rx_state_3\/main_2   macrocell18   6515   7765  1072058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:rx_bitclk_enable\/q
Path End       : \Upstream_485:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Upstream_485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072085p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5238
-------------------------------------   ---- 
End-of-path arrival time (ps)           5238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_bitclk_enable\/clock_0              macrocell20         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Upstream_485:BUART:rx_bitclk_enable\/q          macrocell20     1250   1250  1072058  RISE       1
\Upstream_485:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3988   5238  1072085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:tx_ctrl_mark_last\/q
Path End       : \Upstream_485:BUART:rx_load_fifo\/main_0
Capture Clock  : \Upstream_485:BUART:rx_load_fifo\/clock_0
Path slack     : 1072411p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7413
-------------------------------------   ---- 
End-of-path arrival time (ps)           7413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_ctrl_mark_last\/clock_0             macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  1066493  RISE       1
\Upstream_485:BUART:rx_load_fifo\/main_0  macrocell17   6163   7413  1072411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_load_fifo\/clock_0                  macrocell17         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:tx_ctrl_mark_last\/q
Path End       : \Upstream_485:BUART:rx_state_2\/main_1
Capture Clock  : \Upstream_485:BUART:rx_state_2\/clock_0
Path slack     : 1072411p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7413
-------------------------------------   ---- 
End-of-path arrival time (ps)           7413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_ctrl_mark_last\/clock_0             macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  1066493  RISE       1
\Upstream_485:BUART:rx_state_2\/main_1    macrocell19   6163   7413  1072411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_2\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:rx_bitclk_enable\/q
Path End       : \Upstream_485:BUART:rx_status_3\/main_3
Capture Clock  : \Upstream_485:BUART:rx_status_3\/clock_0
Path slack     : 1072767p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7056
-------------------------------------   ---- 
End-of-path arrival time (ps)           7056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_bitclk_enable\/clock_0              macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  1072058  RISE       1
\Upstream_485:BUART:rx_status_3\/main_3  macrocell24   5806   7056  1072767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_status_3\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:rx_state_0\/q
Path End       : \Upstream_485:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Upstream_485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072782p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4541
-------------------------------------   ---- 
End-of-path arrival time (ps)           4541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Upstream_485:BUART:rx_state_0\/q                macrocell16     1250   1250  1067768  RISE       1
\Upstream_485:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3291   4541  1072782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Upstream_485:BUART:txn\/main_3
Capture Clock  : \Upstream_485:BUART:txn\/clock_0
Path slack     : 1073200p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6623
-------------------------------------   ---- 
End-of-path arrival time (ps)           6623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Upstream_485:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1073200  RISE       1
\Upstream_485:BUART:txn\/main_3                macrocell10     2253   6623  1073200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:txn\/clock_0                           macrocell10         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Upstream_485:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Upstream_485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073330p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3993
-------------------------------------   ---- 
End-of-path arrival time (ps)           3993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Upstream_485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067174  RISE       1
\Upstream_485:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3803   3993  1073330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:rx_state_2\/q
Path End       : \Upstream_485:BUART:rx_state_0\/main_5
Capture Clock  : \Upstream_485:BUART:rx_state_0\/clock_0
Path slack     : 1073592p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6231
-------------------------------------   ---- 
End-of-path arrival time (ps)           6231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_2\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:rx_state_2\/q       macrocell19   1250   1250  1066076  RISE       1
\Upstream_485:BUART:rx_state_0\/main_5  macrocell16   4981   6231  1073592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:rx_state_2\/q
Path End       : \Upstream_485:BUART:rx_state_3\/main_4
Capture Clock  : \Upstream_485:BUART:rx_state_3\/clock_0
Path slack     : 1073592p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6231
-------------------------------------   ---- 
End-of-path arrival time (ps)           6231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_2\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:rx_state_2\/q       macrocell19   1250   1250  1066076  RISE       1
\Upstream_485:BUART:rx_state_3\/main_4  macrocell18   4981   6231  1073592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:rx_state_2\/q
Path End       : \Upstream_485:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Upstream_485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073592p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6231
-------------------------------------   ---- 
End-of-path arrival time (ps)           6231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_2\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:rx_state_2\/q               macrocell19   1250   1250  1066076  RISE       1
\Upstream_485:BUART:rx_state_stop1_reg\/main_3  macrocell21   4981   6231  1073592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_stop1_reg\/clock_0            macrocell21         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:rx_bitclk_enable\/q
Path End       : \Upstream_485:BUART:rx_load_fifo\/main_2
Capture Clock  : \Upstream_485:BUART:rx_load_fifo\/clock_0
Path slack     : 1073624p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6200
-------------------------------------   ---- 
End-of-path arrival time (ps)           6200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_bitclk_enable\/clock_0              macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:rx_bitclk_enable\/q   macrocell20   1250   1250  1072058  RISE       1
\Upstream_485:BUART:rx_load_fifo\/main_2  macrocell17   4950   6200  1073624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_load_fifo\/clock_0                  macrocell17         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:rx_bitclk_enable\/q
Path End       : \Upstream_485:BUART:rx_state_2\/main_3
Capture Clock  : \Upstream_485:BUART:rx_state_2\/clock_0
Path slack     : 1073624p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6200
-------------------------------------   ---- 
End-of-path arrival time (ps)           6200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_bitclk_enable\/clock_0              macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  1072058  RISE       1
\Upstream_485:BUART:rx_state_2\/main_3   macrocell19   4950   6200  1073624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_2\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:sRX:RxBitCounter\/count_2
Path End       : \Upstream_485:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Upstream_485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1073751p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6072
-------------------------------------   ---- 
End-of-path arrival time (ps)           6072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1071748  RISE       1
\Upstream_485:BUART:rx_bitclk_enable\/main_0   macrocell20   4132   6072  1073751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_bitclk_enable\/clock_0              macrocell20         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:sRX:RxBitCounter\/count_2
Path End       : \Upstream_485:BUART:pollcount_1\/main_1
Capture Clock  : \Upstream_485:BUART:pollcount_1\/clock_0
Path slack     : 1073751p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6072
-------------------------------------   ---- 
End-of-path arrival time (ps)           6072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1071748  RISE       1
\Upstream_485:BUART:pollcount_1\/main_1        macrocell22   4132   6072  1073751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:pollcount_1\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:tx_state_0\/q
Path End       : \Upstream_485:BUART:tx_state_0\/main_1
Capture Clock  : \Upstream_485:BUART:tx_state_0\/clock_0
Path slack     : 1073963p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5860
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:tx_state_0\/q       macrocell12   1250   1250  1066620  RISE       1
\Upstream_485:BUART:tx_state_0\/main_1  macrocell12   4610   5860  1073963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_0\/clock_0                    macrocell12         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:tx_ctrl_mark_last\/q
Path End       : \Upstream_485:BUART:rx_state_0\/main_1
Capture Clock  : \Upstream_485:BUART:rx_state_0\/clock_0
Path slack     : 1074009p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5815
-------------------------------------   ---- 
End-of-path arrival time (ps)           5815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_ctrl_mark_last\/clock_0             macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  1066493  RISE       1
\Upstream_485:BUART:rx_state_0\/main_1    macrocell16   4565   5815  1074009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:tx_ctrl_mark_last\/q
Path End       : \Upstream_485:BUART:rx_state_3\/main_0
Capture Clock  : \Upstream_485:BUART:rx_state_3\/clock_0
Path slack     : 1074009p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5815
-------------------------------------   ---- 
End-of-path arrival time (ps)           5815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_ctrl_mark_last\/clock_0             macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  1066493  RISE       1
\Upstream_485:BUART:rx_state_3\/main_0    macrocell18   4565   5815  1074009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:tx_ctrl_mark_last\/q
Path End       : \Upstream_485:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Upstream_485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074009p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5815
-------------------------------------   ---- 
End-of-path arrival time (ps)           5815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_ctrl_mark_last\/clock_0             macrocell15         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:tx_ctrl_mark_last\/q        macrocell15   1250   1250  1066493  RISE       1
\Upstream_485:BUART:rx_state_stop1_reg\/main_0  macrocell21   4565   5815  1074009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_stop1_reg\/clock_0            macrocell21         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:rx_state_0\/q
Path End       : \Upstream_485:BUART:rx_status_3\/main_2
Capture Clock  : \Upstream_485:BUART:rx_status_3\/clock_0
Path slack     : 1074444p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5379
-------------------------------------   ---- 
End-of-path arrival time (ps)           5379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:rx_state_0\/q        macrocell16   1250   1250  1067768  RISE       1
\Upstream_485:BUART:rx_status_3\/main_2  macrocell24   4129   5379  1074444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_status_3\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:tx_state_1\/q
Path End       : \Upstream_485:BUART:tx_state_2\/main_0
Capture Clock  : \Upstream_485:BUART:tx_state_2\/clock_0
Path slack     : 1074521p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5303
-------------------------------------   ---- 
End-of-path arrival time (ps)           5303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_1\/clock_0                    macrocell11         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:tx_state_1\/q       macrocell11   1250   1250  1066254  RISE       1
\Upstream_485:BUART:tx_state_2\/main_0  macrocell13   4053   5303  1074521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_2\/clock_0                    macrocell13         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:tx_state_1\/q
Path End       : \Upstream_485:BUART:tx_bitclk\/main_0
Capture Clock  : \Upstream_485:BUART:tx_bitclk\/clock_0
Path slack     : 1074521p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5303
-------------------------------------   ---- 
End-of-path arrival time (ps)           5303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_1\/clock_0                    macrocell11         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:tx_state_1\/q      macrocell11   1250   1250  1066254  RISE       1
\Upstream_485:BUART:tx_bitclk\/main_0  macrocell14   4053   5303  1074521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_bitclk\/clock_0                     macrocell14         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:sRX:RxBitCounter\/count_1
Path End       : \Upstream_485:BUART:pollcount_0\/main_2
Capture Clock  : \Upstream_485:BUART:pollcount_0\/clock_0
Path slack     : 1074674p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5149
-------------------------------------   ---- 
End-of-path arrival time (ps)           5149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074674  RISE       1
\Upstream_485:BUART:pollcount_0\/main_2        macrocell23   3209   5149  1074674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:pollcount_0\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:tx_state_0\/q
Path End       : \Upstream_485:BUART:tx_state_2\/main_1
Capture Clock  : \Upstream_485:BUART:tx_state_2\/clock_0
Path slack     : 1074887p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4937
-------------------------------------   ---- 
End-of-path arrival time (ps)           4937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:tx_state_0\/q       macrocell12   1250   1250  1066620  RISE       1
\Upstream_485:BUART:tx_state_2\/main_1  macrocell13   3687   4937  1074887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_2\/clock_0                    macrocell13         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:tx_state_0\/q
Path End       : \Upstream_485:BUART:tx_bitclk\/main_1
Capture Clock  : \Upstream_485:BUART:tx_bitclk\/clock_0
Path slack     : 1074887p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4937
-------------------------------------   ---- 
End-of-path arrival time (ps)           4937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:tx_state_0\/q      macrocell12   1250   1250  1066620  RISE       1
\Upstream_485:BUART:tx_bitclk\/main_1  macrocell14   3687   4937  1074887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_bitclk\/clock_0                     macrocell14         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:tx_state_0\/q
Path End       : \Upstream_485:BUART:txn\/main_2
Capture Clock  : \Upstream_485:BUART:txn\/clock_0
Path slack     : 1074900p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:tx_state_0\/q  macrocell12   1250   1250  1066620  RISE       1
\Upstream_485:BUART:txn\/main_2    macrocell10   3673   4923  1074900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:txn\/clock_0                           macrocell10         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:tx_state_0\/q
Path End       : \Upstream_485:BUART:tx_state_1\/main_1
Capture Clock  : \Upstream_485:BUART:tx_state_1\/clock_0
Path slack     : 1074900p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:tx_state_0\/q       macrocell12   1250   1250  1066620  RISE       1
\Upstream_485:BUART:tx_state_1\/main_1  macrocell11   3673   4923  1074900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_1\/clock_0                    macrocell11         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Upstream_485:BUART:tx_state_1\/main_2
Capture Clock  : \Upstream_485:BUART:tx_state_1\/clock_0
Path slack     : 1074906p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           4917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Upstream_485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067174  RISE       1
\Upstream_485:BUART:tx_state_1\/main_2               macrocell11     4727   4917  1074906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_1\/clock_0                    macrocell11         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:tx_state_1\/q
Path End       : \Upstream_485:BUART:tx_state_0\/main_0
Capture Clock  : \Upstream_485:BUART:tx_state_0\/clock_0
Path slack     : 1074911p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_1\/clock_0                    macrocell11         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:tx_state_1\/q       macrocell11   1250   1250  1066254  RISE       1
\Upstream_485:BUART:tx_state_0\/main_0  macrocell12   3662   4912  1074911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_0\/clock_0                    macrocell12         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:tx_state_1\/q
Path End       : \Upstream_485:BUART:txn\/main_1
Capture Clock  : \Upstream_485:BUART:txn\/clock_0
Path slack     : 1074913p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_1\/clock_0                    macrocell11         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:tx_state_1\/q  macrocell11   1250   1250  1066254  RISE       1
\Upstream_485:BUART:txn\/main_1    macrocell10   3661   4911  1074913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:txn\/clock_0                           macrocell10         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:tx_state_1\/q
Path End       : \Upstream_485:BUART:tx_state_1\/main_0
Capture Clock  : \Upstream_485:BUART:tx_state_1\/clock_0
Path slack     : 1074913p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_1\/clock_0                    macrocell11         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:tx_state_1\/q       macrocell11   1250   1250  1066254  RISE       1
\Upstream_485:BUART:tx_state_1\/main_0  macrocell11   3661   4911  1074913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_1\/clock_0                    macrocell11         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:sRX:RxBitCounter\/count_4
Path End       : \Upstream_485:BUART:rx_state_0\/main_8
Capture Clock  : \Upstream_485:BUART:rx_state_0\/clock_0
Path slack     : 1075083p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075083  RISE       1
\Upstream_485:BUART:rx_state_0\/main_8         macrocell16   2801   4741  1075083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:sRX:RxBitCounter\/count_4
Path End       : \Upstream_485:BUART:rx_state_3\/main_7
Capture Clock  : \Upstream_485:BUART:rx_state_3\/clock_0
Path slack     : 1075083p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075083  RISE       1
\Upstream_485:BUART:rx_state_3\/main_7         macrocell18   2801   4741  1075083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:rx_state_3\/q
Path End       : \Upstream_485:BUART:rx_status_3\/main_4
Capture Clock  : \Upstream_485:BUART:rx_status_3\/clock_0
Path slack     : 1075085p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:rx_state_3\/q        macrocell18   1250   1250  1068448  RISE       1
\Upstream_485:BUART:rx_status_3\/main_4  macrocell24   3488   4738  1075085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_status_3\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:sRX:RxBitCounter\/count_4
Path End       : \Upstream_485:BUART:rx_load_fifo\/main_7
Capture Clock  : \Upstream_485:BUART:rx_load_fifo\/clock_0
Path slack     : 1075087p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075083  RISE       1
\Upstream_485:BUART:rx_load_fifo\/main_7       macrocell17   2796   4736  1075087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_load_fifo\/clock_0                  macrocell17         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:sRX:RxBitCounter\/count_4
Path End       : \Upstream_485:BUART:rx_state_2\/main_8
Capture Clock  : \Upstream_485:BUART:rx_state_2\/clock_0
Path slack     : 1075087p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075083  RISE       1
\Upstream_485:BUART:rx_state_2\/main_8         macrocell19   2796   4736  1075087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_2\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:pollcount_1\/q
Path End       : \Upstream_485:BUART:rx_status_3\/main_6
Capture Clock  : \Upstream_485:BUART:rx_status_3\/clock_0
Path slack     : 1075088p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:pollcount_1\/clock_0                   macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:pollcount_1\/q       macrocell22   1250   1250  1068928  RISE       1
\Upstream_485:BUART:rx_status_3\/main_6  macrocell24   3485   4735  1075088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_status_3\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:sRX:RxBitCounter\/count_6
Path End       : \Upstream_485:BUART:rx_state_0\/main_6
Capture Clock  : \Upstream_485:BUART:rx_state_0\/clock_0
Path slack     : 1075090p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075090  RISE       1
\Upstream_485:BUART:rx_state_0\/main_6         macrocell16   2793   4733  1075090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:sRX:RxBitCounter\/count_6
Path End       : \Upstream_485:BUART:rx_state_3\/main_5
Capture Clock  : \Upstream_485:BUART:rx_state_3\/clock_0
Path slack     : 1075090p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075090  RISE       1
\Upstream_485:BUART:rx_state_3\/main_5         macrocell18   2793   4733  1075090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:sRX:RxBitCounter\/count_6
Path End       : \Upstream_485:BUART:rx_load_fifo\/main_5
Capture Clock  : \Upstream_485:BUART:rx_load_fifo\/clock_0
Path slack     : 1075092p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075090  RISE       1
\Upstream_485:BUART:rx_load_fifo\/main_5       macrocell17   2792   4732  1075092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_load_fifo\/clock_0                  macrocell17         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:sRX:RxBitCounter\/count_6
Path End       : \Upstream_485:BUART:rx_state_2\/main_6
Capture Clock  : \Upstream_485:BUART:rx_state_2\/clock_0
Path slack     : 1075092p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075090  RISE       1
\Upstream_485:BUART:rx_state_2\/main_6         macrocell19   2792   4732  1075092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_2\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:pollcount_0\/q
Path End       : \Upstream_485:BUART:rx_state_0\/main_10
Capture Clock  : \Upstream_485:BUART:rx_state_0\/clock_0
Path slack     : 1075144p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4679
-------------------------------------   ---- 
End-of-path arrival time (ps)           4679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:pollcount_0\/clock_0                   macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:pollcount_0\/q       macrocell23   1250   1250  1069883  RISE       1
\Upstream_485:BUART:rx_state_0\/main_10  macrocell16   3429   4679  1075144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:sRX:RxBitCounter\/count_5
Path End       : \Upstream_485:BUART:rx_state_0\/main_7
Capture Clock  : \Upstream_485:BUART:rx_state_0\/clock_0
Path slack     : 1075263p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075263  RISE       1
\Upstream_485:BUART:rx_state_0\/main_7         macrocell16   2621   4561  1075263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:sRX:RxBitCounter\/count_5
Path End       : \Upstream_485:BUART:rx_state_3\/main_6
Capture Clock  : \Upstream_485:BUART:rx_state_3\/clock_0
Path slack     : 1075263p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075263  RISE       1
\Upstream_485:BUART:rx_state_3\/main_6         macrocell18   2621   4561  1075263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:sRX:RxBitCounter\/count_5
Path End       : \Upstream_485:BUART:rx_load_fifo\/main_6
Capture Clock  : \Upstream_485:BUART:rx_load_fifo\/clock_0
Path slack     : 1075272p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075263  RISE       1
\Upstream_485:BUART:rx_load_fifo\/main_6       macrocell17   2611   4551  1075272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_load_fifo\/clock_0                  macrocell17         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:sRX:RxBitCounter\/count_5
Path End       : \Upstream_485:BUART:rx_state_2\/main_7
Capture Clock  : \Upstream_485:BUART:rx_state_2\/clock_0
Path slack     : 1075272p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075263  RISE       1
\Upstream_485:BUART:rx_state_2\/main_7         macrocell19   2611   4551  1075272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_2\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:pollcount_0\/q
Path End       : \Upstream_485:BUART:pollcount_1\/main_4
Capture Clock  : \Upstream_485:BUART:pollcount_1\/clock_0
Path slack     : 1075276p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4547
-------------------------------------   ---- 
End-of-path arrival time (ps)           4547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:pollcount_0\/clock_0                   macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:pollcount_0\/q       macrocell23   1250   1250  1069883  RISE       1
\Upstream_485:BUART:pollcount_1\/main_4  macrocell22   3297   4547  1075276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:pollcount_1\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:rx_state_0\/q
Path End       : \Upstream_485:BUART:rx_state_0\/main_2
Capture Clock  : \Upstream_485:BUART:rx_state_0\/clock_0
Path slack     : 1075284p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4540
-------------------------------------   ---- 
End-of-path arrival time (ps)           4540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:rx_state_0\/q       macrocell16   1250   1250  1067768  RISE       1
\Upstream_485:BUART:rx_state_0\/main_2  macrocell16   3290   4540  1075284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:rx_state_0\/q
Path End       : \Upstream_485:BUART:rx_state_3\/main_1
Capture Clock  : \Upstream_485:BUART:rx_state_3\/clock_0
Path slack     : 1075284p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4540
-------------------------------------   ---- 
End-of-path arrival time (ps)           4540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:rx_state_0\/q       macrocell16   1250   1250  1067768  RISE       1
\Upstream_485:BUART:rx_state_3\/main_1  macrocell18   3290   4540  1075284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:rx_state_0\/q
Path End       : \Upstream_485:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Upstream_485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075284p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4540
-------------------------------------   ---- 
End-of-path arrival time (ps)           4540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:rx_state_0\/q               macrocell16   1250   1250  1067768  RISE       1
\Upstream_485:BUART:rx_state_stop1_reg\/main_1  macrocell21   3290   4540  1075284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_stop1_reg\/clock_0            macrocell21         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:rx_state_0\/q
Path End       : \Upstream_485:BUART:rx_load_fifo\/main_1
Capture Clock  : \Upstream_485:BUART:rx_load_fifo\/clock_0
Path slack     : 1075322p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:rx_state_0\/q         macrocell16   1250   1250  1067768  RISE       1
\Upstream_485:BUART:rx_load_fifo\/main_1  macrocell17   3252   4502  1075322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_load_fifo\/clock_0                  macrocell17         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:rx_state_0\/q
Path End       : \Upstream_485:BUART:rx_state_2\/main_2
Capture Clock  : \Upstream_485:BUART:rx_state_2\/clock_0
Path slack     : 1075322p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:rx_state_0\/q       macrocell16   1250   1250  1067768  RISE       1
\Upstream_485:BUART:rx_state_2\/main_2  macrocell19   3252   4502  1075322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_2\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Upstream_485:BUART:tx_state_2\/main_2
Capture Clock  : \Upstream_485:BUART:tx_state_2\/clock_0
Path slack     : 1075441p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Upstream_485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067174  RISE       1
\Upstream_485:BUART:tx_state_2\/main_2               macrocell13     4193   4383  1075441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_2\/clock_0                    macrocell13         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Upstream_485:BUART:tx_bitclk\/main_2
Capture Clock  : \Upstream_485:BUART:tx_bitclk\/clock_0
Path slack     : 1075441p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Upstream_485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067174  RISE       1
\Upstream_485:BUART:tx_bitclk\/main_2                macrocell14     4193   4383  1075441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_bitclk\/clock_0                     macrocell14         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:sRX:RxBitCounter\/count_0
Path End       : \Upstream_485:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Upstream_485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075547p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075547  RISE       1
\Upstream_485:BUART:rx_bitclk_enable\/main_2   macrocell20   2336   4276  1075547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_bitclk_enable\/clock_0              macrocell20         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:sRX:RxBitCounter\/count_1
Path End       : \Upstream_485:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Upstream_485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075555p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4269
-------------------------------------   ---- 
End-of-path arrival time (ps)           4269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074674  RISE       1
\Upstream_485:BUART:rx_bitclk_enable\/main_1   macrocell20   2329   4269  1075555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_bitclk_enable\/clock_0              macrocell20         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:sRX:RxBitCounter\/count_1
Path End       : \Upstream_485:BUART:pollcount_1\/main_2
Capture Clock  : \Upstream_485:BUART:pollcount_1\/clock_0
Path slack     : 1075555p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4269
-------------------------------------   ---- 
End-of-path arrival time (ps)           4269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074674  RISE       1
\Upstream_485:BUART:pollcount_1\/main_2        macrocell22   2329   4269  1075555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:pollcount_1\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:tx_state_2\/q
Path End       : \Upstream_485:BUART:tx_state_2\/main_3
Capture Clock  : \Upstream_485:BUART:tx_state_2\/clock_0
Path slack     : 1075569p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_2\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:tx_state_2\/q       macrocell13   1250   1250  1067303  RISE       1
\Upstream_485:BUART:tx_state_2\/main_3  macrocell13   3004   4254  1075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_2\/clock_0                    macrocell13         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:tx_state_2\/q
Path End       : \Upstream_485:BUART:tx_bitclk\/main_3
Capture Clock  : \Upstream_485:BUART:tx_bitclk\/clock_0
Path slack     : 1075569p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_2\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:tx_state_2\/q      macrocell13   1250   1250  1067303  RISE       1
\Upstream_485:BUART:tx_bitclk\/main_3  macrocell14   3004   4254  1075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_bitclk\/clock_0                     macrocell14         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:tx_state_2\/q
Path End       : \Upstream_485:BUART:txn\/main_4
Capture Clock  : \Upstream_485:BUART:txn\/clock_0
Path slack     : 1075572p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_2\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:tx_state_2\/q  macrocell13   1250   1250  1067303  RISE       1
\Upstream_485:BUART:txn\/main_4    macrocell10   3002   4252  1075572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:txn\/clock_0                           macrocell10         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:tx_state_2\/q
Path End       : \Upstream_485:BUART:tx_state_1\/main_3
Capture Clock  : \Upstream_485:BUART:tx_state_1\/clock_0
Path slack     : 1075572p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_2\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:tx_state_2\/q       macrocell13   1250   1250  1067303  RISE       1
\Upstream_485:BUART:tx_state_1\/main_3  macrocell11   3002   4252  1075572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_1\/clock_0                    macrocell11         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:tx_bitclk\/q
Path End       : \Upstream_485:BUART:tx_state_2\/main_5
Capture Clock  : \Upstream_485:BUART:tx_state_2\/clock_0
Path slack     : 1075573p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_bitclk\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:tx_bitclk\/q        macrocell14   1250   1250  1075573  RISE       1
\Upstream_485:BUART:tx_state_2\/main_5  macrocell13   3001   4251  1075573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_2\/clock_0                    macrocell13         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:tx_bitclk\/q
Path End       : \Upstream_485:BUART:txn\/main_6
Capture Clock  : \Upstream_485:BUART:txn\/clock_0
Path slack     : 1075574p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_bitclk\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:tx_bitclk\/q  macrocell14   1250   1250  1075573  RISE       1
\Upstream_485:BUART:txn\/main_6   macrocell10   3000   4250  1075574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:txn\/clock_0                           macrocell10         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:tx_bitclk\/q
Path End       : \Upstream_485:BUART:tx_state_1\/main_5
Capture Clock  : \Upstream_485:BUART:tx_state_1\/clock_0
Path slack     : 1075574p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_bitclk\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:tx_bitclk\/q        macrocell14   1250   1250  1075573  RISE       1
\Upstream_485:BUART:tx_state_1\/main_5  macrocell11   3000   4250  1075574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_1\/clock_0                    macrocell11         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:tx_state_2\/q
Path End       : \Upstream_485:BUART:tx_state_0\/main_4
Capture Clock  : \Upstream_485:BUART:tx_state_0\/clock_0
Path slack     : 1075699p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4124
-------------------------------------   ---- 
End-of-path arrival time (ps)           4124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_2\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:tx_state_2\/q       macrocell13   1250   1250  1067303  RISE       1
\Upstream_485:BUART:tx_state_0\/main_4  macrocell12   2874   4124  1075699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_0\/clock_0                    macrocell12         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:tx_bitclk\/q
Path End       : \Upstream_485:BUART:tx_state_0\/main_5
Capture Clock  : \Upstream_485:BUART:tx_state_0\/clock_0
Path slack     : 1075721p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           4103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_bitclk\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:tx_bitclk\/q        macrocell14   1250   1250  1075573  RISE       1
\Upstream_485:BUART:tx_state_0\/main_5  macrocell12   2853   4103  1075721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_0\/clock_0                    macrocell12         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:txn\/q
Path End       : \Upstream_485:BUART:txn\/main_0
Capture Clock  : \Upstream_485:BUART:txn\/clock_0
Path slack     : 1075876p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:txn\/clock_0                           macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:txn\/q       macrocell10   1250   1250  1075876  RISE       1
\Upstream_485:BUART:txn\/main_0  macrocell10   2697   3947  1075876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:txn\/clock_0                           macrocell10         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:rx_state_3\/q
Path End       : \Upstream_485:BUART:rx_load_fifo\/main_3
Capture Clock  : \Upstream_485:BUART:rx_load_fifo\/clock_0
Path slack     : 1075958p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:rx_state_3\/q         macrocell18   1250   1250  1068448  RISE       1
\Upstream_485:BUART:rx_load_fifo\/main_3  macrocell17   2615   3865  1075958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_load_fifo\/clock_0                  macrocell17         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:rx_state_3\/q
Path End       : \Upstream_485:BUART:rx_state_2\/main_4
Capture Clock  : \Upstream_485:BUART:rx_state_2\/clock_0
Path slack     : 1075958p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:rx_state_3\/q       macrocell18   1250   1250  1068448  RISE       1
\Upstream_485:BUART:rx_state_2\/main_4  macrocell19   2615   3865  1075958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_2\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:rx_state_3\/q
Path End       : \Upstream_485:BUART:rx_state_0\/main_4
Capture Clock  : \Upstream_485:BUART:rx_state_0\/clock_0
Path slack     : 1075964p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:rx_state_3\/q       macrocell18   1250   1250  1068448  RISE       1
\Upstream_485:BUART:rx_state_0\/main_4  macrocell16   2609   3859  1075964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:rx_state_3\/q
Path End       : \Upstream_485:BUART:rx_state_3\/main_3
Capture Clock  : \Upstream_485:BUART:rx_state_3\/clock_0
Path slack     : 1075964p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:rx_state_3\/q       macrocell18   1250   1250  1068448  RISE       1
\Upstream_485:BUART:rx_state_3\/main_3  macrocell18   2609   3859  1075964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:rx_state_3\/q
Path End       : \Upstream_485:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Upstream_485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075964p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:rx_state_3\/q               macrocell18   1250   1250  1068448  RISE       1
\Upstream_485:BUART:rx_state_stop1_reg\/main_2  macrocell21   2609   3859  1075964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_stop1_reg\/clock_0            macrocell21         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:pollcount_1\/q
Path End       : \Upstream_485:BUART:pollcount_1\/main_3
Capture Clock  : \Upstream_485:BUART:pollcount_1\/clock_0
Path slack     : 1075972p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:pollcount_1\/clock_0                   macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:pollcount_1\/q       macrocell22   1250   1250  1068928  RISE       1
\Upstream_485:BUART:pollcount_1\/main_3  macrocell22   2602   3852  1075972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:pollcount_1\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:pollcount_1\/q
Path End       : \Upstream_485:BUART:rx_state_0\/main_9
Capture Clock  : \Upstream_485:BUART:rx_state_0\/clock_0
Path slack     : 1075972p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:pollcount_1\/clock_0                   macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:pollcount_1\/q      macrocell22   1250   1250  1068928  RISE       1
\Upstream_485:BUART:rx_state_0\/main_9  macrocell16   2602   3852  1075972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:pollcount_0\/q
Path End       : \Upstream_485:BUART:pollcount_0\/main_3
Capture Clock  : \Upstream_485:BUART:pollcount_0\/clock_0
Path slack     : 1076043p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:pollcount_0\/clock_0                   macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:pollcount_0\/q       macrocell23   1250   1250  1069883  RISE       1
\Upstream_485:BUART:pollcount_0\/main_3  macrocell23   2530   3780  1076043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:pollcount_0\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:pollcount_0\/q
Path End       : \Upstream_485:BUART:rx_status_3\/main_7
Capture Clock  : \Upstream_485:BUART:rx_status_3\/clock_0
Path slack     : 1076043p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:pollcount_0\/clock_0                   macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:pollcount_0\/q       macrocell23   1250   1250  1069883  RISE       1
\Upstream_485:BUART:rx_status_3\/main_7  macrocell24   2530   3780  1076043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_status_3\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:tx_ctrl_mark_last\/q
Path End       : \Upstream_485:BUART:rx_status_3\/main_1
Capture Clock  : \Upstream_485:BUART:rx_status_3\/clock_0
Path slack     : 1076045p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_ctrl_mark_last\/clock_0             macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  1066493  RISE       1
\Upstream_485:BUART:rx_status_3\/main_1   macrocell24   2528   3778  1076045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_status_3\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:rx_load_fifo\/q
Path End       : \Upstream_485:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Upstream_485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076134p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3130
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4069
-------------------------------------   ---- 
End-of-path arrival time (ps)           4069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_load_fifo\/clock_0                  macrocell17         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Upstream_485:BUART:rx_load_fifo\/q            macrocell17     1250   1250  1073109  RISE       1
\Upstream_485:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2819   4069  1076134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:rx_last\/q
Path End       : \Upstream_485:BUART:rx_state_2\/main_9
Capture Clock  : \Upstream_485:BUART:rx_state_2\/clock_0
Path slack     : 1076266p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_last\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Upstream_485:BUART:rx_last\/q          macrocell25   1250   1250  1076266  RISE       1
\Upstream_485:BUART:rx_state_2\/main_9  macrocell19   2307   3557  1076266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_state_2\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Upstream_485:BUART:tx_state_0\/main_2
Capture Clock  : \Upstream_485:BUART:tx_state_0\/clock_0
Path slack     : 1076331p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Upstream_485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067174  RISE       1
\Upstream_485:BUART:tx_state_0\/main_2               macrocell12     3303   3493  1076331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_0\/clock_0                    macrocell12         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Upstream_485:BUART:tx_state_2\/main_4
Capture Clock  : \Upstream_485:BUART:tx_state_2\/clock_0
Path slack     : 1076932p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2891
-------------------------------------   ---- 
End-of-path arrival time (ps)           2891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Upstream_485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076932  RISE       1
\Upstream_485:BUART:tx_state_2\/main_4               macrocell13     2701   2891  1076932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_2\/clock_0                    macrocell13         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Upstream_485:BUART:txn\/main_5
Capture Clock  : \Upstream_485:BUART:txn\/clock_0
Path slack     : 1076939p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2884
-------------------------------------   ---- 
End-of-path arrival time (ps)           2884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Upstream_485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076932  RISE       1
\Upstream_485:BUART:txn\/main_5                      macrocell10     2694   2884  1076939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:txn\/clock_0                           macrocell10         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Upstream_485:BUART:tx_state_1\/main_4
Capture Clock  : \Upstream_485:BUART:tx_state_1\/clock_0
Path slack     : 1076939p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2884
-------------------------------------   ---- 
End-of-path arrival time (ps)           2884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Upstream_485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076932  RISE       1
\Upstream_485:BUART:tx_state_1\/main_4               macrocell11     2694   2884  1076939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:tx_state_1\/clock_0                    macrocell11         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upstream_485:BUART:rx_status_3\/q
Path End       : \Upstream_485:BUART:sRX:RxSts\/status_3
Capture Clock  : \Upstream_485:BUART:sRX:RxSts\/clock
Path slack     : 1078716p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (Upstream_485_IntClock:R#1 vs. Upstream_485_IntClock:R#2)   1083333
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4118
-------------------------------------   ---- 
End-of-path arrival time (ps)           4118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:rx_status_3\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Upstream_485:BUART:rx_status_3\/q       macrocell24    1250   1250  1078716  RISE       1
\Upstream_485:BUART:sRX:RxSts\/status_3  statusicell2   2868   4118  1078716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Upstream_485:BUART:sRX:RxSts\/clock                       statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

