$comment
	File created using the following command:
		vcd file booth.msim.vcd -direction
$end
$date
	Wed Dec 15 04:11:26 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module booth_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 6 " input_mr [5:0] $end
$var reg 6 # md [5:0] $end
$var reg 6 $ mr [5:0] $end
$var reg 1 % rst_PC $end
$var wire 1 & init_reg_saida $end
$var wire 1 ' result [11] $end
$var wire 1 ( result [10] $end
$var wire 1 ) result [9] $end
$var wire 1 * result [8] $end
$var wire 1 + result [7] $end
$var wire 1 , result [6] $end
$var wire 1 - result [5] $end
$var wire 1 . result [4] $end
$var wire 1 / result [3] $end
$var wire 1 0 result [2] $end
$var wire 1 1 result [1] $end
$var wire 1 2 result [0] $end
$var wire 1 3 saidaReg1 [11] $end
$var wire 1 4 saidaReg1 [10] $end
$var wire 1 5 saidaReg1 [9] $end
$var wire 1 6 saidaReg1 [8] $end
$var wire 1 7 saidaReg1 [7] $end
$var wire 1 8 saidaReg1 [6] $end
$var wire 1 9 saidaReg1 [5] $end
$var wire 1 : saidaReg1 [4] $end
$var wire 1 ; saidaReg1 [3] $end
$var wire 1 < saidaReg1 [2] $end
$var wire 1 = saidaReg1 [1] $end
$var wire 1 > saidaReg1 [0] $end
$var wire 1 ? saidaReg2 [11] $end
$var wire 1 @ saidaReg2 [10] $end
$var wire 1 A saidaReg2 [9] $end
$var wire 1 B saidaReg2 [8] $end
$var wire 1 C saidaReg2 [7] $end
$var wire 1 D saidaReg2 [6] $end
$var wire 1 E saidaReg2 [5] $end
$var wire 1 F saidaReg2 [4] $end
$var wire 1 G saidaReg2 [3] $end
$var wire 1 H saidaReg2 [2] $end
$var wire 1 I saidaReg2 [1] $end
$var wire 1 J saidaReg2 [0] $end
$var wire 1 K saidaReg3 [11] $end
$var wire 1 L saidaReg3 [10] $end
$var wire 1 M saidaReg3 [9] $end
$var wire 1 N saidaReg3 [8] $end
$var wire 1 O saidaReg3 [7] $end
$var wire 1 P saidaReg3 [6] $end
$var wire 1 Q saidaReg3 [5] $end
$var wire 1 R saidaReg3 [4] $end
$var wire 1 S saidaReg3 [3] $end
$var wire 1 T saidaReg3 [2] $end
$var wire 1 U saidaReg3 [1] $end
$var wire 1 V saidaReg3 [0] $end
$var wire 1 W selec_mux_saida [1] $end
$var wire 1 X selec_mux_saida [0] $end
$var wire 1 Y selec_mux_saida1 [11] $end
$var wire 1 Z selec_mux_saida1 [10] $end
$var wire 1 [ selec_mux_saida1 [9] $end
$var wire 1 \ selec_mux_saida1 [8] $end
$var wire 1 ] selec_mux_saida1 [7] $end
$var wire 1 ^ selec_mux_saida1 [6] $end
$var wire 1 _ selec_mux_saida1 [5] $end
$var wire 1 ` selec_mux_saida1 [4] $end
$var wire 1 a selec_mux_saida1 [3] $end
$var wire 1 b selec_mux_saida1 [2] $end
$var wire 1 c selec_mux_saida1 [1] $end
$var wire 1 d selec_mux_saida1 [0] $end
$var wire 1 e write_reg2_saida $end
$var wire 1 f write_reg3_saida $end
$var wire 1 g write_reg_saida $end
$var wire 1 h sampler $end
$scope module i1 $end
$var wire 1 i gnd $end
$var wire 1 j vcc $end
$var wire 1 k unknown $end
$var tri1 1 l devclrn $end
$var tri1 1 m devpor $end
$var tri1 1 n devoe $end
$var wire 1 o mr[4]~input_o $end
$var wire 1 p mr[5]~input_o $end
$var wire 1 q input_mr[0]~input_o $end
$var wire 1 r input_mr[1]~input_o $end
$var wire 1 s input_mr[2]~input_o $end
$var wire 1 t input_mr[3]~input_o $end
$var wire 1 u input_mr[4]~input_o $end
$var wire 1 v input_mr[5]~input_o $end
$var wire 1 w result[0]~output_o $end
$var wire 1 x result[1]~output_o $end
$var wire 1 y result[2]~output_o $end
$var wire 1 z result[3]~output_o $end
$var wire 1 { result[4]~output_o $end
$var wire 1 | result[5]~output_o $end
$var wire 1 } result[6]~output_o $end
$var wire 1 ~ result[7]~output_o $end
$var wire 1 !! result[8]~output_o $end
$var wire 1 "! result[9]~output_o $end
$var wire 1 #! result[10]~output_o $end
$var wire 1 $! result[11]~output_o $end
$var wire 1 %! saidaReg2[0]~output_o $end
$var wire 1 &! saidaReg2[1]~output_o $end
$var wire 1 '! saidaReg2[2]~output_o $end
$var wire 1 (! saidaReg2[3]~output_o $end
$var wire 1 )! saidaReg2[4]~output_o $end
$var wire 1 *! saidaReg2[5]~output_o $end
$var wire 1 +! saidaReg2[6]~output_o $end
$var wire 1 ,! saidaReg2[7]~output_o $end
$var wire 1 -! saidaReg2[8]~output_o $end
$var wire 1 .! saidaReg2[9]~output_o $end
$var wire 1 /! saidaReg2[10]~output_o $end
$var wire 1 0! saidaReg2[11]~output_o $end
$var wire 1 1! saidaReg3[0]~output_o $end
$var wire 1 2! saidaReg3[1]~output_o $end
$var wire 1 3! saidaReg3[2]~output_o $end
$var wire 1 4! saidaReg3[3]~output_o $end
$var wire 1 5! saidaReg3[4]~output_o $end
$var wire 1 6! saidaReg3[5]~output_o $end
$var wire 1 7! saidaReg3[6]~output_o $end
$var wire 1 8! saidaReg3[7]~output_o $end
$var wire 1 9! saidaReg3[8]~output_o $end
$var wire 1 :! saidaReg3[9]~output_o $end
$var wire 1 ;! saidaReg3[10]~output_o $end
$var wire 1 <! saidaReg3[11]~output_o $end
$var wire 1 =! selec_mux_saida1[0]~output_o $end
$var wire 1 >! selec_mux_saida1[1]~output_o $end
$var wire 1 ?! selec_mux_saida1[2]~output_o $end
$var wire 1 @! selec_mux_saida1[3]~output_o $end
$var wire 1 A! selec_mux_saida1[4]~output_o $end
$var wire 1 B! selec_mux_saida1[5]~output_o $end
$var wire 1 C! selec_mux_saida1[6]~output_o $end
$var wire 1 D! selec_mux_saida1[7]~output_o $end
$var wire 1 E! selec_mux_saida1[8]~output_o $end
$var wire 1 F! selec_mux_saida1[9]~output_o $end
$var wire 1 G! selec_mux_saida1[10]~output_o $end
$var wire 1 H! selec_mux_saida1[11]~output_o $end
$var wire 1 I! saidaReg1[0]~output_o $end
$var wire 1 J! saidaReg1[1]~output_o $end
$var wire 1 K! saidaReg1[2]~output_o $end
$var wire 1 L! saidaReg1[3]~output_o $end
$var wire 1 M! saidaReg1[4]~output_o $end
$var wire 1 N! saidaReg1[5]~output_o $end
$var wire 1 O! saidaReg1[6]~output_o $end
$var wire 1 P! saidaReg1[7]~output_o $end
$var wire 1 Q! saidaReg1[8]~output_o $end
$var wire 1 R! saidaReg1[9]~output_o $end
$var wire 1 S! saidaReg1[10]~output_o $end
$var wire 1 T! saidaReg1[11]~output_o $end
$var wire 1 U! selec_mux_saida[0]~output_o $end
$var wire 1 V! selec_mux_saida[1]~output_o $end
$var wire 1 W! write_reg_saida~output_o $end
$var wire 1 X! write_reg2_saida~output_o $end
$var wire 1 Y! write_reg3_saida~output_o $end
$var wire 1 Z! init_reg_saida~output_o $end
$var wire 1 [! rst_PC~input_o $end
$var wire 1 \! state_machine|state~6_combout $end
$var wire 1 ]! state_machine|state.s2~q $end
$var wire 1 ^! mr[1]~input_o $end
$var wire 1 _! mr[2]~input_o $end
$var wire 1 `! mr[0]~input_o $end
$var wire 1 a! md[0]~input_o $end
$var wire 1 b! dec|result_dec[0]~0_combout $end
$var wire 1 c! mr[3]~input_o $end
$var wire 1 d! md[1]~input_o $end
$var wire 1 e! dec|result_dec[1]~22_combout $end
$var wire 1 f! md[2]~input_o $end
$var wire 1 g! dec|result_dec[1]~1_combout $end
$var wire 1 h! dec|result_dec[1]~2_combout $end
$var wire 1 i! dec|Add0~1_combout $end
$var wire 1 j! dec|Add0~2_combout $end
$var wire 1 k! dec|result_dec[2]~18_combout $end
$var wire 1 l! dec|result_dec[2]~3_combout $end
$var wire 1 m! md[3]~input_o $end
$var wire 1 n! dec|Add0~3_combout $end
$var wire 1 o! dec|result_dec[3]~14_combout $end
$var wire 1 p! dec|result_dec[3]~4_combout $end
$var wire 1 q! md[4]~input_o $end
$var wire 1 r! dec|result_dec[4]~9_combout $end
$var wire 1 s! dec|result_dec[4]~10_combout $end
$var wire 1 t! dec|result_dec[4]~5_combout $end
$var wire 1 u! state_machine|mr_with_bit_n[2]~1_combout $end
$var wire 1 v! state_machine|mr_with_bit_n[0]~2_combout $end
$var wire 1 w! state_machine|mr_with_bit_n[1]~3_combout $end
$var wire 1 x! md[5]~input_o $end
$var wire 1 y! dec|Add0~4_combout $end
$var wire 1 z! dec|result_dec[5]~6_combout $end
$var wire 1 {! dec|Add0~0_combout $end
$var wire 1 |! dec|result_dec[6]~7_combout $end
$var wire 1 }! dec|result_dec[7]~8_combout $end
$var wire 1 ~! clk~input_o $end
$var wire 1 !" state_machine|state.s0~0_combout $end
$var wire 1 "" state_machine|state.s0~q $end
$var wire 1 #" dec_reg|output_reg~0_combout $end
$var wire 1 $" dec_reg|output_reg[0]~1_combout $end
$var wire 1 %" dec_reg|output_reg~2_combout $end
$var wire 1 &" dec_reg|output_reg~3_combout $end
$var wire 1 '" dec_reg|output_reg~4_combout $end
$var wire 1 (" dec_reg|output_reg~5_combout $end
$var wire 1 )" dec_reg|output_reg~6_combout $end
$var wire 1 *" dec_reg|output_reg~7_combout $end
$var wire 1 +" dec_reg|output_reg~8_combout $end
$var wire 1 ," dec_reg|output_reg~9_combout $end
$var wire 1 -" state_machine|state~7_combout $end
$var wire 1 ." state_machine|state.s1~q $end
$var wire 1 /" dec_reg2|output_reg [11] $end
$var wire 1 0" dec_reg2|output_reg [10] $end
$var wire 1 1" dec_reg2|output_reg [9] $end
$var wire 1 2" dec_reg2|output_reg [8] $end
$var wire 1 3" dec_reg2|output_reg [7] $end
$var wire 1 4" dec_reg2|output_reg [6] $end
$var wire 1 5" dec_reg2|output_reg [5] $end
$var wire 1 6" dec_reg2|output_reg [4] $end
$var wire 1 7" dec_reg2|output_reg [3] $end
$var wire 1 8" dec_reg2|output_reg [2] $end
$var wire 1 9" dec_reg2|output_reg [1] $end
$var wire 1 :" dec_reg2|output_reg [0] $end
$var wire 1 ;" dec_reg|output_reg [11] $end
$var wire 1 <" dec_reg|output_reg [10] $end
$var wire 1 =" dec_reg|output_reg [9] $end
$var wire 1 >" dec_reg|output_reg [8] $end
$var wire 1 ?" dec_reg|output_reg [7] $end
$var wire 1 @" dec_reg|output_reg [6] $end
$var wire 1 A" dec_reg|output_reg [5] $end
$var wire 1 B" dec_reg|output_reg [4] $end
$var wire 1 C" dec_reg|output_reg [3] $end
$var wire 1 D" dec_reg|output_reg [2] $end
$var wire 1 E" dec_reg|output_reg [1] $end
$var wire 1 F" dec_reg|output_reg [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
bx "
b10101 #
b11110 $
1%
1&
02
11
10
0/
1.
0-
1,
1+
1*
1)
1(
1'
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0X
0W
0d
1c
1b
0a
1`
0_
1^
1]
1\
1[
1Z
1Y
0e
0f
0g
xh
0i
1j
xk
1l
1m
1n
1o
0p
xq
xr
xs
xt
xu
xv
0w
1x
1y
0z
1{
0|
1}
1~
1!!
1"!
1#!
1$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
1>!
1?!
0@!
1A!
0B!
1C!
1D!
1E!
1F!
1G!
1H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
1Z!
1[!
0\!
0]!
1^!
1_!
0`!
1a!
0b!
1c!
0d!
1e!
1f!
1g!
1h!
1i!
0j!
0k!
1l!
0m!
1n!
0o!
0p!
1q!
0r!
0s!
1t!
1u!
0v!
0w!
0x!
0y!
0z!
1{!
1|!
1}!
0~!
0!"
0""
1#"
1$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
1,"
0-"
0."
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
z?"
z>"
z="
0<"
0;"
$end
#50000
1!
1~!
0h
1;"
1F"
1T!
1I!
13
1>
#70000
0%
0[!
1h
1!"
1-"
#100000
0!
0~!
0h
#150000
1!
1~!
1h
1""
1."
1\!
0#"
1%"
1&"
1("
1*"
1+"
0-"
0Z!
1W!
0&
1g
#200000
0!
0~!
0h
#250000
1!
1~!
1h
0."
1<"
1@"
1B"
1D"
1E"
0F"
1]!
0$"
0h!
1v!
1w!
0W!
1S!
1R!
1Q!
1P!
1O!
1M!
1K!
1J!
0I!
1X!
1U!
0g
14
15
16
17
18
1:
1<
1=
0>
1e
1X
0e!
0&"
0("
0*"
0+"
0,"
0%"
0>!
0x
0c
01
0l!
0t!
0|!
0}!
0?!
0y
0A!
0{
0C!
0}
0H!
0G!
0F!
0E!
0D!
0$!
0#!
0"!
0!!
0~
0b
00
0`
0.
0^
0,
0Y
0Z
0[
0\
0]
0'
0(
0)
0*
0+
#300000
0!
0~!
0h
#350000
1!
1~!
1h
#400000
0!
0~!
0h
#450000
1!
1~!
1h
#500000
0!
0~!
0h
#550000
1!
1~!
1h
#600000
0!
0~!
0h
#650000
1!
1~!
1h
#700000
0!
0~!
0h
#750000
1!
1~!
1h
#800000
0!
0~!
0h
#850000
1!
1~!
1h
#900000
0!
0~!
0h
#950000
1!
1~!
1h
#1000000
