<stg><name>compute_Pipeline_VITIS_LOOP_137_2</name>


<trans_list>

<trans id="72" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %tmp_1_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_1_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:0 %i_7 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:1 %icmp_ln137 = icmp_eq  i7 %i_7, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln137"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:3 %add_ln137 = add i7 %i_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln137"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln137 = br i1 %icmp_ln137, void %fpga_resource_limit_hint.for.inc.3_begin, void %fpga_resource_limit_hint.VITIS_LOOP_137_2.2_end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:2 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:3 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:4 %lshr_ln5 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_7, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:5 %zext_ln143 = zext i5 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:6 %reg_file_6_0_addr = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln143

]]></Node>
<StgValue><ssdm name="reg_file_6_0_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:7 %reg_file_6_1_addr = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln143

]]></Node>
<StgValue><ssdm name="reg_file_6_1_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:8 %trunc_ln143 = trunc i7 %i_7

]]></Node>
<StgValue><ssdm name="trunc_ln143"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:9 %reg_file_6_0_load = load i11 %reg_file_6_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_6_0_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:10 %reg_file_6_1_load = load i11 %reg_file_6_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_6_1_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:13 %reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln143

]]></Node>
<StgValue><ssdm name="reg_file_4_0_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:14 %reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln143

]]></Node>
<StgValue><ssdm name="reg_file_4_1_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:19 %br_ln143 = br i1 %trunc_ln143, void %arrayidx1354.case.0, void %arrayidx1354.case.1

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.4_end:0 %specresourcelimit_ln144 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_4, void @empty_0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln144"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc.4_end:1 %rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend6"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.4_end:2 %specresourcelimit_ln144 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_2, void @empty_0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln144"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc.4_end:3 %rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend4"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.4_end:4 %store_ln137 = store i7 %add_ln137, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.4_end:5 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="39" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:9 %reg_file_6_0_load = load i11 %reg_file_6_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_6_0_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:10 %reg_file_6_1_load = load i11 %reg_file_6_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_6_1_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:11 %tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_6_0_load, i16 %reg_file_6_1_load, i1 %trunc_ln143

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:12 %mul = hmul i16 %tmp_1_read, i16 %tmp_s

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:15 %reg_file_4_0_load = load i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_0_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:16 %reg_file_4_1_load = load i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_1_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="45" st_id="3" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:12 %mul = hmul i16 %tmp_1_read, i16 %tmp_s

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:15 %reg_file_4_0_load = load i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_0_load"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:16 %reg_file_4_1_load = load i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_1_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:17 %tmp_35 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_4_0_load, i16 %reg_file_4_1_load, i1 %trunc_ln143

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="49" st_id="4" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:18 %add = hadd i16 %tmp_35, i16 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0">
<![CDATA[
fpga_resource_limit_hint.VITIS_LOOP_137_2.2_end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:0 %specpipeline_ln138 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln138"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:1 %specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln130"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:18 %add = hadd i16 %tmp_35, i16 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
arrayidx1354.case.0:0 %store_ln143 = store i16 %add, i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1354.case.0:1 %br_ln143 = br void %fpga_resource_limit_hint.for.inc.4_end

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
arrayidx1354.case.1:0 %store_ln143 = store i16 %add, i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1354.case.1:1 %br_ln143 = br void %fpga_resource_limit_hint.for.inc.4_end

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="73" name="reg_file_6_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_6_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="74" name="reg_file_6_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_6_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="75" name="reg_file_4_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="76" name="reg_file_4_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="77" name="tmp_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_1"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="79" from="StgValue_78" to="i" fromId="78" toId="8">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="82" from="reg_file_6_1" to="specmemcore_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="84" from="StgValue_83" to="specmemcore_ln0" fromId="83" toId="9">
</dataflow>
<dataflow id="86" from="StgValue_85" to="specmemcore_ln0" fromId="85" toId="9">
</dataflow>
<dataflow id="88" from="StgValue_87" to="specmemcore_ln0" fromId="87" toId="9">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="80" toId="10">
</dataflow>
<dataflow id="90" from="reg_file_6_0" to="specmemcore_ln0" fromId="74" toId="10">
</dataflow>
<dataflow id="91" from="StgValue_83" to="specmemcore_ln0" fromId="83" toId="10">
</dataflow>
<dataflow id="92" from="StgValue_85" to="specmemcore_ln0" fromId="85" toId="10">
</dataflow>
<dataflow id="93" from="StgValue_87" to="specmemcore_ln0" fromId="87" toId="10">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="80" toId="11">
</dataflow>
<dataflow id="95" from="reg_file_4_1" to="specmemcore_ln0" fromId="75" toId="11">
</dataflow>
<dataflow id="96" from="StgValue_83" to="specmemcore_ln0" fromId="83" toId="11">
</dataflow>
<dataflow id="97" from="StgValue_85" to="specmemcore_ln0" fromId="85" toId="11">
</dataflow>
<dataflow id="98" from="StgValue_87" to="specmemcore_ln0" fromId="87" toId="11">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="80" toId="12">
</dataflow>
<dataflow id="100" from="reg_file_4_0" to="specmemcore_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="101" from="StgValue_83" to="specmemcore_ln0" fromId="83" toId="12">
</dataflow>
<dataflow id="102" from="StgValue_85" to="specmemcore_ln0" fromId="85" toId="12">
</dataflow>
<dataflow id="103" from="StgValue_87" to="specmemcore_ln0" fromId="87" toId="12">
</dataflow>
<dataflow id="105" from="_ssdm_op_Read.ap_auto.half" to="tmp_1_read" fromId="104" toId="13">
</dataflow>
<dataflow id="106" from="tmp_1" to="tmp_1_read" fromId="77" toId="13">
</dataflow>
<dataflow id="108" from="StgValue_107" to="store_ln0" fromId="107" toId="14">
</dataflow>
<dataflow id="109" from="i" to="store_ln0" fromId="8" toId="14">
</dataflow>
<dataflow id="110" from="i" to="i_7" fromId="8" toId="16">
</dataflow>
<dataflow id="111" from="i_7" to="icmp_ln137" fromId="16" toId="17">
</dataflow>
<dataflow id="113" from="StgValue_112" to="icmp_ln137" fromId="112" toId="17">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="114" toId="18">
</dataflow>
<dataflow id="117" from="StgValue_116" to="empty" fromId="116" toId="18">
</dataflow>
<dataflow id="118" from="StgValue_116" to="empty" fromId="116" toId="18">
</dataflow>
<dataflow id="119" from="StgValue_116" to="empty" fromId="116" toId="18">
</dataflow>
<dataflow id="120" from="i_7" to="add_ln137" fromId="16" toId="19">
</dataflow>
<dataflow id="122" from="StgValue_121" to="add_ln137" fromId="121" toId="19">
</dataflow>
<dataflow id="123" from="icmp_ln137" to="br_ln137" fromId="17" toId="20">
</dataflow>
<dataflow id="125" from="_ssdm_op_SpecRegionBegin" to="rbegin3" fromId="124" toId="21">
</dataflow>
<dataflow id="127" from="empty_6" to="rbegin3" fromId="126" toId="21">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecRegionBegin" to="rbegin5" fromId="124" toId="22">
</dataflow>
<dataflow id="130" from="empty_17" to="rbegin5" fromId="129" toId="22">
</dataflow>
<dataflow id="132" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln5" fromId="131" toId="23">
</dataflow>
<dataflow id="133" from="i_7" to="lshr_ln5" fromId="16" toId="23">
</dataflow>
<dataflow id="134" from="StgValue_78" to="lshr_ln5" fromId="78" toId="23">
</dataflow>
<dataflow id="136" from="StgValue_135" to="lshr_ln5" fromId="135" toId="23">
</dataflow>
<dataflow id="137" from="lshr_ln5" to="zext_ln143" fromId="23" toId="24">
</dataflow>
<dataflow id="138" from="reg_file_6_0" to="reg_file_6_0_addr" fromId="74" toId="25">
</dataflow>
<dataflow id="140" from="StgValue_139" to="reg_file_6_0_addr" fromId="139" toId="25">
</dataflow>
<dataflow id="141" from="zext_ln143" to="reg_file_6_0_addr" fromId="24" toId="25">
</dataflow>
<dataflow id="142" from="reg_file_6_1" to="reg_file_6_1_addr" fromId="73" toId="26">
</dataflow>
<dataflow id="143" from="StgValue_139" to="reg_file_6_1_addr" fromId="139" toId="26">
</dataflow>
<dataflow id="144" from="zext_ln143" to="reg_file_6_1_addr" fromId="24" toId="26">
</dataflow>
<dataflow id="145" from="i_7" to="trunc_ln143" fromId="16" toId="27">
</dataflow>
<dataflow id="146" from="reg_file_6_0_addr" to="reg_file_6_0_load" fromId="25" toId="28">
</dataflow>
<dataflow id="147" from="reg_file_6_1_addr" to="reg_file_6_1_load" fromId="26" toId="29">
</dataflow>
<dataflow id="148" from="reg_file_4_0" to="reg_file_4_0_addr" fromId="76" toId="30">
</dataflow>
<dataflow id="149" from="StgValue_139" to="reg_file_4_0_addr" fromId="139" toId="30">
</dataflow>
<dataflow id="150" from="zext_ln143" to="reg_file_4_0_addr" fromId="24" toId="30">
</dataflow>
<dataflow id="151" from="reg_file_4_1" to="reg_file_4_1_addr" fromId="75" toId="31">
</dataflow>
<dataflow id="152" from="StgValue_139" to="reg_file_4_1_addr" fromId="139" toId="31">
</dataflow>
<dataflow id="153" from="zext_ln143" to="reg_file_4_1_addr" fromId="24" toId="31">
</dataflow>
<dataflow id="154" from="trunc_ln143" to="br_ln143" fromId="27" toId="32">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln144" fromId="155" toId="33">
</dataflow>
<dataflow id="158" from="StgValue_157" to="specresourcelimit_ln144" fromId="157" toId="33">
</dataflow>
<dataflow id="160" from="empty_4" to="specresourcelimit_ln144" fromId="159" toId="33">
</dataflow>
<dataflow id="162" from="empty_0" to="specresourcelimit_ln144" fromId="161" toId="33">
</dataflow>
<dataflow id="163" from="empty_0" to="specresourcelimit_ln144" fromId="161" toId="33">
</dataflow>
<dataflow id="164" from="empty_0" to="specresourcelimit_ln144" fromId="161" toId="33">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecRegionEnd" to="rend6" fromId="165" toId="34">
</dataflow>
<dataflow id="167" from="empty_17" to="rend6" fromId="129" toId="34">
</dataflow>
<dataflow id="168" from="rbegin5" to="rend6" fromId="22" toId="34">
</dataflow>
<dataflow id="169" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln144" fromId="155" toId="35">
</dataflow>
<dataflow id="170" from="StgValue_157" to="specresourcelimit_ln144" fromId="157" toId="35">
</dataflow>
<dataflow id="172" from="empty_2" to="specresourcelimit_ln144" fromId="171" toId="35">
</dataflow>
<dataflow id="173" from="empty_0" to="specresourcelimit_ln144" fromId="161" toId="35">
</dataflow>
<dataflow id="174" from="empty_0" to="specresourcelimit_ln144" fromId="161" toId="35">
</dataflow>
<dataflow id="175" from="empty_0" to="specresourcelimit_ln144" fromId="161" toId="35">
</dataflow>
<dataflow id="176" from="_ssdm_op_SpecRegionEnd" to="rend4" fromId="165" toId="36">
</dataflow>
<dataflow id="177" from="empty_6" to="rend4" fromId="126" toId="36">
</dataflow>
<dataflow id="178" from="rbegin3" to="rend4" fromId="21" toId="36">
</dataflow>
<dataflow id="179" from="add_ln137" to="store_ln137" fromId="19" toId="37">
</dataflow>
<dataflow id="180" from="i" to="store_ln137" fromId="8" toId="37">
</dataflow>
<dataflow id="181" from="reg_file_6_0_addr" to="reg_file_6_0_load" fromId="25" toId="39">
</dataflow>
<dataflow id="182" from="reg_file_6_1_addr" to="reg_file_6_1_load" fromId="26" toId="40">
</dataflow>
<dataflow id="184" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="tmp_s" fromId="183" toId="41">
</dataflow>
<dataflow id="185" from="reg_file_6_0_load" to="tmp_s" fromId="39" toId="41">
</dataflow>
<dataflow id="186" from="reg_file_6_1_load" to="tmp_s" fromId="40" toId="41">
</dataflow>
<dataflow id="187" from="trunc_ln143" to="tmp_s" fromId="27" toId="41">
</dataflow>
<dataflow id="188" from="tmp_1_read" to="mul" fromId="13" toId="42">
</dataflow>
<dataflow id="189" from="tmp_s" to="mul" fromId="41" toId="42">
</dataflow>
<dataflow id="190" from="reg_file_4_0_addr" to="reg_file_4_0_load" fromId="30" toId="43">
</dataflow>
<dataflow id="191" from="reg_file_4_1_addr" to="reg_file_4_1_load" fromId="31" toId="44">
</dataflow>
<dataflow id="192" from="tmp_1_read" to="mul" fromId="13" toId="45">
</dataflow>
<dataflow id="193" from="tmp_s" to="mul" fromId="41" toId="45">
</dataflow>
<dataflow id="194" from="reg_file_4_0_addr" to="reg_file_4_0_load" fromId="30" toId="46">
</dataflow>
<dataflow id="195" from="reg_file_4_1_addr" to="reg_file_4_1_load" fromId="31" toId="47">
</dataflow>
<dataflow id="196" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="tmp_35" fromId="183" toId="48">
</dataflow>
<dataflow id="197" from="reg_file_4_0_load" to="tmp_35" fromId="46" toId="48">
</dataflow>
<dataflow id="198" from="reg_file_4_1_load" to="tmp_35" fromId="47" toId="48">
</dataflow>
<dataflow id="199" from="trunc_ln143" to="tmp_35" fromId="27" toId="48">
</dataflow>
<dataflow id="200" from="tmp_35" to="add" fromId="48" toId="49">
</dataflow>
<dataflow id="201" from="mul" to="add" fromId="45" toId="49">
</dataflow>
<dataflow id="203" from="_ssdm_op_SpecPipeline" to="specpipeline_ln138" fromId="202" toId="50">
</dataflow>
<dataflow id="205" from="StgValue_204" to="specpipeline_ln138" fromId="204" toId="50">
</dataflow>
<dataflow id="207" from="StgValue_206" to="specpipeline_ln138" fromId="206" toId="50">
</dataflow>
<dataflow id="208" from="StgValue_206" to="specpipeline_ln138" fromId="206" toId="50">
</dataflow>
<dataflow id="209" from="StgValue_206" to="specpipeline_ln138" fromId="206" toId="50">
</dataflow>
<dataflow id="210" from="empty_0" to="specpipeline_ln138" fromId="161" toId="50">
</dataflow>
<dataflow id="212" from="_ssdm_op_SpecLoopName" to="specloopname_ln130" fromId="211" toId="51">
</dataflow>
<dataflow id="214" from="empty_20" to="specloopname_ln130" fromId="213" toId="51">
</dataflow>
<dataflow id="215" from="tmp_35" to="add" fromId="48" toId="52">
</dataflow>
<dataflow id="216" from="mul" to="add" fromId="45" toId="52">
</dataflow>
<dataflow id="217" from="add" to="store_ln143" fromId="52" toId="53">
</dataflow>
<dataflow id="218" from="reg_file_4_0_addr" to="store_ln143" fromId="30" toId="53">
</dataflow>
<dataflow id="219" from="add" to="store_ln143" fromId="52" toId="55">
</dataflow>
<dataflow id="220" from="reg_file_4_1_addr" to="store_ln143" fromId="31" toId="55">
</dataflow>
<dataflow id="221" from="icmp_ln137" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="222" from="trunc_ln143" to="StgValue_6" fromId="27" toId="6">
</dataflow>
<dataflow id="223" from="icmp_ln137" to="StgValue_5" fromId="17" toId="5">
</dataflow>
</dataflows>


</stg>
