# HDL_Projects
This is a repository for some of the projects I have done in verilog

## Single_Cycle_Processor, Multi_Cycle_Processor, Pipelined_Processor
* 32 bit central processing unit
* Harvard architechture 
* MIPS instruction set
