Analysis & Synthesis report for ProjetoHw
Fri Nov 13 20:15:50 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for Memoria:Mem|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated
 15. Source assignments for Memoria:Mem|LPM_RAM_DQ:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated
 16. Source assignments for Memoria:Mem|LPM_RAM_DQ:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated
 17. Source assignments for Memoria:Mem|LPM_RAM_DQ:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated
 18. Parameter Settings for User Entity Instance: Controle:controle
 19. Parameter Settings for User Entity Instance: Memoria:Mem|LPM_RAM_DQ:MEM
 20. Parameter Settings for User Entity Instance: Memoria:Mem|LPM_RAM_DQ:MEM_plus_One
 21. Parameter Settings for User Entity Instance: Memoria:Mem|LPM_RAM_DQ:MEM_plus_Two
 22. Parameter Settings for User Entity Instance: Memoria:Mem|LPM_RAM_DQ:MEM_plus_Three
 23. Port Connectivity Checks: "Ula32:ULA"
 24. Port Connectivity Checks: "Banco_reg:BR"
 25. Port Connectivity Checks: "MuxRegDois:MRegDois"
 26. Port Connectivity Checks: "MuxRegDes2:WRD2"
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-------------------------------+----------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Fri Nov 13 20:15:50 2015        ;
; Quartus II Version            ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                 ; ProjetoHw                                    ;
; Top-level Entity Name         ; CPU                                          ;
; Family                        ; Stratix II                                   ;
; Logic utilization             ; N/A                                          ;
;     Combinational ALUTs       ; 2,950                                        ;
;     Dedicated logic registers ; 1,788                                        ;
; Total registers               ; 1788                                         ;
; Total pins                    ; 767                                          ;
; Total virtual pins            ; 0                                            ;
; Total block memory bits       ; 8,192                                        ;
; DSP block 9-bit elements      ; 0                                            ;
; Total PLLs                    ; 0                                            ;
; Total DLLs                    ; 0                                            ;
+-------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; CPU                ; ProjetoHw          ;
; Family name                                                                ; Stratix II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                          ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------------------+
; Controle.v                       ; yes             ; User Verilog HDL File            ; C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Controle.v                        ;
; IorDMux.v                        ; yes             ; User Verilog HDL File            ; C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/IorDMux.v                         ;
; MuxMDR.v                         ; yes             ; User Verilog HDL File            ; C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxMDR.v                          ;
; MuxRegDes1.v                     ; yes             ; User Verilog HDL File            ; C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegDes1.v                      ;
; MuxLowControl.v                  ; yes             ; User Verilog HDL File            ; C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxLowControl.v                   ;
; MuxHighControl.v                 ; yes             ; User Verilog HDL File            ; C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxHighControl.v                  ;
; MuxBigMux.v                      ; yes             ; User Verilog HDL File            ; C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxBigMux.v                       ;
; MuxALUSourceB.v                  ; yes             ; User Verilog HDL File            ; C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceB.v                   ;
; MuxALUSourceA.v                  ; yes             ; User Verilog HDL File            ; C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxALUSourceA.v                   ;
; UnsignedExtend32.v               ; yes             ; User Verilog HDL File            ; C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/UnsignedExtend32.v                ;
; UnsignedExtend16.v               ; yes             ; User Verilog HDL File            ; C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/UnsignedExtend16.v                ;
; UnsignedExtend8.v                ; yes             ; User Verilog HDL File            ; C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/UnsignedExtend8.v                 ;
; StoreControl.v                   ; yes             ; User Verilog HDL File            ; C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/StoreControl.v                    ;
; SignedExtend.v                   ; yes             ; User Verilog HDL File            ; C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/SignedExtend.v                    ;
; ShiftLeft16.v                    ; yes             ; User Verilog HDL File            ; C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/ShiftLeft16.v                     ;
; ShiftLeft2Conc.v                 ; yes             ; User Verilog HDL File            ; C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/ShiftLeft2Conc.v                  ;
; ShiftLeft2.v                     ; yes             ; User Verilog HDL File            ; C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/ShiftLeft2.v                      ;
; MuxStore.v                       ; yes             ; User Verilog HDL File            ; C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxStore.v                        ;
; MuxRegUm.v                       ; yes             ; User Verilog HDL File            ; C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegUm.v                        ;
; MuxRegDes2.v                     ; yes             ; User Verilog HDL File            ; C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegDes2.v                      ;
; MuxRegDois.v                     ; yes             ; User Verilog HDL File            ; C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/MuxRegDois.v                      ;
; Divisao.v                        ; yes             ; User Verilog HDL File            ; C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Divisao.v                         ;
; CPU.v                            ; yes             ; User Verilog HDL File            ; C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/CPU.v                             ;
; Multiplicador.v                  ; yes             ; User Verilog HDL File            ; C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Multiplicador.v                   ;
; Banco_reg.vhd                    ; yes             ; User VHDL File                   ; C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Banco_reg.vhd                     ;
; Instr_Reg.vhd                    ; yes             ; User VHDL File                   ; C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Instr_Reg.vhd                     ;
; Memoria.vhd                      ; yes             ; User VHDL File                   ; C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Memoria.vhd                       ;
; RegDesloc.vhd                    ; yes             ; User VHDL File                   ; C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/RegDesloc.vhd                     ;
; Registrador.vhd                  ; yes             ; User VHDL File                   ; C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/Registrador.vhd                   ;
; ula32.vhd                        ; yes             ; User VHDL File                   ; C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/ula32.vhd                         ;
; instrucoes.mif                   ; yes             ; User Memory Initialization File  ; C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/instrucoes.mif                    ;
; lpm_ram_dq.tdf                   ; yes             ; Megafunction                     ; c:/users/victor m/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/lpm_ram_dq.tdf ;
; altram.tdf                       ; yes             ; Megafunction                     ; c:/users/victor m/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altram.tdf     ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/users/victor m/downloads/alteraquartus91sp2portable/quartus/libraries/megafunctions/altsyncram.tdf ;
; db/altsyncram_g2a1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/db/altsyncram_g2a1.tdf            ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+-----------------------------------------------+-------+
; Resource                                      ; Usage ;
+-----------------------------------------------+-------+
; Estimated ALUTs Used                          ; 2950  ;
; Dedicated logic registers                     ; 1788  ;
;                                               ;       ;
; Estimated ALUTs Unavailable                   ; 354   ;
;                                               ;       ;
; Total combinational functions                 ; 2950  ;
; Combinational ALUT usage by number of inputs  ;       ;
;     -- 7 input functions                      ; 24    ;
;     -- 6 input functions                      ; 1101  ;
;     -- 5 input functions                      ; 462   ;
;     -- 4 input functions                      ; 312   ;
;     -- <=3 input functions                    ; 1051  ;
;                                               ;       ;
; Combinational ALUTs by mode                   ;       ;
;     -- normal mode                            ; 2546  ;
;     -- extended LUT mode                      ; 24    ;
;     -- arithmetic mode                        ; 380   ;
;     -- shared arithmetic mode                 ; 0     ;
;                                               ;       ;
; Estimated ALUT/register pairs used            ; 4204  ;
;                                               ;       ;
; Total registers                               ; 1788  ;
;     -- Dedicated logic registers              ; 1788  ;
;     -- I/O registers                          ; 0     ;
;                                               ;       ;
; Estimated ALMs:  partially or completely used ; 2,102 ;
;                                               ;       ;
; I/O pins                                      ; 767   ;
; Total block memory bits                       ; 8192  ;
; Maximum fan-out node                          ; Clock ;
; Maximum fan-out                               ; 1820  ;
; Total fan-out                                 ; 21476 ;
; Average fan-out                               ; 3.88  ;
+-----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                       ;
+-------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                        ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
; |CPU                                            ; 2950 (1)          ; 1788 (0)     ; 8192              ; 0            ; 0       ; 0         ; 0         ; 767  ; 0            ; |CPU                                                                                                       ; work         ;
;    |Banco_reg:BR|                               ; 736 (736)         ; 1024 (1024)  ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Banco_reg:BR                                                                                          ; work         ;
;    |Controle:controle|                          ; 202 (202)         ; 52 (52)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Controle:controle                                                                                     ;              ;
;    |Divisao:div|                                ; 528 (528)         ; 169 (169)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Divisao:div                                                                                           ; work         ;
;    |Instr_Reg:IR|                               ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Instr_Reg:IR                                                                                          ;              ;
;    |IorDMux:MIorD|                              ; 67 (67)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|IorDMux:MIorD                                                                                         ; work         ;
;    |Memoria:Mem|                                ; 23 (23)           ; 0 (0)        ; 8192              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Mem                                                                                           ; work         ;
;       |lpm_ram_dq:MEM_plus_One|                 ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One                                                                   ;              ;
;          |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram                                                       ; work         ;
;             |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block                                  ;              ;
;                |altsyncram_g2a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated   ; work         ;
;       |lpm_ram_dq:MEM_plus_Three|               ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three                                                                 ;              ;
;          |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram                                                     ; work         ;
;             |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block                                ;              ;
;                |altsyncram_g2a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated ; work         ;
;       |lpm_ram_dq:MEM_plus_Two|                 ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two                                                                   ;              ;
;          |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram                                                       ; work         ;
;             |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block                                  ;              ;
;                |altsyncram_g2a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated   ; work         ;
;       |lpm_ram_dq:MEM|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Mem|lpm_ram_dq:MEM                                                                            ;              ;
;          |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram                                                                ; work         ;
;             |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block                                           ;              ;
;                |altsyncram_g2a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated            ; work         ;
;    |Multiplicador:mult|                         ; 386 (386)         ; 223 (223)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Multiplicador:mult                                                                                    ;              ;
;    |MuxALUSourceA:MAluSrcA|                     ; 65 (65)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|MuxALUSourceA:MAluSrcA                                                                                ;              ;
;    |MuxALUSourceB:MAluSrcB|                     ; 32 (32)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|MuxALUSourceB:MAluSrcB                                                                                ; work         ;
;    |MuxBigMux:MBigMux|                          ; 101 (101)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|MuxBigMux:MBigMux                                                                                     ;              ;
;    |MuxHighControl:MHighCtrl|                   ; 32 (32)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|MuxHighControl:MHighCtrl                                                                              ; work         ;
;    |MuxLowControl:MLowCtrl|                     ; 32 (32)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|MuxLowControl:MLowCtrl                                                                                ; work         ;
;    |MuxMDR:MMDR|                                ; 57 (57)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|MuxMDR:MMDR                                                                                           ; work         ;
;    |MuxRegDes1:MRegDes1|                        ; 32 (32)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|MuxRegDes1:MRegDes1                                                                                   ; work         ;
;    |MuxRegDes2:WRD2|                            ; 5 (5)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|MuxRegDes2:WRD2                                                                                       ; work         ;
;    |MuxRegDois:MRegDois|                        ; 5 (5)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|MuxRegDois:MRegDois                                                                                   ;              ;
;    |MuxRegUm:MRegUm|                            ; 123 (123)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|MuxRegUm:MRegUm                                                                                       ;              ;
;    |MuxStore:MStore|                            ; 24 (24)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|MuxStore:MStore                                                                                       ; work         ;
;    |RegDesloc:RD|                               ; 337 (337)         ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|RegDesloc:RD                                                                                          ;              ;
;    |Registrador:RAluOut|                        ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Registrador:RAluOut                                                                                   ;              ;
;    |Registrador:RA|                             ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Registrador:RA                                                                                        ;              ;
;    |Registrador:RB|                             ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Registrador:RB                                                                                        ; work         ;
;    |Registrador:REPC|                           ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Registrador:REPC                                                                                      ; work         ;
;    |Registrador:RHigh|                          ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Registrador:RHigh                                                                                     ; work         ;
;    |Registrador:RLow|                           ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Registrador:RLow                                                                                      ; work         ;
;    |Registrador:RMDR|                           ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Registrador:RMDR                                                                                      ; work         ;
;    |Registrador:RPC|                            ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Registrador:RPC                                                                                       ;              ;
;    |Ula32:ULA|                                  ; 162 (162)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Ula32:ULA                                                                                             ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------+
; Name                                                                                                             ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF            ;
+------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------+
; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; instrucoes.mif ;
; Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; instrucoes.mif ;
; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; instrucoes.mif ;
; Memoria:Mem|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ALTSYNCRAM            ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; instrucoes.mif ;
+------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------+


+--------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                          ;
+------------------------------------------------------+------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal          ; Free of Timing Hazards ;
+------------------------------------------------------+------------------------------+------------------------+
; MuxALUSourceA:MAluSrcA|mux_out[0]                    ; MuxALUSourceA:MAluSrcA|Mux32 ; yes                    ;
; MuxALUSourceA:MAluSrcA|mux_out[1]                    ; MuxALUSourceA:MAluSrcA|Mux32 ; yes                    ;
; MuxALUSourceA:MAluSrcA|mux_out[2]                    ; MuxALUSourceA:MAluSrcA|Mux32 ; yes                    ;
; MuxALUSourceA:MAluSrcA|mux_out[3]                    ; MuxALUSourceA:MAluSrcA|Mux32 ; yes                    ;
; MuxALUSourceA:MAluSrcA|mux_out[4]                    ; MuxALUSourceA:MAluSrcA|Mux32 ; yes                    ;
; MuxALUSourceA:MAluSrcA|mux_out[5]                    ; MuxALUSourceA:MAluSrcA|Mux32 ; yes                    ;
; MuxALUSourceA:MAluSrcA|mux_out[6]                    ; MuxALUSourceA:MAluSrcA|Mux32 ; yes                    ;
; MuxALUSourceA:MAluSrcA|mux_out[7]                    ; MuxALUSourceA:MAluSrcA|Mux32 ; yes                    ;
; MuxALUSourceA:MAluSrcA|mux_out[8]                    ; MuxALUSourceA:MAluSrcA|Mux32 ; yes                    ;
; MuxALUSourceA:MAluSrcA|mux_out[9]                    ; MuxALUSourceA:MAluSrcA|Mux32 ; yes                    ;
; MuxALUSourceA:MAluSrcA|mux_out[10]                   ; MuxALUSourceA:MAluSrcA|Mux32 ; yes                    ;
; MuxALUSourceA:MAluSrcA|mux_out[11]                   ; MuxALUSourceA:MAluSrcA|Mux32 ; yes                    ;
; MuxALUSourceA:MAluSrcA|mux_out[12]                   ; MuxALUSourceA:MAluSrcA|Mux32 ; yes                    ;
; MuxALUSourceA:MAluSrcA|mux_out[13]                   ; MuxALUSourceA:MAluSrcA|Mux32 ; yes                    ;
; MuxALUSourceA:MAluSrcA|mux_out[14]                   ; MuxALUSourceA:MAluSrcA|Mux32 ; yes                    ;
; MuxALUSourceA:MAluSrcA|mux_out[15]                   ; MuxALUSourceA:MAluSrcA|Mux32 ; yes                    ;
; MuxALUSourceA:MAluSrcA|mux_out[16]                   ; MuxALUSourceA:MAluSrcA|Mux32 ; yes                    ;
; MuxALUSourceA:MAluSrcA|mux_out[17]                   ; MuxALUSourceA:MAluSrcA|Mux32 ; yes                    ;
; MuxALUSourceA:MAluSrcA|mux_out[18]                   ; MuxALUSourceA:MAluSrcA|Mux32 ; yes                    ;
; MuxALUSourceA:MAluSrcA|mux_out[19]                   ; MuxALUSourceA:MAluSrcA|Mux32 ; yes                    ;
; MuxALUSourceA:MAluSrcA|mux_out[20]                   ; MuxALUSourceA:MAluSrcA|Mux32 ; yes                    ;
; MuxALUSourceA:MAluSrcA|mux_out[21]                   ; MuxALUSourceA:MAluSrcA|Mux32 ; yes                    ;
; MuxALUSourceA:MAluSrcA|mux_out[22]                   ; MuxALUSourceA:MAluSrcA|Mux32 ; yes                    ;
; MuxALUSourceA:MAluSrcA|mux_out[23]                   ; MuxALUSourceA:MAluSrcA|Mux32 ; yes                    ;
; MuxALUSourceA:MAluSrcA|mux_out[24]                   ; MuxALUSourceA:MAluSrcA|Mux32 ; yes                    ;
; MuxALUSourceA:MAluSrcA|mux_out[25]                   ; MuxALUSourceA:MAluSrcA|Mux32 ; yes                    ;
; MuxALUSourceA:MAluSrcA|mux_out[26]                   ; MuxALUSourceA:MAluSrcA|Mux32 ; yes                    ;
; MuxALUSourceA:MAluSrcA|mux_out[27]                   ; MuxALUSourceA:MAluSrcA|Mux32 ; yes                    ;
; MuxALUSourceA:MAluSrcA|mux_out[28]                   ; MuxALUSourceA:MAluSrcA|Mux32 ; yes                    ;
; MuxALUSourceA:MAluSrcA|mux_out[29]                   ; MuxALUSourceA:MAluSrcA|Mux32 ; yes                    ;
; MuxALUSourceA:MAluSrcA|mux_out[30]                   ; MuxALUSourceA:MAluSrcA|Mux32 ; yes                    ;
; MuxALUSourceA:MAluSrcA|mux_out[31]                   ; MuxALUSourceA:MAluSrcA|Mux32 ; yes                    ;
; MuxRegUm:MRegUm|mux_out[0]                           ; MuxRegUm:MRegUm|Mux32        ; yes                    ;
; MuxRegUm:MRegUm|mux_out[1]                           ; MuxRegUm:MRegUm|Mux32        ; yes                    ;
; MuxRegUm:MRegUm|mux_out[2]                           ; MuxRegUm:MRegUm|Mux32        ; yes                    ;
; MuxRegUm:MRegUm|mux_out[3]                           ; MuxRegUm:MRegUm|Mux32        ; yes                    ;
; MuxRegUm:MRegUm|mux_out[4]                           ; MuxRegUm:MRegUm|Mux32        ; yes                    ;
; MuxRegUm:MRegUm|mux_out[5]                           ; MuxRegUm:MRegUm|Mux32        ; yes                    ;
; MuxRegUm:MRegUm|mux_out[6]                           ; MuxRegUm:MRegUm|Mux32        ; yes                    ;
; MuxRegUm:MRegUm|mux_out[7]                           ; MuxRegUm:MRegUm|Mux32        ; yes                    ;
; MuxRegUm:MRegUm|mux_out[8]                           ; MuxRegUm:MRegUm|Mux32        ; yes                    ;
; MuxRegUm:MRegUm|mux_out[9]                           ; MuxRegUm:MRegUm|Mux32        ; yes                    ;
; MuxRegUm:MRegUm|mux_out[10]                          ; MuxRegUm:MRegUm|Mux32        ; yes                    ;
; MuxRegUm:MRegUm|mux_out[11]                          ; MuxRegUm:MRegUm|Mux32        ; yes                    ;
; MuxRegUm:MRegUm|mux_out[12]                          ; MuxRegUm:MRegUm|Mux32        ; yes                    ;
; MuxRegUm:MRegUm|mux_out[13]                          ; MuxRegUm:MRegUm|Mux32        ; yes                    ;
; MuxRegUm:MRegUm|mux_out[14]                          ; MuxRegUm:MRegUm|Mux32        ; yes                    ;
; MuxRegUm:MRegUm|mux_out[15]                          ; MuxRegUm:MRegUm|Mux32        ; yes                    ;
; MuxRegUm:MRegUm|mux_out[16]                          ; MuxRegUm:MRegUm|Mux32        ; yes                    ;
; MuxRegUm:MRegUm|mux_out[17]                          ; MuxRegUm:MRegUm|Mux32        ; yes                    ;
; MuxRegUm:MRegUm|mux_out[18]                          ; MuxRegUm:MRegUm|Mux32        ; yes                    ;
; MuxRegUm:MRegUm|mux_out[19]                          ; MuxRegUm:MRegUm|Mux32        ; yes                    ;
; MuxRegUm:MRegUm|mux_out[20]                          ; MuxRegUm:MRegUm|Mux32        ; yes                    ;
; MuxRegUm:MRegUm|mux_out[21]                          ; MuxRegUm:MRegUm|Mux32        ; yes                    ;
; MuxRegUm:MRegUm|mux_out[22]                          ; MuxRegUm:MRegUm|Mux32        ; yes                    ;
; MuxRegUm:MRegUm|mux_out[23]                          ; MuxRegUm:MRegUm|Mux32        ; yes                    ;
; MuxRegUm:MRegUm|mux_out[24]                          ; MuxRegUm:MRegUm|Mux32        ; yes                    ;
; MuxRegUm:MRegUm|mux_out[25]                          ; MuxRegUm:MRegUm|Mux32        ; yes                    ;
; MuxRegUm:MRegUm|mux_out[26]                          ; MuxRegUm:MRegUm|Mux32        ; yes                    ;
; MuxRegUm:MRegUm|mux_out[27]                          ; MuxRegUm:MRegUm|Mux32        ; yes                    ;
; MuxRegUm:MRegUm|mux_out[28]                          ; MuxRegUm:MRegUm|Mux32        ; yes                    ;
; MuxRegUm:MRegUm|mux_out[29]                          ; MuxRegUm:MRegUm|Mux32        ; yes                    ;
; MuxRegUm:MRegUm|mux_out[30]                          ; MuxRegUm:MRegUm|Mux32        ; yes                    ;
; MuxRegUm:MRegUm|mux_out[31]                          ; MuxRegUm:MRegUm|Mux32        ; yes                    ;
; MuxMDR:MMDR|mux_out[0]                               ; MuxMDR:MMDR|Mux32            ; yes                    ;
; MuxMDR:MMDR|mux_out[1]                               ; MuxMDR:MMDR|Mux32            ; yes                    ;
; MuxMDR:MMDR|mux_out[2]                               ; MuxMDR:MMDR|Mux32            ; yes                    ;
; MuxMDR:MMDR|mux_out[3]                               ; MuxMDR:MMDR|Mux32            ; yes                    ;
; MuxMDR:MMDR|mux_out[4]                               ; MuxMDR:MMDR|Mux32            ; yes                    ;
; MuxMDR:MMDR|mux_out[5]                               ; MuxMDR:MMDR|Mux32            ; yes                    ;
; MuxMDR:MMDR|mux_out[6]                               ; MuxMDR:MMDR|Mux32            ; yes                    ;
; MuxMDR:MMDR|mux_out[7]                               ; MuxMDR:MMDR|Mux32            ; yes                    ;
; MuxMDR:MMDR|mux_out[8]                               ; MuxMDR:MMDR|Mux32            ; yes                    ;
; MuxMDR:MMDR|mux_out[9]                               ; MuxMDR:MMDR|Mux32            ; yes                    ;
; MuxMDR:MMDR|mux_out[10]                              ; MuxMDR:MMDR|Mux32            ; yes                    ;
; MuxMDR:MMDR|mux_out[11]                              ; MuxMDR:MMDR|Mux32            ; yes                    ;
; MuxMDR:MMDR|mux_out[12]                              ; MuxMDR:MMDR|Mux32            ; yes                    ;
; MuxMDR:MMDR|mux_out[13]                              ; MuxMDR:MMDR|Mux32            ; yes                    ;
; MuxMDR:MMDR|mux_out[14]                              ; MuxMDR:MMDR|Mux32            ; yes                    ;
; MuxMDR:MMDR|mux_out[15]                              ; MuxMDR:MMDR|Mux32            ; yes                    ;
; MuxMDR:MMDR|mux_out[16]                              ; MuxMDR:MMDR|Mux32            ; yes                    ;
; MuxMDR:MMDR|mux_out[17]                              ; MuxMDR:MMDR|Mux32            ; yes                    ;
; MuxMDR:MMDR|mux_out[18]                              ; MuxMDR:MMDR|Mux32            ; yes                    ;
; MuxMDR:MMDR|mux_out[19]                              ; MuxMDR:MMDR|Mux32            ; yes                    ;
; MuxMDR:MMDR|mux_out[20]                              ; MuxMDR:MMDR|Mux32            ; yes                    ;
; MuxMDR:MMDR|mux_out[21]                              ; MuxMDR:MMDR|Mux32            ; yes                    ;
; MuxMDR:MMDR|mux_out[22]                              ; MuxMDR:MMDR|Mux32            ; yes                    ;
; MuxMDR:MMDR|mux_out[23]                              ; MuxMDR:MMDR|Mux32            ; yes                    ;
; MuxMDR:MMDR|mux_out[24]                              ; MuxMDR:MMDR|Mux32            ; yes                    ;
; MuxMDR:MMDR|mux_out[25]                              ; MuxMDR:MMDR|Mux32            ; yes                    ;
; MuxMDR:MMDR|mux_out[26]                              ; MuxMDR:MMDR|Mux32            ; yes                    ;
; MuxMDR:MMDR|mux_out[27]                              ; MuxMDR:MMDR|Mux32            ; yes                    ;
; MuxMDR:MMDR|mux_out[28]                              ; MuxMDR:MMDR|Mux32            ; yes                    ;
; MuxMDR:MMDR|mux_out[29]                              ; MuxMDR:MMDR|Mux32            ; yes                    ;
; MuxMDR:MMDR|mux_out[30]                              ; MuxMDR:MMDR|Mux32            ; yes                    ;
; MuxMDR:MMDR|mux_out[31]                              ; MuxMDR:MMDR|Mux32            ; yes                    ;
; IorDMux:MIorD|mux_out[0]                             ; IorDMux:MIorD|Mux10          ; yes                    ;
; IorDMux:MIorD|mux_out[1]                             ; IorDMux:MIorD|Mux10          ; yes                    ;
; IorDMux:MIorD|mux_out[2]                             ; IorDMux:MIorD|Mux10          ; yes                    ;
; IorDMux:MIorD|mux_out[3]                             ; IorDMux:MIorD|Mux10          ; yes                    ;
; Number of user-specified and inferred latches = 160  ;                              ;                        ;
+------------------------------------------------------+------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                ;
+---------------------------------------------------+-----------------------------------------------+
; Register name                                     ; Reason for Removal                            ;
+---------------------------------------------------+-----------------------------------------------+
; Controle:controle|AluSrcB[2]                      ; Stuck at GND due to stuck port data_in        ;
; Multiplicador:mult|Sub[4]                         ; Merged with Multiplicador:mult|Sub[17]        ;
; Multiplicador:mult|Add[13,21]                     ; Merged with Multiplicador:mult|Sub[17]        ;
; Multiplicador:mult|Sub[13]                        ; Merged with Multiplicador:mult|Sub[17]        ;
; Multiplicador:mult|Add[5]                         ; Merged with Multiplicador:mult|Sub[17]        ;
; Multiplicador:mult|Sub[22]                        ; Merged with Multiplicador:mult|Sub[17]        ;
; Multiplicador:mult|Add[17,25]                     ; Merged with Multiplicador:mult|Sub[17]        ;
; Multiplicador:mult|Sub[16]                        ; Merged with Multiplicador:mult|Sub[17]        ;
; Multiplicador:mult|Add[1]                         ; Merged with Multiplicador:mult|Sub[17]        ;
; Multiplicador:mult|Sub[18]                        ; Merged with Multiplicador:mult|Sub[17]        ;
; Multiplicador:mult|Add[9]                         ; Merged with Multiplicador:mult|Sub[17]        ;
; Multiplicador:mult|Sub[0]                         ; Merged with Multiplicador:mult|Sub[17]        ;
; Multiplicador:mult|Add[19]                        ; Merged with Multiplicador:mult|Sub[17]        ;
; Multiplicador:mult|Sub[14]                        ; Merged with Multiplicador:mult|Sub[17]        ;
; Multiplicador:mult|Add[23]                        ; Merged with Multiplicador:mult|Sub[17]        ;
; Multiplicador:mult|Sub[2,15]                      ; Merged with Multiplicador:mult|Sub[17]        ;
; Multiplicador:mult|Add[27]                        ; Merged with Multiplicador:mult|Sub[17]        ;
; Multiplicador:mult|Sub[1]                         ; Merged with Multiplicador:mult|Sub[17]        ;
; Multiplicador:mult|Add[12]                        ; Merged with Multiplicador:mult|Sub[17]        ;
; Multiplicador:mult|Sub[19,25,32]                  ; Merged with Multiplicador:mult|Sub[17]        ;
; Multiplicador:mult|Add[31]                        ; Merged with Multiplicador:mult|Sub[17]        ;
; Multiplicador:mult|Sub[27]                        ; Merged with Multiplicador:mult|Sub[17]        ;
; Multiplicador:mult|Add[30]                        ; Merged with Multiplicador:mult|Sub[17]        ;
; Multiplicador:mult|Sub[3,5]                       ; Merged with Multiplicador:mult|Sub[17]        ;
; Multiplicador:mult|Add[3]                         ; Merged with Multiplicador:mult|Sub[17]        ;
; Multiplicador:mult|Sub[6]                         ; Merged with Multiplicador:mult|Sub[17]        ;
; Multiplicador:mult|Add[7]                         ; Merged with Multiplicador:mult|Sub[17]        ;
; Multiplicador:mult|Sub[20]                        ; Merged with Multiplicador:mult|Sub[17]        ;
; Multiplicador:mult|Add[11]                        ; Merged with Multiplicador:mult|Sub[17]        ;
; Multiplicador:mult|Sub[12]                        ; Merged with Multiplicador:mult|Sub[17]        ;
; Multiplicador:mult|Add[15..16]                    ; Merged with Multiplicador:mult|Sub[17]        ;
; Multiplicador:mult|Add[18,32]                     ; Merged with Multiplicador:mult|Sub[11]        ;
; Multiplicador:mult|Sub[10]                        ; Merged with Multiplicador:mult|Sub[11]        ;
; Multiplicador:mult|Add[2,4,6,8,10,20,22,24,26,28] ; Merged with Multiplicador:mult|Sub[11]        ;
; Multiplicador:mult|Sub[21,23..24]                 ; Merged with Multiplicador:mult|Sub[11]        ;
; Multiplicador:mult|Add[14]                        ; Merged with Multiplicador:mult|Sub[11]        ;
; Multiplicador:mult|Sub[26,28,31]                  ; Merged with Multiplicador:mult|Sub[11]        ;
; Multiplicador:mult|Add[0]                         ; Merged with Multiplicador:mult|Sub[11]        ;
; Multiplicador:mult|Sub[7..9,29..30]               ; Merged with Multiplicador:mult|Sub[11]        ;
; Multiplicador:mult|Add[29]                        ; Merged with Multiplicador:mult|Sub[11]        ;
; Multiplicador:mult|Produto[63]                    ; Merged with Multiplicador:mult|Produto[64]    ;
; Multiplicador:mult|resultHigh[31]                 ; Merged with Multiplicador:mult|resultHigh[30] ;
; Multiplicador:mult|Sub[11]                        ; Merged with Multiplicador:mult|Sub[17]        ;
; Multiplicador:mult|Sub[17]                        ; Stuck at GND due to stuck port data_in        ;
; Multiplicador:mult|Add[33]                        ; Merged with Multiplicador:mult|Sub[33]        ;
; Controle:controle|ResetMDR                        ; Merged with Controle:controle|ResetPC         ;
; Controle:controle|ResetA                          ; Merged with Controle:controle|ResetPC         ;
; Controle:controle|ResetB                          ; Merged with Controle:controle|ResetPC         ;
; Controle:controle|ResetHigh                       ; Merged with Controle:controle|ResetPC         ;
; Controle:controle|ResetLow                        ; Merged with Controle:controle|ResetPC         ;
; Controle:controle|ResetAluOut                     ; Merged with Controle:controle|ResetPC         ;
; Controle:controle|ResetEPC                        ; Merged with Controle:controle|ResetPC         ;
; Controle:controle|ResetMult                       ; Merged with Controle:controle|ResetDiv        ;
; Controle:controle|SetHigh                         ; Merged with Controle:controle|SetLow          ;
; Controle:controle|HighCtrl                        ; Merged with Controle:controle|LowCtrl         ;
; Controle:controle|RDCtrl                          ; Merged with Controle:controle|ShamtSrc        ;
; Controle:controle|SetA                            ; Merged with Controle:controle|SetB            ;
; Controle:controle|MuxReg2[2]                      ; Stuck at GND due to stuck port data_in        ;
; Controle:controle|ResetDiv                        ; Merged with Controle:controle|ResetPC         ;
; Total Number of Removed Registers = 84            ;                                               ;
+---------------------------------------------------+-----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1788  ;
; Number of registers using Synchronous Clear  ; 390   ;
; Number of registers using Synchronous Load   ; 19    ;
; Number of registers using Asynchronous Clear ; 1344  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1520  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; Multiplicador:mult|contador[5]         ; 3       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |CPU|Divisao:div|M[4]                ;
; 3:1                ; 63 bits   ; 126 ALUTs     ; 0 ALUTs              ; 126 ALUTs              ; Yes        ; |CPU|Multiplicador:mult|resultLow[4] ;
; 4:1                ; 63 bits   ; 126 ALUTs     ; 0 ALUTs              ; 126 ALUTs              ; Yes        ; |CPU|Divisao:div|Hi[13]              ;
; 5:1                ; 6 bits    ; 18 ALUTs      ; 12 ALUTs             ; 6 ALUTs                ; Yes        ; |CPU|Divisao:div|contador[0]         ;
; 6:1                ; 32 bits   ; 128 ALUTs     ; 64 ALUTs             ; 64 ALUTs               ; Yes        ; |CPU|Divisao:div|Q[13]               ;
; 64:1               ; 2 bits    ; 84 ALUTs      ; 2 ALUTs              ; 82 ALUTs               ; Yes        ; |CPU|Controle:controle|ResetPC       ;
; 64:1               ; 5 bits    ; 210 ALUTs     ; 50 ALUTs             ; 160 ALUTs              ; Yes        ; |CPU|Controle:controle|AluSrcA[0]    ;
; 64:1               ; 2 bits    ; 84 ALUTs      ; 18 ALUTs             ; 66 ALUTs               ; Yes        ; |CPU|Controle:controle|AluSrcB[1]    ;
; 64:1               ; 3 bits    ; 126 ALUTs     ; 15 ALUTs             ; 111 ALUTs              ; Yes        ; |CPU|Controle:controle|BigMux[2]     ;
; 64:1               ; 3 bits    ; 126 ALUTs     ; 15 ALUTs             ; 111 ALUTs              ; Yes        ; |CPU|Controle:controle|IorD[1]       ;
; 64:1               ; 3 bits    ; 126 ALUTs     ; 15 ALUTs             ; 111 ALUTs              ; Yes        ; |CPU|Controle:controle|Shift[0]      ;
; 64:1               ; 2 bits    ; 84 ALUTs      ; 8 ALUTs              ; 76 ALUTs               ; Yes        ; |CPU|Controle:controle|MDRCtrl[0]    ;
; 7:1                ; 31 bits   ; 124 ALUTs     ; 93 ALUTs             ; 31 ALUTs               ; Yes        ; |CPU|Divisao:div|A[27]               ;
; 65:1               ; 5 bits    ; 215 ALUTs     ; 30 ALUTs             ; 185 ALUTs              ; Yes        ; |CPU|Controle:controle|MuxReg1[2]    ;
; 13:1               ; 12 bits   ; 96 ALUTs      ; 48 ALUTs             ; 48 ALUTs               ; Yes        ; |CPU|RegDesloc:RD|temp[1]            ;
; 13:1               ; 12 bits   ; 96 ALUTs      ; 72 ALUTs             ; 24 ALUTs               ; Yes        ; |CPU|RegDesloc:RD|temp[29]           ;
; 1:1                ; 8 bits    ; 0 ALUTs       ; 0 ALUTs              ; 0 ALUTs                ; No         ; |CPU|MuxMDR:MMDR|Mux6                ;
; 3:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |CPU|MuxALUSourceB:MAluSrcB|Mux0     ;
; 3:1                ; 15 bits   ; 30 ALUTs      ; 30 ALUTs             ; 0 ALUTs                ; No         ; |CPU|MuxALUSourceB:MAluSrcB|Mux20    ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 64 ALUTs             ; 0 ALUTs                ; No         ; |CPU|MuxALUSourceA:MAluSrcA|Mux3     ;
; 3:1                ; 16 bits   ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; No         ; |CPU|MuxMDR:MMDR|Mux21               ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 8 ALUTs              ; 8 ALUTs                ; No         ; |CPU|MuxMDR:MMDR|Mux9                ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 8 ALUTs              ; 8 ALUTs                ; No         ; |CPU|MuxStore:MStore|mux_out[9]      ;
; 8:1                ; 32 bits   ; 160 ALUTs     ; 64 ALUTs             ; 96 ALUTs               ; No         ; |CPU|Ula32:ULA|Mux49                 ;
; 8:1                ; 32 bits   ; 160 ALUTs     ; 128 ALUTs            ; 32 ALUTs               ; No         ; |CPU|Ula32:ULA|Mux25                 ;
; 4:1                ; 15 bits   ; 30 ALUTs      ; 30 ALUTs             ; 0 ALUTs                ; No         ; |CPU|MuxALUSourceB:MAluSrcB|Mux3     ;
; 5:1                ; 5 bits    ; 15 ALUTs      ; 15 ALUTs             ; 0 ALUTs                ; No         ; |CPU|MuxRegDois:MRegDois|Mux0        ;
; 6:1                ; 32 bits   ; 128 ALUTs     ; 128 ALUTs            ; 0 ALUTs                ; No         ; |CPU|IorDMux:MIorD|Mux22             ;
; 6:1                ; 2 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; No         ; |CPU|MuxBigMux:MBigMux|Mux1          ;
; 6:1                ; 4 bits    ; 16 ALUTs      ; 12 ALUTs             ; 4 ALUTs                ; No         ; |CPU|MuxBigMux:MBigMux|Mux31         ;
; 6:1                ; 26 bits   ; 104 ALUTs     ; 104 ALUTs            ; 0 ALUTs                ; No         ; |CPU|MuxBigMux:MBigMux|Mux3          ;
; 9:1                ; 15 bits   ; 90 ALUTs      ; 90 ALUTs             ; 0 ALUTs                ; No         ; |CPU|MuxRegUm:MRegUm|Mux15           ;
; 9:1                ; 16 bits   ; 96 ALUTs      ; 80 ALUTs             ; 16 ALUTs               ; No         ; |CPU|MuxRegUm:MRegUm|Mux31           ;
; 32:1               ; 32 bits   ; 672 ALUTs     ; 672 ALUTs            ; 0 ALUTs                ; No         ; |CPU|Banco_reg:BR|Mux14              ;
; 32:1               ; 32 bits   ; 672 ALUTs     ; 672 ALUTs            ; 0 ALUTs                ; No         ; |CPU|Banco_reg:BR|Mux39              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:Mem|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:Mem|LPM_RAM_DQ:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:Mem|LPM_RAM_DQ:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:Mem|LPM_RAM_DQ:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Controle:controle ;
+------------------------+--------+------------------------------+
; Parameter Name         ; Value  ; Type                         ;
+------------------------+--------+------------------------------+
; NOT_LOAD               ; 0      ; Unsigned Binary              ;
; LOAD                   ; 1      ; Unsigned Binary              ;
; CLEAR                  ; 1      ; Unsigned Binary              ;
; NOT_CLEAR              ; 0      ; Unsigned Binary              ;
; READ                   ; 0      ; Unsigned Binary              ;
; WRITE                  ; 1      ; Unsigned Binary              ;
; IORD_PC                ; 000    ; Unsigned Binary              ;
; IORD_AIMEDIATO         ; 001    ; Unsigned Binary              ;
; IORD_ALUOUT            ; 010    ; Unsigned Binary              ;
; IORD_OPCODEINEXISTENTE ; 011    ; Unsigned Binary              ;
; IORD_OVERFLOW          ; 100    ; Unsigned Binary              ;
; IORD_DIVZERO           ; 101    ; Unsigned Binary              ;
; WDC_STORE              ; 0      ; Unsigned Binary              ;
; WDC_B                  ; 1      ; Unsigned Binary              ;
; MDRC_WORD              ; 00     ; Unsigned Binary              ;
; MDRC_BYTE              ; 01     ; Unsigned Binary              ;
; MDRC_HALF              ; 10     ; Unsigned Binary              ;
; MR2_RT                 ; 000    ; Unsigned Binary              ;
; MR2_31                 ; 001    ; Unsigned Binary              ;
; MR2_29                 ; 010    ; Unsigned Binary              ;
; MR2_RD                 ; 011    ; Unsigned Binary              ;
; MR2_30                 ; 100    ; Unsigned Binary              ;
; MR1_ALUOUT             ; 0000   ; Unsigned Binary              ;
; MR1_HIGH               ; 0001   ; Unsigned Binary              ;
; MR1_LOW                ; 0010   ; Unsigned Binary              ;
; MR1_MDR                ; 0011   ; Unsigned Binary              ;
; MR1_277                ; 0100   ; Unsigned Binary              ;
; MR1_RD                 ; 0101   ; Unsigned Binary              ;
; MR1_LT                 ; 0110   ; Unsigned Binary              ;
; MR1_PC                 ; 0111   ; Unsigned Binary              ;
; MR1_SL16               ; 1000   ; Unsigned Binary              ;
; RDC_AIMEDIATO          ; 1      ; Unsigned Binary              ;
; RDC_BIMEDIATO          ; 0      ; Unsigned Binary              ;
; SHAMTSRC_SHAMT         ; 0      ; Unsigned Binary              ;
; SHAMTSRC_BIMEDIATO     ; 1      ; Unsigned Binary              ;
; ALUSRCA_PC             ; 00     ; Unsigned Binary              ;
; ALUSRCA_MDR            ; 01     ; Unsigned Binary              ;
; ALUSRCA_A              ; 10     ; Unsigned Binary              ;
; ALUSRCB_B              ; 000    ; Unsigned Binary              ;
; ALUSRCB_4              ; 001    ; Unsigned Binary              ;
; ALUSRCB_EXTEND         ; 010    ; Unsigned Binary              ;
; ALUSRCB_SL2            ; 011    ; Unsigned Binary              ;
; ALUSRCB_RD             ; 100    ; Unsigned Binary              ;
; HIGH_MUL               ; 0      ; Unsigned Binary              ;
; HIGH_DIV               ; 1      ; Unsigned Binary              ;
; LOW_MUL                ; 0      ; Unsigned Binary              ;
; LOW_DIV                ; 1      ; Unsigned Binary              ;
; BIGMUX_MDRIMEDIATO     ; 000    ; Unsigned Binary              ;
; BIGMUX_ALUOUTIMEDIATO  ; 001    ; Unsigned Binary              ;
; BIGMUX_PC              ; 010    ; Unsigned Binary              ;
; BIGMUX_ALUOUT          ; 011    ; Unsigned Binary              ;
; BIGMUX_SL2             ; 100    ; Unsigned Binary              ;
; BIGMUX_EPC             ; 101    ; Unsigned Binary              ;
; STORE_BYTE             ; 0      ; Unsigned Binary              ;
; STORE_HALF             ; 1      ; Unsigned Binary              ;
; RESET                  ; 0      ; Signed Integer               ;
; BUSCA                  ; 1      ; Signed Integer               ;
; WAIT                   ; 2      ; Signed Integer               ;
; DECODIFICA             ; 3      ; Signed Integer               ;
; ADD                    ; 4      ; Signed Integer               ;
; AND                    ; 5      ; Signed Integer               ;
; DIV                    ; 6      ; Signed Integer               ;
; MUL                    ; 7      ; Signed Integer               ;
; JR                     ; 8      ; Signed Integer               ;
; MFHI                   ; 9      ; Signed Integer               ;
; MFLO                   ; 10     ; Signed Integer               ;
; SLL                    ; 11     ; Signed Integer               ;
; SLLV                   ; 12     ; Signed Integer               ;
; SLT                    ; 13     ; Signed Integer               ;
; SRA                    ; 14     ; Signed Integer               ;
; SRAV                   ; 15     ; Signed Integer               ;
; SRL                    ; 16     ; Signed Integer               ;
; SUB                    ; 17     ; Signed Integer               ;
; BREAK                  ; 18     ; Signed Integer               ;
; RET                    ; 19     ; Signed Integer               ;
; ADDI                   ; 20     ; Signed Integer               ;
; ADDIU                  ; 21     ; Signed Integer               ;
; POS_S                  ; 23     ; Signed Integer               ;
; WAIT_MEM               ; 24     ; Signed Integer               ;
; BEQM                   ; 26     ; Signed Integer               ;
; LB                     ; 27     ; Signed Integer               ;
; LH                     ; 28     ; Signed Integer               ;
; LUI                    ; 29     ; Signed Integer               ;
; LW                     ; 30     ; Signed Integer               ;
; SB                     ; 31     ; Signed Integer               ;
; SH                     ; 32     ; Signed Integer               ;
; SLTI                   ; 33     ; Signed Integer               ;
; SW                     ; 34     ; Signed Integer               ;
; J                      ; 35     ; Signed Integer               ;
; JAL                    ; 36     ; Signed Integer               ;
; ARIT_NOT_OVERFLOW_I    ; 37     ; Signed Integer               ;
; OPCODE_INEXISTENTE     ; 38     ; Signed Integer               ;
; OVERFLOW               ; 39     ; Signed Integer               ;
; DIV_ZERO               ; 40     ; Signed Integer               ;
; MULT_2                 ; 41     ; Signed Integer               ;
; MULT_3                 ; 42     ; Signed Integer               ;
; DIV_2                  ; 43     ; Signed Integer               ;
; DIV_3                  ; 44     ; Signed Integer               ;
; WAIT_2                 ; 45     ; Signed Integer               ;
; ESCREVER_PC            ; 46     ; Signed Integer               ;
; ESCREVER_PC_DIV        ; 22     ; Signed Integer               ;
; WAIT_3                 ; 47     ; Signed Integer               ;
; ARIT_OVERFLOW          ; 48     ; Signed Integer               ;
; PRE_SLL_SRA            ; 49     ; Signed Integer               ;
; PRO_SHIFT              ; 50     ; Signed Integer               ;
; PRE_SLLV_SRAV          ; 51     ; Signed Integer               ;
; PRO_SRL                ; 52     ; Signed Integer               ;
; PRE_BRANCH             ; 53     ; Signed Integer               ;
; PRO_BRANCH             ; 54     ; Signed Integer               ;
; WAIT_4                 ; 55     ; Signed Integer               ;
; BEQM_2                 ; 56     ; Signed Integer               ;
; BEQM_3                 ; 57     ; Signed Integer               ;
; PRE_LS                 ; 58     ; Signed Integer               ;
; PRO_LS                 ; 59     ; Signed Integer               ;
; PRE_SB_SH_LW           ; 60     ; Signed Integer               ;
; WAIT_5                 ; 61     ; Signed Integer               ;
; RTE                    ; 62     ; Signed Integer               ;
; STOPPC                 ; 63     ; Signed Integer               ;
; WRITE_MEM              ; 64     ; Signed Integer               ;
; ALU_LOAD               ; 0      ; Signed Integer               ;
; ALU_ADD                ; 1      ; Signed Integer               ;
; ALU_SUB                ; 2      ; Signed Integer               ;
; ALU_AND                ; 3      ; Signed Integer               ;
; ALU_INC                ; 4      ; Signed Integer               ;
; ALU_NOT                ; 5      ; Signed Integer               ;
; ALU_XOR                ; 6      ; Signed Integer               ;
; ALU_COMP               ; 7      ; Signed Integer               ;
; OP_R                   ; 000000 ; Unsigned Binary              ;
; OP_ADDI                ; 001000 ; Unsigned Binary              ;
; OP_ADDIU               ; 001001 ; Unsigned Binary              ;
; OP_BEQ                 ; 000100 ; Unsigned Binary              ;
; OP_RTE                 ; 010000 ; Unsigned Binary              ;
; OP_BNE                 ; 000101 ; Unsigned Binary              ;
; OP_BLE                 ; 000110 ; Unsigned Binary              ;
; OP_BGT                 ; 000111 ; Unsigned Binary              ;
; OP_BEQM                ; 000001 ; Unsigned Binary              ;
; OP_LB                  ; 100000 ; Unsigned Binary              ;
; OP_LH                  ; 100001 ; Unsigned Binary              ;
; OP_LUI                 ; 001111 ; Unsigned Binary              ;
; OP_LW                  ; 100011 ; Unsigned Binary              ;
; OP_SB                  ; 101000 ; Unsigned Binary              ;
; OP_SH                  ; 101001 ; Unsigned Binary              ;
; OP_SLTI                ; 001010 ; Unsigned Binary              ;
; OP_SW                  ; 101011 ; Unsigned Binary              ;
; OP_J                   ; 000010 ; Unsigned Binary              ;
; OP_JAL                 ; 000011 ; Unsigned Binary              ;
+------------------------+--------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:Mem|LPM_RAM_DQ:MEM ;
+------------------------+----------------+-------------------------------+
; Parameter Name         ; Value          ; Type                          ;
+------------------------+----------------+-------------------------------+
; LPM_WIDTH              ; 8              ; Signed Integer                ;
; LPM_WIDTHAD            ; 8              ; Signed Integer                ;
; LPM_NUMWORDS           ; 0              ; Signed Integer                ;
; LPM_INDATA             ; REGISTERED     ; Untyped                       ;
; LPM_ADDRESS_CONTROL    ; REGISTERED     ; Untyped                       ;
; LPM_OUTDATA            ; REGISTERED     ; Untyped                       ;
; LPM_FILE               ; instrucoes.mif ; Untyped                       ;
; USE_EAB                ; ON             ; Untyped                       ;
; DEVICE_FAMILY          ; Stratix II     ; Untyped                       ;
; CBXI_PARAMETER         ; NOTHING        ; Untyped                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                ;
+------------------------+----------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:Mem|LPM_RAM_DQ:MEM_plus_One ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTH              ; 8              ; Signed Integer                         ;
; LPM_WIDTHAD            ; 8              ; Signed Integer                         ;
; LPM_NUMWORDS           ; 0              ; Signed Integer                         ;
; LPM_INDATA             ; REGISTERED     ; Untyped                                ;
; LPM_ADDRESS_CONTROL    ; REGISTERED     ; Untyped                                ;
; LPM_OUTDATA            ; REGISTERED     ; Untyped                                ;
; LPM_FILE               ; instrucoes.mif ; Untyped                                ;
; USE_EAB                ; ON             ; Untyped                                ;
; DEVICE_FAMILY          ; Stratix II     ; Untyped                                ;
; CBXI_PARAMETER         ; NOTHING        ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:Mem|LPM_RAM_DQ:MEM_plus_Two ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTH              ; 8              ; Signed Integer                         ;
; LPM_WIDTHAD            ; 8              ; Signed Integer                         ;
; LPM_NUMWORDS           ; 0              ; Signed Integer                         ;
; LPM_INDATA             ; REGISTERED     ; Untyped                                ;
; LPM_ADDRESS_CONTROL    ; REGISTERED     ; Untyped                                ;
; LPM_OUTDATA            ; REGISTERED     ; Untyped                                ;
; LPM_FILE               ; instrucoes.mif ; Untyped                                ;
; USE_EAB                ; ON             ; Untyped                                ;
; DEVICE_FAMILY          ; Stratix II     ; Untyped                                ;
; CBXI_PARAMETER         ; NOTHING        ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:Mem|LPM_RAM_DQ:MEM_plus_Three ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTH              ; 8              ; Signed Integer                           ;
; LPM_WIDTHAD            ; 8              ; Signed Integer                           ;
; LPM_NUMWORDS           ; 0              ; Signed Integer                           ;
; LPM_INDATA             ; REGISTERED     ; Untyped                                  ;
; LPM_ADDRESS_CONTROL    ; REGISTERED     ; Untyped                                  ;
; LPM_OUTDATA            ; REGISTERED     ; Untyped                                  ;
; LPM_FILE               ; instrucoes.mif ; Untyped                                  ;
; USE_EAB                ; ON             ; Untyped                                  ;
; DEVICE_FAMILY          ; Stratix II     ; Untyped                                  ;
; CBXI_PARAMETER         ; NOTHING        ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ula32:ULA"                                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; negativo ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; z        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Banco_reg:BR"                                                                                                      ;
+----------+-------+------------------+---------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity         ; Details                                                                                                 ;
+----------+-------+------------------+---------------------------------------------------------------------------------------------------------+
; writereg ; Input ; Critical Warning ; Can't connect array with 32 elements in array dimension 1 to port with 5 elements in the same dimension ;
+----------+-------+------------------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MuxRegDois:MRegDois"                                                                                                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mux_out ; Output ; Warning  ; Output or bidir port (5 bits) is smaller than the port expression (32 bits) it drives.  The 27 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MuxRegDes2:WRD2"                                                                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inst ; Input ; Warning  ; Input port expression (6 bits) is wider than the input port (5 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Nov 13 20:15:16 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoHw -c ProjetoHw
Info: Found 1 design units, including 1 entities, in source file controle.v
    Info: Found entity 1: Controle
Info: Found 1 design units, including 1 entities, in source file iordmux.v
    Info: Found entity 1: IorDMux
Info: Found 1 design units, including 1 entities, in source file muxmdr.v
    Info: Found entity 1: MuxMDR
Info: Found 1 design units, including 1 entities, in source file muxregdes1.v
    Info: Found entity 1: MuxRegDes1
Info: Found 1 design units, including 1 entities, in source file muxlowcontrol.v
    Info: Found entity 1: MuxLowControl
Info: Found 1 design units, including 1 entities, in source file muxhighcontrol.v
    Info: Found entity 1: MuxHighControl
Info: Found 1 design units, including 1 entities, in source file muxbigmux.v
    Info: Found entity 1: MuxBigMux
Info: Found 1 design units, including 1 entities, in source file muxalusourceb.v
    Info: Found entity 1: MuxALUSourceB
Info: Found 1 design units, including 1 entities, in source file muxalusourcea.v
    Info: Found entity 1: MuxALUSourceA
Info: Found 1 design units, including 1 entities, in source file unsignedextend32.v
    Info: Found entity 1: UnsignedExtend32
Info: Found 1 design units, including 1 entities, in source file unsignedextend16.v
    Info: Found entity 1: UnsignedExtend16
Info: Found 1 design units, including 1 entities, in source file unsignedextend8.v
    Info: Found entity 1: UnsignedExtend8
Info: Found 1 design units, including 1 entities, in source file storecontrol.v
    Info: Found entity 1: StoreControl
Warning (10259): Verilog HDL error at SignedExtend.v(8): constant value overflow
Info: Found 1 design units, including 1 entities, in source file signedextend.v
    Info: Found entity 1: SignedExtend
Info: Found 1 design units, including 1 entities, in source file shiftleft16.v
    Info: Found entity 1: ShiftLeft16
Info: Found 1 design units, including 1 entities, in source file shiftleft2conc.v
    Info: Found entity 1: ShiftLeft2Conc
Info: Found 1 design units, including 1 entities, in source file shiftleft2.v
    Info: Found entity 1: ShiftLeft2
Info: Found 1 design units, including 1 entities, in source file muxstore.v
    Info: Found entity 1: MuxStore
Info: Found 1 design units, including 1 entities, in source file muxregum.v
    Info: Found entity 1: MuxRegUm
Info: Found 1 design units, including 1 entities, in source file muxregdes2.v
    Info: Found entity 1: MuxRegDes2
Info: Found 1 design units, including 1 entities, in source file muxregdois.v
    Info: Found entity 1: MuxRegDois
Info: Found 1 design units, including 1 entities, in source file divisao.v
    Info: Found entity 1: Divisao
Info: Found 1 design units, including 1 entities, in source file cpu.v
    Info: Found entity 1: CPU
Info: Found 1 design units, including 1 entities, in source file multiplicador.v
    Info: Found entity 1: Multiplicador
Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd
    Info: Found design unit 1: Banco_reg-behavioral_arch
    Info: Found entity 1: Banco_reg
Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd
    Info: Found design unit 1: Instr_Reg-behavioral_arch
    Info: Found entity 1: Instr_Reg
Info: Found 3 design units, including 1 entities, in source file memoria.vhd
    Info: Found design unit 1: ram_constants
    Info: Found design unit 2: Memoria-behavioral_arch
    Info: Found entity 1: Memoria
Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd
    Info: Found design unit 1: RegDesloc-behavioral_arch
    Info: Found entity 1: RegDesloc
Info: Found 2 design units, including 1 entities, in source file registrador.vhd
    Info: Found design unit 1: Registrador-behavioral_arch
    Info: Found entity 1: Registrador
Info: Found 2 design units, including 1 entities, in source file ula32.vhd
    Info: Found design unit 1: Ula32-behavioral
    Info: Found entity 1: Ula32
Warning (10236): Verilog HDL Implicit Net warning at CPU.v(214): created implicit net for "SaidaIR25_21"
Warning (10236): Verilog HDL Implicit Net warning at CPU.v(215): created implicit net for "SaidaIR20_16"
Warning (10236): Verilog HDL Implicit Net warning at CPU.v(216): created implicit net for "SaidaIR15_0"
Warning (10236): Verilog HDL Implicit Net warning at CPU.v(227): created implicit net for "SaidaBigMux"
Warning (10236): Verilog HDL Implicit Net warning at CPU.v(228): created implicit net for "SaidaHigh"
Warning (10236): Verilog HDL Implicit Net warning at CPU.v(229): created implicit net for "SaidaLow"
Warning (10236): Verilog HDL Implicit Net warning at CPU.v(230): created implicit net for "SaidaStore"
Warning (10236): Verilog HDL Implicit Net warning at CPU.v(233): created implicit net for "gt"
Warning (10236): Verilog HDL Implicit Net warning at CPU.v(244): created implicit net for "reh"
Warning (10236): Verilog HDL Implicit Net warning at CPU.v(245): created implicit net for "rel"
Warning (10236): Verilog HDL Implicit Net warning at CPU.v(246): created implicit net for "min"
Warning (10236): Verilog HDL Implicit Net warning at CPU.v(247): created implicit net for "mout"
Warning (10236): Verilog HDL Implicit Net warning at CPU.v(252): created implicit net for "eC"
Info: Elaborating entity "CPU" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at CPU.v(214): object "SaidaIR25_21" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CPU.v(215): object "SaidaIR20_16" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CPU.v(216): object "SaidaIR15_0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CPU.v(227): object "SaidaBigMux" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CPU.v(228): object "SaidaHigh" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CPU.v(229): object "SaidaLow" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CPU.v(230): object "SaidaStore" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CPU.v(233): object "gt" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CPU.v(244): object "reh" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CPU.v(245): object "rel" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CPU.v(246): object "min" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CPU.v(247): object "mout" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CPU.v(252): object "eC" assigned a value but never read
Warning (10858): Verilog HDL warning at CPU.v(139): object ec used but never assigned
Warning (10230): Verilog HDL assignment warning at CPU.v(214): truncated value with size 5 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at CPU.v(215): truncated value with size 5 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at CPU.v(216): truncated value with size 16 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at CPU.v(227): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at CPU.v(228): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at CPU.v(229): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at CPU.v(230): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at CPU.v(244): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at CPU.v(245): truncated value with size 32 to match size of target (1)
Warning (10030): Net "ec" at CPU.v(139) has no driver or initial value, using a default initial value '0'
Info: Elaborating entity "Controle" for hierarchy "Controle:controle"
Warning (10230): Verilog HDL assignment warning at Controle.v(275): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(281): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(302): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(325): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Controle.v(332): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(334): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(345): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(356): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Controle.v(362): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(366): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(370): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(374): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(378): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(382): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(386): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(390): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(394): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(398): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(402): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(406): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(410): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(414): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(418): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(422): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(426): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(430): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(436): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(440): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(444): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(448): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(452): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(456): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(460): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(464): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(468): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(472): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(476): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(480): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(484): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(488): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(492): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(498): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(511): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(521): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(528): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Controle.v(532): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(540): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(548): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(557): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(559): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(571): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(579): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(588): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(590): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(592): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(604): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(611): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Controle.v(617): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(628): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(630): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(635): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(637): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(643): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(645): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(657): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(664): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Controle.v(670): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(679): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(681): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(692): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(698): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Controle.v(703): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(710): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Controle.v(716): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(731): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(739): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Controle.v(744): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(750): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Controle.v(755): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(761): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Controle.v(766): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(772): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Controle.v(777): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(791): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(793): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(802): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(810): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(820): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(834): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(836): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(845): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(853): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(863): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(871): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(881): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(890): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(899): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(911): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(916): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Controle.v(922): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(928): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Controle.v(935): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(940): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Controle.v(949): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(957): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Controle.v(960): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(971): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(981): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(989): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(999): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1006): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Controle.v(1010): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1017): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Controle.v(1022): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1024): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1035): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1043): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1053): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1060): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1062): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1064): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1075): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1077): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1079): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1092): truncated value with size 32 to match size of target (6)
Warning (10199): Verilog HDL Case Statement warning at Controle.v(1095): case item expression never matches the case expression
Warning (10230): Verilog HDL assignment warning at Controle.v(1111): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1122): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1131): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Controle.v(1140): truncated value with size 32 to match size of target (6)
Info: Elaborating entity "Registrador" for hierarchy "Registrador:RPC"
Info: Elaborating entity "IorDMux" for hierarchy "IorDMux:MIorD"
Warning (10235): Verilog HDL Always Construct warning at IorDMux.v(13): variable "PC" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at IorDMux.v(14): variable "A_imediato" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at IorDMux.v(15): variable "AluOut" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at IorDMux.v(12): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at IorDMux.v(9): inferring latch(es) for variable "mux_out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "mux_out[0]" at IorDMux.v(9)
Info (10041): Inferred latch for "mux_out[1]" at IorDMux.v(9)
Info (10041): Inferred latch for "mux_out[2]" at IorDMux.v(9)
Info (10041): Inferred latch for "mux_out[3]" at IorDMux.v(9)
Info (10041): Inferred latch for "mux_out[4]" at IorDMux.v(9)
Info (10041): Inferred latch for "mux_out[5]" at IorDMux.v(9)
Info (10041): Inferred latch for "mux_out[6]" at IorDMux.v(9)
Info (10041): Inferred latch for "mux_out[7]" at IorDMux.v(9)
Info (10041): Inferred latch for "mux_out[8]" at IorDMux.v(9)
Info (10041): Inferred latch for "mux_out[9]" at IorDMux.v(9)
Info (10041): Inferred latch for "mux_out[10]" at IorDMux.v(9)
Info (10041): Inferred latch for "mux_out[11]" at IorDMux.v(9)
Info (10041): Inferred latch for "mux_out[12]" at IorDMux.v(9)
Info (10041): Inferred latch for "mux_out[13]" at IorDMux.v(9)
Info (10041): Inferred latch for "mux_out[14]" at IorDMux.v(9)
Info (10041): Inferred latch for "mux_out[15]" at IorDMux.v(9)
Info (10041): Inferred latch for "mux_out[16]" at IorDMux.v(9)
Info (10041): Inferred latch for "mux_out[17]" at IorDMux.v(9)
Info (10041): Inferred latch for "mux_out[18]" at IorDMux.v(9)
Info (10041): Inferred latch for "mux_out[19]" at IorDMux.v(9)
Info (10041): Inferred latch for "mux_out[20]" at IorDMux.v(9)
Info (10041): Inferred latch for "mux_out[21]" at IorDMux.v(9)
Info (10041): Inferred latch for "mux_out[22]" at IorDMux.v(9)
Info (10041): Inferred latch for "mux_out[23]" at IorDMux.v(9)
Info (10041): Inferred latch for "mux_out[24]" at IorDMux.v(9)
Info (10041): Inferred latch for "mux_out[25]" at IorDMux.v(9)
Info (10041): Inferred latch for "mux_out[26]" at IorDMux.v(9)
Info (10041): Inferred latch for "mux_out[27]" at IorDMux.v(9)
Info (10041): Inferred latch for "mux_out[28]" at IorDMux.v(9)
Info (10041): Inferred latch for "mux_out[29]" at IorDMux.v(9)
Info (10041): Inferred latch for "mux_out[30]" at IorDMux.v(9)
Info (10041): Inferred latch for "mux_out[31]" at IorDMux.v(9)
Info: Elaborating entity "MuxMDR" for hierarchy "MuxMDR:MMDR"
Warning (10235): Verilog HDL Always Construct warning at MuxMDR.v(13): variable "Normal" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxMDR.v(14): variable "Byte" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxMDR.v(15): variable "HalfWord" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at MuxMDR.v(12): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MuxMDR.v(9): inferring latch(es) for variable "mux_out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "mux_out[0]" at MuxMDR.v(9)
Info (10041): Inferred latch for "mux_out[1]" at MuxMDR.v(9)
Info (10041): Inferred latch for "mux_out[2]" at MuxMDR.v(9)
Info (10041): Inferred latch for "mux_out[3]" at MuxMDR.v(9)
Info (10041): Inferred latch for "mux_out[4]" at MuxMDR.v(9)
Info (10041): Inferred latch for "mux_out[5]" at MuxMDR.v(9)
Info (10041): Inferred latch for "mux_out[6]" at MuxMDR.v(9)
Info (10041): Inferred latch for "mux_out[7]" at MuxMDR.v(9)
Info (10041): Inferred latch for "mux_out[8]" at MuxMDR.v(9)
Info (10041): Inferred latch for "mux_out[9]" at MuxMDR.v(9)
Info (10041): Inferred latch for "mux_out[10]" at MuxMDR.v(9)
Info (10041): Inferred latch for "mux_out[11]" at MuxMDR.v(9)
Info (10041): Inferred latch for "mux_out[12]" at MuxMDR.v(9)
Info (10041): Inferred latch for "mux_out[13]" at MuxMDR.v(9)
Info (10041): Inferred latch for "mux_out[14]" at MuxMDR.v(9)
Info (10041): Inferred latch for "mux_out[15]" at MuxMDR.v(9)
Info (10041): Inferred latch for "mux_out[16]" at MuxMDR.v(9)
Info (10041): Inferred latch for "mux_out[17]" at MuxMDR.v(9)
Info (10041): Inferred latch for "mux_out[18]" at MuxMDR.v(9)
Info (10041): Inferred latch for "mux_out[19]" at MuxMDR.v(9)
Info (10041): Inferred latch for "mux_out[20]" at MuxMDR.v(9)
Info (10041): Inferred latch for "mux_out[21]" at MuxMDR.v(9)
Info (10041): Inferred latch for "mux_out[22]" at MuxMDR.v(9)
Info (10041): Inferred latch for "mux_out[23]" at MuxMDR.v(9)
Info (10041): Inferred latch for "mux_out[24]" at MuxMDR.v(9)
Info (10041): Inferred latch for "mux_out[25]" at MuxMDR.v(9)
Info (10041): Inferred latch for "mux_out[26]" at MuxMDR.v(9)
Info (10041): Inferred latch for "mux_out[27]" at MuxMDR.v(9)
Info (10041): Inferred latch for "mux_out[28]" at MuxMDR.v(9)
Info (10041): Inferred latch for "mux_out[29]" at MuxMDR.v(9)
Info (10041): Inferred latch for "mux_out[30]" at MuxMDR.v(9)
Info (10041): Inferred latch for "mux_out[31]" at MuxMDR.v(9)
Info: Elaborating entity "MuxRegDes1" for hierarchy "MuxRegDes1:MRegDes1"
Warning (10235): Verilog HDL Always Construct warning at MuxRegDes1.v(12): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxRegDes1.v(13): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info: Elaborating entity "MuxLowControl" for hierarchy "MuxLowControl:MLowCtrl"
Warning (10235): Verilog HDL Always Construct warning at MuxLowControl.v(12): variable "Multi" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxLowControl.v(13): variable "Div" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info: Elaborating entity "MuxHighControl" for hierarchy "MuxHighControl:MHighCtrl"
Warning (10235): Verilog HDL Always Construct warning at MuxHighControl.v(12): variable "Multi" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxHighControl.v(13): variable "Div" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info: Elaborating entity "MuxBigMux" for hierarchy "MuxBigMux:MBigMux"
Warning (10235): Verilog HDL Always Construct warning at MuxBigMux.v(16): variable "MemData" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxBigMux.v(17): variable "Alu" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxBigMux.v(18): variable "PC" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxBigMux.v(19): variable "AluOut" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxBigMux.v(20): variable "Inst" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxBigMux.v(21): variable "EPC" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at MuxBigMux.v(15): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MuxBigMux.v(12): inferring latch(es) for variable "mux_out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "mux_out[0]" at MuxBigMux.v(12)
Info (10041): Inferred latch for "mux_out[1]" at MuxBigMux.v(12)
Info (10041): Inferred latch for "mux_out[2]" at MuxBigMux.v(12)
Info (10041): Inferred latch for "mux_out[3]" at MuxBigMux.v(12)
Info (10041): Inferred latch for "mux_out[4]" at MuxBigMux.v(12)
Info (10041): Inferred latch for "mux_out[5]" at MuxBigMux.v(12)
Info (10041): Inferred latch for "mux_out[6]" at MuxBigMux.v(12)
Info (10041): Inferred latch for "mux_out[7]" at MuxBigMux.v(12)
Info (10041): Inferred latch for "mux_out[8]" at MuxBigMux.v(12)
Info (10041): Inferred latch for "mux_out[9]" at MuxBigMux.v(12)
Info (10041): Inferred latch for "mux_out[10]" at MuxBigMux.v(12)
Info (10041): Inferred latch for "mux_out[11]" at MuxBigMux.v(12)
Info (10041): Inferred latch for "mux_out[12]" at MuxBigMux.v(12)
Info (10041): Inferred latch for "mux_out[13]" at MuxBigMux.v(12)
Info (10041): Inferred latch for "mux_out[14]" at MuxBigMux.v(12)
Info (10041): Inferred latch for "mux_out[15]" at MuxBigMux.v(12)
Info (10041): Inferred latch for "mux_out[16]" at MuxBigMux.v(12)
Info (10041): Inferred latch for "mux_out[17]" at MuxBigMux.v(12)
Info (10041): Inferred latch for "mux_out[18]" at MuxBigMux.v(12)
Info (10041): Inferred latch for "mux_out[19]" at MuxBigMux.v(12)
Info (10041): Inferred latch for "mux_out[20]" at MuxBigMux.v(12)
Info (10041): Inferred latch for "mux_out[21]" at MuxBigMux.v(12)
Info (10041): Inferred latch for "mux_out[22]" at MuxBigMux.v(12)
Info (10041): Inferred latch for "mux_out[23]" at MuxBigMux.v(12)
Info (10041): Inferred latch for "mux_out[24]" at MuxBigMux.v(12)
Info (10041): Inferred latch for "mux_out[25]" at MuxBigMux.v(12)
Info (10041): Inferred latch for "mux_out[26]" at MuxBigMux.v(12)
Info (10041): Inferred latch for "mux_out[27]" at MuxBigMux.v(12)
Info (10041): Inferred latch for "mux_out[28]" at MuxBigMux.v(12)
Info (10041): Inferred latch for "mux_out[29]" at MuxBigMux.v(12)
Info (10041): Inferred latch for "mux_out[30]" at MuxBigMux.v(12)
Info (10041): Inferred latch for "mux_out[31]" at MuxBigMux.v(12)
Info: Elaborating entity "MuxALUSourceB" for hierarchy "MuxALUSourceB:MAluSrcB"
Warning (10235): Verilog HDL Always Construct warning at MuxALUSourceB.v(14): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxALUSourceB.v(16): variable "Inst" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxALUSourceB.v(17): variable "InstShift" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxALUSourceB.v(18): variable "RegDes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at MuxALUSourceB.v(13): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MuxALUSourceB.v(10): inferring latch(es) for variable "mux_out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "mux_out[0]" at MuxALUSourceB.v(10)
Info (10041): Inferred latch for "mux_out[1]" at MuxALUSourceB.v(10)
Info (10041): Inferred latch for "mux_out[2]" at MuxALUSourceB.v(10)
Info (10041): Inferred latch for "mux_out[3]" at MuxALUSourceB.v(10)
Info (10041): Inferred latch for "mux_out[4]" at MuxALUSourceB.v(10)
Info (10041): Inferred latch for "mux_out[5]" at MuxALUSourceB.v(10)
Info (10041): Inferred latch for "mux_out[6]" at MuxALUSourceB.v(10)
Info (10041): Inferred latch for "mux_out[7]" at MuxALUSourceB.v(10)
Info (10041): Inferred latch for "mux_out[8]" at MuxALUSourceB.v(10)
Info (10041): Inferred latch for "mux_out[9]" at MuxALUSourceB.v(10)
Info (10041): Inferred latch for "mux_out[10]" at MuxALUSourceB.v(10)
Info (10041): Inferred latch for "mux_out[11]" at MuxALUSourceB.v(10)
Info (10041): Inferred latch for "mux_out[12]" at MuxALUSourceB.v(10)
Info (10041): Inferred latch for "mux_out[13]" at MuxALUSourceB.v(10)
Info (10041): Inferred latch for "mux_out[14]" at MuxALUSourceB.v(10)
Info (10041): Inferred latch for "mux_out[15]" at MuxALUSourceB.v(10)
Info (10041): Inferred latch for "mux_out[16]" at MuxALUSourceB.v(10)
Info (10041): Inferred latch for "mux_out[17]" at MuxALUSourceB.v(10)
Info (10041): Inferred latch for "mux_out[18]" at MuxALUSourceB.v(10)
Info (10041): Inferred latch for "mux_out[19]" at MuxALUSourceB.v(10)
Info (10041): Inferred latch for "mux_out[20]" at MuxALUSourceB.v(10)
Info (10041): Inferred latch for "mux_out[21]" at MuxALUSourceB.v(10)
Info (10041): Inferred latch for "mux_out[22]" at MuxALUSourceB.v(10)
Info (10041): Inferred latch for "mux_out[23]" at MuxALUSourceB.v(10)
Info (10041): Inferred latch for "mux_out[24]" at MuxALUSourceB.v(10)
Info (10041): Inferred latch for "mux_out[25]" at MuxALUSourceB.v(10)
Info (10041): Inferred latch for "mux_out[26]" at MuxALUSourceB.v(10)
Info (10041): Inferred latch for "mux_out[27]" at MuxALUSourceB.v(10)
Info (10041): Inferred latch for "mux_out[28]" at MuxALUSourceB.v(10)
Info (10041): Inferred latch for "mux_out[29]" at MuxALUSourceB.v(10)
Info (10041): Inferred latch for "mux_out[30]" at MuxALUSourceB.v(10)
Info (10041): Inferred latch for "mux_out[31]" at MuxALUSourceB.v(10)
Info: Elaborating entity "MuxALUSourceA" for hierarchy "MuxALUSourceA:MAluSrcA"
Warning (10235): Verilog HDL Always Construct warning at MuxALUSourceA.v(13): variable "PC" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxALUSourceA.v(14): variable "MDR" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxALUSourceA.v(15): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at MuxALUSourceA.v(12): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MuxALUSourceA.v(9): inferring latch(es) for variable "mux_out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "mux_out[0]" at MuxALUSourceA.v(9)
Info (10041): Inferred latch for "mux_out[1]" at MuxALUSourceA.v(9)
Info (10041): Inferred latch for "mux_out[2]" at MuxALUSourceA.v(9)
Info (10041): Inferred latch for "mux_out[3]" at MuxALUSourceA.v(9)
Info (10041): Inferred latch for "mux_out[4]" at MuxALUSourceA.v(9)
Info (10041): Inferred latch for "mux_out[5]" at MuxALUSourceA.v(9)
Info (10041): Inferred latch for "mux_out[6]" at MuxALUSourceA.v(9)
Info (10041): Inferred latch for "mux_out[7]" at MuxALUSourceA.v(9)
Info (10041): Inferred latch for "mux_out[8]" at MuxALUSourceA.v(9)
Info (10041): Inferred latch for "mux_out[9]" at MuxALUSourceA.v(9)
Info (10041): Inferred latch for "mux_out[10]" at MuxALUSourceA.v(9)
Info (10041): Inferred latch for "mux_out[11]" at MuxALUSourceA.v(9)
Info (10041): Inferred latch for "mux_out[12]" at MuxALUSourceA.v(9)
Info (10041): Inferred latch for "mux_out[13]" at MuxALUSourceA.v(9)
Info (10041): Inferred latch for "mux_out[14]" at MuxALUSourceA.v(9)
Info (10041): Inferred latch for "mux_out[15]" at MuxALUSourceA.v(9)
Info (10041): Inferred latch for "mux_out[16]" at MuxALUSourceA.v(9)
Info (10041): Inferred latch for "mux_out[17]" at MuxALUSourceA.v(9)
Info (10041): Inferred latch for "mux_out[18]" at MuxALUSourceA.v(9)
Info (10041): Inferred latch for "mux_out[19]" at MuxALUSourceA.v(9)
Info (10041): Inferred latch for "mux_out[20]" at MuxALUSourceA.v(9)
Info (10041): Inferred latch for "mux_out[21]" at MuxALUSourceA.v(9)
Info (10041): Inferred latch for "mux_out[22]" at MuxALUSourceA.v(9)
Info (10041): Inferred latch for "mux_out[23]" at MuxALUSourceA.v(9)
Info (10041): Inferred latch for "mux_out[24]" at MuxALUSourceA.v(9)
Info (10041): Inferred latch for "mux_out[25]" at MuxALUSourceA.v(9)
Info (10041): Inferred latch for "mux_out[26]" at MuxALUSourceA.v(9)
Info (10041): Inferred latch for "mux_out[27]" at MuxALUSourceA.v(9)
Info (10041): Inferred latch for "mux_out[28]" at MuxALUSourceA.v(9)
Info (10041): Inferred latch for "mux_out[29]" at MuxALUSourceA.v(9)
Info (10041): Inferred latch for "mux_out[30]" at MuxALUSourceA.v(9)
Info (10041): Inferred latch for "mux_out[31]" at MuxALUSourceA.v(9)
Info: Elaborating entity "MuxStore" for hierarchy "MuxStore:MStore"
Warning (10235): Verilog HDL Always Construct warning at MuxStore.v(12): variable "StoreControl" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxStore.v(13): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info: Elaborating entity "MuxRegUm" for hierarchy "MuxRegUm:MRegUm"
Warning (10235): Verilog HDL Always Construct warning at MuxRegUm.v(18): variable "AluOut" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxRegUm.v(19): variable "High" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxRegUm.v(20): variable "Low" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxRegUm.v(21): variable "MDR" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxRegUm.v(23): variable "RegDes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxRegUm.v(24): variable "LT" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxRegUm.v(25): variable "PC" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxRegUm.v(26): variable "SL16" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at MuxRegUm.v(17): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MuxRegUm.v(14): inferring latch(es) for variable "mux_out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "mux_out[0]" at MuxRegUm.v(14)
Info (10041): Inferred latch for "mux_out[1]" at MuxRegUm.v(14)
Info (10041): Inferred latch for "mux_out[2]" at MuxRegUm.v(14)
Info (10041): Inferred latch for "mux_out[3]" at MuxRegUm.v(14)
Info (10041): Inferred latch for "mux_out[4]" at MuxRegUm.v(14)
Info (10041): Inferred latch for "mux_out[5]" at MuxRegUm.v(14)
Info (10041): Inferred latch for "mux_out[6]" at MuxRegUm.v(14)
Info (10041): Inferred latch for "mux_out[7]" at MuxRegUm.v(14)
Info (10041): Inferred latch for "mux_out[8]" at MuxRegUm.v(14)
Info (10041): Inferred latch for "mux_out[9]" at MuxRegUm.v(14)
Info (10041): Inferred latch for "mux_out[10]" at MuxRegUm.v(14)
Info (10041): Inferred latch for "mux_out[11]" at MuxRegUm.v(14)
Info (10041): Inferred latch for "mux_out[12]" at MuxRegUm.v(14)
Info (10041): Inferred latch for "mux_out[13]" at MuxRegUm.v(14)
Info (10041): Inferred latch for "mux_out[14]" at MuxRegUm.v(14)
Info (10041): Inferred latch for "mux_out[15]" at MuxRegUm.v(14)
Info (10041): Inferred latch for "mux_out[16]" at MuxRegUm.v(14)
Info (10041): Inferred latch for "mux_out[17]" at MuxRegUm.v(14)
Info (10041): Inferred latch for "mux_out[18]" at MuxRegUm.v(14)
Info (10041): Inferred latch for "mux_out[19]" at MuxRegUm.v(14)
Info (10041): Inferred latch for "mux_out[20]" at MuxRegUm.v(14)
Info (10041): Inferred latch for "mux_out[21]" at MuxRegUm.v(14)
Info (10041): Inferred latch for "mux_out[22]" at MuxRegUm.v(14)
Info (10041): Inferred latch for "mux_out[23]" at MuxRegUm.v(14)
Info (10041): Inferred latch for "mux_out[24]" at MuxRegUm.v(14)
Info (10041): Inferred latch for "mux_out[25]" at MuxRegUm.v(14)
Info (10041): Inferred latch for "mux_out[26]" at MuxRegUm.v(14)
Info (10041): Inferred latch for "mux_out[27]" at MuxRegUm.v(14)
Info (10041): Inferred latch for "mux_out[28]" at MuxRegUm.v(14)
Info (10041): Inferred latch for "mux_out[29]" at MuxRegUm.v(14)
Info (10041): Inferred latch for "mux_out[30]" at MuxRegUm.v(14)
Info (10041): Inferred latch for "mux_out[31]" at MuxRegUm.v(14)
Info: Elaborating entity "MuxRegDes2" for hierarchy "MuxRegDes2:WRD2"
Warning (10235): Verilog HDL Always Construct warning at MuxRegDes2.v(12): variable "Inst" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxRegDes2.v(13): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info: Elaborating entity "MuxRegDois" for hierarchy "MuxRegDois:MRegDois"
Warning (10235): Verilog HDL Always Construct warning at MuxRegDois.v(13): variable "Inst1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MuxRegDois.v(16): variable "Inst2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at MuxRegDois.v(12): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MuxRegDois.v(9): inferring latch(es) for variable "mux_out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "mux_out[0]" at MuxRegDois.v(9)
Info (10041): Inferred latch for "mux_out[1]" at MuxRegDois.v(9)
Info (10041): Inferred latch for "mux_out[2]" at MuxRegDois.v(9)
Info (10041): Inferred latch for "mux_out[3]" at MuxRegDois.v(9)
Info (10041): Inferred latch for "mux_out[4]" at MuxRegDois.v(9)
Info: Elaborating entity "Divisao" for hierarchy "Divisao:div"
Warning (10230): Verilog HDL assignment warning at Divisao.v(120): truncated value with size 32 to match size of target (6)
Info: Elaborating entity "Multiplicador" for hierarchy "Multiplicador:mult"
Info (10264): Verilog HDL Case Statement information at Multiplicador.v(30): all case item expressions in this case statement are onehot
Info: Elaborating entity "UnsignedExtend32" for hierarchy "UnsignedExtend32:UE1_32"
Info: Elaborating entity "UnsignedExtend16" for hierarchy "UnsignedExtend16:UE16_32"
Info: Elaborating entity "UnsignedExtend8" for hierarchy "UnsignedExtend8:UE8_32"
Info: Elaborating entity "StoreControl" for hierarchy "StoreControl:Store"
Warning (10235): Verilog HDL Always Construct warning at StoreControl.v(13): variable "MDR" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at StoreControl.v(14): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at StoreControl.v(20): variable "MDR" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at StoreControl.v(21): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at StoreControl.v(8): inferring latch(es) for variable "Out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Out[0]" at StoreControl.v(17)
Info (10041): Inferred latch for "Out[1]" at StoreControl.v(17)
Info (10041): Inferred latch for "Out[2]" at StoreControl.v(17)
Info (10041): Inferred latch for "Out[3]" at StoreControl.v(17)
Info (10041): Inferred latch for "Out[4]" at StoreControl.v(17)
Info (10041): Inferred latch for "Out[5]" at StoreControl.v(17)
Info (10041): Inferred latch for "Out[6]" at StoreControl.v(17)
Info (10041): Inferred latch for "Out[7]" at StoreControl.v(17)
Info (10041): Inferred latch for "Out[8]" at StoreControl.v(17)
Info (10041): Inferred latch for "Out[9]" at StoreControl.v(17)
Info (10041): Inferred latch for "Out[10]" at StoreControl.v(17)
Info (10041): Inferred latch for "Out[11]" at StoreControl.v(17)
Info (10041): Inferred latch for "Out[12]" at StoreControl.v(17)
Info (10041): Inferred latch for "Out[13]" at StoreControl.v(17)
Info (10041): Inferred latch for "Out[14]" at StoreControl.v(17)
Info (10041): Inferred latch for "Out[15]" at StoreControl.v(17)
Info (10041): Inferred latch for "Out[16]" at StoreControl.v(17)
Info (10041): Inferred latch for "Out[17]" at StoreControl.v(17)
Info (10041): Inferred latch for "Out[18]" at StoreControl.v(17)
Info (10041): Inferred latch for "Out[19]" at StoreControl.v(17)
Info (10041): Inferred latch for "Out[20]" at StoreControl.v(17)
Info (10041): Inferred latch for "Out[21]" at StoreControl.v(17)
Info (10041): Inferred latch for "Out[22]" at StoreControl.v(17)
Info (10041): Inferred latch for "Out[23]" at StoreControl.v(17)
Info (10041): Inferred latch for "Out[24]" at StoreControl.v(17)
Info (10041): Inferred latch for "Out[25]" at StoreControl.v(17)
Info (10041): Inferred latch for "Out[26]" at StoreControl.v(17)
Info (10041): Inferred latch for "Out[27]" at StoreControl.v(17)
Info (10041): Inferred latch for "Out[28]" at StoreControl.v(17)
Info (10041): Inferred latch for "Out[29]" at StoreControl.v(17)
Info (10041): Inferred latch for "Out[30]" at StoreControl.v(17)
Info (10041): Inferred latch for "Out[31]" at StoreControl.v(17)
Info: Elaborating entity "SignedExtend" for hierarchy "SignedExtend:SE"
Warning (10230): Verilog HDL assignment warning at SignedExtend.v(8): truncated value with size 32 to match size of target (16)
Info: Elaborating entity "ShiftLeft16" for hierarchy "ShiftLeft16:SSL16"
Info: Elaborating entity "ShiftLeft2Conc" for hierarchy "ShiftLeft2Conc:SSL2C"
Info: Elaborating entity "ShiftLeft2" for hierarchy "ShiftLeft2:SSL2"
Info: Elaborating entity "Banco_reg" for hierarchy "Banco_reg:BR"
Info: Elaborating entity "Instr_Reg" for hierarchy "Instr_Reg:IR"
Info: Elaborating entity "Memoria" for hierarchy "Memoria:Mem"
Info: Elaborating entity "LPM_RAM_DQ" for hierarchy "Memoria:Mem|LPM_RAM_DQ:MEM"
Info: Elaborated megafunction instantiation "Memoria:Mem|LPM_RAM_DQ:MEM"
Info: Instantiated megafunction "Memoria:Mem|LPM_RAM_DQ:MEM" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_WIDTHAD" = "8"
    Info: Parameter "LPM_NUMWORDS" = "0"
    Info: Parameter "LPM_INDATA" = "REGISTERED"
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "REGISTERED"
    Info: Parameter "LPM_FILE" = "instrucoes.mif"
    Info: Parameter "LPM_TYPE" = "LPM_RAM_DQ"
    Info: Parameter "USE_EAB" = "ON"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "UNUSED"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Elaborating entity "altram" for hierarchy "Memoria:Mem|LPM_RAM_DQ:MEM|altram:sram"
Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices
Info: Elaborated megafunction instantiation "Memoria:Mem|LPM_RAM_DQ:MEM|altram:sram", which is child of megafunction instantiation "Memoria:Mem|LPM_RAM_DQ:MEM"
Info: Elaborating entity "altsyncram" for hierarchy "Memoria:Mem|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "Memoria:Mem|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block", which is child of megafunction instantiation "Memoria:Mem|LPM_RAM_DQ:MEM"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g2a1.tdf
    Info: Found entity 1: altsyncram_g2a1
Info: Elaborating entity "altsyncram_g2a1" for hierarchy "Memoria:Mem|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated"
Info: Elaborating entity "RegDesloc" for hierarchy "RegDesloc:RD"
Warning (10492): VHDL Process Statement warning at RegDesloc.vhd(1072): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "Ula32" for hierarchy "Ula32:ULA"
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[31]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[30]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[29]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[28]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[27]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[26]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[25]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[24]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[23]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[22]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[21]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[20]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[19]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[18]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[17]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[16]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[15]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[14]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[13]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[12]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[11]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[10]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[9]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[8]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[7]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[6]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[5]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[31]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[30]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[29]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[28]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[27]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[26]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[25]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[24]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[23]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[22]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[21]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[20]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[19]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[18]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[17]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[16]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[15]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[14]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[13]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[12]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[11]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[10]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[9]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[8]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[7]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[6]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[5]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[31]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[30]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[29]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[28]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[27]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[26]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[25]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[24]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[23]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[22]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[21]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[20]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[19]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[18]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[17]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[16]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[15]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[14]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[13]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[12]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[11]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[10]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[9]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[8]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[7]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[6]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[5]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[31]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[30]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[29]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[28]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[27]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[26]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[25]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[24]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[23]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[22]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[21]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[20]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[19]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[18]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[17]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[16]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[15]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[14]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[13]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[12]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[11]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[10]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[9]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[8]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[7]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[6]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[5]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[31]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[30]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[29]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[28]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[27]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[26]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[25]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[24]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[23]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[22]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[21]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[20]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[19]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[18]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[17]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[16]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[15]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[14]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[13]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[12]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[11]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[10]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[9]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[8]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[7]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[6]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[5]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[31]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[30]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[29]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[28]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[27]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[26]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[25]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[24]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[23]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[22]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[21]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[20]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[19]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[18]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[17]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[16]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[15]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[14]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[13]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[12]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[11]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[10]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[9]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[8]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[7]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[6]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[5]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[31]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[30]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[29]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[28]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[27]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[26]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[25]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[24]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[23]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[22]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[21]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[20]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[19]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[18]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[17]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[16]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[15]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[14]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[13]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[12]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[11]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[10]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[9]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[8]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[7]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[6]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[5]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[31]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[30]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[29]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[28]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[27]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[26]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[25]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[24]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[23]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[22]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[21]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[20]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[19]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[18]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[17]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[16]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[15]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[14]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[13]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[12]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[11]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[10]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[9]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[8]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[7]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[6]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[5]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[31]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[30]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[29]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[28]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[27]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[26]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[25]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[24]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[23]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[22]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[21]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[20]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[19]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[18]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[17]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[16]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[15]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[14]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[13]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[12]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[11]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[10]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[9]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[8]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[7]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[6]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[5]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[31]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[30]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[29]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[28]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[27]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[26]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[25]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[24]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[23]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[22]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[21]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[20]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[19]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[18]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[17]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[16]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[15]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[14]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[13]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[12]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[11]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[10]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[9]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[8]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[7]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[6]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[5]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[31]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[30]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[29]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[28]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[27]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[26]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[25]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[24]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[23]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[22]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[21]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[20]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[19]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[18]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[17]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[16]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[15]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[14]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[13]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[12]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[11]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[10]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[9]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[8]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[7]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[6]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[5]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[31]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[30]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[29]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[28]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[27]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[26]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[25]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[24]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[23]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[22]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[21]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[20]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[19]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[18]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[17]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[16]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[15]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[14]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[13]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[12]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[11]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[10]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[9]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[8]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[7]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[6]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[5]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[31]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[30]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[29]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[28]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[27]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[26]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[25]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[24]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[23]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[22]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[21]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[20]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[19]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[18]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[17]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[16]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[15]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[14]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[13]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[12]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[11]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[10]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[9]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[8]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[7]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[6]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[5]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[31]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[30]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[29]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[28]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[27]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[26]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[25]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[24]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[23]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[22]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[21]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[20]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[19]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[18]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[17]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[16]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[15]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[14]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[13]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[12]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[11]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[10]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[9]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[8]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[7]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[6]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[5]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[31]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[30]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[29]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[28]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[27]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[26]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[25]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[24]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[23]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[22]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[21]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[20]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[19]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[18]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[17]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[16]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[15]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[14]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[13]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[12]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[11]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[10]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[9]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[8]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[7]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[6]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[5]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[31]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[30]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[29]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[28]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[27]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[26]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[25]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[24]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[23]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[22]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[21]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[20]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[19]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[18]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[17]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[16]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[15]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[14]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[13]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[12]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[11]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[10]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[9]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[8]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[7]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[6]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[5]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[31]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[30]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[29]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[28]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[27]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[26]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[25]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[24]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[23]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[22]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[21]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[20]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[19]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[18]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[17]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[16]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[15]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[14]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[13]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[12]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[11]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[10]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[9]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[8]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[7]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[6]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[5]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[31]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[30]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[29]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[28]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[27]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[26]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[25]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[24]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[23]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[22]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[21]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[20]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[19]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[18]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[17]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[16]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[15]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[14]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[13]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[12]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[11]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[10]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[9]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[8]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[7]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[6]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[5]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[31]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[30]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[29]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[28]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[27]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[26]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[25]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[24]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[23]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[22]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[21]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[20]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[19]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[18]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[17]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[16]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[15]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[14]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[13]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[12]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[11]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[10]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[9]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[8]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[7]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[6]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[5]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[31]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[30]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[29]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[28]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[27]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[26]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[25]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[24]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[23]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[22]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[21]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[20]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[19]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[18]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[17]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[16]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[15]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[14]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[13]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[12]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[11]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[10]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[9]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[8]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[7]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[6]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[5]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[31]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[30]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[29]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[28]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[27]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[26]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[25]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[24]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[23]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[22]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[21]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[20]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[19]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[18]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[17]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[16]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[15]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[14]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[13]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[12]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[11]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[10]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[9]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[8]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[7]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[6]" is missing source, defaulting to GND
    Warning (12110): Net "MuxReg2Out[5]" is missing source, defaulting to GND
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[0]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[1]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[2]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[3]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[4]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[5]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[6]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[7]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[8]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[9]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[10]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[11]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[12]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[13]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[14]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[15]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[16]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[17]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[18]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[19]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[20]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[21]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[22]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[23]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[24]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[25]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[26]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[27]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[28]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[29]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[30]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[31]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[0]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[1]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[2]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[3]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[4]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[5]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[6]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[7]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[8]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[9]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[10]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[11]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[12]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[13]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[14]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[15]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[16]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[17]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[18]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[19]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[20]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[21]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[22]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[23]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[24]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[25]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[26]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[27]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[28]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[29]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[30]" is permanently enabled
Warning: LATCH primitive "MuxALUSourceB:MAluSrcB|mux_out[31]" is permanently enabled
Warning: LATCH primitive "MuxRegDois:MRegDois|mux_out[0]" is permanently enabled
Warning: LATCH primitive "MuxRegDois:MRegDois|mux_out[1]" is permanently enabled
Warning: LATCH primitive "MuxRegDois:MRegDois|mux_out[2]" is permanently enabled
Warning: LATCH primitive "MuxRegDois:MRegDois|mux_out[3]" is permanently enabled
Warning: LATCH primitive "MuxRegDois:MRegDois|mux_out[4]" is permanently enabled
Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Latch MuxALUSourceA:MAluSrcA|mux_out[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|AluSrcA[0]
Warning: Latch MuxALUSourceA:MAluSrcA|mux_out[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|AluSrcA[0]
Warning: Latch MuxALUSourceA:MAluSrcA|mux_out[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|AluSrcA[0]
Warning: Latch MuxALUSourceA:MAluSrcA|mux_out[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|AluSrcA[0]
Warning: Latch MuxALUSourceA:MAluSrcA|mux_out[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|AluSrcA[0]
Warning: Latch MuxALUSourceA:MAluSrcA|mux_out[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|AluSrcA[0]
Warning: Latch MuxALUSourceA:MAluSrcA|mux_out[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|AluSrcA[0]
Warning: Latch MuxALUSourceA:MAluSrcA|mux_out[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|AluSrcA[0]
Warning: Latch MuxALUSourceA:MAluSrcA|mux_out[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|AluSrcA[0]
Warning: Latch MuxALUSourceA:MAluSrcA|mux_out[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|AluSrcA[0]
Warning: Latch MuxALUSourceA:MAluSrcA|mux_out[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|AluSrcA[0]
Warning: Latch MuxALUSourceA:MAluSrcA|mux_out[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|AluSrcA[0]
Warning: Latch MuxALUSourceA:MAluSrcA|mux_out[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|AluSrcA[0]
Warning: Latch MuxALUSourceA:MAluSrcA|mux_out[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|AluSrcA[0]
Warning: Latch MuxALUSourceA:MAluSrcA|mux_out[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|AluSrcA[0]
Warning: Latch MuxALUSourceA:MAluSrcA|mux_out[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|AluSrcA[0]
Warning: Latch MuxALUSourceA:MAluSrcA|mux_out[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|AluSrcA[0]
Warning: Latch MuxALUSourceA:MAluSrcA|mux_out[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|AluSrcA[0]
Warning: Latch MuxALUSourceA:MAluSrcA|mux_out[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|AluSrcA[0]
Warning: Latch MuxALUSourceA:MAluSrcA|mux_out[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|AluSrcA[0]
Warning: Latch MuxALUSourceA:MAluSrcA|mux_out[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|AluSrcA[0]
Warning: Latch MuxALUSourceA:MAluSrcA|mux_out[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|AluSrcA[0]
Warning: Latch MuxALUSourceA:MAluSrcA|mux_out[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|AluSrcA[0]
Warning: Latch MuxALUSourceA:MAluSrcA|mux_out[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|AluSrcA[0]
Warning: Latch MuxALUSourceA:MAluSrcA|mux_out[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|AluSrcA[0]
Warning: Latch MuxALUSourceA:MAluSrcA|mux_out[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|AluSrcA[0]
Warning: Latch MuxALUSourceA:MAluSrcA|mux_out[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|AluSrcA[0]
Warning: Latch MuxALUSourceA:MAluSrcA|mux_out[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|AluSrcA[0]
Warning: Latch MuxALUSourceA:MAluSrcA|mux_out[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|AluSrcA[0]
Warning: Latch MuxALUSourceA:MAluSrcA|mux_out[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|AluSrcA[0]
Warning: Latch MuxALUSourceA:MAluSrcA|mux_out[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|AluSrcA[0]
Warning: Latch MuxALUSourceA:MAluSrcA|mux_out[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|AluSrcA[0]
Warning: Latch MuxRegUm:MRegUm|mux_out[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MuxReg1[3]
Warning: Latch MuxRegUm:MRegUm|mux_out[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MuxReg1[2]
Warning: Latch MuxRegUm:MRegUm|mux_out[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MuxReg1[2]
Warning: Latch MuxRegUm:MRegUm|mux_out[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MuxReg1[0]
Warning: Latch MuxRegUm:MRegUm|mux_out[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MuxReg1[0]
Warning: Latch MuxRegUm:MRegUm|mux_out[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MuxReg1[2]
Warning: Latch MuxRegUm:MRegUm|mux_out[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MuxReg1[0]
Warning: Latch MuxRegUm:MRegUm|mux_out[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MuxReg1[0]
Warning: Latch MuxRegUm:MRegUm|mux_out[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MuxReg1[0]
Warning: Latch MuxRegUm:MRegUm|mux_out[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MuxReg1[2]
Warning: Latch MuxRegUm:MRegUm|mux_out[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MuxReg1[0]
Warning: Latch MuxRegUm:MRegUm|mux_out[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MuxReg1[0]
Warning: Latch MuxRegUm:MRegUm|mux_out[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MuxReg1[0]
Warning: Latch MuxRegUm:MRegUm|mux_out[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MuxReg1[0]
Warning: Latch MuxRegUm:MRegUm|mux_out[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MuxReg1[0]
Warning: Latch MuxRegUm:MRegUm|mux_out[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MuxReg1[0]
Warning: Latch MuxRegUm:MRegUm|mux_out[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MuxReg1[0]
Warning: Latch MuxRegUm:MRegUm|mux_out[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MuxReg1[0]
Warning: Latch MuxRegUm:MRegUm|mux_out[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MuxReg1[0]
Warning: Latch MuxRegUm:MRegUm|mux_out[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MuxReg1[0]
Warning: Latch MuxRegUm:MRegUm|mux_out[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MuxReg1[0]
Warning: Latch MuxRegUm:MRegUm|mux_out[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MuxReg1[0]
Warning: Latch MuxRegUm:MRegUm|mux_out[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MuxReg1[0]
Warning: Latch MuxRegUm:MRegUm|mux_out[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MuxReg1[0]
Warning: Latch MuxRegUm:MRegUm|mux_out[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MuxReg1[0]
Warning: Latch MuxRegUm:MRegUm|mux_out[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MuxReg1[0]
Warning: Latch MuxRegUm:MRegUm|mux_out[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MuxReg1[0]
Warning: Latch MuxRegUm:MRegUm|mux_out[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MuxReg1[0]
Warning: Latch MuxRegUm:MRegUm|mux_out[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MuxReg1[0]
Warning: Latch MuxRegUm:MRegUm|mux_out[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MuxReg1[0]
Warning: Latch MuxRegUm:MRegUm|mux_out[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MuxReg1[0]
Warning: Latch MuxRegUm:MRegUm|mux_out[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MuxReg1[0]
Warning: Latch MuxMDR:MMDR|mux_out[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MDRCtrl[0]
Warning: Latch MuxMDR:MMDR|mux_out[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MDRCtrl[0]
Warning: Latch MuxMDR:MMDR|mux_out[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MDRCtrl[0]
Warning: Latch MuxMDR:MMDR|mux_out[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MDRCtrl[0]
Warning: Latch MuxMDR:MMDR|mux_out[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MDRCtrl[0]
Warning: Latch MuxMDR:MMDR|mux_out[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MDRCtrl[0]
Warning: Latch MuxMDR:MMDR|mux_out[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MDRCtrl[0]
Warning: Latch MuxMDR:MMDR|mux_out[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MDRCtrl[0]
Warning: Latch MuxMDR:MMDR|mux_out[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MDRCtrl[0]
Warning: Latch MuxMDR:MMDR|mux_out[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MDRCtrl[0]
Warning: Latch MuxMDR:MMDR|mux_out[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MDRCtrl[0]
Warning: Latch MuxMDR:MMDR|mux_out[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MDRCtrl[0]
Warning: Latch MuxMDR:MMDR|mux_out[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MDRCtrl[0]
Warning: Latch MuxMDR:MMDR|mux_out[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MDRCtrl[0]
Warning: Latch MuxMDR:MMDR|mux_out[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MDRCtrl[0]
Warning: Latch MuxMDR:MMDR|mux_out[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MDRCtrl[0]
Warning: Latch MuxMDR:MMDR|mux_out[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MDRCtrl[0]
Warning: Latch MuxMDR:MMDR|mux_out[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MDRCtrl[0]
Warning: Latch MuxMDR:MMDR|mux_out[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MDRCtrl[0]
Warning: Latch MuxMDR:MMDR|mux_out[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MDRCtrl[0]
Warning: Latch MuxMDR:MMDR|mux_out[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MDRCtrl[0]
Warning: Latch MuxMDR:MMDR|mux_out[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MDRCtrl[0]
Warning: Latch MuxMDR:MMDR|mux_out[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MDRCtrl[0]
Warning: Latch MuxMDR:MMDR|mux_out[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|MDRCtrl[0]
Warning: Latch IorDMux:MIorD|mux_out[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|IorD[2]
Warning: Latch IorDMux:MIorD|mux_out[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|IorD[2]
Warning: Latch IorDMux:MIorD|mux_out[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|IorD[2]
Warning: Latch IorDMux:MIorD|mux_out[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|IorD[1]
Warning: Latch IorDMux:MIorD|mux_out[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|IorD[2]
Warning: Latch IorDMux:MIorD|mux_out[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|IorD[1]
Warning: Latch IorDMux:MIorD|mux_out[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|IorD[2]
Warning: Latch IorDMux:MIorD|mux_out[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|IorD[1]
Warning: Latch IorDMux:MIorD|mux_out[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|IorD[1]
Warning: Latch IorDMux:MIorD|mux_out[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|IorD[2]
Warning: Latch IorDMux:MIorD|mux_out[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|IorD[1]
Warning: Latch IorDMux:MIorD|mux_out[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|IorD[1]
Warning: Latch IorDMux:MIorD|mux_out[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|IorD[1]
Warning: Latch IorDMux:MIorD|mux_out[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|IorD[1]
Warning: Latch IorDMux:MIorD|mux_out[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|IorD[1]
Warning: Latch IorDMux:MIorD|mux_out[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|IorD[1]
Warning: Latch IorDMux:MIorD|mux_out[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|IorD[1]
Warning: Latch IorDMux:MIorD|mux_out[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|IorD[1]
Warning: Latch IorDMux:MIorD|mux_out[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|IorD[1]
Warning: Latch IorDMux:MIorD|mux_out[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|IorD[1]
Warning: Latch IorDMux:MIorD|mux_out[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|IorD[1]
Warning: Latch IorDMux:MIorD|mux_out[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|IorD[1]
Warning: Latch IorDMux:MIorD|mux_out[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|IorD[1]
Warning: Latch IorDMux:MIorD|mux_out[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|IorD[1]
Warning: Latch IorDMux:MIorD|mux_out[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|IorD[1]
Warning: Latch IorDMux:MIorD|mux_out[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|IorD[1]
Warning: Latch IorDMux:MIorD|mux_out[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|IorD[1]
Warning: Latch IorDMux:MIorD|mux_out[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|IorD[1]
Warning: Latch IorDMux:MIorD|mux_out[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|IorD[1]
Warning: Latch IorDMux:MIorD|mux_out[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|IorD[1]
Warning: Latch IorDMux:MIorD|mux_out[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|IorD[1]
Warning: Latch IorDMux:MIorD|mux_out[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|IorD[1]
Warning: Latch MuxBigMux:MBigMux|mux_out[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|BigMux[1]
Warning: Latch MuxBigMux:MBigMux|mux_out[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|BigMux[1]
Warning: Latch MuxBigMux:MBigMux|mux_out[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|BigMux[1]
Warning: Latch MuxBigMux:MBigMux|mux_out[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|BigMux[1]
Warning: Latch MuxBigMux:MBigMux|mux_out[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|BigMux[1]
Warning: Latch MuxBigMux:MBigMux|mux_out[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|BigMux[1]
Warning: Latch MuxBigMux:MBigMux|mux_out[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|BigMux[1]
Warning: Latch MuxBigMux:MBigMux|mux_out[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|BigMux[1]
Warning: Latch MuxBigMux:MBigMux|mux_out[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|BigMux[1]
Warning: Latch MuxBigMux:MBigMux|mux_out[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|BigMux[1]
Warning: Latch MuxBigMux:MBigMux|mux_out[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|BigMux[1]
Warning: Latch MuxBigMux:MBigMux|mux_out[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|BigMux[1]
Warning: Latch MuxBigMux:MBigMux|mux_out[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|BigMux[1]
Warning: Latch MuxBigMux:MBigMux|mux_out[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|BigMux[1]
Warning: Latch MuxBigMux:MBigMux|mux_out[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|BigMux[1]
Warning: Latch MuxBigMux:MBigMux|mux_out[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|BigMux[1]
Warning: Latch MuxBigMux:MBigMux|mux_out[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|BigMux[1]
Warning: Latch MuxBigMux:MBigMux|mux_out[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|BigMux[1]
Warning: Latch MuxBigMux:MBigMux|mux_out[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|BigMux[1]
Warning: Latch MuxBigMux:MBigMux|mux_out[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|BigMux[1]
Warning: Latch MuxBigMux:MBigMux|mux_out[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|BigMux[1]
Warning: Latch MuxBigMux:MBigMux|mux_out[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|BigMux[1]
Warning: Latch MuxBigMux:MBigMux|mux_out[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|BigMux[1]
Warning: Latch MuxBigMux:MBigMux|mux_out[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|BigMux[1]
Warning: Latch MuxBigMux:MBigMux|mux_out[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|BigMux[1]
Warning: Latch MuxBigMux:MBigMux|mux_out[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|BigMux[1]
Warning: Latch MuxBigMux:MBigMux|mux_out[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|BigMux[1]
Warning: Latch MuxBigMux:MBigMux|mux_out[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|BigMux[1]
Warning: Latch MuxBigMux:MBigMux|mux_out[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|BigMux[1]
Warning: Latch MuxBigMux:MBigMux|mux_out[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|BigMux[1]
Warning: Latch MuxBigMux:MBigMux|mux_out[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|BigMux[1]
Warning: Latch MuxBigMux:MBigMux|mux_out[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controle:controle|BigMux[1]
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "Reg2[5]" is stuck at GND
    Warning (13410): Pin "Reg2[6]" is stuck at GND
    Warning (13410): Pin "Reg2[7]" is stuck at GND
    Warning (13410): Pin "Reg2[8]" is stuck at GND
    Warning (13410): Pin "Reg2[9]" is stuck at GND
    Warning (13410): Pin "Reg2[10]" is stuck at GND
    Warning (13410): Pin "Reg2[11]" is stuck at GND
    Warning (13410): Pin "Reg2[12]" is stuck at GND
    Warning (13410): Pin "Reg2[13]" is stuck at GND
    Warning (13410): Pin "Reg2[14]" is stuck at GND
    Warning (13410): Pin "Reg2[15]" is stuck at GND
    Warning (13410): Pin "Reg2[16]" is stuck at GND
    Warning (13410): Pin "Reg2[17]" is stuck at GND
    Warning (13410): Pin "Reg2[18]" is stuck at GND
    Warning (13410): Pin "Reg2[19]" is stuck at GND
    Warning (13410): Pin "Reg2[20]" is stuck at GND
    Warning (13410): Pin "Reg2[21]" is stuck at GND
    Warning (13410): Pin "Reg2[22]" is stuck at GND
    Warning (13410): Pin "Reg2[23]" is stuck at GND
    Warning (13410): Pin "Reg2[24]" is stuck at GND
    Warning (13410): Pin "Reg2[25]" is stuck at GND
    Warning (13410): Pin "Reg2[26]" is stuck at GND
    Warning (13410): Pin "Reg2[27]" is stuck at GND
    Warning (13410): Pin "Reg2[28]" is stuck at GND
    Warning (13410): Pin "Reg2[29]" is stuck at GND
    Warning (13410): Pin "Reg2[30]" is stuck at GND
    Warning (13410): Pin "Reg2[31]" is stuck at GND
    Warning (13410): Pin "OverControle" is stuck at GND
    Warning (13410): Pin "SaE" is stuck at GND
    Warning (13410): Pin "n[5]" is stuck at GND
Info: Generated suppressed messages file C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/ProjetoHw.map.smsg
Info: Implemented 5312 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 765 output pins
    Info: Implemented 4513 logic cells
    Info: Implemented 32 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1223 warnings
    Info: Peak virtual memory: 291 megabytes
    Info: Processing ended: Fri Nov 13 20:15:50 2015
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Victor M/Downloads/Projeto de hardware/Projeto de hardware/ProjetoHw.map.smsg.


