
Selected circuits
===================
 - **Circuit**: 7-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and wce parameters
 - **References**: 
  - V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, "Design of power-efficient approximate multipliers for approximate artificial neural networks," 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: [10.1145/2966986.2967021](https://dx.doi.org/10.1145/2966986.2967021)


Parameters of selected circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| mul7u_pwr_0_277_wce_00_0000 | 0.00% | 0% | 0.00% | 0% | 0.00 |  [[Verilog generic](mul7u_pwr_0_277_wce_00_0000_gen.v)] [[Verilog PDK45](mul7u_pwr_0_277_wce_00_0000_pdk45.v)]  [[C](mul7u_pwr_0_277_wce_00_0000.c)] |
| mul7u_pwr_0_252_wce_00_0916 | 0.03% | 0.092% | 82.61% | 0.98% | 39.53 |  [[Verilog generic](mul7u_pwr_0_252_wce_00_0916_gen.v)] [[Verilog PDK45](mul7u_pwr_0_252_wce_00_0916_pdk45.v)]  [[C](mul7u_pwr_0_252_wce_00_0916.c)] |
| mul7u_pwr_0_235_wce_00_1892 | 0.051% | 0.19% | 87.35% | 1.4% | 115.41 |  [[Verilog generic](mul7u_pwr_0_235_wce_00_1892_gen.v)] [[Verilog PDK45](mul7u_pwr_0_235_wce_00_1892_pdk45.v)]  [[C](mul7u_pwr_0_235_wce_00_1892.c)] |
| mul7u_pwr_0_193_wce_00_4761 | 0.14% | 0.48% | 94.74% | 4.1% | 817.13 |  [[Verilog generic](mul7u_pwr_0_193_wce_00_4761_gen.v)] [[Verilog PDK45](mul7u_pwr_0_193_wce_00_4761_pdk45.v)]  [[C](mul7u_pwr_0_193_wce_00_4761.c)] |
| mul7u_pwr_0_173_wce_00_9399 | 0.27% | 0.94% | 95.21% | 5.6% | 3099.10 |  [[Verilog generic](mul7u_pwr_0_173_wce_00_9399_gen.v)] [[Verilog PDK45](mul7u_pwr_0_173_wce_00_9399_pdk45.v)]  [[C](mul7u_pwr_0_173_wce_00_9399.c)] |
| mul7u_pwr_0_161_wce_00_9888 | 0.24% | 0.99% | 95.40% | 5.3% | 2487.35 |  [[Verilog generic](mul7u_pwr_0_161_wce_00_9888_gen.v)] [[Verilog PDK45](mul7u_pwr_0_161_wce_00_9888_pdk45.v)]  [[C](mul7u_pwr_0_161_wce_00_9888.c)] |
| mul7u_pwr_0_123_wce_01_9348 | 0.46% | 1.9% | 97.53% | 10% | 8789.17 |  [[Verilog generic](mul7u_pwr_0_123_wce_01_9348_gen.v)] [[Verilog PDK45](mul7u_pwr_0_123_wce_01_9348_pdk45.v)]  [[C](mul7u_pwr_0_123_wce_01_9348.c)] |
| mul7u_pwr_0_065_wce_04_9561 | 1.13% | 5.% | 98.23% | 18% | 54026.66 |  [[Verilog generic](mul7u_pwr_0_065_wce_04_9561_gen.v)] [[Verilog PDK45](mul7u_pwr_0_065_wce_04_9561_pdk45.v)]  [[C](mul7u_pwr_0_065_wce_04_9561.c)] |
| mul7u_pwr_0_034_wce_09_8694 | 2.27% | 9.9% | 98.31% | 28% | 215095.42 |  [[Verilog generic](mul7u_pwr_0_034_wce_09_8694_gen.v)] [[Verilog PDK45](mul7u_pwr_0_034_wce_09_8694_pdk45.v)]  [[C](mul7u_pwr_0_034_wce_09_8694.c)] |
| mul7u_pwr_0_007_wce_19_0491 | 5.09% | 19% | 98.41% | 47% | 1110711.75 |  [[Verilog generic](mul7u_pwr_0_007_wce_19_0491_gen.v)] [[Verilog PDK45](mul7u_pwr_0_007_wce_19_0491_pdk45.v)]  [[C](mul7u_pwr_0_007_wce_19_0491.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)
             