{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542845930902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542845930915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 16:18:50 2018 " "Processing started: Wed Nov 21 16:18:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542845930915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542845930915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TPfinalelectro3 -c TPfinalelectro3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TPfinalelectro3 -c TPfinalelectro3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542845930915 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542845931947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542845931947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro_all.v 3 3 " "Found 3 design units, including 3 entities, in source file cronometro_all.v" { { "Info" "ISGN_ENTITY_NAME" "1 cronometro " "Found entity 1: cronometro" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542845948709 ""} { "Info" "ISGN_ENTITY_NAME" "2 upcountto9 " "Found entity 2: upcountto9" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542845948709 ""} { "Info" "ISGN_ENTITY_NAME" "3 upcountto6 " "Found entity 3: upcountto6" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542845948709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542845948709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_segments.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_segments.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_segments " "Found entity 1: bin_to_segments" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542845948716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542845948716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_enable " "Found entity 1: fsm_enable" {  } { { "fsm_enable.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/fsm_enable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542845948724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542845948724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga640x480.v 1 1 " "Found 1 design units, including 1 entities, in source file vga640x480.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_display " "Found entity 1: vga_display" {  } { { "vga640x480.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/vga640x480.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542845948731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542845948731 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "tpf.v(174) " "Verilog HDL Module Instantiation warning at tpf.v(174): ignored dangling comma in List of Port Connections" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 174 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1542845948738 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "tpf.v(187) " "Verilog HDL Module Instantiation warning at tpf.v(187): ignored dangling comma in List of Port Connections" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 187 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1542845948739 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "tpf.v(200) " "Verilog HDL Module Instantiation warning at tpf.v(200): ignored dangling comma in List of Port Connections" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 200 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1542845948739 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "tpf.v(213) " "Verilog HDL Module Instantiation warning at tpf.v(213): ignored dangling comma in List of Port Connections" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 213 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1542845948739 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "tpf.v(226) " "Verilog HDL Module Instantiation warning at tpf.v(226): ignored dangling comma in List of Port Connections" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 226 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1542845948739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tpf.v 1 1 " "Found 1 design units, including 1 entities, in source file tpf.v" { { "Info" "ISGN_ENTITY_NAME" "1 tpf " "Found entity 1: tpf" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542845948740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542845948740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_boton.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_boton.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_boton " "Found entity 1: fsm_boton" {  } { { "fsm_boton.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/fsm_boton.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542845948747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542845948747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentassignment.v 1 1 " "Found 1 design units, including 1 entities, in source file segmentassignment.v" { { "Info" "ISGN_ENTITY_NAME" "1 segmentAssignment " "Found entity 1: segmentAssignment" {  } { { "segmentAssignment.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/segmentAssignment.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542845948754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542845948754 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clockdivider.v(16) " "Verilog HDL information at clockdivider.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "clockdivider.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/clockdivider.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1542845948760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockdivider " "Found entity 1: clockdivider" {  } { { "clockdivider.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/clockdivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542845948762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542845948762 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cm0 cronometro_all.v(10) " "Verilog HDL Implicit Net warning at cronometro_all.v(10): created implicit net for \"cm0\"" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542845948762 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tpf " "Elaborating entity \"tpf\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542845948841 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 tpf.v(230) " "Verilog HDL assignment warning at tpf.v(230): truncated value with size 32 to match size of target (16)" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542845948844 "|tpf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tpf.v(232) " "Verilog HDL assignment warning at tpf.v(232): truncated value with size 32 to match size of target (1)" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542845948844 "|tpf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tpf.v(233) " "Verilog HDL assignment warning at tpf.v(233): truncated value with size 32 to match size of target (1)" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542845948844 "|tpf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tpf.v(234) " "Verilog HDL assignment warning at tpf.v(234): truncated value with size 32 to match size of target (1)" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542845948845 "|tpf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tpf.v(235) " "Verilog HDL assignment warning at tpf.v(235): truncated value with size 32 to match size of target (1)" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542845948845 "|tpf"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_Ro\[3\] tpf.v(7) " "Output port \"VGA_Ro\[3\]\" at tpf.v(7) has no driver" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542845948845 "|tpf"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_Ro\[1..0\] tpf.v(7) " "Output port \"VGA_Ro\[1..0\]\" at tpf.v(7) has no driver" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542845948845 "|tpf"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_Go\[2..0\] tpf.v(8) " "Output port \"VGA_Go\[2..0\]\" at tpf.v(8) has no driver" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542845948845 "|tpf"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_Bo\[3..0\] tpf.v(10) " "Output port \"VGA_Bo\[3..0\]\" at tpf.v(10) has no driver" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542845948845 "|tpf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockdivider clockdivider:vga_clockinst " "Elaborating entity \"clockdivider\" for hierarchy \"clockdivider:vga_clockinst\"" {  } { { "tpf.v" "vga_clockinst" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542845948847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_display vga_display:displayinst " "Elaborating entity \"vga_display\" for hierarchy \"vga_display:displayinst\"" {  } { { "tpf.v" "displayinst" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542845948852 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga640x480.v(32) " "Verilog HDL assignment warning at vga640x480.v(32): truncated value with size 32 to match size of target (10)" {  } { { "vga640x480.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/vga640x480.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542845948853 "|tpf|vga_display:displayinst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga640x480.v(33) " "Verilog HDL assignment warning at vga640x480.v(33): truncated value with size 32 to match size of target (9)" {  } { { "vga640x480.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/vga640x480.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542845948854 "|tpf|vga_display:displayinst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga640x480.v(50) " "Verilog HDL assignment warning at vga640x480.v(50): truncated value with size 32 to match size of target (10)" {  } { { "vga640x480.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/vga640x480.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542845948854 "|tpf|vga_display:displayinst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga640x480.v(53) " "Verilog HDL assignment warning at vga640x480.v(53): truncated value with size 32 to match size of target (10)" {  } { { "vga640x480.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/vga640x480.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542845948854 "|tpf|vga_display:displayinst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_boton fsm_boton:inst8 " "Elaborating entity \"fsm_boton\" for hierarchy \"fsm_boton:inst8\"" {  } { { "tpf.v" "inst8" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542845948856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_enable fsm_enable:inst6 " "Elaborating entity \"fsm_enable\" for hierarchy \"fsm_enable:inst6\"" {  } { { "tpf.v" "inst6" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542845948860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cronometro cronometro:inst0 " "Elaborating entity \"cronometro\" for hierarchy \"cronometro:inst0\"" {  } { { "tpf.v" "inst0" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542845948888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcountto9 cronometro:inst0\|upcountto9:upcountto9_s0 " "Elaborating entity \"upcountto9\" for hierarchy \"cronometro:inst0\|upcountto9:upcountto9_s0\"" {  } { { "cronometro_all.v" "upcountto9_s0" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542845948910 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cronometro_all.v(33) " "Verilog HDL assignment warning at cronometro_all.v(33): truncated value with size 32 to match size of target (4)" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542845948910 "|tpf|cronometro:inst0|upcountto9:upcountto9_s0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcountto6 cronometro:inst0\|upcountto6:upcountto6_s1 " "Elaborating entity \"upcountto6\" for hierarchy \"cronometro:inst0\|upcountto6:upcountto6_s1\"" {  } { { "cronometro_all.v" "upcountto6_s1" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542845948933 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cronometro_all.v(60) " "Verilog HDL assignment warning at cronometro_all.v(60): truncated value with size 32 to match size of target (4)" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542845948933 "|tpf|cronometro:inst0|upcountto6:upcountto6_s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_segments bin_to_segments:inst1 " "Elaborating entity \"bin_to_segments\" for hierarchy \"bin_to_segments:inst1\"" {  } { { "tpf.v" "inst1" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542845948962 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bin_to_segments.v(13) " "Verilog HDL Case Statement warning at bin_to_segments.v(13): incomplete case statement has no default case item" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1542845948963 "|tpf|bin_to_segments:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segments bin_to_segments.v(13) " "Verilog HDL Always Construct warning at bin_to_segments.v(13): inferring latch(es) for variable \"segments\", which holds its previous value in one or more paths through the always construct" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542845948964 "|tpf|bin_to_segments:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[0\] bin_to_segments.v(13) " "Inferred latch for \"segments\[0\]\" at bin_to_segments.v(13)" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542845948964 "|tpf|bin_to_segments:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[1\] bin_to_segments.v(13) " "Inferred latch for \"segments\[1\]\" at bin_to_segments.v(13)" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542845948964 "|tpf|bin_to_segments:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[2\] bin_to_segments.v(13) " "Inferred latch for \"segments\[2\]\" at bin_to_segments.v(13)" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542845948964 "|tpf|bin_to_segments:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[3\] bin_to_segments.v(13) " "Inferred latch for \"segments\[3\]\" at bin_to_segments.v(13)" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542845948964 "|tpf|bin_to_segments:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[4\] bin_to_segments.v(13) " "Inferred latch for \"segments\[4\]\" at bin_to_segments.v(13)" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542845948965 "|tpf|bin_to_segments:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[5\] bin_to_segments.v(13) " "Inferred latch for \"segments\[5\]\" at bin_to_segments.v(13)" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542845948965 "|tpf|bin_to_segments:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[6\] bin_to_segments.v(13) " "Inferred latch for \"segments\[6\]\" at bin_to_segments.v(13)" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542845948965 "|tpf|bin_to_segments:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentAssignment segmentAssignment:hoursinst " "Elaborating entity \"segmentAssignment\" for hierarchy \"segmentAssignment:hoursinst\"" {  } { { "tpf.v" "hoursinst" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542845948990 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 segmentAssignment.v(21) " "Verilog HDL assignment warning at segmentAssignment.v(21): truncated value with size 32 to match size of target (1)" {  } { { "segmentAssignment.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/segmentAssignment.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542845948993 "|tpf|segmentAssignment:hoursinst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 segmentAssignment.v(22) " "Verilog HDL assignment warning at segmentAssignment.v(22): truncated value with size 32 to match size of target (1)" {  } { { "segmentAssignment.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/segmentAssignment.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542845948994 "|tpf|segmentAssignment:hoursinst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 segmentAssignment.v(23) " "Verilog HDL assignment warning at segmentAssignment.v(23): truncated value with size 32 to match size of target (1)" {  } { { "segmentAssignment.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/segmentAssignment.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542845948995 "|tpf|segmentAssignment:hoursinst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 segmentAssignment.v(24) " "Verilog HDL assignment warning at segmentAssignment.v(24): truncated value with size 32 to match size of target (1)" {  } { { "segmentAssignment.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/segmentAssignment.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542845948996 "|tpf|segmentAssignment:hoursinst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 segmentAssignment.v(25) " "Verilog HDL assignment warning at segmentAssignment.v(25): truncated value with size 32 to match size of target (1)" {  } { { "segmentAssignment.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/segmentAssignment.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542845948996 "|tpf|segmentAssignment:hoursinst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 segmentAssignment.v(26) " "Verilog HDL assignment warning at segmentAssignment.v(26): truncated value with size 32 to match size of target (1)" {  } { { "segmentAssignment.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/segmentAssignment.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542845948997 "|tpf|segmentAssignment:hoursinst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 segmentAssignment.v(27) " "Verilog HDL assignment warning at segmentAssignment.v(27): truncated value with size 32 to match size of target (1)" {  } { { "segmentAssignment.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/segmentAssignment.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542845948997 "|tpf|segmentAssignment:hoursinst"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[6\] " "Net \"hoursd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[5\] " "Net \"hoursd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[4\] " "Net \"hoursd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[6\] " "Net \"mindecd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[5\] " "Net \"mindecd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[4\] " "Net \"mindecd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[6\] " "Net \"mind\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[5\] " "Net \"mind\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[4\] " "Net \"mind\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[6\] " "Net \"secdecd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[5\] " "Net \"secdecd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[4\] " "Net \"secdecd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[6\] " "Net \"secd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[5\] " "Net \"secd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[4\] " "Net \"secd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949102 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1542845949102 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[6\] " "Net \"hoursd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[5\] " "Net \"hoursd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[4\] " "Net \"hoursd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[6\] " "Net \"mindecd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[5\] " "Net \"mindecd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[4\] " "Net \"mindecd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[6\] " "Net \"mind\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[5\] " "Net \"mind\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[4\] " "Net \"mind\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[6\] " "Net \"secdecd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[5\] " "Net \"secdecd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[4\] " "Net \"secdecd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[6\] " "Net \"secd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[5\] " "Net \"secd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949103 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[4\] " "Net \"secd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949103 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1542845949103 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[6\] " "Net \"hoursd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[5\] " "Net \"hoursd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[4\] " "Net \"hoursd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[6\] " "Net \"mindecd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[5\] " "Net \"mindecd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[4\] " "Net \"mindecd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[6\] " "Net \"mind\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[5\] " "Net \"mind\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[4\] " "Net \"mind\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[6\] " "Net \"secdecd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[5\] " "Net \"secdecd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[4\] " "Net \"secdecd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[6\] " "Net \"secd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[5\] " "Net \"secd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[4\] " "Net \"secd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949104 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1542845949104 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[6\] " "Net \"hoursd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[5\] " "Net \"hoursd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[4\] " "Net \"hoursd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[6\] " "Net \"mindecd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[5\] " "Net \"mindecd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[4\] " "Net \"mindecd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[6\] " "Net \"mind\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[5\] " "Net \"mind\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[4\] " "Net \"mind\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[6\] " "Net \"secdecd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[5\] " "Net \"secdecd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[4\] " "Net \"secdecd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[6\] " "Net \"secd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[5\] " "Net \"secd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[4\] " "Net \"secd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949106 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1542845949106 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[6\] " "Net \"hoursd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[5\] " "Net \"hoursd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[4\] " "Net \"hoursd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[6\] " "Net \"mindecd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[5\] " "Net \"mindecd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[4\] " "Net \"mindecd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[6\] " "Net \"mind\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[5\] " "Net \"mind\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[4\] " "Net \"mind\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[6\] " "Net \"secdecd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[5\] " "Net \"secdecd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[4\] " "Net \"secdecd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[6\] " "Net \"secd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[5\] " "Net \"secd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949107 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[4\] " "Net \"secd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949107 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1542845949107 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[6\] " "Net \"hoursd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[5\] " "Net \"hoursd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[4\] " "Net \"hoursd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[6\] " "Net \"mindecd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[5\] " "Net \"mindecd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[4\] " "Net \"mindecd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[6\] " "Net \"mind\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[5\] " "Net \"mind\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[4\] " "Net \"mind\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[6\] " "Net \"secdecd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[5\] " "Net \"secdecd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[4\] " "Net \"secdecd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[6\] " "Net \"secd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[5\] " "Net \"secd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[4\] " "Net \"secd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949109 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1542845949109 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[6\] " "Net \"hoursd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[5\] " "Net \"hoursd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hoursd\[4\] " "Net \"hoursd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "hoursd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[6\] " "Net \"mindecd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[5\] " "Net \"mindecd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mindecd\[4\] " "Net \"mindecd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mindecd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[6\] " "Net \"mind\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[5\] " "Net \"mind\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mind\[4\] " "Net \"mind\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "mind\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 93 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[6\] " "Net \"secdecd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[5\] " "Net \"secdecd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secdecd\[4\] " "Net \"secdecd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secdecd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[6\] " "Net \"secd\[6\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[6\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[5\] " "Net \"secd\[5\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[5\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "secd\[4\] " "Net \"secd\[4\]\" is missing source, defaulting to GND" {  } { { "tpf.v" "secd\[4\]" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 95 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542845949110 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1542845949110 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1542845950329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst5\|segments\[6\] " "Latch bin_to_segments:inst5\|segments\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950347 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst5\|segments\[5\] " "Latch bin_to_segments:inst5\|segments\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[2\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[2\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950347 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst5\|segments\[4\] " "Latch bin_to_segments:inst5\|segments\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[2\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[2\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950347 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst5\|segments\[3\] " "Latch bin_to_segments:inst5\|segments\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950347 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst5\|segments\[2\] " "Latch bin_to_segments:inst5\|segments\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[2\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[2\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950348 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst5\|segments\[1\] " "Latch bin_to_segments:inst5\|segments\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950348 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst5\|segments\[0\] " "Latch bin_to_segments:inst5\|segments\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950348 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst4\|segments\[6\] " "Latch bin_to_segments:inst4\|segments\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto6:upcountto6_m1\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto6:upcountto6_m1\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950348 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst4\|segments\[5\] " "Latch bin_to_segments:inst4\|segments\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto6:upcountto6_m1\|Salida\[2\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto6:upcountto6_m1\|Salida\[2\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950348 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst4\|segments\[4\] " "Latch bin_to_segments:inst4\|segments\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto6:upcountto6_m1\|Salida\[2\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto6:upcountto6_m1\|Salida\[2\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950348 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst4\|segments\[3\] " "Latch bin_to_segments:inst4\|segments\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto6:upcountto6_m1\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto6:upcountto6_m1\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950349 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst4\|segments\[2\] " "Latch bin_to_segments:inst4\|segments\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto6:upcountto6_m1\|Salida\[2\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto6:upcountto6_m1\|Salida\[2\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950349 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst4\|segments\[1\] " "Latch bin_to_segments:inst4\|segments\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto6:upcountto6_m1\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto6:upcountto6_m1\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950349 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst4\|segments\[0\] " "Latch bin_to_segments:inst4\|segments\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto6:upcountto6_m1\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto6:upcountto6_m1\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950349 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst3\|segments\[6\] " "Latch bin_to_segments:inst3\|segments\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950349 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst3\|segments\[5\] " "Latch bin_to_segments:inst3\|segments\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[2\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[2\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950349 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst3\|segments\[4\] " "Latch bin_to_segments:inst3\|segments\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[2\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[2\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950350 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst3\|segments\[3\] " "Latch bin_to_segments:inst3\|segments\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950350 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst3\|segments\[2\] " "Latch bin_to_segments:inst3\|segments\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[2\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[2\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950350 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst3\|segments\[1\] " "Latch bin_to_segments:inst3\|segments\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950350 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst3\|segments\[0\] " "Latch bin_to_segments:inst3\|segments\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950350 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst2\|segments\[6\] " "Latch bin_to_segments:inst2\|segments\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto6:upcountto6_s1\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto6:upcountto6_s1\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950350 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst2\|segments\[5\] " "Latch bin_to_segments:inst2\|segments\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto6:upcountto6_s1\|Salida\[2\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto6:upcountto6_s1\|Salida\[2\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950351 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst2\|segments\[4\] " "Latch bin_to_segments:inst2\|segments\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto6:upcountto6_s1\|Salida\[2\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto6:upcountto6_s1\|Salida\[2\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950351 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst2\|segments\[3\] " "Latch bin_to_segments:inst2\|segments\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto6:upcountto6_s1\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto6:upcountto6_s1\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950351 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst2\|segments\[2\] " "Latch bin_to_segments:inst2\|segments\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto6:upcountto6_s1\|Salida\[2\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto6:upcountto6_s1\|Salida\[2\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950351 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst2\|segments\[1\] " "Latch bin_to_segments:inst2\|segments\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto6:upcountto6_s1\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto6:upcountto6_s1\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950351 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst2\|segments\[0\] " "Latch bin_to_segments:inst2\|segments\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto6:upcountto6_s1\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto6:upcountto6_s1\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950351 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst1\|segments\[6\] " "Latch bin_to_segments:inst1\|segments\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950352 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst1\|segments\[5\] " "Latch bin_to_segments:inst1\|segments\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[2\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[2\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950352 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst1\|segments\[4\] " "Latch bin_to_segments:inst1\|segments\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[2\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[2\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950352 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst1\|segments\[3\] " "Latch bin_to_segments:inst1\|segments\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950352 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst1\|segments\[2\] " "Latch bin_to_segments:inst1\|segments\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[2\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[2\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950352 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst1\|segments\[1\] " "Latch bin_to_segments:inst1\|segments\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950352 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bin_to_segments:inst1\|segments\[0\] " "Latch bin_to_segments:inst1\|segments\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\] " "Ports D and ENA on the latch are fed by the same signal cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542845950353 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542845950353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_to_segments:inst4\|segments\[6\] " "LATCH primitive \"bin_to_segments:inst4\|segments\[6\]\" is permanently enabled" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542845950580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_to_segments:inst4\|segments\[5\] " "LATCH primitive \"bin_to_segments:inst4\|segments\[5\]\" is permanently enabled" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542845950580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_to_segments:inst4\|segments\[4\] " "LATCH primitive \"bin_to_segments:inst4\|segments\[4\]\" is permanently enabled" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542845950580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_to_segments:inst4\|segments\[3\] " "LATCH primitive \"bin_to_segments:inst4\|segments\[3\]\" is permanently enabled" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542845950580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_to_segments:inst4\|segments\[2\] " "LATCH primitive \"bin_to_segments:inst4\|segments\[2\]\" is permanently enabled" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542845950580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_to_segments:inst4\|segments\[1\] " "LATCH primitive \"bin_to_segments:inst4\|segments\[1\]\" is permanently enabled" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542845950580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_to_segments:inst4\|segments\[0\] " "LATCH primitive \"bin_to_segments:inst4\|segments\[0\]\" is permanently enabled" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542845950580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_to_segments:inst2\|segments\[6\] " "LATCH primitive \"bin_to_segments:inst2\|segments\[6\]\" is permanently enabled" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542845950580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_to_segments:inst2\|segments\[5\] " "LATCH primitive \"bin_to_segments:inst2\|segments\[5\]\" is permanently enabled" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542845950580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_to_segments:inst2\|segments\[4\] " "LATCH primitive \"bin_to_segments:inst2\|segments\[4\]\" is permanently enabled" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542845950580 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_to_segments:inst2\|segments\[3\] " "LATCH primitive \"bin_to_segments:inst2\|segments\[3\]\" is permanently enabled" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542845950581 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_to_segments:inst2\|segments\[2\] " "LATCH primitive \"bin_to_segments:inst2\|segments\[2\]\" is permanently enabled" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542845950581 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_to_segments:inst2\|segments\[1\] " "LATCH primitive \"bin_to_segments:inst2\|segments\[1\]\" is permanently enabled" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542845950581 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_to_segments:inst2\|segments\[0\] " "LATCH primitive \"bin_to_segments:inst2\|segments\[0\]\" is permanently enabled" {  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542845950581 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_Ro\[0\] GND " "Pin \"VGA_Ro\[0\]\" is stuck at GND" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542845950650 "|tpf|VGA_Ro[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_Ro\[1\] GND " "Pin \"VGA_Ro\[1\]\" is stuck at GND" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542845950650 "|tpf|VGA_Ro[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_Ro\[3\] GND " "Pin \"VGA_Ro\[3\]\" is stuck at GND" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542845950650 "|tpf|VGA_Ro[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_Go\[0\] GND " "Pin \"VGA_Go\[0\]\" is stuck at GND" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542845950650 "|tpf|VGA_Go[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_Go\[1\] GND " "Pin \"VGA_Go\[1\]\" is stuck at GND" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542845950650 "|tpf|VGA_Go[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_Go\[2\] GND " "Pin \"VGA_Go\[2\]\" is stuck at GND" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542845950650 "|tpf|VGA_Go[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_Bo\[0\] GND " "Pin \"VGA_Bo\[0\]\" is stuck at GND" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542845950650 "|tpf|VGA_Bo[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_Bo\[1\] GND " "Pin \"VGA_Bo\[1\]\" is stuck at GND" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542845950650 "|tpf|VGA_Bo[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_Bo\[2\] GND " "Pin \"VGA_Bo\[2\]\" is stuck at GND" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542845950650 "|tpf|VGA_Bo[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_Bo\[3\] GND " "Pin \"VGA_Bo\[3\]\" is stuck at GND" {  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542845950650 "|tpf|VGA_Bo[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1542845950650 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542845950816 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/output_files/TPfinalelectro3.map.smsg " "Generated suppressed messages file C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/output_files/TPfinalelectro3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542845951919 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542845952226 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542845952226 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "391 " "Implemented 391 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542845952455 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542845952455 ""} { "Info" "ICUT_CUT_TM_LCELLS" "371 " "Implemented 371 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542845952455 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542845952455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 239 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 239 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542845952519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 16:19:12 2018 " "Processing ended: Wed Nov 21 16:19:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542845952519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542845952519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542845952519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542845952519 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1542845955084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542845955092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 16:19:13 2018 " "Processing started: Wed Nov 21 16:19:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542845955092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1542845955092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TPfinalelectro3 -c TPfinalelectro3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TPfinalelectro3 -c TPfinalelectro3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1542845955092 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1542845956667 ""}
{ "Info" "0" "" "Project  = TPfinalelectro3" {  } {  } 0 0 "Project  = TPfinalelectro3" 0 0 "Fitter" 0 0 1542845956669 ""}
{ "Info" "0" "" "Revision = TPfinalelectro3" {  } {  } 0 0 "Revision = TPfinalelectro3" 0 0 "Fitter" 0 0 1542845956669 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1542845956812 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1542845956813 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TPfinalelectro3 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"TPfinalelectro3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1542845956828 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542845956932 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542845956932 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542845957295 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1542845957312 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542845958093 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542845958093 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542845958093 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1542845958093 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/" { { 0 { 0 ""} 0 725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542845958098 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/" { { 0 { 0 ""} 0 727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542845958098 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/" { { 0 { 0 ""} 0 729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542845958098 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542845958098 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/" { { 0 { 0 ""} 0 733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542845958098 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1542845958098 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1542845958102 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "The Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1542845959027 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TPfinalelectro3.sdc " "Synopsys Design Constraints File file not found: 'TPfinalelectro3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1542845959028 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1542845959029 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1542845959037 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1542845959039 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1542845959040 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLK~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542845959096 ""}  } { { "tpf.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/tpf.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542845959096 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bin_to_segments:inst1\|Mux7~0  " "Automatically promoted node bin_to_segments:inst1\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542845959096 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542845959096 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bin_to_segments:inst3\|Mux7~0  " "Automatically promoted node bin_to_segments:inst3\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542845959096 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542845959096 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bin_to_segments:inst5\|Mux7~0  " "Automatically promoted node bin_to_segments:inst5\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542845959096 ""}  } { { "bin_to_segments.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/bin_to_segments.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542845959096 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cronometro:inst0\|upcountto9:upcountto9_m0\|carry  " "Automatically promoted node cronometro:inst0\|upcountto9:upcountto9_m0\|carry " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542845959096 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cronometro:inst0\|upcountto9:upcountto9_m0\|carry~0 " "Destination node cronometro:inst0\|upcountto9:upcountto9_m0\|carry~0" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542845959096 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542845959096 ""}  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542845959096 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cronometro:inst0\|upcountto9:upcountto9_s0\|carry  " "Automatically promoted node cronometro:inst0\|upcountto9:upcountto9_s0\|carry " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542845959096 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cronometro:inst0\|upcountto9:upcountto9_s0\|carry~0 " "Destination node cronometro:inst0\|upcountto9:upcountto9_s0\|carry~0" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542845959096 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542845959096 ""}  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542845959096 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockdivider:meter_clockinst\|clk  " "Automatically promoted node clockdivider:meter_clockinst\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542845959097 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[2\] " "Destination node cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[2\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542845959097 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[3\] " "Destination node cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[3\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542845959097 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clockdivider:meter_clockinst\|clk~0 " "Destination node clockdivider:meter_clockinst\|clk~0" {  } { { "clockdivider.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/clockdivider.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542845959097 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542845959097 ""}  } { { "clockdivider.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/clockdivider.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542845959097 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cronometro:inst0\|upcountto6:upcountto6_s1\|carry  " "Automatically promoted node cronometro:inst0\|upcountto6:upcountto6_s1\|carry " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542845959097 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[2\] " "Destination node cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[2\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542845959097 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[3\] " "Destination node cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[3\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542845959097 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cronometro:inst0\|upcountto6:upcountto6_s1\|carry~1 " "Destination node cronometro:inst0\|upcountto6:upcountto6_s1\|carry~1" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/" { { 0 { 0 ""} 0 593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542845959097 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542845959097 ""}  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542845959097 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cronometro:inst0\|upcountto6:upcountto6_m1\|carry  " "Automatically promoted node cronometro:inst0\|upcountto6:upcountto6_m1\|carry " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542845959098 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[2\] " "Destination node cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[2\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542845959098 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[3\] " "Destination node cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[3\]" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542845959098 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cronometro:inst0\|upcountto6:upcountto6_m1\|carry~1 " "Destination node cronometro:inst0\|upcountto6:upcountto6_m1\|carry~1" {  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542845959098 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542845959098 ""}  } { { "cronometro_all.v" "" { Text "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/cronometro_all.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542845959098 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1542845959481 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542845959482 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542845959483 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542845959484 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542845959486 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1542845959487 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1542845959487 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1542845959487 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1542845959534 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1542845959535 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542845959535 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542845959580 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1542845959591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542845961098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542845961290 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1542845961314 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1542845963639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542845963639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1542845964022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1542845965735 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1542845965735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1542845968361 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1542845968361 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542845968369 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.90 " "Total time spent on timing analysis during the Fitter is 0.90 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1542845968577 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542845968588 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542845968889 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542845968889 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542845969141 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542845969821 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/output_files/TPfinalelectro3.fit.smsg " "Generated suppressed messages file C:/Users/Matias/Desktop/tpelectro3final - copia - copia - skere/output_files/TPfinalelectro3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1542845970338 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5280 " "Peak virtual memory: 5280 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542845970920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 16:19:30 2018 " "Processing ended: Wed Nov 21 16:19:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542845970920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542845970920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542845970920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542845970920 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1542845973274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542845973283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 16:19:32 2018 " "Processing started: Wed Nov 21 16:19:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542845973283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1542845973283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TPfinalelectro3 -c TPfinalelectro3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TPfinalelectro3 -c TPfinalelectro3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1542845973283 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1542845973867 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1542845974993 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1542845975044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542845975379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 16:19:35 2018 " "Processing ended: Wed Nov 21 16:19:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542845975379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542845975379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542845975379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1542845975379 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1542845976452 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1542845977838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542845977846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 16:19:37 2018 " "Processing started: Wed Nov 21 16:19:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542845977846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1542845977846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TPfinalelectro3 -c TPfinalelectro3 " "Command: quartus_sta TPfinalelectro3 -c TPfinalelectro3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1542845977846 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1542845978156 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1542845978720 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1542845978720 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542845978820 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542845978820 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "The Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1542845979216 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TPfinalelectro3.sdc " "Synopsys Design Constraints File file not found: 'TPfinalelectro3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1542845979284 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1542845979285 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542845979290 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cronometro:inst0\|upcountto9:upcountto9_s0\|carry cronometro:inst0\|upcountto9:upcountto9_s0\|carry " "create_clock -period 1.000 -name cronometro:inst0\|upcountto9:upcountto9_s0\|carry cronometro:inst0\|upcountto9:upcountto9_s0\|carry" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542845979290 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockdivider:meter_clockinst\|clk clockdivider:meter_clockinst\|clk " "create_clock -period 1.000 -name clockdivider:meter_clockinst\|clk clockdivider:meter_clockinst\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542845979290 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\] cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\] " "create_clock -period 1.000 -name cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\] cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542845979290 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cronometro:inst0\|upcountto6:upcountto6_s1\|carry cronometro:inst0\|upcountto6:upcountto6_s1\|carry " "create_clock -period 1.000 -name cronometro:inst0\|upcountto6:upcountto6_s1\|carry cronometro:inst0\|upcountto6:upcountto6_s1\|carry" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542845979290 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\] cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\] " "create_clock -period 1.000 -name cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\] cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542845979290 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cronometro:inst0\|upcountto9:upcountto9_m0\|carry cronometro:inst0\|upcountto9:upcountto9_m0\|carry " "create_clock -period 1.000 -name cronometro:inst0\|upcountto9:upcountto9_m0\|carry cronometro:inst0\|upcountto9:upcountto9_m0\|carry" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542845979290 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cronometro:inst0\|upcountto6:upcountto6_m1\|carry cronometro:inst0\|upcountto6:upcountto6_m1\|carry " "create_clock -period 1.000 -name cronometro:inst0\|upcountto6:upcountto6_m1\|carry cronometro:inst0\|upcountto6:upcountto6_m1\|carry" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542845979290 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\] cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\] " "create_clock -period 1.000 -name cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\] cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542845979290 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542845979290 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1542845979294 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542845979298 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1542845979299 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1542845979318 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1542845979395 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542845979395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.317 " "Worst-case setup slack is -3.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.317            -154.783 CLK  " "   -3.317            -154.783 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.074             -11.181 cronometro:inst0\|upcountto6:upcountto6_m1\|carry  " "   -3.074             -11.181 cronometro:inst0\|upcountto6:upcountto6_m1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.276             -10.037 cronometro:inst0\|upcountto6:upcountto6_s1\|carry  " "   -2.276             -10.037 cronometro:inst0\|upcountto6:upcountto6_s1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.115             -10.067 clockdivider:meter_clockinst\|clk  " "   -2.115             -10.067 clockdivider:meter_clockinst\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.006              -2.695 cronometro:inst0\|upcountto9:upcountto9_s0\|carry  " "   -2.006              -2.695 cronometro:inst0\|upcountto9:upcountto9_s0\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.877             -12.367 cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\]  " "   -1.877             -12.367 cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.710             -10.641 cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\]  " "   -1.710             -10.641 cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.587              -9.423 cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\]  " "   -1.587              -9.423 cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.433              -2.061 cronometro:inst0\|upcountto9:upcountto9_m0\|carry  " "   -1.433              -2.061 cronometro:inst0\|upcountto9:upcountto9_m0\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542845979406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\]  " "    0.187               0.000 cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 cronometro:inst0\|upcountto6:upcountto6_s1\|carry  " "    0.266               0.000 cronometro:inst0\|upcountto6:upcountto6_s1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 CLK  " "    0.345               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 cronometro:inst0\|upcountto6:upcountto6_m1\|carry  " "    0.357               0.000 cronometro:inst0\|upcountto6:upcountto6_m1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 cronometro:inst0\|upcountto9:upcountto9_m0\|carry  " "    0.357               0.000 cronometro:inst0\|upcountto9:upcountto9_m0\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 cronometro:inst0\|upcountto9:upcountto9_s0\|carry  " "    0.357               0.000 cronometro:inst0\|upcountto9:upcountto9_s0\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\]  " "    0.374               0.000 cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 clockdivider:meter_clockinst\|clk  " "    0.382               0.000 clockdivider:meter_clockinst\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.715               0.000 cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\]  " "    0.715               0.000 cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542845979430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.408 " "Worst-case recovery slack is -1.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.408              -2.816 cronometro:inst0\|upcountto6:upcountto6_m1\|carry  " "   -1.408              -2.816 cronometro:inst0\|upcountto6:upcountto6_m1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.354              -3.414 clockdivider:meter_clockinst\|clk  " "   -1.354              -3.414 clockdivider:meter_clockinst\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.181              -2.362 cronometro:inst0\|upcountto6:upcountto6_s1\|carry  " "   -1.181              -2.362 cronometro:inst0\|upcountto6:upcountto6_s1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.029              -0.087 cronometro:inst0\|upcountto9:upcountto9_m0\|carry  " "   -0.029              -0.087 cronometro:inst0\|upcountto9:upcountto9_m0\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043               0.000 cronometro:inst0\|upcountto9:upcountto9_s0\|carry  " "    0.043               0.000 cronometro:inst0\|upcountto9:upcountto9_s0\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542845979442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.245 " "Worst-case removal slack is 0.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 cronometro:inst0\|upcountto6:upcountto6_s1\|carry  " "    0.245               0.000 cronometro:inst0\|upcountto6:upcountto6_s1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 cronometro:inst0\|upcountto6:upcountto6_m1\|carry  " "    0.312               0.000 cronometro:inst0\|upcountto6:upcountto6_m1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 cronometro:inst0\|upcountto9:upcountto9_s0\|carry  " "    0.384               0.000 cronometro:inst0\|upcountto9:upcountto9_s0\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 cronometro:inst0\|upcountto9:upcountto9_m0\|carry  " "    0.467               0.000 cronometro:inst0\|upcountto9:upcountto9_m0\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.800               0.000 clockdivider:meter_clockinst\|clk  " "    0.800               0.000 clockdivider:meter_clockinst\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542845979454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -94.000 CLK  " "   -3.000             -94.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 clockdivider:meter_clockinst\|clk  " "   -1.000              -5.000 clockdivider:meter_clockinst\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 cronometro:inst0\|upcountto6:upcountto6_s1\|carry  " "   -1.000              -5.000 cronometro:inst0\|upcountto6:upcountto6_s1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 cronometro:inst0\|upcountto6:upcountto6_m1\|carry  " "   -1.000              -4.000 cronometro:inst0\|upcountto6:upcountto6_m1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 cronometro:inst0\|upcountto9:upcountto9_m0\|carry  " "   -1.000              -4.000 cronometro:inst0\|upcountto9:upcountto9_m0\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 cronometro:inst0\|upcountto9:upcountto9_s0\|carry  " "   -1.000              -4.000 cronometro:inst0\|upcountto9:upcountto9_s0\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\]  " "    0.398               0.000 cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\]  " "    0.424               0.000 cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472               0.000 cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\]  " "    0.472               0.000 cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845979467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542845979467 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1542845979993 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1542845980035 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1542845980813 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542845981032 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1542845981074 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542845981074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.905 " "Worst-case setup slack is -2.905" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.905            -127.762 CLK  " "   -2.905            -127.762 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.661              -9.647 cronometro:inst0\|upcountto6:upcountto6_m1\|carry  " "   -2.661              -9.647 cronometro:inst0\|upcountto6:upcountto6_m1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.912              -8.526 cronometro:inst0\|upcountto6:upcountto6_s1\|carry  " "   -1.912              -8.526 cronometro:inst0\|upcountto6:upcountto6_s1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.869              -8.682 clockdivider:meter_clockinst\|clk  " "   -1.869              -8.682 clockdivider:meter_clockinst\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.687             -11.099 cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\]  " "   -1.687             -11.099 cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.675              -1.994 cronometro:inst0\|upcountto9:upcountto9_s0\|carry  " "   -1.675              -1.994 cronometro:inst0\|upcountto9:upcountto9_s0\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.491              -9.157 cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\]  " "   -1.491              -9.157 cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.386              -8.321 cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\]  " "   -1.386              -8.321 cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.168              -1.437 cronometro:inst0\|upcountto9:upcountto9_m0\|carry  " "   -1.168              -1.437 cronometro:inst0\|upcountto9:upcountto9_m0\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542845981104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.221 " "Worst-case hold slack is 0.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\]  " "    0.221               0.000 cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 cronometro:inst0\|upcountto6:upcountto6_s1\|carry  " "    0.268               0.000 cronometro:inst0\|upcountto6:upcountto6_s1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 CLK  " "    0.300               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 cronometro:inst0\|upcountto9:upcountto9_m0\|carry  " "    0.311               0.000 cronometro:inst0\|upcountto9:upcountto9_m0\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 cronometro:inst0\|upcountto6:upcountto6_m1\|carry  " "    0.312               0.000 cronometro:inst0\|upcountto6:upcountto6_m1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 cronometro:inst0\|upcountto9:upcountto9_s0\|carry  " "    0.313               0.000 cronometro:inst0\|upcountto9:upcountto9_s0\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 clockdivider:meter_clockinst\|clk  " "    0.333               0.000 clockdivider:meter_clockinst\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\]  " "    0.419               0.000 cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.698               0.000 cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\]  " "    0.698               0.000 cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542845981139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.143 " "Worst-case recovery slack is -1.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.143              -2.286 cronometro:inst0\|upcountto6:upcountto6_m1\|carry  " "   -1.143              -2.286 cronometro:inst0\|upcountto6:upcountto6_m1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.093              -2.630 clockdivider:meter_clockinst\|clk  " "   -1.093              -2.630 clockdivider:meter_clockinst\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.952              -1.904 cronometro:inst0\|upcountto6:upcountto6_s1\|carry  " "   -0.952              -1.904 cronometro:inst0\|upcountto6:upcountto6_s1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 cronometro:inst0\|upcountto9:upcountto9_m0\|carry  " "    0.091               0.000 cronometro:inst0\|upcountto9:upcountto9_m0\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 cronometro:inst0\|upcountto9:upcountto9_s0\|carry  " "    0.141               0.000 cronometro:inst0\|upcountto9:upcountto9_s0\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542845981159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.241 " "Worst-case removal slack is 0.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 cronometro:inst0\|upcountto6:upcountto6_s1\|carry  " "    0.241               0.000 cronometro:inst0\|upcountto6:upcountto6_s1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 cronometro:inst0\|upcountto6:upcountto6_m1\|carry  " "    0.292               0.000 cronometro:inst0\|upcountto6:upcountto6_m1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 cronometro:inst0\|upcountto9:upcountto9_s0\|carry  " "    0.360               0.000 cronometro:inst0\|upcountto9:upcountto9_s0\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 cronometro:inst0\|upcountto9:upcountto9_m0\|carry  " "    0.428               0.000 cronometro:inst0\|upcountto9:upcountto9_m0\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.741               0.000 clockdivider:meter_clockinst\|clk  " "    0.741               0.000 clockdivider:meter_clockinst\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542845981174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -94.000 CLK  " "   -3.000             -94.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 clockdivider:meter_clockinst\|clk  " "   -1.000              -5.000 clockdivider:meter_clockinst\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 cronometro:inst0\|upcountto6:upcountto6_s1\|carry  " "   -1.000              -5.000 cronometro:inst0\|upcountto6:upcountto6_s1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 cronometro:inst0\|upcountto6:upcountto6_m1\|carry  " "   -1.000              -4.000 cronometro:inst0\|upcountto6:upcountto6_m1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 cronometro:inst0\|upcountto9:upcountto9_m0\|carry  " "   -1.000              -4.000 cronometro:inst0\|upcountto9:upcountto9_m0\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 cronometro:inst0\|upcountto9:upcountto9_s0\|carry  " "   -1.000              -4.000 cronometro:inst0\|upcountto9:upcountto9_s0\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\]  " "    0.379               0.000 cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\]  " "    0.436               0.000 cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\]  " "    0.448               0.000 cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542845981190 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1542845981804 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542845981938 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1542845981945 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542845981945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.472 " "Worst-case setup slack is -1.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.472             -50.510 CLK  " "   -1.472             -50.510 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.352              -4.850 cronometro:inst0\|upcountto6:upcountto6_m1\|carry  " "   -1.352              -4.850 cronometro:inst0\|upcountto6:upcountto6_m1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.055              -6.632 cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\]  " "   -1.055              -6.632 cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.932              -3.619 cronometro:inst0\|upcountto6:upcountto6_s1\|carry  " "   -0.932              -3.619 cronometro:inst0\|upcountto6:upcountto6_s1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.928              -5.107 cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\]  " "   -0.928              -5.107 cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.905              -5.119 cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\]  " "   -0.905              -5.119 cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.785              -3.665 clockdivider:meter_clockinst\|clk  " "   -0.785              -3.665 clockdivider:meter_clockinst\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.778              -0.778 cronometro:inst0\|upcountto9:upcountto9_s0\|carry  " "   -0.778              -0.778 cronometro:inst0\|upcountto9:upcountto9_s0\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.688              -0.688 cronometro:inst0\|upcountto9:upcountto9_m0\|carry  " "   -0.688              -0.688 cronometro:inst0\|upcountto9:upcountto9_m0\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542845981961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.002 " "Worst-case hold slack is 0.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.002               0.000 cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\]  " "    0.002               0.000 cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.032               0.000 cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\]  " "    0.032               0.000 cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059               0.000 cronometro:inst0\|upcountto6:upcountto6_s1\|carry  " "    0.059               0.000 cronometro:inst0\|upcountto6:upcountto6_s1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 cronometro:inst0\|upcountto9:upcountto9_s0\|carry  " "    0.127               0.000 cronometro:inst0\|upcountto9:upcountto9_s0\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 cronometro:inst0\|upcountto9:upcountto9_m0\|carry  " "    0.173               0.000 cronometro:inst0\|upcountto9:upcountto9_m0\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 CLK  " "    0.180               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 cronometro:inst0\|upcountto6:upcountto6_m1\|carry  " "    0.187               0.000 cronometro:inst0\|upcountto6:upcountto6_m1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 clockdivider:meter_clockinst\|clk  " "    0.201               0.000 clockdivider:meter_clockinst\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\]  " "    0.214               0.000 cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845981983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542845981983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.401 " "Worst-case recovery slack is -0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845982000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845982000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.401              -0.802 cronometro:inst0\|upcountto6:upcountto6_m1\|carry  " "   -0.401              -0.802 cronometro:inst0\|upcountto6:upcountto6_m1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845982000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.374              -0.748 clockdivider:meter_clockinst\|clk  " "   -0.374              -0.748 clockdivider:meter_clockinst\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845982000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.290              -0.580 cronometro:inst0\|upcountto6:upcountto6_s1\|carry  " "   -0.290              -0.580 cronometro:inst0\|upcountto6:upcountto6_s1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845982000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 cronometro:inst0\|upcountto9:upcountto9_m0\|carry  " "    0.419               0.000 cronometro:inst0\|upcountto9:upcountto9_m0\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845982000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 cronometro:inst0\|upcountto9:upcountto9_s0\|carry  " "    0.457               0.000 cronometro:inst0\|upcountto9:upcountto9_s0\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845982000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542845982000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.065 " "Worst-case removal slack is 0.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845982017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845982017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065               0.000 cronometro:inst0\|upcountto6:upcountto6_s1\|carry  " "    0.065               0.000 cronometro:inst0\|upcountto6:upcountto6_s1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845982017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 cronometro:inst0\|upcountto6:upcountto6_m1\|carry  " "    0.108               0.000 cronometro:inst0\|upcountto6:upcountto6_m1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845982017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 cronometro:inst0\|upcountto9:upcountto9_s0\|carry  " "    0.153               0.000 cronometro:inst0\|upcountto9:upcountto9_s0\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845982017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 cronometro:inst0\|upcountto9:upcountto9_m0\|carry  " "    0.177               0.000 cronometro:inst0\|upcountto9:upcountto9_m0\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845982017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 clockdivider:meter_clockinst\|clk  " "    0.383               0.000 clockdivider:meter_clockinst\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845982017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542845982017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845982043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845982043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -99.098 CLK  " "   -3.000             -99.098 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845982043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 clockdivider:meter_clockinst\|clk  " "   -1.000              -5.000 clockdivider:meter_clockinst\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845982043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 cronometro:inst0\|upcountto6:upcountto6_s1\|carry  " "   -1.000              -5.000 cronometro:inst0\|upcountto6:upcountto6_s1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845982043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 cronometro:inst0\|upcountto6:upcountto6_m1\|carry  " "   -1.000              -4.000 cronometro:inst0\|upcountto6:upcountto6_m1\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845982043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 cronometro:inst0\|upcountto9:upcountto9_m0\|carry  " "   -1.000              -4.000 cronometro:inst0\|upcountto9:upcountto9_m0\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845982043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 cronometro:inst0\|upcountto9:upcountto9_s0\|carry  " "   -1.000              -4.000 cronometro:inst0\|upcountto9:upcountto9_s0\|carry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845982043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\]  " "    0.385               0.000 cronometro:inst0\|upcountto9:upcountto6_h\|Salida\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845982043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\]  " "    0.401               0.000 cronometro:inst0\|upcountto9:upcountto9_m0\|Salida\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845982043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\]  " "    0.431               0.000 cronometro:inst0\|upcountto9:upcountto9_s0\|Salida\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542845982043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542845982043 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1542845983574 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1542845983579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542845983783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 16:19:43 2018 " "Processing ended: Wed Nov 21 16:19:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542845983783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542845983783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542845983783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1542845983783 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 251 s " "Quartus Prime Full Compilation was successful. 0 errors, 251 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1542845984748 ""}
