// Seed: 913697554
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  wire id_4;
  assign id_2 = id_3;
endmodule
module module_1 (
    input wire  id_0,
    input uwire id_1
);
  wire  id_3;
  uwire id_4;
  wire  id_5;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign id_4 = id_4 !== {1'h0};
endmodule
module module_2 (
    input  supply0 id_0,
    input  supply1 id_1,
    input  logic   id_2,
    output logic   id_3
);
  always id_3 <= id_2.id_2;
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
