Release 14.7 - par P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Sun Nov 12 21:03:21 2023

All signals are completely routed.

WARNING:ParHelpers:361 - There are 10 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   BTN<1>_IBUF
   BTN<2>_IBUF
   BTN<3>_IBUF
   SW<10>_IBUF
   SW<11>_IBUF
   SW<12>_IBUF
   SW<13>_IBUF
   SW<14>_IBUF
   SW<8>_IBUF
   SW<9>_IBUF


