[2025-09-18 09:38:10] START suite=qualcomm_srv trace=srv49_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv49_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2580633 heartbeat IPC: 3.875 cumulative IPC: 3.875 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 4998787 heartbeat IPC: 4.135 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 18 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4998787 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4998787 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13567347 heartbeat IPC: 1.167 cumulative IPC: 1.167 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 22120181 heartbeat IPC: 1.169 cumulative IPC: 1.168 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 30663705 heartbeat IPC: 1.17 cumulative IPC: 1.169 (Simulation time: 00 hr 04 min 45 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 39179753 heartbeat IPC: 1.174 cumulative IPC: 1.17 (Simulation time: 00 hr 05 min 56 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 47685543 heartbeat IPC: 1.176 cumulative IPC: 1.171 (Simulation time: 00 hr 07 min 04 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 56141223 heartbeat IPC: 1.183 cumulative IPC: 1.173 (Simulation time: 00 hr 08 min 07 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv49_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000014 cycles: 64593125 heartbeat IPC: 1.183 cumulative IPC: 1.175 (Simulation time: 00 hr 09 min 09 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 73039658 heartbeat IPC: 1.184 cumulative IPC: 1.176 (Simulation time: 00 hr 10 min 11 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 81512842 heartbeat IPC: 1.18 cumulative IPC: 1.176 (Simulation time: 00 hr 11 min 13 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 84994667 cumulative IPC: 1.177 (Simulation time: 00 hr 12 min 16 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 84994667 cumulative IPC: 1.177 (Simulation time: 00 hr 12 min 16 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv49_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.177 instructions: 100000000 cycles: 84994667
CPU 0 Branch Prediction Accuracy: 92.62% MPKI: 13.1 Average ROB Occupancy at Mispredict: 29.15
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08514
BRANCH_INDIRECT: 0.369
BRANCH_CONDITIONAL: 11.27
BRANCH_DIRECT_CALL: 0.4211
BRANCH_INDIRECT_CALL: 0.5455
BRANCH_RETURN: 0.4061


====Backend Stall Breakdown====
ROB_STALL: 3162
LQ_STALL: 0
SQ_STALL: 34643


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: 442
NON_REPLAY_LOAD: 2.9726777

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 442
NON_REPLAY_LOAD: 2720

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 1
NON_REPLAY_LOAD: 915

cpu0->cpu0_STLB TOTAL        ACCESS:    2119188 HIT:    2118510 MISS:        678 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2119188 HIT:    2118510 MISS:        678 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 127.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9661325 HIT:    8670331 MISS:     990994 MSHR_MERGE:      35884
cpu0->cpu0_L2C LOAD         ACCESS:    7752309 HIT:    6912104 MISS:     840205 MSHR_MERGE:        416
cpu0->cpu0_L2C RFO          ACCESS:     581810 HIT:     509040 MISS:      72770 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     171982 HIT:     117705 MISS:      54277 MSHR_MERGE:      35468
cpu0->cpu0_L2C WRITE        ACCESS:    1154000 HIT:    1131038 MISS:      22962 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1224 HIT:        444 MISS:        780 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     118704 ISSUED:     110795 USEFUL:       1422 USELESS:       7362
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.23 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15854839 HIT:    7767011 MISS:    8087828 MSHR_MERGE:    1972871
cpu0->cpu0_L1I LOAD         ACCESS:   15854839 HIT:    7767011 MISS:    8087828 MSHR_MERGE:    1972871
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.56 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   31017658 HIT:   27000641 MISS:    4017017 MSHR_MERGE:    1735328
cpu0->cpu0_L1D LOAD         ACCESS:   16775287 HIT:   14646652 MISS:    2128635 MSHR_MERGE:     491283
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     355249 HIT:     256038 MISS:      99211 MSHR_MERGE:      37910
cpu0->cpu0_L1D WRITE        ACCESS:   13885756 HIT:   12097834 MISS:    1787922 MSHR_MERGE:    1206110
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1366 HIT:        117 MISS:       1249 MSHR_MERGE:         25
cpu0->cpu0_L1D PREFETCH REQUESTED:     541264 ISSUED:     355249 USEFUL:      12221 USELESS:      40046
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.88 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12985859 HIT:   10726922 MISS:    2258937 MSHR_MERGE:    1127071
cpu0->cpu0_ITLB LOAD         ACCESS:   12985859 HIT:   10726922 MISS:    2258937 MSHR_MERGE:    1127071
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.014 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29169384 HIT:   27870060 MISS:    1299324 MSHR_MERGE:     312002
cpu0->cpu0_DTLB LOAD         ACCESS:   29169384 HIT:   27870060 MISS:    1299324 MSHR_MERGE:     312002
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.09 cycles
cpu0->LLC TOTAL        ACCESS:    1073341 HIT:    1062827 MISS:      10514 MSHR_MERGE:        243
cpu0->LLC LOAD         ACCESS:     839789 HIT:     832198 MISS:       7591 MSHR_MERGE:         33
cpu0->LLC RFO          ACCESS:      72770 HIT:      72768 MISS:          2 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      18809 HIT:      16100 MISS:       2709 MSHR_MERGE:        210
cpu0->LLC WRITE        ACCESS:     141193 HIT:     141188 MISS:          5 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        780 HIT:        573 MISS:        207 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 112.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         18
  ROW_BUFFER_MISS:      10248
  AVG DBUS CONGESTED CYCLE: 2.985
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         14
  FULL:          0
Channel 0 REFRESHES ISSUED:       7083

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       532861       542250        55604          576
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5           47           51           14
  STLB miss resolved @ L2C                0           57          199          277           19
  STLB miss resolved @ LLC                0           18          201          395           42
  STLB miss resolved @ MEM                0            1           60          144           93

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             206691        54547      1502893       153133            9
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            2            2            0
  STLB miss resolved @ L2C                0            0            0            1            0
  STLB miss resolved @ LLC                0            2           11           23            2
  STLB miss resolved @ MEM                0            2            7           13            5
[2025-09-18 09:50:27] END   suite=qualcomm_srv trace=srv49_ap (rc=0)
