<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>libopencm3: rcc.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>libopencm3</span></a></li>
      <li><a href="pages.html"><span>General&#160;Information</span></a></li>
      <li><a href="../../html/index.html"><span>Back&#160;to&#160;Top</span></a></li>
      <li><a href="../../cm3/html/modules.html"><span>CM3&#160;Core</span></a></li>
      <li><a href="../../usb/html/modules.html"><span>Generic&#160;USB</span></a></li>
      <li><a href="../../stm32f0/html/modules.html"><span>STM32F0</span></a></li>
      <li><a href="../../stm32f1/html/modules.html"><span>STM32F1</span></a></li>
      <li><a href="../../stm32f2/html/modules.html"><span>STM32F2</span></a></li>
      <li><a href="../../stm32f3/html/modules.html"><span>STM32F3</span></a></li>
      <li><a href="../../stm32f4/html/modules.html"><span>STM32F4</span></a></li>
      <li><a href="../../stm32f7/html/modules.html"><span>STM32F7</span></a></li>
      <li><a href="../../stm32l0/html/modules.html"><span>STM32L0</span></a></li>
      <li><a href="modules.html"><span>STM32L1</span></a></li>
      <li><a href="../../lm3s/html/modules.html"><span>LM3S</span></a></li>
      <li><a href="../../lm4f/html/modules.html"><span>LM4F</span></a></li>
      <li><a href="../../lpc13xx/html/modules.html"><span>LPC13</span></a></li>
      <li><a href="../../lpc17xx/html/modules.html"><span>LPC17</span></a></li>
      <li><a href="../../lpc43xx/html/modules.html"><span>LPC43</span></a></li>
      <li><a href="../../efm32g/html/modules.html"><span>EFM32&#160;Gecko</span></a></li>
      <li><a href="../../efm32gg/html/modules.html"><span>EFM32&#160;Giant&#160;Gecko</span></a></li>
      <li><a href="../../efm32lg/html/modules.html"><span>EFM32&#160;Leopard&#160;Gecko</span></a></li>
      <li><a href="../../efm32tg/html/modules.html"><span>EFM32&#160;Tiny&#160;Gecko</span></a></li>
      <li><a href="../../sam3a/html/modules.html"><span>SAM3A</span></a></li>
      <li><a href="../../sam3n/html/modules.html"><span>SAM3N</span></a></li>
      <li><a href="../../sam3s/html/modules.html"><span>SAM3S</span></a></li>
      <li><a href="../../sam3u/html/modules.html"><span>SAM3U</span></a></li>
      <li><a href="../../sam3x/html/modules.html"><span>SAM3X</span></a></li>
      <li><a href="../../vf6xx/html/modules.html"><span>VF6XX</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('rcc_8c_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">rcc.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="rcc_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/** @defgroup STM32L1xx-rcc-file RCC</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">@ingroup STM32L1xx</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">@brief &lt;b&gt;libopencm3 STM32F1xx Reset and Clock Control&lt;/b&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">@version 1.0.0</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">This library supports the Reset and Clock Control System in the STM32L1xx</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">series of ARM Cortex Microcontrollers by ST Microelectronics.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">Clock settings and resets for many peripherals are given here rather than in</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">the corresponding peripheral library.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">The library also provides a number of common configurations for the processor</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">system clock. Not all possible configurations are included.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * This file is part of the libopencm3 project.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * Copyright (C) 2009 Federico Ruiz-Ugalde &lt;memeruiz at gmail dot com&gt;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * Copyright (C) 2009 Uwe Hermann &lt;uwe@hermann-uwe.de&gt;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * Copyright (C) 2010 Thomas Otto &lt;tommi@viadmin.org&gt;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * Copyright (C) 2012 Karl Palsson &lt;karlp@tweak.net.au&gt;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * (at your option) any later version.</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * This library is distributed in the hope that it will be useful,</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * GNU Lesser General Public License for more details.</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * Based on the F4 code...</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> */</span><span class="comment"></span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/**@{*/</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &lt;libopencm3/stm32/rcc.h&gt;</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;libopencm3/stm32/flash.h&gt;</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &lt;libopencm3/stm32/pwr.h&gt;</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Set the default clock frequencies after reset. */</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="group__STM32L1xx-rcc-file.html#ga86f90a27c26bc25e22999419f7d08622">   47</a></span>&#160;uint32_t <a class="code" href="group__STM32L1xx-rcc-file.html#ga86f90a27c26bc25e22999419f7d08622">rcc_ahb_frequency</a> = 2097000;</div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="group__STM32L1xx-rcc-file.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">   48</a></span>&#160;uint32_t <a class="code" href="group__STM32L1xx-rcc-file.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a> = 2097000;</div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="group__STM32L1xx-rcc-file.html#ga2f1b40f85aa73bc45b6d1cbb255881d9">   49</a></span>&#160;uint32_t <a class="code" href="group__STM32L1xx-rcc-file.html#ga2f1b40f85aa73bc45b6d1cbb255881d9">rcc_apb2_frequency</a> = 2097000;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group__STM32L1xx-rcc-file.html#gaeb8ec930fbb38a02df9f93b40d3bb559">   51</a></span>&#160;<span class="keyword">const</span> <a class="code" href="structclock__scale__t.html">clock_scale_t</a> <a class="code" href="group__STM32L1xx-rcc-file.html#gaeb8ec930fbb38a02df9f93b40d3bb559">clock_config</a>[<a class="code" href="group__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa07ea5eaa32d8254785bbdcfce2f825f3">CLOCK_CONFIG_END</a>] = {</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        { <span class="comment">/* 24MHz PLL from HSI */</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                .<a class="code" href="structclock__scale__t.html#af3d417bfd67229858e79c124c679fc01">pll_source</a> = <a class="code" href="group__rcc__defines.html#ga0151e9d11d62ceff859164f26203f6b7">RCC_CFGR_PLLSRC_HSI_CLK</a>,</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                .pll_mul = <a class="code" href="group__rcc__defines.html#ga0a96623b5a6e3b64aa41b18d711d0199">RCC_CFGR_PLLMUL_MUL3</a>,</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                .pll_div = <a class="code" href="group__rcc__defines.html#gaa044c40b1df10901c6d540532c45ab5e">RCC_CFGR_PLLDIV_DIV2</a>,</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                .hpre = <a class="code" href="group__rcc__defines.html#ga40c164dc946f4cba1e3fc87b0c997016">RCC_CFGR_HPRE_SYSCLK_NODIV</a>,</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                .ppre1 = <a class="code" href="group__rcc__defines.html#ga2f566d03233f7da450d0e3575694cfb1">RCC_CFGR_PPRE1_HCLK_NODIV</a>,</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                .ppre2 = <a class="code" href="group__rcc__defines.html#ga1a780d4b6db101967459b5af2477d43d">RCC_CFGR_PPRE2_HCLK_NODIV</a>,</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                .voltage_scale = <a class="code" href="pwr__common__l01_8h.html#a03ccf3726008e813551f58725e0bcb40a15e188ed9b712b2d0de04db6b782c4eb">RANGE1</a>,</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                .flash_config = <a class="code" href="group__flash__latency.html#gaec66af244e6afb5bbf9816d7c76e1621">FLASH_ACR_LATENCY_1WS</a>,</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                .apb1_frequency = 24000000,</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                .apb2_frequency = 24000000,</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        },</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        { <span class="comment">/* 32MHz PLL from HSI */</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                .pll_source = <a class="code" href="group__rcc__defines.html#ga0151e9d11d62ceff859164f26203f6b7">RCC_CFGR_PLLSRC_HSI_CLK</a>,</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                .pll_mul = <a class="code" href="group__rcc__defines.html#ga3c41c6618503a663edb6339575f4bfe8">RCC_CFGR_PLLMUL_MUL6</a>,</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                .pll_div = <a class="code" href="group__rcc__defines.html#gac4b0256cf8d5796b4739faab65a3c73a">RCC_CFGR_PLLDIV_DIV3</a>,</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                .hpre = <a class="code" href="group__rcc__defines.html#ga40c164dc946f4cba1e3fc87b0c997016">RCC_CFGR_HPRE_SYSCLK_NODIV</a>,</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                .ppre1 = <a class="code" href="group__rcc__defines.html#ga2f566d03233f7da450d0e3575694cfb1">RCC_CFGR_PPRE1_HCLK_NODIV</a>,</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                .ppre2 = <a class="code" href="group__rcc__defines.html#ga1a780d4b6db101967459b5af2477d43d">RCC_CFGR_PPRE2_HCLK_NODIV</a>,</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                .voltage_scale = <a class="code" href="pwr__common__l01_8h.html#a03ccf3726008e813551f58725e0bcb40a15e188ed9b712b2d0de04db6b782c4eb">RANGE1</a>,</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                .flash_config = <a class="code" href="group__flash__latency.html#gaec66af244e6afb5bbf9816d7c76e1621">FLASH_ACR_LATENCY_1WS</a>,</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                .apb1_frequency = 32000000,</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                .apb2_frequency = 32000000,</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        },</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        { <span class="comment">/* 16MHz HSI raw */</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                .hpre = <a class="code" href="group__rcc__defines.html#ga40c164dc946f4cba1e3fc87b0c997016">RCC_CFGR_HPRE_SYSCLK_NODIV</a>,</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                .ppre1 = <a class="code" href="group__rcc__defines.html#ga2f566d03233f7da450d0e3575694cfb1">RCC_CFGR_PPRE1_HCLK_NODIV</a>,</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                .ppre2 = <a class="code" href="group__rcc__defines.html#ga1a780d4b6db101967459b5af2477d43d">RCC_CFGR_PPRE2_HCLK_NODIV</a>,</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                .voltage_scale = <a class="code" href="pwr__common__l01_8h.html#a03ccf3726008e813551f58725e0bcb40a15e188ed9b712b2d0de04db6b782c4eb">RANGE1</a>,</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                .flash_config = <a class="code" href="group__flash__latency.html#ga936324709ea40109331b76849da2c8b2">FLASH_ACR_LATENCY_0WS</a>,</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                .apb1_frequency = 16000000,</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                .apb2_frequency = 16000000,</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        },</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        { <span class="comment">/* 4MHz HSI raw */</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                .hpre = <a class="code" href="group__rcc__defines.html#ga184a0c682421a2321442448a3918b434">RCC_CFGR_HPRE_SYSCLK_DIV4</a>,</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                .ppre1 = <a class="code" href="group__rcc__defines.html#ga2f566d03233f7da450d0e3575694cfb1">RCC_CFGR_PPRE1_HCLK_NODIV</a>,</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                .ppre2 = <a class="code" href="group__rcc__defines.html#ga1a780d4b6db101967459b5af2477d43d">RCC_CFGR_PPRE2_HCLK_NODIV</a>,</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                .voltage_scale = <a class="code" href="pwr__common__l01_8h.html#a03ccf3726008e813551f58725e0bcb40a15e188ed9b712b2d0de04db6b782c4eb">RANGE1</a>,</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                .flash_config = <a class="code" href="group__flash__latency.html#ga936324709ea40109331b76849da2c8b2">FLASH_ACR_LATENCY_0WS</a>,</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                .apb1_frequency = 4000000,</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                .apb2_frequency = 4000000,</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        },</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        { <span class="comment">/* 4MHz MSI raw */</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                .hpre = <a class="code" href="group__rcc__defines.html#ga40c164dc946f4cba1e3fc87b0c997016">RCC_CFGR_HPRE_SYSCLK_NODIV</a>,</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                .ppre1 = <a class="code" href="group__rcc__defines.html#ga2f566d03233f7da450d0e3575694cfb1">RCC_CFGR_PPRE1_HCLK_NODIV</a>,</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                .ppre2 = <a class="code" href="group__rcc__defines.html#ga1a780d4b6db101967459b5af2477d43d">RCC_CFGR_PPRE2_HCLK_NODIV</a>,</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                .voltage_scale = <a class="code" href="pwr__common__l01_8h.html#a03ccf3726008e813551f58725e0bcb40a15e188ed9b712b2d0de04db6b782c4eb">RANGE1</a>,</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                .flash_config = <a class="code" href="group__flash__latency.html#ga936324709ea40109331b76849da2c8b2">FLASH_ACR_LATENCY_0WS</a>,</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                .apb1_frequency = 4194000,</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                .apb2_frequency = 4194000,</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                .msi_range = <a class="code" href="group__rcc__defines.html#gadb730fb5edd2917b61925bf0f1ed15f7">RCC_ICSCR_MSIRANGE_4MHZ</a>,</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        },</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        { <span class="comment">/* 2MHz MSI raw */</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                .hpre = <a class="code" href="group__rcc__defines.html#ga40c164dc946f4cba1e3fc87b0c997016">RCC_CFGR_HPRE_SYSCLK_NODIV</a>,</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                .ppre1 = <a class="code" href="group__rcc__defines.html#ga2f566d03233f7da450d0e3575694cfb1">RCC_CFGR_PPRE1_HCLK_NODIV</a>,</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                .ppre2 = <a class="code" href="group__rcc__defines.html#ga1a780d4b6db101967459b5af2477d43d">RCC_CFGR_PPRE2_HCLK_NODIV</a>,</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                .voltage_scale = <a class="code" href="pwr__common__l01_8h.html#a03ccf3726008e813551f58725e0bcb40a15e188ed9b712b2d0de04db6b782c4eb">RANGE1</a>,</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                .flash_config = <a class="code" href="group__flash__latency.html#ga936324709ea40109331b76849da2c8b2">FLASH_ACR_LATENCY_0WS</a>,</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                .apb1_frequency = 2097000,</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                .apb2_frequency = 2097000,</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                .msi_range = <a class="code" href="group__rcc__defines.html#gafacb92670281a5a6ad4e5474a1c4651e">RCC_ICSCR_MSIRANGE_2MHZ</a>,</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        },</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;};</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group__STM32L1xx-rcc-file.html#ga451b64c9cf47aaa4977f1c4a5c9eb170">  116</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx-rcc-file.html#ga451b64c9cf47aaa4977f1c4a5c9eb170">rcc_osc_ready_int_clear</a>(<a class="code" href="group__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;{</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        <span class="keywordflow">switch</span> (osc) {</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5c7fe827c28117f11dd14f9197d7d5a2">PLL</a>:</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                <a class="code" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> |= <a class="code" href="group__rcc__defines.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a>;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a744bf841212e605b891f8ced6e20eb43">HSE</a>:</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                <a class="code" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> |= <a class="code" href="group__rcc__defines.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a>;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aae2bb333077d91b3c2aa75978f89e084">HSI</a>:</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                <a class="code" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> |= <a class="code" href="group__rcc__defines.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a>;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aa07a47bdd221bde7ab7f08d41c03de40">LSE</a>:</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                <a class="code" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> |= <a class="code" href="group__rcc__defines.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a>;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823ac59b221b111954833c988555d5972f88">LSI</a>:</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                <a class="code" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> |= <a class="code" href="group__rcc__defines.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a>;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5f40776aa9bfa517edb2e38dd1a2baca">MSI</a>:</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                <a class="code" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> |= <a class="code" href="group__rcc__defines.html#gafbd6bfe7da86191d3c531151727dcb58">RCC_CIR_MSIRDYC</a>;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        }</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;}</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group__STM32L1xx-rcc-file.html#ga147836b03e1dd972e365ce0732818078">  140</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx-rcc-file.html#ga147836b03e1dd972e365ce0732818078">rcc_osc_ready_int_enable</a>(<a class="code" href="group__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;{</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        <span class="keywordflow">switch</span> (osc) {</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5c7fe827c28117f11dd14f9197d7d5a2">PLL</a>:</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                <a class="code" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> |= <a class="code" href="group__rcc__defines.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a744bf841212e605b891f8ced6e20eb43">HSE</a>:</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                <a class="code" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> |= <a class="code" href="group__rcc__defines.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aae2bb333077d91b3c2aa75978f89e084">HSI</a>:</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                <a class="code" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> |= <a class="code" href="group__rcc__defines.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aa07a47bdd221bde7ab7f08d41c03de40">LSE</a>:</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                <a class="code" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> |= <a class="code" href="group__rcc__defines.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823ac59b221b111954833c988555d5972f88">LSI</a>:</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                <a class="code" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> |= <a class="code" href="group__rcc__defines.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5f40776aa9bfa517edb2e38dd1a2baca">MSI</a>:</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                <a class="code" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> |= <a class="code" href="group__rcc__defines.html#gab8324959b84162dd8e6c3adb479986a3">RCC_CIR_MSIRDYIE</a>;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        }</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;}</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__STM32L1xx-rcc-file.html#gab6ebab9be1d0f9fe163a4d8dd88f6522">  164</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx-rcc-file.html#gab6ebab9be1d0f9fe163a4d8dd88f6522">rcc_osc_ready_int_disable</a>(<a class="code" href="group__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;{</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        <span class="keywordflow">switch</span> (osc) {</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5c7fe827c28117f11dd14f9197d7d5a2">PLL</a>:</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                <a class="code" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> &amp;= ~<a class="code" href="group__rcc__defines.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a744bf841212e605b891f8ced6e20eb43">HSE</a>:</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                <a class="code" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> &amp;= ~<a class="code" href="group__rcc__defines.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>;</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aae2bb333077d91b3c2aa75978f89e084">HSI</a>:</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                <a class="code" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> &amp;= ~<a class="code" href="group__rcc__defines.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aa07a47bdd221bde7ab7f08d41c03de40">LSE</a>:</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                <a class="code" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> &amp;= ~<a class="code" href="group__rcc__defines.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823ac59b221b111954833c988555d5972f88">LSI</a>:</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                <a class="code" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> &amp;= ~<a class="code" href="group__rcc__defines.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5f40776aa9bfa517edb2e38dd1a2baca">MSI</a>:</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                <a class="code" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> &amp;= ~<a class="code" href="group__rcc__defines.html#gab8324959b84162dd8e6c3adb479986a3">RCC_CIR_MSIRDYIE</a>;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        }</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;}</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group__STM32L1xx-rcc-file.html#gab01089842913b18e3df6e0e3ec89fd71">  188</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__STM32L1xx-rcc-file.html#gab01089842913b18e3df6e0e3ec89fd71">rcc_osc_ready_int_flag</a>(<a class="code" href="group__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;{</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        <span class="keywordflow">switch</span> (osc) {</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5c7fe827c28117f11dd14f9197d7d5a2">PLL</a>:</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                <span class="keywordflow">return</span> ((<a class="code" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> &amp; <a class="code" href="group__rcc__defines.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>) != 0);</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a744bf841212e605b891f8ced6e20eb43">HSE</a>:</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                <span class="keywordflow">return</span> ((<a class="code" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> &amp; <a class="code" href="group__rcc__defines.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>) != 0);</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aae2bb333077d91b3c2aa75978f89e084">HSI</a>:</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                <span class="keywordflow">return</span> ((<a class="code" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> &amp; <a class="code" href="group__rcc__defines.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>) != 0);</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aa07a47bdd221bde7ab7f08d41c03de40">LSE</a>:</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                <span class="keywordflow">return</span> ((<a class="code" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> &amp; <a class="code" href="group__rcc__defines.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>) != 0);</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823ac59b221b111954833c988555d5972f88">LSI</a>:</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                <span class="keywordflow">return</span> ((<a class="code" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> &amp; <a class="code" href="group__rcc__defines.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>) != 0);</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5f40776aa9bfa517edb2e38dd1a2baca">MSI</a>:</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                <span class="keywordflow">return</span> ((<a class="code" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> &amp; <a class="code" href="group__rcc__defines.html#ga3730ae0a55c59ca7581ae1e8e8319663">RCC_CIR_MSIRDYF</a>) != 0);</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        }</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        <span class="comment">/* Shouldn&#39;t be reached. */</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        <span class="keywordflow">return</span> -1;</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;}</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group__STM32L1xx-rcc-file.html#gab1b45443e00d0774628de632257ba9f4">  215</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx-rcc-file.html#gab1b45443e00d0774628de632257ba9f4">rcc_css_int_clear</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;{</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        <a class="code" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> |= <a class="code" href="group__rcc__defines.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a>;</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;}</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group__STM32L1xx-rcc-file.html#ga0d3d34d807e0934127960914833a1b4d">  220</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__STM32L1xx-rcc-file.html#ga0d3d34d807e0934127960914833a1b4d">rcc_css_int_flag</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;{</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        <span class="keywordflow">return</span> ((<a class="code" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> &amp; <a class="code" href="group__rcc__defines.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>) != 0);</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;}</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group__STM32L1xx-rcc-file.html#ga0f9fac6ac510e119aebe5f62c53f073a">  225</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx-rcc-file.html#ga0f9fac6ac510e119aebe5f62c53f073a">rcc_wait_for_osc_ready</a>(<a class="code" href="group__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;{</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        <span class="keywordflow">switch</span> (osc) {</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5c7fe827c28117f11dd14f9197d7d5a2">PLL</a>:</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                <span class="keywordflow">while</span> ((<a class="code" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> &amp; <a class="code" href="group__rcc__defines.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>) == 0);</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a744bf841212e605b891f8ced6e20eb43">HSE</a>:</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                <span class="keywordflow">while</span> ((<a class="code" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> &amp; <a class="code" href="group__rcc__defines.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>) == 0);</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aae2bb333077d91b3c2aa75978f89e084">HSI</a>:</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                <span class="keywordflow">while</span> ((<a class="code" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> &amp; <a class="code" href="group__rcc__defines.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>) == 0);</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5f40776aa9bfa517edb2e38dd1a2baca">MSI</a>:</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                <span class="keywordflow">while</span> ((<a class="code" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> &amp; <a class="code" href="group__rcc__defines.html#gac38ef564d136d79b5e22b564db8d2b07">RCC_CR_MSIRDY</a>) == 0);</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aa07a47bdd221bde7ab7f08d41c03de40">LSE</a>:</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                <span class="keywordflow">while</span> ((<a class="code" href="group__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">RCC_CSR</a> &amp; <a class="code" href="group__rcc__defines.html#gaef6f70de38e3cd825b7126ef317b955c">RCC_CSR_LSERDY</a>) == 0);</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823ac59b221b111954833c988555d5972f88">LSI</a>:</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                <span class="keywordflow">while</span> ((<a class="code" href="group__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">RCC_CSR</a> &amp; <a class="code" href="group__rcc__defines.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>) == 0);</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        }</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;}</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group__STM32L1xx-rcc-file.html#ga6472eba195686b970de6216ab61ebd7c">  249</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx-rcc-file.html#ga6472eba195686b970de6216ab61ebd7c">rcc_wait_for_sysclk_status</a>(<a class="code" href="group__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;{</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        <span class="keywordflow">switch</span> (osc) {</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5c7fe827c28117f11dd14f9197d7d5a2">PLL</a>:</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                <span class="keywordflow">while</span> ((<a class="code" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> &amp; ((1 &lt;&lt; 1) | (1 &lt;&lt; 0))) !=</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;                                <a class="code" href="group__rcc__defines.html#gadcc8b3374113007079d1aafaaf896825">RCC_CFGR_SWS_SYSCLKSEL_PLLCLK</a>);</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a744bf841212e605b891f8ced6e20eb43">HSE</a>:</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;                <span class="keywordflow">while</span> ((<a class="code" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> &amp; ((1 &lt;&lt; 1) | (1 &lt;&lt; 0))) !=</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                                <a class="code" href="group__rcc__defines.html#ga3c892bf770b3b7c2b55bf1b6b9d9c35b">RCC_CFGR_SWS_SYSCLKSEL_HSECLK</a>);</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aae2bb333077d91b3c2aa75978f89e084">HSI</a>:</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                <span class="keywordflow">while</span> ((<a class="code" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> &amp; ((1 &lt;&lt; 1) | (1 &lt;&lt; 0))) !=</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                                <a class="code" href="group__rcc__defines.html#ga1b39857ee3bea562521b9dedee8de7a0">RCC_CFGR_SWS_SYSCLKSEL_HSICLK</a>);</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5f40776aa9bfa517edb2e38dd1a2baca">MSI</a>:</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                <span class="keywordflow">while</span> ((<a class="code" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> &amp; ((1 &lt;&lt; 1) | (1 &lt;&lt; 0))) !=</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                                <a class="code" href="group__rcc__defines.html#gabe5aa19975462aec49f2163e975311cf">RCC_CFGR_SWS_SYSCLKSEL_MSICLK</a>);</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                <span class="comment">/* Shouldn&#39;t be reached. */</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        }</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;}</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group__STM32L1xx-rcc-file.html#ga8dbd64d58e019803bf109609203d1afd">  274</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx-rcc-file.html#ga8dbd64d58e019803bf109609203d1afd">rcc_osc_on</a>(<a class="code" href="group__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;{</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        <span class="keywordflow">switch</span> (osc) {</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5c7fe827c28117f11dd14f9197d7d5a2">PLL</a>:</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                <a class="code" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> |= <a class="code" href="group__rcc__defines.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>;</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5f40776aa9bfa517edb2e38dd1a2baca">MSI</a>:</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                <a class="code" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> |= <a class="code" href="group__rcc__defines.html#gaee09fff7bffaaabc64d99627f2249795">RCC_CR_MSION</a>;</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a744bf841212e605b891f8ced6e20eb43">HSE</a>:</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;                <a class="code" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> |= <a class="code" href="group__rcc__defines.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>;</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aae2bb333077d91b3c2aa75978f89e084">HSI</a>:</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;                <a class="code" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> |= <a class="code" href="group__rcc__defines.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aa07a47bdd221bde7ab7f08d41c03de40">LSE</a>:</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                <a class="code" href="group__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">RCC_CSR</a> |= <a class="code" href="group__rcc__defines.html#gac5e71f3e06f010bbf7592571e541869a">RCC_CSR_LSEON</a>;</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823ac59b221b111954833c988555d5972f88">LSI</a>:</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                <a class="code" href="group__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">RCC_CSR</a> |= <a class="code" href="group__rcc__defines.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>;</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        }</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;}</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group__STM32L1xx-rcc-file.html#ga5f5d6161e92d2708ee1e2d0517c10c28">  298</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx-rcc-file.html#ga5f5d6161e92d2708ee1e2d0517c10c28">rcc_osc_off</a>(<a class="code" href="group__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;{</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        <span class="keywordflow">switch</span> (osc) {</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5c7fe827c28117f11dd14f9197d7d5a2">PLL</a>:</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;                <a class="code" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> &amp;= ~<a class="code" href="group__rcc__defines.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>;</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5f40776aa9bfa517edb2e38dd1a2baca">MSI</a>:</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                <a class="code" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> &amp;= ~<a class="code" href="group__rcc__defines.html#gaee09fff7bffaaabc64d99627f2249795">RCC_CR_MSION</a>;</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a744bf841212e605b891f8ced6e20eb43">HSE</a>:</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;                <a class="code" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> &amp;= ~<a class="code" href="group__rcc__defines.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>;</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aae2bb333077d91b3c2aa75978f89e084">HSI</a>:</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;                <a class="code" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> &amp;= ~<a class="code" href="group__rcc__defines.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>;</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aa07a47bdd221bde7ab7f08d41c03de40">LSE</a>:</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;                <a class="code" href="group__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">RCC_CSR</a> &amp;= ~<a class="code" href="group__rcc__defines.html#gac5e71f3e06f010bbf7592571e541869a">RCC_CSR_LSEON</a>;</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823ac59b221b111954833c988555d5972f88">LSI</a>:</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                <a class="code" href="group__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">RCC_CSR</a> &amp;= ~<a class="code" href="group__rcc__defines.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>;</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        }</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;}</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group__STM32L1xx-rcc-file.html#gaddb943f9f25dc2df52890c90d468f373">  322</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx-rcc-file.html#gaddb943f9f25dc2df52890c90d468f373">rcc_css_enable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;{</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        <a class="code" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> |= <a class="code" href="group__rcc__defines.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>;</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;}</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group__STM32L1xx-rcc-file.html#ga2297cce07d5113023bf8eff03fc62c66">  327</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx-rcc-file.html#ga2297cce07d5113023bf8eff03fc62c66">rcc_css_disable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;{</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        <a class="code" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> &amp;= ~<a class="code" href="group__rcc__defines.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>;</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;}</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group__STM32L1xx-rcc-file.html#ga3e144ef62bd737fe6cab45eddec41da3">  332</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx-rcc-file.html#ga3e144ef62bd737fe6cab45eddec41da3">rcc_osc_bypass_enable</a>(<a class="code" href="group__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;{</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        <span class="keywordflow">switch</span> (osc) {</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a744bf841212e605b891f8ced6e20eb43">HSE</a>:</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;                <a class="code" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> |= <a class="code" href="group__rcc__defines.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>;</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aa07a47bdd221bde7ab7f08d41c03de40">LSE</a>:</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;                <a class="code" href="group__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">RCC_CSR</a> |= <a class="code" href="group__rcc__defines.html#ga2f5198ce9785eab7b8a483b092ff067b">RCC_CSR_LSEBYP</a>;</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5c7fe827c28117f11dd14f9197d7d5a2">PLL</a>:</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aae2bb333077d91b3c2aa75978f89e084">HSI</a>:</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823ac59b221b111954833c988555d5972f88">LSI</a>:</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5f40776aa9bfa517edb2e38dd1a2baca">MSI</a>:</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;                <span class="comment">/* Do nothing, only HSE/LSE allowed here. */</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        }</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;}</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group__STM32L1xx-rcc-file.html#ga9152b74c16322ae76cec62ef93403916">  350</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx-rcc-file.html#ga9152b74c16322ae76cec62ef93403916">rcc_osc_bypass_disable</a>(<a class="code" href="group__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;{</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        <span class="keywordflow">switch</span> (osc) {</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a744bf841212e605b891f8ced6e20eb43">HSE</a>:</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;                <a class="code" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> &amp;= ~<a class="code" href="group__rcc__defines.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>;</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aa07a47bdd221bde7ab7f08d41c03de40">LSE</a>:</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;                <a class="code" href="group__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">RCC_CSR</a> &amp;= ~<a class="code" href="group__rcc__defines.html#ga2f5198ce9785eab7b8a483b092ff067b">RCC_CSR_LSEBYP</a>;</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5c7fe827c28117f11dd14f9197d7d5a2">PLL</a>:</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aae2bb333077d91b3c2aa75978f89e084">HSI</a>:</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823ac59b221b111954833c988555d5972f88">LSI</a>:</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5f40776aa9bfa517edb2e38dd1a2baca">MSI</a>:</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;                <span class="comment">/* Do nothing, only HSE/LSE allowed here. */</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;        }</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;}</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group__STM32L1xx-rcc-file.html#ga2c291271812c333d975807cd5ec99a36">  368</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx-rcc-file.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a>(uint32_t clk)</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;{</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        uint32_t reg32;</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;        reg32 = <a class="code" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a>;</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;        reg32 &amp;= ~((1 &lt;&lt; 1) | (1 &lt;&lt; 0));</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;        <a class="code" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> = (reg32 | clk);</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;}</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group__STM32L1xx-rcc-file.html#ga8ba543e9f620317363771628aee205ff">  377</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx-rcc-file.html#ga8ba543e9f620317363771628aee205ff">rcc_set_pll_configuration</a>(uint32_t source, uint32_t multiplier,</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;                               uint32_t divisor)</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;{</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        uint32_t reg32;</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        reg32 = <a class="code" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a>;</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;        reg32 &amp;= ~(<a class="code" href="group__rcc__defines.html#ga4263cef4dfce5de0186399a59cf57ba9">RCC_CFGR_PLLDIV_MASK</a> &lt;&lt; <a class="code" href="group__rcc__defines.html#ga8066343d8e26cdd92f744ec84934b83a">RCC_CFGR_PLLDIV_SHIFT</a>);</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        reg32 &amp;= ~(<a class="code" href="group__rcc__defines.html#gac3089f0fb5050e27361db9c921e05d5f">RCC_CFGR_PLLMUL_MASK</a> &lt;&lt; <a class="code" href="group__rcc__defines.html#gab58447b7a74aec862cf32a6e1501bb73">RCC_CFGR_PLLMUL_SHIFT</a>);</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;        reg32 &amp;= ~(1 &lt;&lt; 16);</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;        reg32 |= (source &lt;&lt; 16);</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;        reg32 |= (multiplier &lt;&lt; <a class="code" href="group__rcc__defines.html#gab58447b7a74aec862cf32a6e1501bb73">RCC_CFGR_PLLMUL_SHIFT</a>);</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        reg32 |= (divisor &lt;&lt; <a class="code" href="group__rcc__defines.html#ga8066343d8e26cdd92f744ec84934b83a">RCC_CFGR_PLLDIV_SHIFT</a>);</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;        <a class="code" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> = reg32;</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;}</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group__STM32L1xx-rcc-file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">  392</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx-rcc-file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a>(uint32_t pllsrc)</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;{</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;        uint32_t reg32;</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;        reg32 = <a class="code" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a>;</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;        reg32 &amp;= ~(1 &lt;&lt; 16);</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        <a class="code" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> = (reg32 | (pllsrc &lt;&lt; 16));</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;}</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group__STM32L1xx-rcc-file.html#gac40c9478480f3a44c381c15482a563cd">  401</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx-rcc-file.html#gac40c9478480f3a44c381c15482a563cd">rcc_set_ppre2</a>(uint32_t ppre2)</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;{</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;        uint32_t reg32;</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        reg32 = <a class="code" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a>;</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        reg32 &amp;= ~((1 &lt;&lt; 13) | (1 &lt;&lt; 12) | (1 &lt;&lt; 11));</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;        <a class="code" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> = (reg32 | (ppre2 &lt;&lt; 11));</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;}</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group__STM32L1xx-rcc-file.html#gaaf1b9174131b00a7014c0328a53a65a1">  410</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx-rcc-file.html#gaaf1b9174131b00a7014c0328a53a65a1">rcc_set_ppre1</a>(uint32_t ppre1)</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;{</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;        uint32_t reg32;</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;        reg32 = <a class="code" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a>;</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;        reg32 &amp;= ~((1 &lt;&lt; 10) | (1 &lt;&lt; 9) | (1 &lt;&lt; 8));</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;        <a class="code" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> = (reg32 | (ppre1 &lt;&lt; 8));</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;}</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group__STM32L1xx-rcc-file.html#gae192b2cd0f37124db5ed76d599a5671b">  419</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx-rcc-file.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a>(uint32_t hpre)</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;{</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;        uint32_t reg32;</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;        reg32 = <a class="code" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a>;</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;        reg32 &amp;= ~((1 &lt;&lt; 4) | (1 &lt;&lt; 5) | (1 &lt;&lt; 6) | (1 &lt;&lt; 7));</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;        <a class="code" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> = (reg32 | (hpre &lt;&lt; 4));</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;}</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group__STM32L1xx-rcc-file.html#ga63aa2b3fb8156ad6b6d2b08d4fe8f12e">  428</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx-rcc-file.html#ga63aa2b3fb8156ad6b6d2b08d4fe8f12e">rcc_set_rtcpre</a>(uint32_t rtcpre)</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;{</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;        uint32_t reg32;</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;        reg32 = <a class="code" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a>;</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;        reg32 &amp;= ~((1 &lt;&lt; 30) | (1 &lt;&lt; 29));</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;        <a class="code" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> = (reg32 | (rtcpre &lt;&lt; 29));</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;}</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group__STM32L1xx-rcc-file.html#ga3373359648b1677ac49d2fe86bff99b7">  437</a></span>&#160;uint32_t <a class="code" href="group__STM32L1xx-rcc-file.html#ga3373359648b1677ac49d2fe86bff99b7">rcc_system_clock_source</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;{</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;        <span class="comment">/* Return the clock source which is used as system clock. */</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;        <span class="keywordflow">return</span> (<a class="code" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> &amp; 0x000c) &gt;&gt; 2;</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;}</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group__STM32L1xx-rcc-file.html#ga2ff68f124bf59d2f265a91b0095abcbe">  443</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx-rcc-file.html#ga2ff68f124bf59d2f265a91b0095abcbe">rcc_rtc_select_clock</a>(uint32_t clock)</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;{</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;        <a class="code" href="group__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">RCC_CSR</a> &amp;= ~(<a class="code" href="group__rcc__defines.html#ga9746c12b22918bc574e0efdc9162d2fe">RCC_CSR_RTCSEL_MASK</a> &lt;&lt; <a class="code" href="group__rcc__defines.html#ga3e488bec4db049f3fc2ced33993c6bba">RCC_CSR_RTCSEL_SHIFT</a>);</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;        <a class="code" href="group__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">RCC_CSR</a> |= (clock &lt;&lt; <a class="code" href="group__rcc__defines.html#ga3e488bec4db049f3fc2ced33993c6bba">RCC_CSR_RTCSEL_SHIFT</a>);</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;}</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group__STM32L1xx-rcc-file.html#ga71d9ff219cb4e09c3cddbf383e8c47b3">  449</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx-rcc-file.html#ga71d9ff219cb4e09c3cddbf383e8c47b3">rcc_clock_setup_msi</a>(<span class="keyword">const</span> <a class="code" href="structclock__scale__t.html">clock_scale_t</a> *clock)</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;{</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;        <span class="comment">/* Enable internal multi-speed oscillator. */</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;        uint32_t reg = <a class="code" href="group__rcc__defines.html#ga36ef3978721517e6a8493213d531133c">RCC_ICSCR</a>;</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;        reg &amp;= ~(<a class="code" href="group__rcc__defines.html#gaf38a823bb0372458b4419be8dc5cb9d3">RCC_ICSCR_MSIRANGE_MASK</a> &lt;&lt; <a class="code" href="group__rcc__defines.html#ga0b99b849f9aff5c74f5beaeab5bb206e">RCC_ICSCR_MSIRANGE_SHIFT</a>);</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;        reg |= (clock-&gt;<a class="code" href="structclock__scale__t.html#a154a6cea0f42bd7bd466b280312cee3c">msi_range</a> &lt;&lt; <a class="code" href="group__rcc__defines.html#ga0b99b849f9aff5c74f5beaeab5bb206e">RCC_ICSCR_MSIRANGE_SHIFT</a>);</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        <a class="code" href="group__rcc__defines.html#ga36ef3978721517e6a8493213d531133c">RCC_ICSCR</a> = reg;</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;        <a class="code" href="group__STM32L1xx-rcc-file.html#ga8dbd64d58e019803bf109609203d1afd">rcc_osc_on</a>(<a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5f40776aa9bfa517edb2e38dd1a2baca">MSI</a>);</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;        <a class="code" href="group__STM32L1xx-rcc-file.html#ga0f9fac6ac510e119aebe5f62c53f073a">rcc_wait_for_osc_ready</a>(<a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5f40776aa9bfa517edb2e38dd1a2baca">MSI</a>);</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;        <span class="comment">/* Select MSI as SYSCLK source. */</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        <a class="code" href="group__STM32L1xx-rcc-file.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a>(<a class="code" href="group__rcc__defines.html#ga6d265ba683e52e5b471b71b1669e82f3">RCC_CFGR_SW_SYSCLKSEL_MSICLK</a>);</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;        <span class="comment">/*</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">         * Set prescalers for AHB, ADC, ABP1, ABP2.</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">         * Do this before touching the PLL (TODO: why?).</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">         */</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        <a class="code" href="group__STM32L1xx-rcc-file.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a>(clock-&gt;<a class="code" href="structclock__scale__t.html#ac8be876648665f481c96a13f39bfd70e">hpre</a>);</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;        <a class="code" href="group__STM32L1xx-rcc-file.html#gaaf1b9174131b00a7014c0328a53a65a1">rcc_set_ppre1</a>(clock-&gt;<a class="code" href="structclock__scale__t.html#aac26f149316ef9aea9955454498cd6f3">ppre1</a>);</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;        <a class="code" href="group__STM32L1xx-rcc-file.html#gac40c9478480f3a44c381c15482a563cd">rcc_set_ppre2</a>(clock-&gt;<a class="code" href="structclock__scale__t.html#a1d4d327482ed573f9c5f28f53d8d742a">ppre2</a>);</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;        <a class="code" href="group__rcc__defines.html#gaaf3dd53c1ced02082fce0076976547a8">rcc_peripheral_enable_clock</a>(&amp;<a class="code" href="group__rcc__defines.html#gad4baa1f26b04719fe3d4e2f02d7dde40">RCC_APB1ENR</a>, <a class="code" href="group__rcc__apb1enr__en.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>);</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;        <a class="code" href="pwr__common__l01_8h.html#aa22ffb6b23613688342c73dd591dcd60">pwr_set_vos_scale</a>(clock-&gt;<a class="code" href="structclock__scale__t.html#adf712c2b16e70d8a025694db5453b2cd">voltage_scale</a>);</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;        <span class="comment">/* I guess this should be in the settings? */</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;        <a class="code" href="group__flash__defines.html#ga46ea5d4032d7ea65641376eca38202f8">flash_64bit_enable</a>();</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;        <a class="code" href="group__flash__defines.html#ga0f76604d23e55a997cef486d8f93c8f7">flash_prefetch_enable</a>();</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;        <span class="comment">/* Configure flash settings. */</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;        <a class="code" href="group__flash__defines.html#ga9347b16d27d64b79f507dc9cad8633b2">flash_set_ws</a>(clock-&gt;<a class="code" href="structclock__scale__t.html#a45be52a3c8cc370503289d762ea6515b">flash_config</a>);</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        <span class="comment">/* Set the peripheral clock frequencies used. */</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;        <a class="code" href="group__STM32L1xx-rcc-file.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a> = clock-&gt;<a class="code" href="structclock__scale__t.html#a0efec8dad9231991558c458c12a9b909">apb1_frequency</a>;</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;        <a class="code" href="group__STM32L1xx-rcc-file.html#ga2f1b40f85aa73bc45b6d1cbb255881d9">rcc_apb2_frequency</a> = clock-&gt;<a class="code" href="structclock__scale__t.html#abd1b982df203472532b6016961fe657d">apb2_frequency</a>;</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;}</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group__STM32L1xx-rcc-file.html#ga3d30e886f8749e059865bd3fc7a14ccd">  486</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx-rcc-file.html#ga3d30e886f8749e059865bd3fc7a14ccd">rcc_clock_setup_hsi</a>(<span class="keyword">const</span> <a class="code" href="structclock__scale__t.html">clock_scale_t</a> *clock)</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;{</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;        <span class="comment">/* Enable internal high-speed oscillator. */</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;        <a class="code" href="group__STM32L1xx-rcc-file.html#ga8dbd64d58e019803bf109609203d1afd">rcc_osc_on</a>(<a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aae2bb333077d91b3c2aa75978f89e084">HSI</a>);</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;        <a class="code" href="group__STM32L1xx-rcc-file.html#ga0f9fac6ac510e119aebe5f62c53f073a">rcc_wait_for_osc_ready</a>(<a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aae2bb333077d91b3c2aa75978f89e084">HSI</a>);</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;        <span class="comment">/* Select HSI as SYSCLK source. */</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;        <a class="code" href="group__STM32L1xx-rcc-file.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a>(<a class="code" href="group__rcc__defines.html#ga07284cd0c135bca6eb2c177f416e8d61">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>);</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;        <span class="comment">/*</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">         * Set prescalers for AHB, ADC, ABP1, ABP2.</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">         * Do this before touching the PLL (TODO: why?).</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">         */</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;        <a class="code" href="group__STM32L1xx-rcc-file.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a>(clock-&gt;<a class="code" href="structclock__scale__t.html#ac8be876648665f481c96a13f39bfd70e">hpre</a>);</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;        <a class="code" href="group__STM32L1xx-rcc-file.html#gaaf1b9174131b00a7014c0328a53a65a1">rcc_set_ppre1</a>(clock-&gt;<a class="code" href="structclock__scale__t.html#aac26f149316ef9aea9955454498cd6f3">ppre1</a>);</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;        <a class="code" href="group__STM32L1xx-rcc-file.html#gac40c9478480f3a44c381c15482a563cd">rcc_set_ppre2</a>(clock-&gt;<a class="code" href="structclock__scale__t.html#a1d4d327482ed573f9c5f28f53d8d742a">ppre2</a>);</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;        <a class="code" href="group__rcc__defines.html#gaaf3dd53c1ced02082fce0076976547a8">rcc_peripheral_enable_clock</a>(&amp;<a class="code" href="group__rcc__defines.html#gad4baa1f26b04719fe3d4e2f02d7dde40">RCC_APB1ENR</a>, <a class="code" href="group__rcc__apb1enr__en.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>);</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;        <a class="code" href="pwr__common__l01_8h.html#aa22ffb6b23613688342c73dd591dcd60">pwr_set_vos_scale</a>(clock-&gt;<a class="code" href="structclock__scale__t.html#adf712c2b16e70d8a025694db5453b2cd">voltage_scale</a>);</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;        <span class="comment">/* I guess this should be in the settings? */</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;        <a class="code" href="group__flash__defines.html#ga46ea5d4032d7ea65641376eca38202f8">flash_64bit_enable</a>();</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;        <a class="code" href="group__flash__defines.html#ga0f76604d23e55a997cef486d8f93c8f7">flash_prefetch_enable</a>();</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;        <span class="comment">/* Configure flash settings. */</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;        <a class="code" href="group__flash__defines.html#ga9347b16d27d64b79f507dc9cad8633b2">flash_set_ws</a>(clock-&gt;<a class="code" href="structclock__scale__t.html#a45be52a3c8cc370503289d762ea6515b">flash_config</a>);</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;        <span class="comment">/* Set the peripheral clock frequencies used. */</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;        <a class="code" href="group__STM32L1xx-rcc-file.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a> = clock-&gt;<a class="code" href="structclock__scale__t.html#a0efec8dad9231991558c458c12a9b909">apb1_frequency</a>;</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;        <a class="code" href="group__STM32L1xx-rcc-file.html#ga2f1b40f85aa73bc45b6d1cbb255881d9">rcc_apb2_frequency</a> = clock-&gt;<a class="code" href="structclock__scale__t.html#abd1b982df203472532b6016961fe657d">apb2_frequency</a>;</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;}</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group__STM32L1xx-rcc-file.html#ga76b12063e828a7af960d375dee952d31">  517</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32L1xx-rcc-file.html#ga76b12063e828a7af960d375dee952d31">rcc_clock_setup_pll</a>(<span class="keyword">const</span> <a class="code" href="structclock__scale__t.html">clock_scale_t</a> *clock)</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;{</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;        <span class="comment">/* Turn on the appropriate source for the PLL */</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;        <span class="keywordflow">if</span> (clock-&gt;<a class="code" href="structclock__scale__t.html#af3d417bfd67229858e79c124c679fc01">pll_source</a> == <a class="code" href="group__rcc__defines.html#ga20a48b08666d4fe8bbb20692ac6ee96b">RCC_CFGR_PLLSRC_HSE_CLK</a>) {</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;                <a class="code" href="group__STM32L1xx-rcc-file.html#ga8dbd64d58e019803bf109609203d1afd">rcc_osc_on</a>(<a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a744bf841212e605b891f8ced6e20eb43">HSE</a>);</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;                <a class="code" href="group__STM32L1xx-rcc-file.html#ga0f9fac6ac510e119aebe5f62c53f073a">rcc_wait_for_osc_ready</a>(<a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a744bf841212e605b891f8ced6e20eb43">HSE</a>);</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;                <a class="code" href="group__STM32L1xx-rcc-file.html#ga8dbd64d58e019803bf109609203d1afd">rcc_osc_on</a>(<a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aae2bb333077d91b3c2aa75978f89e084">HSI</a>);</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;                <a class="code" href="group__STM32L1xx-rcc-file.html#ga0f9fac6ac510e119aebe5f62c53f073a">rcc_wait_for_osc_ready</a>(<a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aae2bb333077d91b3c2aa75978f89e084">HSI</a>);</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;        }</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;        <span class="comment">/*</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">         * Set prescalers for AHB, ADC, ABP1, ABP2.</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">         * Do this before touching the PLL (TODO: why?).</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">         */</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;        <a class="code" href="group__STM32L1xx-rcc-file.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a>(clock-&gt;<a class="code" href="structclock__scale__t.html#ac8be876648665f481c96a13f39bfd70e">hpre</a>);</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;        <a class="code" href="group__STM32L1xx-rcc-file.html#gaaf1b9174131b00a7014c0328a53a65a1">rcc_set_ppre1</a>(clock-&gt;<a class="code" href="structclock__scale__t.html#aac26f149316ef9aea9955454498cd6f3">ppre1</a>);</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;        <a class="code" href="group__STM32L1xx-rcc-file.html#gac40c9478480f3a44c381c15482a563cd">rcc_set_ppre2</a>(clock-&gt;<a class="code" href="structclock__scale__t.html#a1d4d327482ed573f9c5f28f53d8d742a">ppre2</a>);</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;        <a class="code" href="group__rcc__defines.html#gaaf3dd53c1ced02082fce0076976547a8">rcc_peripheral_enable_clock</a>(&amp;<a class="code" href="group__rcc__defines.html#gad4baa1f26b04719fe3d4e2f02d7dde40">RCC_APB1ENR</a>, <a class="code" href="group__rcc__apb1enr__en.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>);</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;        <a class="code" href="pwr__common__l01_8h.html#aa22ffb6b23613688342c73dd591dcd60">pwr_set_vos_scale</a>(clock-&gt;<a class="code" href="structclock__scale__t.html#adf712c2b16e70d8a025694db5453b2cd">voltage_scale</a>);</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;        <span class="comment">/* I guess this should be in the settings? */</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;        <a class="code" href="group__flash__defines.html#ga46ea5d4032d7ea65641376eca38202f8">flash_64bit_enable</a>();</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;        <a class="code" href="group__flash__defines.html#ga0f76604d23e55a997cef486d8f93c8f7">flash_prefetch_enable</a>();</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;        <span class="comment">/* Configure flash settings. */</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;        <a class="code" href="group__flash__defines.html#ga9347b16d27d64b79f507dc9cad8633b2">flash_set_ws</a>(clock-&gt;<a class="code" href="structclock__scale__t.html#a45be52a3c8cc370503289d762ea6515b">flash_config</a>);</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;        <a class="code" href="group__STM32L1xx-rcc-file.html#ga8ba543e9f620317363771628aee205ff">rcc_set_pll_configuration</a>(clock-&gt;<a class="code" href="structclock__scale__t.html#af3d417bfd67229858e79c124c679fc01">pll_source</a>, clock-&gt;<a class="code" href="structclock__scale__t.html#ad569e0685f37c790a13ce62ba3d10fb9">pll_mul</a>,</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;                                  clock-&gt;<a class="code" href="structclock__scale__t.html#a0502b4e2fe6fb84bb1ff419131f4c401">pll_div</a>);</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;        <span class="comment">/* Enable PLL oscillator and wait for it to stabilize. */</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;        <a class="code" href="group__STM32L1xx-rcc-file.html#ga8dbd64d58e019803bf109609203d1afd">rcc_osc_on</a>(<a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5c7fe827c28117f11dd14f9197d7d5a2">PLL</a>);</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;        <a class="code" href="group__STM32L1xx-rcc-file.html#ga0f9fac6ac510e119aebe5f62c53f073a">rcc_wait_for_osc_ready</a>(<a class="code" href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5c7fe827c28117f11dd14f9197d7d5a2">PLL</a>);</div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;        <span class="comment">/* Select PLL as SYSCLK source. */</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;        <a class="code" href="group__STM32L1xx-rcc-file.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a>(<a class="code" href="group__rcc__defines.html#ga81ce757b20164fa21501b15fd91c9691">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>);</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;        <span class="comment">/* Set the peripheral clock frequencies used. */</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;        <a class="code" href="group__STM32L1xx-rcc-file.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a> = clock-&gt;<a class="code" href="structclock__scale__t.html#a0efec8dad9231991558c458c12a9b909">apb1_frequency</a>;</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;        <a class="code" href="group__STM32L1xx-rcc-file.html#ga2f1b40f85aa73bc45b6d1cbb255881d9">rcc_apb2_frequency</a> = clock-&gt;<a class="code" href="structclock__scale__t.html#abd1b982df203472532b6016961fe657d">apb2_frequency</a>;</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;}</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">/**@}*/</span></div>
<div class="ttc" id="group__rcc__defines_html_ga1a780d4b6db101967459b5af2477d43d"><div class="ttname"><a href="group__rcc__defines.html#ga1a780d4b6db101967459b5af2477d43d">RCC_CFGR_PPRE2_HCLK_NODIV</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2_HCLK_NODIV</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00162">rcc.h:162</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga9464e8188d717902990b467a9396d238"><div class="ttname"><a href="group__rcc__defines.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a></div><div class="ttdeci">#define RCC_CIR_HSERDYC</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00206">rcc.h:206</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gac4b0256cf8d5796b4739faab65a3c73a"><div class="ttname"><a href="group__rcc__defines.html#gac4b0256cf8d5796b4739faab65a3c73a">RCC_CFGR_PLLDIV_DIV3</a></div><div class="ttdeci">#define RCC_CFGR_PLLDIV_DIV3</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00139">rcc.h:139</a></div></div>
<div class="ttc" id="group__STM32L1xx-rcc-file_html_ga451b64c9cf47aaa4977f1c4a5c9eb170"><div class="ttname"><a href="group__STM32L1xx-rcc-file.html#ga451b64c9cf47aaa4977f1c4a5c9eb170">rcc_osc_ready_int_clear</a></div><div class="ttdeci">void rcc_osc_ready_int_clear(osc_t osc)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00116">rcc.c:116</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga36ef3978721517e6a8493213d531133c"><div class="ttname"><a href="group__rcc__defines.html#ga36ef3978721517e6a8493213d531133c">RCC_ICSCR</a></div><div class="ttdeci">#define RCC_ICSCR</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00056">rcc.h:56</a></div></div>
<div class="ttc" id="group__STM32L1xx-rcc-file_html_gac40c9478480f3a44c381c15482a563cd"><div class="ttname"><a href="group__STM32L1xx-rcc-file.html#gac40c9478480f3a44c381c15482a563cd">rcc_set_ppre2</a></div><div class="ttdeci">void rcc_set_ppre2(uint32_t ppre2)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00401">rcc.c:401</a></div></div>
<div class="ttc" id="group__STM32L1xx-rcc-file_html_ga76b12063e828a7af960d375dee952d31"><div class="ttname"><a href="group__STM32L1xx-rcc-file.html#ga76b12063e828a7af960d375dee952d31">rcc_clock_setup_pll</a></div><div class="ttdeci">void rcc_clock_setup_pll(const clock_scale_t *clock)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00517">rcc.c:517</a></div></div>
<div class="ttc" id="group__STM32L1xx-rcc-file_html_gaeb8ec930fbb38a02df9f93b40d3bb559"><div class="ttname"><a href="group__STM32L1xx-rcc-file.html#gaeb8ec930fbb38a02df9f93b40d3bb559">clock_config</a></div><div class="ttdeci">const clock_scale_t clock_config[CLOCK_CONFIG_END]</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00051">rcc.c:51</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga81ce757b20164fa21501b15fd91c9691"><div class="ttname"><a href="group__rcc__defines.html#ga81ce757b20164fa21501b15fd91c9691">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a></div><div class="ttdeci">#define RCC_CFGR_SW_SYSCLKSEL_PLLCLK</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00196">rcc.h:196</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gab58447b7a74aec862cf32a6e1501bb73"><div class="ttname"><a href="group__rcc__defines.html#gab58447b7a74aec862cf32a6e1501bb73">RCC_CFGR_PLLMUL_SHIFT</a></div><div class="ttdeci">#define RCC_CFGR_PLLMUL_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00154">rcc.h:154</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga872ba937149a7372138df06f8188ab56"><div class="ttname"><a href="group__rcc__defines.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a></div><div class="ttdeci">#define RCC_CIR_LSIRDYIE</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00217">rcc.h:217</a></div></div>
<div class="ttc" id="structclock__scale__t_html_a0efec8dad9231991558c458c12a9b909"><div class="ttname"><a href="structclock__scale__t.html#a0efec8dad9231991558c458c12a9b909">clock_scale_t::apb1_frequency</a></div><div class="ttdeci">uint32_t apb1_frequency</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00400">rcc.h:400</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ggaf2418102b7993f2a6f0060e1efdca823aae2bb333077d91b3c2aa75978f89e084"><div class="ttname"><a href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aae2bb333077d91b3c2aa75978f89e084">HSI</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00426">rcc.h:426</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gacc05308869ad055e1e6f2c32d738aecd"><div class="ttname"><a href="group__rcc__defines.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a></div><div class="ttdeci">#define RCC_CR_CSSON</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00074">rcc.h:74</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga40c164dc946f4cba1e3fc87b0c997016"><div class="ttname"><a href="group__rcc__defines.html#ga40c164dc946f4cba1e3fc87b0c997016">RCC_CFGR_HPRE_SYSCLK_NODIV</a></div><div class="ttdeci">#define RCC_CFGR_HPRE_SYSCLK_NODIV</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00176">rcc.h:176</a></div></div>
<div class="ttc" id="group__STM32L1xx-rcc-file_html_ga63aa2b3fb8156ad6b6d2b08d4fe8f12e"><div class="ttname"><a href="group__STM32L1xx-rcc-file.html#ga63aa2b3fb8156ad6b6d2b08d4fe8f12e">rcc_set_rtcpre</a></div><div class="ttdeci">void rcc_set_rtcpre(uint32_t rtcpre)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00428">rcc.c:428</a></div></div>
<div class="ttc" id="group__STM32L1xx-rcc-file_html_ga2f1b40f85aa73bc45b6d1cbb255881d9"><div class="ttname"><a href="group__STM32L1xx-rcc-file.html#ga2f1b40f85aa73bc45b6d1cbb255881d9">rcc_apb2_frequency</a></div><div class="ttdeci">uint32_t rcc_apb2_frequency</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00049">rcc.c:49</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gafbd6bfe7da86191d3c531151727dcb58"><div class="ttname"><a href="group__rcc__defines.html#gafbd6bfe7da86191d3c531151727dcb58">RCC_CIR_MSIRDYC</a></div><div class="ttdeci">#define RCC_CIR_MSIRDYC</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00204">rcc.h:204</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gadb8228c9020595b4cf9995137b8c9a7d"><div class="ttname"><a href="group__rcc__defines.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a></div><div class="ttdeci">#define RCC_CR_HSEON</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00079">rcc.h:79</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ggaf2418102b7993f2a6f0060e1efdca823a5c7fe827c28117f11dd14f9197d7d5a2"><div class="ttname"><a href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5c7fe827c28117f11dd14f9197d7d5a2">PLL</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00426">rcc.h:426</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga4263cef4dfce5de0186399a59cf57ba9"><div class="ttname"><a href="group__rcc__defines.html#ga4263cef4dfce5de0186399a59cf57ba9">RCC_CFGR_PLLDIV_MASK</a></div><div class="ttdeci">#define RCC_CFGR_PLLDIV_MASK</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00142">rcc.h:142</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga07284cd0c135bca6eb2c177f416e8d61"><div class="ttname"><a href="group__rcc__defines.html#ga07284cd0c135bca6eb2c177f416e8d61">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a></div><div class="ttdeci">#define RCC_CFGR_SW_SYSCLKSEL_HSICLK</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00194">rcc.h:194</a></div></div>
<div class="ttc" id="group__rcc__apb1enr__en_html_ga5c19997ccd28464b80a7c3325da0ca60"><div class="ttname"><a href="group__rcc__apb1enr__en.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a></div><div class="ttdeci">#define RCC_APB1ENR_PWREN</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00311">rcc.h:311</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga3465fac46f8d87fc7e243765777af052"><div class="ttname"><a href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a></div><div class="ttdeci">#define RCC_CR</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00055">rcc.h:55</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga20a48b08666d4fe8bbb20692ac6ee96b"><div class="ttname"><a href="group__rcc__defines.html#ga20a48b08666d4fe8bbb20692ac6ee96b">RCC_CFGR_PLLSRC_HSE_CLK</a></div><div class="ttdeci">#define RCC_CFGR_PLLSRC_HSE_CLK</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00159">rcc.h:159</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga0b99b849f9aff5c74f5beaeab5bb206e"><div class="ttname"><a href="group__rcc__defines.html#ga0b99b849f9aff5c74f5beaeab5bb206e">RCC_ICSCR_MSIRANGE_SHIFT</a></div><div class="ttdeci">#define RCC_ICSCR_MSIRANGE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00099">rcc.h:99</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gaef6f70de38e3cd825b7126ef317b955c"><div class="ttname"><a href="group__rcc__defines.html#gaef6f70de38e3cd825b7126ef317b955c">RCC_CSR_LSERDY</a></div><div class="ttdeci">#define RCC_CSR_LSERDY</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00386">rcc.h:386</a></div></div>
<div class="ttc" id="group__STM32L1xx-rcc-file_html_ga3d30e886f8749e059865bd3fc7a14ccd"><div class="ttname"><a href="group__STM32L1xx-rcc-file.html#ga3d30e886f8749e059865bd3fc7a14ccd">rcc_clock_setup_hsi</a></div><div class="ttdeci">void rcc_clock_setup_hsi(const clock_scale_t *clock)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00486">rcc.c:486</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga245af864b194f0c2b2389ea1ee49a396"><div class="ttname"><a href="group__rcc__defines.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a></div><div class="ttdeci">#define RCC_CIR_PLLRDYC</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00205">rcc.h:205</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ggaf2418102b7993f2a6f0060e1efdca823a5f40776aa9bfa517edb2e38dd1a2baca"><div class="ttname"><a href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5f40776aa9bfa517edb2e38dd1a2baca">MSI</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00426">rcc.h:426</a></div></div>
<div class="ttc" id="group__STM32L1xx-rcc-file_html_ga2c291271812c333d975807cd5ec99a36"><div class="ttname"><a href="group__STM32L1xx-rcc-file.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a></div><div class="ttdeci">void rcc_set_sysclk_source(uint32_t clk)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00368">rcc.c:368</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga2f5198ce9785eab7b8a483b092ff067b"><div class="ttname"><a href="group__rcc__defines.html#ga2f5198ce9785eab7b8a483b092ff067b">RCC_CSR_LSEBYP</a></div><div class="ttdeci">#define RCC_CSR_LSEBYP</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00385">rcc.h:385</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga184a0c682421a2321442448a3918b434"><div class="ttname"><a href="group__rcc__defines.html#ga184a0c682421a2321442448a3918b434">RCC_CFGR_HPRE_SYSCLK_DIV4</a></div><div class="ttdeci">#define RCC_CFGR_HPRE_SYSCLK_DIV4</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00178">rcc.h:178</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gaee09fff7bffaaabc64d99627f2249795"><div class="ttname"><a href="group__rcc__defines.html#gaee09fff7bffaaabc64d99627f2249795">RCC_CR_MSION</a></div><div class="ttdeci">#define RCC_CR_MSION</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00081">rcc.h:81</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga11ea196450aac9ac35e283a66afc3da6"><div class="ttname"><a href="group__rcc__defines.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a></div><div class="ttdeci">#define RCC_CIR_HSERDYF</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00225">rcc.h:225</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gad4baa1f26b04719fe3d4e2f02d7dde40"><div class="ttname"><a href="group__rcc__defines.html#gad4baa1f26b04719fe3d4e2f02d7dde40">RCC_APB1ENR</a></div><div class="ttdeci">#define RCC_APB1ENR</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00064">rcc.h:64</a></div></div>
<div class="ttc" id="group__STM32L1xx-rcc-file_html_gaa1594220dae1eb3f9aa3dc30db60d8d1"><div class="ttname"><a href="group__STM32L1xx-rcc-file.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a></div><div class="ttdeci">uint32_t rcc_apb1_frequency</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00048">rcc.c:48</a></div></div>
<div class="ttc" id="group__STM32L1xx-rcc-file_html_ga3e144ef62bd737fe6cab45eddec41da3"><div class="ttname"><a href="group__STM32L1xx-rcc-file.html#ga3e144ef62bd737fe6cab45eddec41da3">rcc_osc_bypass_enable</a></div><div class="ttdeci">void rcc_osc_bypass_enable(osc_t osc)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00332">rcc.c:332</a></div></div>
<div class="ttc" id="pwr__common__l01_8h_html_a03ccf3726008e813551f58725e0bcb40a15e188ed9b712b2d0de04db6b782c4eb"><div class="ttname"><a href="pwr__common__l01_8h.html#a03ccf3726008e813551f58725e0bcb40a15e188ed9b712b2d0de04db6b782c4eb">RANGE1</a></div><div class="ttdef"><b>Definition:</b> <a href="pwr__common__l01_8h_source.html#l00081">pwr_common_l01.h:81</a></div></div>
<div class="ttc" id="structclock__scale__t_html_af3d417bfd67229858e79c124c679fc01"><div class="ttname"><a href="structclock__scale__t.html#af3d417bfd67229858e79c124c679fc01">clock_scale_t::pll_source</a></div><div class="ttdeci">uint8_t pll_source</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00394">rcc.h:394</a></div></div>
<div class="ttc" id="group__STM32L1xx-rcc-file_html_ga3373359648b1677ac49d2fe86bff99b7"><div class="ttname"><a href="group__STM32L1xx-rcc-file.html#ga3373359648b1677ac49d2fe86bff99b7">rcc_system_clock_source</a></div><div class="ttdeci">uint32_t rcc_system_clock_source(void)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00437">rcc.c:437</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga9746c12b22918bc574e0efdc9162d2fe"><div class="ttname"><a href="group__rcc__defines.html#ga9746c12b22918bc574e0efdc9162d2fe">RCC_CSR_RTCSEL_MASK</a></div><div class="ttdeci">#define RCC_CSR_RTCSEL_MASK</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00378">rcc.h:378</a></div></div>
<div class="ttc" id="structclock__scale__t_html_ac8be876648665f481c96a13f39bfd70e"><div class="ttname"><a href="structclock__scale__t.html#ac8be876648665f481c96a13f39bfd70e">clock_scale_t::hpre</a></div><div class="ttdeci">uint8_t hpre</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00396">rcc.h:396</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gab569110e757aee573ebf9ad80812e8bb"><div class="ttname"><a href="group__rcc__defines.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a></div><div class="ttdeci">#define RCC_CSR_LSIRDY</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00388">rcc.h:388</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gac3089f0fb5050e27361db9c921e05d5f"><div class="ttname"><a href="group__rcc__defines.html#gac3089f0fb5050e27361db9c921e05d5f">RCC_CFGR_PLLMUL_MASK</a></div><div class="ttdeci">#define RCC_CFGR_PLLMUL_MASK</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00155">rcc.h:155</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga5492f9b58600cf66616eb931b48b3c11"><div class="ttname"><a href="group__rcc__defines.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a></div><div class="ttdeci">#define RCC_CIR_HSERDYIE</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00214">rcc.h:214</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gadcc8b3374113007079d1aafaaf896825"><div class="ttname"><a href="group__rcc__defines.html#gadcc8b3374113007079d1aafaaf896825">RCC_CFGR_SWS_SYSCLKSEL_PLLCLK</a></div><div class="ttdeci">#define RCC_CFGR_SWS_SYSCLKSEL_PLLCLK</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00190">rcc.h:190</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga2f566d03233f7da450d0e3575694cfb1"><div class="ttname"><a href="group__rcc__defines.html#ga2f566d03233f7da450d0e3575694cfb1">RCC_CFGR_PPRE1_HCLK_NODIV</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1_HCLK_NODIV</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00169">rcc.h:169</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga46edb2b9568f002feba7b4312ed92c1f"><div class="ttname"><a href="group__rcc__defines.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a></div><div class="ttdeci">#define RCC_CIR_CSSC</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00201">rcc.h:201</a></div></div>
<div class="ttc" id="structclock__scale__t_html_ad569e0685f37c790a13ce62ba3d10fb9"><div class="ttname"><a href="structclock__scale__t.html#ad569e0685f37c790a13ce62ba3d10fb9">clock_scale_t::pll_mul</a></div><div class="ttdeci">uint8_t pll_mul</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00392">rcc.h:392</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga8f7780f390ef4cbb05efa06554ba0998"><div class="ttname"><a href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a></div><div class="ttdeci">#define RCC_CFGR</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00057">rcc.h:57</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga803cbf97bda1ebaf9afee2a3c9f0851b"><div class="ttname"><a href="group__rcc__defines.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a></div><div class="ttdeci">#define RCC_CSR_LSION</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00389">rcc.h:389</a></div></div>
<div class="ttc" id="structclock__scale__t_html_a0502b4e2fe6fb84bb1ff419131f4c401"><div class="ttname"><a href="structclock__scale__t.html#a0502b4e2fe6fb84bb1ff419131f4c401">clock_scale_t::pll_div</a></div><div class="ttdeci">uint16_t pll_div</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00393">rcc.h:393</a></div></div>
<div class="ttc" id="group__STM32L1xx-rcc-file_html_gaddb943f9f25dc2df52890c90d468f373"><div class="ttname"><a href="group__STM32L1xx-rcc-file.html#gaddb943f9f25dc2df52890c90d468f373">rcc_css_enable</a></div><div class="ttdeci">void rcc_css_enable(void)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00322">rcc.c:322</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gad1b58377908e5c31a684747d0a80ecb2"><div class="ttname"><a href="group__rcc__defines.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a></div><div class="ttdeci">#define RCC_CIR_HSIRDYC</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00207">rcc.h:207</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga8066343d8e26cdd92f744ec84934b83a"><div class="ttname"><a href="group__rcc__defines.html#ga8066343d8e26cdd92f744ec84934b83a">RCC_CFGR_PLLDIV_SHIFT</a></div><div class="ttdeci">#define RCC_CFGR_PLLDIV_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00141">rcc.h:141</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga6d265ba683e52e5b471b71b1669e82f3"><div class="ttname"><a href="group__rcc__defines.html#ga6d265ba683e52e5b471b71b1669e82f3">RCC_CFGR_SW_SYSCLKSEL_MSICLK</a></div><div class="ttdeci">#define RCC_CFGR_SW_SYSCLKSEL_MSICLK</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00193">rcc.h:193</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga6e483b8da7b5a5da25e9a745bb19f6ec"><div class="ttname"><a href="group__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">RCC_CSR</a></div><div class="ttdeci">#define RCC_CSR</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00068">rcc.h:68</a></div></div>
<div class="ttc" id="group__STM32L1xx-rcc-file_html_ga8ba543e9f620317363771628aee205ff"><div class="ttname"><a href="group__STM32L1xx-rcc-file.html#ga8ba543e9f620317363771628aee205ff">rcc_set_pll_configuration</a></div><div class="ttdeci">void rcc_set_pll_configuration(uint32_t source, uint32_t multiplier, uint32_t divisor)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00377">rcc.c:377</a></div></div>
<div class="ttc" id="group__STM32L1xx-rcc-file_html_ga2ff68f124bf59d2f265a91b0095abcbe"><div class="ttname"><a href="group__STM32L1xx-rcc-file.html#ga2ff68f124bf59d2f265a91b0095abcbe">rcc_rtc_select_clock</a></div><div class="ttdeci">void rcc_rtc_select_clock(uint32_t clock)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00443">rcc.c:443</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ggaf2418102b7993f2a6f0060e1efdca823ac59b221b111954833c988555d5972f88"><div class="ttname"><a href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823ac59b221b111954833c988555d5972f88">LSI</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00426">rcc.h:426</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ggaf2418102b7993f2a6f0060e1efdca823a744bf841212e605b891f8ced6e20eb43"><div class="ttname"><a href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a744bf841212e605b891f8ced6e20eb43">HSE</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00426">rcc.h:426</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga982989563f1a95c89bf7f4a25d99f704"><div class="ttname"><a href="group__rcc__defines.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a></div><div class="ttdeci">#define RCC_CIR_LSIRDYC</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00209">rcc.h:209</a></div></div>
<div class="ttc" id="group__flash__defines_html_ga46ea5d4032d7ea65641376eca38202f8"><div class="ttname"><a href="group__flash__defines.html#ga46ea5d4032d7ea65641376eca38202f8">flash_64bit_enable</a></div><div class="ttdeci">void flash_64bit_enable(void)</div><div class="ttdoc">Enable 64 Bit Programming Mode. </div><div class="ttdef"><b>Definition:</b> <a href="flash_8c_source.html#l00057">flash.c:57</a></div></div>
<div class="ttc" id="group__STM32L1xx-rcc-file_html_gaaf1b9174131b00a7014c0328a53a65a1"><div class="ttname"><a href="group__STM32L1xx-rcc-file.html#gaaf1b9174131b00a7014c0328a53a65a1">rcc_set_ppre1</a></div><div class="ttdeci">void rcc_set_ppre1(uint32_t ppre1)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00410">rcc.c:410</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gacb94ccfe6a212f020e732d1dd787a6fb"><div class="ttname"><a href="group__rcc__defines.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a></div><div class="ttdeci">#define RCC_CIR_LSIRDYF</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00228">rcc.h:228</a></div></div>
<div class="ttc" id="group__flash__defines_html_ga0f76604d23e55a997cef486d8f93c8f7"><div class="ttname"><a href="group__flash__defines.html#ga0f76604d23e55a997cef486d8f93c8f7">flash_prefetch_enable</a></div><div class="ttdeci">void flash_prefetch_enable(void)</div><div class="ttdoc">Enable the FLASH Prefetch Buffer. </div><div class="ttdef"><b>Definition:</b> <a href="flash__common__f24_8c_source.html#l00096">flash_common_f24.c:96</a></div></div>
<div class="ttc" id="pwr__common__l01_8h_html_aa22ffb6b23613688342c73dd591dcd60"><div class="ttname"><a href="pwr__common__l01_8h.html#aa22ffb6b23613688342c73dd591dcd60">pwr_set_vos_scale</a></div><div class="ttdeci">void pwr_set_vos_scale(vos_scale_t scale)</div><div class="ttdef"><b>Definition:</b> <a href="pwr__common__l01_8c_source.html#l00027">pwr_common_l01.c:27</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gaf38a823bb0372458b4419be8dc5cb9d3"><div class="ttname"><a href="group__rcc__defines.html#gaf38a823bb0372458b4419be8dc5cb9d3">RCC_ICSCR_MSIRANGE_MASK</a></div><div class="ttdeci">#define RCC_ICSCR_MSIRANGE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00100">rcc.h:100</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga1b39857ee3bea562521b9dedee8de7a0"><div class="ttname"><a href="group__rcc__defines.html#ga1b39857ee3bea562521b9dedee8de7a0">RCC_CFGR_SWS_SYSCLKSEL_HSICLK</a></div><div class="ttdeci">#define RCC_CFGR_SWS_SYSCLKSEL_HSICLK</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00188">rcc.h:188</a></div></div>
<div class="ttc" id="group__STM32L1xx-rcc-file_html_ga8dbd64d58e019803bf109609203d1afd"><div class="ttname"><a href="group__STM32L1xx-rcc-file.html#ga8dbd64d58e019803bf109609203d1afd">rcc_osc_on</a></div><div class="ttdeci">void rcc_osc_on(osc_t osc)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00274">rcc.c:274</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gaa3288090671af5a959aae4d7f7696d55"><div class="ttname"><a href="group__rcc__defines.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a></div><div class="ttdeci">#define RCC_CR_HSEBYP</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00077">rcc.h:77</a></div></div>
<div class="ttc" id="group__STM32L1xx-rcc-file_html_gab01089842913b18e3df6e0e3ec89fd71"><div class="ttname"><a href="group__STM32L1xx-rcc-file.html#gab01089842913b18e3df6e0e3ec89fd71">rcc_osc_ready_int_flag</a></div><div class="ttdeci">int rcc_osc_ready_int_flag(osc_t osc)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00188">rcc.c:188</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gac714351a6f9dab4741354fb017638580"><div class="ttname"><a href="group__rcc__defines.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a></div><div class="ttdeci">#define RCC_CIR_HSIRDYIE</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00215">rcc.h:215</a></div></div>
<div class="ttc" id="group__flash__latency_html_ga936324709ea40109331b76849da2c8b2"><div class="ttname"><a href="group__flash__latency.html#ga936324709ea40109331b76849da2c8b2">FLASH_ACR_LATENCY_0WS</a></div><div class="ttdeci">#define FLASH_ACR_LATENCY_0WS</div><div class="ttdef"><b>Definition:</b> <a href="flash_8h_source.html#l00070">flash.h:70</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gac38ef564d136d79b5e22b564db8d2b07"><div class="ttname"><a href="group__rcc__defines.html#gac38ef564d136d79b5e22b564db8d2b07">RCC_CR_MSIRDY</a></div><div class="ttdeci">#define RCC_CR_MSIRDY</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00080">rcc.h:80</a></div></div>
<div class="ttc" id="group__STM32L1xx-rcc-file_html_gab1b45443e00d0774628de632257ba9f4"><div class="ttname"><a href="group__STM32L1xx-rcc-file.html#gab1b45443e00d0774628de632257ba9f4">rcc_css_int_clear</a></div><div class="ttdeci">void rcc_css_int_clear(void)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00215">rcc.c:215</a></div></div>
<div class="ttc" id="group__STM32L1xx-rcc-file_html_ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><div class="ttname"><a href="group__STM32L1xx-rcc-file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a></div><div class="ttdeci">void rcc_set_pll_source(uint32_t pllsrc)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00392">rcc.c:392</a></div></div>
<div class="ttc" id="structclock__scale__t_html_a45be52a3c8cc370503289d762ea6515b"><div class="ttname"><a href="structclock__scale__t.html#a45be52a3c8cc370503289d762ea6515b">clock_scale_t::flash_config</a></div><div class="ttdeci">uint32_t flash_config</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00395">rcc.h:395</a></div></div>
<div class="ttc" id="group__STM32L1xx-rcc-file_html_ga2297cce07d5113023bf8eff03fc62c66"><div class="ttname"><a href="group__STM32L1xx-rcc-file.html#ga2297cce07d5113023bf8eff03fc62c66">rcc_css_disable</a></div><div class="ttdeci">void rcc_css_disable(void)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00327">rcc.c:327</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gad0e73d5b0a4883e074d40029b49ee47e"><div class="ttname"><a href="group__rcc__defines.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a></div><div class="ttdeci">#define RCC_CR_PLLON</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00076">rcc.h:76</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga6a0ad2672c9ba1b26012cbc6d423dff8"><div class="ttname"><a href="group__rcc__defines.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a></div><div class="ttdeci">#define RCC_CIR_LSERDYIE</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00216">rcc.h:216</a></div></div>
<div class="ttc" id="structclock__scale__t_html_abd1b982df203472532b6016961fe657d"><div class="ttname"><a href="structclock__scale__t.html#abd1b982df203472532b6016961fe657d">clock_scale_t::apb2_frequency</a></div><div class="ttdeci">uint32_t apb2_frequency</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00401">rcc.h:401</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gad38877547c4cbbb94659d5726f377163"><div class="ttname"><a href="group__rcc__defines.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a></div><div class="ttdeci">#define RCC_CIR_HSIRDYF</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00226">rcc.h:226</a></div></div>
<div class="ttc" id="structclock__scale__t_html_a1d4d327482ed573f9c5f28f53d8d742a"><div class="ttname"><a href="structclock__scale__t.html#a1d4d327482ed573f9c5f28f53d8d742a">clock_scale_t::ppre2</a></div><div class="ttdeci">uint8_t ppre2</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00398">rcc.h:398</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga3e488bec4db049f3fc2ced33993c6bba"><div class="ttname"><a href="group__rcc__defines.html#ga3e488bec4db049f3fc2ced33993c6bba">RCC_CSR_RTCSEL_SHIFT</a></div><div class="ttdeci">#define RCC_CSR_RTCSEL_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00377">rcc.h:377</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gadb730fb5edd2917b61925bf0f1ed15f7"><div class="ttname"><a href="group__rcc__defines.html#gadb730fb5edd2917b61925bf0f1ed15f7">RCC_ICSCR_MSIRANGE_4MHZ</a></div><div class="ttdeci">#define RCC_ICSCR_MSIRANGE_4MHZ</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00107">rcc.h:107</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gaa044c40b1df10901c6d540532c45ab5e"><div class="ttname"><a href="group__rcc__defines.html#gaa044c40b1df10901c6d540532c45ab5e">RCC_CFGR_PLLDIV_DIV2</a></div><div class="ttdeci">#define RCC_CFGR_PLLDIV_DIV2</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00138">rcc.h:138</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga3730ae0a55c59ca7581ae1e8e8319663"><div class="ttname"><a href="group__rcc__defines.html#ga3730ae0a55c59ca7581ae1e8e8319663">RCC_CIR_MSIRDYF</a></div><div class="ttdeci">#define RCC_CIR_MSIRDYF</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00223">rcc.h:223</a></div></div>
<div class="ttc" id="group__STM32L1xx-rcc-file_html_ga6472eba195686b970de6216ab61ebd7c"><div class="ttname"><a href="group__STM32L1xx-rcc-file.html#ga6472eba195686b970de6216ab61ebd7c">rcc_wait_for_sysclk_status</a></div><div class="ttdeci">void rcc_wait_for_sysclk_status(osc_t osc)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00249">rcc.c:249</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga86a34e00182c83409d89ff566cb02cc4"><div class="ttname"><a href="group__rcc__defines.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a></div><div class="ttdeci">#define RCC_CR_HSERDY</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00078">rcc.h:78</a></div></div>
<div class="ttc" id="structclock__scale__t_html"><div class="ttname"><a href="structclock__scale__t.html">clock_scale_t</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00391">rcc.h:391</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gab8324959b84162dd8e6c3adb479986a3"><div class="ttname"><a href="group__rcc__defines.html#gab8324959b84162dd8e6c3adb479986a3">RCC_CIR_MSIRDYIE</a></div><div class="ttdeci">#define RCC_CIR_MSIRDYIE</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00212">rcc.h:212</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gaaf3dd53c1ced02082fce0076976547a8"><div class="ttname"><a href="group__rcc__defines.html#gaaf3dd53c1ced02082fce0076976547a8">rcc_peripheral_enable_clock</a></div><div class="ttdeci">void rcc_peripheral_enable_clock(volatile uint32_t *reg, uint32_t en)</div><div class="ttdoc">RCC Enable Peripheral Clocks. </div><div class="ttdef"><b>Definition:</b> <a href="rcc__common__all_8c_source.html#l00041">rcc_common_all.c:41</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga144b5147f3a8d0bfda04618e301986aa"><div class="ttname"><a href="group__rcc__defines.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a></div><div class="ttdeci">#define RCC_CIR_LSERDYC</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00208">rcc.h:208</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga3c892bf770b3b7c2b55bf1b6b9d9c35b"><div class="ttname"><a href="group__rcc__defines.html#ga3c892bf770b3b7c2b55bf1b6b9d9c35b">RCC_CFGR_SWS_SYSCLKSEL_HSECLK</a></div><div class="ttdeci">#define RCC_CFGR_SWS_SYSCLKSEL_HSECLK</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00189">rcc.h:189</a></div></div>
<div class="ttc" id="structclock__scale__t_html_a154a6cea0f42bd7bd466b280312cee3c"><div class="ttname"><a href="structclock__scale__t.html#a154a6cea0f42bd7bd466b280312cee3c">clock_scale_t::msi_range</a></div><div class="ttdeci">uint8_t msi_range</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00402">rcc.h:402</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gac5e71f3e06f010bbf7592571e541869a"><div class="ttname"><a href="group__rcc__defines.html#gac5e71f3e06f010bbf7592571e541869a">RCC_CSR_LSEON</a></div><div class="ttdeci">#define RCC_CSR_LSEON</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00387">rcc.h:387</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gga1dc330cb0220b652d6e56df924c825ffa07ea5eaa32d8254785bbdcfce2f825f3"><div class="ttname"><a href="group__rcc__defines.html#gga1dc330cb0220b652d6e56df924c825ffa07ea5eaa32d8254785bbdcfce2f825f3">CLOCK_CONFIG_END</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00412">rcc.h:412</a></div></div>
<div class="ttc" id="group__STM32L1xx-rcc-file_html_ga0d3d34d807e0934127960914833a1b4d"><div class="ttname"><a href="group__STM32L1xx-rcc-file.html#ga0d3d34d807e0934127960914833a1b4d">rcc_css_int_flag</a></div><div class="ttdeci">int rcc_css_int_flag(void)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00220">rcc.c:220</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gafa12d7ac6a7f0f91d066aeb2c6071888"><div class="ttname"><a href="group__rcc__defines.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a></div><div class="ttdeci">#define RCC_CR_PLLRDY</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00075">rcc.h:75</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga10536e1ad45c689f571d5de3d7b3de55"><div class="ttname"><a href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a></div><div class="ttdeci">#define RCC_CIR</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00058">rcc.h:58</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ggaf2418102b7993f2a6f0060e1efdca823aa07a47bdd221bde7ab7f08d41c03de40"><div class="ttname"><a href="group__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aa07a47bdd221bde7ab7f08d41c03de40">LSE</a></div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00426">rcc.h:426</a></div></div>
<div class="ttc" id="group__flash__defines_html_ga9347b16d27d64b79f507dc9cad8633b2"><div class="ttname"><a href="group__flash__defines.html#ga9347b16d27d64b79f507dc9cad8633b2">flash_set_ws</a></div><div class="ttdeci">void flash_set_ws(uint32_t ws)</div><div class="ttdoc">Set the Number of Wait States. </div><div class="ttdef"><b>Definition:</b> <a href="flash__common__f01_8c_source.html#l00067">flash_common_f01.c:67</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gafacb92670281a5a6ad4e5474a1c4651e"><div class="ttname"><a href="group__rcc__defines.html#gafacb92670281a5a6ad4e5474a1c4651e">RCC_ICSCR_MSIRANGE_2MHZ</a></div><div class="ttdeci">#define RCC_ICSCR_MSIRANGE_2MHZ</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00106">rcc.h:106</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gabe5aa19975462aec49f2163e975311cf"><div class="ttname"><a href="group__rcc__defines.html#gabe5aa19975462aec49f2163e975311cf">RCC_CFGR_SWS_SYSCLKSEL_MSICLK</a></div><div class="ttdeci">#define RCC_CFGR_SWS_SYSCLKSEL_MSICLK</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00187">rcc.h:187</a></div></div>
<div class="ttc" id="group__STM32L1xx-rcc-file_html_ga86f90a27c26bc25e22999419f7d08622"><div class="ttname"><a href="group__STM32L1xx-rcc-file.html#ga86f90a27c26bc25e22999419f7d08622">rcc_ahb_frequency</a></div><div class="ttdeci">uint32_t rcc_ahb_frequency</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00047">rcc.c:47</a></div></div>
<div class="ttc" id="group__STM32L1xx-rcc-file_html_ga147836b03e1dd972e365ce0732818078"><div class="ttname"><a href="group__STM32L1xx-rcc-file.html#ga147836b03e1dd972e365ce0732818078">rcc_osc_ready_int_enable</a></div><div class="ttdeci">void rcc_osc_ready_int_enable(osc_t osc)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00140">rcc.c:140</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><div class="ttname"><a href="group__rcc__defines.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a></div><div class="ttdeci">#define RCC_CR_HSIRDY</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00082">rcc.h:82</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gad66b719e4061294de35af58cc27aba7f"><div class="ttname"><a href="group__rcc__defines.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a></div><div class="ttdeci">#define RCC_CIR_CSSF</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00220">rcc.h:220</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gaf2418102b7993f2a6f0060e1efdca823"><div class="ttname"><a href="group__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a></div><div class="ttdeci">osc_t</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00425">rcc.h:425</a></div></div>
<div class="ttc" id="group__flash__latency_html_gaec66af244e6afb5bbf9816d7c76e1621"><div class="ttname"><a href="group__flash__latency.html#gaec66af244e6afb5bbf9816d7c76e1621">FLASH_ACR_LATENCY_1WS</a></div><div class="ttdeci">#define FLASH_ACR_LATENCY_1WS</div><div class="ttdef"><b>Definition:</b> <a href="flash_8h_source.html#l00071">flash.h:71</a></div></div>
<div class="ttc" id="structclock__scale__t_html_aac26f149316ef9aea9955454498cd6f3"><div class="ttname"><a href="structclock__scale__t.html#aac26f149316ef9aea9955454498cd6f3">clock_scale_t::ppre1</a></div><div class="ttdeci">uint8_t ppre1</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00397">rcc.h:397</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga3c41c6618503a663edb6339575f4bfe8"><div class="ttname"><a href="group__rcc__defines.html#ga3c41c6618503a663edb6339575f4bfe8">RCC_CFGR_PLLMUL_MUL6</a></div><div class="ttdeci">#define RCC_CFGR_PLLMUL_MUL6</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00147">rcc.h:147</a></div></div>
<div class="ttc" id="group__STM32L1xx-rcc-file_html_gab6ebab9be1d0f9fe163a4d8dd88f6522"><div class="ttname"><a href="group__STM32L1xx-rcc-file.html#gab6ebab9be1d0f9fe163a4d8dd88f6522">rcc_osc_ready_int_disable</a></div><div class="ttdeci">void rcc_osc_ready_int_disable(osc_t osc)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00164">rcc.c:164</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga1b70927cab2ba9cf82d1620cf88b0f95"><div class="ttname"><a href="group__rcc__defines.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a></div><div class="ttdeci">#define RCC_CIR_PLLRDYIE</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00213">rcc.h:213</a></div></div>
<div class="ttc" id="group__STM32L1xx-rcc-file_html_gae192b2cd0f37124db5ed76d599a5671b"><div class="ttname"><a href="group__STM32L1xx-rcc-file.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a></div><div class="ttdeci">void rcc_set_hpre(uint32_t hpre)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00419">rcc.c:419</a></div></div>
<div class="ttc" id="group__STM32L1xx-rcc-file_html_ga9152b74c16322ae76cec62ef93403916"><div class="ttname"><a href="group__STM32L1xx-rcc-file.html#ga9152b74c16322ae76cec62ef93403916">rcc_osc_bypass_disable</a></div><div class="ttdeci">void rcc_osc_bypass_disable(osc_t osc)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00350">rcc.c:350</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gabfc100e7ae673dfcec7be79af0d91dfe"><div class="ttname"><a href="group__rcc__defines.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a></div><div class="ttdeci">#define RCC_CIR_LSERDYF</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00227">rcc.h:227</a></div></div>
<div class="ttc" id="group__rcc__defines_html_gaf4fcacf94a97f7d49a70e089b39cf474"><div class="ttname"><a href="group__rcc__defines.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a></div><div class="ttdeci">#define RCC_CR_HSION</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00083">rcc.h:83</a></div></div>
<div class="ttc" id="structclock__scale__t_html_adf712c2b16e70d8a025694db5453b2cd"><div class="ttname"><a href="structclock__scale__t.html#adf712c2b16e70d8a025694db5453b2cd">clock_scale_t::voltage_scale</a></div><div class="ttdeci">vos_scale_t voltage_scale</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00399">rcc.h:399</a></div></div>
<div class="ttc" id="group__STM32L1xx-rcc-file_html_ga71d9ff219cb4e09c3cddbf383e8c47b3"><div class="ttname"><a href="group__STM32L1xx-rcc-file.html#ga71d9ff219cb4e09c3cddbf383e8c47b3">rcc_clock_setup_msi</a></div><div class="ttdeci">void rcc_clock_setup_msi(const clock_scale_t *clock)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00449">rcc.c:449</a></div></div>
<div class="ttc" id="group__STM32L1xx-rcc-file_html_ga5f5d6161e92d2708ee1e2d0517c10c28"><div class="ttname"><a href="group__STM32L1xx-rcc-file.html#ga5f5d6161e92d2708ee1e2d0517c10c28">rcc_osc_off</a></div><div class="ttdeci">void rcc_osc_off(osc_t osc)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00298">rcc.c:298</a></div></div>
<div class="ttc" id="group__STM32L1xx-rcc-file_html_ga0f9fac6ac510e119aebe5f62c53f073a"><div class="ttname"><a href="group__STM32L1xx-rcc-file.html#ga0f9fac6ac510e119aebe5f62c53f073a">rcc_wait_for_osc_ready</a></div><div class="ttdeci">void rcc_wait_for_osc_ready(osc_t osc)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00225">rcc.c:225</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga0a96623b5a6e3b64aa41b18d711d0199"><div class="ttname"><a href="group__rcc__defines.html#ga0a96623b5a6e3b64aa41b18d711d0199">RCC_CFGR_PLLMUL_MUL3</a></div><div class="ttdeci">#define RCC_CFGR_PLLMUL_MUL3</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00145">rcc.h:145</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga0f007895a17e668f22f7b8b24ca90aec"><div class="ttname"><a href="group__rcc__defines.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a></div><div class="ttdeci">#define RCC_CIR_PLLRDYF</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00224">rcc.h:224</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga0151e9d11d62ceff859164f26203f6b7"><div class="ttname"><a href="group__rcc__defines.html#ga0151e9d11d62ceff859164f26203f6b7">RCC_CFGR_PLLSRC_HSI_CLK</a></div><div class="ttdeci">#define RCC_CFGR_PLLSRC_HSI_CLK</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8h_source.html#l00158">rcc.h:158</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_6c0c766218f8d9406171b3590f525a33.html">lib</a></li><li class="navelem"><a class="el" href="dir_55eaf1e33010ef6e6239f6fb75078880.html">stm32</a></li><li class="navelem"><a class="el" href="dir_b85f3b2cdb5f62c5704599c879630b7f.html">l1</a></li><li class="navelem"><a class="el" href="rcc_8c.html">rcc.c</a></li>
    <li class="footer">Generated on Sun Nov 8 2015 17:23:02 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.9.1 </li>
  </ul>
</div>
</body>
</html>
