<<<<<<< HEAD
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sergaljerk/AppData/Roaming/Xilinx/Vivado/test_SERIAL_ADDER.vhd" into library xil_defaultlib
=======
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Necryotiks/AppData/Roaming/SPB_Data/WSU-CPTE/Module_11/Module_11.ip_user_files/bd/SERIAL_ADDER/ip/SERIAL_ADDER_rst_clk_100MHz_100M_0/sim/SERIAL_ADDER_rst_clk_100MHz_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SERIAL_ADDER_rst_clk_100MHz_100M_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Necryotiks/AppData/Roaming/Xilinx/Vivado/test_SERIAL_ADDER.vhd" into library xil_defaultlib
>>>>>>> 8c676840f2d6ed352e8a720fb7e570aabcf8c2b5
INFO: [VRFC 10-307] analyzing entity test_SERIAL_ADDER
