{
  "module_name": "r8a7795-sysc.c",
  "hash_id": "2434e5fc6ae0ad513f9201cf49a8eb3e886ebfcc395ba5753faefebcabe447a4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pmdomain/renesas/r8a7795-sysc.c",
  "human_readable_source": "\n \n\n#include <linux/bits.h>\n#include <linux/kernel.h>\n#include <linux/sys_soc.h>\n\n#include <dt-bindings/power/r8a7795-sysc.h>\n\n#include \"rcar-sysc.h\"\n\nstatic struct rcar_sysc_area r8a7795_areas[] __initdata = {\n\t{ \"always-on\",\t    0, 0, R8A7795_PD_ALWAYS_ON,\t-1, PD_ALWAYS_ON },\n\t{ \"ca57-scu\",\t0x1c0, 0, R8A7795_PD_CA57_SCU,\tR8A7795_PD_ALWAYS_ON,\n\t  PD_SCU },\n\t{ \"ca57-cpu0\",\t 0x80, 0, R8A7795_PD_CA57_CPU0,\tR8A7795_PD_CA57_SCU,\n\t  PD_CPU_NOCR },\n\t{ \"ca57-cpu1\",\t 0x80, 1, R8A7795_PD_CA57_CPU1,\tR8A7795_PD_CA57_SCU,\n\t  PD_CPU_NOCR },\n\t{ \"ca57-cpu2\",\t 0x80, 2, R8A7795_PD_CA57_CPU2,\tR8A7795_PD_CA57_SCU,\n\t  PD_CPU_NOCR },\n\t{ \"ca57-cpu3\",\t 0x80, 3, R8A7795_PD_CA57_CPU3,\tR8A7795_PD_CA57_SCU,\n\t  PD_CPU_NOCR },\n\t{ \"ca53-scu\",\t0x140, 0, R8A7795_PD_CA53_SCU,\tR8A7795_PD_ALWAYS_ON,\n\t  PD_SCU },\n\t{ \"ca53-cpu0\",\t0x200, 0, R8A7795_PD_CA53_CPU0,\tR8A7795_PD_CA53_SCU,\n\t  PD_CPU_NOCR },\n\t{ \"ca53-cpu1\",\t0x200, 1, R8A7795_PD_CA53_CPU1,\tR8A7795_PD_CA53_SCU,\n\t  PD_CPU_NOCR },\n\t{ \"ca53-cpu2\",\t0x200, 2, R8A7795_PD_CA53_CPU2,\tR8A7795_PD_CA53_SCU,\n\t  PD_CPU_NOCR },\n\t{ \"ca53-cpu3\",\t0x200, 3, R8A7795_PD_CA53_CPU3,\tR8A7795_PD_CA53_SCU,\n\t  PD_CPU_NOCR },\n\t{ \"a3vp\",\t0x340, 0, R8A7795_PD_A3VP,\tR8A7795_PD_ALWAYS_ON },\n\t{ \"cr7\",\t0x240, 0, R8A7795_PD_CR7,\tR8A7795_PD_ALWAYS_ON },\n\t{ \"a3vc\",\t0x380, 0, R8A7795_PD_A3VC,\tR8A7795_PD_ALWAYS_ON },\n\t{ \"a2vc1\",\t0x3c0, 1, R8A7795_PD_A2VC1,\tR8A7795_PD_A3VC },\n\t{ \"3dg-a\",\t0x100, 0, R8A7795_PD_3DG_A,\tR8A7795_PD_ALWAYS_ON },\n\t{ \"3dg-b\",\t0x100, 1, R8A7795_PD_3DG_B,\tR8A7795_PD_3DG_A },\n\t{ \"3dg-c\",\t0x100, 2, R8A7795_PD_3DG_C,\tR8A7795_PD_3DG_B },\n\t{ \"3dg-d\",\t0x100, 3, R8A7795_PD_3DG_D,\tR8A7795_PD_3DG_C },\n\t{ \"3dg-e\",\t0x100, 4, R8A7795_PD_3DG_E,\tR8A7795_PD_3DG_D },\n\t{ \"a3ir\",\t0x180, 0, R8A7795_PD_A3IR,\tR8A7795_PD_ALWAYS_ON },\n};\n\n\n\t \n\n#define NO_EXTMASK\tBIT(1)\t\t \n\nstatic const struct soc_device_attribute r8a7795_quirks_match[] __initconst = {\n\t{\n\t\t.soc_id = \"r8a7795\", .revision = \"ES2.*\",\n\t\t.data = (void *)(NO_EXTMASK),\n\t},\n\t{   }\n};\n\nstatic int __init r8a7795_sysc_init(void)\n{\n\tconst struct soc_device_attribute *attr;\n\tu32 quirks = 0;\n\n\tattr = soc_device_match(r8a7795_quirks_match);\n\tif (attr)\n\t\tquirks = (uintptr_t)attr->data;\n\n\tif (quirks & NO_EXTMASK)\n\t\tr8a7795_sysc_info.extmask_val = 0;\n\n\treturn 0;\n}\n\nstruct rcar_sysc_info r8a7795_sysc_info __initdata = {\n\t.init = r8a7795_sysc_init,\n\t.areas = r8a7795_areas,\n\t.num_areas = ARRAY_SIZE(r8a7795_areas),\n\t.extmask_offs = 0x2f8,\n\t.extmask_val = BIT(0),\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}