Loading plugins phase: Elapsed time ==> 2s.602ms
Initializing data phase: Elapsed time ==> 23s.229ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Steve\Documents\Git\GlowTime\RGB_LED_Matrix.cydsn\RGB_LED_Matrix.cyprj -d CY8C4245AXI-483 -s C:\Users\Steve\Documents\Git\GlowTime\RGB_LED_Matrix.cydsn\Generated_Source\PSoC4 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 9s.518ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.456ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  RGB_LED_Matrix.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Steve\Documents\Git\GlowTime\RGB_LED_Matrix.cydsn\RGB_LED_Matrix.cyprj -dcpsoc3 RGB_LED_Matrix.v -verilog
======================================================================

======================================================================
Compiling:  RGB_LED_Matrix.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Steve\Documents\Git\GlowTime\RGB_LED_Matrix.cydsn\RGB_LED_Matrix.cyprj -dcpsoc3 RGB_LED_Matrix.v -verilog
======================================================================

======================================================================
Compiling:  RGB_LED_Matrix.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Steve\Documents\Git\GlowTime\RGB_LED_Matrix.cydsn\RGB_LED_Matrix.cyprj -dcpsoc3 -verilog RGB_LED_Matrix.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Jan 15 17:05:35 2014


======================================================================
Compiling:  RGB_LED_Matrix.v
Program  :   vpp
Options  :    -yv2 -q10 RGB_LED_Matrix.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Jan 15 17:05:35 2014

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file '..\LED_Matrix_v1_00\LED_Matrix_v1_00.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'RGB_LED_Matrix.ctl'.
..\LED_Matrix_v1_00\LED_Matrix_v1_00.v (line 169, col 26):  Note: Substituting module 'sub_vi_vv' for '-'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  RGB_LED_Matrix.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Steve\Documents\Git\GlowTime\RGB_LED_Matrix.cydsn\RGB_LED_Matrix.cyprj -dcpsoc3 -verilog RGB_LED_Matrix.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Jan 15 17:05:36 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Steve\Documents\Git\GlowTime\RGB_LED_Matrix.cydsn\codegentemp\RGB_LED_Matrix.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Users\Steve\Documents\Git\GlowTime\RGB_LED_Matrix.cydsn\codegentemp\RGB_LED_Matrix.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Steve\Documents\Git\GlowTime\RGB_LED_Matrix.cydsn\codegentemp\..\LED_Matrix_v1_00\LED_Matrix_v1_00.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  RGB_LED_Matrix.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Steve\Documents\Git\GlowTime\RGB_LED_Matrix.cydsn\RGB_LED_Matrix.cyprj -dcpsoc3 -verilog RGB_LED_Matrix.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Jan 15 17:05:37 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Steve\Documents\Git\GlowTime\RGB_LED_Matrix.cydsn\codegentemp\RGB_LED_Matrix.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Users\Steve\Documents\Git\GlowTime\RGB_LED_Matrix.cydsn\codegentemp\RGB_LED_Matrix.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Steve\Documents\Git\GlowTime\RGB_LED_Matrix.cydsn\codegentemp\..\LED_Matrix_v1_00\LED_Matrix_v1_00.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_7634
	\UART:Net_427\
	\UART:Net_373\
	\UART:Net_452\
	Net_7640
	\CR_Addr:control_out_3\
	Net_7542
	Net_7543
	Net_7544
	Net_7545
	Net_7613
	Net_7614
	Net_7615
	\LED_Matrix_1:MODULE_1:b_31\
	\LED_Matrix_1:MODULE_1:b_30\
	\LED_Matrix_1:MODULE_1:b_29\
	\LED_Matrix_1:MODULE_1:b_28\
	\LED_Matrix_1:MODULE_1:b_27\
	\LED_Matrix_1:MODULE_1:b_26\
	\LED_Matrix_1:MODULE_1:b_25\
	\LED_Matrix_1:MODULE_1:b_24\
	\LED_Matrix_1:MODULE_1:b_23\
	\LED_Matrix_1:MODULE_1:b_22\
	\LED_Matrix_1:MODULE_1:b_21\
	\LED_Matrix_1:MODULE_1:b_20\
	\LED_Matrix_1:MODULE_1:b_19\
	\LED_Matrix_1:MODULE_1:b_18\
	\LED_Matrix_1:MODULE_1:b_17\
	\LED_Matrix_1:MODULE_1:b_16\
	\LED_Matrix_1:MODULE_1:b_15\
	\LED_Matrix_1:MODULE_1:b_14\
	\LED_Matrix_1:MODULE_1:b_13\
	\LED_Matrix_1:MODULE_1:b_12\
	\LED_Matrix_1:MODULE_1:b_11\
	\LED_Matrix_1:MODULE_1:b_10\
	\LED_Matrix_1:MODULE_1:b_9\
	\LED_Matrix_1:MODULE_1:b_8\
	\LED_Matrix_1:MODULE_1:b_7\
	\LED_Matrix_1:MODULE_1:b_6\
	\LED_Matrix_1:MODULE_1:b_5\
	\LED_Matrix_1:MODULE_1:b_4\
	\LED_Matrix_1:MODULE_1:b_3\
	\LED_Matrix_1:MODULE_1:b_2\
	\LED_Matrix_1:MODULE_1:b_1\
	\LED_Matrix_1:MODULE_1:b_0\
	\LED_Matrix_1:MODULE_1:g2:a0:a_31\
	\LED_Matrix_1:MODULE_1:g2:a0:a_30\
	\LED_Matrix_1:MODULE_1:g2:a0:a_29\
	\LED_Matrix_1:MODULE_1:g2:a0:a_28\
	\LED_Matrix_1:MODULE_1:g2:a0:a_27\
	\LED_Matrix_1:MODULE_1:g2:a0:a_26\
	\LED_Matrix_1:MODULE_1:g2:a0:a_25\
	\LED_Matrix_1:MODULE_1:g2:a0:a_24\
	\LED_Matrix_1:MODULE_1:g2:a0:b_31\
	\LED_Matrix_1:MODULE_1:g2:a0:b_30\
	\LED_Matrix_1:MODULE_1:g2:a0:b_29\
	\LED_Matrix_1:MODULE_1:g2:a0:b_28\
	\LED_Matrix_1:MODULE_1:g2:a0:b_27\
	\LED_Matrix_1:MODULE_1:g2:a0:b_26\
	\LED_Matrix_1:MODULE_1:g2:a0:b_25\
	\LED_Matrix_1:MODULE_1:g2:a0:b_24\
	\LED_Matrix_1:MODULE_1:g2:a0:b_23\
	\LED_Matrix_1:MODULE_1:g2:a0:b_22\
	\LED_Matrix_1:MODULE_1:g2:a0:b_21\
	\LED_Matrix_1:MODULE_1:g2:a0:b_20\
	\LED_Matrix_1:MODULE_1:g2:a0:b_19\
	\LED_Matrix_1:MODULE_1:g2:a0:b_18\
	\LED_Matrix_1:MODULE_1:g2:a0:b_17\
	\LED_Matrix_1:MODULE_1:g2:a0:b_16\
	\LED_Matrix_1:MODULE_1:g2:a0:b_15\
	\LED_Matrix_1:MODULE_1:g2:a0:b_14\
	\LED_Matrix_1:MODULE_1:g2:a0:b_13\
	\LED_Matrix_1:MODULE_1:g2:a0:b_12\
	\LED_Matrix_1:MODULE_1:g2:a0:b_11\
	\LED_Matrix_1:MODULE_1:g2:a0:b_10\
	\LED_Matrix_1:MODULE_1:g2:a0:b_9\
	\LED_Matrix_1:MODULE_1:g2:a0:b_8\
	\LED_Matrix_1:MODULE_1:g2:a0:b_7\
	\LED_Matrix_1:MODULE_1:g2:a0:b_6\
	\LED_Matrix_1:MODULE_1:g2:a0:b_5\
	\LED_Matrix_1:MODULE_1:g2:a0:b_4\
	\LED_Matrix_1:MODULE_1:g2:a0:b_3\
	\LED_Matrix_1:MODULE_1:g2:a0:b_2\
	\LED_Matrix_1:MODULE_1:g2:a0:b_1\
	\LED_Matrix_1:MODULE_1:g2:a0:b_0\
	\LED_Matrix_1:MODULE_1:g2:a0:d_31\
	\LED_Matrix_1:MODULE_1:g2:a0:d_30\
	\LED_Matrix_1:MODULE_1:g2:a0:d_29\
	\LED_Matrix_1:MODULE_1:g2:a0:d_28\
	\LED_Matrix_1:MODULE_1:g2:a0:d_27\
	\LED_Matrix_1:MODULE_1:g2:a0:d_26\
	\LED_Matrix_1:MODULE_1:g2:a0:d_25\
	\LED_Matrix_1:MODULE_1:g2:a0:d_24\
	\LED_Matrix_1:MODULE_1:g2:a0:d_23\
	\LED_Matrix_1:MODULE_1:g2:a0:d_22\
	\LED_Matrix_1:MODULE_1:g2:a0:d_21\
	\LED_Matrix_1:MODULE_1:g2:a0:d_20\
	\LED_Matrix_1:MODULE_1:g2:a0:d_19\
	\LED_Matrix_1:MODULE_1:g2:a0:d_18\
	\LED_Matrix_1:MODULE_1:g2:a0:d_17\
	\LED_Matrix_1:MODULE_1:g2:a0:d_16\
	\LED_Matrix_1:MODULE_1:g2:a0:d_15\
	\LED_Matrix_1:MODULE_1:g2:a0:d_14\
	\LED_Matrix_1:MODULE_1:g2:a0:d_13\
	\LED_Matrix_1:MODULE_1:g2:a0:d_12\
	\LED_Matrix_1:MODULE_1:g2:a0:d_11\
	\LED_Matrix_1:MODULE_1:g2:a0:d_10\
	\LED_Matrix_1:MODULE_1:g2:a0:d_9\
	\LED_Matrix_1:MODULE_1:g2:a0:d_8\
	\LED_Matrix_1:MODULE_1:g2:a0:d_7\
	\LED_Matrix_1:MODULE_1:g2:a0:d_6\
	\LED_Matrix_1:MODULE_1:g2:a0:d_5\
	\LED_Matrix_1:MODULE_1:g2:a0:d_4\
	\LED_Matrix_1:MODULE_1:g2:a0:d_3\
	\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\

    Synthesized names
	\LED_Matrix_1:sub_vi_vv_MODGEN_1_31\
	\LED_Matrix_1:sub_vi_vv_MODGEN_1_30\
	\LED_Matrix_1:sub_vi_vv_MODGEN_1_29\
	\LED_Matrix_1:sub_vi_vv_MODGEN_1_28\
	\LED_Matrix_1:sub_vi_vv_MODGEN_1_27\
	\LED_Matrix_1:sub_vi_vv_MODGEN_1_26\
	\LED_Matrix_1:sub_vi_vv_MODGEN_1_25\
	\LED_Matrix_1:sub_vi_vv_MODGEN_1_24\
	\LED_Matrix_1:sub_vi_vv_MODGEN_1_23\
	\LED_Matrix_1:sub_vi_vv_MODGEN_1_22\
	\LED_Matrix_1:sub_vi_vv_MODGEN_1_21\
	\LED_Matrix_1:sub_vi_vv_MODGEN_1_20\
	\LED_Matrix_1:sub_vi_vv_MODGEN_1_19\
	\LED_Matrix_1:sub_vi_vv_MODGEN_1_18\
	\LED_Matrix_1:sub_vi_vv_MODGEN_1_17\
	\LED_Matrix_1:sub_vi_vv_MODGEN_1_16\
	\LED_Matrix_1:sub_vi_vv_MODGEN_1_15\
	\LED_Matrix_1:sub_vi_vv_MODGEN_1_14\
	\LED_Matrix_1:sub_vi_vv_MODGEN_1_13\
	\LED_Matrix_1:sub_vi_vv_MODGEN_1_12\
	\LED_Matrix_1:sub_vi_vv_MODGEN_1_11\
	\LED_Matrix_1:sub_vi_vv_MODGEN_1_10\
	\LED_Matrix_1:sub_vi_vv_MODGEN_1_9\
	\LED_Matrix_1:sub_vi_vv_MODGEN_1_8\
	\LED_Matrix_1:sub_vi_vv_MODGEN_1_7\
	\LED_Matrix_1:sub_vi_vv_MODGEN_1_6\
	\LED_Matrix_1:sub_vi_vv_MODGEN_1_5\
	\LED_Matrix_1:sub_vi_vv_MODGEN_1_4\
	\LED_Matrix_1:sub_vi_vv_MODGEN_1_3\

Deleted 121 User equations/components.
Deleted 29 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__P2_0_A_net_0
Aliasing tmpOE__P2_6_CLK_net_0 to tmpOE__P2_0_A_net_0
Aliasing tmpOE__P3_6_OE_net_0 to tmpOE__P2_0_A_net_0
Aliasing \UART:tmpOE__rx_net_0\ to tmpOE__P2_0_A_net_0
Aliasing \UART:tmpOE__tx_net_0\ to tmpOE__P2_0_A_net_0
Aliasing \UART:Net_436\ to zero
Aliasing \UART:Net_449\ to zero
Aliasing \UART:Net_433\ to zero
Aliasing \UART:Net_459\ to zero
Aliasing \CR_Addr:clk\ to zero
Aliasing \CR_Addr:rst\ to zero
Aliasing tmpOE__P2_1_B_net_0 to tmpOE__P2_0_A_net_0
Aliasing tmpOE__P2_2_C_net_0 to tmpOE__P2_0_A_net_0
Aliasing tmpOE__P2_7_B2_net_0 to tmpOE__P2_0_A_net_0
Aliasing tmpOE__P2_3_LAT_net_0 to tmpOE__P2_0_A_net_0
Aliasing tmpOE__P0_7_R1_net_0 to tmpOE__P2_0_A_net_0
Aliasing tmpOE__P3_7_G1_net_0 to tmpOE__P2_0_A_net_0
Aliasing tmpOE__P1_0_G2_net_0 to tmpOE__P2_0_A_net_0
Aliasing tmpOE__P0_0_B1_net_0 to tmpOE__P2_0_A_net_0
Aliasing tmpOE__P3_5_R2_net_0 to tmpOE__P2_0_A_net_0
Aliasing tmpOE__P2_4_done_net_0 to tmpOE__P2_0_A_net_0
Aliasing \LED_Matrix_1:reset\ to zero
Aliasing \LED_Matrix_1:MODULE_1:g2:a0:a_23\ to zero
Aliasing \LED_Matrix_1:MODULE_1:g2:a0:a_22\ to zero
Aliasing \LED_Matrix_1:MODULE_1:g2:a0:a_21\ to zero
Aliasing \LED_Matrix_1:MODULE_1:g2:a0:a_20\ to zero
Aliasing \LED_Matrix_1:MODULE_1:g2:a0:a_19\ to zero
Aliasing \LED_Matrix_1:MODULE_1:g2:a0:a_18\ to zero
Aliasing \LED_Matrix_1:MODULE_1:g2:a0:a_17\ to zero
Aliasing \LED_Matrix_1:MODULE_1:g2:a0:a_16\ to zero
Aliasing \LED_Matrix_1:MODULE_1:g2:a0:a_15\ to zero
Aliasing \LED_Matrix_1:MODULE_1:g2:a0:a_14\ to zero
Aliasing \LED_Matrix_1:MODULE_1:g2:a0:a_13\ to zero
Aliasing \LED_Matrix_1:MODULE_1:g2:a0:a_12\ to zero
Aliasing \LED_Matrix_1:MODULE_1:g2:a0:a_11\ to zero
Aliasing \LED_Matrix_1:MODULE_1:g2:a0:a_10\ to zero
Aliasing \LED_Matrix_1:MODULE_1:g2:a0:a_9\ to zero
Aliasing \LED_Matrix_1:MODULE_1:g2:a0:a_8\ to zero
Aliasing \LED_Matrix_1:MODULE_1:g2:a0:a_7\ to zero
Aliasing \LED_Matrix_1:MODULE_1:g2:a0:a_6\ to zero
Aliasing \LED_Matrix_1:MODULE_1:g2:a0:a_5\ to zero
Aliasing \LED_Matrix_1:MODULE_1:g2:a0:a_4\ to zero
Aliasing \LED_Matrix_1:MODULE_1:g2:a0:a_3\ to zero
Aliasing \LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__P2_0_A_net_0
Removing Rhs of wire Net_7149[2] = \CR_Addr:control_out_0\[69]
Removing Rhs of wire Net_7149[2] = \CR_Addr:control_0\[92]
Removing Lhs of wire one[8] = tmpOE__P2_0_A_net_0[1]
Removing Lhs of wire tmpOE__P2_6_CLK_net_0[11] = tmpOE__P2_0_A_net_0[1]
Removing Lhs of wire tmpOE__P3_6_OE_net_0[19] = tmpOE__P2_0_A_net_0[1]
Removing Rhs of wire Net_7538[20] = \LED_Matrix_1:control_1_1\[174]
Removing Rhs of wire \UART:Net_237\[27] = \UART:Net_284\[51]
Removing Rhs of wire \UART:Net_244\[29] = \UART:Net_379\[46]
Removing Lhs of wire \UART:Net_410\[32] = zero[7]
Removing Lhs of wire \UART:Net_89\[38] = zero[7]
Removing Lhs of wire \UART:Net_430\[40] = zero[7]
Removing Lhs of wire \UART:Net_413\[41] = zero[7]
Removing Lhs of wire \UART:tmpOE__rx_net_0\[45] = tmpOE__P2_0_A_net_0[1]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[55] = tmpOE__P2_0_A_net_0[1]
Removing Lhs of wire \UART:Net_436\[60] = zero[7]
Removing Lhs of wire \UART:Net_449\[61] = zero[7]
Removing Lhs of wire \UART:Net_433\[62] = zero[7]
Removing Lhs of wire \UART:Net_459\[66] = zero[7]
Removing Lhs of wire \CR_Addr:clk\[67] = zero[7]
Removing Lhs of wire \CR_Addr:rst\[68] = zero[7]
Removing Rhs of wire Net_7152[70] = \CR_Addr:control_out_1\[71]
Removing Rhs of wire Net_7152[70] = \CR_Addr:control_1\[91]
Removing Rhs of wire Net_7153[72] = \CR_Addr:control_out_2\[73]
Removing Rhs of wire Net_7153[72] = \CR_Addr:control_2\[90]
Removing Lhs of wire tmpOE__P2_1_B_net_0[94] = tmpOE__P2_0_A_net_0[1]
Removing Lhs of wire tmpOE__P2_2_C_net_0[101] = tmpOE__P2_0_A_net_0[1]
Removing Lhs of wire tmpOE__P2_7_B2_net_0[108] = tmpOE__P2_0_A_net_0[1]
Removing Lhs of wire tmpOE__P2_3_LAT_net_0[116] = tmpOE__P2_0_A_net_0[1]
Removing Lhs of wire tmpOE__P0_7_R1_net_0[124] = tmpOE__P2_0_A_net_0[1]
Removing Lhs of wire tmpOE__P3_7_G1_net_0[132] = tmpOE__P2_0_A_net_0[1]
Removing Lhs of wire tmpOE__P1_0_G2_net_0[140] = tmpOE__P2_0_A_net_0[1]
Removing Lhs of wire tmpOE__P0_0_B1_net_0[148] = tmpOE__P2_0_A_net_0[1]
Removing Lhs of wire tmpOE__P3_5_R2_net_0[156] = tmpOE__P2_0_A_net_0[1]
Removing Lhs of wire tmpOE__P2_4_done_net_0[164] = tmpOE__P2_0_A_net_0[1]
Removing Lhs of wire \LED_Matrix_1:reset\[181] = zero[7]
Removing Lhs of wire \LED_Matrix_1:sub_vi_vv_MODGEN_1_2\[197] = \LED_Matrix_1:MODULE_1:g2:a0:d_2\[454]
Removing Lhs of wire \LED_Matrix_1:sub_vi_vv_MODGEN_1_1\[198] = \LED_Matrix_1:MODULE_1:g2:a0:d_1\[455]
Removing Lhs of wire \LED_Matrix_1:sub_vi_vv_MODGEN_1_0\[199] = \LED_Matrix_1:MODULE_1:g2:a0:d_0\[456]
Removing Lhs of wire \LED_Matrix_1:MODULE_1:g2:a0:a_23\[337] = zero[7]
Removing Lhs of wire \LED_Matrix_1:MODULE_1:g2:a0:a_22\[338] = zero[7]
Removing Lhs of wire \LED_Matrix_1:MODULE_1:g2:a0:a_21\[339] = zero[7]
Removing Lhs of wire \LED_Matrix_1:MODULE_1:g2:a0:a_20\[340] = zero[7]
Removing Lhs of wire \LED_Matrix_1:MODULE_1:g2:a0:a_19\[341] = zero[7]
Removing Lhs of wire \LED_Matrix_1:MODULE_1:g2:a0:a_18\[342] = zero[7]
Removing Lhs of wire \LED_Matrix_1:MODULE_1:g2:a0:a_17\[343] = zero[7]
Removing Lhs of wire \LED_Matrix_1:MODULE_1:g2:a0:a_16\[344] = zero[7]
Removing Lhs of wire \LED_Matrix_1:MODULE_1:g2:a0:a_15\[345] = zero[7]
Removing Lhs of wire \LED_Matrix_1:MODULE_1:g2:a0:a_14\[346] = zero[7]
Removing Lhs of wire \LED_Matrix_1:MODULE_1:g2:a0:a_13\[347] = zero[7]
Removing Lhs of wire \LED_Matrix_1:MODULE_1:g2:a0:a_12\[348] = zero[7]
Removing Lhs of wire \LED_Matrix_1:MODULE_1:g2:a0:a_11\[349] = zero[7]
Removing Lhs of wire \LED_Matrix_1:MODULE_1:g2:a0:a_10\[350] = zero[7]
Removing Lhs of wire \LED_Matrix_1:MODULE_1:g2:a0:a_9\[351] = zero[7]
Removing Lhs of wire \LED_Matrix_1:MODULE_1:g2:a0:a_8\[352] = zero[7]
Removing Lhs of wire \LED_Matrix_1:MODULE_1:g2:a0:a_7\[353] = zero[7]
Removing Lhs of wire \LED_Matrix_1:MODULE_1:g2:a0:a_6\[354] = zero[7]
Removing Lhs of wire \LED_Matrix_1:MODULE_1:g2:a0:a_5\[355] = zero[7]
Removing Lhs of wire \LED_Matrix_1:MODULE_1:g2:a0:a_4\[356] = zero[7]
Removing Lhs of wire \LED_Matrix_1:MODULE_1:g2:a0:a_3\[357] = zero[7]
Removing Lhs of wire \LED_Matrix_1:MODULE_1:g2:a0:a_2\[358] = \LED_Matrix_1:MODIN1_2\[359]
Removing Lhs of wire \LED_Matrix_1:MODIN1_2\[359] = \LED_Matrix_1:count8_2\[193]
Removing Lhs of wire \LED_Matrix_1:MODULE_1:g2:a0:a_1\[360] = \LED_Matrix_1:MODIN1_1\[361]
Removing Lhs of wire \LED_Matrix_1:MODIN1_1\[361] = \LED_Matrix_1:count8_1\[194]
Removing Lhs of wire \LED_Matrix_1:MODULE_1:g2:a0:a_0\[362] = \LED_Matrix_1:MODIN1_0\[363]
Removing Lhs of wire \LED_Matrix_1:MODIN1_0\[363] = \LED_Matrix_1:count8_0\[195]
Removing Lhs of wire \LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[494] = tmpOE__P2_0_A_net_0[1]
Removing Lhs of wire \LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[495] = tmpOE__P2_0_A_net_0[1]

------------------------------------------------------
Aliased 0 equations, 67 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__P2_0_A_net_0' (cost = 0):
tmpOE__P2_0_A_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (not \LED_Matrix_1:count8_0\);

Note:  Expanding virtual equation for '\LED_Matrix_1:MODULE_1:g2:a0:d_0\' (cost = 0):
\LED_Matrix_1:MODULE_1:g2:a0:d_0\ <= (not \LED_Matrix_1:count8_0\);

Note:  Expanding virtual equation for '\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <= (\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <= (\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((not \LED_Matrix_1:count8_1\ and not \LED_Matrix_1:count8_0\));

Note:  Expanding virtual equation for '\LED_Matrix_1:MODULE_1:g2:a0:d_1\' (cost = 2):
\LED_Matrix_1:MODULE_1:g2:a0:d_1\ <= ((\LED_Matrix_1:count8_1\ and \LED_Matrix_1:count8_0\)
	OR (not \LED_Matrix_1:count8_1\ and not \LED_Matrix_1:count8_0\));

Note:  Expanding virtual equation for '\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <= (\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <= (\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 1):
\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((not \LED_Matrix_1:count8_2\ and not \LED_Matrix_1:count8_1\ and not \LED_Matrix_1:count8_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\LED_Matrix_1:MODULE_1:g2:a0:d_2\' (cost = 3):
\LED_Matrix_1:MODULE_1:g2:a0:d_2\ <= ((\LED_Matrix_1:count8_2\ and \LED_Matrix_1:count8_1\)
	OR (\LED_Matrix_1:count8_2\ and \LED_Matrix_1:count8_0\)
	OR (not \LED_Matrix_1:count8_2\ and not \LED_Matrix_1:count8_1\ and not \LED_Matrix_1:count8_0\));

Note:  Expanding virtual equation for '\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <= (\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <= (\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 1):
\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((not \LED_Matrix_1:count8_2\ and not \LED_Matrix_1:count8_1\ and not \LED_Matrix_1:count8_0\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <= (\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <= (\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 1):
\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((not \LED_Matrix_1:count8_2\ and not \LED_Matrix_1:count8_1\ and not \LED_Matrix_1:count8_0\));


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <= (\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <= (\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 1):
\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((not \LED_Matrix_1:count8_2\ and not \LED_Matrix_1:count8_1\ and not \LED_Matrix_1:count8_0\));


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <= (\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <= (\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 1):
\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((not \LED_Matrix_1:count8_2\ and not \LED_Matrix_1:count8_1\ and not \LED_Matrix_1:count8_0\));


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <= (\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <= (\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 26 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Removing Rhs of wire \LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[465] = \LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\[474]
Removing Rhs of wire \LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[475] = \LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\[484]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Steve\Documents\Git\GlowTime\RGB_LED_Matrix.cydsn\RGB_LED_Matrix.cyprj -dcpsoc3 RGB_LED_Matrix.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.903ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.1539, Family: PSoC3, Started at: Wednesday, 15 January 2014 17:05:38
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Steve\Documents\Git\GlowTime\RGB_LED_Matrix.cydsn\RGB_LED_Matrix.cyprj -d CY8C4245AXI-483 RGB_LED_Matrix.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.165ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ kept \LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\
    Removed wire end \LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept \LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\
    Removed wire end \LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ kept \LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "P0_0_B1(0)". (App=cydsfit)
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "P0_7_R1(0)". (App=cydsfit)
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "P1_0_G2(0)". (App=cydsfit)
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "P2_0_A(0)". (App=cydsfit)
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "P2_1_B(0)". (App=cydsfit)
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "P2_2_C(0)". (App=cydsfit)
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "P2_3_LAT(0)". (App=cydsfit)
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "P2_4_done(0)". (App=cydsfit)
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "P2_6_CLK(0)". (App=cydsfit)
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "P2_7_B2(0)". (App=cydsfit)
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "P3_5_R2(0)". (App=cydsfit)
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "P3_6_OE(0)". (App=cydsfit)
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "P3_7_G1(0)". (App=cydsfit)
Assigning clock Clock_3 to clock HFCLK because it is a pass-through

Removing unused cells resulting from optimization
    Removed unused cell/equation '\LED_Matrix_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 2: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_237_ff2\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \LED_Matrix_1:clock_enable_block\: with output requested to be synchronous
        ClockIn: HFCLK was determined to be a global clock that is synchronous to HFCLK
        EnableIn: \LED_Matrix_1:ControlReg_1\:controlcell.control_0 was determined to be synchronous to ClockIn
        ClockOut: HFCLK, EnableOut: \LED_Matrix_1:ControlReg_1\:controlcell.control_0
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_7537D:macrocell'
    Removed unused cell/equation 'Net_7548D:macrocell'
    Removed unused cell/equation 'Net_7605D:macrocell'
    Removed unused cell/equation 'Net_7606D:macrocell'
    Removed unused cell/equation 'Net_7607D:macrocell'
    Removed unused cell/equation 'Net_7608D:macrocell'
    Removed unused cell/equation 'Net_7609D:macrocell'
    Removed unused cell/equation 'Net_7639D:macrocell'
    Removed unused cell/equation '\LED_Matrix_1:State_0\\D\:macrocell'
    Removed unused cell/equation '\LED_Matrix_1:State_1\\D\:macrocell'
    Removed unused cell/equation '\LED_Matrix_1:State_2\\D\:macrocell'
    Removed unused cell/equation '\LED_Matrix_1:count8_0\\D\:macrocell'
    Removed unused cell/equation '\LED_Matrix_1:count8_1\\D\:macrocell'
    Removed unused cell/equation '\LED_Matrix_1:count8_2\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
    Removed unused cell/equation 'latD:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = P0_0_B1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P0_0_B1(0)__PA ,
            input => Net_7608 ,
            pad => P0_0_B1(0)_PAD );
        Properties:
        {
            port_location = "PORT(0,0)"
        }

    Pin : Name = P0_7_R1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P0_7_R1(0)__PA ,
            input => Net_7605 ,
            pad => P0_7_R1(0)_PAD );
        Properties:
        {
            port_location = "PORT(0,7)"
        }

    Pin : Name = P1_0_G2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P1_0_G2(0)__PA ,
            input => Net_7607 ,
            pad => P1_0_G2(0)_PAD );
        Properties:
        {
            port_location = "PORT(1,0)"
        }

    Pin : Name = P2_0_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_0_A(0)__PA ,
            input => Net_7149 ,
            pad => P2_0_A(0)_PAD );
        Properties:
        {
            port_location = "PORT(2,0)"
        }

    Pin : Name = P2_1_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_1_B(0)__PA ,
            input => Net_7152 ,
            pad => P2_1_B(0)_PAD );
        Properties:
        {
            port_location = "PORT(2,1)"
        }

    Pin : Name = P2_2_C(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_2_C(0)__PA ,
            input => Net_7153 ,
            pad => P2_2_C(0)_PAD );
        Properties:
        {
            port_location = "PORT(2,2)"
        }

    Pin : Name = P2_3_LAT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_3_LAT(0)__PA ,
            input => lat ,
            pad => P2_3_LAT(0)_PAD );
        Properties:
        {
            port_location = "PORT(2,3)"
        }

    Pin : Name = P2_4_done(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_4_done(0)__PA ,
            input => Net_7639 ,
            pad => P2_4_done(0)_PAD );
        Properties:
        {
            port_location = "PORT(2,4)"
        }

    Pin : Name = P2_6_CLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_6_CLK(0)__PA ,
            input => Net_7537 ,
            pad => P2_6_CLK(0)_PAD );
        Properties:
        {
            port_location = "PORT(2,6)"
        }

    Pin : Name = P2_7_B2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P2_7_B2(0)__PA ,
            input => Net_7548 ,
            pad => P2_7_B2(0)_PAD );
        Properties:
        {
            port_location = "PORT(2,7)"
        }

    Pin : Name = P3_5_R2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_5_R2(0)__PA ,
            input => Net_7609 ,
            pad => P3_5_R2(0)_PAD );
        Properties:
        {
            port_location = "PORT(3,5)"
        }

    Pin : Name = P3_6_OE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_6_OE(0)__PA ,
            input => Net_7538 ,
            pad => P3_6_OE(0)_PAD );
        Properties:
        {
            port_location = "PORT(3,6)"
        }

    Pin : Name = P3_7_G1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_7_G1(0)__PA ,
            input => Net_7606 ,
            pad => P3_7_G1(0)_PAD );
        Properties:
        {
            port_location = "PORT(3,7)"
        }

    Pin : Name = \UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, SCB_UART_RX
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:rx(0)\__PA ,
            fb => \UART:Net_244\ ,
            pad => \UART:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, SCB_UART_TX
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            input => \UART:Net_151\ ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_7537, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)
        Main Equation            : 2 pterms
        (
              !Net_7537 * !\LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\ * 
              \LED_Matrix_1:State_2\
            + Net_7537 * \LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_2\
        );
        Output = Net_7537 (fanout=2)

    MacroCell: Name=Net_7548, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)
        Main Equation            : 2 pterms
        (
              !Net_7548 * !\LED_Matrix_1:State_0\ * \LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\ * \LED_Matrix_1:so_2\
            + Net_7548 * !\LED_Matrix_1:State_0\ * \LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\ * !\LED_Matrix_1:so_2\
        );
        Output = Net_7548 (fanout=2)

    MacroCell: Name=Net_7605, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)
        Main Equation            : 2 pterms
        (
              !Net_7605 * \LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\ * \LED_Matrix_1:so_0\
            + Net_7605 * \LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\ * !\LED_Matrix_1:so_0\
        );
        Output = Net_7605 (fanout=2)

    MacroCell: Name=Net_7606, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)
        Main Equation            : 2 pterms
        (
              !Net_7606 * \LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\ * \LED_Matrix_1:so_1\
            + Net_7606 * \LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\ * !\LED_Matrix_1:so_1\
        );
        Output = Net_7606 (fanout=2)

    MacroCell: Name=Net_7607, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)
        Main Equation            : 2 pterms
        (
              !Net_7607 * !\LED_Matrix_1:State_0\ * \LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\ * \LED_Matrix_1:so_1\
            + Net_7607 * !\LED_Matrix_1:State_0\ * \LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\ * !\LED_Matrix_1:so_1\
        );
        Output = Net_7607 (fanout=2)

    MacroCell: Name=Net_7608, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)
        Main Equation            : 2 pterms
        (
              !Net_7608 * \LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\ * \LED_Matrix_1:so_2\
            + Net_7608 * \LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\ * !\LED_Matrix_1:so_2\
        );
        Output = Net_7608 (fanout=2)

    MacroCell: Name=Net_7609, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)
        Main Equation            : 2 pterms
        (
              !Net_7609 * !\LED_Matrix_1:State_0\ * \LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\ * \LED_Matrix_1:so_0\
            + Net_7609 * !\LED_Matrix_1:State_0\ * \LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\ * !\LED_Matrix_1:so_0\
        );
        Output = Net_7609 (fanout=2)

    MacroCell: Name=Net_7639, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)
        Main Equation            : 2 pterms
        (
              !Net_7639 * !\LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\ * 
              \LED_Matrix_1:State_2\ * !\LED_Matrix_1:count8_2\ * 
              !\LED_Matrix_1:count8_1\ * !\LED_Matrix_1:count8_0\ * 
              \LED_Matrix_1:f1_empty\
            + Net_7639 * \LED_Matrix_1:State_0\ * \LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\ * !\LED_Matrix_1:f1_notfull\
        );
        Output = Net_7639 (fanout=3)

    MacroCell: Name=\LED_Matrix_1:State_0\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)
        Main Equation            : 4 pterms
        !(
              !\LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\ * 
              \LED_Matrix_1:State_2\ * !\LED_Matrix_1:count8_2\ * 
              !\LED_Matrix_1:count8_1\ * !\LED_Matrix_1:count8_0\ * 
              !\LED_Matrix_1:f1_empty\
            + !\LED_Matrix_1:State_0\ * \LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\
            + \LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\
            + \LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_2\ * 
              !\LED_Matrix_1:f1_notfull\
        );
        Output = \LED_Matrix_1:State_0\ (fanout=18)

    MacroCell: Name=\LED_Matrix_1:State_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)
        Main Equation            : 4 pterms
        (
              \LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\
            + \LED_Matrix_1:State_0\ * \LED_Matrix_1:f1_notfull\
            + \LED_Matrix_1:State_1\ * \LED_Matrix_1:State_2\
            + \LED_Matrix_1:State_2\ * !\LED_Matrix_1:count8_2\ * 
              !\LED_Matrix_1:count8_1\ * !\LED_Matrix_1:count8_0\ * 
              \LED_Matrix_1:f1_empty\
        );
        Output = \LED_Matrix_1:State_1\ (fanout=18)

    MacroCell: Name=\LED_Matrix_1:State_2\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)
        Main Equation            : 1 pterm
        (
              !\LED_Matrix_1:State_0\ * \LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\
        );
        Output = \LED_Matrix_1:State_2\ (fanout=18)

    MacroCell: Name=\LED_Matrix_1:count8_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)
        Main Equation            : 2 pterms
        (
              !\LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\ * 
              \LED_Matrix_1:State_2\
            + !\LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:count8_0\
        );
        Output = \LED_Matrix_1:count8_0\ (fanout=7)

    MacroCell: Name=\LED_Matrix_1:count8_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)
        Main Equation            : 2 pterms
        (
              !\LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\ * !\LED_Matrix_1:count8_1\
            + !\LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\ * 
              \LED_Matrix_1:State_2\ * !\LED_Matrix_1:count8_0\
        );
        Output = \LED_Matrix_1:count8_1\ (fanout=6)

    MacroCell: Name=\LED_Matrix_1:count8_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)
        Main Equation            : 2 pterms
        (
              !\LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\ * !\LED_Matrix_1:count8_2\
            + !\LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\ * 
              \LED_Matrix_1:State_2\ * !\LED_Matrix_1:count8_1\ * 
              !\LED_Matrix_1:count8_0\
        );
        Output = \LED_Matrix_1:count8_2\ (fanout=5)

    MacroCell: Name=lat, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)
        Main Equation            : 2 pterms
        (
              !lat * !\LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\ * 
              \LED_Matrix_1:State_2\ * !\LED_Matrix_1:count8_2\ * 
              !\LED_Matrix_1:count8_1\ * !\LED_Matrix_1:count8_0\ * 
              \LED_Matrix_1:f1_empty\
            + lat * \LED_Matrix_1:State_0\ * \LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\
        );
        Output = lat (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\LED_Matrix_1:datapath_0:u0\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            cs_addr_2 => \LED_Matrix_1:State_2\ ,
            cs_addr_1 => \LED_Matrix_1:State_1\ ,
            cs_addr_0 => \LED_Matrix_1:State_0\ ,
            so_comb => \LED_Matrix_1:so_0\ ,
            f1_bus_stat_comb => \LED_Matrix_1:f1_notfull\ ,
            f1_blk_stat_comb => \LED_Matrix_1:f1_empty\ ,
            clk_en => \LED_Matrix_1:control_1_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000011110000000000100100000000010010000100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000000000000000000000000110000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)

    datapathcell: Name =\LED_Matrix_1:datapath_1:u0\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            cs_addr_2 => \LED_Matrix_1:State_2\ ,
            cs_addr_1 => \LED_Matrix_1:State_1\ ,
            cs_addr_0 => \LED_Matrix_1:State_0\ ,
            so_comb => \LED_Matrix_1:so_1\ ,
            clk_en => \LED_Matrix_1:control_1_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000011110000000000100100000000010010000100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000000000000000000000000110000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)

    datapathcell: Name =\LED_Matrix_1:datapath_2:u0\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            cs_addr_2 => \LED_Matrix_1:State_2\ ,
            cs_addr_1 => \LED_Matrix_1:State_1\ ,
            cs_addr_0 => \LED_Matrix_1:State_0\ ,
            so_comb => \LED_Matrix_1:so_2\ ,
            clk_en => \LED_Matrix_1:control_1_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000011110000000000100100000000010010000100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000000000000000000000000110000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\CR_Addr:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \CR_Addr:control_7\ ,
            control_6 => \CR_Addr:control_6\ ,
            control_5 => \CR_Addr:control_5\ ,
            control_4 => \CR_Addr:control_4\ ,
            control_3 => \CR_Addr:control_3\ ,
            control_2 => Net_7153 ,
            control_1 => Net_7152 ,
            control_0 => Net_7149 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LED_Matrix_1:ControlReg_1\
        PORT MAP (
            control_7 => \LED_Matrix_1:control_1_7\ ,
            control_6 => \LED_Matrix_1:control_1_6\ ,
            control_5 => \LED_Matrix_1:control_1_5\ ,
            control_4 => \LED_Matrix_1:control_1_4\ ,
            control_3 => \LED_Matrix_1:control_1_3\ ,
            control_2 => \LED_Matrix_1:control_1_2\ ,
            control_1 => Net_7538 ,
            control_0 => \LED_Matrix_1:control_1_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_2
        PORT MAP (
            interrupt => Net_7639 );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    0 :    4 :    4 :   0.00%
Pins                          :   17 :   19 :   36 :  47.22%
UDB Macrocells                :   15 :   17 :   32 :  46.88%
UDB Unique Pterms             :   32 :   32 :   64 :  50.00%
UDB Total Pterms              :   33 :      :      : 
UDB Datapath Cells            :    3 :    1 :    4 :  75.00%
UDB Status Cells              :    0 :    4 :    4 :   0.00%
UDB Control Cells             :    2 :    2 :    4 :  50.00%
            Control Registers :    2 
Interrupts                    :    1 :   31 :   32 :   3.13%
Comparator/Opamp Fixed Blocks :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    1 :    1 :   0.00%
CSD Fixed Blocks              :    0 :    1 :    1 :   0.00%
8-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
7-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
Temperature Sensor            :    0 :    1 :    1 :   0.00%
Low Power Comparator          :    0 :    2 :    2 :   0.00%
TCPWM Blocks                  :    0 :    4 :    4 :   0.00%
Serial Communication Blocks   :    1 :    1 :    2 :  50.00%
Segment LCD Blocks            :    0 :    1 :    1 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.268ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.424ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.0565291s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.222ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0005180 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.243ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    4 :    4 :    8 :  50.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :           10.50
                   Pterms :            8.00
               Macrocells :            3.75
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.094ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.034ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 117, final cost is 117 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          3 :       9.00 :       5.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_7639, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)
        Main Equation            : 2 pterms
        (
              !Net_7639 * !\LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\ * 
              \LED_Matrix_1:State_2\ * !\LED_Matrix_1:count8_2\ * 
              !\LED_Matrix_1:count8_1\ * !\LED_Matrix_1:count8_0\ * 
              \LED_Matrix_1:f1_empty\
            + Net_7639 * \LED_Matrix_1:State_0\ * \LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\ * !\LED_Matrix_1:f1_notfull\
        );
        Output = Net_7639 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LED_Matrix_1:State_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)
        Main Equation            : 4 pterms
        !(
              !\LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\ * 
              \LED_Matrix_1:State_2\ * !\LED_Matrix_1:count8_2\ * 
              !\LED_Matrix_1:count8_1\ * !\LED_Matrix_1:count8_0\ * 
              !\LED_Matrix_1:f1_empty\
            + !\LED_Matrix_1:State_0\ * \LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\
            + \LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\
            + \LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_2\ * 
              !\LED_Matrix_1:f1_notfull\
        );
        Output = \LED_Matrix_1:State_0\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=lat, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)
        Main Equation            : 2 pterms
        (
              !lat * !\LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\ * 
              \LED_Matrix_1:State_2\ * !\LED_Matrix_1:count8_2\ * 
              !\LED_Matrix_1:count8_1\ * !\LED_Matrix_1:count8_0\ * 
              \LED_Matrix_1:f1_empty\
            + lat * \LED_Matrix_1:State_0\ * \LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\
        );
        Output = lat (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LED_Matrix_1:State_2\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)
        Main Equation            : 1 pterm
        (
              !\LED_Matrix_1:State_0\ * \LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\
        );
        Output = \LED_Matrix_1:State_2\ (fanout=18)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LED_Matrix_1:State_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)
        Main Equation            : 4 pterms
        (
              \LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\
            + \LED_Matrix_1:State_0\ * \LED_Matrix_1:f1_notfull\
            + \LED_Matrix_1:State_1\ * \LED_Matrix_1:State_2\
            + \LED_Matrix_1:State_2\ * !\LED_Matrix_1:count8_2\ * 
              !\LED_Matrix_1:count8_1\ * !\LED_Matrix_1:count8_0\ * 
              \LED_Matrix_1:f1_empty\
        );
        Output = \LED_Matrix_1:State_1\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_7606, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)
        Main Equation            : 2 pterms
        (
              !Net_7606 * \LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\ * \LED_Matrix_1:so_1\
            + Net_7606 * \LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\ * !\LED_Matrix_1:so_1\
        );
        Output = Net_7606 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LED_Matrix_1:count8_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)
        Main Equation            : 2 pterms
        (
              !\LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\ * 
              \LED_Matrix_1:State_2\
            + !\LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:count8_0\
        );
        Output = \LED_Matrix_1:count8_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\LED_Matrix_1:datapath_0:u0\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        cs_addr_2 => \LED_Matrix_1:State_2\ ,
        cs_addr_1 => \LED_Matrix_1:State_1\ ,
        cs_addr_0 => \LED_Matrix_1:State_0\ ,
        so_comb => \LED_Matrix_1:so_0\ ,
        f1_bus_stat_comb => \LED_Matrix_1:f1_notfull\ ,
        f1_blk_stat_comb => \LED_Matrix_1:f1_empty\ ,
        clk_en => \LED_Matrix_1:control_1_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000011110000000000100100000000010010000100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000000000000000000000000110000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)

controlcell: Name =\LED_Matrix_1:ControlReg_1\
    PORT MAP (
        control_7 => \LED_Matrix_1:control_1_7\ ,
        control_6 => \LED_Matrix_1:control_1_6\ ,
        control_5 => \LED_Matrix_1:control_1_5\ ,
        control_4 => \LED_Matrix_1:control_1_4\ ,
        control_3 => \LED_Matrix_1:control_1_3\ ,
        control_2 => \LED_Matrix_1:control_1_2\ ,
        control_1 => Net_7538 ,
        control_0 => \LED_Matrix_1:control_1_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_7537, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)
        Main Equation            : 2 pterms
        (
              !Net_7537 * !\LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\ * 
              \LED_Matrix_1:State_2\
            + Net_7537 * \LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_2\
        );
        Output = Net_7537 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_7548, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)
        Main Equation            : 2 pterms
        (
              !Net_7548 * !\LED_Matrix_1:State_0\ * \LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\ * \LED_Matrix_1:so_2\
            + Net_7548 * !\LED_Matrix_1:State_0\ * \LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\ * !\LED_Matrix_1:so_2\
        );
        Output = Net_7548 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_7605, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)
        Main Equation            : 2 pterms
        (
              !Net_7605 * \LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\ * \LED_Matrix_1:so_0\
            + Net_7605 * \LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\ * !\LED_Matrix_1:so_0\
        );
        Output = Net_7605 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LED_Matrix_1:count8_1\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)
        Main Equation            : 2 pterms
        (
              !\LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\ * !\LED_Matrix_1:count8_1\
            + !\LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\ * 
              \LED_Matrix_1:State_2\ * !\LED_Matrix_1:count8_0\
        );
        Output = \LED_Matrix_1:count8_1\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LED_Matrix_1:count8_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)
        Main Equation            : 2 pterms
        (
              !\LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\ * !\LED_Matrix_1:count8_2\
            + !\LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\ * 
              \LED_Matrix_1:State_2\ * !\LED_Matrix_1:count8_1\ * 
              !\LED_Matrix_1:count8_0\
        );
        Output = \LED_Matrix_1:count8_2\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_7609, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)
        Main Equation            : 2 pterms
        (
              !Net_7609 * !\LED_Matrix_1:State_0\ * \LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\ * \LED_Matrix_1:so_0\
            + Net_7609 * !\LED_Matrix_1:State_0\ * \LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\ * !\LED_Matrix_1:so_0\
        );
        Output = Net_7609 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_7607, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)
        Main Equation            : 2 pterms
        (
              !Net_7607 * !\LED_Matrix_1:State_0\ * \LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\ * \LED_Matrix_1:so_1\
            + Net_7607 * !\LED_Matrix_1:State_0\ * \LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\ * !\LED_Matrix_1:so_1\
        );
        Output = Net_7607 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_7608, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)
        Main Equation            : 2 pterms
        (
              !Net_7608 * \LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\ * \LED_Matrix_1:so_2\
            + Net_7608 * \LED_Matrix_1:State_0\ * !\LED_Matrix_1:State_1\ * 
              !\LED_Matrix_1:State_2\ * !\LED_Matrix_1:so_2\
        );
        Output = Net_7608 (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\LED_Matrix_1:datapath_1:u0\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        cs_addr_2 => \LED_Matrix_1:State_2\ ,
        cs_addr_1 => \LED_Matrix_1:State_1\ ,
        cs_addr_0 => \LED_Matrix_1:State_0\ ,
        so_comb => \LED_Matrix_1:so_1\ ,
        clk_en => \LED_Matrix_1:control_1_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000011110000000000100100000000010010000100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000000000000000000000000110000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)

controlcell: Name =\CR_Addr:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \CR_Addr:control_7\ ,
        control_6 => \CR_Addr:control_6\ ,
        control_5 => \CR_Addr:control_5\ ,
        control_4 => \CR_Addr:control_4\ ,
        control_3 => \CR_Addr:control_3\ ,
        control_2 => Net_7153 ,
        control_1 => Net_7152 ,
        control_0 => Net_7149 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,0)] contents:
datapathcell: Name =\LED_Matrix_1:datapath_2:u0\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        cs_addr_2 => \LED_Matrix_1:State_2\ ,
        cs_addr_1 => \LED_Matrix_1:State_1\ ,
        cs_addr_0 => \LED_Matrix_1:State_0\ ,
        so_comb => \LED_Matrix_1:so_2\ ,
        clk_en => \LED_Matrix_1:control_1_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000011110000000000100100000000010010000100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000000000000000000000000110000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\LED_Matrix_1:control_1_0\)

UDB [UDB=(1,1)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =isr_2
        PORT MAP (
            interrupt => Net_7639 );
        Properties:
        {
            int_type = "00"
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = P0_0_B1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P0_0_B1(0)__PA ,
        input => Net_7608 ,
        pad => P0_0_B1(0)_PAD );
    Properties:
    {
        port_location = "PORT(0,0)"
    }

[IoId=7]: 
Pin : Name = P0_7_R1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P0_7_R1(0)__PA ,
        input => Net_7605 ,
        pad => P0_7_R1(0)_PAD );
    Properties:
    {
        port_location = "PORT(0,7)"
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = P1_0_G2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_0_G2(0)__PA ,
        input => Net_7607 ,
        pad => P1_0_G2(0)_PAD );
    Properties:
    {
        port_location = "PORT(1,0)"
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = P2_0_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_0_A(0)__PA ,
        input => Net_7149 ,
        pad => P2_0_A(0)_PAD );
    Properties:
    {
        port_location = "PORT(2,0)"
    }

[IoId=1]: 
Pin : Name = P2_1_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_1_B(0)__PA ,
        input => Net_7152 ,
        pad => P2_1_B(0)_PAD );
    Properties:
    {
        port_location = "PORT(2,1)"
    }

[IoId=2]: 
Pin : Name = P2_2_C(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_2_C(0)__PA ,
        input => Net_7153 ,
        pad => P2_2_C(0)_PAD );
    Properties:
    {
        port_location = "PORT(2,2)"
    }

[IoId=3]: 
Pin : Name = P2_3_LAT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_3_LAT(0)__PA ,
        input => lat ,
        pad => P2_3_LAT(0)_PAD );
    Properties:
    {
        port_location = "PORT(2,3)"
    }

[IoId=4]: 
Pin : Name = P2_4_done(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_4_done(0)__PA ,
        input => Net_7639 ,
        pad => P2_4_done(0)_PAD );
    Properties:
    {
        port_location = "PORT(2,4)"
    }

[IoId=6]: 
Pin : Name = P2_6_CLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_6_CLK(0)__PA ,
        input => Net_7537 ,
        pad => P2_6_CLK(0)_PAD );
    Properties:
    {
        port_location = "PORT(2,6)"
    }

[IoId=7]: 
Pin : Name = P2_7_B2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P2_7_B2(0)__PA ,
        input => Net_7548 ,
        pad => P2_7_B2(0)_PAD );
    Properties:
    {
        port_location = "PORT(2,7)"
    }

Port 3 contains the following IO cells:
[IoId=5]: 
Pin : Name = P3_5_R2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_5_R2(0)__PA ,
        input => Net_7609 ,
        pad => P3_5_R2(0)_PAD );
    Properties:
    {
        port_location = "PORT(3,5)"
    }

[IoId=6]: 
Pin : Name = P3_6_OE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_6_OE(0)__PA ,
        input => Net_7538 ,
        pad => P3_6_OE(0)_PAD );
    Properties:
    {
        port_location = "PORT(3,6)"
    }

[IoId=7]: 
Pin : Name = P3_7_G1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_7_G1(0)__PA ,
        input => Net_7606 ,
        pad => P3_7_G1(0)_PAD );
    Properties:
    {
        port_location = "PORT(3,7)"
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, SCB_UART_RX
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:rx(0)\__PA ,
        fb => \UART:Net_244\ ,
        pad => \UART:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, SCB_UART_TX
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        input => \UART:Net_151\ ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

Fixed Function block hod @ [FFB(Clock,0)]: 
    M0S8 Clock Block @ [FFB(Clock,0)]: 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            lfclk => ClockBlock_LFCLK ,
            ilo => ClockBlock_ILO ,
            sysclk => ClockBlock_SYSCLK ,
            ext => ClockBlock_EXTCLK ,
            imo => ClockBlock_IMO ,
            hfclk => ClockBlock_HFCLK ,
            ff_div_2 => \UART:Net_237_ff2\ );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(WDT,0)]: empty
Fixed Function block hod @ [FFB(FSS,0)]: empty
Fixed Function block hod @ [FFB(LPCOMP,0)]: empty
Fixed Function block hod @ [FFB(SCB,0)]: 
    Scb Block @ [FFB(SCB,0)]: 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_237_ff2\ ,
            interrupt => Net_7635 ,
            rx => \UART:Net_244\ ,
            tx => \UART:Net_151\ ,
            mosi_m => \UART:Net_84\ ,
            select_m_3 => \UART:ss_3\ ,
            select_m_2 => \UART:ss_2\ ,
            select_m_1 => \UART:ss_1\ ,
            select_m_0 => \UART:ss_0\ ,
            sclk_m => \UART:Net_88\ ,
            miso_s => \UART:Net_152\ );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
Fixed Function block hod @ [FFB(CSD,0)]: empty
Fixed Function block hod @ [FFB(CSIDAC8,0)]: empty
Fixed Function block hod @ [FFB(CSIDAC7,0)]: empty
Fixed Function block hod @ [FFB(TCPWM,0)]: empty
Fixed Function block hod @ [FFB(OA,0)]: empty
Fixed Function block hod @ [FFB(TEMP,0)]: empty
Fixed Function block hod @ [FFB(SARADC,0)]: empty
Fixed Function block hod @ [FFB(M0S8LCD,0)]: empty
Fixed Function block hod @ [FFB(CLK_GEN,0)]: 
    M0S8 Clock Gen Block @ [FFB(CLK_GEN,0)]: 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(LPCOMPBLOCK,0)]: empty
Fixed Function block hod @ [FFB(CTBMBLOCK,0)]: empty
Fixed Function block hod @ [FFB(ANAPUMP,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |              | 
Port | Pin | Fixed |      Type |       Drive Mode |         Name | Connections
-----+-----+-------+-----------+------------------+--------------+-------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |   P0_0_B1(0) | In(Net_7608)
     |   7 |     * |      NONE |         CMOS_OUT |   P0_7_R1(0) | In(Net_7605)
-----+-----+-------+-----------+------------------+--------------+-------------------
   1 |   0 |     * |      NONE |         CMOS_OUT |   P1_0_G2(0) | In(Net_7607)
-----+-----+-------+-----------+------------------+--------------+-------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |    P2_0_A(0) | In(Net_7149)
     |   1 |     * |      NONE |         CMOS_OUT |    P2_1_B(0) | In(Net_7152)
     |   2 |     * |      NONE |         CMOS_OUT |    P2_2_C(0) | In(Net_7153)
     |   3 |     * |      NONE |         CMOS_OUT |  P2_3_LAT(0) | In(lat)
     |   4 |     * |      NONE |         CMOS_OUT | P2_4_done(0) | In(Net_7639)
     |   6 |     * |      NONE |         CMOS_OUT |  P2_6_CLK(0) | In(Net_7537)
     |   7 |     * |      NONE |         CMOS_OUT |   P2_7_B2(0) | In(Net_7548)
-----+-----+-------+-----------+------------------+--------------+-------------------
   3 |   5 |     * |      NONE |         CMOS_OUT |   P3_5_R2(0) | In(Net_7609)
     |   6 |     * |      NONE |         CMOS_OUT |   P3_6_OE(0) | In(Net_7538)
     |   7 |     * |      NONE |         CMOS_OUT |   P3_7_G1(0) | In(Net_7606)
-----+-----+-------+-----------+------------------+--------------+-------------------
   4 |   0 |     * |      NONE |     HI_Z_DIGITAL | \UART:rx(0)\ | FB(\UART:Net_244\)
     |   1 |     * |      NONE |         CMOS_OUT | \UART:tx(0)\ | In(\UART:Net_151\)
-------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.004ms
Digital Placement phase: Elapsed time ==> 2s.563ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.250ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.453ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.104ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in RGB_LED_Matrix_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.474ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.025ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.252ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.234ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.419ms
Warning: cdf.M0029: LED_Matrix_v1_00.cycdx: There was an error while parsing the debug data for component instance 'LED_Matrix_1': error at line 12: Error processing element 'register'. error at line 12: invalid address 'LED_Matrix_1_datapath_u0__A0_REG' (File=C:\Users\Steve\Documents\Git\GlowTime\RGB_LED_Matrix.cydsn\LED_Matrix_v1_00\LED_Matrix_v1_00.cycdx)
API generation phase: Elapsed time ==> 3s.507ms
Dependency generation phase: Elapsed time ==> 0s.041ms
Cleanup phase: Elapsed time ==> 0s.002ms
