/*
 * imx25 pinctrl driver.
 *
 * Copyright 2013 Eukr√©a Electromatique <denis@eukrea.com>
 *
 * This driver was mostly copied from the imx51 pinctrl driver which has:
 *
 * Copyright (C) 2012 Freescale Semiconductor, Inc.
 * Copyright (C) 2012 Linaro, Inc.
 *
 * Author: Denis Carikli <denis@eukrea.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as published
 * by the Free Software Foundation.
 */

#include <linux/err.h>
#include <linux/init.h>
#include <linux/io.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/of_device.h>
#include <linux/pinctrl/pinctrl.h>

#include "pinctrl-imx.h"
#include "../../arch/arm/mach-imx/iomux-mx25.h"

enum imx25_pads {
	MX25_PAD_RESERVE0 = 0,
	MX25_PAD_RESERVE1 = 1,
	MX25_PAD_A10 = 2,
	MX25_PAD_A13 = 3,
	MX25_PAD_A14 = 4,
	MX25_PAD_A15 = 5,
	MX25_PAD_A16 = 6,
	MX25_PAD_A17 = 7,
	MX25_PAD_A18 = 8,
	MX25_PAD_A19 = 9,
	MX25_PAD_A20 = 10,
	MX25_PAD_A21 = 11,
	MX25_PAD_A22 = 12,
	MX25_PAD_A23 = 13,
	MX25_PAD_A24 = 14,
	MX25_PAD_A25 = 15,
	MX25_PAD_EB0 = 16,
	MX25_PAD_EB1 = 17,
	MX25_PAD_OE = 18,
	MX25_PAD_CS0 = 19,
	MX25_PAD_CS1 = 20,
	MX25_PAD_CS4 = 21,
	MX25_PAD_CS5 = 22,
	MX25_PAD_NF_CE0 = 23,
	MX25_PAD_ECB = 24,
	MX25_PAD_LBA = 25,
	MX25_PAD_BCLK = 26,
	MX25_PAD_RW = 27,
	MX25_PAD_NFWE_B = 28,
	MX25_PAD_NFRE_B = 29,
	MX25_PAD_NFALE = 30,
	MX25_PAD_NFCLE = 31,
	MX25_PAD_NFWP_B = 32,
	MX25_PAD_NFRB = 33,
	MX25_PAD_D15 = 34,
	MX25_PAD_D14 = 35,
	MX25_PAD_D13 = 36,
	MX25_PAD_D12 = 37,
	MX25_PAD_D11 = 38,
	MX25_PAD_D10 = 39,
	MX25_PAD_D9 = 40,
	MX25_PAD_D8 = 41,
	MX25_PAD_D7 = 42,
	MX25_PAD_D6 = 43,
	MX25_PAD_D5 = 44,
	MX25_PAD_D4 = 45,
	MX25_PAD_D3 = 46,
	MX25_PAD_D2 = 47,
	MX25_PAD_D1 = 48,
	MX25_PAD_D0 = 49,
	MX25_PAD_LD0 = 50,
	MX25_PAD_LD1 = 51,
	MX25_PAD_LD2 = 52,
	MX25_PAD_LD3 = 53,
	MX25_PAD_LD4 = 54,
	MX25_PAD_LD5 = 55,
	MX25_PAD_LD6 = 56,
	MX25_PAD_LD7 = 57,
	MX25_PAD_LD8 = 58,
	MX25_PAD_LD9 = 59,
	MX25_PAD_LD10 = 60,
	MX25_PAD_LD11 = 61,
	MX25_PAD_LD12 = 62,
	MX25_PAD_LD13 = 63,
	MX25_PAD_LD14 = 64,
	MX25_PAD_LD15 = 65,
	MX25_PAD_HSYNC = 66,
	MX25_PAD_VSYNC = 67,
	MX25_PAD_LSCLK = 68,
	MX25_PAD_OE_ACD = 69,
	MX25_PAD_CONTRAST = 70,
	MX25_PAD_PWM = 71,
	MX25_PAD_CSI_D2 = 72,
	MX25_PAD_CSI_D3 = 73,
	MX25_PAD_CSI_D4 = 74,
	MX25_PAD_CSI_D5 = 75,
	MX25_PAD_CSI_D6 = 76,
	MX25_PAD_CSI_D7 = 77,
	MX25_PAD_CSI_D8 = 78,
	MX25_PAD_CSI_D9 = 79,
	MX25_PAD_CSI_MCLK = 80,
	MX25_PAD_CSI_VSYNC = 81,
	MX25_PAD_CSI_HSYNC = 82,
	MX25_PAD_CSI_PIXCLK = 83,
	MX25_PAD_I2C1_CLK = 84,
	MX25_PAD_I2C1_DAT = 85,
	MX25_PAD_CSPI1_MOSI = 86,
	MX25_PAD_CSPI1_MISO = 87,
	MX25_PAD_CSPI1_SS0 = 88,
	MX25_PAD_CSPI1_SS1 = 89,
	MX25_PAD_CSPI1_SCLK = 90,
	MX25_PAD_CSPI1_RDY = 91,
	MX25_PAD_UART1_RXD = 92,
	MX25_PAD_UART1_TXD = 93,
	MX25_PAD_UART1_RTS = 94,
	MX25_PAD_UART1_CTS = 95,
	MX25_PAD_UART2_RXD = 96,
	MX25_PAD_UART2_TXD = 97,
	MX25_PAD_UART2_RTS = 98,
	MX25_PAD_UART2_CTS = 99,
	MX25_PAD_SD1_CMD = 100,
	MX25_PAD_SD1_CLK = 101,
	MX25_PAD_SD1_DATA0 = 102,
	MX25_PAD_SD1_DATA1 = 103,
	MX25_PAD_SD1_DATA2 = 104,
	MX25_PAD_SD1_DATA3 = 105,
	MX25_PAD_KPP_ROW0 = 106,
	MX25_PAD_KPP_ROW1 = 107,
	MX25_PAD_KPP_ROW2 = 108,
	MX25_PAD_KPP_ROW3 = 109,
	MX25_PAD_KPP_COL0 = 110,
	MX25_PAD_KPP_COL1 = 111,
	MX25_PAD_KPP_COL2 = 112,
	MX25_PAD_KPP_COL3 = 113,
	MX25_PAD_FEC_MDC = 114,
	MX25_PAD_FEC_MDIO = 115,
	MX25_PAD_FEC_TDATA0 = 116,
	MX25_PAD_FEC_TDATA1 = 117,
	MX25_PAD_FEC_TX_EN = 118,
	MX25_PAD_FEC_RDATA0 = 119,
	MX25_PAD_FEC_RDATA1 = 120,
	MX25_PAD_FEC_RX_DV = 121,
	MX25_PAD_FEC_TX_CLK = 122,
	MX25_PAD_RTCK = 123,
	MX25_PAD_DE_B = 124,
	MX25_PAD_GPIO_A = 125,
	MX25_PAD_GPIO_B = 126,
	MX25_PAD_GPIO_C = 127,
	MX25_PAD_GPIO_D = 128,
	MX25_PAD_GPIO_E = 129,
	MX25_PAD_GPIO_F = 130,
	MX25_PAD_EXT_ARMCLK = 131,
	MX25_PAD_UPLL_BYPCLK = 132,
	MX25_PAD_VSTBY_REQ = 133,
	MX25_PAD_VSTBY_ACK = 134,
	MX25_PAD_POWER_FAIL  = 135,
	MX25_PAD_CLKO = 136,
	MX25_PAD_BOOT_MODE0 = 137,
	MX25_PAD_BOOT_MODE1 = 138,
	MX25_PAD_RESERVE3 = 139,
	MX25_PAD_RESERVE4 = 140,
	MX25_PAD_RESERVE5 = 141,
	MX25_PAD_RESERVE6 = 142,
	MX25_PAD_RESERVE7 = 143,
	MX25_PAD_RESERVE8 = 144,
	MX25_PAD_RESERVE9 = 145,
	MX25_PAD_RESERVE10 = 146,
	MX25_PAD_RESERVE11 = 147,
	MX25_PAD_RESERVE12 = 148,
	MX25_PAD_RESERVE13 = 149,
	MX25_PAD_RESERVE14 = 150,
	MX25_PAD_RESERVE15 = 151,
	MX25_PAD_RESERVE16 = 152,
	MX25_PAD_RESERVE17 = 153,
	MX25_PAD_RESERVE18 = 154,
	MX25_PAD_RESERVE19 = 155,
	MX25_PAD_RESERVE20 = 156,
	MX25_PAD_RESERVE21 = 157,
	MX25_PAD_RESERVE22 = 158,
	MX25_PAD_RESERVE23 = 159,
	MX25_PAD_RESERVE24 = 160,
	MX25_PAD_RESERVE25 = 161,
	MX25_PAD_RESERVE26 = 162,
	MX25_PAD_RESERVE27 = 163,
	MX25_PAD_RESERVE28 = 164,
	MX25_PAD_RESERVE29 = 165,
	MX25_PAD_RESERVE30 = 166,
	MX25_PAD_RESERVE31 = 167,
	MX25_PAD_RESERVE32 = 168,
	MX25_PAD_RESERVE33 = 169,
	MX25_PAD_RESERVE34 = 170,
	MX25_PAD_RESERVE35 = 171,
	MX25_PAD_RESERVE36 = 172,
	MX25_PAD_RESERVE37 = 173,
	MX25_PAD_RESERVE38 = 174,
	MX25_PAD_RESERVE39 = 175,
	MX25_PAD_RESERVE40 = 176,
	MX25_PAD_RESERVE41 = 177,
	MX25_PAD_RESERVE42 = 178,
	MX25_PAD_RESERVE43 = 179,
	MX25_PAD_RESERVE44 = 180,
	MX25_PAD_RESERVE45 = 181,
	MX25_PAD_RESERVE46 = 182,
	MX25_PAD_RESERVE47 = 183,
	MX25_PAD_RESERVE48 = 184,
	MX25_PAD_RESERVE49 = 185,
	MX25_PAD_RESERVE50 = 186,
	MX25_PAD_RESERVE51 = 187,
	MX25_PAD_RESERVE52 = 188,
	MX25_PAD_RESERVE53 = 189,
	MX25_PAD_RESERVE54 = 190,
	MX25_PAD_RESERVE55 = 191,
	MX25_PAD_RESERVE56 = 192,
	MX25_PAD_RESERVE57 = 193,
	MX25_PAD_RESERVE58 = 194,
	MX25_PAD_RESERVE59 = 195,
	MX25_PAD_RESERVE60 = 196,
	MX25_PAD_RESERVE61 = 197,
	MX25_PAD_RESERVE62 = 198,
	MX25_PAD_RESERVE63 = 199,
	MX25_PAD_RESERVE64 = 200,
	MX25_PAD_RESERVE65 = 201,
	MX25_PAD_RESERVE66 = 202,
	MX25_PAD_RESERVE67 = 203,
	MX25_PAD_RESERVE68 = 204,
	MX25_PAD_RESERVE69 = 205,
	MX25_PAD_RESERVE70 = 206,
	MX25_PAD_RESERVE71 = 207,
	MX25_PAD_RESERVE72 = 208,
	MX25_PAD_RESERVE73 = 209,
	MX25_PAD_RESERVE74 = 210,
	MX25_PAD_RESERVE75 = 211,
	MX25_PAD_RESERVE76 = 212,
	MX25_PAD_RESERVE77 = 213,
	MX25_PAD_RESERVE78 = 214,
	MX25_PAD_RESERVE79 = 215,
	MX25_PAD_RESERVE80 = 216,
	MX25_PAD_RESERVE81 = 217,
	MX25_PAD_RESERVE82 = 218,
	MX25_PAD_RESERVE83 = 219,
	MX25_PAD_RESERVE84 = 220,
	MX25_PAD_RESERVE85 = 221,
	MX25_PAD_RESERVE86 = 222,
	MX25_PAD_RESERVE87 = 223,
	MX25_PAD_RESERVE88 = 224,
	MX25_PAD_RESERVE89 = 225,
	MX25_PAD_RESERVE90 = 226,
	MX25_PAD_RESERVE91 = 227,
	MX25_PAD_RESERVE92 = 228,
	MX25_PAD_RESERVE93 = 229,
	MX25_PAD_RESERVE94 = 230,
	MX25_PAD_RESERVE95 = 231,
	MX25_PAD_RESERVE96 = 232,
	MX25_PAD_RESERVE97 = 233,
	MX25_PAD_RESERVE98 = 234,
	MX25_PAD_RESERVE99 = 235,
	MX25_PAD_RESERVE100 = 236,
	MX25_PAD_RESERVE101 = 237,
	MX25_PAD_RESERVE102 = 238,
	MX25_PAD_RESERVE103 = 239,
	MX25_PAD_RESERVE104 = 240,
	MX25_PAD_RESERVE105 = 241,
	MX25_PAD_RESERVE106 = 242,
	MX25_PAD_RESERVE107 = 243,
	MX25_PAD_RESERVE108 = 244,
	MX25_PAD_RESERVE109 = 245,
	MX25_PAD_RESERVE110 = 246,
	MX25_PAD_RESERVE111 = 247,
	MX25_PAD_RESERVE112 = 248,
	MX25_PAD_RESERVE113 = 249,
	MX25_PAD_TDO = 250,
	MX25_PAD_RESERVE115 = 251,
	MX25_PAD_RESERVE116 = 252,
	MX25_PAD_RESERVE117 = 253,
	MX25_PAD_RESERVE118 = 254,
	MX25_PAD_RESERVE119 = 255,
	MX25_PAD_RESERVE120 = 256,
	MX25_PAD_RESERVE121 = 257,
	MX25_PAD_RESERVE122 = 258,
	MX25_PAD_RESERVE123 = 259,
	MX25_PAD_RESERVE124 = 260,
	MX25_PAD_RESERVE125 = 261,

	MX25_PAD_GRP_DVS_MISC = 262,
	MX25_PAD_GRP_DSE_FEC = 263,
	MX25_PAD_GRP_DVS_JTAG = 264,
	MX25_PAD_GRP_DSE_NFC = 265,
	MX25_PAD_GRP_DSE_CSI = 266,
	MX25_PAD_GRP_DSE_WEIM = 267,
	MX25_PAD_GRP_DSE_DDR = 268,
	MX25_PAD_GRP_DVS_CRM = 269,
	MX25_PAD_GRP_DSE_KPP = 270,
	MX25_PAD_GRP_DSE_SDHC1 = 271,
	MX25_PAD_GRP_DSE_LCD = 272,
	MX25_PAD_GRP_DSE_UART = 273,
	MX25_PAD_GRP_DVS_NFC = 274,
	MX25_PAD_GRP_DVS_CSI = 275,
	MX25_PAD_GRP_DSE_CSPI1 = 276,
	MX25_PAD_GRP_DDRTYPE = 277,
	MX25_PAD_GRP_DVS_SDHC1 = 278,
	MX25_PAD_GRP_DVS_LCD = 279,
};

/* Pad names for the pinmux subsystem */
static const struct pinctrl_pin_desc imx25_pinctrl_pads[] = {
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE0),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE1),
	IMX_PINCTRL_PIN(MX25_PAD_A10),
	IMX_PINCTRL_PIN(MX25_PAD_A13),
	IMX_PINCTRL_PIN(MX25_PAD_A14),
	IMX_PINCTRL_PIN(MX25_PAD_A15),
	IMX_PINCTRL_PIN(MX25_PAD_A16),
	IMX_PINCTRL_PIN(MX25_PAD_A17),
	IMX_PINCTRL_PIN(MX25_PAD_A18),
	IMX_PINCTRL_PIN(MX25_PAD_A19),
	IMX_PINCTRL_PIN(MX25_PAD_A20),
	IMX_PINCTRL_PIN(MX25_PAD_A21),
	IMX_PINCTRL_PIN(MX25_PAD_A22),
	IMX_PINCTRL_PIN(MX25_PAD_A23),
	IMX_PINCTRL_PIN(MX25_PAD_A24),
	IMX_PINCTRL_PIN(MX25_PAD_A25),
	IMX_PINCTRL_PIN(MX25_PAD_EB0),
	IMX_PINCTRL_PIN(MX25_PAD_EB1),
	IMX_PINCTRL_PIN(MX25_PAD_OE),
	IMX_PINCTRL_PIN(MX25_PAD_CS0),
	IMX_PINCTRL_PIN(MX25_PAD_CS1),
	IMX_PINCTRL_PIN(MX25_PAD_CS4),
	IMX_PINCTRL_PIN(MX25_PAD_CS5),
	IMX_PINCTRL_PIN(MX25_PAD_NF_CE0),
	IMX_PINCTRL_PIN(MX25_PAD_ECB),
	IMX_PINCTRL_PIN(MX25_PAD_LBA),
	IMX_PINCTRL_PIN(MX25_PAD_BCLK),
	IMX_PINCTRL_PIN(MX25_PAD_RW),
	IMX_PINCTRL_PIN(MX25_PAD_NFWE_B),
	IMX_PINCTRL_PIN(MX25_PAD_NFRE_B),
	IMX_PINCTRL_PIN(MX25_PAD_NFALE),
	IMX_PINCTRL_PIN(MX25_PAD_NFCLE),
	IMX_PINCTRL_PIN(MX25_PAD_NFWP_B),
	IMX_PINCTRL_PIN(MX25_PAD_NFRB),
	IMX_PINCTRL_PIN(MX25_PAD_D15),
	IMX_PINCTRL_PIN(MX25_PAD_D14),
	IMX_PINCTRL_PIN(MX25_PAD_D13),
	IMX_PINCTRL_PIN(MX25_PAD_D12),
	IMX_PINCTRL_PIN(MX25_PAD_D11),
	IMX_PINCTRL_PIN(MX25_PAD_D10),
	IMX_PINCTRL_PIN(MX25_PAD_D9),
	IMX_PINCTRL_PIN(MX25_PAD_D8),
	IMX_PINCTRL_PIN(MX25_PAD_D7),
	IMX_PINCTRL_PIN(MX25_PAD_D6),
	IMX_PINCTRL_PIN(MX25_PAD_D5),
	IMX_PINCTRL_PIN(MX25_PAD_D4),
	IMX_PINCTRL_PIN(MX25_PAD_D3),
	IMX_PINCTRL_PIN(MX25_PAD_D2),
	IMX_PINCTRL_PIN(MX25_PAD_D1),
	IMX_PINCTRL_PIN(MX25_PAD_D0),
	IMX_PINCTRL_PIN(MX25_PAD_LD0),
	IMX_PINCTRL_PIN(MX25_PAD_LD1),
	IMX_PINCTRL_PIN(MX25_PAD_LD2),
	IMX_PINCTRL_PIN(MX25_PAD_LD3),
	IMX_PINCTRL_PIN(MX25_PAD_LD4),
	IMX_PINCTRL_PIN(MX25_PAD_LD5),
	IMX_PINCTRL_PIN(MX25_PAD_LD6),
	IMX_PINCTRL_PIN(MX25_PAD_LD7),
	IMX_PINCTRL_PIN(MX25_PAD_LD8),
	IMX_PINCTRL_PIN(MX25_PAD_LD9),
	IMX_PINCTRL_PIN(MX25_PAD_LD10),
	IMX_PINCTRL_PIN(MX25_PAD_LD11),
	IMX_PINCTRL_PIN(MX25_PAD_LD12),
	IMX_PINCTRL_PIN(MX25_PAD_LD13),
	IMX_PINCTRL_PIN(MX25_PAD_LD14),
	IMX_PINCTRL_PIN(MX25_PAD_LD15),
	IMX_PINCTRL_PIN(MX25_PAD_HSYNC),
	IMX_PINCTRL_PIN(MX25_PAD_VSYNC),
	IMX_PINCTRL_PIN(MX25_PAD_LSCLK),
	IMX_PINCTRL_PIN(MX25_PAD_OE_ACD),
	IMX_PINCTRL_PIN(MX25_PAD_CONTRAST),
	IMX_PINCTRL_PIN(MX25_PAD_PWM),
	IMX_PINCTRL_PIN(MX25_PAD_CSI_D2),
	IMX_PINCTRL_PIN(MX25_PAD_CSI_D3),
	IMX_PINCTRL_PIN(MX25_PAD_CSI_D4),
	IMX_PINCTRL_PIN(MX25_PAD_CSI_D5),
	IMX_PINCTRL_PIN(MX25_PAD_CSI_D6),
	IMX_PINCTRL_PIN(MX25_PAD_CSI_D7),
	IMX_PINCTRL_PIN(MX25_PAD_CSI_D8),
	IMX_PINCTRL_PIN(MX25_PAD_CSI_D9),
	IMX_PINCTRL_PIN(MX25_PAD_CSI_MCLK),
	IMX_PINCTRL_PIN(MX25_PAD_CSI_VSYNC),
	IMX_PINCTRL_PIN(MX25_PAD_CSI_HSYNC),
	IMX_PINCTRL_PIN(MX25_PAD_CSI_PIXCLK),
	IMX_PINCTRL_PIN(MX25_PAD_I2C1_CLK),
	IMX_PINCTRL_PIN(MX25_PAD_I2C1_DAT),
	IMX_PINCTRL_PIN(MX25_PAD_CSPI1_MOSI),
	IMX_PINCTRL_PIN(MX25_PAD_CSPI1_MISO),
	IMX_PINCTRL_PIN(MX25_PAD_CSPI1_SS0),
	IMX_PINCTRL_PIN(MX25_PAD_CSPI1_SS1),
	IMX_PINCTRL_PIN(MX25_PAD_CSPI1_SCLK),
	IMX_PINCTRL_PIN(MX25_PAD_CSPI1_RDY),
	IMX_PINCTRL_PIN(MX25_PAD_UART1_RXD),
	IMX_PINCTRL_PIN(MX25_PAD_UART1_TXD),
	IMX_PINCTRL_PIN(MX25_PAD_UART1_RTS),
	IMX_PINCTRL_PIN(MX25_PAD_UART1_CTS),
	IMX_PINCTRL_PIN(MX25_PAD_UART2_RXD),
	IMX_PINCTRL_PIN(MX25_PAD_UART2_TXD),
	IMX_PINCTRL_PIN(MX25_PAD_UART2_RTS),
	IMX_PINCTRL_PIN(MX25_PAD_UART2_CTS),
	IMX_PINCTRL_PIN(MX25_PAD_SD1_CMD),
	IMX_PINCTRL_PIN(MX25_PAD_SD1_CLK),
	IMX_PINCTRL_PIN(MX25_PAD_SD1_DATA0),
	IMX_PINCTRL_PIN(MX25_PAD_SD1_DATA1),
	IMX_PINCTRL_PIN(MX25_PAD_SD1_DATA2),
	IMX_PINCTRL_PIN(MX25_PAD_SD1_DATA3),
	IMX_PINCTRL_PIN(MX25_PAD_KPP_ROW0),
	IMX_PINCTRL_PIN(MX25_PAD_KPP_ROW1),
	IMX_PINCTRL_PIN(MX25_PAD_KPP_ROW2),
	IMX_PINCTRL_PIN(MX25_PAD_KPP_ROW3),
	IMX_PINCTRL_PIN(MX25_PAD_KPP_COL0),
	IMX_PINCTRL_PIN(MX25_PAD_KPP_COL1),
	IMX_PINCTRL_PIN(MX25_PAD_KPP_COL2),
	IMX_PINCTRL_PIN(MX25_PAD_KPP_COL3),
	IMX_PINCTRL_PIN(MX25_PAD_FEC_MDC),
	IMX_PINCTRL_PIN(MX25_PAD_FEC_MDIO),
	IMX_PINCTRL_PIN(MX25_PAD_FEC_TDATA0),
	IMX_PINCTRL_PIN(MX25_PAD_FEC_TDATA1),
	IMX_PINCTRL_PIN(MX25_PAD_FEC_TX_EN),
	IMX_PINCTRL_PIN(MX25_PAD_FEC_RDATA0),
	IMX_PINCTRL_PIN(MX25_PAD_FEC_RDATA1),
	IMX_PINCTRL_PIN(MX25_PAD_FEC_RX_DV),
	IMX_PINCTRL_PIN(MX25_PAD_FEC_TX_CLK),
	IMX_PINCTRL_PIN(MX25_PAD_RTCK),
	IMX_PINCTRL_PIN(MX25_PAD_DE_B),
	IMX_PINCTRL_PIN(MX25_PAD_GPIO_A),
	IMX_PINCTRL_PIN(MX25_PAD_GPIO_B),
	IMX_PINCTRL_PIN(MX25_PAD_GPIO_C),
	IMX_PINCTRL_PIN(MX25_PAD_GPIO_D),
	IMX_PINCTRL_PIN(MX25_PAD_GPIO_E),
	IMX_PINCTRL_PIN(MX25_PAD_GPIO_F),
	IMX_PINCTRL_PIN(MX25_PAD_EXT_ARMCLK),
	IMX_PINCTRL_PIN(MX25_PAD_UPLL_BYPCLK),
	IMX_PINCTRL_PIN(MX25_PAD_VSTBY_REQ),
	IMX_PINCTRL_PIN(MX25_PAD_VSTBY_ACK),
	IMX_PINCTRL_PIN(MX25_PAD_POWER_FAIL),
	IMX_PINCTRL_PIN(MX25_PAD_CLKO),
	IMX_PINCTRL_PIN(MX25_PAD_BOOT_MODE0),
	IMX_PINCTRL_PIN(MX25_PAD_BOOT_MODE1),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE3),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE4),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE5),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE6),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE7),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE8),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE9),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE10),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE11),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE12),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE13),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE14),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE15),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE16),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE17),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE18),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE19),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE20),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE21),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE22),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE23),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE24),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE25),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE26),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE27),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE28),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE29),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE30),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE31),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE32),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE33),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE34),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE35),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE36),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE37),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE38),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE39),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE40),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE41),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE42),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE43),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE44),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE45),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE46),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE47),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE48),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE49),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE50),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE51),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE52),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE53),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE54),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE55),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE56),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE57),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE58),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE59),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE60),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE61),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE62),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE63),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE64),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE65),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE66),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE67),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE68),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE69),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE70),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE71),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE72),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE73),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE74),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE75),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE76),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE77),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE78),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE79),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE80),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE81),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE82),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE83),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE84),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE85),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE86),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE87),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE88),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE89),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE90),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE91),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE92),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE93),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE94),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE95),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE96),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE97),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE98),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE99),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE100),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE101),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE102),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE103),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE104),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE105),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE106),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE107),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE108),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE109),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE110),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE111),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE112),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE113),
	IMX_PINCTRL_PIN(MX25_PAD_TDO),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE115),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE116),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE117),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE118),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE119),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE120),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE121),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE122),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE123),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE124),
	IMX_PINCTRL_PIN(MX25_PAD_RESERVE125),

	IMX_PINCTRL_PIN(MX25_PAD_GRP_DVS_MISC),
	IMX_PINCTRL_PIN(MX25_PAD_GRP_DSE_FEC),
	IMX_PINCTRL_PIN(MX25_PAD_GRP_DVS_JTAG),
	IMX_PINCTRL_PIN(MX25_PAD_GRP_DSE_NFC),
	IMX_PINCTRL_PIN(MX25_PAD_GRP_DSE_CSI),
	IMX_PINCTRL_PIN(MX25_PAD_GRP_DSE_WEIM),
	IMX_PINCTRL_PIN(MX25_PAD_GRP_DSE_DDR),
	IMX_PINCTRL_PIN(MX25_PAD_GRP_DVS_CRM),
	IMX_PINCTRL_PIN(MX25_PAD_GRP_DSE_KPP),
	IMX_PINCTRL_PIN(MX25_PAD_GRP_DSE_SDHC1),
	IMX_PINCTRL_PIN(MX25_PAD_GRP_DSE_LCD),
	IMX_PINCTRL_PIN(MX25_PAD_GRP_DSE_UART),
	IMX_PINCTRL_PIN(MX25_PAD_GRP_DVS_NFC),
	IMX_PINCTRL_PIN(MX25_PAD_GRP_DVS_CSI),
	IMX_PINCTRL_PIN(MX25_PAD_GRP_DSE_CSPI1),
	IMX_PINCTRL_PIN(MX25_PAD_GRP_DDRTYPE),
	IMX_PINCTRL_PIN(MX25_PAD_GRP_DVS_SDHC1),
	IMX_PINCTRL_PIN(MX25_PAD_GRP_DVS_LCD),
};

#define PAD_TO_MUX_CTRL_OFS(pad) ((pad & MUX_CTRL_OFS_MASK) >> MUX_CTRL_OFS_SHIFT)
#define PAD_TO_PAD_CTRL_OFS(pad) ((pad & MUX_PAD_CTRL_OFS_MASK) >> MUX_PAD_CTRL_OFS_SHIFT)

#define IMX25_PINCTRL_PIN_REG(pin) { \
	.mux_reg = PAD_TO_MUX_CTRL_OFS(MX25_PAD_##pin##__##pin), \
	.conf_reg = PAD_TO_PAD_CTRL_OFS(MX25_PAD_##pin##__##pin), \
}

#define IMX25_PINCTRL_GRP_PIN_REG(pin) { \
	.conf_reg = PAD_TO_PAD_CTRL_OFS(MX25_PAD_##pin), \
}

static struct imx_pin_reg imx25_pinctrl_regs[] = {
	{0x000, 0x000}, /* RESERVE0 */
	{0x000, 0x000}, /* RESERVE1 */
	IMX25_PINCTRL_PIN_REG(A10),
	IMX25_PINCTRL_PIN_REG(A13),
	IMX25_PINCTRL_PIN_REG(A14),
	IMX25_PINCTRL_PIN_REG(A15),
	IMX25_PINCTRL_PIN_REG(A16),
	IMX25_PINCTRL_PIN_REG(A17),
	IMX25_PINCTRL_PIN_REG(A18),
	IMX25_PINCTRL_PIN_REG(A19),
	IMX25_PINCTRL_PIN_REG(A20),
	IMX25_PINCTRL_PIN_REG(A21),
	IMX25_PINCTRL_PIN_REG(A22),
	IMX25_PINCTRL_PIN_REG(A23),
	IMX25_PINCTRL_PIN_REG(A24),
	IMX25_PINCTRL_PIN_REG(A25),
	IMX25_PINCTRL_PIN_REG(EB0),
	IMX25_PINCTRL_PIN_REG(EB1),
	IMX25_PINCTRL_PIN_REG(OE),
	IMX25_PINCTRL_PIN_REG(CS0),
	IMX25_PINCTRL_PIN_REG(CS1),
	IMX25_PINCTRL_PIN_REG(CS4),
	IMX25_PINCTRL_PIN_REG(CS5),
	IMX25_PINCTRL_PIN_REG(NF_CE0),
	IMX25_PINCTRL_PIN_REG(ECB),
	IMX25_PINCTRL_PIN_REG(LBA),
	IMX25_PINCTRL_PIN_REG(BCLK),
	IMX25_PINCTRL_PIN_REG(RW),
	IMX25_PINCTRL_PIN_REG(NFWE_B),
	IMX25_PINCTRL_PIN_REG(NFRE_B),
	IMX25_PINCTRL_PIN_REG(NFALE),
	IMX25_PINCTRL_PIN_REG(NFCLE),
	IMX25_PINCTRL_PIN_REG(NFWP_B),
	IMX25_PINCTRL_PIN_REG(NFRB),
	IMX25_PINCTRL_PIN_REG(D15),
	IMX25_PINCTRL_PIN_REG(D14),
	IMX25_PINCTRL_PIN_REG(D13),
	IMX25_PINCTRL_PIN_REG(D12),
	IMX25_PINCTRL_PIN_REG(D11),
	IMX25_PINCTRL_PIN_REG(D10),
	IMX25_PINCTRL_PIN_REG(D9),
	IMX25_PINCTRL_PIN_REG(D8),
	IMX25_PINCTRL_PIN_REG(D7),
	IMX25_PINCTRL_PIN_REG(D6),
	IMX25_PINCTRL_PIN_REG(D5),
	IMX25_PINCTRL_PIN_REG(D4),
	IMX25_PINCTRL_PIN_REG(D3),
	IMX25_PINCTRL_PIN_REG(D2),
	IMX25_PINCTRL_PIN_REG(D1),
	IMX25_PINCTRL_PIN_REG(D0),
	IMX25_PINCTRL_PIN_REG(LD0),
	IMX25_PINCTRL_PIN_REG(LD1),
	IMX25_PINCTRL_PIN_REG(LD2),
	IMX25_PINCTRL_PIN_REG(LD3),
	IMX25_PINCTRL_PIN_REG(LD4),
	IMX25_PINCTRL_PIN_REG(LD5),
	IMX25_PINCTRL_PIN_REG(LD6),
	IMX25_PINCTRL_PIN_REG(LD7),
	IMX25_PINCTRL_PIN_REG(LD8),
	IMX25_PINCTRL_PIN_REG(LD9),
	IMX25_PINCTRL_PIN_REG(LD10),
	IMX25_PINCTRL_PIN_REG(LD11),
	IMX25_PINCTRL_PIN_REG(LD12),
	IMX25_PINCTRL_PIN_REG(LD13),
	IMX25_PINCTRL_PIN_REG(LD14),
	IMX25_PINCTRL_PIN_REG(LD15),
	IMX25_PINCTRL_PIN_REG(HSYNC),
	IMX25_PINCTRL_PIN_REG(VSYNC),
	IMX25_PINCTRL_PIN_REG(LSCLK),
	IMX25_PINCTRL_PIN_REG(OE_ACD),
	IMX25_PINCTRL_PIN_REG(CONTRAST),
	IMX25_PINCTRL_PIN_REG(PWM),
	IMX25_PINCTRL_PIN_REG(CSI_D2),
	IMX25_PINCTRL_PIN_REG(CSI_D3),
	IMX25_PINCTRL_PIN_REG(CSI_D4),
	IMX25_PINCTRL_PIN_REG(CSI_D5),
	IMX25_PINCTRL_PIN_REG(CSI_D6),
	IMX25_PINCTRL_PIN_REG(CSI_D7),
	IMX25_PINCTRL_PIN_REG(CSI_D8),
	IMX25_PINCTRL_PIN_REG(CSI_D9),
	IMX25_PINCTRL_PIN_REG(CSI_MCLK),
	IMX25_PINCTRL_PIN_REG(CSI_VSYNC),
	IMX25_PINCTRL_PIN_REG(CSI_HSYNC),
	IMX25_PINCTRL_PIN_REG(CSI_PIXCLK),
	IMX25_PINCTRL_PIN_REG(I2C1_CLK),
	IMX25_PINCTRL_PIN_REG(I2C1_DAT),
	IMX25_PINCTRL_PIN_REG(CSPI1_MOSI),
	IMX25_PINCTRL_PIN_REG(CSPI1_MISO),
	IMX25_PINCTRL_PIN_REG(CSPI1_SS0),
	IMX25_PINCTRL_PIN_REG(CSPI1_SS1),
	IMX25_PINCTRL_PIN_REG(CSPI1_SCLK),
	IMX25_PINCTRL_PIN_REG(CSPI1_RDY),
	IMX25_PINCTRL_PIN_REG(UART1_RXD),
	IMX25_PINCTRL_PIN_REG(UART1_TXD),
	IMX25_PINCTRL_PIN_REG(UART1_RTS),
	IMX25_PINCTRL_PIN_REG(UART1_CTS),
	IMX25_PINCTRL_PIN_REG(UART2_RXD),
	IMX25_PINCTRL_PIN_REG(UART2_TXD),
	IMX25_PINCTRL_PIN_REG(UART2_RTS),
	IMX25_PINCTRL_PIN_REG(UART2_CTS),
	IMX25_PINCTRL_PIN_REG(SD1_CMD),
	IMX25_PINCTRL_PIN_REG(SD1_CLK),
	IMX25_PINCTRL_PIN_REG(SD1_DATA0),
	IMX25_PINCTRL_PIN_REG(SD1_DATA1),
	IMX25_PINCTRL_PIN_REG(SD1_DATA2),
	IMX25_PINCTRL_PIN_REG(SD1_DATA3),
	IMX25_PINCTRL_PIN_REG(KPP_ROW0),
	IMX25_PINCTRL_PIN_REG(KPP_ROW1),
	IMX25_PINCTRL_PIN_REG(KPP_ROW2),
	IMX25_PINCTRL_PIN_REG(KPP_ROW3),
	IMX25_PINCTRL_PIN_REG(KPP_COL0),
	IMX25_PINCTRL_PIN_REG(KPP_COL1),
	IMX25_PINCTRL_PIN_REG(KPP_COL2),
	IMX25_PINCTRL_PIN_REG(KPP_COL3),
	IMX25_PINCTRL_PIN_REG(FEC_MDC),
	IMX25_PINCTRL_PIN_REG(FEC_MDIO),
	IMX25_PINCTRL_PIN_REG(FEC_TDATA0),
	IMX25_PINCTRL_PIN_REG(FEC_TDATA1),
	IMX25_PINCTRL_PIN_REG(FEC_TX_EN),
	IMX25_PINCTRL_PIN_REG(FEC_RDATA0),
	IMX25_PINCTRL_PIN_REG(FEC_RDATA1),
	IMX25_PINCTRL_PIN_REG(FEC_RX_DV),
	IMX25_PINCTRL_PIN_REG(FEC_TX_CLK),
	IMX25_PINCTRL_PIN_REG(RTCK),
	IMX25_PINCTRL_PIN_REG(DE_B),
	IMX25_PINCTRL_PIN_REG(GPIO_A),
	IMX25_PINCTRL_PIN_REG(GPIO_B),
	IMX25_PINCTRL_PIN_REG(GPIO_C),
	IMX25_PINCTRL_PIN_REG(GPIO_D),
	IMX25_PINCTRL_PIN_REG(GPIO_E),
	IMX25_PINCTRL_PIN_REG(GPIO_F),
	IMX25_PINCTRL_PIN_REG(EXT_ARMCLK),
	IMX25_PINCTRL_PIN_REG(UPLL_BYPCLK),
	IMX25_PINCTRL_PIN_REG(VSTBY_REQ),
	IMX25_PINCTRL_PIN_REG(VSTBY_ACK),
	IMX25_PINCTRL_PIN_REG(POWER_FAIL),
	IMX25_PINCTRL_PIN_REG(CLKO),
	IMX25_PINCTRL_PIN_REG(BOOT_MODE0),
	IMX25_PINCTRL_PIN_REG(BOOT_MODE1),
	{0x000, 0x000}, /* RESERVE3 */
	{0x000, 0x000}, /* RESERVE4 */
	{0x000, 0x000}, /* RESERVE5 */
	{0x000, 0x000}, /* RESERVE6 */
	{0x000, 0x000}, /* RESERVE7 */
	{0x000, 0x000}, /* RESERVE8 */
	{0x000, 0x000}, /* RESERVE9 */
	{0x000, 0x000}, /* RESERVE10 */
	{0x000, 0x000}, /* RESERVE11 */
	{0x000, 0x000}, /* RESERVE12 */
	{0x000, 0x000}, /* RESERVE13 */
	{0x000, 0x000}, /* RESERVE14 */
	{0x000, 0x000}, /* RESERVE15 */
	{0x000, 0x000}, /* RESERVE16 */
	{0x000, 0x000}, /* RESERVE17 */
	{0x000, 0x000}, /* RESERVE18 */
	{0x000, 0x000}, /* RESERVE19 */
	{0x000, 0x000}, /* RESERVE20 */
	{0x000, 0x000}, /* RESERVE21 */
	{0x000, 0x000}, /* RESERVE22 */
	{0x000, 0x000}, /* RESERVE23 */
	{0x000, 0x000}, /* RESERVE24 */
	{0x000, 0x000}, /* RESERVE25 */
	{0x000, 0x000}, /* RESERVE26 */
	{0x000, 0x000}, /* RESERVE27 */
	{0x000, 0x000}, /* RESERVE28 */
	{0x000, 0x000}, /* RESERVE29 */
	{0x000, 0x000}, /* RESERVE30 */
	{0x000, 0x000}, /* RESERVE31 */
	{0x000, 0x000}, /* RESERVE32 */
	{0x000, 0x000}, /* RESERVE33 */
	{0x000, 0x000}, /* RESERVE34 */
	{0x000, 0x000}, /* RESERVE35 */
	{0x000, 0x000}, /* RESERVE36 */
	{0x000, 0x000}, /* RESERVE37 */
	{0x000, 0x000}, /* RESERVE38 */
	{0x000, 0x000}, /* RESERVE39 */
	{0x000, 0x000}, /* RESERVE40 */
	{0x000, 0x000}, /* RESERVE41 */
	{0x000, 0x000}, /* RESERVE42 */
	{0x000, 0x000}, /* RESERVE43 */
	{0x000, 0x000}, /* RESERVE44 */
	{0x000, 0x000}, /* RESERVE45 */
	{0x000, 0x000}, /* RESERVE46 */
	{0x000, 0x000}, /* RESERVE47 */
	{0x000, 0x000}, /* RESERVE48 */
	{0x000, 0x000}, /* RESERVE49 */
	{0x000, 0x000}, /* RESERVE50 */
	{0x000, 0x000}, /* RESERVE51 */
	{0x000, 0x000}, /* RESERVE52 */
	{0x000, 0x000}, /* RESERVE53 */
	{0x000, 0x000}, /* RESERVE54 */
	{0x000, 0x000}, /* RESERVE55 */
	{0x000, 0x000}, /* RESERVE56 */
	{0x000, 0x000}, /* RESERVE57 */
	{0x000, 0x000}, /* RESERVE58 */
	{0x000, 0x000}, /* RESERVE59 */
	{0x000, 0x000}, /* RESERVE60 */
	{0x000, 0x000}, /* RESERVE61 */
	{0x000, 0x000}, /* RESERVE62 */
	{0x000, 0x000}, /* RESERVE63 */
	{0x000, 0x000}, /* RESERVE64 */
	{0x000, 0x000}, /* RESERVE65 */
	{0x000, 0x000}, /* RESERVE66 */
	{0x000, 0x000}, /* RESERVE67 */
	{0x000, 0x000}, /* RESERVE68 */
	{0x000, 0x000}, /* RESERVE69 */
	{0x000, 0x000}, /* RESERVE70 */
	{0x000, 0x000}, /* RESERVE71 */
	{0x000, 0x000}, /* RESERVE72 */
	{0x000, 0x000}, /* RESERVE73 */
	{0x000, 0x000}, /* RESERVE74 */
	{0x000, 0x000}, /* RESERVE75 */
	{0x000, 0x000}, /* RESERVE76 */
	{0x000, 0x000}, /* RESERVE77 */
	{0x000, 0x000}, /* RESERVE78 */
	{0x000, 0x000}, /* RESERVE79 */
	{0x000, 0x000}, /* RESERVE80 */
	{0x000, 0x000}, /* RESERVE81 */
	{0x000, 0x000}, /* RESERVE82 */
	{0x000, 0x000}, /* RESERVE83 */
	{0x000, 0x000}, /* RESERVE84 */
	{0x000, 0x000}, /* RESERVE85 */
	{0x000, 0x000}, /* RESERVE86 */
	{0x000, 0x000}, /* RESERVE87 */
	{0x000, 0x000}, /* RESERVE88 */
	{0x000, 0x000}, /* RESERVE89 */
	{0x000, 0x000}, /* RESERVE90 */
	{0x000, 0x000}, /* RESERVE91 */
	{0x000, 0x000}, /* RESERVE92 */
	{0x000, 0x000}, /* RESERVE93 */
	{0x000, 0x000}, /* RESERVE94 */
	{0x000, 0x000}, /* RESERVE95 */
	{0x000, 0x000}, /* RESERVE96 */
	{0x000, 0x000}, /* RESERVE97 */
	{0x000, 0x000}, /* RESERVE98 */
	{0x000, 0x000}, /* RESERVE99 */
	{0x000, 0x000}, /* RESERVE100 */
	{0x000, 0x000}, /* RESERVE101 */
	{0x000, 0x000}, /* RESERVE102 */
	{0x000, 0x000}, /* RESERVE103 */
	{0x000, 0x000}, /* RESERVE104 */
	{0x000, 0x000}, /* RESERVE105 */
	{0x000, 0x000}, /* RESERVE106 */
	{0x000, 0x000}, /* RESERVE107 */
	{0x000, 0x000}, /* RESERVE108 */
	{0x000, 0x000}, /* RESERVE109 */
	{0x000, 0x000}, /* RESERVE110 */
	{0x000, 0x000}, /* RESERVE111 */
	{0x000, 0x000}, /* RESERVE112 */
	{0x000, 0x000}, /* RESERVE113 */
	IMX25_PINCTRL_PIN_REG(TDO),
	{0x000, 0x000}, /* RESERVE115 */
	{0x000, 0x000}, /* RESERVE116 */
	{0x000, 0x000}, /* RESERVE117 */
	{0x000, 0x000}, /* RESERVE118 */
	{0x000, 0x000}, /* RESERVE119 */
	{0x000, 0x000}, /* RESERVE120 */
	{0x000, 0x000}, /* RESERVE121 */
	{0x000, 0x000}, /* RESERVE122 */
	{0x000, 0x000}, /* RESERVE123 */
	{0x000, 0x000}, /* RESERVE124 */
	{0x000, 0x000}, /* RESERVE125 */

	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DVS_MISC),
	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DSE_FEC),
	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DVS_JTAG),
	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DSE_NFC),
	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DSE_CSI),
	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DSE_WEIM),
	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DSE_DDR),
	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DVS_CRM),
	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DSE_KPP),
	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DSE_SDHC1),
	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DSE_LCD),
	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DSE_UART),
	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DVS_NFC),
	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DVS_CSI),
	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DSE_CSPI1),
	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DDRTYPE),
	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DVS_SDHC1),
	IMX25_PINCTRL_GRP_PIN_REG(CTL_GRP_DVS_LCD),
};

#define PAD_TO_MUX_MODE(pad) ((pad & MUX_MODE_MASK) >> MUX_MODE_SHIFT)
#define PAD_TO_SEL_INPUT_OFS(pad) ((pad & MUX_SEL_INPUT_OFS_MASK) >> MUX_SEL_INPUT_OFS_SHIFT)
#define PAD_TO_SEL_INPUT(pad) ((pad & MUX_SEL_INPUT_MASK) >> MUX_SEL_INPUT_SHIFT)
#define PAD_TO_PAD_CTRL(pad) ((pad & MUX_PAD_CTRL_MASK) >> MUX_PAD_CTRL_SHIFT)

#define IMX25_PINCTRL_PIN(_pin, _func) {				\
	.pin = MX25_PAD_##_pin,						\
	.mux_mode = PAD_TO_MUX_MODE(MX25_PAD_##_pin##__##_func),	\
	.input_reg = PAD_TO_SEL_INPUT_OFS(MX25_PAD_##_pin##__##_func),	\
	.input_val = PAD_TO_SEL_INPUT(MX25_PAD_##_pin##__##_func),	\
	.config = PAD_TO_PAD_CTRL(MX25_PAD_##_pin##__##_func),		\
}

/* UART1_RXD */
unsigned int pin_ids_uart1_rxd[] = {
	MX25_PAD_UART1_RXD,
};

struct imx_pin pins_uart1_rxd__uart1_rxd[] = {
	IMX25_PINCTRL_PIN(UART1_RXD, UART1_RXD),
};

/* UART1_TXD */
unsigned int pin_ids_uart1_txd[] = {
	MX25_PAD_UART1_TXD,
};

struct imx_pin pins_uart1_txd__uart1_txd[] = {
	IMX25_PINCTRL_PIN(UART1_TXD, UART1_TXD),
};

/* UART1_RTS */
unsigned int pin_ids_uart1_rts[] = {
	MX25_PAD_UART1_RTS,
};

struct imx_pin pins_uart1_rts__uart1_rts[] = {
	IMX25_PINCTRL_PIN(UART1_RTS, UART1_RTS),
};

/* UART1_CTS */
unsigned int pin_ids_uart1_cts[] = {
	MX25_PAD_UART1_CTS,
};

struct imx_pin pins_uart1_cts__uart1_cts[] = {
	IMX25_PINCTRL_PIN(UART1_CTS, UART1_CTS),
};

/* UART2_RXD */
unsigned int pin_ids_uart2_rxd[] = {
	MX25_PAD_UART2_RXD,
};

struct imx_pin pins_uart2_rxd__uart2_rxd[] = {
	IMX25_PINCTRL_PIN(UART2_RXD, UART2_RXD),
};

/* UART2_TXD */
unsigned int pin_ids_uart2_txd[] = {
	MX25_PAD_UART2_TXD,
};

struct imx_pin pins_uart2_txd__uart2_txd[] = {
	IMX25_PINCTRL_PIN(UART2_TXD, UART2_TXD),
};

/* UART2_RTS */
unsigned int pin_ids_uart2_rts[] = {
	MX25_PAD_UART2_RTS,
};

struct imx_pin pins_uart2_rts__uart2_rts[] = {
	IMX25_PINCTRL_PIN(UART2_RTS, UART2_RTS),
};

/* UART2_CTS */
unsigned int pin_ids_uart2_cts[] = {
	MX25_PAD_UART2_CTS,
};

struct imx_pin pins_uart2_cts__uart2_cts[] = {
	IMX25_PINCTRL_PIN(UART2_CTS, UART2_CTS),
};

/* KPP_ROW0 */
unsigned int pin_ids_kpp_row0[] = {
	MX25_PAD_KPP_ROW0,
};

struct imx_pin pins_kpp_row0__uart3_rxd[] = {
	IMX25_PINCTRL_PIN(KPP_ROW0, UART3_RXD),
};

/* KPP_ROW1 */
unsigned int pin_ids_kpp_row1[] = {
	MX25_PAD_KPP_ROW1,
};

struct imx_pin pins_kpp_row1__uart3_txd[] = {
	IMX25_PINCTRL_PIN(KPP_ROW1, UART3_TXD),
};

/* KPP_ROW2 */
unsigned int pin_ids_kpp_row2[] = {
	MX25_PAD_KPP_ROW2,
};

struct imx_pin pins_kpp_row2__uart3_rts[] = {
	IMX25_PINCTRL_PIN(KPP_ROW2, UART3_RTS),
};

/* KPP_ROW3 */
unsigned int pin_ids_kpp_row3[] = {
	MX25_PAD_KPP_ROW3,
};

struct imx_pin pins_kpp_row3__uart3_cts[] = {
	IMX25_PINCTRL_PIN(KPP_ROW3, UART3_CTS),
};

/* LD8 */
unsigned int pin_ids_ld8[] = {
	MX25_PAD_LD8,
};

struct imx_pin pins_ld8__uart4_rxd[] = {
	IMX25_PINCTRL_PIN(LD8, UART4_RXD),
};

/* LD9 */
unsigned int pin_ids_ld9[] = {
	MX25_PAD_LD9,
};

struct imx_pin pins_ld9__uart4_txd[] = {
	IMX25_PINCTRL_PIN(LD9, UART4_TXD),
};

/* LD10 */
unsigned int pin_ids_ld10[] = {
	MX25_PAD_LD10,
};

struct imx_pin pins_ld10__uart4_rts[] = {
	IMX25_PINCTRL_PIN(LD10, UART4_RTS),
};

/* LD11 */
unsigned int pin_ids_ld11[] = {
	MX25_PAD_LD11,
};

struct imx_pin pins_ld11__uart4_cts[] = {
	IMX25_PINCTRL_PIN(LD11, UART4_CTS),
};

/* CSI_D2 */
unsigned int pin_ids_csi_d2[] = {
	MX25_PAD_CSI_D2,
};

struct imx_pin pins_csi_d2__uart5_rxd_mux[] = {
	IMX25_PINCTRL_PIN(CSI_D2, UART5_RXD_MUX),
};

/* CSI_D3 */
unsigned int pin_ids_csi_d3[] = {
	MX25_PAD_CSI_D3,
};

struct imx_pin pins_csi_d3__uart5_txd_mux[] = {
	IMX25_PINCTRL_PIN(CSI_D3, UART5_TXD_MUX),
};

/* CSI_D4 */
unsigned int pin_ids_csi_d4[] = {
	MX25_PAD_CSI_D4,
};

struct imx_pin pins_csi_d4__uart5_rts[] = {
	IMX25_PINCTRL_PIN(CSI_D4, UART5_RTS),
};

/* CSI_D5 */
unsigned int pin_ids_csi_d5[] = {
	MX25_PAD_CSI_D5,
};

struct imx_pin pins_csi_d5__uart5_cts[] = {
	IMX25_PINCTRL_PIN(CSI_D5, UART5_CTS),
};

/* I2C1_CLK */
unsigned int pin_ids_i2c1_clk[] = {
	MX25_PAD_I2C1_CLK,
};

struct imx_pin pins_i2c1_clk__i2c1_clk[] = {
	IMX25_PINCTRL_PIN(I2C1_CLK, I2C1_CLK),
};

/* I2C1_DAT */
unsigned int pin_ids_i2c1_dat[] = {
	MX25_PAD_I2C1_DAT,
};

struct imx_pin pins_i2c1_dat__i2c1_dat[] = {
	IMX25_PINCTRL_PIN(I2C1_DAT, I2C1_DAT),
};

/* CSPI1_SS1 */
unsigned int pin_ids_cspi1_ss1[] = {
	MX25_PAD_CSPI1_SS1,
};

struct imx_pin pins_cspi1_ss1__gpio_1_17[] = {
	IMX25_PINCTRL_PIN(CSPI1_SS1, GPIO_1_17),
};

/* CSPI1_SCLK */
unsigned int pin_ids_cspi1_sclk[] = {
	MX25_PAD_CSPI1_SCLK,
};

struct imx_pin pins_cspi1_sclk__gpio_1_18[] = {
	IMX25_PINCTRL_PIN(CSPI1_SCLK, GPIO_1_18),
};

/* KPP_COL1 */
unsigned int pin_ids_kpp_col1[] = {
	MX25_PAD_KPP_COL1,
};

struct imx_pin pins_kpp_col1__gpio_3_2[] = {
	IMX25_PINCTRL_PIN(KPP_COL1, GPIO_3_2),
};

/* KPP_COL0 */
unsigned int pin_ids_kpp_col0[] = {
	MX25_PAD_KPP_COL0,
};

struct imx_pin pins_kpp_col0__gpio_3_1[] = {
	IMX25_PINCTRL_PIN(KPP_COL0, GPIO_3_1),
};

/* NFWP_B */
unsigned int pin_ids_nfwp_b[] = {
	MX25_PAD_NFWP_B,
};

struct imx_pin pins_nfwp_b__gpio_3_30[] = {
	IMX25_PINCTRL_PIN(NFWP_B, GPIO_3_30),
};

/* CSI_D6 */
unsigned int pin_ids_csi_d6[] = {
	MX25_PAD_CSI_D6,
};

struct imx_pin pins_csi_d6__sd2_cmd[] = {
	IMX25_PINCTRL_PIN(CSI_D6, SD2_CMD),
};

/* CSI_D7 */
unsigned int pin_ids_csi_d7[] = {
	MX25_PAD_CSI_D7,
};

struct imx_pin pins_csi_d7__sd2_clk[] = {
	IMX25_PINCTRL_PIN(CSI_D7, SD2_CLK),
};

/* CSI_MCLK */
unsigned int pin_ids_csi_mclk[] = {
	MX25_PAD_CSI_MCLK,
};

struct imx_pin pins_csi_mclk__sd2_data0[] = {
	IMX25_PINCTRL_PIN(CSI_MCLK, SD2_DATA0),
};

/* CSI_VSYNC */
unsigned int pin_ids_csi_vsync[] = {
	MX25_PAD_CSI_VSYNC,
};

struct imx_pin pins_csi_vsync__sd2_data1[] = {
	IMX25_PINCTRL_PIN(CSI_VSYNC, SD2_DATA1),
};

/* CSI_HSYNC */
unsigned int pin_ids_csi_hsync[] = {
	MX25_PAD_CSI_HSYNC,
};

struct imx_pin pins_csi_hsync__sd2_data2[] = {
	IMX25_PINCTRL_PIN(CSI_HSYNC, SD2_DATA2),
};

/* CSI_PIXCLK */
unsigned int pin_ids_csi_pixclk[] = {
	MX25_PAD_CSI_PIXCLK,
};

struct imx_pin pins_csi_pixclk__sd2_data3[] = {
	IMX25_PINCTRL_PIN(CSI_PIXCLK, SD2_DATA3),
};

/* SD1_CMD */
unsigned int pin_ids_sd1_cmd[] = {
	MX25_PAD_SD1_CMD,
};

struct imx_pin pins_sd1_cmd__sd1_cmd[] = {
	IMX25_PINCTRL_PIN(SD1_CMD, SD1_CMD),
};

/* SD1_CLK */
unsigned int pin_ids_sd1_clk[] = {
	MX25_PAD_SD1_CLK,
};

struct imx_pin pins_sd1_clk__sd1_clk[] = {
	IMX25_PINCTRL_PIN(SD1_CLK, SD1_CLK),
};

/* SD1_DATA0 */
unsigned int pin_ids_sd1_data0[] = {
	MX25_PAD_SD1_DATA0,
};

struct imx_pin pins_sd1_data0__sd1_data0[] = {
	IMX25_PINCTRL_PIN(SD1_DATA0, SD1_DATA0),
};

/* SD1_DATA1 */
unsigned int pin_ids_sd1_data1[] = {
	MX25_PAD_SD1_DATA1,
};

struct imx_pin pins_sd1_data1__sd1_data1[] = {
	IMX25_PINCTRL_PIN(SD1_DATA1, SD1_DATA1),
};

/* SD1_DATA2 */
unsigned int pin_ids_sd1_data2[] = {
	MX25_PAD_SD1_DATA2,
};

struct imx_pin pins_sd1_data2__sd1_data2[] = {
	IMX25_PINCTRL_PIN(SD1_DATA2, SD1_DATA2),
};

/* SD1_DATA3 */
unsigned int pin_ids_sd1_data3[] = {
	MX25_PAD_SD1_DATA3,
};

struct imx_pin pins_sd1_data3__sd1_data3[] = {
	IMX25_PINCTRL_PIN(SD1_DATA3, SD1_DATA3),
};

/* CTL_GRP_DSE_CSI */
unsigned int pin_ids_ctl_grp_dse_csi[] = {
	MX25_PAD_GRP_DSE_CSI,
};

#define IMX25_PINCTRL_PIN_GROUP(pin, func) {		\
	.name = __stringify(pin##__##func),		\
	.npins = ARRAY_SIZE(pins_##pin##__##func),	\
	.pin_ids = pin_ids_##pin,			\
	.pins = pins_##pin##__##func,			\
}

static struct imx_pin_group imx25_pinctrl_groups[] = {
	IMX25_PINCTRL_PIN_GROUP(uart1_rxd, uart1_rxd),
	IMX25_PINCTRL_PIN_GROUP(uart1_txd, uart1_txd),
	IMX25_PINCTRL_PIN_GROUP(uart1_rts, uart1_rts),
	IMX25_PINCTRL_PIN_GROUP(uart1_cts, uart1_cts),
	IMX25_PINCTRL_PIN_GROUP(uart2_rxd, uart2_rxd),
	IMX25_PINCTRL_PIN_GROUP(uart2_txd, uart2_txd),
	IMX25_PINCTRL_PIN_GROUP(uart2_rts, uart2_rts),
	IMX25_PINCTRL_PIN_GROUP(uart2_cts, uart2_cts),
	IMX25_PINCTRL_PIN_GROUP(kpp_row0, uart3_rxd),
	IMX25_PINCTRL_PIN_GROUP(kpp_row1, uart3_txd),
	IMX25_PINCTRL_PIN_GROUP(kpp_row2, uart3_rts),
	IMX25_PINCTRL_PIN_GROUP(kpp_row3, uart3_cts),
	IMX25_PINCTRL_PIN_GROUP(ld8, uart4_rxd),
	IMX25_PINCTRL_PIN_GROUP(ld9, uart4_txd),
	IMX25_PINCTRL_PIN_GROUP(ld10, uart4_rts),
	IMX25_PINCTRL_PIN_GROUP(ld11, uart4_cts),
	IMX25_PINCTRL_PIN_GROUP(csi_d2, uart5_rxd_mux),
	IMX25_PINCTRL_PIN_GROUP(csi_d3, uart5_txd_mux),
	IMX25_PINCTRL_PIN_GROUP(csi_d4, uart5_rts),
	IMX25_PINCTRL_PIN_GROUP(csi_d5, uart5_cts),
	IMX25_PINCTRL_PIN_GROUP(kpp_row0, uart3_rxd),
	IMX25_PINCTRL_PIN_GROUP(kpp_row1, uart3_txd),
	IMX25_PINCTRL_PIN_GROUP(kpp_row2, uart3_rts),
	IMX25_PINCTRL_PIN_GROUP(kpp_row3, uart3_cts),
	IMX25_PINCTRL_PIN_GROUP(i2c1_clk, i2c1_clk),
	IMX25_PINCTRL_PIN_GROUP(i2c1_dat, i2c1_dat),
	IMX25_PINCTRL_PIN_GROUP(cspi1_ss1, gpio_1_17),
	IMX25_PINCTRL_PIN_GROUP(cspi1_sclk, gpio_1_18),
	IMX25_PINCTRL_PIN_GROUP(kpp_col1, gpio_3_2),
	IMX25_PINCTRL_PIN_GROUP(kpp_col0, gpio_3_1),
	IMX25_PINCTRL_PIN_GROUP(nfwp_b, gpio_3_30),
	IMX25_PINCTRL_PIN_GROUP(csi_d6, sd2_cmd),
	IMX25_PINCTRL_PIN_GROUP(csi_d7, sd2_clk),
	IMX25_PINCTRL_PIN_GROUP(csi_mclk, sd2_data0),
	IMX25_PINCTRL_PIN_GROUP(csi_vsync, sd2_data1),
	IMX25_PINCTRL_PIN_GROUP(csi_hsync, sd2_data2),
	IMX25_PINCTRL_PIN_GROUP(csi_pixclk, sd2_data3),
	IMX25_PINCTRL_PIN_GROUP(sd1_cmd, sd1_cmd),
	IMX25_PINCTRL_PIN_GROUP(sd1_clk, sd1_clk),
	IMX25_PINCTRL_PIN_GROUP(sd1_data0, sd1_data0),
	IMX25_PINCTRL_PIN_GROUP(sd1_data1, sd1_data1),
	IMX25_PINCTRL_PIN_GROUP(sd1_data2, sd1_data2),
	IMX25_PINCTRL_PIN_GROUP(sd1_data3, sd1_data3),
};

static const char *uart1_groups[] = {
	"uart1_rxd__uart1_rxd",
	"uart1_txd__uart1_txd",
	"uart1_rts__uart1_rts",
	"uart1_cts__uart1_cts",
};

static const char *uart2_groups[] = {
	"uart2_rxd__uart2_rxd",
	"uart2_txd__uart2_txd",
	"uart2_rts__uart2_rts",
	"uart2_cts__uart2_cts",
};

static const char *uart3_groups[] = {
	"kpp_row0__uart3_rxd",
	"kpp_row1__uart3_txd",
	"kpp_row2__uart3_rts",
	"kpp_row3__uart3_cts",
};

static const char *uart4_groups[] = {
	"ld8__uart4_rxd",
	"ld9__uart4_txd",
	"ld10__uart4_rts",
	"ld11__uart4_cts",
};

static const char *uart5_groups[] = {
	"csi_d2__uart5_rxd_mux",
	"csi_d3__uart5_txd_mux",
	"csi_d4__uart5_rts",
	"csi_d5__uart5_cts",
};

static const char *i2c1_groups[] = {
	"i2c1_clk__i2c1_clk",
	"i2c1_dat__i2c1_dat",
};

static const char *gpio1_groups[] = {
	"cspi1_ss1__gpio_1_17",
	"cspi1_sclk__gpio_1_18",
};

static const char *gpio3_groups[] = {
	"kpp_col0__gpio_3_1",
	"kpp_col1__gpio_3_2",
	"nfwp_b__gpio_3_30",
};

static const char *esdhc1_groups[] = {
	"sd1_cmd__sd1_cmd",
	"sd1_clk__sd1_clk",
	"sd1_data0__sd1_data0",
	"sd1_data1__sd1_data1",
	"sd1_data2__sd1_data2",
	"sd1_data3__sd1_data3",
};

static const char *esdhc2_groups[] = {
	"csi_d6__sd2_cmd",
	"csi_d7__sd2_clk",
	"csi_mclk__sd2_data0",
	"csi_vsync__sd2_data1",
	"csi_hsync__sd2_data2",
	"csi_pixclk__sd2_data3",
};

#define IMX25_PINCTRL_PMX_FUNC(func) {			\
	.name = __stringify(func),			\
	.groups = func##_groups,			\
	.num_groups = ARRAY_SIZE(func##_groups),	\
}

static struct imx_pmx_func imx25_pinctrl_functions[] = {
	IMX25_PINCTRL_PMX_FUNC(uart1),
	IMX25_PINCTRL_PMX_FUNC(uart2),
	IMX25_PINCTRL_PMX_FUNC(uart3),
	IMX25_PINCTRL_PMX_FUNC(uart4),
	IMX25_PINCTRL_PMX_FUNC(uart5),
	IMX25_PINCTRL_PMX_FUNC(i2c1),
	IMX25_PINCTRL_PMX_FUNC(gpio1),
	IMX25_PINCTRL_PMX_FUNC(gpio3),
	IMX25_PINCTRL_PMX_FUNC(esdhc1),
	IMX25_PINCTRL_PMX_FUNC(esdhc2),
};

static struct imx_pinctrl_soc_info imx25_pinctrl_info = {
	.pins = imx25_pinctrl_pads,
	.npins = ARRAY_SIZE(imx25_pinctrl_pads),
	.pin_regs = imx25_pinctrl_regs,
	.groups = imx25_pinctrl_groups,
	.ngroups = ARRAY_SIZE(imx25_pinctrl_groups),
	.functions = imx25_pinctrl_functions,
	.nfunctions = ARRAY_SIZE(imx25_pinctrl_functions),
};

static struct of_device_id imx25_pinctrl_of_match[] = {
	{ .compatible = "fsl,imx25-iomuxc", },
	{ /* sentinel */ }
};

static int imx25_pinctrl_probe(struct platform_device *pdev)
{
	return imx_pinctrl_probe(pdev, &imx25_pinctrl_info);
}

static struct platform_driver imx25_pinctrl_driver = {
	.driver = {
		.name = "imx25-pinctrl",
		.owner = THIS_MODULE,
		.of_match_table = of_match_ptr(imx25_pinctrl_of_match),
	},
	.probe = imx25_pinctrl_probe,
	.remove = imx_pinctrl_remove,
};

static int __init imx25_pinctrl_init(void)
{
	return platform_driver_register(&imx25_pinctrl_driver);
}
arch_initcall(imx25_pinctrl_init);

static void __exit imx25_pinctrl_exit(void)
{
	platform_driver_unregister(&imx25_pinctrl_driver);
}
module_exit(imx25_pinctrl_exit);
MODULE_AUTHOR("Denis Carikli <denis@eukrea.com>");
MODULE_DESCRIPTION("Freescale IMX25 pinctrl driver");
MODULE_LICENSE("GPL v2");
