Fitter report for Sdram_Tx_Rx
Tue Apr 24 18:55:25 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Other Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Tue Apr 24 18:55:25 2018       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; Sdram_Tx_Rx                                 ;
; Top-level Entity Name              ; Sdram_Tx_Rx_Top                             ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10E22C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 492 / 10,320 ( 5 % )                        ;
;     Total combinational functions  ; 475 / 10,320 ( 5 % )                        ;
;     Dedicated logic registers      ; 309 / 10,320 ( 3 % )                        ;
; Total registers                    ; 309                                         ;
; Total pins                         ; 40 / 92 ( 43 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 256 / 423,936 ( < 1 % )                     ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10E22C8                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  33.3%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; I/O Assignment Warnings                               ;
+----------------+--------------------------------------+
; Pin Name       ; Reason                               ;
+----------------+--------------------------------------+
; rs232_tx       ; Missing drive strength and slew rate ;
; sdram_clk      ; Missing drive strength and slew rate ;
; sdram_cke      ; Missing drive strength and slew rate ;
; sdram_cs_n     ; Missing drive strength and slew rate ;
; sdram_ras_n    ; Missing drive strength and slew rate ;
; sdram_cas_n    ; Missing drive strength and slew rate ;
; sdram_we_n     ; Missing drive strength and slew rate ;
; sdram_bank[0]  ; Missing drive strength and slew rate ;
; sdram_bank[1]  ; Missing drive strength and slew rate ;
; sdram_addr[0]  ; Missing drive strength and slew rate ;
; sdram_addr[1]  ; Missing drive strength and slew rate ;
; sdram_addr[2]  ; Missing drive strength and slew rate ;
; sdram_addr[3]  ; Missing drive strength and slew rate ;
; sdram_addr[4]  ; Missing drive strength and slew rate ;
; sdram_addr[5]  ; Missing drive strength and slew rate ;
; sdram_addr[6]  ; Missing drive strength and slew rate ;
; sdram_addr[7]  ; Missing drive strength and slew rate ;
; sdram_addr[8]  ; Missing drive strength and slew rate ;
; sdram_addr[9]  ; Missing drive strength and slew rate ;
; sdram_addr[10] ; Missing drive strength and slew rate ;
; sdram_addr[11] ; Missing drive strength and slew rate ;
; sdram_data[0]  ; Missing drive strength and slew rate ;
; sdram_data[1]  ; Missing drive strength and slew rate ;
; sdram_data[2]  ; Missing drive strength and slew rate ;
; sdram_data[3]  ; Missing drive strength and slew rate ;
; sdram_data[4]  ; Missing drive strength and slew rate ;
; sdram_data[5]  ; Missing drive strength and slew rate ;
; sdram_data[6]  ; Missing drive strength and slew rate ;
; sdram_data[7]  ; Missing drive strength and slew rate ;
; sdram_data[8]  ; Missing drive strength and slew rate ;
; sdram_data[9]  ; Missing drive strength and slew rate ;
; sdram_data[10] ; Missing drive strength and slew rate ;
; sdram_data[11] ; Missing drive strength and slew rate ;
; sdram_data[12] ; Missing drive strength and slew rate ;
; sdram_data[13] ; Missing drive strength and slew rate ;
; sdram_data[14] ; Missing drive strength and slew rate ;
; sdram_data[15] ; Missing drive strength and slew rate ;
+----------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                          ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                      ; Destination Port ; Destination Port Name ;
+-----------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Uart_Byte_Tx:Uart_Byte_Tx_inst|r_data_byte[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|q_b[0] ; PORTBDATAOUT     ;                       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|r_data_byte[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|q_b[1] ; PORTBDATAOUT     ;                       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|r_data_byte[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|q_b[2] ; PORTBDATAOUT     ;                       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|r_data_byte[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|q_b[3] ; PORTBDATAOUT     ;                       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|r_data_byte[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|q_b[4] ; PORTBDATAOUT     ;                       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|r_data_byte[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|q_b[5] ; PORTBDATAOUT     ;                       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|r_data_byte[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|q_b[6] ; PORTBDATAOUT     ;                       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|r_data_byte[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|q_b[7] ; PORTBDATAOUT     ;                       ;
+-----------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 919 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 919 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 907     ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 12      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Dev/output_files/Sdram_Tx_Rx.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 492 / 10,320 ( 5 % )     ;
;     -- Combinational with no register       ; 183                      ;
;     -- Register only                        ; 17                       ;
;     -- Combinational with a register        ; 292                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 215                      ;
;     -- 3 input functions                    ; 69                       ;
;     -- <=2 input functions                  ; 191                      ;
;     -- Register only                        ; 17                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 355                      ;
;     -- arithmetic mode                      ; 120                      ;
;                                             ;                          ;
; Total registers*                            ; 309 / 10,732 ( 3 % )     ;
;     -- Dedicated logic registers            ; 309 / 10,320 ( 3 % )     ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 45 / 645 ( 7 % )         ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 40 / 92 ( 43 % )         ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; Global signals                              ; 4                        ;
; M9Ks                                        ; 2 / 46 ( 4 % )           ;
; Total block memory bits                     ; 256 / 423,936 ( < 1 % )  ;
; Total block memory implementation bits      ; 18,432 / 423,936 ( 4 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )           ;
; PLLs                                        ; 1 / 2 ( 50 % )           ;
; Global clocks                               ; 4 / 10 ( 40 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%             ;
; Peak interconnect usage (total/H/V)         ; 3% / 2% / 3%             ;
; Maximum fan-out                             ; 314                      ;
; Highest non-global fan-out                  ; 28                       ;
; Total fan-out                               ; 2692                     ;
; Average fan-out                             ; 2.96                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 492 / 10320 ( 5 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 183                 ; 0                              ;
;     -- Register only                        ; 17                  ; 0                              ;
;     -- Combinational with a register        ; 292                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 215                 ; 0                              ;
;     -- 3 input functions                    ; 69                  ; 0                              ;
;     -- <=2 input functions                  ; 191                 ; 0                              ;
;     -- Register only                        ; 17                  ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 355                 ; 0                              ;
;     -- arithmetic mode                      ; 120                 ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 309                 ; 0                              ;
;     -- Dedicated logic registers            ; 309 / 10320 ( 3 % ) ; 0 / 10320 ( 0 % )              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 45 / 645 ( 7 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 40                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )      ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 256                 ; 0                              ;
; Total RAM block bits                        ; 18432               ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )       ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 2 / 46 ( 4 % )      ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 3 / 12 ( 25 % )     ; 1 / 12 ( 8 % )                 ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 330                 ; 1                              ;
;     -- Registered Input Connections         ; 311                 ; 0                              ;
;     -- Output Connections                   ; 17                  ; 314                            ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 2691                ; 322                            ;
;     -- Registered Connections               ; 1340                ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 32                  ; 315                            ;
;     -- hard_block:auto_generated_inst       ; 315                 ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 3                   ; 1                              ;
;     -- Output Ports                         ; 21                  ; 1                              ;
;     -- Bidir Ports                          ; 16                  ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                    ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; clk_24M  ; 89    ; 5        ; 34           ; 12           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rs232_rx ; 115   ; 7        ; 28           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rst_n    ; 23    ; 1        ; 0            ; 11           ; 7            ; 300                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; rs232_tx       ; 120   ; 7        ; 23           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[0]  ; 55    ; 4        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[10] ; 58    ; 4        ; 21           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[11] ; 49    ; 3        ; 13           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[1]  ; 54    ; 4        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[2]  ; 53    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[3]  ; 52    ; 3        ; 16           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[4]  ; 38    ; 3        ; 1            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[5]  ; 39    ; 3        ; 1            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[6]  ; 42    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[7]  ; 43    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[8]  ; 44    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[9]  ; 46    ; 3        ; 7            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_bank[0]  ; 60    ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_bank[1]  ; 59    ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cas_n    ; 66    ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cke      ; 50    ; 3        ; 13           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_clk      ; 51    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cs_n     ; 64    ; 4        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ras_n    ; 65    ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_we_n     ; 67    ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------+---------------------+
; sdram_data[0]  ; 75    ; 5        ; 34           ; 3            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[10] ; 80    ; 5        ; 34           ; 7            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000            ; -                   ;
; sdram_data[11] ; 83    ; 5        ; 34           ; 9            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000            ; -                   ;
; sdram_data[12] ; 84    ; 5        ; 34           ; 9            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000            ; -                   ;
; sdram_data[13] ; 85    ; 5        ; 34           ; 9            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000            ; -                   ;
; sdram_data[14] ; 86    ; 5        ; 34           ; 9            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000            ; -                   ;
; sdram_data[15] ; 87    ; 5        ; 34           ; 10           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000            ; -                   ;
; sdram_data[1]  ; 74    ; 5        ; 34           ; 2            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[2]  ; 73    ; 5        ; 34           ; 2            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[3]  ; 72    ; 4        ; 32           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[4]  ; 71    ; 4        ; 32           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[5]  ; 70    ; 4        ; 32           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[6]  ; 69    ; 4        ; 30           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[7]  ; 68    ; 4        ; 30           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[8]  ; 76    ; 5        ; 34           ; 4            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000            ; -                   ;
; sdram_data[9]  ; 77    ; 5        ; 34           ; 4            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000            ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; sdram_data[14]          ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; sdram_data[15]          ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 5 / 11 ( 45 % )   ; 2.5V          ; --           ;
; 2        ; 0 / 8 ( 0 % )     ; 2.5V          ; --           ;
; 3        ; 11 / 11 ( 100 % ) ; 2.5V          ; --           ;
; 4        ; 14 / 14 ( 100 % ) ; 2.5V          ; --           ;
; 5        ; 12 / 13 ( 92 % )  ; 2.5V          ; --           ;
; 6        ; 1 / 10 ( 10 % )   ; 2.5V          ; --           ;
; 7        ; 2 / 13 ( 15 % )   ; 2.5V          ; --           ;
; 8        ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; rst_n                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; sdram_addr[4]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 39       ; 46         ; 3        ; sdram_addr[5]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; sdram_addr[6]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 53         ; 3        ; sdram_addr[7]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 54         ; 3        ; sdram_addr[8]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; sdram_addr[9]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; sdram_addr[11]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 50       ; 69         ; 3        ; sdram_cke                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 51       ; 70         ; 3        ; sdram_clk                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 72         ; 3        ; sdram_addr[3]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 53       ; 73         ; 3        ; sdram_addr[2]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 54       ; 74         ; 4        ; sdram_addr[1]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 55       ; 75         ; 4        ; sdram_addr[0]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; sdram_addr[10]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 83         ; 4        ; sdram_bank[1]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 84         ; 4        ; sdram_bank[0]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; sdram_cs_n                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 90         ; 4        ; sdram_ras_n                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 93         ; 4        ; sdram_cas_n                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 67       ; 94         ; 4        ; sdram_we_n                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 68       ; 96         ; 4        ; sdram_data[7]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 97         ; 4        ; sdram_data[6]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 98         ; 4        ; sdram_data[5]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ; 99         ; 4        ; sdram_data[4]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 72       ; 100        ; 4        ; sdram_data[3]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ; 102        ; 5        ; sdram_data[2]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 74       ; 103        ; 5        ; sdram_data[1]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 104        ; 5        ; sdram_data[0]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 106        ; 5        ; sdram_data[8]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 107        ; 5        ; sdram_data[9]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; sdram_data[10]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; sdram_data[11]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ; 118        ; 5        ; sdram_data[12]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 119        ; 5        ; sdram_data[13]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 120        ; 5        ; sdram_data[14]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 121        ; 5        ; sdram_data[15]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; clk_24M                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ; 158        ; 7        ; rs232_rx                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 164        ; 7        ; rs232_tx                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 121      ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 125      ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 126      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 127      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 128      ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 129      ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 137      ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                     ;
+-------------------------------+---------------------------------------------------------------------------------+
; Name                          ; Clk_PLL:Clk_PLL_inst|altpll:altpll_component|Clk_PLL_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------------------+
; SDC pin name                  ; Clk_PLL_inst|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                          ;
; Compensate clock              ; clock0                                                                          ;
; Compensated input/output pins ; --                                                                              ;
; Switchover type               ; --                                                                              ;
; Input frequency 0             ; 24.0 MHz                                                                        ;
; Input frequency 1             ; --                                                                              ;
; Nominal PFD frequency         ; 24.0 MHz                                                                        ;
; Nominal VCO frequency         ; 599.9 MHz                                                                       ;
; VCO post scale K counter      ; 2                                                                               ;
; VCO frequency control         ; Auto                                                                            ;
; VCO phase shift step          ; 208 ps                                                                          ;
; VCO multiply                  ; --                                                                              ;
; VCO divide                    ; --                                                                              ;
; Freq min lock                 ; 12.0 MHz                                                                        ;
; Freq max lock                 ; 26.01 MHz                                                                       ;
; M VCO Tap                     ; 0                                                                               ;
; M Initial                     ; 1                                                                               ;
; M value                       ; 25                                                                              ;
; N value                       ; 1                                                                               ;
; Charge pump current           ; setting 1                                                                       ;
; Loop filter resistance        ; setting 24                                                                      ;
; Loop filter capacitance       ; setting 0                                                                       ;
; Bandwidth                     ; 450 kHz to 980 kHz                                                              ;
; Bandwidth type                ; Medium                                                                          ;
; Real time reconfigurable      ; Off                                                                             ;
; Scan chain MIF file           ; --                                                                              ;
; Preserve PLL counter order    ; Off                                                                             ;
; PLL location                  ; PLL_2                                                                           ;
; Inclk0 signal                 ; clk_24M                                                                         ;
; Inclk1 signal                 ; --                                                                              ;
; Inclk0 signal type            ; Dedicated Pin                                                                   ;
; Inclk1 signal type            ; --                                                                              ;
+-------------------------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; Name                                                                                        ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                             ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; Clk_PLL:Clk_PLL_inst|altpll:altpll_component|Clk_PLL_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 25   ; 12  ; 50.0 MHz         ; 0 (0 ps)    ; 3.75 (208 ps)    ; 50/50      ; C0      ; 12            ; 6/6 Even   ; --            ; 1       ; 0       ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                             ; Library Name ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Sdram_Tx_Rx_Top                                ; 492 (0)     ; 309 (0)                   ; 0 (0)         ; 256         ; 2    ; 0            ; 0       ; 0         ; 40   ; 0            ; 183 (0)      ; 17 (0)            ; 292 (0)          ; |Sdram_Tx_Rx_Top                                                                                                                                                ;              ;
;    |Clk_PLL:Clk_PLL_inst|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Sdram_Tx_Rx_Top|Clk_PLL:Clk_PLL_inst                                                                                                                           ;              ;
;       |altpll:altpll_component|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Sdram_Tx_Rx_Top|Clk_PLL:Clk_PLL_inst|altpll:altpll_component                                                                                                   ;              ;
;          |Clk_PLL_altpll:auto_generated|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Sdram_Tx_Rx_Top|Clk_PLL:Clk_PLL_inst|altpll:altpll_component|Clk_PLL_altpll:auto_generated                                                                     ;              ;
;    |Cmd_Decode:Cmd_Decode_inst|                 ; 26 (26)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 3 (3)             ; 20 (20)          ; |Sdram_Tx_Rx_Top|Cmd_Decode:Cmd_Decode_inst                                                                                                                     ;              ;
;    |Sdram_Top:Sdram_Top_inst|                   ; 287 (53)    ; 173 (23)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 114 (29)     ; 8 (3)             ; 165 (20)         ; |Sdram_Tx_Rx_Top|Sdram_Top:Sdram_Top_inst                                                                                                                       ;              ;
;       |Sdram_Init:Sdram_Init_inst|              ; 34 (34)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 23 (23)          ; |Sdram_Tx_Rx_Top|Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst                                                                                            ;              ;
;       |Sdram_Read:Sdram_Read_inst|              ; 84 (84)     ; 55 (55)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 4 (4)             ; 52 (52)          ; |Sdram_Tx_Rx_Top|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst                                                                                            ;              ;
;       |Sdram_Refresh:Sdram_Refresh_inst|        ; 40 (40)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 21 (21)          ; |Sdram_Tx_Rx_Top|Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst                                                                                      ;              ;
;       |Sdram_Write:Sdram_Write_inst|            ; 79 (79)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 1 (1)             ; 51 (51)          ; |Sdram_Tx_Rx_Top|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst                                                                                          ;              ;
;    |Uart_Byte_Rx:Uart_Byte_Rx_inst|             ; 106 (106)   ; 67 (67)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 5 (5)             ; 62 (62)          ; |Sdram_Tx_Rx_Top|Uart_Byte_Rx:Uart_Byte_Rx_inst                                                                                                                 ;              ;
;    |Uart_Byte_Tx:Uart_Byte_Tx_inst|             ; 39 (39)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 1 (1)             ; 25 (25)          ; |Sdram_Tx_Rx_Top|Uart_Byte_Tx:Uart_Byte_Tx_inst                                                                                                                 ;              ;
;    |fifo8x16:rfifo8x16_inst|                    ; 21 (0)      ; 14 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 14 (0)           ; |Sdram_Tx_Rx_Top|fifo8x16:rfifo8x16_inst                                                                                                                        ;              ;
;       |scfifo:scfifo_component|                 ; 21 (0)      ; 14 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 14 (0)           ; |Sdram_Tx_Rx_Top|fifo8x16:rfifo8x16_inst|scfifo:scfifo_component                                                                                                ;              ;
;          |scfifo_in21:auto_generated|           ; 21 (0)      ; 14 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 14 (0)           ; |Sdram_Tx_Rx_Top|fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated                                                                     ;              ;
;             |a_dpfifo_pt21:dpfifo|              ; 21 (2)      ; 14 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (2)        ; 0 (0)             ; 14 (0)           ; |Sdram_Tx_Rx_Top|fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo                                                ;              ;
;                |a_fefifo_76e:fifo_state|        ; 11 (7)      ; 6 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 6 (2)            ; |Sdram_Tx_Rx_Top|fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state                        ;              ;
;                   |cntr_5s7:count_usedw|        ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |Sdram_Tx_Rx_Top|fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|cntr_5s7:count_usedw   ;              ;
;                |cntr_vnb:rd_ptr_count|          ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |Sdram_Tx_Rx_Top|fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count                          ;              ;
;                |cntr_vnb:wr_ptr|                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |Sdram_Tx_Rx_Top|fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr                                ;              ;
;                |dpram_qa11:FIFOram|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Sdram_Tx_Rx_Top|fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram                             ;              ;
;                   |altsyncram_i0k1:altsyncram1| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Sdram_Tx_Rx_Top|fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1 ;              ;
;    |fifo8x16:wfifo8x16_inst|                    ; 21 (0)      ; 14 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 14 (0)           ; |Sdram_Tx_Rx_Top|fifo8x16:wfifo8x16_inst                                                                                                                        ;              ;
;       |scfifo:scfifo_component|                 ; 21 (0)      ; 14 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 14 (0)           ; |Sdram_Tx_Rx_Top|fifo8x16:wfifo8x16_inst|scfifo:scfifo_component                                                                                                ;              ;
;          |scfifo_in21:auto_generated|           ; 21 (0)      ; 14 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 14 (0)           ; |Sdram_Tx_Rx_Top|fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated                                                                     ;              ;
;             |a_dpfifo_pt21:dpfifo|              ; 21 (2)      ; 14 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (2)        ; 0 (0)             ; 14 (0)           ; |Sdram_Tx_Rx_Top|fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo                                                ;              ;
;                |a_fefifo_76e:fifo_state|        ; 11 (7)      ; 6 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 6 (2)            ; |Sdram_Tx_Rx_Top|fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state                        ;              ;
;                   |cntr_5s7:count_usedw|        ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |Sdram_Tx_Rx_Top|fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|cntr_5s7:count_usedw   ;              ;
;                |cntr_vnb:rd_ptr_count|          ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |Sdram_Tx_Rx_Top|fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count                          ;              ;
;                |cntr_vnb:wr_ptr|                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |Sdram_Tx_Rx_Top|fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr                                ;              ;
;                |dpram_qa11:FIFOram|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Sdram_Tx_Rx_Top|fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram                             ;              ;
;                   |altsyncram_i0k1:altsyncram1| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Sdram_Tx_Rx_Top|fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1 ;              ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; rs232_tx       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_clk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cke      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cs_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ras_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cas_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_we_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_bank[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_bank[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_data[0]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[1]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[2]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[3]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[4]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[5]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[6]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[7]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[8]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_data[9]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_data[10] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_data[11] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_data[12] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_data[13] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_data[14] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; sdram_data[15] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; rst_n          ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; clk_24M        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; rs232_rx       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; sdram_data[0]                                                                                                                                                      ;                   ;         ;
;      - fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|ram_block2a0 ; 1                 ; 6       ;
; sdram_data[1]                                                                                                                                                      ;                   ;         ;
;      - fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|ram_block2a0 ; 1                 ; 6       ;
; sdram_data[2]                                                                                                                                                      ;                   ;         ;
;      - fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|ram_block2a0 ; 1                 ; 6       ;
; sdram_data[3]                                                                                                                                                      ;                   ;         ;
;      - fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|ram_block2a0 ; 1                 ; 6       ;
; sdram_data[4]                                                                                                                                                      ;                   ;         ;
;      - fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|ram_block2a0 ; 0                 ; 6       ;
; sdram_data[5]                                                                                                                                                      ;                   ;         ;
;      - fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|ram_block2a0 ; 1                 ; 6       ;
; sdram_data[6]                                                                                                                                                      ;                   ;         ;
;      - fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|ram_block2a0 ; 1                 ; 6       ;
; sdram_data[7]                                                                                                                                                      ;                   ;         ;
;      - fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|ram_block2a0 ; 1                 ; 6       ;
; sdram_data[8]                                                                                                                                                      ;                   ;         ;
; sdram_data[9]                                                                                                                                                      ;                   ;         ;
; sdram_data[10]                                                                                                                                                     ;                   ;         ;
; sdram_data[11]                                                                                                                                                     ;                   ;         ;
; sdram_data[12]                                                                                                                                                     ;                   ;         ;
; sdram_data[13]                                                                                                                                                     ;                   ;         ;
; sdram_data[14]                                                                                                                                                     ;                   ;         ;
; sdram_data[15]                                                                                                                                                     ;                   ;         ;
; rst_n                                                                                                                                                              ;                   ;         ;
; clk_24M                                                                                                                                                            ;                   ;         ;
; rs232_rx                                                                                                                                                           ;                   ;         ;
;      - Uart_Byte_Rx:Uart_Byte_Rx_inst|s0_rs232_rx                                                                                                                  ; 1                 ; 6       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Clk_PLL:Clk_PLL_inst|altpll:altpll_component|Clk_PLL_altpll:auto_generated|wire_pll1_clk[0]                                 ; PLL_2              ; 312     ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; Cmd_Decode:Cmd_Decode_inst|always1~0                                                                                        ; LCCOMB_X13_Y19_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Cmd_Decode:Cmd_Decode_inst|rec_num[3]~10                                                                                    ; LCCOMB_X13_Y19_N16 ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|Equal0~4                                                                ; LCCOMB_X8_Y19_N30  ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5]~9                                                            ; LCCOMB_X9_Y18_N14  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector19~0                                                            ; LCCOMB_X12_Y16_N0  ; 5       ; Latch enable               ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684                                                    ; LCCOMB_X11_Y16_N6  ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end                                                                 ; FF_X10_Y16_N31     ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector20~0                                                          ; LCCOMB_X9_Y19_N28  ; 5       ; Latch enable               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677                                                  ; LCCOMB_X9_Y19_N14  ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end                                                               ; FF_X11_Y19_N21     ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Top:Sdram_Top_inst|pre_state.10000                                                                                    ; FF_X11_Y14_N15     ; 20      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Equal0~5                                                                                     ; LCCOMB_X17_Y16_N20 ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Equal2~2                                                                                     ; LCCOMB_X17_Y15_N16 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[2]~1                                                                               ; LCCOMB_X17_Y15_N14 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[1]~14                                                                                ; LCCOMB_X17_Y15_N0  ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[6]                                                                                   ; FF_X17_Y16_N17     ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][2]~3                                                                          ; LCCOMB_X16_Y15_N24 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][2]~6                                                                          ; LCCOMB_X16_Y16_N0  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][2]~7                                                                          ; LCCOMB_X16_Y16_N24 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]~10                                                                         ; LCCOMB_X16_Y15_N14 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]~12                                                                         ; LCCOMB_X16_Y15_N30 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]~14                                                                         ; LCCOMB_X16_Y15_N18 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]~16                                                                         ; LCCOMB_X16_Y15_N22 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][2]~18                                                                         ; LCCOMB_X16_Y15_N26 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|uart_state                                                                                   ; FF_X17_Y16_N3      ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|Equal0~5                                                                                     ; LCCOMB_X21_Y10_N12 ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|bps_cnt[0]~12                                                                                ; LCCOMB_X26_Y6_N30  ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|send_en                                                                                      ; FF_X26_Y6_N29      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|uart_state                                                                                   ; FF_X26_Y6_N27      ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; clk_24M                                                                                                                     ; PIN_89             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|_~0 ; LCCOMB_X26_Y5_N4   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|valid_rreq                  ; LCCOMB_X26_Y5_N30  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|valid_wreq                  ; LCCOMB_X26_Y5_N20  ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|_~0 ; LCCOMB_X13_Y16_N16 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|valid_rreq                  ; LCCOMB_X13_Y16_N18 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|valid_wreq                  ; LCCOMB_X13_Y16_N30 ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; rst_n                                                                                                                       ; PIN_23             ; 280     ; Async. clear               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                        ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Clk_PLL:Clk_PLL_inst|altpll:altpll_component|Clk_PLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_2             ; 312     ; 22                                   ; Global Clock         ; GCLK8            ; --                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector19~0                            ; LCCOMB_X12_Y16_N0 ; 5       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector20~0                          ; LCCOMB_X9_Y19_N28 ; 5       ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; rst_n                                                                                       ; PIN_23            ; 280     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
+---------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                 ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Uart_Byte_Rx:Uart_Byte_Rx_inst|s1_rs232_rx                                                                                                                           ; 28      ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[6]                                                                                                                            ; 22      ;
; rst_n~input                                                                                                                                                          ; 20      ;
; Sdram_Top:Sdram_Top_inst|pre_state.10000                                                                                                                             ; 20      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|Equal0~4                                                                                                         ; 19      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|LessThan0~1                                                                                                      ; 19      ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|uart_state                                                                                                                            ; 18      ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|uart_state                                                                                                                            ; 18      ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Equal0~5                                                                                                                              ; 17      ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|Equal0~5                                                                                                                              ; 17      ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[5]                                                                                                                            ; 16      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Equal0~4                                                                                                   ; 15      ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[4]                                                                                                                            ; 15      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673                                                                                             ; 14      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end                                                                                                        ; 14      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end                                                                                                          ; 14      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_666                                                                                           ; 13      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector6~0                                                                                                    ; 13      ;
; Cmd_Decode:Cmd_Decode_inst|wfifo_wr_en                                                                                                                               ; 12      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector5~1                                                                                                      ; 12      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq                                                                                                     ; 12      ;
; Sdram_Top:Sdram_Top_inst|next_state.10000~1                                                                                                                          ; 12      ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[7]                                                                                                                            ; 11      ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Equal2~2                                                                                                                              ; 10      ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|valid_wreq                                                           ; 9       ;
; Sdram_Top:Sdram_Top_inst|next_state.00001~0                                                                                                                          ; 9       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                            ; 9       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[2]                                                                                                                            ; 9       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684                                                                                             ; 8       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[1]~14                                                                                                                         ; 8       ;
; Cmd_Decode:Cmd_Decode_inst|always1~0                                                                                                                                 ; 8       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|rx_done                                                                                                                               ; 8       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Equal3~2                                                                                                         ; 8       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Equal4~2                                                                                                       ; 8       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|valid_wreq                                                           ; 8       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr[11]~3                                                                                                                            ; 8       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_655                                                                                           ; 7       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662                                                                                             ; 7       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Equal3~0                                                                                                         ; 7       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Equal4~0                                                                                                       ; 7       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                                                   ; 7       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                                                   ; 7       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                                                     ; 7       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                                                     ; 7       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                   ; 7       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                     ; 7       ;
; Sdram_Top:Sdram_Top_inst|wr_en                                                                                                                                       ; 7       ;
; Sdram_Top:Sdram_Top_inst|ref_en                                                                                                                                      ; 7       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|bps_cnt[1]                                                                                                                            ; 7       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677                                                                                           ; 6       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_clk                                                                                                                               ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end                                                                                                         ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101                                                                                                ; 6       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                  ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]                                                                                                   ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                     ; 6       ;
; Sdram_Top:Sdram_Top_inst|rd_en                                                                                                                                       ; 6       ;
; Sdram_Top:Sdram_Top_inst|next_state.10000~0                                                                                                                          ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[0]                                                                                                 ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[1]                                                                                                 ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[2]                                                                                                 ; 6       ;
; Sdram_Top:Sdram_Top_inst|pre_state.00010                                                                                                                             ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[0]                                                                                                       ; 6       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[1]                                                                                                                            ; 6       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[0]                                                                                                                            ; 6       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][2]~2                                                                                                                   ; 5       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]~1                                                                                                                   ; 5       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|valid_rreq                                                           ; 5       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end                                                                                                           ; 5       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|valid_rreq                                                           ; 5       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                                                       ; 5       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5]~9                                                                                                     ; 5       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                                                     ; 5       ;
; Sdram_Top:Sdram_Top_inst|next_state.10000~2                                                                                                                          ; 5       ;
; Cmd_Decode:Cmd_Decode_inst|rec_num[2]                                                                                                                                ; 5       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                                                     ; 5       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5]                                                                                                       ; 5       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1]                                                                                                       ; 5       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[4]                                                                                                       ; 5       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[3]                                                                                                       ; 5       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[2]                                                                                                       ; 5       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|bps_cnt[0]                                                                                                                            ; 5       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[0]                                                                                                                          ; 4       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|_~0                                          ; 4       ;
; Cmd_Decode:Cmd_Decode_inst|rec_num[3]~10                                                                                                                             ; 4       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|_~0                                          ; 4       ;
; Cmd_Decode:Cmd_Decode_inst|always3~0                                                                                                                                 ; 4       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                  ; 4       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_full                                       ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111                                                                                                ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag                                                                                                        ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111                                                                                                  ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag                                                                                                          ; 4       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|rfifo_rd_en                                                                                                                           ; 4       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_full                                       ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rfifo_wr_en_r[3]                                                                                                 ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[5]                                                                                                       ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[5]                                                                                                     ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[4]                                                                                                       ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[4]                                                                                                     ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[3]                                                                                                       ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[3]                                                                                                     ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[2]                                                                                                       ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[2]                                                                                                     ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[1]                                                                                                       ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[1]                                                                                                     ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[0]                                                                                                       ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[0]                                                                                                     ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[0]                                                                                                      ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]                                                                                                    ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010                                                                                                ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_flag                                                                                                   ; 4       ;
; Sdram_Top:Sdram_Top_inst|next_state.00010~3                                                                                                                          ; 4       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|send_en                                                                                                                               ; 4       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|bps_cnt[0]~12                                                                                                                         ; 4       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr~7                                                                                                                                ; 4       ;
; Sdram_Top:Sdram_Top_inst|next_state.00100~0                                                                                                                          ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end_flag                                                                                                    ; 4       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr[11]~0                                                                                                                            ; 4       ;
; Sdram_Top:Sdram_Top_inst|Selector1~0                                                                                                                                 ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                                                       ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]                                                                                                     ; 4       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|bps_cnt[2]                                                                                                                            ; 4       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|bps_cnt[3]                                                                                                                            ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706                                                                                             ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[2]~1                                                                                                                        ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][2]~18                                                                                                                  ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][0]                                                                                                                     ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]~16                                                                                                                  ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]~14                                                                                                                  ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]~12                                                                                                                  ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]~10                                                                                                                  ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]~9                                                                                                                   ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]~8                                                                                                                   ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][2]~7                                                                                                                   ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][0]                                                                                                                     ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][2]~6                                                                                                                   ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][0]                                                                                                                     ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[1]                                                                                                                          ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][2]~3                                                                                                                   ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][0]                                                                                                                     ; 3       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|cntr_5s7:count_usedw|counter_reg_bit[0]      ; 3       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|cntr_5s7:count_usedw|counter_reg_bit[1]      ; 3       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|cntr_5s7:count_usedw|counter_reg_bit[2]      ; 3       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|cntr_5s7:count_usedw|counter_reg_bit[3]      ; 3       ;
; Cmd_Decode:Cmd_Decode_inst|Equal1~2                                                                                                                                  ; 3       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|cntr_5s7:count_usedw|counter_reg_bit[0]      ; 3       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|cntr_5s7:count_usedw|counter_reg_bit[1]      ; 3       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|cntr_5s7:count_usedw|counter_reg_bit[2]      ; 3       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|cntr_5s7:count_usedw|counter_reg_bit[3]      ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[7]                                                                                                                          ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[6]                                                                                                                          ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[5]                                                                                                                          ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[4]                                                                                                                          ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[3]                                                                                                                          ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[2]                                                                                                                          ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[1]                                                                                                                          ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[0]                                                                                                                          ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[1]                                                                                                ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[0]                                                                                                ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[4]                                                                                                ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[2]                                                                                                ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[3]                                                                                                ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[5]                                                                                                ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[8]                                                                                                ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[6]                                                                                                ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[7]                                                                                                ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[9]                                                                                                ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[10]                                                                                               ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[11]                                                                                               ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[12]                                                                                               ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[13]                                                                                               ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110                                                                                                  ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_DR[1]                                                                                                                             ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011                                                                                                  ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[0]                                                                                                     ; 3       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|tx_done                                                                                                                               ; 3       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr~6                                                                                                                                ; 3       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr[11]~2                                                                                                                            ; 3       ;
; Sdram_Top:Sdram_Top_inst|next_state.01000~1                                                                                                                          ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end_flag                                                                                                      ; 3       ;
; Sdram_Top:Sdram_Top_inst|pre_state.01000                                                                                                                             ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|LessThan0~0                                                                                                ; 3       ;
; Sdram_Top:Sdram_Top_inst|pre_state.00100                                                                                                                             ; 3       ;
; Sdram_Top:Sdram_Top_inst|pre_state.00001                                                                                                                             ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                     ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                     ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                     ; 3       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                     ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[11]                                                                                                     ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[11]                                                                                                   ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[10]                                                                                                     ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[10]                                                                                                   ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[9]                                                                                                      ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[9]                                                                                                    ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[8]                                                                                                      ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[8]                                                                                                    ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[7]                                                                                                      ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[7]                                                                                                    ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[6]                                                                                                      ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[6]                                                                                                    ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[5]                                                                                                      ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[5]                                                                                                    ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[4]                                                                                                      ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[4]                                                                                                    ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[3]                                                                                                      ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[3]                                                                                                    ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[2]                                                                                                      ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[2]                                                                                                    ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[1]                                                                                                      ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[1]                                                                                                    ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]                                                                                                       ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]                                                                                                     ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699                                                                                           ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695                                                                                             ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_688                                                                                           ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|tmp0_rs232_rx                                                                                                                         ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][1]                                                                                                                     ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]~13                                                                                                                  ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][1]                                                                                                                     ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][2]~5                                                                                                                   ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][1]                                                                                                                     ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[2]                                                                                                                          ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][1]                                                                                                                     ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][2]                                                                                                                     ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][2]                                                                                                                     ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][2]                                                                                                                     ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Equal2~1                                                                                                                              ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][2]                                                                                                                     ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|always1~2                                                                                                      ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001                                                                                                ; 2       ;
; Cmd_Decode:Cmd_Decode_inst|wr_trig                                                                                                                                   ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|always7~3                                                                                                      ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|always7~3                                                                                                        ; 2       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                             ; 2       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                             ; 2       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                             ; 2       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                             ; 2       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                                   ; 2       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                                   ; 2       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                                   ; 2       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                                   ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end                                                                                                        ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100                                                                                                ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|always1~0                                                                                                      ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001                                                                                                  ; 2       ;
; Cmd_Decode:Cmd_Decode_inst|rd_trig                                                                                                                                   ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|always1~2                                                                                                        ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|always1~1                                                                                                        ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|always1~0                                                                                                        ; 2       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                             ; 2       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                             ; 2       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                             ; 2       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                             ; 2       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                                   ; 2       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                                   ; 2       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                                   ; 2       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                                   ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd~0                                                                                                       ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt~0                                                                                                      ; 2       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|Equal1~0                                                                                                                              ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|sdram_cmd[0]                                                                                                     ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|sdram_cmd[1]                                                                                                     ; 2       ;
; Sdram_Top:Sdram_Top_inst|sdram_cmd[1]~1                                                                                                                              ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|sdram_cmd[2]                                                                                                     ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|sdram_cmd[2]                                                                                               ; 2       ;
; Sdram_Top:Sdram_Top_inst|sdram_cmd[1]~0                                                                                                                              ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[15]                                                                                                                           ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[10]                                                                                                                           ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[9]                                                                                                                            ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[14]                                                                                                                           ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[13]                                                                                                                           ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[12]                                                                                                                           ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[11]                                                                                                                           ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[8]                                                                                                                            ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[7]                                                                                                                            ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[6]                                                                                                                            ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[5]                                                                                                                            ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[2]                                                                                                                            ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[0]                                                                                                                            ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[4]                                                                                                                            ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[3]                                                                                                                            ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[1]                                                                                                                            ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                     ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                     ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                     ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                     ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                     ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                     ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                     ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                     ; 2       ;
; Cmd_Decode:Cmd_Decode_inst|rec_num[3]                                                                                                                                ; 2       ;
; Cmd_Decode:Cmd_Decode_inst|rec_num[1]                                                                                                                                ; 2       ;
; Cmd_Decode:Cmd_Decode_inst|rec_num[0]                                                                                                                                ; 2       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[15]                                                                                                                           ; 2       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[14]                                                                                                                           ; 2       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[13]                                                                                                                           ; 2       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[12]                                                                                                                           ; 2       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[11]                                                                                                                           ; 2       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[10]                                                                                                                           ; 2       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[9]                                                                                                                            ; 2       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[6]                                                                                                                            ; 2       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[3]                                                                                                                            ; 2       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[2]                                                                                                                            ; 2       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[1]                                                                                                                            ; 2       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[0]                                                                                                                            ; 2       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[8]                                                                                                                            ; 2       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[7]                                                                                                                            ; 2       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[5]                                                                                                                            ; 2       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[4]                                                                                                                            ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]                                                                                                       ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[12]                                                                                                    ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[13]                                                                                                    ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[11]                                                                                                    ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[10]                                                                                                    ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[9]                                                                                                     ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[8]                                                                                                     ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[7]                                                                                                     ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[6]                                                                                                     ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[5]                                                                                                     ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[4]                                                                                                     ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[3]                                                                                                     ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[2]                                                                                                     ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[1]                                                                                                     ; 2       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_DR[1]~feeder                                                                                                                      ; 1       ;
; rs232_rx~input                                                                                                                                                       ; 1       ;
; clk_24M~input                                                                                                                                                        ; 1       ;
; sdram_data[7]~input                                                                                                                                                  ; 1       ;
; sdram_data[6]~input                                                                                                                                                  ; 1       ;
; sdram_data[5]~input                                                                                                                                                  ; 1       ;
; sdram_data[4]~input                                                                                                                                                  ; 1       ;
; sdram_data[3]~input                                                                                                                                                  ; 1       ;
; sdram_data[2]~input                                                                                                                                                  ; 1       ;
; sdram_data[1]~input                                                                                                                                                  ; 1       ;
; sdram_data[0]~input                                                                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001~0                                                                                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001~0                                                                                                ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector3~1                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector3~0                                                                                                    ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Selector24~2                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end~2                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end~2                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector15~2                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector14~2                                                                                                     ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|uart_state~0                                                                                                                          ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|tmp1_rs232_rx                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Selector2~0                                                                                                                           ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Selector1~0                                                                                                                           ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Add9~2                                                                                                                                ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Add9~1                                                                                                                                ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Add8~2                                                                                                                                ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Add8~1                                                                                                                                ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Add7~2                                                                                                                                ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Add7~1                                                                                                                                ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Add6~2                                                                                                                                ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Add6~1                                                                                                                                ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Selector17~0                                                                                                                          ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Selector16~0                                                                                                                          ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Selector20~0                                                                                                                          ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Selector19~0                                                                                                                          ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Selector26~0                                                                                                                          ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Selector25~1                                                                                                                          ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[2]~0                                                                                                                        ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Selector25~0                                                                                                                          ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Add2~0                                                                                                                                ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Equal0~4                                                                                                                              ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Equal0~3                                                                                                                              ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Equal0~2                                                                                                                              ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Equal0~1                                                                                                                              ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Equal0~0                                                                                                                              ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Selector23~0                                                                                                                          ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|s0_rs232_rx                                                                                                                           ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Selector22~0                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector0~1                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector0~0                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rfifo_wr_en_r[0]                                                                                                 ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][2]~17                                                                                                                  ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Selector0~0                                                                                                                           ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Add10~0                                                                                                                               ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]~15                                                                                                                  ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Add9~0                                                                                                                                ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Add8~0                                                                                                                                ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]~11                                                                                                                  ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Add7~0                                                                                                                                ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Add6~0                                                                                                                                ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Selector15~0                                                                                                                          ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Add5~0                                                                                                                                ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][2]~4                                                                                                                   ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Selector18~0                                                                                                                          ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Add4~0                                                                                                                                ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|always2~2                                                                                                                             ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|always2~1                                                                                                                             ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|always2~0                                                                                                                             ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][2]~0                                                                                                                   ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Selector21~0                                                                                                                          ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Add3~0                                                                                                                                ; 1       ;
; Cmd_Decode:Cmd_Decode_inst|always3~1                                                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rfifo_wr_en_r[1]                                                                                                 ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|Equal2~0                                                                                                                              ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty~2                                ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty~1                                ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty~0                                ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_full~2                                     ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_full~1                                     ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_full~0                                     ; 1       ;
; Cmd_Decode:Cmd_Decode_inst|wfifo_wr_en~0                                                                                                                             ; 1       ;
; Cmd_Decode:Cmd_Decode_inst|Equal1~1                                                                                                                                  ; 1       ;
; Cmd_Decode:Cmd_Decode_inst|wr_cmd[1]                                                                                                                                 ; 1       ;
; Cmd_Decode:Cmd_Decode_inst|wr_cmd[3]                                                                                                                                 ; 1       ;
; Cmd_Decode:Cmd_Decode_inst|wr_cmd[0]                                                                                                                                 ; 1       ;
; Cmd_Decode:Cmd_Decode_inst|wr_cmd[2]                                                                                                                                 ; 1       ;
; Cmd_Decode:Cmd_Decode_inst|Equal1~0                                                                                                                                  ; 1       ;
; Cmd_Decode:Cmd_Decode_inst|wr_cmd[5]                                                                                                                                 ; 1       ;
; Cmd_Decode:Cmd_Decode_inst|wr_cmd[7]                                                                                                                                 ; 1       ;
; Cmd_Decode:Cmd_Decode_inst|wr_cmd[4]                                                                                                                                 ; 1       ;
; Cmd_Decode:Cmd_Decode_inst|wr_cmd[6]                                                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector1~1                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector1~0                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector1~1                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector1~0                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[1]~13                                                                                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[0]~12                                                                                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[4]~11                                                                                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[2]~10                                                                                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[3]~9                                                                                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[5]~8                                                                                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[8]~7                                                                                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[6]~6                                                                                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[7]~5                                                                                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[9]~4                                                                                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[10]~3                                                                                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[11]~2                                                                                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[12]~1                                                                                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[13]~0                                                                                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Equal3~0                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag~0                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|always7~2                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|always7~1                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|always7~0                                                                                                      ; 1       ;
; Cmd_Decode:Cmd_Decode_inst|always4~2                                                                                                                                 ; 1       ;
; Cmd_Decode:Cmd_Decode_inst|always4~1                                                                                                                                 ; 1       ;
; Cmd_Decode:Cmd_Decode_inst|always4~0                                                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag~0                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|always7~2                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|always7~1                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|always7~0                                                                                                        ; 1       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty~2                                ; 1       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty~1                                ; 1       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty~0                                ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|always0~0                                                                                                                             ; 1       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_full~2                                     ; 1       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_full~1                                     ; 1       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|b_full~0                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rfifo_wr_en_r[2]                                                                                                 ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|uart_state~0                                                                                                                          ; 1       ;
; Cmd_Decode:Cmd_Decode_inst|wfifo_data[7]~7                                                                                                                           ; 1       ;
; Cmd_Decode:Cmd_Decode_inst|wfifo_data[6]~6                                                                                                                           ; 1       ;
; Cmd_Decode:Cmd_Decode_inst|wfifo_data[5]~5                                                                                                                           ; 1       ;
; Cmd_Decode:Cmd_Decode_inst|wfifo_data[4]~4                                                                                                                           ; 1       ;
; Cmd_Decode:Cmd_Decode_inst|wfifo_data[3]~3                                                                                                                           ; 1       ;
; Cmd_Decode:Cmd_Decode_inst|wfifo_data[2]~2                                                                                                                           ; 1       ;
; Cmd_Decode:Cmd_Decode_inst|wfifo_data[1]~1                                                                                                                           ; 1       ;
; Cmd_Decode:Cmd_Decode_inst|wfifo_data[0]~0                                                                                                                           ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[5]~5                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[5]~5                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[4]~4                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[4]~4                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[3]~3                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[3]~3                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[2]~2                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[2]~2                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[1]~1                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[1]~1                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|col_cnt[0]~0                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Equal3~1                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|col_cnt[0]~0                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Equal4~1                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt~0                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Add1~2                                                                                                           ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Add1~1                                                                                                           ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Add1~0                                                                                                           ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[0]~11                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]~11                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]~1                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]~0                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]~1                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]~0                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end_flag_r~0                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_flag~0                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Equal0~3                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Equal0~2                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Equal0~1                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Equal0~0                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[0]~13                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Add1~2                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Add1~1                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Add1~0                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector2~1                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|always1~1                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector2~0                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt~1                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt~0                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector3~0                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector0~1                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector0~0                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector2~1                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector2~0                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt~1                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt~0                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state~0                                                                                                     ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|send_en~0                                                                                                                             ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|Equal0~4                                                                                                                              ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|Equal0~3                                                                                                                              ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|Equal0~2                                                                                                                              ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|Equal0~1                                                                                                                              ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|Equal0~0                                                                                                                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr~2                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr~2                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector5~2                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector6~1                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr~1                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr~1                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr~0                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr~0                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector6~0                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector7~0                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector7~0                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector8~0                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector8~0                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector9~0                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector9~0                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector10~0                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector10~0                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector11~0                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector11~0                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector12~0                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector12~0                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector13~0                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector13~0                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector5~0                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector14~0                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|sdram_cmd~1                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|sdram_cmd~0                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector5~0                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd~1                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|WideOr1~1                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|WideOr1~0                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd~0                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|WideOr0~1                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|WideOr0~0                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Decoder0~0                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end_flag~0                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end_flag_r                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|always5~0                                                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end_flag_r                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|always4~0                                                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd~2                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd~1                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd~0                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|always3~0                                                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|next_state.00010~2                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|next_state.00010~1                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|next_state.00010~0                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[0]~14                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|Equal0~3                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|Equal0~2                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|Equal0~1                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|Equal0~0                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector4~0                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector4~1                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector4~0                                                                                                      ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|bps_clk                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr~22                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[11]                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[11]                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr~21                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr~20                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr~19                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr~18                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[9]                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[9]                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr~17                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[8]                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[8]                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr~16                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[7]                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr~15                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[6]                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[6]                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr~14                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr~13                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[5]                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr~12                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr~11                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[4]                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[4]                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr~10                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[3]                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[3]                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr~9                                                                                                                                ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[2]                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[2]                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr~8                                                                                                                                ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr~5                                                                                                                                ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[1]                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr~4                                                                                                                                ; 1       ;
; Sdram_Top:Sdram_Top_inst|next_state.10000~3                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr[11]~1                                                                                                                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_cmd~8                                                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_cmd~7                                                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Selector1~1                                                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_cmd~6                                                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_cmd~5                                                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_cmd~4                                                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[1]                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[1]                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_cmd~3                                                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_cmd~2                                                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|next_state.01000~0                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|LessThan0~0                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]                                                                                                      ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]                                                                                                        ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|Mux0~6                                                                                                                                ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|Mux0~5                                                                                                                                ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|Mux0~4                                                                                                                                ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|Mux0~3                                                                                                                                ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|Mux0~2                                                                                                                                ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|Mux0~1                                                                                                                                ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|Mux0~0                                                                                                                                ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr[11]                                                                                                                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr[10]                                                                                                                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr[9]                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr[8]                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr[7]                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr[6]                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr[5]                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr[4]                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr[3]                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr[2]                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr[1]                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr[0]                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_cmd[0]                                                                                                                                ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_cmd[1]                                                                                                                                ; 1       ;
; Sdram_Top:Sdram_Top_inst|sdram_cmd[2]                                                                                                                                ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|rs232_tx                                                                                                                              ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[15]~46                                                                                                                        ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[14]~45                                                                                                                        ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[14]~44                                                                                                                        ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[13]~43                                                                                                                        ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[13]~42                                                                                                                        ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[12]~41                                                                                                                        ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[12]~40                                                                                                                        ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[11]~39                                                                                                                        ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[11]~38                                                                                                                        ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[10]~37                                                                                                                        ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[10]~36                                                                                                                        ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[9]~35                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[9]~34                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[8]~33                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[8]~32                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[7]~31                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[7]~30                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[6]~29                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[6]~28                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[5]~27                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[5]~26                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[4]~25                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[4]~24                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[3]~23                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[3]~22                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[2]~21                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[2]~20                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[1]~19                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[1]~18                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[0]~17                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[0]~16                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[7]~23                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[6]~22                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[6]~21                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[5]~20                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[5]~19                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[4]~18                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[4]~17                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]~16                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]~15                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[2]~13                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[2]~12                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[1]~11                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[1]~10                                                                                                                         ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[0]~9                                                                                                                          ; 1       ;
; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[0]~8                                                                                                                          ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|cntr_5s7:count_usedw|counter_comb_bita3      ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|cntr_5s7:count_usedw|counter_comb_bita2~COUT ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|cntr_5s7:count_usedw|counter_comb_bita2      ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|cntr_5s7:count_usedw|counter_comb_bita1~COUT ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|cntr_5s7:count_usedw|counter_comb_bita1      ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|cntr_5s7:count_usedw|counter_comb_bita0~COUT ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|cntr_5s7:count_usedw|counter_comb_bita0      ; 1       ;
; Cmd_Decode:Cmd_Decode_inst|rec_num[3]~11                                                                                                                             ; 1       ;
; Cmd_Decode:Cmd_Decode_inst|rec_num[2]~9                                                                                                                              ; 1       ;
; Cmd_Decode:Cmd_Decode_inst|rec_num[2]~8                                                                                                                              ; 1       ;
; Cmd_Decode:Cmd_Decode_inst|rec_num[1]~7                                                                                                                              ; 1       ;
; Cmd_Decode:Cmd_Decode_inst|rec_num[1]~6                                                                                                                              ; 1       ;
; Cmd_Decode:Cmd_Decode_inst|rec_num[0]~5                                                                                                                              ; 1       ;
; Cmd_Decode:Cmd_Decode_inst|rec_num[0]~4                                                                                                                              ; 1       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|cntr_5s7:count_usedw|counter_comb_bita3      ; 1       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|cntr_5s7:count_usedw|counter_comb_bita2~COUT ; 1       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|cntr_5s7:count_usedw|counter_comb_bita2      ; 1       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|cntr_5s7:count_usedw|counter_comb_bita1~COUT ; 1       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|cntr_5s7:count_usedw|counter_comb_bita1      ; 1       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|cntr_5s7:count_usedw|counter_comb_bita0~COUT ; 1       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|cntr_5s7:count_usedw|counter_comb_bita0      ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count|counter_comb_bita3                             ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count|counter_comb_bita2~COUT                        ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count|counter_comb_bita2                             ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count|counter_comb_bita1~COUT                        ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count|counter_comb_bita1                             ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count|counter_comb_bita0~COUT                        ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count|counter_comb_bita0                             ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_comb_bita3                                   ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_comb_bita2~COUT                              ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_comb_bita2                                   ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_comb_bita1~COUT                              ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_comb_bita1                                   ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_comb_bita0~COUT                              ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_comb_bita0                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Add0~26                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Add0~25                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Add0~24                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Add0~23                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Add0~22                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Add0~21                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Add0~20                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Add0~19                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Add0~18                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Add0~17                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Add0~16                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Add0~15                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Add0~14                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Add0~13                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Add0~12                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Add0~11                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Add0~10                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Add0~9                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Add0~8                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Add0~7                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Add0~6                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Add0~5                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Add0~4                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Add0~3                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Add0~2                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Add0~1                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Add0~0                                                                                                     ; 1       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count|counter_comb_bita3                             ; 1       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count|counter_comb_bita2~COUT                        ; 1       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count|counter_comb_bita2                             ; 1       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count|counter_comb_bita1~COUT                        ; 1       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count|counter_comb_bita1                             ; 1       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count|counter_comb_bita0~COUT                        ; 1       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count|counter_comb_bita0                             ; 1       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_comb_bita3                                   ; 1       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_comb_bita2~COUT                              ; 1       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_comb_bita2                                   ; 1       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_comb_bita1~COUT                              ; 1       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_comb_bita1                                   ; 1       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_comb_bita0~COUT                              ; 1       ;
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr|counter_comb_bita0                                   ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[15]~46                                                                                                                        ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[14]~45                                                                                                                        ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[14]~44                                                                                                                        ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[13]~43                                                                                                                        ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[13]~42                                                                                                                        ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[12]~41                                                                                                                        ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[12]~40                                                                                                                        ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[11]~39                                                                                                                        ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[11]~38                                                                                                                        ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[10]~37                                                                                                                        ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[10]~36                                                                                                                        ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[9]~35                                                                                                                         ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[9]~34                                                                                                                         ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[8]~33                                                                                                                         ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[8]~32                                                                                                                         ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[7]~31                                                                                                                         ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[7]~30                                                                                                                         ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[6]~29                                                                                                                         ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[6]~28                                                                                                                         ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[5]~27                                                                                                                         ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[5]~26                                                                                                                         ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[4]~25                                                                                                                         ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[4]~24                                                                                                                         ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[3]~23                                                                                                                         ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[3]~22                                                                                                                         ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[2]~21                                                                                                                         ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[2]~20                                                                                                                         ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[1]~19                                                                                                                         ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[1]~18                                                                                                                         ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[0]~17                                                                                                                         ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|div_cnt[0]~16                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[11]~32                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[11]~32                                                                                                ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[10]~31                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[10]~30                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[10]~31                                                                                                ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[10]~30                                                                                                ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[9]~29                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[9]~28                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[9]~29                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[9]~28                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[8]~27                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[8]~26                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[8]~27                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[8]~26                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Add3~10                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[7]~25                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[7]~24                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[7]~25                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[7]~24                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Add3~10                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Add3~9                                                                                                           ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Add3~8                                                                                                           ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[6]~23                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[6]~22                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[6]~23                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[6]~22                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Add3~9                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Add3~8                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Add3~7                                                                                                           ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Add3~6                                                                                                           ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[5]~21                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[5]~20                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[5]~21                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[5]~20                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Add3~7                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Add3~6                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Add3~5                                                                                                           ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Add3~4                                                                                                           ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[4]~19                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[4]~18                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[4]~19                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[4]~18                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Add3~5                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Add3~4                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Add3~3                                                                                                           ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Add3~2                                                                                                           ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[3]~17                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[3]~16                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[3]~17                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[3]~16                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Add3~3                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Add3~2                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Add3~1                                                                                                           ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Add3~0                                                                                                           ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[2]~15                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[2]~14                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[2]~15                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[2]~14                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Add3~1                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Add3~0                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[1]~13                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[1]~12                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[1]~13                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[1]~12                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[13]~38                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[12]~37                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[12]~36                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[11]~35                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[11]~34                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[10]~33                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[10]~32                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[9]~31                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[9]~30                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[8]~29                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[8]~28                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[7]~27                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[7]~26                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[6]~25                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[6]~24                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[5]~23                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[5]~22                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[4]~21                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[4]~20                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[3]~19                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[3]~18                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[2]~17                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[2]~16                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[1]~15                                                                                                  ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[1]~14                                                                                                  ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|q_b[1]                ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|q_b[2]                ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|q_b[3]                ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|q_b[4]                ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|q_b[5]                ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|q_b[6]                ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|q_b[7]                ; 1       ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|q_b[0]                ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5]~15                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[4]~13                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[4]~12                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[3]~11                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[3]~10                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[2]~8                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[2]~7                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1]~6                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1]~5                                                                                                     ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|r_data_byte[1]                                                                                                                        ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|r_data_byte[2]                                                                                                                        ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|r_data_byte[3]                                                                                                                        ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|r_data_byte[4]                                                                                                                        ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|r_data_byte[5]                                                                                                                        ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|r_data_byte[6]                                                                                                                        ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|r_data_byte[7]                                                                                                                        ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|r_data_byte[0]                                                                                                                        ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|bps_cnt[3]~10                                                                                                                         ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|bps_cnt[2]~9                                                                                                                          ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|bps_cnt[2]~8                                                                                                                          ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|bps_cnt[1]~7                                                                                                                          ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|bps_cnt[1]~6                                                                                                                          ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|bps_cnt[0]~5                                                                                                                          ; 1       ;
; Uart_Byte_Tx:Uart_Byte_Tx_inst|bps_cnt[0]~4                                                                                                                          ; 1       ;
; Clk_PLL:Clk_PLL_inst|altpll:altpll_component|Clk_PLL_altpll:auto_generated|wire_pll1_fbout                                                                           ; 1       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                      ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+
; fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 128  ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1    ; None ; M9K_X27_Y4_N0  ; Don't care           ; Old data        ; Old data        ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 128  ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1    ; None ; M9K_X15_Y13_N0 ; Don't care           ; Old data        ; Old data        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 532 / 32,401 ( 2 % )   ;
; C16 interconnects           ; 27 / 1,326 ( 2 % )     ;
; C4 interconnects            ; 314 / 21,816 ( 1 % )   ;
; Direct links                ; 148 / 32,401 ( < 1 % ) ;
; Global clocks               ; 4 / 10 ( 40 % )        ;
; Local interconnects         ; 338 / 10,320 ( 3 % )   ;
; R24 interconnects           ; 23 / 1,289 ( 2 % )     ;
; R4 interconnects            ; 273 / 28,186 ( < 1 % ) ;
+-----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 10.93) ; Number of LABs  (Total = 45) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 2                            ;
; 2                                           ; 3                            ;
; 3                                           ; 2                            ;
; 4                                           ; 5                            ;
; 5                                           ; 1                            ;
; 6                                           ; 1                            ;
; 7                                           ; 2                            ;
; 8                                           ; 0                            ;
; 9                                           ; 2                            ;
; 10                                          ; 0                            ;
; 11                                          ; 1                            ;
; 12                                          ; 0                            ;
; 13                                          ; 2                            ;
; 14                                          ; 1                            ;
; 15                                          ; 4                            ;
; 16                                          ; 19                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.31) ; Number of LABs  (Total = 45) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 39                           ;
; 1 Clock                            ; 44                           ;
; 1 Clock enable                     ; 13                           ;
; 1 Sync. clear                      ; 6                            ;
; 2 Clock enables                    ; 2                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 17.71) ; Number of LABs  (Total = 45) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 1                            ;
; 3                                            ; 2                            ;
; 4                                            ; 2                            ;
; 5                                            ; 0                            ;
; 6                                            ; 1                            ;
; 7                                            ; 1                            ;
; 8                                            ; 5                            ;
; 9                                            ; 0                            ;
; 10                                           ; 1                            ;
; 11                                           ; 0                            ;
; 12                                           ; 2                            ;
; 13                                           ; 1                            ;
; 14                                           ; 0                            ;
; 15                                           ; 1                            ;
; 16                                           ; 0                            ;
; 17                                           ; 2                            ;
; 18                                           ; 2                            ;
; 19                                           ; 2                            ;
; 20                                           ; 1                            ;
; 21                                           ; 1                            ;
; 22                                           ; 0                            ;
; 23                                           ; 4                            ;
; 24                                           ; 1                            ;
; 25                                           ; 2                            ;
; 26                                           ; 0                            ;
; 27                                           ; 3                            ;
; 28                                           ; 3                            ;
; 29                                           ; 2                            ;
; 30                                           ; 0                            ;
; 31                                           ; 1                            ;
; 32                                           ; 3                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 6.91) ; Number of LABs  (Total = 45) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 6                            ;
; 2                                               ; 5                            ;
; 3                                               ; 5                            ;
; 4                                               ; 4                            ;
; 5                                               ; 3                            ;
; 6                                               ; 2                            ;
; 7                                               ; 1                            ;
; 8                                               ; 5                            ;
; 9                                               ; 1                            ;
; 10                                              ; 0                            ;
; 11                                              ; 0                            ;
; 12                                              ; 3                            ;
; 13                                              ; 4                            ;
; 14                                              ; 1                            ;
; 15                                              ; 2                            ;
; 16                                              ; 2                            ;
; 17                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                        ;
+---------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 9.73) ; Number of LABs  (Total = 45) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 0                            ;
; 2                                           ; 4                            ;
; 3                                           ; 5                            ;
; 4                                           ; 7                            ;
; 5                                           ; 2                            ;
; 6                                           ; 3                            ;
; 7                                           ; 2                            ;
; 8                                           ; 1                            ;
; 9                                           ; 3                            ;
; 10                                          ; 2                            ;
; 11                                          ; 0                            ;
; 12                                          ; 1                            ;
; 13                                          ; 1                            ;
; 14                                          ; 2                            ;
; 15                                          ; 2                            ;
; 16                                          ; 1                            ;
; 17                                          ; 1                            ;
; 18                                          ; 2                            ;
; 19                                          ; 2                            ;
; 20                                          ; 0                            ;
; 21                                          ; 1                            ;
; 22                                          ; 1                            ;
; 23                                          ; 0                            ;
; 24                                          ; 1                            ;
; 25                                          ; 0                            ;
; 26                                          ; 0                            ;
; 27                                          ; 0                            ;
; 28                                          ; 0                            ;
; 29                                          ; 0                            ;
; 30                                          ; 0                            ;
; 31                                          ; 0                            ;
; 32                                          ; 0                            ;
; 33                                          ; 1                            ;
+---------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 40        ; 0            ; 40        ; 0            ; 0            ; 40        ; 40        ; 0            ; 40        ; 40        ; 0            ; 37           ; 0            ; 0            ; 19           ; 0            ; 37           ; 19           ; 0            ; 0            ; 8            ; 37           ; 0            ; 0            ; 0            ; 0            ; 0            ; 40        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 40           ; 0         ; 40           ; 40           ; 0         ; 0         ; 40           ; 0         ; 0         ; 40           ; 3            ; 40           ; 40           ; 21           ; 40           ; 3            ; 21           ; 40           ; 40           ; 32           ; 3            ; 40           ; 40           ; 40           ; 40           ; 40           ; 0         ; 40           ; 40           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; rs232_tx           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_clk          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cs_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ras_n        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cas_n        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_we_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_bank[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_bank[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[4]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[5]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[6]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[7]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[8]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[9]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[10]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[11]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[12]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[13]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[14]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[15]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_24M            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rs232_rx           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                     ;
+----------------------------------------------------------+--------------------------------------------------------------------+-------------------+
; Source Clock(s)                                          ; Destination Clock(s)                                               ; Delay Added in ns ;
+----------------------------------------------------------+--------------------------------------------------------------------+-------------------+
; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 35.1              ;
; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; 23.8              ;
; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ; 3.6               ;
+----------------------------------------------------------+--------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                          ; Destination Register                                                       ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------------+
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; 2.386             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010      ; 2.243             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; 2.003             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end                                                                             ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]          ; 1.862             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]          ; 1.859             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010      ; 1.596             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010      ; 1.582             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]          ; 1.509             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]          ; 1.499             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; 1.456             ;
; Cmd_Decode:Cmd_Decode_inst|wr_trig                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_699 ; 1.435             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end                                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662   ; 1.433             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end                                                                              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662   ; 1.430             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]          ; 1.409             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]          ; 1.406             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010      ; 1.400             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662   ; 1.392             ;
; Cmd_Decode:Cmd_Decode_inst|rd_trig                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706   ; 1.245             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_706   ; 1.242             ;
; Sdram_Top:Sdram_Top_inst|rd_en                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695   ; 1.191             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_677 ; 1.186             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_695   ; 1.167             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010      ; 1.158             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; 1.150             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662   ; 1.084             ;
; Sdram_Top:Sdram_Top_inst|wr_en                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010      ; 1.073             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662   ; 0.980             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag                                                                              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_662   ; 0.977             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_673   ; 0.886             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_684   ; 0.616             ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2] ; sdram_data[0]                                                              ; 0.212             ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1] ; sdram_data[0]                                                              ; 0.212             ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0] ; sdram_data[0]                                                              ; 0.212             ;
; fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3] ; sdram_data[0]                                                              ; 0.212             ;
+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 34 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE10E22C8 for design "Sdram_Tx_Rx"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "Clk_PLL:Clk_PLL_inst|altpll:altpll_component|Clk_PLL_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 25, clock division of 12, and phase shift of 0 degrees (0 ps) for Clk_PLL:Clk_PLL_inst|altpll:altpll_component|Clk_PLL_altpll:auto_generated|wire_pll1_clk[0] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (335093): TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Sdram_Tx_Rx.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node Clk_PLL:Clk_PLL_inst|altpll:altpll_component|Clk_PLL_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector19~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector20~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node rst_n~input (placed in PIN 23 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Sdram_Top:Sdram_Top_inst|sdram_addr[11]~0
        Info (176357): Destination node Sdram_Top:Sdram_Top_inst|next_state.10000~0
        Info (176357): Destination node Sdram_Top:Sdram_Top_inst|next_state.10000~1
        Info (176357): Destination node Sdram_Top:Sdram_Top_inst|next_state.01000~1
        Info (176357): Destination node Sdram_Top:Sdram_Top_inst|next_state.10000~2
        Info (176357): Destination node Sdram_Top:Sdram_Top_inst|next_state.00001~0
        Info (176357): Destination node Sdram_Top:Sdram_Top_inst|next_state.00100~0
        Info (176357): Destination node Sdram_Top:Sdram_Top_inst|next_state.00010~3
        Info (176357): Destination node Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end_flag~0
        Info (176357): Destination node Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end_flag_r~0
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type EC
Warning (15064): PLL "Clk_PLL:Clk_PLL_inst|altpll:altpll_component|Clk_PLL_altpll:auto_generated|pll1" output port clk[0] feeds output pin "sdram_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.84 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Dev/output_files/Sdram_Tx_Rx.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1259 megabytes
    Info: Processing ended: Tue Apr 24 18:55:26 2018
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in F:/QuartusII/Uart_Tx_Rx_Sdram_Controller/Dev/output_files/Sdram_Tx_Rx.fit.smsg.


