(export (version D)
  (design
    (source "C:\Users\sdine\OneDrive\Desktop\simplecircuitgenerator\generated_code\circuit_20250526_184011.py")
    (date "06/17/2025 09:47 PM")
    (tool "SKiDL (2.0.1)"))
  (components
    (comp (ref "R1")
      (value "10k")
      (footprint "Resistor_SMD:R_0805_2012Metric")
      (libsource (lib Device) (part "R"))
      (sheetpath (names "/top/5629561877340656693") (tstamps "/top/5629561877340656693")))
    (comp (ref "R2")
      (value "4.7k")
      (footprint "Resistor_SMD:R_0805_2012Metric")
      (libsource (lib Device) (part "R"))
      (sheetpath (names "/top/5068691228528426655") (tstamps "/top/5068691228528426655"))))
  (nets
    (net (code 1) (name "GND")
      (node (ref "R2") (pin "2")))
    (net (code 2) (name "OUT")
      (node (ref "R1") (pin "2"))
      (node (ref "R2") (pin "1")))
    (net (code 3) (name "VCC")
      (node (ref "R1") (pin "1"))))
)
