#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fc7876064c0 .scope module, "Sign_Extension" "Sign_Extension" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "dataIn"
    .port_info 1 /OUTPUT 32 "dataOut"
o0x7fc787532008 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc7876040d0_0 .net "dataIn", 15 0, o0x7fc787532008;  0 drivers
v0x7fc787616650_0 .var "dataOut", 31 0;
E_0x7fc787604280 .event edge, v0x7fc7876040d0_0;
    .scope S_0x7fc7876064c0;
T_0 ;
    %wait E_0x7fc787604280;
    %load/vec4 v0x7fc7876040d0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x7fc7876040d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc787616650_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fc7876040d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc787616650_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Sign_Extension.v";
