LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY part5 IS
PORT ( 
	SW : IN STD_LOGIC_VECTOR(9 DOWNTO 0);
	LEDR : OUT STD_LOGIC_VECTOR(9 DOWNTO 0));
	TYPE LED_DISP IS ARRAY(0 to 2) OF OUT STD_LOGIC_VECTOR(0 TO 6) 
);
END part5;

ARCHITECTURE Behavior OF part5 IS

COMPONENT mux3
PORT ( 
	U,V,W,S: IN STD_LOGIC_VECTOR (1 DOWNTO 0);
	M: OUT STD_LOGIC_VECTOR (1 DOWNTO 0)
	);
END COMPONENT;

COMPONENT char_7seg
PORT ( 
	C : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
	Display : OUT STD_LOGIC_VECTOR(0 TO 6)
);
END COMPONENT;

SIGNAL M0 : STD_LOGIC_VECTOR(1 DOWNTO 0);

BEGIN
U0: mux_2bit_3to1 PORT MAP (SW(9 DOWNTO 8), SW(5 DOWNTO 4), SW(3 DOWNTO 2),
SW(1 DOWNTO 0), M0);
H0: char_7seg PORT MAP (M0, HEX0);
: : :
END Behavior;
