(S (NP-TMP (NN Today)) (NP (DT every) (NN circuit)) (VP (VBZ has) (S (VP (TO to) (VP (VB face) (NP (DT the) (NN power) (NN consumption) (NN issue)) (PP (IN for) (NP (NP (DT both) (JJ portable) (NN device)) (VP (VBG aiming) (PP (IN at) (NP (JJ large) (NML (NML (NN battery) (NN life)) (CC and) (NML (JJ high) (NN end))) (NNS circuits))) (S (VP (VBG avoiding) (NP (NP (NP (NN cooling) (NNS packages)) (CC and) (NP (NN reliability) (NNS issues))) (SBAR (WHNP (WDT that)) (S (VP (VBP are) (ADJP (RB too) (JJ complex))))))))))))))) (. .))
(S (NP (PRP It)) (VP (VBZ is) (ADVP (RB generally)) (VP (VBN accepted) (SBAR (IN that) (S (PP (IN during) (NP (NN logic))) (NP (NN synthesis) (NN power)) (VP (VBZ tracks) (ADVP (RB well)) (PP (IN with) (NP (NN area)))))))) (. .))
(S (NP (DT This)) (VP (VBZ means) (SBAR (IN that) (S (NP (DT a) (JJR larger) (NN design)) (VP (MD will) (ADVP (RB generally)) (VP (VB consume) (NP (JJR more) (NN power))))))) (. .))
(S (NP (DT The) (JJR multiplier)) (VP (VBZ is) (NP (NP (DT an) (JJ important) (NN kernel)) (PP (IN of) (NP (JJ digital) (NN signal) (NNS processors))))) (. .))
(S (PP (IN Because) (PP (IN of) (NP (DT the) (NN circuit) (NN complexity)))) (, ,) (NP (NP (DT the) (NN power) (NN consumption)) (CC and) (NP (NN area))) (VP (VBP are) (NP (NP (DT the) (CD two) (JJ important) (NN design) (NNS considerations)) (PP (IN of) (NP (DT the) (JJR multiplier))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (NP (NP (DT a) (NML (JJ low) (NN power)) (NML (JJ low) (NN area)) (NN architecture)) (PP (IN for) (NP (NP (DT the) (NN shift)) (CC and) (S (VP (VB add) (NP (JJR multiplier))))))) (VP (VBZ is) (VP (VBN proposed))) (. .))
(S (PP (IN For) (S (VP (VBG getting) (NP (DT the) (NML (JJ low) (NN power)) (NML (JJ low) (NN area)) (NN architecture))))) (, ,) (NP (NP (DT the) (NNS modifications)) (VP (VBN made) (PP (IN to) (NP (DT the) (JJ conventional) (NN architecture))))) (VP (VB consist) (PP (IN of) (NP (NP (DT the) (NN reduction)) (PP (IN in) (NP (NP (VBG switching) (NNS activities)) (PP (IN of) (NP (NP (DT the) (JJ major) (NNS blocks)) (PP (IN of) (NP (NP (DT the) (JJR multiplier)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBZ includes) (NP (NP (DT the) (NN reduction)) (PP (IN in) (NP (NP (VBG switching) (NN activity)) (PP (IN of) (NP (DT the) (NN adder) (CC and) (NN counter)))))))))))))))))) (. .))
(S (NP (DT This) (NN architecture)) (VP (VBZ avoids) (NP (NP (DT the) (NN shifting)) (PP (IN of) (NP (DT the) (JJR multiplier) (NN register))))) (. .))
(S (NP (NP (DT The) (NN simulation) (NN result)) (PP (IN for) (NP (NML (CD 8) (NN bit)) (NNS multipliers)))) (VP (VBZ shows) (SBAR (IN that) (S (NP (DT the) (VBN proposed) (NML (JJ low) (NN power)) (NN architecture)) (VP (VBZ lowers) (NP (DT the) (JJ total) (NN power) (NN consumption)) (PP (IN by) (NP (NP (CD 35.25) (NN %)) (CC and) (NP (NP (NN area)) (PP (IN by) (NP (CD 52.72) (NN %)))))) (SBAR (WHADVP (WRB when)) (S (VP (VBN compared) (PP (IN to) (NP (DT the) (JJ conventional) (NN architecture)))))))))) (. .))
(S (ADVP (RB Also)) (NP (NP (DT the) (NN reduction)) (PP (IN in) (NP (NN power) (NN consumption)))) (VP (VBZ increases) (PP (IN with) (NP (NP (DT the) (NN increase)) (PP (IN in) (NP (NN bit) (NN width)))))) (. .))
