

================================================================
== Vivado HLS Report for 'fp_conv'
================================================================
* Date:           Wed Mar 24 20:06:18 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        BNN_6
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.644|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------------+-----+-------------+---------+
    |      Latency      |      Interval     | Pipeline|
    | min |     max     | min |     max     |   Type  |
    +-----+-------------+-----+-------------+---------+
    |    1|  11438872111|    1|  11438872111|   none  |
    +-----+-------------+-----+-------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-------+-------------+----------------+-----------+-----------+-----------+----------+
        |                                 |       Latency       |    Iteration   |  Initiation Interval  |    Trip   |          |
        |            Loop Name            |  min  |     max     |     Latency    |  achieved |   target  |   Count   | Pipelined|
        +---------------------------------+-------+-------------+----------------+-----------+-----------+-----------+----------+
        |- LOOP_FP_CONV_O                 |      0|  11438872110| 89604 ~ 174546 |          -|          -| 0 ~ 65535 |    no    |
        | + LOOP_RESET_LINEBUFFERS        |    198|          198|              66|          -|          -|          3|    no    |
        |  ++ PROLOG_COLS                 |     64|           64|               2|          -|          -|         32|    no    |
        | + LOOP_LOAD_WTS                 |      3|            3|               1|          -|          -|          3|    no    |
        | + LOOP_CONV_ROWS                |  89364|       174306|   2708 ~ 5282  |          -|          -|         33|    no    |
        |  ++ LOOP_CONV_COLS              |   2706|         5280|    82 ~ 160    |          -|          -|         33|    no    |
        |   +++ LOOP_CONV_COLS.1          |     78|           78|              26|          -|          -|          3|    no    |
        |    ++++ LOOP_CONV_COLS.1.1      |     18|           18|               6|          -|          -|          3|    no    |
        |     +++++ LOOP_CONV_COLS.1.1.1  |      4|            4|               2|          -|          -|          2|    no    |
        |    ++++ LOOP_CONV_COLS.1.2      |      4|            4|               2|          -|          -|          2|    no    |
        |   +++ LOOP_CONV_COLS.2          |     78|           78|              26|          -|          -|          3|    no    |
        |    ++++ LOOP_CONV_COLS.2.1      |     24|           24|               8|          -|          -|          3|    no    |
        |     +++++ LOOP_CONV_COLS.2.1.1  |      6|            6|               2|          -|          -|          3|    no    |
        | + LOOP_OUTPUT                   |     32|           32|               2|          -|          -|         16|    no    |
        +---------------------------------+-------+-------------+----------------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 3 
5 --> 4 
6 --> 7 
7 --> 8 7 
8 --> 9 
9 --> 10 23 
10 --> 11 9 
11 --> 12 
12 --> 13 19 
13 --> 14 16 
14 --> 15 13 
15 --> 14 
16 --> 17 18 
17 --> 16 
18 --> 12 
19 --> 20 10 
20 --> 21 19 
21 --> 22 20 
22 --> 21 
23 --> 24 2 
24 --> 23 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%wtbuf_2_V = alloca i9"   --->   Operation 25 'alloca' 'wtbuf_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%wtbuf_2_V_1 = alloca i9"   --->   Operation 26 'alloca' 'wtbuf_2_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%wtbuf_2_V_2 = alloca i9"   --->   Operation 27 'alloca' 'wtbuf_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%N_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %N)"   --->   Operation 28 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%o_index_V_2_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %o_index_V_2)"   --->   Operation 29 'read' 'o_index_V_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%kh_index_V_2_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %kh_index_V_2)"   --->   Operation 30 'read' 'kh_index_V_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%d_o_idx_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %d_o_idx_V)"   --->   Operation 31 'read' 'd_o_idx_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%d_i_idx_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %d_i_idx_V)"   --->   Operation 32 'read' 'd_i_idx_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%win_V = alloca [27 x i20], align 4" [cpp/accel/Accel.cpp:469]   --->   Operation 33 'alloca' 'win_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%lbuf_V = alloca [192 x i20], align 4" [cpp/accel/Accel.cpp:470]   --->   Operation 34 'alloca' 'lbuf_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%outwords_V = alloca [16 x i64], align 8" [cpp/accel/Accel.cpp:471]   --->   Operation 35 'alloca' 'outwords_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i1 %kh_index_V_2_read to i11" [cpp/accel/Accel.cpp:506]   --->   Operation 36 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln1372 = zext i1 %kh_index_V_2_read to i2" [cpp/accel/Accel.h:80->cpp/accel/Accel.cpp:506]   --->   Operation 37 'zext' 'zext_ln1372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln209 = trunc i16 %o_index_V_2_read to i1" [cpp/accel/Accel.cpp:574]   --->   Operation 38 'trunc' 'trunc_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.06ns)   --->   "br label %.preheader2254" [cpp/accel/Accel.cpp:479]   --->   Operation 39 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.49>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_0193_0 = phi i10 [ 0, %arrayctor.loop7.preheader ], [ %n_V, %LOOP_FP_CONV_O_end ]"   --->   Operation 40 'phi' 'p_0193_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ret_V = trunc i10 %p_0193_0 to i1" [cpp/accel/Accel.cpp:479]   --->   Operation 41 'trunc' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln887 = zext i10 %p_0193_0 to i16" [cpp/accel/Accel.cpp:479]   --->   Operation 42 'zext' 'zext_ln887' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.49ns)   --->   "%icmp_ln887 = icmp ult i16 %zext_ln887, %N_read" [cpp/accel/Accel.cpp:479]   --->   Operation 43 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"   --->   Operation 44 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.41ns)   --->   "%n_V = add i10 1, %p_0193_0" [cpp/accel/Accel.cpp:479]   --->   Operation 45 'add' 'n_V' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %LOOP_FP_CONV_O_begin, label %12" [cpp/accel/Accel.cpp:479]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str28) nounwind" [cpp/accel/Accel.cpp:479]   --->   Operation 47 'specloopname' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str28)" [cpp/accel/Accel.cpp:479]   --->   Operation 48 'specregionbegin' 'tmp' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.06ns)   --->   "br label %0" [cpp/accel/Accel.cpp:483]   --->   Operation 49 'br' <Predicate = (icmp_ln887)> <Delay = 1.06>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "ret void" [cpp/accel/Accel.cpp:580]   --->   Operation 50 'ret' <Predicate = (!icmp_ln887)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.10>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_0180_0 = phi i2 [ 0, %LOOP_FP_CONV_O_begin ], [ %m_V_1, %LOOP_RESET_LINEBUFFERS_end ]"   --->   Operation 51 'phi' 'p_0180_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.64ns)   --->   "%icmp_ln887_3 = icmp eq i2 %p_0180_0, -1" [cpp/accel/Accel.cpp:483]   --->   Operation 52 'icmp' 'icmp_ln887_3' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 53 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.00ns)   --->   "%m_V_1 = add i2 %p_0180_0, 1" [cpp/accel/Accel.cpp:483]   --->   Operation 54 'add' 'm_V_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_3, label %2, label %LOOP_RESET_LINEBUFFERS_begin" [cpp/accel/Accel.cpp:483]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @p_str29) nounwind" [cpp/accel/Accel.cpp:483]   --->   Operation 56 'specloopname' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([23 x i8]* @p_str29)" [cpp/accel/Accel.cpp:483]   --->   Operation 57 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %p_0180_0, i6 0)" [cpp/accel/Accel.cpp:489]   --->   Operation 58 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%or_ln203 = or i8 %tmp_s, 32" [cpp/accel/Accel.cpp:489]   --->   Operation 59 'or' 'or_ln203' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_22_cast = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %or_ln203)" [cpp/accel/Accel.cpp:484]   --->   Operation 60 'bitconcatenate' 'tmp_22_cast' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.06ns)   --->   "br label %1" [cpp/accel/Accel.cpp:484]   --->   Operation 61 'br' <Predicate = (!icmp_ln887_3)> <Delay = 1.06>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln496)   --->   "%tmp_18 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %p_0193_0, i32 1, i32 9)" [cpp/accel/Accel.cpp:496]   --->   Operation 62 'partselect' 'tmp_18' <Predicate = (icmp_ln887_3)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln496)   --->   "%zext_ln1372_1 = zext i9 %tmp_18 to i12" [cpp/accel/Accel.cpp:496]   --->   Operation 63 'zext' 'zext_ln1372_1' <Predicate = (icmp_ln887_3)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln496)   --->   "%select_ln496 = select i1 %ret_V, i12 -1755, i12 0" [cpp/accel/Accel.cpp:496]   --->   Operation 64 'select' 'select_ln496' <Predicate = (icmp_ln887_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.44ns) (out node of the LUT)   --->   "%add_ln496 = add i12 %zext_ln1372_1, %select_ln496" [cpp/accel/Accel.cpp:496]   --->   Operation 65 'add' 'add_ln496' <Predicate = (icmp_ln887_3)> <Delay = 1.44> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln496 = zext i12 %add_ln496 to i64" [cpp/accel/Accel.cpp:496]   --->   Operation 66 'zext' 'zext_ln496' <Predicate = (icmp_ln887_3)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%wt_mem_V_1_addr = getelementptr [4682 x i64]* %wt_mem_V_2, i64 0, i64 %zext_ln496" [cpp/accel/Accel.cpp:496]   --->   Operation 67 'getelementptr' 'wt_mem_V_1_addr' <Predicate = (icmp_ln887_3)> <Delay = 0.00>
ST_3 : Operation 68 [2/2] (2.66ns)   --->   "%wt_word_V = load i64* %wt_mem_V_1_addr, align 8" [cpp/accel/Accel.cpp:496]   --->   Operation 68 'load' 'wt_word_V' <Predicate = (icmp_ln887_3)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 4.06>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%p_0170_0 = phi i6 [ 0, %LOOP_RESET_LINEBUFFERS_begin ], [ %c_V, %PROLOG_COLS ]"   --->   Operation 69 'phi' 'p_0170_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.15ns)   --->   "%icmp_ln887_5 = icmp eq i6 %p_0170_0, -32" [cpp/accel/Accel.cpp:484]   --->   Operation 70 'icmp' 'icmp_ln887_5' <Predicate = true> <Delay = 1.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 71 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.35ns)   --->   "%c_V = add i6 %p_0170_0, 1" [cpp/accel/Accel.cpp:484]   --->   Operation 72 'add' 'c_V' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_5, label %LOOP_RESET_LINEBUFFERS_end, label %PROLOG_COLS" [cpp/accel/Accel.cpp:484]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i6 %p_0170_0 to i9" [cpp/accel/Accel.cpp:489]   --->   Operation 74 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln887_5)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.40ns)   --->   "%add_ln203 = add i9 %tmp_22_cast, %zext_ln203_1" [cpp/accel/Accel.cpp:489]   --->   Operation 75 'add' 'add_ln203' <Predicate = (!icmp_ln887_5)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i9 %add_ln203 to i64" [cpp/accel/Accel.cpp:489]   --->   Operation 76 'zext' 'zext_ln203_2' <Predicate = (!icmp_ln887_5)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%lbuf_V_addr = getelementptr [192 x i20]* %lbuf_V, i64 0, i64 %zext_ln203_2" [cpp/accel/Accel.cpp:489]   --->   Operation 77 'getelementptr' 'lbuf_V_addr' <Predicate = (!icmp_ln887_5)> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (2.66ns)   --->   "%lbuf_V_load = load i20* %lbuf_V_addr, align 4" [cpp/accel/Accel.cpp:487]   --->   Operation 78 'load' 'lbuf_V_load' <Predicate = (!icmp_ln887_5)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([23 x i8]* @p_str29, i32 %tmp_1)" [cpp/accel/Accel.cpp:491]   --->   Operation 79 'specregionend' 'empty_52' <Predicate = (icmp_ln887_5)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "br label %0" [cpp/accel/Accel.cpp:483]   --->   Operation 80 'br' <Predicate = (icmp_ln887_5)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.32>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str30) nounwind" [cpp/accel/Accel.cpp:484]   --->   Operation 81 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str30)" [cpp/accel/Accel.cpp:484]   --->   Operation 82 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %p_0180_0, i6 %p_0170_0)" [cpp/accel/Accel.cpp:487]   --->   Operation 83 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i8 %tmp_9 to i64" [cpp/accel/Accel.cpp:487]   --->   Operation 84 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%lbuf_V_addr_1 = getelementptr [192 x i20]* %lbuf_V, i64 0, i64 %zext_ln203" [cpp/accel/Accel.cpp:487]   --->   Operation 85 'getelementptr' 'lbuf_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str31) nounwind" [cpp/accel/Accel.cpp:485]   --->   Operation 86 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/2] (2.66ns)   --->   "%lbuf_V_load = load i20* %lbuf_V_addr, align 4" [cpp/accel/Accel.cpp:487]   --->   Operation 87 'load' 'lbuf_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 88 [1/1] (2.66ns)   --->   "store i20 %lbuf_V_load, i20* %lbuf_V_addr_1, align 4" [cpp/accel/Accel.cpp:487]   --->   Operation 88 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 89 [1/1] (2.66ns)   --->   "store i20 0, i20* %lbuf_V_addr, align 4" [cpp/accel/Accel.cpp:489]   --->   Operation 89 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str30, i32 %tmp_3)" [cpp/accel/Accel.cpp:490]   --->   Operation 90 'specregionend' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "br label %1" [cpp/accel/Accel.cpp:484]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.66>
ST_6 : Operation 92 [1/2] (2.66ns)   --->   "%wt_word_V = load i64* %wt_mem_V_1_addr, align 8" [cpp/accel/Accel.cpp:496]   --->   Operation 92 'load' 'wt_word_V' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 93 [1/1] (1.06ns)   --->   "br label %branch0" [cpp/accel/Accel.cpp:498]   --->   Operation 93 'br' <Predicate = true> <Delay = 1.06>

State 7 <SV = 4> <Delay = 7.59>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%p_0352_0 = phi i2 [ 0, %2 ], [ %m_V, %branch0.backedge ]"   --->   Operation 94 'phi' 'p_0352_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.64ns)   --->   "%icmp_ln887_4 = icmp eq i2 %p_0352_0, -1" [cpp/accel/Accel.cpp:498]   --->   Operation 95 'icmp' 'icmp_ln887_4' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 96 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (1.00ns)   --->   "%m_V = add i2 %p_0352_0, 1" [cpp/accel/Accel.cpp:498]   --->   Operation 97 'add' 'm_V' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_4, label %_ifconv5, label %3" [cpp/accel/Accel.cpp:498]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str20172) nounwind" [cpp/accel/Accel.cpp:498]   --->   Operation 99 'specloopname' <Predicate = (!icmp_ln887_4)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_2 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i1.i2(i2 %p_0352_0, i1 false, i2 %p_0352_0)" [cpp/accel/Accel.cpp:499]   --->   Operation 100 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln887_4)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%Lo = zext i5 %tmp_2 to i32" [cpp/accel/Accel.cpp:499]   --->   Operation 101 'zext' 'Lo' <Predicate = (!icmp_ln887_4)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln555_1 = zext i5 %tmp_2 to i6" [cpp/accel/Accel.cpp:499]   --->   Operation 102 'zext' 'zext_ln555_1' <Predicate = (!icmp_ln887_4)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (1.33ns)   --->   "%Hi = add i6 8, %zext_ln555_1" [cpp/accel/Accel.cpp:499]   --->   Operation 103 'add' 'Hi' <Predicate = (!icmp_ln887_4)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln555_2 = zext i6 %Hi to i32" [cpp/accel/Accel.cpp:499]   --->   Operation 104 'zext' 'zext_ln555_2' <Predicate = (!icmp_ln887_4)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (1.15ns)   --->   "%icmp_ln647 = icmp ugt i32 %Lo, %zext_ln555_2" [cpp/accel/Accel.cpp:499]   --->   Operation 105 'icmp' 'icmp_ln647' <Predicate = (!icmp_ln887_4)> <Delay = 1.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln647 = zext i5 %tmp_2 to i7" [cpp/accel/Accel.cpp:499]   --->   Operation 106 'zext' 'zext_ln647' <Predicate = (!icmp_ln887_4)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln647_1 = zext i6 %Hi to i7" [cpp/accel/Accel.cpp:499]   --->   Operation 107 'zext' 'zext_ln647_1' <Predicate = (!icmp_ln887_4)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln647)   --->   "%tmp_19 = call i64 @llvm.part.select.i64(i64 %wt_word_V, i32 63, i32 0)" [cpp/accel/Accel.cpp:499]   --->   Operation 108 'partselect' 'tmp_19' <Predicate = (!icmp_ln887_4)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (1.35ns)   --->   "%sub_ln647 = sub i7 %zext_ln647, %zext_ln647_1" [cpp/accel/Accel.cpp:499]   --->   Operation 109 'sub' 'sub_ln647' <Predicate = (!icmp_ln887_4)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln647)   --->   "%xor_ln647 = xor i7 %zext_ln647, 63" [cpp/accel/Accel.cpp:499]   --->   Operation 110 'xor' 'xor_ln647' <Predicate = (!icmp_ln887_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (1.35ns)   --->   "%sub_ln647_1 = sub i7 %zext_ln647_1, %zext_ln647" [cpp/accel/Accel.cpp:499]   --->   Operation 111 'sub' 'sub_ln647_1' <Predicate = (!icmp_ln887_4)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node sub_ln647_2)   --->   "%select_ln647 = select i1 %icmp_ln647, i7 %sub_ln647, i7 %sub_ln647_1" [cpp/accel/Accel.cpp:499]   --->   Operation 112 'select' 'select_ln647' <Predicate = (!icmp_ln887_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln647)   --->   "%select_ln647_1 = select i1 %icmp_ln647, i64 %tmp_19, i64 %wt_word_V" [cpp/accel/Accel.cpp:499]   --->   Operation 113 'select' 'select_ln647_1' <Predicate = (!icmp_ln887_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln647)   --->   "%select_ln647_2 = select i1 %icmp_ln647, i7 %xor_ln647, i7 %zext_ln647" [cpp/accel/Accel.cpp:499]   --->   Operation 114 'select' 'select_ln647_2' <Predicate = (!icmp_ln887_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln647_2 = sub i7 63, %select_ln647" [cpp/accel/Accel.cpp:499]   --->   Operation 115 'sub' 'sub_ln647_2' <Predicate = (!icmp_ln887_4)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln647)   --->   "%zext_ln647_2 = zext i7 %select_ln647_2 to i64" [cpp/accel/Accel.cpp:499]   --->   Operation 116 'zext' 'zext_ln647_2' <Predicate = (!icmp_ln887_4)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node p_Result_4)   --->   "%zext_ln647_3 = zext i7 %sub_ln647_2 to i64" [cpp/accel/Accel.cpp:499]   --->   Operation 117 'zext' 'zext_ln647_3' <Predicate = (!icmp_ln887_4)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (3.03ns) (out node of the LUT)   --->   "%lshr_ln647 = lshr i64 %select_ln647_1, %zext_ln647_2" [cpp/accel/Accel.cpp:499]   --->   Operation 118 'lshr' 'lshr_ln647' <Predicate = (!icmp_ln887_4)> <Delay = 3.03> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node p_Result_4)   --->   "%lshr_ln647_1 = lshr i64 -1, %zext_ln647_3" [cpp/accel/Accel.cpp:499]   --->   Operation 119 'lshr' 'lshr_ln647_1' <Predicate = (!icmp_ln887_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (2.06ns) (out node of the LUT)   --->   "%p_Result_4 = and i64 %lshr_ln647, %lshr_ln647_1" [cpp/accel/Accel.cpp:499]   --->   Operation 120 'and' 'p_Result_4' <Predicate = (!icmp_ln887_4)> <Delay = 2.06> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%wtbuf_0_V = trunc i64 %p_Result_4 to i9" [cpp/accel/Accel.cpp:499]   --->   Operation 121 'trunc' 'wtbuf_0_V' <Predicate = (!icmp_ln887_4)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.86ns)   --->   "switch i2 %p_0352_0, label %branch2 [
    i2 0, label %.branch0.backedge_crit_edge
    i2 1, label %branch1
  ]" [cpp/accel/Accel.cpp:499]   --->   Operation 122 'switch' <Predicate = (!icmp_ln887_4)> <Delay = 0.86>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "store i9 %wtbuf_0_V, i9* %wtbuf_2_V_1" [cpp/accel/Accel.cpp:499]   --->   Operation 123 'store' <Predicate = (!icmp_ln887_4 & p_0352_0 == 1)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [cpp/accel/Accel.cpp:499]   --->   Operation 124 'br' <Predicate = (!icmp_ln887_4 & p_0352_0 == 1)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "store i9 %wtbuf_0_V, i9* %wtbuf_2_V" [cpp/accel/Accel.cpp:499]   --->   Operation 125 'store' <Predicate = (!icmp_ln887_4 & p_0352_0 == 0)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [cpp/accel/Accel.cpp:499]   --->   Operation 126 'br' <Predicate = (!icmp_ln887_4 & p_0352_0 == 0)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "store i9 %wtbuf_0_V, i9* %wtbuf_2_V_2" [cpp/accel/Accel.cpp:499]   --->   Operation 127 'store' <Predicate = (!icmp_ln887_4 & p_0352_0 != 0 & p_0352_0 != 1)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [cpp/accel/Accel.cpp:499]   --->   Operation 128 'br' <Predicate = (!icmp_ln887_4 & p_0352_0 != 0 & p_0352_0 != 1)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "br label %branch0"   --->   Operation 129 'br' <Predicate = (!icmp_ln887_4)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i10 %p_0193_0 to i11" [cpp/accel/Accel.cpp:506]   --->   Operation 130 'zext' 'zext_ln209_1' <Predicate = (icmp_ln887_4)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (1.41ns)   --->   "%add_ln209 = add i11 %zext_ln209_1, %zext_ln209" [cpp/accel/Accel.cpp:506]   --->   Operation 131 'add' 'add_ln209' <Predicate = (icmp_ln887_4)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%ret_V_s = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %add_ln209, i32 2, i32 10)" [cpp/accel/Accel.h:79->cpp/accel/Accel.cpp:506]   --->   Operation 132 'partselect' 'ret_V_s' <Predicate = (icmp_ln887_4)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i9 %ret_V_s to i64" [cpp/accel/Accel.h:79->cpp/accel/Accel.cpp:506]   --->   Operation 133 'zext' 'zext_ln544' <Predicate = (icmp_ln887_4)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%kh_mem_V_1_addr = getelementptr [64 x i64]* %kh_mem_V_2, i64 0, i64 %zext_ln544" [cpp/accel/Accel.h:79->cpp/accel/Accel.cpp:506]   --->   Operation 134 'getelementptr' 'kh_mem_V_1_addr' <Predicate = (icmp_ln887_4)> <Delay = 0.00>
ST_7 : Operation 135 [2/2] (2.66ns)   --->   "%kh_word_V = load i64* %kh_mem_V_1_addr, align 8" [cpp/accel/Accel.h:79->cpp/accel/Accel.cpp:506]   --->   Operation 135 'load' 'kh_word_V' <Predicate = (icmp_ln887_4)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln1372 = trunc i10 %p_0193_0 to i2" [cpp/accel/Accel.h:80->cpp/accel/Accel.cpp:506]   --->   Operation 136 'trunc' 'trunc_ln1372' <Predicate = (icmp_ln887_4)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (1.00ns)   --->   "%off_V = add i2 %zext_ln1372, %trunc_ln1372" [cpp/accel/Accel.h:80->cpp/accel/Accel.cpp:506]   --->   Operation 137 'add' 'off_V' <Predicate = (icmp_ln887_4)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 5> <Delay = 3.76>
ST_8 : Operation 138 [1/2] (2.66ns)   --->   "%kh_word_V = load i64* %kh_mem_V_1_addr, align 8" [cpp/accel/Accel.h:79->cpp/accel/Accel.cpp:506]   --->   Operation 138 'load' 'kh_word_V' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 139 [1/1] (0.64ns)   --->   "%icmp_ln879 = icmp eq i2 %off_V, 0" [cpp/accel/Accel.h:81->cpp/accel/Accel.cpp:506]   --->   Operation 139 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.64ns)   --->   "%icmp_ln879_8 = icmp eq i2 %off_V, 1" [cpp/accel/Accel.h:83->cpp/accel/Accel.cpp:506]   --->   Operation 140 'icmp' 'icmp_ln879_8' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.64ns)   --->   "%icmp_ln879_9 = icmp eq i2 %off_V, -2" [cpp/accel/Accel.h:85->cpp/accel/Accel.cpp:506]   --->   Operation 141 'icmp' 'icmp_ln879_9' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node or_ln879_2)   --->   "%xor_ln879 = xor i1 %icmp_ln879, true" [cpp/accel/Accel.h:81->cpp/accel/Accel.cpp:506]   --->   Operation 142 'xor' 'xor_ln879' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln879_2)   --->   "%and_ln879 = and i1 %icmp_ln879_8, %xor_ln879" [cpp/accel/Accel.h:83->cpp/accel/Accel.cpp:506]   --->   Operation 143 'and' 'and_ln879' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln879_2)   --->   "%or_ln879 = or i1 %icmp_ln879, %icmp_ln879_8" [cpp/accel/Accel.h:83->cpp/accel/Accel.cpp:506]   --->   Operation 144 'or' 'or_ln879' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln879_2)   --->   "%xor_ln879_2 = xor i1 %or_ln879, true" [cpp/accel/Accel.h:83->cpp/accel/Accel.cpp:506]   --->   Operation 145 'xor' 'xor_ln879_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln879_2 = and i1 %icmp_ln879_9, %xor_ln879_2" [cpp/accel/Accel.h:85->cpp/accel/Accel.cpp:506]   --->   Operation 146 'and' 'and_ln879_2' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/1] (0.61ns) (out node of the LUT)   --->   "%or_ln879_2 = or i1 %and_ln879_2, %and_ln879" [cpp/accel/Accel.h:85->cpp/accel/Accel.cpp:506]   --->   Operation 147 'or' 'or_ln879_2' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln879_5)   --->   "%tmp_6 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 32, i32 47)" [cpp/accel/Accel.cpp:565]   --->   Operation 148 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln879_5)   --->   "%tmp_7 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 16, i32 31)" [cpp/accel/Accel.cpp:565]   --->   Operation 149 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln879_5)   --->   "%select_ln879 = select i1 %and_ln879_2, i16 %tmp_6, i16 %tmp_7" [cpp/accel/Accel.h:85->cpp/accel/Accel.cpp:506]   --->   Operation 150 'select' 'select_ln879' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln879_4)   --->   "%trunc_ln728 = trunc i64 %kh_word_V to i16" [cpp/accel/Accel.cpp:565]   --->   Operation 151 'trunc' 'trunc_ln728' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln879_4)   --->   "%tmp_8 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 48, i32 63)" [cpp/accel/Accel.cpp:565]   --->   Operation 152 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln879_4 = select i1 %icmp_ln879, i16 %trunc_ln728, i16 %tmp_8" [cpp/accel/Accel.h:85->cpp/accel/Accel.cpp:506]   --->   Operation 153 'select' 'select_ln879_4' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 154 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln879_5 = select i1 %or_ln879_2, i16 %select_ln879, i16 %select_ln879_4" [cpp/accel/Accel.h:85->cpp/accel/Accel.cpp:506]   --->   Operation 154 'select' 'select_ln879_5' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %select_ln879_5, i6 0)" [cpp/accel/Accel.cpp:565]   --->   Operation 155 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln510 = sext i22 %shl_ln to i24" [cpp/accel/Accel.cpp:510]   --->   Operation 156 'sext' 'sext_ln510' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (1.06ns)   --->   "br label %4" [cpp/accel/Accel.cpp:510]   --->   Operation 157 'br' <Predicate = true> <Delay = 1.06>

State 9 <SV = 6> <Delay = 3.37>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%p_0517_0 = phi i6 [ 0, %_ifconv5 ], [ %r_V, %LOOP_CONV_ROWS_end ]"   --->   Operation 158 'phi' 'p_0517_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (1.15ns)   --->   "%icmp_ln887_6 = icmp eq i6 %p_0517_0, -31" [cpp/accel/Accel.cpp:510]   --->   Operation 159 'icmp' 'icmp_ln887_6' <Predicate = true> <Delay = 1.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 33, i64 33, i64 33)"   --->   Operation 160 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (1.35ns)   --->   "%r_V = add i6 %p_0517_0, 1" [cpp/accel/Accel.cpp:510]   --->   Operation 161 'add' 'r_V' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_6, label %.preheader.preheader, label %LOOP_CONV_ROWS_begin" [cpp/accel/Accel.cpp:510]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str32) nounwind" [cpp/accel/Accel.cpp:510]   --->   Operation 163 'specloopname' <Predicate = (!icmp_ln887_6)> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str32)" [cpp/accel/Accel.cpp:510]   --->   Operation 164 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln887_6)> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%shl_ln1 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %p_0517_0, i5 0)" [cpp/accel/Accel.cpp:515]   --->   Operation 165 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln887_6)> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (1.15ns)   --->   "%icmp_ln895 = icmp eq i6 %p_0517_0, 0" [cpp/accel/Accel.cpp:552]   --->   Operation 166 'icmp' 'icmp_ln895' <Predicate = (!icmp_ln887_6)> <Delay = 1.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (1.35ns)   --->   "%ret_V_12 = add i6 -1, %p_0517_0" [cpp/accel/Accel.cpp:564]   --->   Operation 167 'add' 'ret_V_12' <Predicate = (!icmp_ln887_6)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %ret_V_12, i32 5)" [cpp/accel/Accel.cpp:564]   --->   Operation 168 'bitselect' 'tmp_21' <Predicate = (!icmp_ln887_6)> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (1.35ns)   --->   "%sub_ln1371 = sub i6 1, %p_0517_0" [cpp/accel/Accel.cpp:564]   --->   Operation 169 'sub' 'sub_ln1371' <Predicate = (!icmp_ln887_6)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln1371_1 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %sub_ln1371, i32 1, i32 5)" [cpp/accel/Accel.cpp:564]   --->   Operation 170 'partselect' 'trunc_ln1371_1' <Predicate = (!icmp_ln887_6)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln1371_1 = sext i5 %trunc_ln1371_1 to i6" [cpp/accel/Accel.cpp:564]   --->   Operation 171 'sext' 'sext_ln1371_1' <Predicate = (!icmp_ln887_6)> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln1371 = zext i6 %sext_ln1371_1 to i7" [cpp/accel/Accel.cpp:564]   --->   Operation 172 'zext' 'zext_ln1371' <Predicate = (!icmp_ln887_6)> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (1.35ns)   --->   "%sub_ln1371_1 = sub i7 0, %zext_ln1371" [cpp/accel/Accel.cpp:564]   --->   Operation 173 'sub' 'sub_ln1371_1' <Predicate = (!icmp_ln887_6)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln1371_2 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %ret_V_12, i32 1, i32 5)" [cpp/accel/Accel.cpp:564]   --->   Operation 174 'partselect' 'trunc_ln1371_2' <Predicate = (!icmp_ln887_6)> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln1371_2 = sext i5 %trunc_ln1371_2 to i6" [cpp/accel/Accel.cpp:564]   --->   Operation 175 'sext' 'sext_ln1371_2' <Predicate = (!icmp_ln887_6)> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln1371_1 = zext i6 %sext_ln1371_2 to i7" [cpp/accel/Accel.cpp:564]   --->   Operation 176 'zext' 'zext_ln1371_1' <Predicate = (!icmp_ln887_6)> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.66ns)   --->   "%select_ln1371 = select i1 %tmp_21, i7 %sub_ln1371_1, i7 %zext_ln1371_1" [cpp/accel/Accel.cpp:564]   --->   Operation 177 'select' 'select_ln1371' <Predicate = (!icmp_ln887_6)> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln1371 = sext i7 %select_ln1371 to i33" [cpp/accel/Accel.cpp:564]   --->   Operation 178 'sext' 'sext_ln1371' <Predicate = (!icmp_ln887_6)> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln544_8 = zext i33 %sext_ln1371 to i64" [cpp/accel/Accel.cpp:564]   --->   Operation 179 'zext' 'zext_ln544_8' <Predicate = (!icmp_ln887_6)> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln1372_1 = trunc i6 %ret_V_12 to i1" [cpp/accel/Accel.cpp:564]   --->   Operation 180 'trunc' 'trunc_ln1372_1' <Predicate = (!icmp_ln887_6)> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln1372_2 = trunc i6 %sub_ln1371 to i1" [cpp/accel/Accel.cpp:564]   --->   Operation 181 'trunc' 'trunc_ln1372_2' <Predicate = (!icmp_ln887_6)> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_22 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 false, i1 %trunc_ln1372_2)" [cpp/accel/Accel.cpp:564]   --->   Operation 182 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln887_6)> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (1.00ns)   --->   "%sub_ln555 = sub i2 0, %tmp_22" [cpp/accel/Accel.cpp:564]   --->   Operation 183 'sub' 'sub_ln555' <Predicate = (!icmp_ln887_6)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_11 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 false, i1 %trunc_ln1372_1)" [cpp/accel/Accel.cpp:564]   --->   Operation 184 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln887_6)> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (0.62ns)   --->   "%select_ln1372 = select i1 %tmp_21, i2 %sub_ln555, i2 %tmp_11" [cpp/accel/Accel.cpp:564]   --->   Operation 185 'select' 'select_ln1372' <Predicate = (!icmp_ln887_6)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%shl_ln2 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %select_ln1372, i5 0)" [cpp/accel/Accel.cpp:564]   --->   Operation 186 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln887_6)> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%outwords_V_addr = getelementptr [16 x i64]* %outwords_V, i64 0, i64 %zext_ln544_8" [cpp/accel/Accel.cpp:565]   --->   Operation 187 'getelementptr' 'outwords_V_addr' <Predicate = (!icmp_ln887_6)> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln209_1 = trunc i6 %p_0517_0 to i5" [cpp/accel/Accel.cpp:515]   --->   Operation 188 'trunc' 'trunc_ln209_1' <Predicate = (!icmp_ln887_6)> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln209_2 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %trunc_ln209_1, i5 0)" [cpp/accel/Accel.cpp:515]   --->   Operation 189 'bitconcatenate' 'trunc_ln209_2' <Predicate = (!icmp_ln887_6)> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (1.06ns)   --->   "br label %5" [cpp/accel/Accel.cpp:511]   --->   Operation 190 'br' <Predicate = (!icmp_ln887_6)> <Delay = 1.06>
ST_9 : Operation 191 [1/1] (1.48ns)   --->   "%img_idx_V = add i16 %zext_ln887, %o_index_V_2_read" [cpp/accel/Accel.cpp:574]   --->   Operation 191 'add' 'img_idx_V' <Predicate = (icmp_ln887_6)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 192 [1/1] (0.61ns)   --->   "%ret_V_15 = xor i1 %trunc_ln209, %ret_V" [cpp/accel/Accel.cpp:575]   --->   Operation 192 'xor' 'ret_V_15' <Predicate = (icmp_ln887_6)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_20 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %img_idx_V, i32 1, i32 10)" [cpp/accel/Accel.cpp:577]   --->   Operation 193 'partselect' 'tmp_20' <Predicate = (icmp_ln887_6)> <Delay = 0.00>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_10 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i10(i1 %d_o_idx_V_read, i1 %ret_V_15, i10 0)" [cpp/accel/Accel.cpp:577]   --->   Operation 194 'bitconcatenate' 'tmp_10' <Predicate = (icmp_ln887_6)> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln887_1 = zext i12 %tmp_10 to i14" [cpp/accel/Accel.cpp:573]   --->   Operation 195 'zext' 'zext_ln887_1' <Predicate = (icmp_ln887_6)> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (1.06ns)   --->   "br label %.preheader" [cpp/accel/Accel.cpp:573]   --->   Operation 196 'br' <Predicate = (icmp_ln887_6)> <Delay = 1.06>

State 10 <SV = 7> <Delay = 4.09>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%p_0507_0 = phi i6 [ 0, %LOOP_CONV_ROWS_begin ], [ %c_V_1, %LOOP_CONV_COLS_end ]"   --->   Operation 197 'phi' 'p_0507_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (1.15ns)   --->   "%icmp_ln887_8 = icmp eq i6 %p_0507_0, -31" [cpp/accel/Accel.cpp:511]   --->   Operation 198 'icmp' 'icmp_ln887_8' <Predicate = true> <Delay = 1.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 33, i64 33, i64 33)"   --->   Operation 199 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (1.35ns)   --->   "%c_V_1 = add i6 %p_0507_0, 1" [cpp/accel/Accel.cpp:511]   --->   Operation 200 'add' 'c_V_1' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_8, label %LOOP_CONV_ROWS_end, label %LOOP_CONV_COLS_begin" [cpp/accel/Accel.cpp:511]   --->   Operation 201 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln209_2 = zext i6 %p_0507_0 to i11" [cpp/accel/Accel.cpp:515]   --->   Operation 202 'zext' 'zext_ln209_2' <Predicate = (!icmp_ln887_8)> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln209_3 = zext i6 %p_0507_0 to i10" [cpp/accel/Accel.cpp:515]   --->   Operation 203 'zext' 'zext_ln209_3' <Predicate = (!icmp_ln887_8)> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (1.42ns)   --->   "%addr_V = add i11 %shl_ln1, %zext_ln209_2" [cpp/accel/Accel.cpp:515]   --->   Operation 204 'add' 'addr_V' <Predicate = (!icmp_ln887_8)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 205 [1/1] (1.41ns)   --->   "%ret_V_10 = add i10 %zext_ln209_3, %trunc_ln209_2" [cpp/accel/Accel.cpp:515]   --->   Operation 205 'add' 'ret_V_10' <Predicate = (!icmp_ln887_8)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %addr_V, i32 10)" [cpp/accel/Accel.cpp:516]   --->   Operation 206 'bitselect' 'tmp_25' <Predicate = (!icmp_ln887_8)> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_12 = call i21 @_ssdm_op_BitConcatenate.i21.i9.i1.i1.i10(i9 0, i1 %d_i_idx_V_read, i1 %tmp_25, i10 %ret_V_10)" [cpp/accel/Accel.cpp:516]   --->   Operation 207 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln887_8)> <Delay = 0.00>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln180_5 = zext i21 %tmp_12 to i64" [cpp/accel/Accel.cpp:516]   --->   Operation 208 'zext' 'zext_ln180_5' <Predicate = (!icmp_ln887_8)> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%dmem_V_1_addr_1 = getelementptr [4096 x i64]* %dmem_V_2, i64 0, i64 %zext_ln180_5" [cpp/accel/Accel.cpp:516]   --->   Operation 209 'getelementptr' 'dmem_V_1_addr_1' <Predicate = (!icmp_ln887_8)> <Delay = 0.00>
ST_10 : Operation 210 [2/2] (2.66ns)   --->   "%inword_V = load i64* %dmem_V_1_addr_1, align 8" [cpp/accel/Accel.cpp:516]   --->   Operation 210 'load' 'inword_V' <Predicate = (!icmp_ln887_8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str32, i32 %tmp_4)" [cpp/accel/Accel.cpp:569]   --->   Operation 211 'specregionend' 'empty_65' <Predicate = (icmp_ln887_8)> <Delay = 0.00>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "br label %4" [cpp/accel/Accel.cpp:510]   --->   Operation 212 'br' <Predicate = (icmp_ln887_8)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 3.43>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str33) nounwind" [cpp/accel/Accel.cpp:511]   --->   Operation 213 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str33)" [cpp/accel/Accel.cpp:511]   --->   Operation 214 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%or_ln514 = or i6 %p_0507_0, %p_0517_0" [cpp/accel/Accel.cpp:514]   --->   Operation 215 'or' 'or_ln514' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %or_ln514, i32 5)" [cpp/accel/Accel.cpp:514]   --->   Operation 216 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 217 [1/2] (2.66ns)   --->   "%inword_V = load i64* %dmem_V_1_addr_1, align 8" [cpp/accel/Accel.cpp:516]   --->   Operation 217 'load' 'inword_V' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 218 [1/1] (0.77ns) (out node of the LUT)   --->   "%p_Val2_3 = select i1 %tmp_24, i64 0, i64 %inword_V" [cpp/accel/Accel.cpp:514]   --->   Operation 218 'select' 'p_Val2_3' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 219 [1/1] (1.15ns)   --->   "%icmp_ln883 = icmp eq i6 %p_0507_0, -32" [cpp/accel/Accel.cpp:535]   --->   Operation 219 'icmp' 'icmp_ln883' <Predicate = true> <Delay = 1.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln519 = zext i6 %p_0507_0 to i9" [cpp/accel/Accel.cpp:519]   --->   Operation 220 'zext' 'zext_ln519' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (1.06ns)   --->   "br label %6" [cpp/accel/Accel.cpp:519]   --->   Operation 221 'br' <Predicate = true> <Delay = 1.06>

State 12 <SV = 9> <Delay = 7.64>
ST_12 : Operation 222 [1/1] (0.00ns)   --->   "%p_0564_0 = phi i2 [ 0, %LOOP_CONV_COLS_begin ], [ %m_V_3, %._crit_edge2257 ]"   --->   Operation 222 'phi' 'p_0564_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 223 [1/1] (0.64ns)   --->   "%icmp_ln887_9 = icmp eq i2 %p_0564_0, -1" [cpp/accel/Accel.cpp:519]   --->   Operation 223 'icmp' 'icmp_ln887_9' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 224 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 225 [1/1] (1.00ns)   --->   "%m_V_3 = add i2 %p_0564_0, 1" [cpp/accel/Accel.cpp:519]   --->   Operation 225 'add' 'm_V_3' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_9, label %10, label %7" [cpp/accel/Accel.cpp:519]   --->   Operation 226 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%Lo_1 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i2.i2(i2 %p_0564_0, i2 %p_0564_0, i2 0)" [cpp/accel/Accel.cpp:525]   --->   Operation 227 'bitconcatenate' 'Lo_1' <Predicate = (!icmp_ln887_9)> <Delay = 0.00>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln555 = zext i6 %Lo_1 to i7" [cpp/accel/Accel.cpp:525]   --->   Operation 228 'zext' 'zext_ln555' <Predicate = (!icmp_ln887_9)> <Delay = 0.00>
ST_12 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln555_3 = zext i6 %Lo_1 to i32" [cpp/accel/Accel.cpp:525]   --->   Operation 229 'zext' 'zext_ln555_3' <Predicate = (!icmp_ln887_9)> <Delay = 0.00>
ST_12 : Operation 230 [1/1] (1.35ns)   --->   "%Hi_1 = add i7 19, %zext_ln555" [cpp/accel/Accel.cpp:525]   --->   Operation 230 'add' 'Hi_1' <Predicate = (!icmp_ln887_9)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln555_4 = zext i7 %Hi_1 to i32" [cpp/accel/Accel.cpp:525]   --->   Operation 231 'zext' 'zext_ln555_4' <Predicate = (!icmp_ln887_9)> <Delay = 0.00>
ST_12 : Operation 232 [1/1] (1.18ns)   --->   "%icmp_ln647_1 = icmp ugt i32 %zext_ln555_3, %zext_ln555_4" [cpp/accel/Accel.cpp:525]   --->   Operation 232 'icmp' 'icmp_ln647_1' <Predicate = (!icmp_ln887_9)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln647_4 = zext i6 %Lo_1 to i7" [cpp/accel/Accel.cpp:525]   --->   Operation 233 'zext' 'zext_ln647_4' <Predicate = (!icmp_ln887_9)> <Delay = 0.00>
ST_12 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln647_2)   --->   "%tmp_26 = call i64 @llvm.part.select.i64(i64 %p_Val2_3, i32 63, i32 0)" [cpp/accel/Accel.cpp:525]   --->   Operation 234 'partselect' 'tmp_26' <Predicate = (!icmp_ln887_9)> <Delay = 0.00>
ST_12 : Operation 235 [1/1] (1.37ns)   --->   "%sub_ln647_3 = sub i7 %zext_ln647_4, %Hi_1" [cpp/accel/Accel.cpp:525]   --->   Operation 235 'sub' 'sub_ln647_3' <Predicate = (!icmp_ln887_9)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln647_2)   --->   "%xor_ln647_1 = xor i7 %zext_ln647_4, 63" [cpp/accel/Accel.cpp:525]   --->   Operation 236 'xor' 'xor_ln647_1' <Predicate = (!icmp_ln887_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 237 [1/1] (1.37ns)   --->   "%sub_ln647_4 = sub i7 %Hi_1, %zext_ln647_4" [cpp/accel/Accel.cpp:525]   --->   Operation 237 'sub' 'sub_ln647_4' <Predicate = (!icmp_ln887_9)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node sub_ln647_5)   --->   "%select_ln647_3 = select i1 %icmp_ln647_1, i7 %sub_ln647_3, i7 %sub_ln647_4" [cpp/accel/Accel.cpp:525]   --->   Operation 238 'select' 'select_ln647_3' <Predicate = (!icmp_ln887_9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln647_2)   --->   "%select_ln647_4 = select i1 %icmp_ln647_1, i64 %tmp_26, i64 %p_Val2_3" [cpp/accel/Accel.cpp:525]   --->   Operation 239 'select' 'select_ln647_4' <Predicate = (!icmp_ln887_9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln647_2)   --->   "%select_ln647_5 = select i1 %icmp_ln647_1, i7 %xor_ln647_1, i7 %zext_ln647_4" [cpp/accel/Accel.cpp:525]   --->   Operation 240 'select' 'select_ln647_5' <Predicate = (!icmp_ln887_9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 241 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln647_5 = sub i7 63, %select_ln647_3" [cpp/accel/Accel.cpp:525]   --->   Operation 241 'sub' 'sub_ln647_5' <Predicate = (!icmp_ln887_9)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln647_2)   --->   "%zext_ln647_5 = zext i7 %select_ln647_5 to i64" [cpp/accel/Accel.cpp:525]   --->   Operation 242 'zext' 'zext_ln647_5' <Predicate = (!icmp_ln887_9)> <Delay = 0.00>
ST_12 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%zext_ln647_6 = zext i7 %sub_ln647_5 to i64" [cpp/accel/Accel.cpp:525]   --->   Operation 243 'zext' 'zext_ln647_6' <Predicate = (!icmp_ln887_9)> <Delay = 0.00>
ST_12 : Operation 244 [1/1] (3.03ns) (out node of the LUT)   --->   "%lshr_ln647_2 = lshr i64 %select_ln647_4, %zext_ln647_5" [cpp/accel/Accel.cpp:525]   --->   Operation 244 'lshr' 'lshr_ln647_2' <Predicate = (!icmp_ln887_9)> <Delay = 3.03> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%lshr_ln647_3 = lshr i64 -1, %zext_ln647_6" [cpp/accel/Accel.cpp:525]   --->   Operation 245 'lshr' 'lshr_ln647_3' <Predicate = (!icmp_ln887_9)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 246 [1/1] (2.06ns) (out node of the LUT)   --->   "%p_Result_5 = and i64 %lshr_ln647_2, %lshr_ln647_3" [cpp/accel/Accel.cpp:525]   --->   Operation 246 'and' 'p_Result_5' <Predicate = (!icmp_ln887_9)> <Delay = 2.06> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 247 [1/1] (0.00ns)   --->   "%p_Result_6 = trunc i64 %p_Result_5 to i20" [cpp/accel/Accel.cpp:525]   --->   Operation 247 'trunc' 'p_Result_6' <Predicate = (!icmp_ln887_9)> <Delay = 0.00>
ST_12 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i2 %p_0564_0 to i6" [cpp/accel/Accel.cpp:530]   --->   Operation 248 'zext' 'zext_ln203_4' <Predicate = (!icmp_ln887_9)> <Delay = 0.00>
ST_12 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln203_5 = zext i2 %p_0564_0 to i5" [cpp/accel/Accel.cpp:530]   --->   Operation 249 'zext' 'zext_ln203_5' <Predicate = (!icmp_ln887_9)> <Delay = 0.00>
ST_12 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_13 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %p_0564_0, i2 0)" [cpp/accel/Accel.cpp:530]   --->   Operation 250 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln887_9)> <Delay = 0.00>
ST_12 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln203_6 = zext i4 %tmp_13 to i5" [cpp/accel/Accel.cpp:530]   --->   Operation 251 'zext' 'zext_ln203_6' <Predicate = (!icmp_ln887_9)> <Delay = 0.00>
ST_12 : Operation 252 [1/1] (1.32ns)   --->   "%sub_ln203 = sub i5 %zext_ln203_6, %zext_ln203_5" [cpp/accel/Accel.cpp:530]   --->   Operation 252 'sub' 'sub_ln203' <Predicate = (!icmp_ln887_9)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i5 %sub_ln203 to i6" [cpp/accel/Accel.cpp:530]   --->   Operation 253 'sext' 'sext_ln203' <Predicate = (!icmp_ln887_9)> <Delay = 0.00>
ST_12 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_14 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %p_0564_0, i3 0)" [cpp/accel/Accel.cpp:540]   --->   Operation 254 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln887_9)> <Delay = 0.00>
ST_12 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln203_7 = zext i5 %tmp_14 to i6" [cpp/accel/Accel.cpp:540]   --->   Operation 255 'zext' 'zext_ln203_7' <Predicate = (!icmp_ln887_9)> <Delay = 0.00>
ST_12 : Operation 256 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_1 = add i6 %zext_ln203_4, %zext_ln203_7" [cpp/accel/Accel.cpp:540]   --->   Operation 256 'add' 'add_ln203_1' <Predicate = (!icmp_ln887_9)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 257 [1/1] (2.27ns) (root node of TernaryAdder)   --->   "%add_ln203_2 = add i6 8, %add_ln203_1" [cpp/accel/Accel.cpp:540]   --->   Operation 257 'add' 'add_ln203_2' <Predicate = (!icmp_ln887_9)> <Delay = 2.27> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln203_1 = sext i6 %add_ln203_2 to i64" [cpp/accel/Accel.cpp:540]   --->   Operation 258 'sext' 'sext_ln203_1' <Predicate = (!icmp_ln887_9)> <Delay = 0.00>
ST_12 : Operation 259 [1/1] (0.00ns)   --->   "%win_V_addr = getelementptr [27 x i20]* %win_V, i64 0, i64 %sext_ln203_1" [cpp/accel/Accel.cpp:540]   --->   Operation 259 'getelementptr' 'win_V_addr' <Predicate = (!icmp_ln887_9)> <Delay = 0.00>
ST_12 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_15 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %p_0564_0, i1 false)" [cpp/accel/Accel.cpp:535]   --->   Operation 260 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln887_9 & !icmp_ln883)> <Delay = 0.00>
ST_12 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln203_8 = zext i3 %tmp_15 to i4" [cpp/accel/Accel.cpp:545]   --->   Operation 261 'zext' 'zext_ln203_8' <Predicate = (!icmp_ln887_9 & !icmp_ln883)> <Delay = 0.00>
ST_12 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node add_ln203_3)   --->   "%tmp_16 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %p_0564_0, i6 0)" [cpp/accel/Accel.cpp:545]   --->   Operation 262 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln887_9)> <Delay = 0.00>
ST_12 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node add_ln203_3)   --->   "%or_ln203_1 = or i8 %tmp_16, 32" [cpp/accel/Accel.cpp:545]   --->   Operation 263 'or' 'or_ln203_1' <Predicate = (!icmp_ln887_9)> <Delay = 0.00>
ST_12 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node add_ln203_3)   --->   "%tmp_41_cast = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %or_ln203_1)" [cpp/accel/Accel.cpp:545]   --->   Operation 264 'bitconcatenate' 'tmp_41_cast' <Predicate = (!icmp_ln887_9)> <Delay = 0.00>
ST_12 : Operation 265 [1/1] (1.40ns) (out node of the LUT)   --->   "%add_ln203_3 = add i9 %tmp_41_cast, %zext_ln519" [cpp/accel/Accel.cpp:545]   --->   Operation 265 'add' 'add_ln203_3' <Predicate = (!icmp_ln887_9)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln203_9 = zext i9 %add_ln203_3 to i64" [cpp/accel/Accel.cpp:545]   --->   Operation 266 'zext' 'zext_ln203_9' <Predicate = (!icmp_ln887_9)> <Delay = 0.00>
ST_12 : Operation 267 [1/1] (0.00ns)   --->   "%lbuf_V_addr_2 = getelementptr [192 x i20]* %lbuf_V, i64 0, i64 %zext_ln203_9" [cpp/accel/Accel.cpp:545]   --->   Operation 267 'getelementptr' 'lbuf_V_addr_2' <Predicate = (!icmp_ln887_9)> <Delay = 0.00>
ST_12 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %p_0564_0, i6 %p_0507_0)" [cpp/accel/Accel.cpp:545]   --->   Operation 268 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln887_9)> <Delay = 0.00>
ST_12 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i8 %tmp_17 to i64" [cpp/accel/Accel.cpp:545]   --->   Operation 269 'zext' 'zext_ln203_3' <Predicate = (!icmp_ln887_9)> <Delay = 0.00>
ST_12 : Operation 270 [1/1] (0.00ns)   --->   "%lbuf_V_addr_3 = getelementptr [192 x i20]* %lbuf_V, i64 0, i64 %zext_ln203_3" [cpp/accel/Accel.cpp:545]   --->   Operation 270 'getelementptr' 'lbuf_V_addr_3' <Predicate = (!icmp_ln887_9)> <Delay = 0.00>
ST_12 : Operation 271 [1/1] (1.06ns)   --->   "br label %.loopexit" [cpp/accel/Accel.cpp:528]   --->   Operation 271 'br' <Predicate = (!icmp_ln887_9)> <Delay = 1.06>
ST_12 : Operation 272 [1/1] (1.15ns)   --->   "%icmp_ln895_1 = icmp eq i6 %p_0507_0, 0" [cpp/accel/Accel.cpp:552]   --->   Operation 272 'icmp' 'icmp_ln895_1' <Predicate = (icmp_ln887_9)> <Delay = 1.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 273 [1/1] (0.61ns)   --->   "%or_ln552 = or i1 %icmp_ln895, %icmp_ln895_1" [cpp/accel/Accel.cpp:552]   --->   Operation 273 'or' 'or_ln552' <Predicate = (icmp_ln887_9)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 274 [1/1] (0.00ns)   --->   "br i1 %or_ln552, label %LOOP_CONV_COLS_end, label %_ZN8ap_fixedILi24ELi6EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit.preheader" [cpp/accel/Accel.cpp:552]   --->   Operation 274 'br' <Predicate = (icmp_ln887_9)> <Delay = 0.00>
ST_12 : Operation 275 [1/1] (1.06ns)   --->   "br label %_ZN8ap_fixedILi24ELi6EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit" [cpp/accel/Accel.cpp:554]   --->   Operation 275 'br' <Predicate = (icmp_ln887_9 & !or_ln552)> <Delay = 1.06>

State 13 <SV = 10> <Delay = 2.69>
ST_13 : Operation 276 [1/1] (0.00ns)   --->   "%p_0787_0 = phi i2 [ 0, %7 ], [ %wr_V, %.loopexit.loopexit ]"   --->   Operation 276 'phi' 'p_0787_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 277 [1/1] (0.64ns)   --->   "%icmp_ln887_10 = icmp eq i2 %p_0787_0, -1" [cpp/accel/Accel.cpp:528]   --->   Operation 277 'icmp' 'icmp_ln887_10' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 278 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 278 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 279 [1/1] (1.00ns)   --->   "%wr_V = add i2 %p_0787_0, 1" [cpp/accel/Accel.cpp:528]   --->   Operation 279 'add' 'wr_V' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 280 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_10, label %.preheader2252.preheader, label %.preheader2253.preheader" [cpp/accel/Accel.cpp:528]   --->   Operation 280 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln203_10 = zext i2 %p_0787_0 to i6" [cpp/accel/Accel.cpp:530]   --->   Operation 281 'zext' 'zext_ln203_10' <Predicate = (!icmp_ln887_10)> <Delay = 0.00>
ST_13 : Operation 282 [1/1] (1.33ns)   --->   "%add_ln203_4 = add i6 %zext_ln203_10, %sext_ln203" [cpp/accel/Accel.cpp:530]   --->   Operation 282 'add' 'add_ln203_4' <Predicate = (!icmp_ln887_10)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node sub_ln203_1)   --->   "%shl_ln203 = shl i6 %add_ln203_4, 2" [cpp/accel/Accel.cpp:530]   --->   Operation 283 'shl' 'shl_ln203' <Predicate = (!icmp_ln887_10)> <Delay = 0.00>
ST_13 : Operation 284 [1/1] (1.35ns) (out node of the LUT)   --->   "%sub_ln203_1 = sub i6 %shl_ln203, %add_ln203_4" [cpp/accel/Accel.cpp:530]   --->   Operation 284 'sub' 'sub_ln203_1' <Predicate = (!icmp_ln887_10)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 285 [1/1] (1.06ns)   --->   "br label %.preheader2253" [cpp/accel/Accel.cpp:529]   --->   Operation 285 'br' <Predicate = (!icmp_ln887_10)> <Delay = 1.06>
ST_13 : Operation 286 [1/1] (1.06ns)   --->   "br label %.preheader2252" [cpp/accel/Accel.cpp:534]   --->   Operation 286 'br' <Predicate = (icmp_ln887_10)> <Delay = 1.06>

State 14 <SV = 11> <Delay = 3.78>
ST_14 : Operation 287 [1/1] (0.00ns)   --->   "%p_0777_0 = phi i2 [ %ret_V_14, %8 ], [ 0, %.preheader2253.preheader ]"   --->   Operation 287 'phi' 'p_0777_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 288 [1/1] (0.64ns)   --->   "%icmp_ln887_13 = icmp eq i2 %p_0777_0, -2" [cpp/accel/Accel.cpp:529]   --->   Operation 288 'icmp' 'icmp_ln887_13' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 289 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 289 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 290 [1/1] (1.00ns)   --->   "%ret_V_14 = add i2 %p_0777_0, 1" [cpp/accel/Accel.cpp:530]   --->   Operation 290 'add' 'ret_V_14' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 291 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_13, label %.loopexit.loopexit, label %8" [cpp/accel/Accel.cpp:529]   --->   Operation 291 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln203_14 = zext i2 %p_0777_0 to i6" [cpp/accel/Accel.cpp:530]   --->   Operation 292 'zext' 'zext_ln203_14' <Predicate = (!icmp_ln887_13)> <Delay = 0.00>
ST_14 : Operation 293 [1/1] (1.35ns)   --->   "%add_ln203_7 = add i6 %sub_ln203_1, %zext_ln203_14" [cpp/accel/Accel.cpp:530]   --->   Operation 293 'add' 'add_ln203_7' <Predicate = (!icmp_ln887_13)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln203_16 = zext i2 %ret_V_14 to i6" [cpp/accel/Accel.cpp:530]   --->   Operation 294 'zext' 'zext_ln203_16' <Predicate = (!icmp_ln887_13)> <Delay = 0.00>
ST_14 : Operation 295 [1/1] (1.35ns)   --->   "%add_ln203_8 = add i6 %sub_ln203_1, %zext_ln203_16" [cpp/accel/Accel.cpp:530]   --->   Operation 295 'add' 'add_ln203_8' <Predicate = (!icmp_ln887_13)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln203_17 = zext i6 %add_ln203_8 to i64" [cpp/accel/Accel.cpp:530]   --->   Operation 296 'zext' 'zext_ln203_17' <Predicate = (!icmp_ln887_13)> <Delay = 0.00>
ST_14 : Operation 297 [1/1] (0.00ns)   --->   "%win_V_addr_1 = getelementptr [27 x i20]* %win_V, i64 0, i64 %zext_ln203_17" [cpp/accel/Accel.cpp:530]   --->   Operation 297 'getelementptr' 'win_V_addr_1' <Predicate = (!icmp_ln887_13)> <Delay = 0.00>
ST_14 : Operation 298 [2/2] (1.42ns)   --->   "%win_V_load = load i20* %win_V_addr_1, align 4" [cpp/accel/Accel.cpp:530]   --->   Operation 298 'load' 'win_V_load' <Predicate = (!icmp_ln887_13)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 299 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 299 'br' <Predicate = (icmp_ln887_13)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 2.85>
ST_15 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln203_15 = zext i6 %add_ln203_7 to i64" [cpp/accel/Accel.cpp:530]   --->   Operation 300 'zext' 'zext_ln203_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 301 [1/1] (0.00ns)   --->   "%win_V_addr_2 = getelementptr [27 x i20]* %win_V, i64 0, i64 %zext_ln203_15" [cpp/accel/Accel.cpp:530]   --->   Operation 301 'getelementptr' 'win_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 302 [1/2] (1.42ns)   --->   "%win_V_load = load i20* %win_V_addr_1, align 4" [cpp/accel/Accel.cpp:530]   --->   Operation 302 'load' 'win_V_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 303 [1/1] (1.42ns)   --->   "store i20 %win_V_load, i20* %win_V_addr_2, align 4" [cpp/accel/Accel.cpp:530]   --->   Operation 303 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 304 [1/1] (0.00ns)   --->   "br label %.preheader2253" [cpp/accel/Accel.cpp:529]   --->   Operation 304 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 11> <Delay = 5.23>
ST_16 : Operation 305 [1/1] (0.00ns)   --->   "%p_0870_0 = phi i2 [ %wr_V_2, %_ifconv ], [ 0, %.preheader2252.preheader ]"   --->   Operation 305 'phi' 'p_0870_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 306 [1/1] (0.64ns)   --->   "%icmp_ln887_12 = icmp eq i2 %p_0870_0, -2" [cpp/accel/Accel.cpp:534]   --->   Operation 306 'icmp' 'icmp_ln887_12' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 307 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 307 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 308 [1/1] (1.00ns)   --->   "%wr_V_2 = add i2 %p_0870_0, 1" [cpp/accel/Accel.cpp:534]   --->   Operation 308 'add' 'wr_V_2' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 309 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_12, label %9, label %_ifconv" [cpp/accel/Accel.cpp:534]   --->   Operation 309 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln203_11 = zext i2 %p_0870_0 to i4" [cpp/accel/Accel.cpp:536]   --->   Operation 310 'zext' 'zext_ln203_11' <Predicate = (!icmp_ln887_12 & !icmp_ln883)> <Delay = 0.00>
ST_16 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln203_12 = zext i2 %p_0870_0 to i6" [cpp/accel/Accel.cpp:536]   --->   Operation 311 'zext' 'zext_ln203_12' <Predicate = (!icmp_ln887_12)> <Delay = 0.00>
ST_16 : Operation 312 [1/1] (1.33ns)   --->   "%add_ln203_5 = add i6 %zext_ln203_12, %sext_ln203" [cpp/accel/Accel.cpp:536]   --->   Operation 312 'add' 'add_ln203_5' <Predicate = (!icmp_ln887_12)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 313 [1/1] (1.16ns)   --->   "%add_ln535 = add i4 %zext_ln203_11, %zext_ln203_8" [cpp/accel/Accel.cpp:535]   --->   Operation 313 'add' 'add_ln535' <Predicate = (!icmp_ln887_12 & !icmp_ln883)> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_47_cast = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %add_ln535, i5 0)" [cpp/accel/Accel.cpp:535]   --->   Operation 314 'bitconcatenate' 'tmp_47_cast' <Predicate = (!icmp_ln887_12 & !icmp_ln883)> <Delay = 0.00>
ST_16 : Operation 315 [1/1] (1.40ns)   --->   "%add_ln535_1 = add i9 %zext_ln519, %tmp_47_cast" [cpp/accel/Accel.cpp:535]   --->   Operation 315 'add' 'add_ln535_1' <Predicate = (!icmp_ln887_12 & !icmp_ln883)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln535 = zext i9 %add_ln535_1 to i64" [cpp/accel/Accel.cpp:535]   --->   Operation 316 'zext' 'zext_ln535' <Predicate = (!icmp_ln887_12 & !icmp_ln883)> <Delay = 0.00>
ST_16 : Operation 317 [1/1] (0.00ns)   --->   "%lbuf_V_addr_4 = getelementptr [192 x i20]* %lbuf_V, i64 0, i64 %zext_ln535" [cpp/accel/Accel.cpp:535]   --->   Operation 317 'getelementptr' 'lbuf_V_addr_4' <Predicate = (!icmp_ln887_12 & !icmp_ln883)> <Delay = 0.00>
ST_16 : Operation 318 [2/2] (2.66ns)   --->   "%val_V = load i20* %lbuf_V_addr_4, align 4" [cpp/accel/Accel.cpp:535]   --->   Operation 318 'load' 'val_V' <Predicate = (!icmp_ln887_12 & !icmp_ln883)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_16 : Operation 319 [1/1] (1.42ns)   --->   "store i20 %p_Result_6, i20* %win_V_addr, align 4" [cpp/accel/Accel.cpp:540]   --->   Operation 319 'store' <Predicate = (icmp_ln887_12)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_16 : Operation 320 [1/1] (0.00ns)   --->   "br i1 %icmp_ln883, label %._crit_edge2257, label %.preheader2251" [cpp/accel/Accel.cpp:543]   --->   Operation 320 'br' <Predicate = (icmp_ln887_12)> <Delay = 0.00>
ST_16 : Operation 321 [2/2] (2.66ns)   --->   "%lbuf_V_load_1 = load i20* %lbuf_V_addr_2, align 4" [cpp/accel/Accel.cpp:545]   --->   Operation 321 'load' 'lbuf_V_load_1' <Predicate = (icmp_ln887_12 & !icmp_ln883)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 17 <SV = 12> <Delay = 5.01>
ST_17 : Operation 322 [1/1] (0.00ns)   --->   "%shl_ln203_1 = shl i6 %add_ln203_5, 2" [cpp/accel/Accel.cpp:536]   --->   Operation 322 'shl' 'shl_ln203_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 323 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203_2 = sub i6 %shl_ln203_1, %add_ln203_5" [cpp/accel/Accel.cpp:536]   --->   Operation 323 'sub' 'sub_ln203_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 324 [1/1] (2.27ns) (root node of TernaryAdder)   --->   "%add_ln203_6 = add i6 2, %sub_ln203_2" [cpp/accel/Accel.cpp:536]   --->   Operation 324 'add' 'add_ln203_6' <Predicate = true> <Delay = 2.27> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln203_13 = zext i6 %add_ln203_6 to i64" [cpp/accel/Accel.cpp:536]   --->   Operation 325 'zext' 'zext_ln203_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 326 [1/1] (0.00ns)   --->   "%win_V_addr_3 = getelementptr [27 x i20]* %win_V, i64 0, i64 %zext_ln203_13" [cpp/accel/Accel.cpp:536]   --->   Operation 326 'getelementptr' 'win_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 327 [1/2] (2.66ns)   --->   "%val_V = load i20* %lbuf_V_addr_4, align 4" [cpp/accel/Accel.cpp:535]   --->   Operation 327 'load' 'val_V' <Predicate = (!icmp_ln883)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 328 [1/1] (0.92ns)   --->   "%select_ln883 = select i1 %icmp_ln883, i20 0, i20 %val_V" [cpp/accel/Accel.cpp:535]   --->   Operation 328 'select' 'select_ln883' <Predicate = true> <Delay = 0.92> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 329 [1/1] (1.42ns)   --->   "store i20 %select_ln883, i20* %win_V_addr_3, align 4" [cpp/accel/Accel.cpp:536]   --->   Operation 329 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 330 [1/1] (0.00ns)   --->   "br label %.preheader2252" [cpp/accel/Accel.cpp:534]   --->   Operation 330 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 12> <Delay = 5.32>
ST_18 : Operation 331 [1/2] (2.66ns)   --->   "%lbuf_V_load_1 = load i20* %lbuf_V_addr_2, align 4" [cpp/accel/Accel.cpp:545]   --->   Operation 331 'load' 'lbuf_V_load_1' <Predicate = (!icmp_ln883)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 332 [1/1] (2.66ns)   --->   "store i20 %lbuf_V_load_1, i20* %lbuf_V_addr_3, align 4" [cpp/accel/Accel.cpp:545]   --->   Operation 332 'store' <Predicate = (!icmp_ln883)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 333 [1/1] (2.66ns)   --->   "store i20 %p_Result_6, i20* %lbuf_V_addr_2, align 4" [cpp/accel/Accel.cpp:547]   --->   Operation 333 'store' <Predicate = (!icmp_ln883)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 334 [1/1] (0.00ns)   --->   "br label %._crit_edge2257" [cpp/accel/Accel.cpp:548]   --->   Operation 334 'br' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_18 : Operation 335 [1/1] (0.00ns)   --->   "br label %6" [cpp/accel/Accel.cpp:519]   --->   Operation 335 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 10> <Delay = 7.06>
ST_19 : Operation 336 [1/1] (0.00ns)   --->   "%p_0888_1 = phi i24 [ %p_0888_2, %_ZN8ap_fixedILi24ELi6EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit.loopexit ], [ 0, %_ZN8ap_fixedILi24ELi6EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit.preheader ]" [cpp/accel/Accel.cpp:559]   --->   Operation 336 'phi' 'p_0888_1' <Predicate = (!or_ln552)> <Delay = 0.00>
ST_19 : Operation 337 [1/1] (0.00ns)   --->   "%p_0884_0 = phi i2 [ %m_V_2, %_ZN8ap_fixedILi24ELi6EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit.loopexit ], [ 0, %_ZN8ap_fixedILi24ELi6EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit.preheader ]"   --->   Operation 337 'phi' 'p_0884_0' <Predicate = (!or_ln552)> <Delay = 0.00>
ST_19 : Operation 338 [1/1] (0.64ns)   --->   "%icmp_ln887_11 = icmp eq i2 %p_0884_0, -1" [cpp/accel/Accel.cpp:554]   --->   Operation 338 'icmp' 'icmp_ln887_11' <Predicate = (!or_ln552)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 339 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 339 'speclooptripcount' 'empty_60' <Predicate = (!or_ln552)> <Delay = 0.00>
ST_19 : Operation 340 [1/1] (1.00ns)   --->   "%m_V_2 = add i2 %p_0884_0, 1" [cpp/accel/Accel.cpp:554]   --->   Operation 340 'add' 'm_V_2' <Predicate = (!or_ln552)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 341 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_11, label %_ZNK13ap_fixed_baseILi24ELi6ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEgeILi16ELi4ELb1ELS0_5ELS1_3ELi0EEEbRKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, label %.preheader2250.preheader" [cpp/accel/Accel.cpp:554]   --->   Operation 341 'br' <Predicate = (!or_ln552)> <Delay = 0.00>
ST_19 : Operation 342 [1/1] (0.00ns)   --->   "%wtbuf_2_V_load = load i9* %wtbuf_2_V" [cpp/accel/Accel.cpp:558]   --->   Operation 342 'load' 'wtbuf_2_V_load' <Predicate = (!or_ln552 & !icmp_ln887_11)> <Delay = 0.00>
ST_19 : Operation 343 [1/1] (0.00ns)   --->   "%wtbuf_2_V_1_load = load i9* %wtbuf_2_V_1" [cpp/accel/Accel.cpp:558]   --->   Operation 343 'load' 'wtbuf_2_V_1_load' <Predicate = (!or_ln552 & !icmp_ln887_11)> <Delay = 0.00>
ST_19 : Operation 344 [1/1] (0.00ns)   --->   "%wtbuf_2_V_2_load = load i9* %wtbuf_2_V_2" [cpp/accel/Accel.cpp:558]   --->   Operation 344 'load' 'wtbuf_2_V_2_load' <Predicate = (!or_ln552 & !icmp_ln887_11)> <Delay = 0.00>
ST_19 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln557 = zext i2 %p_0884_0 to i5" [cpp/accel/Accel.cpp:557]   --->   Operation 345 'zext' 'zext_ln557' <Predicate = (!or_ln552 & !icmp_ln887_11)> <Delay = 0.00>
ST_19 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_29 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %p_0884_0, i2 0)" [cpp/accel/Accel.cpp:557]   --->   Operation 346 'bitconcatenate' 'tmp_29' <Predicate = (!or_ln552 & !icmp_ln887_11)> <Delay = 0.00>
ST_19 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln557_1 = zext i4 %tmp_29 to i5" [cpp/accel/Accel.cpp:557]   --->   Operation 347 'zext' 'zext_ln557_1' <Predicate = (!or_ln552 & !icmp_ln887_11)> <Delay = 0.00>
ST_19 : Operation 348 [1/1] (1.32ns)   --->   "%sub_ln557 = sub i5 %zext_ln557_1, %zext_ln557" [cpp/accel/Accel.cpp:557]   --->   Operation 348 'sub' 'sub_ln557' <Predicate = (!or_ln552 & !icmp_ln887_11)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln557 = sext i5 %sub_ln557 to i6" [cpp/accel/Accel.cpp:557]   --->   Operation 349 'sext' 'sext_ln557' <Predicate = (!or_ln552 & !icmp_ln887_11)> <Delay = 0.00>
ST_19 : Operation 350 [1/1] (1.14ns)   --->   "%p_Val2_4 = call i9 @_ssdm_op_Mux.ap_auto.3i9.i2(i9 %wtbuf_2_V_load, i9 %wtbuf_2_V_1_load, i9 %wtbuf_2_V_2_load, i2 %p_0884_0)" [cpp/accel/Accel.cpp:558]   --->   Operation 350 'mux' 'p_Val2_4' <Predicate = (!or_ln552 & !icmp_ln887_11)> <Delay = 1.14> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 351 [1/1] (1.06ns)   --->   "br label %.preheader2250" [cpp/accel/Accel.cpp:555]   --->   Operation 351 'br' <Predicate = (!or_ln552 & !icmp_ln887_11)> <Delay = 1.06>
ST_19 : Operation 352 [1/1] (1.35ns)   --->   "%add_ln555 = add i6 %p_0507_0, -1" [cpp/accel/Accel.cpp:564]   --->   Operation 352 'add' 'add_ln555' <Predicate = (!or_ln552 & icmp_ln887_11)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln555_5 = zext i6 %add_ln555 to i7" [cpp/accel/Accel.cpp:564]   --->   Operation 353 'zext' 'zext_ln555_5' <Predicate = (!or_ln552 & icmp_ln887_11)> <Delay = 0.00>
ST_19 : Operation 354 [1/1] (1.37ns)   --->   "%bvh_d_index = add i7 %shl_ln2, %zext_ln555_5" [cpp/accel/Accel.cpp:564]   --->   Operation 354 'add' 'bvh_d_index' <Predicate = (!or_ln552 & icmp_ln887_11)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln555_6 = zext i7 %bvh_d_index to i32" [cpp/accel/Accel.cpp:564]   --->   Operation 355 'zext' 'zext_ln555_6' <Predicate = (!or_ln552 & icmp_ln887_11)> <Delay = 0.00>
ST_19 : Operation 356 [1/1] (1.52ns)   --->   "%icmp_ln1496 = icmp slt i24 %p_0888_1, %sext_ln510" [cpp/accel/Accel.cpp:565]   --->   Operation 356 'icmp' 'icmp_ln1496' <Predicate = (!or_ln552 & icmp_ln887_11)> <Delay = 1.52> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 357 [1/1] (0.00ns)   --->   "%p_Repl2_1 = zext i1 %icmp_ln1496 to i64" [cpp/accel/Accel.cpp:565]   --->   Operation 357 'zext' 'p_Repl2_1' <Predicate = (!or_ln552 & icmp_ln887_11)> <Delay = 0.00>
ST_19 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_27 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i64(i64 0, i32 %zext_ln555_6, i64 %p_Repl2_1)" [cpp/accel/Accel.cpp:565]   --->   Operation 358 'bitset' 'tmp_27' <Predicate = (!or_ln552 & icmp_ln887_11)> <Delay = 0.00>
ST_19 : Operation 359 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([16 x i64]* %outwords_V)" [cpp/accel/Accel.cpp:565]   --->   Operation 359 'specbramwithbyteenable' <Predicate = (!or_ln552 & icmp_ln887_11)> <Delay = 0.00>
ST_19 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_28 = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %bvh_d_index, i32 3, i32 6)" [cpp/accel/Accel.cpp:565]   --->   Operation 360 'partselect' 'tmp_28' <Predicate = (!or_ln552 & icmp_ln887_11)> <Delay = 0.00>
ST_19 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln821 = zext i4 %tmp_28 to i8" [cpp/accel/Accel.cpp:565]   --->   Operation 361 'zext' 'zext_ln821' <Predicate = (!or_ln552 & icmp_ln887_11)> <Delay = 0.00>
ST_19 : Operation 362 [1/1] (1.67ns)   --->   "%shl_ln821 = shl i8 -1, %zext_ln821" [cpp/accel/Accel.cpp:565]   --->   Operation 362 'shl' 'shl_ln821' <Predicate = (!or_ln552 & icmp_ln887_11)> <Delay = 1.67> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 363 [1/1] (2.66ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %outwords_V_addr, i64 %tmp_27, i8 %shl_ln821)" [cpp/accel/Accel.cpp:565]   --->   Operation 363 'store' <Predicate = (!or_ln552 & icmp_ln887_11)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 364 [1/1] (0.00ns)   --->   "br label %LOOP_CONV_COLS_end" [cpp/accel/Accel.cpp:566]   --->   Operation 364 'br' <Predicate = (!or_ln552 & icmp_ln887_11)> <Delay = 0.00>
ST_19 : Operation 365 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str33, i32 %tmp_5)" [cpp/accel/Accel.cpp:568]   --->   Operation 365 'specregionend' 'empty_64' <Predicate = (icmp_ln887_11) | (or_ln552)> <Delay = 0.00>
ST_19 : Operation 366 [1/1] (0.00ns)   --->   "br label %5" [cpp/accel/Accel.cpp:511]   --->   Operation 366 'br' <Predicate = (icmp_ln887_11) | (or_ln552)> <Delay = 0.00>

State 20 <SV = 11> <Delay = 2.69>
ST_20 : Operation 367 [1/1] (0.00ns)   --->   "%p_0888_2 = phi i24 [ %p_0888_1, %.preheader2250.preheader ], [ %p_Val2_6, %.preheader2250.loopexit ]"   --->   Operation 367 'phi' 'p_0888_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 368 [1/1] (0.00ns)   --->   "%p_01033_0 = phi i2 [ 0, %.preheader2250.preheader ], [ %wr_V_1, %.preheader2250.loopexit ]"   --->   Operation 368 'phi' 'p_01033_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 369 [1/1] (0.64ns)   --->   "%icmp_ln887_14 = icmp eq i2 %p_01033_0, -1" [cpp/accel/Accel.cpp:555]   --->   Operation 369 'icmp' 'icmp_ln887_14' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 370 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 370 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 371 [1/1] (1.00ns)   --->   "%wr_V_1 = add i2 %p_01033_0, 1" [cpp/accel/Accel.cpp:555]   --->   Operation 371 'add' 'wr_V_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 372 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_14, label %_ZN8ap_fixedILi24ELi6EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit.loopexit, label %.preheader2249.preheader" [cpp/accel/Accel.cpp:555]   --->   Operation 372 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln557_2 = zext i2 %p_01033_0 to i6" [cpp/accel/Accel.cpp:557]   --->   Operation 373 'zext' 'zext_ln557_2' <Predicate = (!icmp_ln887_14)> <Delay = 0.00>
ST_20 : Operation 374 [1/1] (1.33ns)   --->   "%add_ln557 = add i6 %zext_ln557_2, %sext_ln557" [cpp/accel/Accel.cpp:557]   --->   Operation 374 'add' 'add_ln557' <Predicate = (!icmp_ln887_14)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node sub_ln557_1)   --->   "%shl_ln557 = shl i6 %add_ln557, 2" [cpp/accel/Accel.cpp:557]   --->   Operation 375 'shl' 'shl_ln557' <Predicate = (!icmp_ln887_14)> <Delay = 0.00>
ST_20 : Operation 376 [1/1] (1.35ns) (out node of the LUT)   --->   "%sub_ln557_1 = sub i6 %shl_ln557, %add_ln557" [cpp/accel/Accel.cpp:557]   --->   Operation 376 'sub' 'sub_ln557_1' <Predicate = (!icmp_ln887_14)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln791_cast = zext i2 %p_01033_0 to i5" [cpp/accel/Accel.cpp:555]   --->   Operation 377 'zext' 'zext_ln791_cast' <Predicate = (!icmp_ln887_14)> <Delay = 0.00>
ST_20 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_30 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %p_01033_0, i2 0)" [cpp/accel/Accel.cpp:555]   --->   Operation 378 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln887_14)> <Delay = 0.00>
ST_20 : Operation 379 [1/1] (0.00ns)   --->   "%p_shl5 = zext i4 %tmp_30 to i5" [cpp/accel/Accel.cpp:555]   --->   Operation 379 'zext' 'p_shl5' <Predicate = (!icmp_ln887_14)> <Delay = 0.00>
ST_20 : Operation 380 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_62 = sub i5 %zext_ln791_cast, %p_shl5" [cpp/accel/Accel.cpp:555]   --->   Operation 380 'sub' 'empty_62' <Predicate = (!icmp_ln887_14)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 381 [1/1] (2.20ns) (root node of TernaryAdder)   --->   "%add_ln791 = add i5 8, %empty_62" [cpp/accel/Accel.cpp:558]   --->   Operation 381 'add' 'add_ln791' <Predicate = (!icmp_ln887_14)> <Delay = 2.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 382 [1/1] (1.06ns)   --->   "br label %.preheader2249" [cpp/accel/Accel.cpp:556]   --->   Operation 382 'br' <Predicate = (!icmp_ln887_14)> <Delay = 1.06>
ST_20 : Operation 383 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi24ELi6EL9ap_q_mode0EL9ap_o_mode3ELi0EEC1Ei.exit"   --->   Operation 383 'br' <Predicate = (icmp_ln887_14)> <Delay = 0.00>

State 21 <SV = 12> <Delay = 3.17>
ST_21 : Operation 384 [1/1] (0.00ns)   --->   "%p_Val2_6 = phi i24 [ %res_V, %_ZN13ap_fixed_baseILi25ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi6ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ], [ %p_0888_2, %.preheader2249.preheader ]"   --->   Operation 384 'phi' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 385 [1/1] (0.00ns)   --->   "%p_01023_0 = phi i2 [ %wc_V_1, %_ZN13ap_fixed_baseILi25ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi6ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ], [ 0, %.preheader2249.preheader ]"   --->   Operation 385 'phi' 'p_01023_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 386 [1/1] (0.64ns)   --->   "%icmp_ln887_15 = icmp eq i2 %p_01023_0, -1" [cpp/accel/Accel.cpp:556]   --->   Operation 386 'icmp' 'icmp_ln887_15' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 387 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 387 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 388 [1/1] (1.00ns)   --->   "%wc_V_1 = add i2 %p_01023_0, 1" [cpp/accel/Accel.cpp:556]   --->   Operation 388 'add' 'wc_V_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 389 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_15, label %.preheader2250.loopexit, label %_ZN13ap_fixed_baseILi25ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi6ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [cpp/accel/Accel.cpp:556]   --->   Operation 389 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln557_3 = zext i2 %p_01023_0 to i6" [cpp/accel/Accel.cpp:557]   --->   Operation 390 'zext' 'zext_ln557_3' <Predicate = (!icmp_ln887_15)> <Delay = 0.00>
ST_21 : Operation 391 [1/1] (1.35ns)   --->   "%add_ln557_1 = add i6 %sub_ln557_1, %zext_ln557_3" [cpp/accel/Accel.cpp:557]   --->   Operation 391 'add' 'add_ln557_1' <Predicate = (!icmp_ln887_15)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln557_4 = zext i6 %add_ln557_1 to i64" [cpp/accel/Accel.cpp:557]   --->   Operation 392 'zext' 'zext_ln557_4' <Predicate = (!icmp_ln887_15)> <Delay = 0.00>
ST_21 : Operation 393 [1/1] (0.00ns)   --->   "%win_V_addr_4 = getelementptr [27 x i20]* %win_V, i64 0, i64 %zext_ln557_4" [cpp/accel/Accel.cpp:557]   --->   Operation 393 'getelementptr' 'win_V_addr_4' <Predicate = (!icmp_ln887_15)> <Delay = 0.00>
ST_21 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln791 = zext i2 %p_01023_0 to i5" [cpp/accel/Accel.cpp:558]   --->   Operation 394 'zext' 'zext_ln791' <Predicate = (!icmp_ln887_15)> <Delay = 0.00>
ST_21 : Operation 395 [1/1] (1.33ns)   --->   "%sub_ln791 = sub i5 %add_ln791, %zext_ln791" [cpp/accel/Accel.cpp:558]   --->   Operation 395 'sub' 'sub_ln791' <Predicate = (!icmp_ln887_15)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%sext_ln791 = sext i5 %sub_ln791 to i9" [cpp/accel/Accel.cpp:558]   --->   Operation 396 'sext' 'sext_ln791' <Predicate = (!icmp_ln887_15)> <Delay = 0.00>
ST_21 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%shl_ln791 = shl i9 1, %sext_ln791" [cpp/accel/Accel.cpp:558]   --->   Operation 397 'shl' 'shl_ln791' <Predicate = (!icmp_ln887_15)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln791 = and i9 %shl_ln791, %p_Val2_4" [cpp/accel/Accel.cpp:558]   --->   Operation 398 'and' 'and_ln791' <Predicate = (!icmp_ln887_15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 399 [1/1] (1.84ns) (out node of the LUT)   --->   "%p_Result_s = icmp eq i9 %and_ln791, 0" [cpp/accel/Accel.cpp:558]   --->   Operation 399 'icmp' 'p_Result_s' <Predicate = (!icmp_ln887_15)> <Delay = 1.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 400 [2/2] (1.42ns)   --->   "%p_Val2_5 = load i20* %win_V_addr_4, align 4" [cpp/accel/Accel.cpp:559]   --->   Operation 400 'load' 'p_Val2_5' <Predicate = (!icmp_ln887_15)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_21 : Operation 401 [1/1] (0.00ns)   --->   "br label %.preheader2250"   --->   Operation 401 'br' <Predicate = (icmp_ln887_15)> <Delay = 0.00>

State 22 <SV = 13> <Delay = 4.62>
ST_22 : Operation 402 [1/2] (1.42ns)   --->   "%p_Val2_5 = load i20* %win_V_addr_4, align 4" [cpp/accel/Accel.cpp:559]   --->   Operation 402 'load' 'p_Val2_5' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_22 : Operation 403 [1/1] (1.56ns)   --->   "%sub_ln703 = sub i20 0, %p_Val2_5" [cpp/accel/Accel.cpp:559]   --->   Operation 403 'sub' 'sub_ln703' <Predicate = (!p_Result_s)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node res_V)   --->   "%p_Val2_7 = select i1 %p_Result_s, i20 %p_Val2_5, i20 %sub_ln703" [cpp/accel/Accel.cpp:559]   --->   Operation 404 'select' 'p_Val2_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node res_V)   --->   "%sext_ln703 = sext i20 %p_Val2_7 to i24" [cpp/accel/Accel.cpp:559]   --->   Operation 405 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 406 [1/1] (1.63ns) (out node of the LUT)   --->   "%res_V = add i24 %p_Val2_6, %sext_ln703" [cpp/accel/Accel.cpp:559]   --->   Operation 406 'add' 'res_V' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 407 [1/1] (0.00ns)   --->   "br label %.preheader2249" [cpp/accel/Accel.cpp:556]   --->   Operation 407 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 7> <Delay = 2.66>
ST_23 : Operation 408 [1/1] (0.00ns)   --->   "%p_01278_0 = phi i5 [ %i_V, %11 ], [ 0, %.preheader.preheader ]"   --->   Operation 408 'phi' 'p_01278_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 409 [1/1] (1.11ns)   --->   "%icmp_ln887_7 = icmp eq i5 %p_01278_0, -16" [cpp/accel/Accel.cpp:573]   --->   Operation 409 'icmp' 'icmp_ln887_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 410 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 410 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 411 [1/1] (1.33ns)   --->   "%i_V = add i5 %p_01278_0, 1" [cpp/accel/Accel.cpp:573]   --->   Operation 411 'add' 'i_V' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 412 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_7, label %LOOP_FP_CONV_O_end, label %11" [cpp/accel/Accel.cpp:573]   --->   Operation 412 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_23 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_20, i4 0)" [cpp/accel/Accel.cpp:577]   --->   Operation 413 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln887_7)> <Delay = 0.00>
ST_23 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln1353 = zext i5 %p_01278_0 to i14" [cpp/accel/Accel.cpp:577]   --->   Operation 414 'zext' 'zext_ln1353' <Predicate = (!icmp_ln887_7)> <Delay = 0.00>
ST_23 : Operation 415 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln180_25 = add i14 %zext_ln1353, %tmp_23" [cpp/accel/Accel.cpp:577]   --->   Operation 415 'add' 'add_ln180_25' <Predicate = (!icmp_ln887_7)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 416 [1/1] (2.51ns) (root node of TernaryAdder)   --->   "%add_ln180 = add i14 %zext_ln887_1, %add_ln180_25" [cpp/accel/Accel.cpp:577]   --->   Operation 416 'add' 'add_ln180' <Predicate = (!icmp_ln887_7)> <Delay = 2.51> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln544_9 = zext i5 %p_01278_0 to i64" [cpp/accel/Accel.cpp:577]   --->   Operation 417 'zext' 'zext_ln544_9' <Predicate = (!icmp_ln887_7)> <Delay = 0.00>
ST_23 : Operation 418 [1/1] (0.00ns)   --->   "%outwords_V_addr_1 = getelementptr [16 x i64]* %outwords_V, i64 0, i64 %zext_ln544_9" [cpp/accel/Accel.cpp:577]   --->   Operation 418 'getelementptr' 'outwords_V_addr_1' <Predicate = (!icmp_ln887_7)> <Delay = 0.00>
ST_23 : Operation 419 [2/2] (2.66ns)   --->   "%outwords_V_load = load i64* %outwords_V_addr_1, align 8" [cpp/accel/Accel.cpp:577]   --->   Operation 419 'load' 'outwords_V_load' <Predicate = (!icmp_ln887_7)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_23 : Operation 420 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str28, i32 %tmp)" [cpp/accel/Accel.cpp:579]   --->   Operation 420 'specregionend' 'empty_67' <Predicate = (icmp_ln887_7)> <Delay = 0.00>
ST_23 : Operation 421 [1/1] (0.00ns)   --->   "br label %.preheader2254" [cpp/accel/Accel.cpp:479]   --->   Operation 421 'br' <Predicate = (icmp_ln887_7)> <Delay = 0.00>

State 24 <SV = 8> <Delay = 5.32>
ST_24 : Operation 422 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str34179) nounwind" [cpp/accel/Accel.cpp:573]   --->   Operation 422 'specloopname' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i14 %add_ln180 to i64" [cpp/accel/Accel.cpp:577]   --->   Operation 423 'zext' 'zext_ln180' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 424 [1/1] (0.00ns)   --->   "%dmem_V_1_addr = getelementptr [4096 x i64]* %dmem_V_2, i64 0, i64 %zext_ln180" [cpp/accel/Accel.cpp:577]   --->   Operation 424 'getelementptr' 'dmem_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 425 [1/2] (2.66ns)   --->   "%outwords_V_load = load i64* %outwords_V_addr_1, align 8" [cpp/accel/Accel.cpp:577]   --->   Operation 425 'load' 'outwords_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_24 : Operation 426 [1/1] (2.66ns)   --->   "store i64 %outwords_V_load, i64* %dmem_V_1_addr, align 8" [cpp/accel/Accel.cpp:577]   --->   Operation 426 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_24 : Operation 427 [1/1] (0.00ns)   --->   "br label %.preheader" [cpp/accel/Accel.cpp:573]   --->   Operation 427 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('n.V') with incoming values : ('n.V', cpp/accel/Accel.cpp:479) [25]  (1.06 ns)

 <State 2>: 1.5ns
The critical path consists of the following:
	'phi' operation ('n.V') with incoming values : ('n.V', cpp/accel/Accel.cpp:479) [25]  (0 ns)
	'icmp' operation ('icmp_ln887', cpp/accel/Accel.cpp:479) [28]  (1.5 ns)

 <State 3>: 4.1ns
The critical path consists of the following:
	'add' operation ('add_ln496', cpp/accel/Accel.cpp:496) [78]  (1.44 ns)
	'getelementptr' operation ('wt_mem_V_1_addr', cpp/accel/Accel.cpp:496) [80]  (0 ns)
	'load' operation ('wt_word.V', cpp/accel/Accel.cpp:496) on array 'wt_mem_V_2' [81]  (2.66 ns)

 <State 4>: 4.07ns
The critical path consists of the following:
	'phi' operation ('c.V') with incoming values : ('c.V', cpp/accel/Accel.cpp:484) [50]  (0 ns)
	'add' operation ('add_ln203', cpp/accel/Accel.cpp:489) [59]  (1.4 ns)
	'getelementptr' operation ('lbuf_V_addr', cpp/accel/Accel.cpp:489) [61]  (0 ns)
	'load' operation ('lbuf_V_load', cpp/accel/Accel.cpp:487) on array 'lbuf.V', cpp/accel/Accel.cpp:470 [66]  (2.66 ns)

 <State 5>: 5.33ns
The critical path consists of the following:
	'load' operation ('lbuf_V_load', cpp/accel/Accel.cpp:487) on array 'lbuf.V', cpp/accel/Accel.cpp:470 [66]  (2.66 ns)
	'store' operation ('store_ln487', cpp/accel/Accel.cpp:487) of variable 'lbuf_V_load', cpp/accel/Accel.cpp:487 on array 'lbuf.V', cpp/accel/Accel.cpp:470 [67]  (2.66 ns)

 <State 6>: 2.66ns
The critical path consists of the following:
	'load' operation ('wt_word.V', cpp/accel/Accel.cpp:496) on array 'wt_mem_V_2' [81]  (2.66 ns)

 <State 7>: 7.59ns
The critical path consists of the following:
	'phi' operation ('m.V') with incoming values : ('m.V', cpp/accel/Accel.cpp:498) [84]  (0 ns)
	'add' operation ('Hi', cpp/accel/Accel.cpp:499) [94]  (1.34 ns)
	'icmp' operation ('icmp_ln647', cpp/accel/Accel.cpp:499) [96]  (1.15 ns)
	'select' operation ('select_ln647_2', cpp/accel/Accel.cpp:499) [105]  (0 ns)
	'lshr' operation ('lshr_ln647', cpp/accel/Accel.cpp:499) [109]  (3.03 ns)
	'and' operation ('__Result__', cpp/accel/Accel.cpp:499) [111]  (2.07 ns)
	'store' operation ('store_ln499', cpp/accel/Accel.cpp:499) of variable 'wtbuf[0].V', cpp/accel/Accel.cpp:499 on local variable 'wtbuf[2].V' [121]  (0 ns)

 <State 8>: 3.76ns
The critical path consists of the following:
	'load' operation ('kh_word.V', cpp/accel/Accel.h:79->cpp/accel/Accel.cpp:506) on array 'kh_mem_V_2' [131]  (2.66 ns)
	'select' operation ('select_ln879_4', cpp/accel/Accel.h:85->cpp/accel/Accel.cpp:506) [148]  (0.549 ns)
	'select' operation ('select_ln879_5', cpp/accel/Accel.h:85->cpp/accel/Accel.cpp:506) [149]  (0.549 ns)

 <State 9>: 3.37ns
The critical path consists of the following:
	'phi' operation ('r.V') with incoming values : ('r.V', cpp/accel/Accel.cpp:510) [154]  (0 ns)
	'sub' operation ('sub_ln1371', cpp/accel/Accel.cpp:564) [166]  (1.36 ns)
	'sub' operation ('sub_ln1371_1', cpp/accel/Accel.cpp:564) [170]  (1.36 ns)
	'select' operation ('select_ln1371', cpp/accel/Accel.cpp:564) [174]  (0.66 ns)

 <State 10>: 4.09ns
The critical path consists of the following:
	'phi' operation ('c.V') with incoming values : ('c.V', cpp/accel/Accel.cpp:511) [189]  (0 ns)
	'add' operation ('addr.V', cpp/accel/Accel.cpp:515) [201]  (1.43 ns)
	'getelementptr' operation ('dmem_V_1_addr_1', cpp/accel/Accel.cpp:516) [206]  (0 ns)
	'load' operation ('inword.V', cpp/accel/Accel.cpp:516) on array 'dmem_V_2' [207]  (2.66 ns)

 <State 11>: 3.44ns
The critical path consists of the following:
	'load' operation ('inword.V', cpp/accel/Accel.cpp:516) on array 'dmem_V_2' [207]  (2.66 ns)
	'select' operation ('__Val2__', cpp/accel/Accel.cpp:514) [208]  (0.775 ns)

 <State 12>: 7.64ns
The critical path consists of the following:
	'phi' operation ('m.V') with incoming values : ('m.V', cpp/accel/Accel.cpp:519) [213]  (0 ns)
	'add' operation ('Hi', cpp/accel/Accel.cpp:525) [222]  (1.36 ns)
	'icmp' operation ('icmp_ln647_1', cpp/accel/Accel.cpp:525) [224]  (1.19 ns)
	'select' operation ('select_ln647_5', cpp/accel/Accel.cpp:525) [232]  (0 ns)
	'lshr' operation ('lshr_ln647_2', cpp/accel/Accel.cpp:525) [236]  (3.03 ns)
	'and' operation ('__Result__', cpp/accel/Accel.cpp:525) [238]  (2.07 ns)

 <State 13>: 2.69ns
The critical path consists of the following:
	'phi' operation ('wr.V') with incoming values : ('wr.V', cpp/accel/Accel.cpp:528) [265]  (0 ns)
	'add' operation ('add_ln203_4', cpp/accel/Accel.cpp:530) [272]  (1.34 ns)
	'sub' operation ('sub_ln203_1', cpp/accel/Accel.cpp:530) [274]  (1.36 ns)

 <State 14>: 3.79ns
The critical path consists of the following:
	'phi' operation ('ret.V') with incoming values : ('ret.V', cpp/accel/Accel.cpp:530) [277]  (0 ns)
	'add' operation ('ret.V', cpp/accel/Accel.cpp:530) [280]  (1 ns)
	'add' operation ('add_ln203_8', cpp/accel/Accel.cpp:530) [288]  (1.36 ns)
	'getelementptr' operation ('win_V_addr_1', cpp/accel/Accel.cpp:530) [290]  (0 ns)
	'load' operation ('win_V_load', cpp/accel/Accel.cpp:530) on array 'win.V', cpp/accel/Accel.cpp:469 [291]  (1.43 ns)

 <State 15>: 2.85ns
The critical path consists of the following:
	'load' operation ('win_V_load', cpp/accel/Accel.cpp:530) on array 'win.V', cpp/accel/Accel.cpp:469 [291]  (1.43 ns)
	'store' operation ('store_ln530', cpp/accel/Accel.cpp:530) of variable 'win_V_load', cpp/accel/Accel.cpp:530 on array 'win.V', cpp/accel/Accel.cpp:469 [292]  (1.43 ns)

 <State 16>: 5.23ns
The critical path consists of the following:
	'phi' operation ('wr.V') with incoming values : ('wr.V', cpp/accel/Accel.cpp:534) [299]  (0 ns)
	'add' operation ('add_ln535', cpp/accel/Accel.cpp:535) [313]  (1.16 ns)
	'add' operation ('add_ln535_1', cpp/accel/Accel.cpp:535) [315]  (1.4 ns)
	'getelementptr' operation ('lbuf_V_addr_4', cpp/accel/Accel.cpp:535) [317]  (0 ns)
	'load' operation ('val.V', cpp/accel/Accel.cpp:535) on array 'lbuf.V', cpp/accel/Accel.cpp:470 [318]  (2.66 ns)

 <State 17>: 5.01ns
The critical path consists of the following:
	'load' operation ('val.V', cpp/accel/Accel.cpp:535) on array 'lbuf.V', cpp/accel/Accel.cpp:470 [318]  (2.66 ns)
	'select' operation ('select_ln883', cpp/accel/Accel.cpp:535) [319]  (0.923 ns)
	'store' operation ('store_ln536', cpp/accel/Accel.cpp:536) of variable 'select_ln883', cpp/accel/Accel.cpp:535 on array 'win.V', cpp/accel/Accel.cpp:469 [320]  (1.43 ns)

 <State 18>: 5.33ns
The critical path consists of the following:
	'load' operation ('lbuf_V_load_1', cpp/accel/Accel.cpp:545) on array 'lbuf.V', cpp/accel/Accel.cpp:470 [326]  (2.66 ns)
	'store' operation ('store_ln545', cpp/accel/Accel.cpp:545) of variable 'lbuf_V_load_1', cpp/accel/Accel.cpp:545 on array 'lbuf.V', cpp/accel/Accel.cpp:470 [327]  (2.66 ns)

 <State 19>: 7.07ns
The critical path consists of the following:
	'add' operation ('add_ln555', cpp/accel/Accel.cpp:564) [403]  (1.36 ns)
	'add' operation ('index', cpp/accel/Accel.cpp:564) [405]  (1.37 ns)
	'shl' operation ('shl_ln821', cpp/accel/Accel.cpp:565) [413]  (1.67 ns)
	'store' operation ('store_ln565', cpp/accel/Accel.cpp:565) of constant <constant:_ssdm_op_Write.bram.i64> on array 'outwords.V', cpp/accel/Accel.cpp:471 [414]  (2.66 ns)

 <State 20>: 2.69ns
The critical path consists of the following:
	'phi' operation ('wr.V') with incoming values : ('wr.V', cpp/accel/Accel.cpp:555) [358]  (0 ns)
	'add' operation ('add_ln557', cpp/accel/Accel.cpp:557) [365]  (1.34 ns)
	'sub' operation ('sub_ln557_1', cpp/accel/Accel.cpp:557) [367]  (1.36 ns)

 <State 21>: 3.18ns
The critical path consists of the following:
	'phi' operation ('wc.V') with incoming values : ('wc.V', cpp/accel/Accel.cpp:556) [376]  (0 ns)
	'sub' operation ('sub_ln791', cpp/accel/Accel.cpp:558) [387]  (1.34 ns)
	'shl' operation ('shl_ln791', cpp/accel/Accel.cpp:558) [389]  (0 ns)
	'and' operation ('and_ln791', cpp/accel/Accel.cpp:558) [390]  (0 ns)
	'icmp' operation ('__Result__', cpp/accel/Accel.cpp:558) [391]  (1.84 ns)

 <State 22>: 4.62ns
The critical path consists of the following:
	'load' operation ('__Val2__', cpp/accel/Accel.cpp:559) on array 'win.V', cpp/accel/Accel.cpp:469 [392]  (1.43 ns)
	'sub' operation ('sub_ln703', cpp/accel/Accel.cpp:559) [393]  (1.56 ns)
	'select' operation ('__Val2__', cpp/accel/Accel.cpp:559) [394]  (0 ns)
	'add' operation ('res.V', cpp/accel/Accel.cpp:559) [396]  (1.64 ns)

 <State 23>: 2.66ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V', cpp/accel/Accel.cpp:573) [430]  (0 ns)
	'getelementptr' operation ('outwords_V_addr_1', cpp/accel/Accel.cpp:577) [444]  (0 ns)
	'load' operation ('outwords_V_load', cpp/accel/Accel.cpp:577) on array 'outwords.V', cpp/accel/Accel.cpp:471 [445]  (2.66 ns)

 <State 24>: 5.33ns
The critical path consists of the following:
	'load' operation ('outwords_V_load', cpp/accel/Accel.cpp:577) on array 'outwords.V', cpp/accel/Accel.cpp:471 [445]  (2.66 ns)
	'store' operation ('store_ln577', cpp/accel/Accel.cpp:577) of variable 'outwords_V_load', cpp/accel/Accel.cpp:577 on array 'dmem_V_2' [446]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
