/* Baremetal startup code for the Raspberry Pi Pico 2
 *
 * Copyright (c) 2025 Douglas H. Summerville, Binghamton University 
 *
 * Permission is hereby granted, free of charge, to any person obtaining a 
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 */

#include <rp2350/clocks.h>
#include <rp2350/m33.h>
#include <rp2350/pll.h>
#include <rp2350/resets.h>
#include <rp2350/xosc.h>

#include <stdint.h>
#define RAMSIZE 520*1024
//Segment Locations
extern char __bss[RAMSIZE], __ebss[];
extern char __data[RAMSIZE], __edata[], __data_lma[RAMSIZE];

//Functions provided
static void _config_sys_clock();
static void _config_ref_clock();

//Functions needed
extern void main();

void _crt0(){
	_config_sys_clock();
	_config_ref_clock();

	/*Copy DATA segment*/
	char *to= __data;
	char *from= __data_lma;
	while( to < __edata )
		*to++ = *from++;
	/*Clear BSS segment*/
	to = __bss;
	while( to < __ebss)
		*to++ = 0;
	main();
}
static void _config_ref_clock()
{
	//Clock to timers and tick generators
	clocks.clk_ref_ctrl_clr =  CLOCKS_CLK_REF_CTRL_SRC_MASK;
	clocks.clk_ref_ctrl_set =  CLOCKS_CLK_REF_CTRL_SRC(2); //XOSC
	clocks.clk_ref_div = CLOCKS_CLK_REF_DIV_INT(12); //divide-by-12 for 1MHz
}
static void _config_sys_clock()
{
	//disable RESUS since it's meant for debugging
	clocks.clk_sys_resus_ctrl = 0;

	//Turn on the XOSC and wait for it to stabilize
	xosc.ctrl =  XOSC_CTRL_FREQ_RANGE(0xaa0);	
	xosc.ctrl = XOSC_CTRL_ENABLE(0xfab) ;	
	while( ((xosc.status) & XOSC_STATUS_STABLE_MASK) == 0 )
		continue;
	

	//Reset PLL so we can (re)configure
	resets.reset_set  =  RESETS_RESET_PLL_SYS_MASK;
	resets.reset_clr  =  RESETS_RESET_PLL_SYS_MASK;
	while(!(resets.reset_done & RESETS_RESET_DONE_PLL_SYS_MASK))
		continue;

	//switch the glitchless mux to ref
	clocks.clk_sys_ctrl_clr =  CLOCKS_CLK_SYS_CTRL_SRC_MASK  ;
	//poll the SELECTED register until the switch is completed
	while( !(clocks.clk_sys_selected ) )
		continue;
	//config SYS PLL for 150 MHz CPU clock
	pll_sys.cs = PLL_SYS_CS_REFDIV(1);
	pll_sys.fbdiv_int = 125; //12MHz x 125 FCO = 1500 MHz
	//disable power save bits to start PLL
	pll_sys.pwr_clr = PLL_SYS_PWR_PD_MASK | PLL_SYS_PWR_VCOPD_MASK;
	//wait for PLL to lock
	while( !((pll_sys.cs) & PLL_SYS_CS_LOCK_MASK))
		continue;
	//config post dividers for divide-by-5-by-2, which gets PLL ouput
	//to 1500/5/2 = 150 MHz
	pll_sys.prim  =  PLL_SYS_PRIM_POSTDIV1(5) | PLL_SYS_PRIM_POSTDIV2(2);
	pll_sys.pwr_clr = PLL_SYS_PWR_POSTDIVPD_MASK;
	

	//change the auxiliary mux select control
	clocks.clk_sys_ctrl_clr = CLOCKS_CLK_SYS_CTRL_AUXSRC_MASK;
	//switch the glitchless mux back to the aux mux
	clocks.clk_sys_ctrl_set  = CLOCKS_CLK_SYS_CTRL_SRC_MASK;
	//wait for good measure
	while( !(clocks.clk_sys_selected ) )
		continue;
	//Change divider to 1.0
	clocks.clk_sys_div  =  CLOCKS_CLK_SYS_DIV_INT(1);

}
