#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Oct  2 02:27:39 2024
# Process ID: 12584
# Current directory: C:/Users/yashp/riscv_verification/single_stage_processor/single_stage_procesor.runs/synth_1
# Command line: vivado.exe -log riscvsingle.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscvsingle.tcl
# Log file: C:/Users/yashp/riscv_verification/single_stage_processor/single_stage_procesor.runs/synth_1/riscvsingle.vds
# Journal file: C:/Users/yashp/riscv_verification/single_stage_processor/single_stage_procesor.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source riscvsingle.tcl -notrace
Command: synth_design -top riscvsingle -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2588 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 390.566 ; gain = 101.031
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'riscvsingle' [C:/Users/yashp/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/riscvsingle.sv:23]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/yashp/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/riscvsingle.sv:47]
INFO: [Synth 8-638] synthesizing module 'maindec' [C:/Users/yashp/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/riscvsingle.sv:67]
WARNING: [Synth 8-151] case item 7'b0010011 is unreachable [C:/Users/yashp/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/riscvsingle.sv:80]
INFO: [Synth 8-256] done synthesizing module 'maindec' (1#1) [C:/Users/yashp/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/riscvsingle.sv:67]
INFO: [Synth 8-638] synthesizing module 'aludec' [C:/Users/yashp/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/riscvsingle.sv:92]
INFO: [Synth 8-256] done synthesizing module 'aludec' (2#1) [C:/Users/yashp/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/riscvsingle.sv:92]
INFO: [Synth 8-256] done synthesizing module 'controller' (3#1) [C:/Users/yashp/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/riscvsingle.sv:47]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/yashp/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/riscvsingle.sv:118]
INFO: [Synth 8-638] synthesizing module 'flopr' [C:/Users/yashp/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/riscvsingle.sv:169]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (4#1) [C:/Users/yashp/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/riscvsingle.sv:169]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/yashp/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/riscvsingle.sv:149]
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [C:/Users/yashp/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/riscvsingle.sv:149]
WARNING: [Synth 8-689] width (1) of port connection 'y' does not match port width (32) of module 'adder' [C:/Users/yashp/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/riscvsingle.sv:137]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/yashp/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/riscvsingle.sv:187]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (6#1) [C:/Users/yashp/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/riscvsingle.sv:187]
WARNING: [Synth 8-689] width (1) of port connection 'd1' does not match port width (32) of module 'mux2' [C:/Users/yashp/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/riscvsingle.sv:138]
ERROR: [Synth 8-439] module 'regfile' not found [C:/Users/yashp/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/riscvsingle.sv:141]
ERROR: [Synth 8-285] failed synthesizing module 'datapath' [C:/Users/yashp/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/riscvsingle.sv:118]
ERROR: [Synth 8-285] failed synthesizing module 'riscvsingle' [C:/Users/yashp/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/riscvsingle.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 442.227 ; gain = 152.691
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 3 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed Oct  2 02:27:50 2024...
