{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 11:50:05 2019 " "Info: Processing started: Fri Oct 18 11:50:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoVerilog -c projetoVerilog --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projetoVerilog -c projetoVerilog --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxalusrca.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxalusrca.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxAluSrcA " "Info: Found entity 1: MuxAluSrcA" {  } { { "Multiplexadores/MuxAluSrcA.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxalusrcb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxalusrcb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxAluSrcB " "Info: Found entity 1: MuxAluSrcB" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxexceptionsctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxexceptionsctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxExceptionsCtrl " "Info: Found entity 1: MuxExceptionsCtrl" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxhictrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxhictrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxHICtrl " "Info: Found entity 1: MuxHICtrl" {  } { { "Multiplexadores/MuxHICtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxHICtrl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxiord.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxiord.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxIorD " "Info: Found entity 1: MuxIorD" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxloctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxloctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxLOCtrl " "Info: Found entity 1: MuxLOCtrl" {  } { { "Multiplexadores/MuxLOCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxLOCtrl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxmemtoreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxmemtoreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxMemToReg " "Info: Found entity 1: MuxMemToReg" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxpcsource.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxpcsource.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxPCSource " "Info: Found entity 1: MuxPCSource" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxregdst.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxregdst.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxRegDst " "Info: Found entity 1: MuxRegDst" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxshiftamt.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxshiftamt.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxShiftAmt " "Info: Found entity 1: MuxShiftAmt" {  } { { "Multiplexadores/MuxShiftAmt.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxShiftAmt.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxshiftsrc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxshiftsrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxShiftSrc " "Info: Found entity 1: MuxShiftSrc" {  } { { "Multiplexadores/MuxShiftSrc.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxShiftSrc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "functextract.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file functextract.v" { { "Info" "ISGN_ENTITY_NAME" "1 FunctExtract " "Info: Found entity 1: FunctExtract" {  } { { "FunctExtract.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/FunctExtract.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Info: Found entity 1: ShiftLeft2" {  } { { "ShiftLeft2.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/ShiftLeft2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadsize.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file loadsize.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoadSize " "Info: Found entity 1: LoadSize" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storesize.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file storesize.v" { { "Info" "ISGN_ENTITY_NAME" "1 StoreSize " "Info: Found entity 1: StoreSize" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "givencomps/banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file givencomps/banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "GivenComps/Banco_reg.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "GivenComps/Banco_reg.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "givencomps/instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file givencomps/instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "GivenComps/Instr_Reg.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "GivenComps/Instr_Reg.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "givencomps/memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file givencomps/memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "GivenComps/Memoria.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "GivenComps/Memoria.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "GivenComps/Memoria.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "givencomps/regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file givencomps/regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "givencomps/registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file givencomps/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "GivenComps/Registrador.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "GivenComps/Registrador.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "givencomps/ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file givencomps/ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Info: Found entity 1: Controle" {  } { { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:A " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:A\"" {  } { { "CPU.v" "A" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:banco_registradores " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:banco_registradores\"" {  } { { "CPU.v" "banco_registradores" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDesloc RegDesloc:regdesloc " "Info: Elaborating entity \"RegDesloc\" for hierarchy \"RegDesloc:regdesloc\"" {  } { { "CPU.v" "regdesloc" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp RegDesloc.vhd(1072) " "Warning (10492): VHDL Process Statement warning at RegDesloc.vhd(1072): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 1072 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:controle " "Info: Elaborating entity \"Controle\" for hierarchy \"Controle:controle\"" {  } { { "CPU.v" "controle" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:memoria " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:memoria\"" {  } { { "CPU.v" "memoria" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:memoria\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:memoria\|LPM_RAM_DQ:MEM\"" {  } { { "GivenComps/Memoria.vhd" "MEM" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:memoria\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:memoria\|LPM_RAM_DQ:MEM\"" {  } { { "GivenComps/Memoria.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:memoria\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:memoria\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/Memoria.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:memoria\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:memoria\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "GivenComps/Memoria.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Memoria.vhd" 144 0 0 } } { "CPU.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 82 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:memoria\|LPM_RAM_DQ:MEM\|altram:sram Memoria:memoria\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:memoria\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:memoria\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "GivenComps/Memoria.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:memoria\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:memoria\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "GivenComps/Memoria.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2a1 " "Info: Found entity 1: altsyncram_g2a1" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/db/altsyncram_g2a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2a1 Memoria:memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated " "Info: Elaborating entity \"altsyncram_g2a1\" for hierarchy \"Memoria:memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 16 instrucoes.mif " "Critical Warning: Memory depth (256) in the design file differs from memory depth (16) in the Memory Initialization File \"instrucoes.mif\" -- setting initial value for remaining addresses to 0" {  } { { "GivenComps/Memoria.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Memoria.vhd" 144 0 0 } }  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:InstructionRegisters " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:InstructionRegisters\"" {  } { { "CPU.v" "InstructionRegisters" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:Alu " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:Alu\"" {  } { { "CPU.v" "Alu" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxIorD MuxIorD:MuxIorD " "Info: Elaborating entity \"MuxIorD\" for hierarchy \"MuxIorD:MuxIorD\"" {  } { { "CPU.v" "MuxIorD" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxIorD.v(12) " "Warning (10270): Verilog HDL Case Statement warning at MuxIorD.v(12): incomplete case statement has no default case item" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MuxIorDOut MuxIorD.v(12) " "Warning (10240): Verilog HDL Always Construct warning at MuxIorD.v(12): inferring latch(es) for variable \"MuxIorDOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[0\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[0\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[1\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[1\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[2\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[2\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[3\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[3\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[4\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[4\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[5\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[5\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[6\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[6\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[7\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[7\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[8\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[8\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[9\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[9\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[10\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[10\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[11\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[11\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[12\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[12\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[13\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[13\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[14\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[14\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[15\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[15\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[16\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[16\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[17\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[17\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[18\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[18\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[19\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[19\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[20\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[20\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[21\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[21\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[22\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[22\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[23\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[23\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[24\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[24\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[25\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[25\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[26\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[26\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[27\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[27\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[28\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[28\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[29\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[29\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[30\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[30\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[31\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[31\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxRegDst MuxRegDst:MuxRegDst " "Info: Elaborating entity \"MuxRegDst\" for hierarchy \"MuxRegDst:MuxRegDst\"" {  } { { "CPU.v" "MuxRegDst" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxRegDst.v(10) " "Warning (10270): Verilog HDL Case Statement warning at MuxRegDst.v(10): incomplete case statement has no default case item" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MuxRegDstOut MuxRegDst.v(10) " "Warning (10240): Verilog HDL Always Construct warning at MuxRegDst.v(10): inferring latch(es) for variable \"MuxRegDstOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDstOut\[0\] MuxRegDst.v(10) " "Info (10041): Inferred latch for \"MuxRegDstOut\[0\]\" at MuxRegDst.v(10)" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDstOut\[1\] MuxRegDst.v(10) " "Info (10041): Inferred latch for \"MuxRegDstOut\[1\]\" at MuxRegDst.v(10)" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDstOut\[2\] MuxRegDst.v(10) " "Info (10041): Inferred latch for \"MuxRegDstOut\[2\]\" at MuxRegDst.v(10)" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDstOut\[3\] MuxRegDst.v(10) " "Info (10041): Inferred latch for \"MuxRegDstOut\[3\]\" at MuxRegDst.v(10)" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDstOut\[4\] MuxRegDst.v(10) " "Info (10041): Inferred latch for \"MuxRegDstOut\[4\]\" at MuxRegDst.v(10)" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxAluSrcA MuxAluSrcA:MuxAluSrcA " "Info: Elaborating entity \"MuxAluSrcA\" for hierarchy \"MuxAluSrcA:MuxAluSrcA\"" {  } { { "CPU.v" "MuxAluSrcA" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxAluSrcB MuxAluSrcB:MuxAluSrcB " "Info: Elaborating entity \"MuxAluSrcB\" for hierarchy \"MuxAluSrcB:MuxAluSrcB\"" {  } { { "CPU.v" "MuxAluSrcB" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxAluSrcB.v(12) " "Warning (10270): Verilog HDL Case Statement warning at MuxAluSrcB.v(12): incomplete case statement has no default case item" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MuxAluSrcBOut MuxAluSrcB.v(12) " "Warning (10240): Verilog HDL Always Construct warning at MuxAluSrcB.v(12): inferring latch(es) for variable \"MuxAluSrcBOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[0\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[0\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[1\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[1\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[2\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[2\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[3\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[3\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[4\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[4\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[5\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[5\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[6\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[6\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[7\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[7\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[8\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[8\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[9\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[9\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[10\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[10\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[11\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[11\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[12\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[12\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[13\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[13\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[14\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[14\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[15\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[15\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[16\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[16\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[17\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[17\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[18\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[18\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[19\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[19\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[20\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[20\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[21\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[21\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[22\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[22\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[23\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[23\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[24\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[24\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[25\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[25\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[26\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[26\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[27\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[27\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[28\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[28\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[29\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[29\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[30\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[30\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[31\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[31\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxPCSource MuxPCSource:MuxPCSource " "Info: Elaborating entity \"MuxPCSource\" for hierarchy \"MuxPCSource:MuxPCSource\"" {  } { { "CPU.v" "MuxPCSource" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxPCSource.v(13) " "Warning (10270): Verilog HDL Case Statement warning at MuxPCSource.v(13): incomplete case statement has no default case item" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MuxPCSourceOut MuxPCSource.v(13) " "Warning (10240): Verilog HDL Always Construct warning at MuxPCSource.v(13): inferring latch(es) for variable \"MuxPCSourceOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[0\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[0\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[1\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[1\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[2\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[2\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[3\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[3\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[4\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[4\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[5\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[5\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[6\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[6\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[7\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[7\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[8\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[8\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[9\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[9\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[10\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[10\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[11\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[11\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[12\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[12\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[13\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[13\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[14\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[14\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[15\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[15\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[16\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[16\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[17\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[17\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[18\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[18\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[19\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[19\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[20\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[20\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[21\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[21\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[22\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[22\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[23\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[23\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[24\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[24\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[25\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[25\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[26\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[26\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[27\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[27\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[28\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[28\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[29\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[29\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[30\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[30\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[31\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[31\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxExceptionsCtrl MuxExceptionsCtrl:MuxExceptionsCtrl " "Info: Elaborating entity \"MuxExceptionsCtrl\" for hierarchy \"MuxExceptionsCtrl:MuxExceptionsCtrl\"" {  } { { "CPU.v" "MuxExceptionsCtrl" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxExceptionsCtrl.v(8) " "Warning (10270): Verilog HDL Case Statement warning at MuxExceptionsCtrl.v(8): incomplete case statement has no default case item" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MuxExceptionsCtrlOut MuxExceptionsCtrl.v(8) " "Warning (10240): Verilog HDL Always Construct warning at MuxExceptionsCtrl.v(8): inferring latch(es) for variable \"MuxExceptionsCtrlOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[0\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[0\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[1\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[1\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[2\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[2\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[3\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[3\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[4\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[4\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[5\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[5\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[6\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[6\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[7\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[7\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[8\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[8\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[9\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[9\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[10\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[10\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[11\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[11\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[12\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[12\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[13\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[13\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[14\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[14\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[15\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[15\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[16\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[16\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[17\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[17\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[18\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[18\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[19\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[19\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[20\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[20\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[21\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[21\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[22\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[22\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[23\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[23\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[24\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[24\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[25\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[25\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[26\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[26\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[27\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[27\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[28\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[28\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[29\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[29\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[30\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[30\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[31\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[31\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxShiftSrc MuxShiftSrc:MuxShiftSrc " "Info: Elaborating entity \"MuxShiftSrc\" for hierarchy \"MuxShiftSrc:MuxShiftSrc\"" {  } { { "CPU.v" "MuxShiftSrc" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxShiftAmt MuxShiftAmt:MuxShiftAmt " "Info: Elaborating entity \"MuxShiftAmt\" for hierarchy \"MuxShiftAmt:MuxShiftAmt\"" {  } { { "CPU.v" "MuxShiftAmt" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxMemToReg MuxMemToReg:MuxMemToReg " "Info: Elaborating entity \"MuxMemToReg\" for hierarchy \"MuxMemToReg:MuxMemToReg\"" {  } { { "CPU.v" "MuxMemToReg" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 104 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxMemToReg.v(17) " "Warning (10270): Verilog HDL Case Statement warning at MuxMemToReg.v(17): incomplete case statement has no default case item" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MuxMemToRegOut MuxMemToReg.v(17) " "Warning (10240): Verilog HDL Always Construct warning at MuxMemToReg.v(17): inferring latch(es) for variable \"MuxMemToRegOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[0\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[0\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[1\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[1\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[2\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[2\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[3\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[3\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[4\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[4\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[5\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[5\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[6\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[6\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[7\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[7\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[8\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[8\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[9\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[9\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[10\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[10\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[11\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[11\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[12\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[12\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[13\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[13\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[14\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[14\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[15\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[15\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[16\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[16\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[17\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[17\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[18\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[18\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[19\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[19\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[20\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[20\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[21\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[21\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[22\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[22\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[23\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[23\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[24\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[24\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[25\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[25\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[26\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[26\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[27\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[27\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[28\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[28\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[29\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[29\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[30\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[30\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[31\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[31\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxHICtrl MuxHICtrl:MuxHICtrl " "Info: Elaborating entity \"MuxHICtrl\" for hierarchy \"MuxHICtrl:MuxHICtrl\"" {  } { { "CPU.v" "MuxHICtrl" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxLOCtrl MuxLOCtrl:MuxLOCtrl " "Info: Elaborating entity \"MuxLOCtrl\" for hierarchy \"MuxLOCtrl:MuxLOCtrl\"" {  } { { "CPU.v" "MuxLOCtrl" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 108 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoadSize LoadSize:LS " "Info: Elaborating entity \"LoadSize\" for hierarchy \"LoadSize:LS\"" {  } { { "CPU.v" "LS" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LoadSize.v(8) " "Warning (10270): Verilog HDL Case Statement warning at LoadSize.v(8): incomplete case statement has no default case item" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LSControlOut LoadSize.v(8) " "Warning (10240): Verilog HDL Always Construct warning at LoadSize.v(8): inferring latch(es) for variable \"LSControlOut\", which holds its previous value in one or more paths through the always construct" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[0\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[0\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[1\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[1\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[2\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[2\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[3\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[3\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[4\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[4\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[5\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[5\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[6\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[6\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[7\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[7\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[8\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[8\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[9\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[9\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[10\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[10\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[11\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[11\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[12\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[12\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[13\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[13\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[14\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[14\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[15\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[15\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[16\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[16\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[17\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[17\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[18\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[18\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[19\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[19\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[20\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[20\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[21\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[21\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[22\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[22\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[23\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[23\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[24\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[24\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[25\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[25\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[26\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[26\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[27\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[27\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[28\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[28\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[29\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[29\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[30\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[30\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[31\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[31\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StoreSize StoreSize:SS " "Info: Elaborating entity \"StoreSize\" for hierarchy \"StoreSize:SS\"" {  } { { "CPU.v" "SS" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "StoreSize.v(9) " "Warning (10270): Verilog HDL Case Statement warning at StoreSize.v(9): incomplete case statement has no default case item" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SSControlOut StoreSize.v(9) " "Warning (10240): Verilog HDL Always Construct warning at StoreSize.v(9): inferring latch(es) for variable \"SSControlOut\", which holds its previous value in one or more paths through the always construct" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[0\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[0\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[1\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[1\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[2\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[2\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[3\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[3\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[4\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[4\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[5\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[5\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[6\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[6\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[7\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[7\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[8\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[8\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[9\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[9\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[10\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[10\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[11\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[11\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[12\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[12\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[13\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[13\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[14\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[14\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[15\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[15\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[16\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[16\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[17\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[17\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[18\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[18\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[19\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[19\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[20\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[20\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[21\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[21\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[22\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[22\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[23\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[23\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[24\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[24\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[25\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[25\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[26\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[26\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[27\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[27\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[28\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[28\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[29\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[29\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[30\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[30\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[31\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[31\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[31\] " "Warning (12110): Net \"DivCtrlHIOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[30\] " "Warning (12110): Net \"DivCtrlHIOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[29\] " "Warning (12110): Net \"DivCtrlHIOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[28\] " "Warning (12110): Net \"DivCtrlHIOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[27\] " "Warning (12110): Net \"DivCtrlHIOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[26\] " "Warning (12110): Net \"DivCtrlHIOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[25\] " "Warning (12110): Net \"DivCtrlHIOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[24\] " "Warning (12110): Net \"DivCtrlHIOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[23\] " "Warning (12110): Net \"DivCtrlHIOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[22\] " "Warning (12110): Net \"DivCtrlHIOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[21\] " "Warning (12110): Net \"DivCtrlHIOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[20\] " "Warning (12110): Net \"DivCtrlHIOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[19\] " "Warning (12110): Net \"DivCtrlHIOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[18\] " "Warning (12110): Net \"DivCtrlHIOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[17\] " "Warning (12110): Net \"DivCtrlHIOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[16\] " "Warning (12110): Net \"DivCtrlHIOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[15\] " "Warning (12110): Net \"DivCtrlHIOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[14\] " "Warning (12110): Net \"DivCtrlHIOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[13\] " "Warning (12110): Net \"DivCtrlHIOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[12\] " "Warning (12110): Net \"DivCtrlHIOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[11\] " "Warning (12110): Net \"DivCtrlHIOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[10\] " "Warning (12110): Net \"DivCtrlHIOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[9\] " "Warning (12110): Net \"DivCtrlHIOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[8\] " "Warning (12110): Net \"DivCtrlHIOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[7\] " "Warning (12110): Net \"DivCtrlHIOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[6\] " "Warning (12110): Net \"DivCtrlHIOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[5\] " "Warning (12110): Net \"DivCtrlHIOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[4\] " "Warning (12110): Net \"DivCtrlHIOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[3\] " "Warning (12110): Net \"DivCtrlHIOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[2\] " "Warning (12110): Net \"DivCtrlHIOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[1\] " "Warning (12110): Net \"DivCtrlHIOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[0\] " "Warning (12110): Net \"DivCtrlHIOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[31\] " "Warning (12110): Net \"MultCtrlLOOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[30\] " "Warning (12110): Net \"MultCtrlLOOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[29\] " "Warning (12110): Net \"MultCtrlLOOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[28\] " "Warning (12110): Net \"MultCtrlLOOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[27\] " "Warning (12110): Net \"MultCtrlLOOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[26\] " "Warning (12110): Net \"MultCtrlLOOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[25\] " "Warning (12110): Net \"MultCtrlLOOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[24\] " "Warning (12110): Net \"MultCtrlLOOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[23\] " "Warning (12110): Net \"MultCtrlLOOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[22\] " "Warning (12110): Net \"MultCtrlLOOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[21\] " "Warning (12110): Net \"MultCtrlLOOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[20\] " "Warning (12110): Net \"MultCtrlLOOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[19\] " "Warning (12110): Net \"MultCtrlLOOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[18\] " "Warning (12110): Net \"MultCtrlLOOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[17\] " "Warning (12110): Net \"MultCtrlLOOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[16\] " "Warning (12110): Net \"MultCtrlLOOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[15\] " "Warning (12110): Net \"MultCtrlLOOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[14\] " "Warning (12110): Net \"MultCtrlLOOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[13\] " "Warning (12110): Net \"MultCtrlLOOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[12\] " "Warning (12110): Net \"MultCtrlLOOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[11\] " "Warning (12110): Net \"MultCtrlLOOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[10\] " "Warning (12110): Net \"MultCtrlLOOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[9\] " "Warning (12110): Net \"MultCtrlLOOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[8\] " "Warning (12110): Net \"MultCtrlLOOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[7\] " "Warning (12110): Net \"MultCtrlLOOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[6\] " "Warning (12110): Net \"MultCtrlLOOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[5\] " "Warning (12110): Net \"MultCtrlLOOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[4\] " "Warning (12110): Net \"MultCtrlLOOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[3\] " "Warning (12110): Net \"MultCtrlLOOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[2\] " "Warning (12110): Net \"MultCtrlLOOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[1\] " "Warning (12110): Net \"MultCtrlLOOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[0\] " "Warning (12110): Net \"MultCtrlLOOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[31\] " "Warning (12110): Net \"DivCtrlHIOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[30\] " "Warning (12110): Net \"DivCtrlHIOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[29\] " "Warning (12110): Net \"DivCtrlHIOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[28\] " "Warning (12110): Net \"DivCtrlHIOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[27\] " "Warning (12110): Net \"DivCtrlHIOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[26\] " "Warning (12110): Net \"DivCtrlHIOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[25\] " "Warning (12110): Net \"DivCtrlHIOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[24\] " "Warning (12110): Net \"DivCtrlHIOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[23\] " "Warning (12110): Net \"DivCtrlHIOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[22\] " "Warning (12110): Net \"DivCtrlHIOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[21\] " "Warning (12110): Net \"DivCtrlHIOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[20\] " "Warning (12110): Net \"DivCtrlHIOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[19\] " "Warning (12110): Net \"DivCtrlHIOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[18\] " "Warning (12110): Net \"DivCtrlHIOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[17\] " "Warning (12110): Net \"DivCtrlHIOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[16\] " "Warning (12110): Net \"DivCtrlHIOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[15\] " "Warning (12110): Net \"DivCtrlHIOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[14\] " "Warning (12110): Net \"DivCtrlHIOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[13\] " "Warning (12110): Net \"DivCtrlHIOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[12\] " "Warning (12110): Net \"DivCtrlHIOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[11\] " "Warning (12110): Net \"DivCtrlHIOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[10\] " "Warning (12110): Net \"DivCtrlHIOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[9\] " "Warning (12110): Net \"DivCtrlHIOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[8\] " "Warning (12110): Net \"DivCtrlHIOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[7\] " "Warning (12110): Net \"DivCtrlHIOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[6\] " "Warning (12110): Net \"DivCtrlHIOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[5\] " "Warning (12110): Net \"DivCtrlHIOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[4\] " "Warning (12110): Net \"DivCtrlHIOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[3\] " "Warning (12110): Net \"DivCtrlHIOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[2\] " "Warning (12110): Net \"DivCtrlHIOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[1\] " "Warning (12110): Net \"DivCtrlHIOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[0\] " "Warning (12110): Net \"DivCtrlHIOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[31\] " "Warning (12110): Net \"MultCtrlLOOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[30\] " "Warning (12110): Net \"MultCtrlLOOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[29\] " "Warning (12110): Net \"MultCtrlLOOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[28\] " "Warning (12110): Net \"MultCtrlLOOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[27\] " "Warning (12110): Net \"MultCtrlLOOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[26\] " "Warning (12110): Net \"MultCtrlLOOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[25\] " "Warning (12110): Net \"MultCtrlLOOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[24\] " "Warning (12110): Net \"MultCtrlLOOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[23\] " "Warning (12110): Net \"MultCtrlLOOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[22\] " "Warning (12110): Net \"MultCtrlLOOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[21\] " "Warning (12110): Net \"MultCtrlLOOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[20\] " "Warning (12110): Net \"MultCtrlLOOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[19\] " "Warning (12110): Net \"MultCtrlLOOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[18\] " "Warning (12110): Net \"MultCtrlLOOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[17\] " "Warning (12110): Net \"MultCtrlLOOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[16\] " "Warning (12110): Net \"MultCtrlLOOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[15\] " "Warning (12110): Net \"MultCtrlLOOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[14\] " "Warning (12110): Net \"MultCtrlLOOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[13\] " "Warning (12110): Net \"MultCtrlLOOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[12\] " "Warning (12110): Net \"MultCtrlLOOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[11\] " "Warning (12110): Net \"MultCtrlLOOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[10\] " "Warning (12110): Net \"MultCtrlLOOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[9\] " "Warning (12110): Net \"MultCtrlLOOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[8\] " "Warning (12110): Net \"MultCtrlLOOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[7\] " "Warning (12110): Net \"MultCtrlLOOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[6\] " "Warning (12110): Net \"MultCtrlLOOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[5\] " "Warning (12110): Net \"MultCtrlLOOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[4\] " "Warning (12110): Net \"MultCtrlLOOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[3\] " "Warning (12110): Net \"MultCtrlLOOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[2\] " "Warning (12110): Net \"MultCtrlLOOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[1\] " "Warning (12110): Net \"MultCtrlLOOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[0\] " "Warning (12110): Net \"MultCtrlLOOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[31\] " "Warning (12110): Net \"DivCtrlHIOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[30\] " "Warning (12110): Net \"DivCtrlHIOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[29\] " "Warning (12110): Net \"DivCtrlHIOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[28\] " "Warning (12110): Net \"DivCtrlHIOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[27\] " "Warning (12110): Net \"DivCtrlHIOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[26\] " "Warning (12110): Net \"DivCtrlHIOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[25\] " "Warning (12110): Net \"DivCtrlHIOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[24\] " "Warning (12110): Net \"DivCtrlHIOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[23\] " "Warning (12110): Net \"DivCtrlHIOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[22\] " "Warning (12110): Net \"DivCtrlHIOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[21\] " "Warning (12110): Net \"DivCtrlHIOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[20\] " "Warning (12110): Net \"DivCtrlHIOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[19\] " "Warning (12110): Net \"DivCtrlHIOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[18\] " "Warning (12110): Net \"DivCtrlHIOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[17\] " "Warning (12110): Net \"DivCtrlHIOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[16\] " "Warning (12110): Net \"DivCtrlHIOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[15\] " "Warning (12110): Net \"DivCtrlHIOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[14\] " "Warning (12110): Net \"DivCtrlHIOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[13\] " "Warning (12110): Net \"DivCtrlHIOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[12\] " "Warning (12110): Net \"DivCtrlHIOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[11\] " "Warning (12110): Net \"DivCtrlHIOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[10\] " "Warning (12110): Net \"DivCtrlHIOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[9\] " "Warning (12110): Net \"DivCtrlHIOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[8\] " "Warning (12110): Net \"DivCtrlHIOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[7\] " "Warning (12110): Net \"DivCtrlHIOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[6\] " "Warning (12110): Net \"DivCtrlHIOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[5\] " "Warning (12110): Net \"DivCtrlHIOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[4\] " "Warning (12110): Net \"DivCtrlHIOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[3\] " "Warning (12110): Net \"DivCtrlHIOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[2\] " "Warning (12110): Net \"DivCtrlHIOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[1\] " "Warning (12110): Net \"DivCtrlHIOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[0\] " "Warning (12110): Net \"DivCtrlHIOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[31\] " "Warning (12110): Net \"MultCtrlLOOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[30\] " "Warning (12110): Net \"MultCtrlLOOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[29\] " "Warning (12110): Net \"MultCtrlLOOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[28\] " "Warning (12110): Net \"MultCtrlLOOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[27\] " "Warning (12110): Net \"MultCtrlLOOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[26\] " "Warning (12110): Net \"MultCtrlLOOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[25\] " "Warning (12110): Net \"MultCtrlLOOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[24\] " "Warning (12110): Net \"MultCtrlLOOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[23\] " "Warning (12110): Net \"MultCtrlLOOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[22\] " "Warning (12110): Net \"MultCtrlLOOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[21\] " "Warning (12110): Net \"MultCtrlLOOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[20\] " "Warning (12110): Net \"MultCtrlLOOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[19\] " "Warning (12110): Net \"MultCtrlLOOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[18\] " "Warning (12110): Net \"MultCtrlLOOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[17\] " "Warning (12110): Net \"MultCtrlLOOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[16\] " "Warning (12110): Net \"MultCtrlLOOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[15\] " "Warning (12110): Net \"MultCtrlLOOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[14\] " "Warning (12110): Net \"MultCtrlLOOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[13\] " "Warning (12110): Net \"MultCtrlLOOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[12\] " "Warning (12110): Net \"MultCtrlLOOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[11\] " "Warning (12110): Net \"MultCtrlLOOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[10\] " "Warning (12110): Net \"MultCtrlLOOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[9\] " "Warning (12110): Net \"MultCtrlLOOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[8\] " "Warning (12110): Net \"MultCtrlLOOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[7\] " "Warning (12110): Net \"MultCtrlLOOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[6\] " "Warning (12110): Net \"MultCtrlLOOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[5\] " "Warning (12110): Net \"MultCtrlLOOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[4\] " "Warning (12110): Net \"MultCtrlLOOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[3\] " "Warning (12110): Net \"MultCtrlLOOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[2\] " "Warning (12110): Net \"MultCtrlLOOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[1\] " "Warning (12110): Net \"MultCtrlLOOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[0\] " "Warning (12110): Net \"MultCtrlLOOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[31\] " "Warning (12110): Net \"DivCtrlHIOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[30\] " "Warning (12110): Net \"DivCtrlHIOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[29\] " "Warning (12110): Net \"DivCtrlHIOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[28\] " "Warning (12110): Net \"DivCtrlHIOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[27\] " "Warning (12110): Net \"DivCtrlHIOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[26\] " "Warning (12110): Net \"DivCtrlHIOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[25\] " "Warning (12110): Net \"DivCtrlHIOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[24\] " "Warning (12110): Net \"DivCtrlHIOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[23\] " "Warning (12110): Net \"DivCtrlHIOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[22\] " "Warning (12110): Net \"DivCtrlHIOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[21\] " "Warning (12110): Net \"DivCtrlHIOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[20\] " "Warning (12110): Net \"DivCtrlHIOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[19\] " "Warning (12110): Net \"DivCtrlHIOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[18\] " "Warning (12110): Net \"DivCtrlHIOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[17\] " "Warning (12110): Net \"DivCtrlHIOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[16\] " "Warning (12110): Net \"DivCtrlHIOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[15\] " "Warning (12110): Net \"DivCtrlHIOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[14\] " "Warning (12110): Net \"DivCtrlHIOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[13\] " "Warning (12110): Net \"DivCtrlHIOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[12\] " "Warning (12110): Net \"DivCtrlHIOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[11\] " "Warning (12110): Net \"DivCtrlHIOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[10\] " "Warning (12110): Net \"DivCtrlHIOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[9\] " "Warning (12110): Net \"DivCtrlHIOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[8\] " "Warning (12110): Net \"DivCtrlHIOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[7\] " "Warning (12110): Net \"DivCtrlHIOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[6\] " "Warning (12110): Net \"DivCtrlHIOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[5\] " "Warning (12110): Net \"DivCtrlHIOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[4\] " "Warning (12110): Net \"DivCtrlHIOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[3\] " "Warning (12110): Net \"DivCtrlHIOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[2\] " "Warning (12110): Net \"DivCtrlHIOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[1\] " "Warning (12110): Net \"DivCtrlHIOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[0\] " "Warning (12110): Net \"DivCtrlHIOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[31\] " "Warning (12110): Net \"MultCtrlLOOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[30\] " "Warning (12110): Net \"MultCtrlLOOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[29\] " "Warning (12110): Net \"MultCtrlLOOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[28\] " "Warning (12110): Net \"MultCtrlLOOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[27\] " "Warning (12110): Net \"MultCtrlLOOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[26\] " "Warning (12110): Net \"MultCtrlLOOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[25\] " "Warning (12110): Net \"MultCtrlLOOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[24\] " "Warning (12110): Net \"MultCtrlLOOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[23\] " "Warning (12110): Net \"MultCtrlLOOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[22\] " "Warning (12110): Net \"MultCtrlLOOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[21\] " "Warning (12110): Net \"MultCtrlLOOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[20\] " "Warning (12110): Net \"MultCtrlLOOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[19\] " "Warning (12110): Net \"MultCtrlLOOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[18\] " "Warning (12110): Net \"MultCtrlLOOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[17\] " "Warning (12110): Net \"MultCtrlLOOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[16\] " "Warning (12110): Net \"MultCtrlLOOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[15\] " "Warning (12110): Net \"MultCtrlLOOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[14\] " "Warning (12110): Net \"MultCtrlLOOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[13\] " "Warning (12110): Net \"MultCtrlLOOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[12\] " "Warning (12110): Net \"MultCtrlLOOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[11\] " "Warning (12110): Net \"MultCtrlLOOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[10\] " "Warning (12110): Net \"MultCtrlLOOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[9\] " "Warning (12110): Net \"MultCtrlLOOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[8\] " "Warning (12110): Net \"MultCtrlLOOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[7\] " "Warning (12110): Net \"MultCtrlLOOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[6\] " "Warning (12110): Net \"MultCtrlLOOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[5\] " "Warning (12110): Net \"MultCtrlLOOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[4\] " "Warning (12110): Net \"MultCtrlLOOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[3\] " "Warning (12110): Net \"MultCtrlLOOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[2\] " "Warning (12110): Net \"MultCtrlLOOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[1\] " "Warning (12110): Net \"MultCtrlLOOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[0\] " "Warning (12110): Net \"MultCtrlLOOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[31\] " "Warning (12110): Net \"DivCtrlHIOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[30\] " "Warning (12110): Net \"DivCtrlHIOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[29\] " "Warning (12110): Net \"DivCtrlHIOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[28\] " "Warning (12110): Net \"DivCtrlHIOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[27\] " "Warning (12110): Net \"DivCtrlHIOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[26\] " "Warning (12110): Net \"DivCtrlHIOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[25\] " "Warning (12110): Net \"DivCtrlHIOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[24\] " "Warning (12110): Net \"DivCtrlHIOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[23\] " "Warning (12110): Net \"DivCtrlHIOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[22\] " "Warning (12110): Net \"DivCtrlHIOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[21\] " "Warning (12110): Net \"DivCtrlHIOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[20\] " "Warning (12110): Net \"DivCtrlHIOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[19\] " "Warning (12110): Net \"DivCtrlHIOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[18\] " "Warning (12110): Net \"DivCtrlHIOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[17\] " "Warning (12110): Net \"DivCtrlHIOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[16\] " "Warning (12110): Net \"DivCtrlHIOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[15\] " "Warning (12110): Net \"DivCtrlHIOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[14\] " "Warning (12110): Net \"DivCtrlHIOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[13\] " "Warning (12110): Net \"DivCtrlHIOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[12\] " "Warning (12110): Net \"DivCtrlHIOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[11\] " "Warning (12110): Net \"DivCtrlHIOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[10\] " "Warning (12110): Net \"DivCtrlHIOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[9\] " "Warning (12110): Net \"DivCtrlHIOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[8\] " "Warning (12110): Net \"DivCtrlHIOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[7\] " "Warning (12110): Net \"DivCtrlHIOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[6\] " "Warning (12110): Net \"DivCtrlHIOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[5\] " "Warning (12110): Net \"DivCtrlHIOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[4\] " "Warning (12110): Net \"DivCtrlHIOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[3\] " "Warning (12110): Net \"DivCtrlHIOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[2\] " "Warning (12110): Net \"DivCtrlHIOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[1\] " "Warning (12110): Net \"DivCtrlHIOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[0\] " "Warning (12110): Net \"DivCtrlHIOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[31\] " "Warning (12110): Net \"MultCtrlLOOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[30\] " "Warning (12110): Net \"MultCtrlLOOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[29\] " "Warning (12110): Net \"MultCtrlLOOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[28\] " "Warning (12110): Net \"MultCtrlLOOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[27\] " "Warning (12110): Net \"MultCtrlLOOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[26\] " "Warning (12110): Net \"MultCtrlLOOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[25\] " "Warning (12110): Net \"MultCtrlLOOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[24\] " "Warning (12110): Net \"MultCtrlLOOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[23\] " "Warning (12110): Net \"MultCtrlLOOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[22\] " "Warning (12110): Net \"MultCtrlLOOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[21\] " "Warning (12110): Net \"MultCtrlLOOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[20\] " "Warning (12110): Net \"MultCtrlLOOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[19\] " "Warning (12110): Net \"MultCtrlLOOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[18\] " "Warning (12110): Net \"MultCtrlLOOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[17\] " "Warning (12110): Net \"MultCtrlLOOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[16\] " "Warning (12110): Net \"MultCtrlLOOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[15\] " "Warning (12110): Net \"MultCtrlLOOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[14\] " "Warning (12110): Net \"MultCtrlLOOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[13\] " "Warning (12110): Net \"MultCtrlLOOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[12\] " "Warning (12110): Net \"MultCtrlLOOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[11\] " "Warning (12110): Net \"MultCtrlLOOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[10\] " "Warning (12110): Net \"MultCtrlLOOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[9\] " "Warning (12110): Net \"MultCtrlLOOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[8\] " "Warning (12110): Net \"MultCtrlLOOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[7\] " "Warning (12110): Net \"MultCtrlLOOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[6\] " "Warning (12110): Net \"MultCtrlLOOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[5\] " "Warning (12110): Net \"MultCtrlLOOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[4\] " "Warning (12110): Net \"MultCtrlLOOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[3\] " "Warning (12110): Net \"MultCtrlLOOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[2\] " "Warning (12110): Net \"MultCtrlLOOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[1\] " "Warning (12110): Net \"MultCtrlLOOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[0\] " "Warning (12110): Net \"MultCtrlLOOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[31\] " "Warning (12110): Net \"DivCtrlHIOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[30\] " "Warning (12110): Net \"DivCtrlHIOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[29\] " "Warning (12110): Net \"DivCtrlHIOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[28\] " "Warning (12110): Net \"DivCtrlHIOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[27\] " "Warning (12110): Net \"DivCtrlHIOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[26\] " "Warning (12110): Net \"DivCtrlHIOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[25\] " "Warning (12110): Net \"DivCtrlHIOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[24\] " "Warning (12110): Net \"DivCtrlHIOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[23\] " "Warning (12110): Net \"DivCtrlHIOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[22\] " "Warning (12110): Net \"DivCtrlHIOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[21\] " "Warning (12110): Net \"DivCtrlHIOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[20\] " "Warning (12110): Net \"DivCtrlHIOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[19\] " "Warning (12110): Net \"DivCtrlHIOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[18\] " "Warning (12110): Net \"DivCtrlHIOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[17\] " "Warning (12110): Net \"DivCtrlHIOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[16\] " "Warning (12110): Net \"DivCtrlHIOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[15\] " "Warning (12110): Net \"DivCtrlHIOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[14\] " "Warning (12110): Net \"DivCtrlHIOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[13\] " "Warning (12110): Net \"DivCtrlHIOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[12\] " "Warning (12110): Net \"DivCtrlHIOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[11\] " "Warning (12110): Net \"DivCtrlHIOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[10\] " "Warning (12110): Net \"DivCtrlHIOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[9\] " "Warning (12110): Net \"DivCtrlHIOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[8\] " "Warning (12110): Net \"DivCtrlHIOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[7\] " "Warning (12110): Net \"DivCtrlHIOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[6\] " "Warning (12110): Net \"DivCtrlHIOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[5\] " "Warning (12110): Net \"DivCtrlHIOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[4\] " "Warning (12110): Net \"DivCtrlHIOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[3\] " "Warning (12110): Net \"DivCtrlHIOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[2\] " "Warning (12110): Net \"DivCtrlHIOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[1\] " "Warning (12110): Net \"DivCtrlHIOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[0\] " "Warning (12110): Net \"DivCtrlHIOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[31\] " "Warning (12110): Net \"MultCtrlLOOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[30\] " "Warning (12110): Net \"MultCtrlLOOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[29\] " "Warning (12110): Net \"MultCtrlLOOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[28\] " "Warning (12110): Net \"MultCtrlLOOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[27\] " "Warning (12110): Net \"MultCtrlLOOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[26\] " "Warning (12110): Net \"MultCtrlLOOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[25\] " "Warning (12110): Net \"MultCtrlLOOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[24\] " "Warning (12110): Net \"MultCtrlLOOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[23\] " "Warning (12110): Net \"MultCtrlLOOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[22\] " "Warning (12110): Net \"MultCtrlLOOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[21\] " "Warning (12110): Net \"MultCtrlLOOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[20\] " "Warning (12110): Net \"MultCtrlLOOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[19\] " "Warning (12110): Net \"MultCtrlLOOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[18\] " "Warning (12110): Net \"MultCtrlLOOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[17\] " "Warning (12110): Net \"MultCtrlLOOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[16\] " "Warning (12110): Net \"MultCtrlLOOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[15\] " "Warning (12110): Net \"MultCtrlLOOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[14\] " "Warning (12110): Net \"MultCtrlLOOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[13\] " "Warning (12110): Net \"MultCtrlLOOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[12\] " "Warning (12110): Net \"MultCtrlLOOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[11\] " "Warning (12110): Net \"MultCtrlLOOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[10\] " "Warning (12110): Net \"MultCtrlLOOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[9\] " "Warning (12110): Net \"MultCtrlLOOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[8\] " "Warning (12110): Net \"MultCtrlLOOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[7\] " "Warning (12110): Net \"MultCtrlLOOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[6\] " "Warning (12110): Net \"MultCtrlLOOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[5\] " "Warning (12110): Net \"MultCtrlLOOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[4\] " "Warning (12110): Net \"MultCtrlLOOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[3\] " "Warning (12110): Net \"MultCtrlLOOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[2\] " "Warning (12110): Net \"MultCtrlLOOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[1\] " "Warning (12110): Net \"MultCtrlLOOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[0\] " "Warning (12110): Net \"MultCtrlLOOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[31\] " "Warning (12110): Net \"DivCtrlHIOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[30\] " "Warning (12110): Net \"DivCtrlHIOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[29\] " "Warning (12110): Net \"DivCtrlHIOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[28\] " "Warning (12110): Net \"DivCtrlHIOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[27\] " "Warning (12110): Net \"DivCtrlHIOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[26\] " "Warning (12110): Net \"DivCtrlHIOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[25\] " "Warning (12110): Net \"DivCtrlHIOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[24\] " "Warning (12110): Net \"DivCtrlHIOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[23\] " "Warning (12110): Net \"DivCtrlHIOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[22\] " "Warning (12110): Net \"DivCtrlHIOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[21\] " "Warning (12110): Net \"DivCtrlHIOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[20\] " "Warning (12110): Net \"DivCtrlHIOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[19\] " "Warning (12110): Net \"DivCtrlHIOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[18\] " "Warning (12110): Net \"DivCtrlHIOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[17\] " "Warning (12110): Net \"DivCtrlHIOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[16\] " "Warning (12110): Net \"DivCtrlHIOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[15\] " "Warning (12110): Net \"DivCtrlHIOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[14\] " "Warning (12110): Net \"DivCtrlHIOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[13\] " "Warning (12110): Net \"DivCtrlHIOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[12\] " "Warning (12110): Net \"DivCtrlHIOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[11\] " "Warning (12110): Net \"DivCtrlHIOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[10\] " "Warning (12110): Net \"DivCtrlHIOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[9\] " "Warning (12110): Net \"DivCtrlHIOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[8\] " "Warning (12110): Net \"DivCtrlHIOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[7\] " "Warning (12110): Net \"DivCtrlHIOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[6\] " "Warning (12110): Net \"DivCtrlHIOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[5\] " "Warning (12110): Net \"DivCtrlHIOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[4\] " "Warning (12110): Net \"DivCtrlHIOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[3\] " "Warning (12110): Net \"DivCtrlHIOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[2\] " "Warning (12110): Net \"DivCtrlHIOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[1\] " "Warning (12110): Net \"DivCtrlHIOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[0\] " "Warning (12110): Net \"DivCtrlHIOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[31\] " "Warning (12110): Net \"MultCtrlLOOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[30\] " "Warning (12110): Net \"MultCtrlLOOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[29\] " "Warning (12110): Net \"MultCtrlLOOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[28\] " "Warning (12110): Net \"MultCtrlLOOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[27\] " "Warning (12110): Net \"MultCtrlLOOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[26\] " "Warning (12110): Net \"MultCtrlLOOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[25\] " "Warning (12110): Net \"MultCtrlLOOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[24\] " "Warning (12110): Net \"MultCtrlLOOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[23\] " "Warning (12110): Net \"MultCtrlLOOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[22\] " "Warning (12110): Net \"MultCtrlLOOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[21\] " "Warning (12110): Net \"MultCtrlLOOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[20\] " "Warning (12110): Net \"MultCtrlLOOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[19\] " "Warning (12110): Net \"MultCtrlLOOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[18\] " "Warning (12110): Net \"MultCtrlLOOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[17\] " "Warning (12110): Net \"MultCtrlLOOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[16\] " "Warning (12110): Net \"MultCtrlLOOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[15\] " "Warning (12110): Net \"MultCtrlLOOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[14\] " "Warning (12110): Net \"MultCtrlLOOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[13\] " "Warning (12110): Net \"MultCtrlLOOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[12\] " "Warning (12110): Net \"MultCtrlLOOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[11\] " "Warning (12110): Net \"MultCtrlLOOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[10\] " "Warning (12110): Net \"MultCtrlLOOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[9\] " "Warning (12110): Net \"MultCtrlLOOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[8\] " "Warning (12110): Net \"MultCtrlLOOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[7\] " "Warning (12110): Net \"MultCtrlLOOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[6\] " "Warning (12110): Net \"MultCtrlLOOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[5\] " "Warning (12110): Net \"MultCtrlLOOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[4\] " "Warning (12110): Net \"MultCtrlLOOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[3\] " "Warning (12110): Net \"MultCtrlLOOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[2\] " "Warning (12110): Net \"MultCtrlLOOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[1\] " "Warning (12110): Net \"MultCtrlLOOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[0\] " "Warning (12110): Net \"MultCtrlLOOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[31\] " "Warning (12110): Net \"DivCtrlHIOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[30\] " "Warning (12110): Net \"DivCtrlHIOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[29\] " "Warning (12110): Net \"DivCtrlHIOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[28\] " "Warning (12110): Net \"DivCtrlHIOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[27\] " "Warning (12110): Net \"DivCtrlHIOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[26\] " "Warning (12110): Net \"DivCtrlHIOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[25\] " "Warning (12110): Net \"DivCtrlHIOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[24\] " "Warning (12110): Net \"DivCtrlHIOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[23\] " "Warning (12110): Net \"DivCtrlHIOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[22\] " "Warning (12110): Net \"DivCtrlHIOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[21\] " "Warning (12110): Net \"DivCtrlHIOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[20\] " "Warning (12110): Net \"DivCtrlHIOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[19\] " "Warning (12110): Net \"DivCtrlHIOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[18\] " "Warning (12110): Net \"DivCtrlHIOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[17\] " "Warning (12110): Net \"DivCtrlHIOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[16\] " "Warning (12110): Net \"DivCtrlHIOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[15\] " "Warning (12110): Net \"DivCtrlHIOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[14\] " "Warning (12110): Net \"DivCtrlHIOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[13\] " "Warning (12110): Net \"DivCtrlHIOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[12\] " "Warning (12110): Net \"DivCtrlHIOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[11\] " "Warning (12110): Net \"DivCtrlHIOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[10\] " "Warning (12110): Net \"DivCtrlHIOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[9\] " "Warning (12110): Net \"DivCtrlHIOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[8\] " "Warning (12110): Net \"DivCtrlHIOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[7\] " "Warning (12110): Net \"DivCtrlHIOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[6\] " "Warning (12110): Net \"DivCtrlHIOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[5\] " "Warning (12110): Net \"DivCtrlHIOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[4\] " "Warning (12110): Net \"DivCtrlHIOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[3\] " "Warning (12110): Net \"DivCtrlHIOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[2\] " "Warning (12110): Net \"DivCtrlHIOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[1\] " "Warning (12110): Net \"DivCtrlHIOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[0\] " "Warning (12110): Net \"DivCtrlHIOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[31\] " "Warning (12110): Net \"MultCtrlLOOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[30\] " "Warning (12110): Net \"MultCtrlLOOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[29\] " "Warning (12110): Net \"MultCtrlLOOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[28\] " "Warning (12110): Net \"MultCtrlLOOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[27\] " "Warning (12110): Net \"MultCtrlLOOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[26\] " "Warning (12110): Net \"MultCtrlLOOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[25\] " "Warning (12110): Net \"MultCtrlLOOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[24\] " "Warning (12110): Net \"MultCtrlLOOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[23\] " "Warning (12110): Net \"MultCtrlLOOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[22\] " "Warning (12110): Net \"MultCtrlLOOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[21\] " "Warning (12110): Net \"MultCtrlLOOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[20\] " "Warning (12110): Net \"MultCtrlLOOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[19\] " "Warning (12110): Net \"MultCtrlLOOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[18\] " "Warning (12110): Net \"MultCtrlLOOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[17\] " "Warning (12110): Net \"MultCtrlLOOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[16\] " "Warning (12110): Net \"MultCtrlLOOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[15\] " "Warning (12110): Net \"MultCtrlLOOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[14\] " "Warning (12110): Net \"MultCtrlLOOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[13\] " "Warning (12110): Net \"MultCtrlLOOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[12\] " "Warning (12110): Net \"MultCtrlLOOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[11\] " "Warning (12110): Net \"MultCtrlLOOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[10\] " "Warning (12110): Net \"MultCtrlLOOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[9\] " "Warning (12110): Net \"MultCtrlLOOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[8\] " "Warning (12110): Net \"MultCtrlLOOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[7\] " "Warning (12110): Net \"MultCtrlLOOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[6\] " "Warning (12110): Net \"MultCtrlLOOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[5\] " "Warning (12110): Net \"MultCtrlLOOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[4\] " "Warning (12110): Net \"MultCtrlLOOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[3\] " "Warning (12110): Net \"MultCtrlLOOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[2\] " "Warning (12110): Net \"MultCtrlLOOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[1\] " "Warning (12110): Net \"MultCtrlLOOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[0\] " "Warning (12110): Net \"MultCtrlLOOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[31\] " "Warning (12110): Net \"DivCtrlHIOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[30\] " "Warning (12110): Net \"DivCtrlHIOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[29\] " "Warning (12110): Net \"DivCtrlHIOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[28\] " "Warning (12110): Net \"DivCtrlHIOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[27\] " "Warning (12110): Net \"DivCtrlHIOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[26\] " "Warning (12110): Net \"DivCtrlHIOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[25\] " "Warning (12110): Net \"DivCtrlHIOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[24\] " "Warning (12110): Net \"DivCtrlHIOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[23\] " "Warning (12110): Net \"DivCtrlHIOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[22\] " "Warning (12110): Net \"DivCtrlHIOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[21\] " "Warning (12110): Net \"DivCtrlHIOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[20\] " "Warning (12110): Net \"DivCtrlHIOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[19\] " "Warning (12110): Net \"DivCtrlHIOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[18\] " "Warning (12110): Net \"DivCtrlHIOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[17\] " "Warning (12110): Net \"DivCtrlHIOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[16\] " "Warning (12110): Net \"DivCtrlHIOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[15\] " "Warning (12110): Net \"DivCtrlHIOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[14\] " "Warning (12110): Net \"DivCtrlHIOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[13\] " "Warning (12110): Net \"DivCtrlHIOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[12\] " "Warning (12110): Net \"DivCtrlHIOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[11\] " "Warning (12110): Net \"DivCtrlHIOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[10\] " "Warning (12110): Net \"DivCtrlHIOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[9\] " "Warning (12110): Net \"DivCtrlHIOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[8\] " "Warning (12110): Net \"DivCtrlHIOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[7\] " "Warning (12110): Net \"DivCtrlHIOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[6\] " "Warning (12110): Net \"DivCtrlHIOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[5\] " "Warning (12110): Net \"DivCtrlHIOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[4\] " "Warning (12110): Net \"DivCtrlHIOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[3\] " "Warning (12110): Net \"DivCtrlHIOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[2\] " "Warning (12110): Net \"DivCtrlHIOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[1\] " "Warning (12110): Net \"DivCtrlHIOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[0\] " "Warning (12110): Net \"DivCtrlHIOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[31\] " "Warning (12110): Net \"MultCtrlLOOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[30\] " "Warning (12110): Net \"MultCtrlLOOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[29\] " "Warning (12110): Net \"MultCtrlLOOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[28\] " "Warning (12110): Net \"MultCtrlLOOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[27\] " "Warning (12110): Net \"MultCtrlLOOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[26\] " "Warning (12110): Net \"MultCtrlLOOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[25\] " "Warning (12110): Net \"MultCtrlLOOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[24\] " "Warning (12110): Net \"MultCtrlLOOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[23\] " "Warning (12110): Net \"MultCtrlLOOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[22\] " "Warning (12110): Net \"MultCtrlLOOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[21\] " "Warning (12110): Net \"MultCtrlLOOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[20\] " "Warning (12110): Net \"MultCtrlLOOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[19\] " "Warning (12110): Net \"MultCtrlLOOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[18\] " "Warning (12110): Net \"MultCtrlLOOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[17\] " "Warning (12110): Net \"MultCtrlLOOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[16\] " "Warning (12110): Net \"MultCtrlLOOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[15\] " "Warning (12110): Net \"MultCtrlLOOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[14\] " "Warning (12110): Net \"MultCtrlLOOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[13\] " "Warning (12110): Net \"MultCtrlLOOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[12\] " "Warning (12110): Net \"MultCtrlLOOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[11\] " "Warning (12110): Net \"MultCtrlLOOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[10\] " "Warning (12110): Net \"MultCtrlLOOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[9\] " "Warning (12110): Net \"MultCtrlLOOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[8\] " "Warning (12110): Net \"MultCtrlLOOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[7\] " "Warning (12110): Net \"MultCtrlLOOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[6\] " "Warning (12110): Net \"MultCtrlLOOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[5\] " "Warning (12110): Net \"MultCtrlLOOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[4\] " "Warning (12110): Net \"MultCtrlLOOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[3\] " "Warning (12110): Net \"MultCtrlLOOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[2\] " "Warning (12110): Net \"MultCtrlLOOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[1\] " "Warning (12110): Net \"MultCtrlLOOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[0\] " "Warning (12110): Net \"MultCtrlLOOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[31\] " "Warning (12110): Net \"DivCtrlHIOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[30\] " "Warning (12110): Net \"DivCtrlHIOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[29\] " "Warning (12110): Net \"DivCtrlHIOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[28\] " "Warning (12110): Net \"DivCtrlHIOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[27\] " "Warning (12110): Net \"DivCtrlHIOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[26\] " "Warning (12110): Net \"DivCtrlHIOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[25\] " "Warning (12110): Net \"DivCtrlHIOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[24\] " "Warning (12110): Net \"DivCtrlHIOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[23\] " "Warning (12110): Net \"DivCtrlHIOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[22\] " "Warning (12110): Net \"DivCtrlHIOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[21\] " "Warning (12110): Net \"DivCtrlHIOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[20\] " "Warning (12110): Net \"DivCtrlHIOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[19\] " "Warning (12110): Net \"DivCtrlHIOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[18\] " "Warning (12110): Net \"DivCtrlHIOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[17\] " "Warning (12110): Net \"DivCtrlHIOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[16\] " "Warning (12110): Net \"DivCtrlHIOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[15\] " "Warning (12110): Net \"DivCtrlHIOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[14\] " "Warning (12110): Net \"DivCtrlHIOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[13\] " "Warning (12110): Net \"DivCtrlHIOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[12\] " "Warning (12110): Net \"DivCtrlHIOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[11\] " "Warning (12110): Net \"DivCtrlHIOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[10\] " "Warning (12110): Net \"DivCtrlHIOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[9\] " "Warning (12110): Net \"DivCtrlHIOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[8\] " "Warning (12110): Net \"DivCtrlHIOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[7\] " "Warning (12110): Net \"DivCtrlHIOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[6\] " "Warning (12110): Net \"DivCtrlHIOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[5\] " "Warning (12110): Net \"DivCtrlHIOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[4\] " "Warning (12110): Net \"DivCtrlHIOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[3\] " "Warning (12110): Net \"DivCtrlHIOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[2\] " "Warning (12110): Net \"DivCtrlHIOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[1\] " "Warning (12110): Net \"DivCtrlHIOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[0\] " "Warning (12110): Net \"DivCtrlHIOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[31\] " "Warning (12110): Net \"MultCtrlLOOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[30\] " "Warning (12110): Net \"MultCtrlLOOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[29\] " "Warning (12110): Net \"MultCtrlLOOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[28\] " "Warning (12110): Net \"MultCtrlLOOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[27\] " "Warning (12110): Net \"MultCtrlLOOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[26\] " "Warning (12110): Net \"MultCtrlLOOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[25\] " "Warning (12110): Net \"MultCtrlLOOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[24\] " "Warning (12110): Net \"MultCtrlLOOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[23\] " "Warning (12110): Net \"MultCtrlLOOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[22\] " "Warning (12110): Net \"MultCtrlLOOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[21\] " "Warning (12110): Net \"MultCtrlLOOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[20\] " "Warning (12110): Net \"MultCtrlLOOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[19\] " "Warning (12110): Net \"MultCtrlLOOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[18\] " "Warning (12110): Net \"MultCtrlLOOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[17\] " "Warning (12110): Net \"MultCtrlLOOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[16\] " "Warning (12110): Net \"MultCtrlLOOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[15\] " "Warning (12110): Net \"MultCtrlLOOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[14\] " "Warning (12110): Net \"MultCtrlLOOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[13\] " "Warning (12110): Net \"MultCtrlLOOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[12\] " "Warning (12110): Net \"MultCtrlLOOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[11\] " "Warning (12110): Net \"MultCtrlLOOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[10\] " "Warning (12110): Net \"MultCtrlLOOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[9\] " "Warning (12110): Net \"MultCtrlLOOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[8\] " "Warning (12110): Net \"MultCtrlLOOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[7\] " "Warning (12110): Net \"MultCtrlLOOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[6\] " "Warning (12110): Net \"MultCtrlLOOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[5\] " "Warning (12110): Net \"MultCtrlLOOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[4\] " "Warning (12110): Net \"MultCtrlLOOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[3\] " "Warning (12110): Net \"MultCtrlLOOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[2\] " "Warning (12110): Net \"MultCtrlLOOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[1\] " "Warning (12110): Net \"MultCtrlLOOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[0\] " "Warning (12110): Net \"MultCtrlLOOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[31\] " "Warning (12110): Net \"DivCtrlHIOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[30\] " "Warning (12110): Net \"DivCtrlHIOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[29\] " "Warning (12110): Net \"DivCtrlHIOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[28\] " "Warning (12110): Net \"DivCtrlHIOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[27\] " "Warning (12110): Net \"DivCtrlHIOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[26\] " "Warning (12110): Net \"DivCtrlHIOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[25\] " "Warning (12110): Net \"DivCtrlHIOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[24\] " "Warning (12110): Net \"DivCtrlHIOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[23\] " "Warning (12110): Net \"DivCtrlHIOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[22\] " "Warning (12110): Net \"DivCtrlHIOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[21\] " "Warning (12110): Net \"DivCtrlHIOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[20\] " "Warning (12110): Net \"DivCtrlHIOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[19\] " "Warning (12110): Net \"DivCtrlHIOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[18\] " "Warning (12110): Net \"DivCtrlHIOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[17\] " "Warning (12110): Net \"DivCtrlHIOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[16\] " "Warning (12110): Net \"DivCtrlHIOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[15\] " "Warning (12110): Net \"DivCtrlHIOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[14\] " "Warning (12110): Net \"DivCtrlHIOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[13\] " "Warning (12110): Net \"DivCtrlHIOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[12\] " "Warning (12110): Net \"DivCtrlHIOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[11\] " "Warning (12110): Net \"DivCtrlHIOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[10\] " "Warning (12110): Net \"DivCtrlHIOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[9\] " "Warning (12110): Net \"DivCtrlHIOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[8\] " "Warning (12110): Net \"DivCtrlHIOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[7\] " "Warning (12110): Net \"DivCtrlHIOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[6\] " "Warning (12110): Net \"DivCtrlHIOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[5\] " "Warning (12110): Net \"DivCtrlHIOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[4\] " "Warning (12110): Net \"DivCtrlHIOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[3\] " "Warning (12110): Net \"DivCtrlHIOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[2\] " "Warning (12110): Net \"DivCtrlHIOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[1\] " "Warning (12110): Net \"DivCtrlHIOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[0\] " "Warning (12110): Net \"DivCtrlHIOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[31\] " "Warning (12110): Net \"MultCtrlLOOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[30\] " "Warning (12110): Net \"MultCtrlLOOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[29\] " "Warning (12110): Net \"MultCtrlLOOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[28\] " "Warning (12110): Net \"MultCtrlLOOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[27\] " "Warning (12110): Net \"MultCtrlLOOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[26\] " "Warning (12110): Net \"MultCtrlLOOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[25\] " "Warning (12110): Net \"MultCtrlLOOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[24\] " "Warning (12110): Net \"MultCtrlLOOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[23\] " "Warning (12110): Net \"MultCtrlLOOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[22\] " "Warning (12110): Net \"MultCtrlLOOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[21\] " "Warning (12110): Net \"MultCtrlLOOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[20\] " "Warning (12110): Net \"MultCtrlLOOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[19\] " "Warning (12110): Net \"MultCtrlLOOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[18\] " "Warning (12110): Net \"MultCtrlLOOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[17\] " "Warning (12110): Net \"MultCtrlLOOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[16\] " "Warning (12110): Net \"MultCtrlLOOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[15\] " "Warning (12110): Net \"MultCtrlLOOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[14\] " "Warning (12110): Net \"MultCtrlLOOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[13\] " "Warning (12110): Net \"MultCtrlLOOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[12\] " "Warning (12110): Net \"MultCtrlLOOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[11\] " "Warning (12110): Net \"MultCtrlLOOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[10\] " "Warning (12110): Net \"MultCtrlLOOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[9\] " "Warning (12110): Net \"MultCtrlLOOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[8\] " "Warning (12110): Net \"MultCtrlLOOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[7\] " "Warning (12110): Net \"MultCtrlLOOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[6\] " "Warning (12110): Net \"MultCtrlLOOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[5\] " "Warning (12110): Net \"MultCtrlLOOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[4\] " "Warning (12110): Net \"MultCtrlLOOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[3\] " "Warning (12110): Net \"MultCtrlLOOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[2\] " "Warning (12110): Net \"MultCtrlLOOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[1\] " "Warning (12110): Net \"MultCtrlLOOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[0\] " "Warning (12110): Net \"MultCtrlLOOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[31\] " "Warning (12110): Net \"DivCtrlHIOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[30\] " "Warning (12110): Net \"DivCtrlHIOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[29\] " "Warning (12110): Net \"DivCtrlHIOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[28\] " "Warning (12110): Net \"DivCtrlHIOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[27\] " "Warning (12110): Net \"DivCtrlHIOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[26\] " "Warning (12110): Net \"DivCtrlHIOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[25\] " "Warning (12110): Net \"DivCtrlHIOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[24\] " "Warning (12110): Net \"DivCtrlHIOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[23\] " "Warning (12110): Net \"DivCtrlHIOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[22\] " "Warning (12110): Net \"DivCtrlHIOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[21\] " "Warning (12110): Net \"DivCtrlHIOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[20\] " "Warning (12110): Net \"DivCtrlHIOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[19\] " "Warning (12110): Net \"DivCtrlHIOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[18\] " "Warning (12110): Net \"DivCtrlHIOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[17\] " "Warning (12110): Net \"DivCtrlHIOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[16\] " "Warning (12110): Net \"DivCtrlHIOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[15\] " "Warning (12110): Net \"DivCtrlHIOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[14\] " "Warning (12110): Net \"DivCtrlHIOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[13\] " "Warning (12110): Net \"DivCtrlHIOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[12\] " "Warning (12110): Net \"DivCtrlHIOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[11\] " "Warning (12110): Net \"DivCtrlHIOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[10\] " "Warning (12110): Net \"DivCtrlHIOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[9\] " "Warning (12110): Net \"DivCtrlHIOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[8\] " "Warning (12110): Net \"DivCtrlHIOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[7\] " "Warning (12110): Net \"DivCtrlHIOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[6\] " "Warning (12110): Net \"DivCtrlHIOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[5\] " "Warning (12110): Net \"DivCtrlHIOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[4\] " "Warning (12110): Net \"DivCtrlHIOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[3\] " "Warning (12110): Net \"DivCtrlHIOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[2\] " "Warning (12110): Net \"DivCtrlHIOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[1\] " "Warning (12110): Net \"DivCtrlHIOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[0\] " "Warning (12110): Net \"DivCtrlHIOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[31\] " "Warning (12110): Net \"MultCtrlLOOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[30\] " "Warning (12110): Net \"MultCtrlLOOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[29\] " "Warning (12110): Net \"MultCtrlLOOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[28\] " "Warning (12110): Net \"MultCtrlLOOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[27\] " "Warning (12110): Net \"MultCtrlLOOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[26\] " "Warning (12110): Net \"MultCtrlLOOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[25\] " "Warning (12110): Net \"MultCtrlLOOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[24\] " "Warning (12110): Net \"MultCtrlLOOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[23\] " "Warning (12110): Net \"MultCtrlLOOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[22\] " "Warning (12110): Net \"MultCtrlLOOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[21\] " "Warning (12110): Net \"MultCtrlLOOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[20\] " "Warning (12110): Net \"MultCtrlLOOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[19\] " "Warning (12110): Net \"MultCtrlLOOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[18\] " "Warning (12110): Net \"MultCtrlLOOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[17\] " "Warning (12110): Net \"MultCtrlLOOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[16\] " "Warning (12110): Net \"MultCtrlLOOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[15\] " "Warning (12110): Net \"MultCtrlLOOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[14\] " "Warning (12110): Net \"MultCtrlLOOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[13\] " "Warning (12110): Net \"MultCtrlLOOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[12\] " "Warning (12110): Net \"MultCtrlLOOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[11\] " "Warning (12110): Net \"MultCtrlLOOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[10\] " "Warning (12110): Net \"MultCtrlLOOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[9\] " "Warning (12110): Net \"MultCtrlLOOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[8\] " "Warning (12110): Net \"MultCtrlLOOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[7\] " "Warning (12110): Net \"MultCtrlLOOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[6\] " "Warning (12110): Net \"MultCtrlLOOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[5\] " "Warning (12110): Net \"MultCtrlLOOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[4\] " "Warning (12110): Net \"MultCtrlLOOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[3\] " "Warning (12110): Net \"MultCtrlLOOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[2\] " "Warning (12110): Net \"MultCtrlLOOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[1\] " "Warning (12110): Net \"MultCtrlLOOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[0\] " "Warning (12110): Net \"MultCtrlLOOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[31\] " "Warning (12110): Net \"DivCtrlHIOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[30\] " "Warning (12110): Net \"DivCtrlHIOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[29\] " "Warning (12110): Net \"DivCtrlHIOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[28\] " "Warning (12110): Net \"DivCtrlHIOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[27\] " "Warning (12110): Net \"DivCtrlHIOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[26\] " "Warning (12110): Net \"DivCtrlHIOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[25\] " "Warning (12110): Net \"DivCtrlHIOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[24\] " "Warning (12110): Net \"DivCtrlHIOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[23\] " "Warning (12110): Net \"DivCtrlHIOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[22\] " "Warning (12110): Net \"DivCtrlHIOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[21\] " "Warning (12110): Net \"DivCtrlHIOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[20\] " "Warning (12110): Net \"DivCtrlHIOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[19\] " "Warning (12110): Net \"DivCtrlHIOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[18\] " "Warning (12110): Net \"DivCtrlHIOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[17\] " "Warning (12110): Net \"DivCtrlHIOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[16\] " "Warning (12110): Net \"DivCtrlHIOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[15\] " "Warning (12110): Net \"DivCtrlHIOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[14\] " "Warning (12110): Net \"DivCtrlHIOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[13\] " "Warning (12110): Net \"DivCtrlHIOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[12\] " "Warning (12110): Net \"DivCtrlHIOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[11\] " "Warning (12110): Net \"DivCtrlHIOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[10\] " "Warning (12110): Net \"DivCtrlHIOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[9\] " "Warning (12110): Net \"DivCtrlHIOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[8\] " "Warning (12110): Net \"DivCtrlHIOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[7\] " "Warning (12110): Net \"DivCtrlHIOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[6\] " "Warning (12110): Net \"DivCtrlHIOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[5\] " "Warning (12110): Net \"DivCtrlHIOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[4\] " "Warning (12110): Net \"DivCtrlHIOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[3\] " "Warning (12110): Net \"DivCtrlHIOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[2\] " "Warning (12110): Net \"DivCtrlHIOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[1\] " "Warning (12110): Net \"DivCtrlHIOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[0\] " "Warning (12110): Net \"DivCtrlHIOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[31\] " "Warning (12110): Net \"MultCtrlLOOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[30\] " "Warning (12110): Net \"MultCtrlLOOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[29\] " "Warning (12110): Net \"MultCtrlLOOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[28\] " "Warning (12110): Net \"MultCtrlLOOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[27\] " "Warning (12110): Net \"MultCtrlLOOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[26\] " "Warning (12110): Net \"MultCtrlLOOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[25\] " "Warning (12110): Net \"MultCtrlLOOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[24\] " "Warning (12110): Net \"MultCtrlLOOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[23\] " "Warning (12110): Net \"MultCtrlLOOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[22\] " "Warning (12110): Net \"MultCtrlLOOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[21\] " "Warning (12110): Net \"MultCtrlLOOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[20\] " "Warning (12110): Net \"MultCtrlLOOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[19\] " "Warning (12110): Net \"MultCtrlLOOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[18\] " "Warning (12110): Net \"MultCtrlLOOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[17\] " "Warning (12110): Net \"MultCtrlLOOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[16\] " "Warning (12110): Net \"MultCtrlLOOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[15\] " "Warning (12110): Net \"MultCtrlLOOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[14\] " "Warning (12110): Net \"MultCtrlLOOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[13\] " "Warning (12110): Net \"MultCtrlLOOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[12\] " "Warning (12110): Net \"MultCtrlLOOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[11\] " "Warning (12110): Net \"MultCtrlLOOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[10\] " "Warning (12110): Net \"MultCtrlLOOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[9\] " "Warning (12110): Net \"MultCtrlLOOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[8\] " "Warning (12110): Net \"MultCtrlLOOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[7\] " "Warning (12110): Net \"MultCtrlLOOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[6\] " "Warning (12110): Net \"MultCtrlLOOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[5\] " "Warning (12110): Net \"MultCtrlLOOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[4\] " "Warning (12110): Net \"MultCtrlLOOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[3\] " "Warning (12110): Net \"MultCtrlLOOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[2\] " "Warning (12110): Net \"MultCtrlLOOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[1\] " "Warning (12110): Net \"MultCtrlLOOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[0\] " "Warning (12110): Net \"MultCtrlLOOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[31\] " "Warning (12110): Net \"DivCtrlHIOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[30\] " "Warning (12110): Net \"DivCtrlHIOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[29\] " "Warning (12110): Net \"DivCtrlHIOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[28\] " "Warning (12110): Net \"DivCtrlHIOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[27\] " "Warning (12110): Net \"DivCtrlHIOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[26\] " "Warning (12110): Net \"DivCtrlHIOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[25\] " "Warning (12110): Net \"DivCtrlHIOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[24\] " "Warning (12110): Net \"DivCtrlHIOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[23\] " "Warning (12110): Net \"DivCtrlHIOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[22\] " "Warning (12110): Net \"DivCtrlHIOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[21\] " "Warning (12110): Net \"DivCtrlHIOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[20\] " "Warning (12110): Net \"DivCtrlHIOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[19\] " "Warning (12110): Net \"DivCtrlHIOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[18\] " "Warning (12110): Net \"DivCtrlHIOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[17\] " "Warning (12110): Net \"DivCtrlHIOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[16\] " "Warning (12110): Net \"DivCtrlHIOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[15\] " "Warning (12110): Net \"DivCtrlHIOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[14\] " "Warning (12110): Net \"DivCtrlHIOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[13\] " "Warning (12110): Net \"DivCtrlHIOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[12\] " "Warning (12110): Net \"DivCtrlHIOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[11\] " "Warning (12110): Net \"DivCtrlHIOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[10\] " "Warning (12110): Net \"DivCtrlHIOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[9\] " "Warning (12110): Net \"DivCtrlHIOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[8\] " "Warning (12110): Net \"DivCtrlHIOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[7\] " "Warning (12110): Net \"DivCtrlHIOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[6\] " "Warning (12110): Net \"DivCtrlHIOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[5\] " "Warning (12110): Net \"DivCtrlHIOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[4\] " "Warning (12110): Net \"DivCtrlHIOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[3\] " "Warning (12110): Net \"DivCtrlHIOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[2\] " "Warning (12110): Net \"DivCtrlHIOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[1\] " "Warning (12110): Net \"DivCtrlHIOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[0\] " "Warning (12110): Net \"DivCtrlHIOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[31\] " "Warning (12110): Net \"MultCtrlLOOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[30\] " "Warning (12110): Net \"MultCtrlLOOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[29\] " "Warning (12110): Net \"MultCtrlLOOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[28\] " "Warning (12110): Net \"MultCtrlLOOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[27\] " "Warning (12110): Net \"MultCtrlLOOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[26\] " "Warning (12110): Net \"MultCtrlLOOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[25\] " "Warning (12110): Net \"MultCtrlLOOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[24\] " "Warning (12110): Net \"MultCtrlLOOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[23\] " "Warning (12110): Net \"MultCtrlLOOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[22\] " "Warning (12110): Net \"MultCtrlLOOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[21\] " "Warning (12110): Net \"MultCtrlLOOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[20\] " "Warning (12110): Net \"MultCtrlLOOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[19\] " "Warning (12110): Net \"MultCtrlLOOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[18\] " "Warning (12110): Net \"MultCtrlLOOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[17\] " "Warning (12110): Net \"MultCtrlLOOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[16\] " "Warning (12110): Net \"MultCtrlLOOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[15\] " "Warning (12110): Net \"MultCtrlLOOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[14\] " "Warning (12110): Net \"MultCtrlLOOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[13\] " "Warning (12110): Net \"MultCtrlLOOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[12\] " "Warning (12110): Net \"MultCtrlLOOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[11\] " "Warning (12110): Net \"MultCtrlLOOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[10\] " "Warning (12110): Net \"MultCtrlLOOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[9\] " "Warning (12110): Net \"MultCtrlLOOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[8\] " "Warning (12110): Net \"MultCtrlLOOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[7\] " "Warning (12110): Net \"MultCtrlLOOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[6\] " "Warning (12110): Net \"MultCtrlLOOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[5\] " "Warning (12110): Net \"MultCtrlLOOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[4\] " "Warning (12110): Net \"MultCtrlLOOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[3\] " "Warning (12110): Net \"MultCtrlLOOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[2\] " "Warning (12110): Net \"MultCtrlLOOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[1\] " "Warning (12110): Net \"MultCtrlLOOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[0\] " "Warning (12110): Net \"MultCtrlLOOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[31\] " "Warning (12110): Net \"DivCtrlHIOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[30\] " "Warning (12110): Net \"DivCtrlHIOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[29\] " "Warning (12110): Net \"DivCtrlHIOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[28\] " "Warning (12110): Net \"DivCtrlHIOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[27\] " "Warning (12110): Net \"DivCtrlHIOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[26\] " "Warning (12110): Net \"DivCtrlHIOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[25\] " "Warning (12110): Net \"DivCtrlHIOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[24\] " "Warning (12110): Net \"DivCtrlHIOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[23\] " "Warning (12110): Net \"DivCtrlHIOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[22\] " "Warning (12110): Net \"DivCtrlHIOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[21\] " "Warning (12110): Net \"DivCtrlHIOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[20\] " "Warning (12110): Net \"DivCtrlHIOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[19\] " "Warning (12110): Net \"DivCtrlHIOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[18\] " "Warning (12110): Net \"DivCtrlHIOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[17\] " "Warning (12110): Net \"DivCtrlHIOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[16\] " "Warning (12110): Net \"DivCtrlHIOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[15\] " "Warning (12110): Net \"DivCtrlHIOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[14\] " "Warning (12110): Net \"DivCtrlHIOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[13\] " "Warning (12110): Net \"DivCtrlHIOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[12\] " "Warning (12110): Net \"DivCtrlHIOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[11\] " "Warning (12110): Net \"DivCtrlHIOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[10\] " "Warning (12110): Net \"DivCtrlHIOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[9\] " "Warning (12110): Net \"DivCtrlHIOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[8\] " "Warning (12110): Net \"DivCtrlHIOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[7\] " "Warning (12110): Net \"DivCtrlHIOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[6\] " "Warning (12110): Net \"DivCtrlHIOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[5\] " "Warning (12110): Net \"DivCtrlHIOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[4\] " "Warning (12110): Net \"DivCtrlHIOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[3\] " "Warning (12110): Net \"DivCtrlHIOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[2\] " "Warning (12110): Net \"DivCtrlHIOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[1\] " "Warning (12110): Net \"DivCtrlHIOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[0\] " "Warning (12110): Net \"DivCtrlHIOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[31\] " "Warning (12110): Net \"MultCtrlLOOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[30\] " "Warning (12110): Net \"MultCtrlLOOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[29\] " "Warning (12110): Net \"MultCtrlLOOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[28\] " "Warning (12110): Net \"MultCtrlLOOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[27\] " "Warning (12110): Net \"MultCtrlLOOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[26\] " "Warning (12110): Net \"MultCtrlLOOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[25\] " "Warning (12110): Net \"MultCtrlLOOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[24\] " "Warning (12110): Net \"MultCtrlLOOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[23\] " "Warning (12110): Net \"MultCtrlLOOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[22\] " "Warning (12110): Net \"MultCtrlLOOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[21\] " "Warning (12110): Net \"MultCtrlLOOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[20\] " "Warning (12110): Net \"MultCtrlLOOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[19\] " "Warning (12110): Net \"MultCtrlLOOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[18\] " "Warning (12110): Net \"MultCtrlLOOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[17\] " "Warning (12110): Net \"MultCtrlLOOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[16\] " "Warning (12110): Net \"MultCtrlLOOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[15\] " "Warning (12110): Net \"MultCtrlLOOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[14\] " "Warning (12110): Net \"MultCtrlLOOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[13\] " "Warning (12110): Net \"MultCtrlLOOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[12\] " "Warning (12110): Net \"MultCtrlLOOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[11\] " "Warning (12110): Net \"MultCtrlLOOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[10\] " "Warning (12110): Net \"MultCtrlLOOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[9\] " "Warning (12110): Net \"MultCtrlLOOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[8\] " "Warning (12110): Net \"MultCtrlLOOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[7\] " "Warning (12110): Net \"MultCtrlLOOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[6\] " "Warning (12110): Net \"MultCtrlLOOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[5\] " "Warning (12110): Net \"MultCtrlLOOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[4\] " "Warning (12110): Net \"MultCtrlLOOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[3\] " "Warning (12110): Net \"MultCtrlLOOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[2\] " "Warning (12110): Net \"MultCtrlLOOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[1\] " "Warning (12110): Net \"MultCtrlLOOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[0\] " "Warning (12110): Net \"MultCtrlLOOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[31\] " "Warning (12110): Net \"DivCtrlHIOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[30\] " "Warning (12110): Net \"DivCtrlHIOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[29\] " "Warning (12110): Net \"DivCtrlHIOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[28\] " "Warning (12110): Net \"DivCtrlHIOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[27\] " "Warning (12110): Net \"DivCtrlHIOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[26\] " "Warning (12110): Net \"DivCtrlHIOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[25\] " "Warning (12110): Net \"DivCtrlHIOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[24\] " "Warning (12110): Net \"DivCtrlHIOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[23\] " "Warning (12110): Net \"DivCtrlHIOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[22\] " "Warning (12110): Net \"DivCtrlHIOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[21\] " "Warning (12110): Net \"DivCtrlHIOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[20\] " "Warning (12110): Net \"DivCtrlHIOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[19\] " "Warning (12110): Net \"DivCtrlHIOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[18\] " "Warning (12110): Net \"DivCtrlHIOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[17\] " "Warning (12110): Net \"DivCtrlHIOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[16\] " "Warning (12110): Net \"DivCtrlHIOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[15\] " "Warning (12110): Net \"DivCtrlHIOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[14\] " "Warning (12110): Net \"DivCtrlHIOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[13\] " "Warning (12110): Net \"DivCtrlHIOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[12\] " "Warning (12110): Net \"DivCtrlHIOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[11\] " "Warning (12110): Net \"DivCtrlHIOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[10\] " "Warning (12110): Net \"DivCtrlHIOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[9\] " "Warning (12110): Net \"DivCtrlHIOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[8\] " "Warning (12110): Net \"DivCtrlHIOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[7\] " "Warning (12110): Net \"DivCtrlHIOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[6\] " "Warning (12110): Net \"DivCtrlHIOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[5\] " "Warning (12110): Net \"DivCtrlHIOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[4\] " "Warning (12110): Net \"DivCtrlHIOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[3\] " "Warning (12110): Net \"DivCtrlHIOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[2\] " "Warning (12110): Net \"DivCtrlHIOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[1\] " "Warning (12110): Net \"DivCtrlHIOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[0\] " "Warning (12110): Net \"DivCtrlHIOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[31\] " "Warning (12110): Net \"MultCtrlLOOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[30\] " "Warning (12110): Net \"MultCtrlLOOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[29\] " "Warning (12110): Net \"MultCtrlLOOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[28\] " "Warning (12110): Net \"MultCtrlLOOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[27\] " "Warning (12110): Net \"MultCtrlLOOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[26\] " "Warning (12110): Net \"MultCtrlLOOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[25\] " "Warning (12110): Net \"MultCtrlLOOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[24\] " "Warning (12110): Net \"MultCtrlLOOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[23\] " "Warning (12110): Net \"MultCtrlLOOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[22\] " "Warning (12110): Net \"MultCtrlLOOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[21\] " "Warning (12110): Net \"MultCtrlLOOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[20\] " "Warning (12110): Net \"MultCtrlLOOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[19\] " "Warning (12110): Net \"MultCtrlLOOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[18\] " "Warning (12110): Net \"MultCtrlLOOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[17\] " "Warning (12110): Net \"MultCtrlLOOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[16\] " "Warning (12110): Net \"MultCtrlLOOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[15\] " "Warning (12110): Net \"MultCtrlLOOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[14\] " "Warning (12110): Net \"MultCtrlLOOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[13\] " "Warning (12110): Net \"MultCtrlLOOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[12\] " "Warning (12110): Net \"MultCtrlLOOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[11\] " "Warning (12110): Net \"MultCtrlLOOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[10\] " "Warning (12110): Net \"MultCtrlLOOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[9\] " "Warning (12110): Net \"MultCtrlLOOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[8\] " "Warning (12110): Net \"MultCtrlLOOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[7\] " "Warning (12110): Net \"MultCtrlLOOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[6\] " "Warning (12110): Net \"MultCtrlLOOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[5\] " "Warning (12110): Net \"MultCtrlLOOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[4\] " "Warning (12110): Net \"MultCtrlLOOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[3\] " "Warning (12110): Net \"MultCtrlLOOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[2\] " "Warning (12110): Net \"MultCtrlLOOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[1\] " "Warning (12110): Net \"MultCtrlLOOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[0\] " "Warning (12110): Net \"MultCtrlLOOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[31\] " "Warning (12110): Net \"DivCtrlHIOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[30\] " "Warning (12110): Net \"DivCtrlHIOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[29\] " "Warning (12110): Net \"DivCtrlHIOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[28\] " "Warning (12110): Net \"DivCtrlHIOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[27\] " "Warning (12110): Net \"DivCtrlHIOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[26\] " "Warning (12110): Net \"DivCtrlHIOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[25\] " "Warning (12110): Net \"DivCtrlHIOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[24\] " "Warning (12110): Net \"DivCtrlHIOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[23\] " "Warning (12110): Net \"DivCtrlHIOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[22\] " "Warning (12110): Net \"DivCtrlHIOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[21\] " "Warning (12110): Net \"DivCtrlHIOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[20\] " "Warning (12110): Net \"DivCtrlHIOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[19\] " "Warning (12110): Net \"DivCtrlHIOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[18\] " "Warning (12110): Net \"DivCtrlHIOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[17\] " "Warning (12110): Net \"DivCtrlHIOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[16\] " "Warning (12110): Net \"DivCtrlHIOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[15\] " "Warning (12110): Net \"DivCtrlHIOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[14\] " "Warning (12110): Net \"DivCtrlHIOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[13\] " "Warning (12110): Net \"DivCtrlHIOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[12\] " "Warning (12110): Net \"DivCtrlHIOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[11\] " "Warning (12110): Net \"DivCtrlHIOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[10\] " "Warning (12110): Net \"DivCtrlHIOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[9\] " "Warning (12110): Net \"DivCtrlHIOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[8\] " "Warning (12110): Net \"DivCtrlHIOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[7\] " "Warning (12110): Net \"DivCtrlHIOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[6\] " "Warning (12110): Net \"DivCtrlHIOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[5\] " "Warning (12110): Net \"DivCtrlHIOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[4\] " "Warning (12110): Net \"DivCtrlHIOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[3\] " "Warning (12110): Net \"DivCtrlHIOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[2\] " "Warning (12110): Net \"DivCtrlHIOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[1\] " "Warning (12110): Net \"DivCtrlHIOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[0\] " "Warning (12110): Net \"DivCtrlHIOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[31\] " "Warning (12110): Net \"MultCtrlLOOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[30\] " "Warning (12110): Net \"MultCtrlLOOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[29\] " "Warning (12110): Net \"MultCtrlLOOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[28\] " "Warning (12110): Net \"MultCtrlLOOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[27\] " "Warning (12110): Net \"MultCtrlLOOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[26\] " "Warning (12110): Net \"MultCtrlLOOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[25\] " "Warning (12110): Net \"MultCtrlLOOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[24\] " "Warning (12110): Net \"MultCtrlLOOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[23\] " "Warning (12110): Net \"MultCtrlLOOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[22\] " "Warning (12110): Net \"MultCtrlLOOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[21\] " "Warning (12110): Net \"MultCtrlLOOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[20\] " "Warning (12110): Net \"MultCtrlLOOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[19\] " "Warning (12110): Net \"MultCtrlLOOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[18\] " "Warning (12110): Net \"MultCtrlLOOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[17\] " "Warning (12110): Net \"MultCtrlLOOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[16\] " "Warning (12110): Net \"MultCtrlLOOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[15\] " "Warning (12110): Net \"MultCtrlLOOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[14\] " "Warning (12110): Net \"MultCtrlLOOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[13\] " "Warning (12110): Net \"MultCtrlLOOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[12\] " "Warning (12110): Net \"MultCtrlLOOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[11\] " "Warning (12110): Net \"MultCtrlLOOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[10\] " "Warning (12110): Net \"MultCtrlLOOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[9\] " "Warning (12110): Net \"MultCtrlLOOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[8\] " "Warning (12110): Net \"MultCtrlLOOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[7\] " "Warning (12110): Net \"MultCtrlLOOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[6\] " "Warning (12110): Net \"MultCtrlLOOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[5\] " "Warning (12110): Net \"MultCtrlLOOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[4\] " "Warning (12110): Net \"MultCtrlLOOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[3\] " "Warning (12110): Net \"MultCtrlLOOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[2\] " "Warning (12110): Net \"MultCtrlLOOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[1\] " "Warning (12110): Net \"MultCtrlLOOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[0\] " "Warning (12110): Net \"MultCtrlLOOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[31\] " "Warning (12110): Net \"DivCtrlHIOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[30\] " "Warning (12110): Net \"DivCtrlHIOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[29\] " "Warning (12110): Net \"DivCtrlHIOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[28\] " "Warning (12110): Net \"DivCtrlHIOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[27\] " "Warning (12110): Net \"DivCtrlHIOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[26\] " "Warning (12110): Net \"DivCtrlHIOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[25\] " "Warning (12110): Net \"DivCtrlHIOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[24\] " "Warning (12110): Net \"DivCtrlHIOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[23\] " "Warning (12110): Net \"DivCtrlHIOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[22\] " "Warning (12110): Net \"DivCtrlHIOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[21\] " "Warning (12110): Net \"DivCtrlHIOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[20\] " "Warning (12110): Net \"DivCtrlHIOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[19\] " "Warning (12110): Net \"DivCtrlHIOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[18\] " "Warning (12110): Net \"DivCtrlHIOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[17\] " "Warning (12110): Net \"DivCtrlHIOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[16\] " "Warning (12110): Net \"DivCtrlHIOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[15\] " "Warning (12110): Net \"DivCtrlHIOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[14\] " "Warning (12110): Net \"DivCtrlHIOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[13\] " "Warning (12110): Net \"DivCtrlHIOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[12\] " "Warning (12110): Net \"DivCtrlHIOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[11\] " "Warning (12110): Net \"DivCtrlHIOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[10\] " "Warning (12110): Net \"DivCtrlHIOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[9\] " "Warning (12110): Net \"DivCtrlHIOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[8\] " "Warning (12110): Net \"DivCtrlHIOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[7\] " "Warning (12110): Net \"DivCtrlHIOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[6\] " "Warning (12110): Net \"DivCtrlHIOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[5\] " "Warning (12110): Net \"DivCtrlHIOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[4\] " "Warning (12110): Net \"DivCtrlHIOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[3\] " "Warning (12110): Net \"DivCtrlHIOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[2\] " "Warning (12110): Net \"DivCtrlHIOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[1\] " "Warning (12110): Net \"DivCtrlHIOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[0\] " "Warning (12110): Net \"DivCtrlHIOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[31\] " "Warning (12110): Net \"MultCtrlLOOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[30\] " "Warning (12110): Net \"MultCtrlLOOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[29\] " "Warning (12110): Net \"MultCtrlLOOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[28\] " "Warning (12110): Net \"MultCtrlLOOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[27\] " "Warning (12110): Net \"MultCtrlLOOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[26\] " "Warning (12110): Net \"MultCtrlLOOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[25\] " "Warning (12110): Net \"MultCtrlLOOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[24\] " "Warning (12110): Net \"MultCtrlLOOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[23\] " "Warning (12110): Net \"MultCtrlLOOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[22\] " "Warning (12110): Net \"MultCtrlLOOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[21\] " "Warning (12110): Net \"MultCtrlLOOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[20\] " "Warning (12110): Net \"MultCtrlLOOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[19\] " "Warning (12110): Net \"MultCtrlLOOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[18\] " "Warning (12110): Net \"MultCtrlLOOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[17\] " "Warning (12110): Net \"MultCtrlLOOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[16\] " "Warning (12110): Net \"MultCtrlLOOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[15\] " "Warning (12110): Net \"MultCtrlLOOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[14\] " "Warning (12110): Net \"MultCtrlLOOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[13\] " "Warning (12110): Net \"MultCtrlLOOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[12\] " "Warning (12110): Net \"MultCtrlLOOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[11\] " "Warning (12110): Net \"MultCtrlLOOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[10\] " "Warning (12110): Net \"MultCtrlLOOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[9\] " "Warning (12110): Net \"MultCtrlLOOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[8\] " "Warning (12110): Net \"MultCtrlLOOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[7\] " "Warning (12110): Net \"MultCtrlLOOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[6\] " "Warning (12110): Net \"MultCtrlLOOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[5\] " "Warning (12110): Net \"MultCtrlLOOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[4\] " "Warning (12110): Net \"MultCtrlLOOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[3\] " "Warning (12110): Net \"MultCtrlLOOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[2\] " "Warning (12110): Net \"MultCtrlLOOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[1\] " "Warning (12110): Net \"MultCtrlLOOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[0\] " "Warning (12110): Net \"MultCtrlLOOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[31\] " "Warning (12110): Net \"DivCtrlHIOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[30\] " "Warning (12110): Net \"DivCtrlHIOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[29\] " "Warning (12110): Net \"DivCtrlHIOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[28\] " "Warning (12110): Net \"DivCtrlHIOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[27\] " "Warning (12110): Net \"DivCtrlHIOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[26\] " "Warning (12110): Net \"DivCtrlHIOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[25\] " "Warning (12110): Net \"DivCtrlHIOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[24\] " "Warning (12110): Net \"DivCtrlHIOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[23\] " "Warning (12110): Net \"DivCtrlHIOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[22\] " "Warning (12110): Net \"DivCtrlHIOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[21\] " "Warning (12110): Net \"DivCtrlHIOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[20\] " "Warning (12110): Net \"DivCtrlHIOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[19\] " "Warning (12110): Net \"DivCtrlHIOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[18\] " "Warning (12110): Net \"DivCtrlHIOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[17\] " "Warning (12110): Net \"DivCtrlHIOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[16\] " "Warning (12110): Net \"DivCtrlHIOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[15\] " "Warning (12110): Net \"DivCtrlHIOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[14\] " "Warning (12110): Net \"DivCtrlHIOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[13\] " "Warning (12110): Net \"DivCtrlHIOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[12\] " "Warning (12110): Net \"DivCtrlHIOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[11\] " "Warning (12110): Net \"DivCtrlHIOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[10\] " "Warning (12110): Net \"DivCtrlHIOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[9\] " "Warning (12110): Net \"DivCtrlHIOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[8\] " "Warning (12110): Net \"DivCtrlHIOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[7\] " "Warning (12110): Net \"DivCtrlHIOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[6\] " "Warning (12110): Net \"DivCtrlHIOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[5\] " "Warning (12110): Net \"DivCtrlHIOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[4\] " "Warning (12110): Net \"DivCtrlHIOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[3\] " "Warning (12110): Net \"DivCtrlHIOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[2\] " "Warning (12110): Net \"DivCtrlHIOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[1\] " "Warning (12110): Net \"DivCtrlHIOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[0\] " "Warning (12110): Net \"DivCtrlHIOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[31\] " "Warning (12110): Net \"MultCtrlLOOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[30\] " "Warning (12110): Net \"MultCtrlLOOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[29\] " "Warning (12110): Net \"MultCtrlLOOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[28\] " "Warning (12110): Net \"MultCtrlLOOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[27\] " "Warning (12110): Net \"MultCtrlLOOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[26\] " "Warning (12110): Net \"MultCtrlLOOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[25\] " "Warning (12110): Net \"MultCtrlLOOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[24\] " "Warning (12110): Net \"MultCtrlLOOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[23\] " "Warning (12110): Net \"MultCtrlLOOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[22\] " "Warning (12110): Net \"MultCtrlLOOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[21\] " "Warning (12110): Net \"MultCtrlLOOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[20\] " "Warning (12110): Net \"MultCtrlLOOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[19\] " "Warning (12110): Net \"MultCtrlLOOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[18\] " "Warning (12110): Net \"MultCtrlLOOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[17\] " "Warning (12110): Net \"MultCtrlLOOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[16\] " "Warning (12110): Net \"MultCtrlLOOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[15\] " "Warning (12110): Net \"MultCtrlLOOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[14\] " "Warning (12110): Net \"MultCtrlLOOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[13\] " "Warning (12110): Net \"MultCtrlLOOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[12\] " "Warning (12110): Net \"MultCtrlLOOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[11\] " "Warning (12110): Net \"MultCtrlLOOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[10\] " "Warning (12110): Net \"MultCtrlLOOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[9\] " "Warning (12110): Net \"MultCtrlLOOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[8\] " "Warning (12110): Net \"MultCtrlLOOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[7\] " "Warning (12110): Net \"MultCtrlLOOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[6\] " "Warning (12110): Net \"MultCtrlLOOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[5\] " "Warning (12110): Net \"MultCtrlLOOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[4\] " "Warning (12110): Net \"MultCtrlLOOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[3\] " "Warning (12110): Net \"MultCtrlLOOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[2\] " "Warning (12110): Net \"MultCtrlLOOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[1\] " "Warning (12110): Net \"MultCtrlLOOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[0\] " "Warning (12110): Net \"MultCtrlLOOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[31\] " "Warning (12110): Net \"DivCtrlHIOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[30\] " "Warning (12110): Net \"DivCtrlHIOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[29\] " "Warning (12110): Net \"DivCtrlHIOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[28\] " "Warning (12110): Net \"DivCtrlHIOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[27\] " "Warning (12110): Net \"DivCtrlHIOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[26\] " "Warning (12110): Net \"DivCtrlHIOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[25\] " "Warning (12110): Net \"DivCtrlHIOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[24\] " "Warning (12110): Net \"DivCtrlHIOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[23\] " "Warning (12110): Net \"DivCtrlHIOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[22\] " "Warning (12110): Net \"DivCtrlHIOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[21\] " "Warning (12110): Net \"DivCtrlHIOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[20\] " "Warning (12110): Net \"DivCtrlHIOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[19\] " "Warning (12110): Net \"DivCtrlHIOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[18\] " "Warning (12110): Net \"DivCtrlHIOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[17\] " "Warning (12110): Net \"DivCtrlHIOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[16\] " "Warning (12110): Net \"DivCtrlHIOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[15\] " "Warning (12110): Net \"DivCtrlHIOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[14\] " "Warning (12110): Net \"DivCtrlHIOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[13\] " "Warning (12110): Net \"DivCtrlHIOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[12\] " "Warning (12110): Net \"DivCtrlHIOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[11\] " "Warning (12110): Net \"DivCtrlHIOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[10\] " "Warning (12110): Net \"DivCtrlHIOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[9\] " "Warning (12110): Net \"DivCtrlHIOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[8\] " "Warning (12110): Net \"DivCtrlHIOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[7\] " "Warning (12110): Net \"DivCtrlHIOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[6\] " "Warning (12110): Net \"DivCtrlHIOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[5\] " "Warning (12110): Net \"DivCtrlHIOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[4\] " "Warning (12110): Net \"DivCtrlHIOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[3\] " "Warning (12110): Net \"DivCtrlHIOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[2\] " "Warning (12110): Net \"DivCtrlHIOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[1\] " "Warning (12110): Net \"DivCtrlHIOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[0\] " "Warning (12110): Net \"DivCtrlHIOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[31\] " "Warning (12110): Net \"MultCtrlLOOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[30\] " "Warning (12110): Net \"MultCtrlLOOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[29\] " "Warning (12110): Net \"MultCtrlLOOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[28\] " "Warning (12110): Net \"MultCtrlLOOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[27\] " "Warning (12110): Net \"MultCtrlLOOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[26\] " "Warning (12110): Net \"MultCtrlLOOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[25\] " "Warning (12110): Net \"MultCtrlLOOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[24\] " "Warning (12110): Net \"MultCtrlLOOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[23\] " "Warning (12110): Net \"MultCtrlLOOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[22\] " "Warning (12110): Net \"MultCtrlLOOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[21\] " "Warning (12110): Net \"MultCtrlLOOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[20\] " "Warning (12110): Net \"MultCtrlLOOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[19\] " "Warning (12110): Net \"MultCtrlLOOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[18\] " "Warning (12110): Net \"MultCtrlLOOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[17\] " "Warning (12110): Net \"MultCtrlLOOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[16\] " "Warning (12110): Net \"MultCtrlLOOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[15\] " "Warning (12110): Net \"MultCtrlLOOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[14\] " "Warning (12110): Net \"MultCtrlLOOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[13\] " "Warning (12110): Net \"MultCtrlLOOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[12\] " "Warning (12110): Net \"MultCtrlLOOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[11\] " "Warning (12110): Net \"MultCtrlLOOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[10\] " "Warning (12110): Net \"MultCtrlLOOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[9\] " "Warning (12110): Net \"MultCtrlLOOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[8\] " "Warning (12110): Net \"MultCtrlLOOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[7\] " "Warning (12110): Net \"MultCtrlLOOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[6\] " "Warning (12110): Net \"MultCtrlLOOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[5\] " "Warning (12110): Net \"MultCtrlLOOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[4\] " "Warning (12110): Net \"MultCtrlLOOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[3\] " "Warning (12110): Net \"MultCtrlLOOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[2\] " "Warning (12110): Net \"MultCtrlLOOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[1\] " "Warning (12110): Net \"MultCtrlLOOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[0\] " "Warning (12110): Net \"MultCtrlLOOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[31\] " "Warning (12110): Net \"DivCtrlHIOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[30\] " "Warning (12110): Net \"DivCtrlHIOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[29\] " "Warning (12110): Net \"DivCtrlHIOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[28\] " "Warning (12110): Net \"DivCtrlHIOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[27\] " "Warning (12110): Net \"DivCtrlHIOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[26\] " "Warning (12110): Net \"DivCtrlHIOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[25\] " "Warning (12110): Net \"DivCtrlHIOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[24\] " "Warning (12110): Net \"DivCtrlHIOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[23\] " "Warning (12110): Net \"DivCtrlHIOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[22\] " "Warning (12110): Net \"DivCtrlHIOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[21\] " "Warning (12110): Net \"DivCtrlHIOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[20\] " "Warning (12110): Net \"DivCtrlHIOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[19\] " "Warning (12110): Net \"DivCtrlHIOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[18\] " "Warning (12110): Net \"DivCtrlHIOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[17\] " "Warning (12110): Net \"DivCtrlHIOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[16\] " "Warning (12110): Net \"DivCtrlHIOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[15\] " "Warning (12110): Net \"DivCtrlHIOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[14\] " "Warning (12110): Net \"DivCtrlHIOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[13\] " "Warning (12110): Net \"DivCtrlHIOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[12\] " "Warning (12110): Net \"DivCtrlHIOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[11\] " "Warning (12110): Net \"DivCtrlHIOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[10\] " "Warning (12110): Net \"DivCtrlHIOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[9\] " "Warning (12110): Net \"DivCtrlHIOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[8\] " "Warning (12110): Net \"DivCtrlHIOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[7\] " "Warning (12110): Net \"DivCtrlHIOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[6\] " "Warning (12110): Net \"DivCtrlHIOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[5\] " "Warning (12110): Net \"DivCtrlHIOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[4\] " "Warning (12110): Net \"DivCtrlHIOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[3\] " "Warning (12110): Net \"DivCtrlHIOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[2\] " "Warning (12110): Net \"DivCtrlHIOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[1\] " "Warning (12110): Net \"DivCtrlHIOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[0\] " "Warning (12110): Net \"DivCtrlHIOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[31\] " "Warning (12110): Net \"MultCtrlLOOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[30\] " "Warning (12110): Net \"MultCtrlLOOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[29\] " "Warning (12110): Net \"MultCtrlLOOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[28\] " "Warning (12110): Net \"MultCtrlLOOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[27\] " "Warning (12110): Net \"MultCtrlLOOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[26\] " "Warning (12110): Net \"MultCtrlLOOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[25\] " "Warning (12110): Net \"MultCtrlLOOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[24\] " "Warning (12110): Net \"MultCtrlLOOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[23\] " "Warning (12110): Net \"MultCtrlLOOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[22\] " "Warning (12110): Net \"MultCtrlLOOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[21\] " "Warning (12110): Net \"MultCtrlLOOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[20\] " "Warning (12110): Net \"MultCtrlLOOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[19\] " "Warning (12110): Net \"MultCtrlLOOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[18\] " "Warning (12110): Net \"MultCtrlLOOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[17\] " "Warning (12110): Net \"MultCtrlLOOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[16\] " "Warning (12110): Net \"MultCtrlLOOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[15\] " "Warning (12110): Net \"MultCtrlLOOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[14\] " "Warning (12110): Net \"MultCtrlLOOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[13\] " "Warning (12110): Net \"MultCtrlLOOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[12\] " "Warning (12110): Net \"MultCtrlLOOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[11\] " "Warning (12110): Net \"MultCtrlLOOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[10\] " "Warning (12110): Net \"MultCtrlLOOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[9\] " "Warning (12110): Net \"MultCtrlLOOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[8\] " "Warning (12110): Net \"MultCtrlLOOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[7\] " "Warning (12110): Net \"MultCtrlLOOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[6\] " "Warning (12110): Net \"MultCtrlLOOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[5\] " "Warning (12110): Net \"MultCtrlLOOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[4\] " "Warning (12110): Net \"MultCtrlLOOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[3\] " "Warning (12110): Net \"MultCtrlLOOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[2\] " "Warning (12110): Net \"MultCtrlLOOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[1\] " "Warning (12110): Net \"MultCtrlLOOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[0\] " "Warning (12110): Net \"MultCtrlLOOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[31\] " "Warning (12110): Net \"DivCtrlHIOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[30\] " "Warning (12110): Net \"DivCtrlHIOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[29\] " "Warning (12110): Net \"DivCtrlHIOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[28\] " "Warning (12110): Net \"DivCtrlHIOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[27\] " "Warning (12110): Net \"DivCtrlHIOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[26\] " "Warning (12110): Net \"DivCtrlHIOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[25\] " "Warning (12110): Net \"DivCtrlHIOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[24\] " "Warning (12110): Net \"DivCtrlHIOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[23\] " "Warning (12110): Net \"DivCtrlHIOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[22\] " "Warning (12110): Net \"DivCtrlHIOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[21\] " "Warning (12110): Net \"DivCtrlHIOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[20\] " "Warning (12110): Net \"DivCtrlHIOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[19\] " "Warning (12110): Net \"DivCtrlHIOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[18\] " "Warning (12110): Net \"DivCtrlHIOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[17\] " "Warning (12110): Net \"DivCtrlHIOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[16\] " "Warning (12110): Net \"DivCtrlHIOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[15\] " "Warning (12110): Net \"DivCtrlHIOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[14\] " "Warning (12110): Net \"DivCtrlHIOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[13\] " "Warning (12110): Net \"DivCtrlHIOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[12\] " "Warning (12110): Net \"DivCtrlHIOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[11\] " "Warning (12110): Net \"DivCtrlHIOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[10\] " "Warning (12110): Net \"DivCtrlHIOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[9\] " "Warning (12110): Net \"DivCtrlHIOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[8\] " "Warning (12110): Net \"DivCtrlHIOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[7\] " "Warning (12110): Net \"DivCtrlHIOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[6\] " "Warning (12110): Net \"DivCtrlHIOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[5\] " "Warning (12110): Net \"DivCtrlHIOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[4\] " "Warning (12110): Net \"DivCtrlHIOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[3\] " "Warning (12110): Net \"DivCtrlHIOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[2\] " "Warning (12110): Net \"DivCtrlHIOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[1\] " "Warning (12110): Net \"DivCtrlHIOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[0\] " "Warning (12110): Net \"DivCtrlHIOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[31\] " "Warning (12110): Net \"MultCtrlLOOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[30\] " "Warning (12110): Net \"MultCtrlLOOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[29\] " "Warning (12110): Net \"MultCtrlLOOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[28\] " "Warning (12110): Net \"MultCtrlLOOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[27\] " "Warning (12110): Net \"MultCtrlLOOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[26\] " "Warning (12110): Net \"MultCtrlLOOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[25\] " "Warning (12110): Net \"MultCtrlLOOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[24\] " "Warning (12110): Net \"MultCtrlLOOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[23\] " "Warning (12110): Net \"MultCtrlLOOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[22\] " "Warning (12110): Net \"MultCtrlLOOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[21\] " "Warning (12110): Net \"MultCtrlLOOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[20\] " "Warning (12110): Net \"MultCtrlLOOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[19\] " "Warning (12110): Net \"MultCtrlLOOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[18\] " "Warning (12110): Net \"MultCtrlLOOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[17\] " "Warning (12110): Net \"MultCtrlLOOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[16\] " "Warning (12110): Net \"MultCtrlLOOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[15\] " "Warning (12110): Net \"MultCtrlLOOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[14\] " "Warning (12110): Net \"MultCtrlLOOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[13\] " "Warning (12110): Net \"MultCtrlLOOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[12\] " "Warning (12110): Net \"MultCtrlLOOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[11\] " "Warning (12110): Net \"MultCtrlLOOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[10\] " "Warning (12110): Net \"MultCtrlLOOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[9\] " "Warning (12110): Net \"MultCtrlLOOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[8\] " "Warning (12110): Net \"MultCtrlLOOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[7\] " "Warning (12110): Net \"MultCtrlLOOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[6\] " "Warning (12110): Net \"MultCtrlLOOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[5\] " "Warning (12110): Net \"MultCtrlLOOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[4\] " "Warning (12110): Net \"MultCtrlLOOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[3\] " "Warning (12110): Net \"MultCtrlLOOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[2\] " "Warning (12110): Net \"MultCtrlLOOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[1\] " "Warning (12110): Net \"MultCtrlLOOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[0\] " "Warning (12110): Net \"MultCtrlLOOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[31\] " "Warning (12110): Net \"DivCtrlHIOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[30\] " "Warning (12110): Net \"DivCtrlHIOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[29\] " "Warning (12110): Net \"DivCtrlHIOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[28\] " "Warning (12110): Net \"DivCtrlHIOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[27\] " "Warning (12110): Net \"DivCtrlHIOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[26\] " "Warning (12110): Net \"DivCtrlHIOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[25\] " "Warning (12110): Net \"DivCtrlHIOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[24\] " "Warning (12110): Net \"DivCtrlHIOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[23\] " "Warning (12110): Net \"DivCtrlHIOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[22\] " "Warning (12110): Net \"DivCtrlHIOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[21\] " "Warning (12110): Net \"DivCtrlHIOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[20\] " "Warning (12110): Net \"DivCtrlHIOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[19\] " "Warning (12110): Net \"DivCtrlHIOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[18\] " "Warning (12110): Net \"DivCtrlHIOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[17\] " "Warning (12110): Net \"DivCtrlHIOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[16\] " "Warning (12110): Net \"DivCtrlHIOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[15\] " "Warning (12110): Net \"DivCtrlHIOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[14\] " "Warning (12110): Net \"DivCtrlHIOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[13\] " "Warning (12110): Net \"DivCtrlHIOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[12\] " "Warning (12110): Net \"DivCtrlHIOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[11\] " "Warning (12110): Net \"DivCtrlHIOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[10\] " "Warning (12110): Net \"DivCtrlHIOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[9\] " "Warning (12110): Net \"DivCtrlHIOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[8\] " "Warning (12110): Net \"DivCtrlHIOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[7\] " "Warning (12110): Net \"DivCtrlHIOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[6\] " "Warning (12110): Net \"DivCtrlHIOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[5\] " "Warning (12110): Net \"DivCtrlHIOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[4\] " "Warning (12110): Net \"DivCtrlHIOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[3\] " "Warning (12110): Net \"DivCtrlHIOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[2\] " "Warning (12110): Net \"DivCtrlHIOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[1\] " "Warning (12110): Net \"DivCtrlHIOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[0\] " "Warning (12110): Net \"DivCtrlHIOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[31\] " "Warning (12110): Net \"MultCtrlLOOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[30\] " "Warning (12110): Net \"MultCtrlLOOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[29\] " "Warning (12110): Net \"MultCtrlLOOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[28\] " "Warning (12110): Net \"MultCtrlLOOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[27\] " "Warning (12110): Net \"MultCtrlLOOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[26\] " "Warning (12110): Net \"MultCtrlLOOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[25\] " "Warning (12110): Net \"MultCtrlLOOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[24\] " "Warning (12110): Net \"MultCtrlLOOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[23\] " "Warning (12110): Net \"MultCtrlLOOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[22\] " "Warning (12110): Net \"MultCtrlLOOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[21\] " "Warning (12110): Net \"MultCtrlLOOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[20\] " "Warning (12110): Net \"MultCtrlLOOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[19\] " "Warning (12110): Net \"MultCtrlLOOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[18\] " "Warning (12110): Net \"MultCtrlLOOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[17\] " "Warning (12110): Net \"MultCtrlLOOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[16\] " "Warning (12110): Net \"MultCtrlLOOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[15\] " "Warning (12110): Net \"MultCtrlLOOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[14\] " "Warning (12110): Net \"MultCtrlLOOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[13\] " "Warning (12110): Net \"MultCtrlLOOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[12\] " "Warning (12110): Net \"MultCtrlLOOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[11\] " "Warning (12110): Net \"MultCtrlLOOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[10\] " "Warning (12110): Net \"MultCtrlLOOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[9\] " "Warning (12110): Net \"MultCtrlLOOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[8\] " "Warning (12110): Net \"MultCtrlLOOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[7\] " "Warning (12110): Net \"MultCtrlLOOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[6\] " "Warning (12110): Net \"MultCtrlLOOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[5\] " "Warning (12110): Net \"MultCtrlLOOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[4\] " "Warning (12110): Net \"MultCtrlLOOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[3\] " "Warning (12110): Net \"MultCtrlLOOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[2\] " "Warning (12110): Net \"MultCtrlLOOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[1\] " "Warning (12110): Net \"MultCtrlLOOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[0\] " "Warning (12110): Net \"MultCtrlLOOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[31\] " "Warning (12110): Net \"DivCtrlHIOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[30\] " "Warning (12110): Net \"DivCtrlHIOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[29\] " "Warning (12110): Net \"DivCtrlHIOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[28\] " "Warning (12110): Net \"DivCtrlHIOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[27\] " "Warning (12110): Net \"DivCtrlHIOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[26\] " "Warning (12110): Net \"DivCtrlHIOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[25\] " "Warning (12110): Net \"DivCtrlHIOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[24\] " "Warning (12110): Net \"DivCtrlHIOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[23\] " "Warning (12110): Net \"DivCtrlHIOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[22\] " "Warning (12110): Net \"DivCtrlHIOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[21\] " "Warning (12110): Net \"DivCtrlHIOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[20\] " "Warning (12110): Net \"DivCtrlHIOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[19\] " "Warning (12110): Net \"DivCtrlHIOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[18\] " "Warning (12110): Net \"DivCtrlHIOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[17\] " "Warning (12110): Net \"DivCtrlHIOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[16\] " "Warning (12110): Net \"DivCtrlHIOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[15\] " "Warning (12110): Net \"DivCtrlHIOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[14\] " "Warning (12110): Net \"DivCtrlHIOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[13\] " "Warning (12110): Net \"DivCtrlHIOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[12\] " "Warning (12110): Net \"DivCtrlHIOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[11\] " "Warning (12110): Net \"DivCtrlHIOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[10\] " "Warning (12110): Net \"DivCtrlHIOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[9\] " "Warning (12110): Net \"DivCtrlHIOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[8\] " "Warning (12110): Net \"DivCtrlHIOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[7\] " "Warning (12110): Net \"DivCtrlHIOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[6\] " "Warning (12110): Net \"DivCtrlHIOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[5\] " "Warning (12110): Net \"DivCtrlHIOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[4\] " "Warning (12110): Net \"DivCtrlHIOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[3\] " "Warning (12110): Net \"DivCtrlHIOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[2\] " "Warning (12110): Net \"DivCtrlHIOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[1\] " "Warning (12110): Net \"DivCtrlHIOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DivCtrlHIOut\[0\] " "Warning (12110): Net \"DivCtrlHIOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DivCtrlHIOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[31\] " "Warning (12110): Net \"MultCtrlLOOut\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[31\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[30\] " "Warning (12110): Net \"MultCtrlLOOut\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[30\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[29\] " "Warning (12110): Net \"MultCtrlLOOut\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[29\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[28\] " "Warning (12110): Net \"MultCtrlLOOut\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[28\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[27\] " "Warning (12110): Net \"MultCtrlLOOut\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[27\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[26\] " "Warning (12110): Net \"MultCtrlLOOut\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[26\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[25\] " "Warning (12110): Net \"MultCtrlLOOut\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[25\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[24\] " "Warning (12110): Net \"MultCtrlLOOut\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[24\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[23\] " "Warning (12110): Net \"MultCtrlLOOut\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[23\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[22\] " "Warning (12110): Net \"MultCtrlLOOut\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[22\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[21\] " "Warning (12110): Net \"MultCtrlLOOut\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[21\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[20\] " "Warning (12110): Net \"MultCtrlLOOut\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[20\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[19\] " "Warning (12110): Net \"MultCtrlLOOut\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[19\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[18\] " "Warning (12110): Net \"MultCtrlLOOut\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[18\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[17\] " "Warning (12110): Net \"MultCtrlLOOut\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[17\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[16\] " "Warning (12110): Net \"MultCtrlLOOut\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[16\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[15\] " "Warning (12110): Net \"MultCtrlLOOut\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[15\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[14\] " "Warning (12110): Net \"MultCtrlLOOut\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[14\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[13\] " "Warning (12110): Net \"MultCtrlLOOut\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[13\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[12\] " "Warning (12110): Net \"MultCtrlLOOut\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[12\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[11\] " "Warning (12110): Net \"MultCtrlLOOut\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[11\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[10\] " "Warning (12110): Net \"MultCtrlLOOut\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[10\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[9\] " "Warning (12110): Net \"MultCtrlLOOut\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[9\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[8\] " "Warning (12110): Net \"MultCtrlLOOut\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[8\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[7\] " "Warning (12110): Net \"MultCtrlLOOut\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[7\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[6\] " "Warning (12110): Net \"MultCtrlLOOut\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[6\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[5\] " "Warning (12110): Net \"MultCtrlLOOut\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[5\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[4\] " "Warning (12110): Net \"MultCtrlLOOut\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[4\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[3\] " "Warning (12110): Net \"MultCtrlLOOut\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[3\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[2\] " "Warning (12110): Net \"MultCtrlLOOut\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[2\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[1\] " "Warning (12110): Net \"MultCtrlLOOut\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[1\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MultCtrlLOOut\[0\] " "Warning (12110): Net \"MultCtrlLOOut\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "MultCtrlLOOut\[0\]" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/CPU.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1546 " "Info: Inferred 1546 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "StoreSize:SS\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"StoreSize:SS\|Mux0\"" {  } { { "StoreSize.v" "Mux0" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "StoreSize:SS\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"StoreSize:SS\|Mux1\"" {  } { { "StoreSize.v" "Mux1" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "StoreSize:SS\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"StoreSize:SS\|Mux2\"" {  } { { "StoreSize.v" "Mux2" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "StoreSize:SS\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"StoreSize:SS\|Mux3\"" {  } { { "StoreSize.v" "Mux3" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "StoreSize:SS\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"StoreSize:SS\|Mux4\"" {  } { { "StoreSize.v" "Mux4" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "StoreSize:SS\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"StoreSize:SS\|Mux5\"" {  } { { "StoreSize.v" "Mux5" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "StoreSize:SS\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"StoreSize:SS\|Mux6\"" {  } { { "StoreSize.v" "Mux6" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "StoreSize:SS\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"StoreSize:SS\|Mux7\"" {  } { { "StoreSize.v" "Mux7" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "StoreSize:SS\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"StoreSize:SS\|Mux8\"" {  } { { "StoreSize.v" "Mux8" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "StoreSize:SS\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"StoreSize:SS\|Mux9\"" {  } { { "StoreSize.v" "Mux9" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "StoreSize:SS\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"StoreSize:SS\|Mux10\"" {  } { { "StoreSize.v" "Mux10" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "StoreSize:SS\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"StoreSize:SS\|Mux11\"" {  } { { "StoreSize.v" "Mux11" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "StoreSize:SS\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"StoreSize:SS\|Mux12\"" {  } { { "StoreSize.v" "Mux12" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "StoreSize:SS\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"StoreSize:SS\|Mux13\"" {  } { { "StoreSize.v" "Mux13" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "StoreSize:SS\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"StoreSize:SS\|Mux14\"" {  } { { "StoreSize.v" "Mux14" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "StoreSize:SS\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"StoreSize:SS\|Mux15\"" {  } { { "StoreSize.v" "Mux15" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "StoreSize:SS\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"StoreSize:SS\|Mux16\"" {  } { { "StoreSize.v" "Mux16" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "StoreSize:SS\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"StoreSize:SS\|Mux17\"" {  } { { "StoreSize.v" "Mux17" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "StoreSize:SS\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"StoreSize:SS\|Mux18\"" {  } { { "StoreSize.v" "Mux18" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "StoreSize:SS\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"StoreSize:SS\|Mux19\"" {  } { { "StoreSize.v" "Mux19" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "StoreSize:SS\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"StoreSize:SS\|Mux20\"" {  } { { "StoreSize.v" "Mux20" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "StoreSize:SS\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"StoreSize:SS\|Mux21\"" {  } { { "StoreSize.v" "Mux21" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "StoreSize:SS\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"StoreSize:SS\|Mux22\"" {  } { { "StoreSize.v" "Mux22" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "StoreSize:SS\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"StoreSize:SS\|Mux23\"" {  } { { "StoreSize.v" "Mux23" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "StoreSize:SS\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"StoreSize:SS\|Mux24\"" {  } { { "StoreSize.v" "Mux24" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "LoadSize:LS\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"LoadSize:LS\|Mux0\"" {  } { { "LoadSize.v" "Mux0" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "LoadSize:LS\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"LoadSize:LS\|Mux1\"" {  } { { "LoadSize.v" "Mux1" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "LoadSize:LS\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"LoadSize:LS\|Mux2\"" {  } { { "LoadSize.v" "Mux2" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "LoadSize:LS\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"LoadSize:LS\|Mux3\"" {  } { { "LoadSize.v" "Mux3" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "LoadSize:LS\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"LoadSize:LS\|Mux4\"" {  } { { "LoadSize.v" "Mux4" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "LoadSize:LS\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"LoadSize:LS\|Mux5\"" {  } { { "LoadSize.v" "Mux5" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "LoadSize:LS\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"LoadSize:LS\|Mux6\"" {  } { { "LoadSize.v" "Mux6" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "LoadSize:LS\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"LoadSize:LS\|Mux7\"" {  } { { "LoadSize.v" "Mux7" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "LoadSize:LS\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"LoadSize:LS\|Mux8\"" {  } { { "LoadSize.v" "Mux8" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "LoadSize:LS\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"LoadSize:LS\|Mux9\"" {  } { { "LoadSize.v" "Mux9" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "LoadSize:LS\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"LoadSize:LS\|Mux10\"" {  } { { "LoadSize.v" "Mux10" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "LoadSize:LS\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"LoadSize:LS\|Mux11\"" {  } { { "LoadSize.v" "Mux11" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "LoadSize:LS\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"LoadSize:LS\|Mux12\"" {  } { { "LoadSize.v" "Mux12" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "LoadSize:LS\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"LoadSize:LS\|Mux13\"" {  } { { "LoadSize.v" "Mux13" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "LoadSize:LS\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"LoadSize:LS\|Mux14\"" {  } { { "LoadSize.v" "Mux14" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "LoadSize:LS\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"LoadSize:LS\|Mux15\"" {  } { { "LoadSize.v" "Mux15" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "LoadSize:LS\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"LoadSize:LS\|Mux16\"" {  } { { "LoadSize.v" "Mux16" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "LoadSize:LS\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"LoadSize:LS\|Mux17\"" {  } { { "LoadSize.v" "Mux17" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "LoadSize:LS\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"LoadSize:LS\|Mux18\"" {  } { { "LoadSize.v" "Mux18" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "LoadSize:LS\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"LoadSize:LS\|Mux19\"" {  } { { "LoadSize.v" "Mux19" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "LoadSize:LS\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"LoadSize:LS\|Mux20\"" {  } { { "LoadSize.v" "Mux20" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "LoadSize:LS\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"LoadSize:LS\|Mux21\"" {  } { { "LoadSize.v" "Mux21" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "LoadSize:LS\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"LoadSize:LS\|Mux22\"" {  } { { "LoadSize.v" "Mux22" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "LoadSize:LS\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"LoadSize:LS\|Mux23\"" {  } { { "LoadSize.v" "Mux23" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "LoadSize:LS\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"LoadSize:LS\|Mux24\"" {  } { { "LoadSize.v" "Mux24" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxMemToReg:MuxMemToReg\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxMemToReg:MuxMemToReg\|Mux0\"" {  } { { "Multiplexadores/MuxMemToReg.v" "Mux0" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxMemToReg:MuxMemToReg\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxMemToReg:MuxMemToReg\|Mux1\"" {  } { { "Multiplexadores/MuxMemToReg.v" "Mux1" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxMemToReg:MuxMemToReg\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxMemToReg:MuxMemToReg\|Mux2\"" {  } { { "Multiplexadores/MuxMemToReg.v" "Mux2" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxMemToReg:MuxMemToReg\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxMemToReg:MuxMemToReg\|Mux3\"" {  } { { "Multiplexadores/MuxMemToReg.v" "Mux3" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxMemToReg:MuxMemToReg\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxMemToReg:MuxMemToReg\|Mux4\"" {  } { { "Multiplexadores/MuxMemToReg.v" "Mux4" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxMemToReg:MuxMemToReg\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxMemToReg:MuxMemToReg\|Mux5\"" {  } { { "Multiplexadores/MuxMemToReg.v" "Mux5" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxMemToReg:MuxMemToReg\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxMemToReg:MuxMemToReg\|Mux6\"" {  } { { "Multiplexadores/MuxMemToReg.v" "Mux6" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxMemToReg:MuxMemToReg\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxMemToReg:MuxMemToReg\|Mux7\"" {  } { { "Multiplexadores/MuxMemToReg.v" "Mux7" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxMemToReg:MuxMemToReg\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxMemToReg:MuxMemToReg\|Mux8\"" {  } { { "Multiplexadores/MuxMemToReg.v" "Mux8" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxMemToReg:MuxMemToReg\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxMemToReg:MuxMemToReg\|Mux9\"" {  } { { "Multiplexadores/MuxMemToReg.v" "Mux9" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxMemToReg:MuxMemToReg\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxMemToReg:MuxMemToReg\|Mux10\"" {  } { { "Multiplexadores/MuxMemToReg.v" "Mux10" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxMemToReg:MuxMemToReg\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxMemToReg:MuxMemToReg\|Mux11\"" {  } { { "Multiplexadores/MuxMemToReg.v" "Mux11" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxMemToReg:MuxMemToReg\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxMemToReg:MuxMemToReg\|Mux12\"" {  } { { "Multiplexadores/MuxMemToReg.v" "Mux12" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxMemToReg:MuxMemToReg\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxMemToReg:MuxMemToReg\|Mux13\"" {  } { { "Multiplexadores/MuxMemToReg.v" "Mux13" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxMemToReg:MuxMemToReg\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxMemToReg:MuxMemToReg\|Mux14\"" {  } { { "Multiplexadores/MuxMemToReg.v" "Mux14" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxMemToReg:MuxMemToReg\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxMemToReg:MuxMemToReg\|Mux15\"" {  } { { "Multiplexadores/MuxMemToReg.v" "Mux15" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxMemToReg:MuxMemToReg\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxMemToReg:MuxMemToReg\|Mux16\"" {  } { { "Multiplexadores/MuxMemToReg.v" "Mux16" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxMemToReg:MuxMemToReg\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxMemToReg:MuxMemToReg\|Mux17\"" {  } { { "Multiplexadores/MuxMemToReg.v" "Mux17" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxMemToReg:MuxMemToReg\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxMemToReg:MuxMemToReg\|Mux18\"" {  } { { "Multiplexadores/MuxMemToReg.v" "Mux18" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxMemToReg:MuxMemToReg\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxMemToReg:MuxMemToReg\|Mux19\"" {  } { { "Multiplexadores/MuxMemToReg.v" "Mux19" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxMemToReg:MuxMemToReg\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxMemToReg:MuxMemToReg\|Mux20\"" {  } { { "Multiplexadores/MuxMemToReg.v" "Mux20" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxMemToReg:MuxMemToReg\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxMemToReg:MuxMemToReg\|Mux21\"" {  } { { "Multiplexadores/MuxMemToReg.v" "Mux21" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxMemToReg:MuxMemToReg\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxMemToReg:MuxMemToReg\|Mux22\"" {  } { { "Multiplexadores/MuxMemToReg.v" "Mux22" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxMemToReg:MuxMemToReg\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxMemToReg:MuxMemToReg\|Mux23\"" {  } { { "Multiplexadores/MuxMemToReg.v" "Mux23" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxMemToReg:MuxMemToReg\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxMemToReg:MuxMemToReg\|Mux24\"" {  } { { "Multiplexadores/MuxMemToReg.v" "Mux24" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxMemToReg:MuxMemToReg\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxMemToReg:MuxMemToReg\|Mux25\"" {  } { { "Multiplexadores/MuxMemToReg.v" "Mux25" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxMemToReg:MuxMemToReg\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxMemToReg:MuxMemToReg\|Mux26\"" {  } { { "Multiplexadores/MuxMemToReg.v" "Mux26" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxMemToReg:MuxMemToReg\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxMemToReg:MuxMemToReg\|Mux27\"" {  } { { "Multiplexadores/MuxMemToReg.v" "Mux27" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxMemToReg:MuxMemToReg\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxMemToReg:MuxMemToReg\|Mux28\"" {  } { { "Multiplexadores/MuxMemToReg.v" "Mux28" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxMemToReg:MuxMemToReg\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxMemToReg:MuxMemToReg\|Mux29\"" {  } { { "Multiplexadores/MuxMemToReg.v" "Mux29" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxMemToReg:MuxMemToReg\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxMemToReg:MuxMemToReg\|Mux30\"" {  } { { "Multiplexadores/MuxMemToReg.v" "Mux30" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxMemToReg:MuxMemToReg\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxMemToReg:MuxMemToReg\|Mux31\"" {  } { { "Multiplexadores/MuxMemToReg.v" "Mux31" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxMemToReg:MuxMemToReg\|Mux32 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxMemToReg:MuxMemToReg\|Mux32\"" {  } { { "Multiplexadores/MuxMemToReg.v" "Mux32" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxExceptionsCtrl:MuxExceptionsCtrl\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxExceptionsCtrl:MuxExceptionsCtrl\|Mux0\"" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "Mux0" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxExceptionsCtrl:MuxExceptionsCtrl\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxExceptionsCtrl:MuxExceptionsCtrl\|Mux1\"" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "Mux1" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxExceptionsCtrl:MuxExceptionsCtrl\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxExceptionsCtrl:MuxExceptionsCtrl\|Mux2\"" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "Mux2" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxPCSource:MuxPCSource\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxPCSource:MuxPCSource\|Mux0\"" {  } { { "Multiplexadores/MuxPCSource.v" "Mux0" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxPCSource:MuxPCSource\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxPCSource:MuxPCSource\|Mux1\"" {  } { { "Multiplexadores/MuxPCSource.v" "Mux1" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxPCSource:MuxPCSource\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxPCSource:MuxPCSource\|Mux2\"" {  } { { "Multiplexadores/MuxPCSource.v" "Mux2" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxPCSource:MuxPCSource\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxPCSource:MuxPCSource\|Mux3\"" {  } { { "Multiplexadores/MuxPCSource.v" "Mux3" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxPCSource:MuxPCSource\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxPCSource:MuxPCSource\|Mux4\"" {  } { { "Multiplexadores/MuxPCSource.v" "Mux4" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxPCSource:MuxPCSource\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxPCSource:MuxPCSource\|Mux5\"" {  } { { "Multiplexadores/MuxPCSource.v" "Mux5" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxPCSource:MuxPCSource\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxPCSource:MuxPCSource\|Mux6\"" {  } { { "Multiplexadores/MuxPCSource.v" "Mux6" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxPCSource:MuxPCSource\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxPCSource:MuxPCSource\|Mux7\"" {  } { { "Multiplexadores/MuxPCSource.v" "Mux7" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxPCSource:MuxPCSource\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxPCSource:MuxPCSource\|Mux8\"" {  } { { "Multiplexadores/MuxPCSource.v" "Mux8" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxPCSource:MuxPCSource\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxPCSource:MuxPCSource\|Mux9\"" {  } { { "Multiplexadores/MuxPCSource.v" "Mux9" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxPCSource:MuxPCSource\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxPCSource:MuxPCSource\|Mux10\"" {  } { { "Multiplexadores/MuxPCSource.v" "Mux10" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxPCSource:MuxPCSource\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxPCSource:MuxPCSource\|Mux11\"" {  } { { "Multiplexadores/MuxPCSource.v" "Mux11" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxPCSource:MuxPCSource\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxPCSource:MuxPCSource\|Mux12\"" {  } { { "Multiplexadores/MuxPCSource.v" "Mux12" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxPCSource:MuxPCSource\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxPCSource:MuxPCSource\|Mux13\"" {  } { { "Multiplexadores/MuxPCSource.v" "Mux13" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxPCSource:MuxPCSource\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxPCSource:MuxPCSource\|Mux14\"" {  } { { "Multiplexadores/MuxPCSource.v" "Mux14" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxPCSource:MuxPCSource\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxPCSource:MuxPCSource\|Mux15\"" {  } { { "Multiplexadores/MuxPCSource.v" "Mux15" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxPCSource:MuxPCSource\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxPCSource:MuxPCSource\|Mux16\"" {  } { { "Multiplexadores/MuxPCSource.v" "Mux16" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxPCSource:MuxPCSource\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxPCSource:MuxPCSource\|Mux17\"" {  } { { "Multiplexadores/MuxPCSource.v" "Mux17" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxPCSource:MuxPCSource\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxPCSource:MuxPCSource\|Mux18\"" {  } { { "Multiplexadores/MuxPCSource.v" "Mux18" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxPCSource:MuxPCSource\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxPCSource:MuxPCSource\|Mux19\"" {  } { { "Multiplexadores/MuxPCSource.v" "Mux19" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxPCSource:MuxPCSource\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxPCSource:MuxPCSource\|Mux20\"" {  } { { "Multiplexadores/MuxPCSource.v" "Mux20" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxPCSource:MuxPCSource\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxPCSource:MuxPCSource\|Mux21\"" {  } { { "Multiplexadores/MuxPCSource.v" "Mux21" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxPCSource:MuxPCSource\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxPCSource:MuxPCSource\|Mux22\"" {  } { { "Multiplexadores/MuxPCSource.v" "Mux22" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxPCSource:MuxPCSource\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxPCSource:MuxPCSource\|Mux23\"" {  } { { "Multiplexadores/MuxPCSource.v" "Mux23" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxPCSource:MuxPCSource\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxPCSource:MuxPCSource\|Mux24\"" {  } { { "Multiplexadores/MuxPCSource.v" "Mux24" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxPCSource:MuxPCSource\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxPCSource:MuxPCSource\|Mux25\"" {  } { { "Multiplexadores/MuxPCSource.v" "Mux25" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxPCSource:MuxPCSource\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxPCSource:MuxPCSource\|Mux26\"" {  } { { "Multiplexadores/MuxPCSource.v" "Mux26" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxPCSource:MuxPCSource\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxPCSource:MuxPCSource\|Mux27\"" {  } { { "Multiplexadores/MuxPCSource.v" "Mux27" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxPCSource:MuxPCSource\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxPCSource:MuxPCSource\|Mux28\"" {  } { { "Multiplexadores/MuxPCSource.v" "Mux28" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxPCSource:MuxPCSource\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxPCSource:MuxPCSource\|Mux29\"" {  } { { "Multiplexadores/MuxPCSource.v" "Mux29" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxPCSource:MuxPCSource\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxPCSource:MuxPCSource\|Mux30\"" {  } { { "Multiplexadores/MuxPCSource.v" "Mux30" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxPCSource:MuxPCSource\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxPCSource:MuxPCSource\|Mux31\"" {  } { { "Multiplexadores/MuxPCSource.v" "Mux31" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxPCSource:MuxPCSource\|Mux32 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxPCSource:MuxPCSource\|Mux32\"" {  } { { "Multiplexadores/MuxPCSource.v" "Mux32" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcB:MuxAluSrcB\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcB:MuxAluSrcB\|Mux0\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "Mux0" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcB:MuxAluSrcB\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcB:MuxAluSrcB\|Mux1\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "Mux1" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcB:MuxAluSrcB\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcB:MuxAluSrcB\|Mux2\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "Mux2" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcB:MuxAluSrcB\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcB:MuxAluSrcB\|Mux3\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "Mux3" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcB:MuxAluSrcB\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcB:MuxAluSrcB\|Mux4\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "Mux4" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcB:MuxAluSrcB\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcB:MuxAluSrcB\|Mux5\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "Mux5" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcB:MuxAluSrcB\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcB:MuxAluSrcB\|Mux6\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "Mux6" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcB:MuxAluSrcB\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcB:MuxAluSrcB\|Mux7\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "Mux7" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcB:MuxAluSrcB\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcB:MuxAluSrcB\|Mux8\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "Mux8" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcB:MuxAluSrcB\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcB:MuxAluSrcB\|Mux9\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "Mux9" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcB:MuxAluSrcB\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcB:MuxAluSrcB\|Mux10\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "Mux10" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcB:MuxAluSrcB\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcB:MuxAluSrcB\|Mux11\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "Mux11" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcB:MuxAluSrcB\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcB:MuxAluSrcB\|Mux12\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "Mux12" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcB:MuxAluSrcB\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcB:MuxAluSrcB\|Mux13\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "Mux13" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcB:MuxAluSrcB\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcB:MuxAluSrcB\|Mux14\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "Mux14" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcB:MuxAluSrcB\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcB:MuxAluSrcB\|Mux15\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "Mux15" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcB:MuxAluSrcB\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcB:MuxAluSrcB\|Mux16\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "Mux16" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcB:MuxAluSrcB\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcB:MuxAluSrcB\|Mux17\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "Mux17" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcB:MuxAluSrcB\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcB:MuxAluSrcB\|Mux18\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "Mux18" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcB:MuxAluSrcB\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcB:MuxAluSrcB\|Mux19\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "Mux19" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcB:MuxAluSrcB\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcB:MuxAluSrcB\|Mux20\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "Mux20" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcB:MuxAluSrcB\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcB:MuxAluSrcB\|Mux21\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "Mux21" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcB:MuxAluSrcB\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcB:MuxAluSrcB\|Mux22\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "Mux22" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcB:MuxAluSrcB\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcB:MuxAluSrcB\|Mux23\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "Mux23" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcB:MuxAluSrcB\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcB:MuxAluSrcB\|Mux24\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "Mux24" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcB:MuxAluSrcB\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcB:MuxAluSrcB\|Mux25\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "Mux25" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcB:MuxAluSrcB\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcB:MuxAluSrcB\|Mux26\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "Mux26" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcB:MuxAluSrcB\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcB:MuxAluSrcB\|Mux27\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "Mux27" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcB:MuxAluSrcB\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcB:MuxAluSrcB\|Mux28\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "Mux28" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcB:MuxAluSrcB\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcB:MuxAluSrcB\|Mux29\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "Mux29" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcB:MuxAluSrcB\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcB:MuxAluSrcB\|Mux30\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "Mux30" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcB:MuxAluSrcB\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcB:MuxAluSrcB\|Mux31\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "Mux31" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcB:MuxAluSrcB\|Mux32 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcB:MuxAluSrcB\|Mux32\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "Mux32" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcA:MuxAluSrcA\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcA:MuxAluSrcA\|Mux0\"" {  } { { "Multiplexadores/MuxAluSrcA.v" "Mux0" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcA.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcA:MuxAluSrcA\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcA:MuxAluSrcA\|Mux1\"" {  } { { "Multiplexadores/MuxAluSrcA.v" "Mux1" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcA.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcA:MuxAluSrcA\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcA:MuxAluSrcA\|Mux2\"" {  } { { "Multiplexadores/MuxAluSrcA.v" "Mux2" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcA.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcA:MuxAluSrcA\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcA:MuxAluSrcA\|Mux3\"" {  } { { "Multiplexadores/MuxAluSrcA.v" "Mux3" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcA.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcA:MuxAluSrcA\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcA:MuxAluSrcA\|Mux4\"" {  } { { "Multiplexadores/MuxAluSrcA.v" "Mux4" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcA.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcA:MuxAluSrcA\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcA:MuxAluSrcA\|Mux5\"" {  } { { "Multiplexadores/MuxAluSrcA.v" "Mux5" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcA.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcA:MuxAluSrcA\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcA:MuxAluSrcA\|Mux6\"" {  } { { "Multiplexadores/MuxAluSrcA.v" "Mux6" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcA.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcA:MuxAluSrcA\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcA:MuxAluSrcA\|Mux7\"" {  } { { "Multiplexadores/MuxAluSrcA.v" "Mux7" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcA.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcA:MuxAluSrcA\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcA:MuxAluSrcA\|Mux8\"" {  } { { "Multiplexadores/MuxAluSrcA.v" "Mux8" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcA.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcA:MuxAluSrcA\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcA:MuxAluSrcA\|Mux9\"" {  } { { "Multiplexadores/MuxAluSrcA.v" "Mux9" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcA.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcA:MuxAluSrcA\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcA:MuxAluSrcA\|Mux10\"" {  } { { "Multiplexadores/MuxAluSrcA.v" "Mux10" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcA.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcA:MuxAluSrcA\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcA:MuxAluSrcA\|Mux11\"" {  } { { "Multiplexadores/MuxAluSrcA.v" "Mux11" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcA.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcA:MuxAluSrcA\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcA:MuxAluSrcA\|Mux12\"" {  } { { "Multiplexadores/MuxAluSrcA.v" "Mux12" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcA.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcA:MuxAluSrcA\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcA:MuxAluSrcA\|Mux13\"" {  } { { "Multiplexadores/MuxAluSrcA.v" "Mux13" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcA.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcA:MuxAluSrcA\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcA:MuxAluSrcA\|Mux14\"" {  } { { "Multiplexadores/MuxAluSrcA.v" "Mux14" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcA.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcA:MuxAluSrcA\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcA:MuxAluSrcA\|Mux15\"" {  } { { "Multiplexadores/MuxAluSrcA.v" "Mux15" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcA.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcA:MuxAluSrcA\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcA:MuxAluSrcA\|Mux16\"" {  } { { "Multiplexadores/MuxAluSrcA.v" "Mux16" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcA.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcA:MuxAluSrcA\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcA:MuxAluSrcA\|Mux17\"" {  } { { "Multiplexadores/MuxAluSrcA.v" "Mux17" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcA.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcA:MuxAluSrcA\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcA:MuxAluSrcA\|Mux18\"" {  } { { "Multiplexadores/MuxAluSrcA.v" "Mux18" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcA.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcA:MuxAluSrcA\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcA:MuxAluSrcA\|Mux19\"" {  } { { "Multiplexadores/MuxAluSrcA.v" "Mux19" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcA.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcA:MuxAluSrcA\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcA:MuxAluSrcA\|Mux20\"" {  } { { "Multiplexadores/MuxAluSrcA.v" "Mux20" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcA.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcA:MuxAluSrcA\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcA:MuxAluSrcA\|Mux21\"" {  } { { "Multiplexadores/MuxAluSrcA.v" "Mux21" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcA.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcA:MuxAluSrcA\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcA:MuxAluSrcA\|Mux22\"" {  } { { "Multiplexadores/MuxAluSrcA.v" "Mux22" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcA.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcA:MuxAluSrcA\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcA:MuxAluSrcA\|Mux23\"" {  } { { "Multiplexadores/MuxAluSrcA.v" "Mux23" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcA.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcA:MuxAluSrcA\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcA:MuxAluSrcA\|Mux24\"" {  } { { "Multiplexadores/MuxAluSrcA.v" "Mux24" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcA.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcA:MuxAluSrcA\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcA:MuxAluSrcA\|Mux25\"" {  } { { "Multiplexadores/MuxAluSrcA.v" "Mux25" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcA.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcA:MuxAluSrcA\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcA:MuxAluSrcA\|Mux26\"" {  } { { "Multiplexadores/MuxAluSrcA.v" "Mux26" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcA.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcA:MuxAluSrcA\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcA:MuxAluSrcA\|Mux27\"" {  } { { "Multiplexadores/MuxAluSrcA.v" "Mux27" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcA.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcA:MuxAluSrcA\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcA:MuxAluSrcA\|Mux28\"" {  } { { "Multiplexadores/MuxAluSrcA.v" "Mux28" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcA.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcA:MuxAluSrcA\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcA:MuxAluSrcA\|Mux29\"" {  } { { "Multiplexadores/MuxAluSrcA.v" "Mux29" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcA.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcA:MuxAluSrcA\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcA:MuxAluSrcA\|Mux30\"" {  } { { "Multiplexadores/MuxAluSrcA.v" "Mux30" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcA.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxAluSrcA:MuxAluSrcA\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxAluSrcA:MuxAluSrcA\|Mux31\"" {  } { { "Multiplexadores/MuxAluSrcA.v" "Mux31" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcA.v" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxRegDst:MuxRegDst\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxRegDst:MuxRegDst\|Mux0\"" {  } { { "Multiplexadores/MuxRegDst.v" "Mux0" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxRegDst:MuxRegDst\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxRegDst:MuxRegDst\|Mux1\"" {  } { { "Multiplexadores/MuxRegDst.v" "Mux1" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxRegDst:MuxRegDst\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxRegDst:MuxRegDst\|Mux2\"" {  } { { "Multiplexadores/MuxRegDst.v" "Mux2" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxRegDst:MuxRegDst\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxRegDst:MuxRegDst\|Mux3\"" {  } { { "Multiplexadores/MuxRegDst.v" "Mux3" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxRegDst:MuxRegDst\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxRegDst:MuxRegDst\|Mux4\"" {  } { { "Multiplexadores/MuxRegDst.v" "Mux4" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxRegDst:MuxRegDst\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxRegDst:MuxRegDst\|Mux5\"" {  } { { "Multiplexadores/MuxRegDst.v" "Mux5" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxIorD:MuxIorD\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxIorD:MuxIorD\|Mux0\"" {  } { { "Multiplexadores/MuxIorD.v" "Mux0" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxIorD:MuxIorD\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxIorD:MuxIorD\|Mux1\"" {  } { { "Multiplexadores/MuxIorD.v" "Mux1" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxIorD:MuxIorD\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxIorD:MuxIorD\|Mux2\"" {  } { { "Multiplexadores/MuxIorD.v" "Mux2" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxIorD:MuxIorD\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxIorD:MuxIorD\|Mux3\"" {  } { { "Multiplexadores/MuxIorD.v" "Mux3" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxIorD:MuxIorD\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxIorD:MuxIorD\|Mux4\"" {  } { { "Multiplexadores/MuxIorD.v" "Mux4" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxIorD:MuxIorD\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxIorD:MuxIorD\|Mux5\"" {  } { { "Multiplexadores/MuxIorD.v" "Mux5" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxIorD:MuxIorD\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxIorD:MuxIorD\|Mux6\"" {  } { { "Multiplexadores/MuxIorD.v" "Mux6" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxIorD:MuxIorD\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxIorD:MuxIorD\|Mux7\"" {  } { { "Multiplexadores/MuxIorD.v" "Mux7" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "MuxIorD:MuxIorD\|Mux32 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"MuxIorD:MuxIorD\|Mux32\"" {  } { { "Multiplexadores/MuxIorD.v" "Mux32" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux0\"" {  } { { "GivenComps/ula32.vhd" "Mux0" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux1\"" {  } { { "GivenComps/ula32.vhd" "Mux1" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux2\"" {  } { { "GivenComps/ula32.vhd" "Mux2" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux3\"" {  } { { "GivenComps/ula32.vhd" "Mux3" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux4\"" {  } { { "GivenComps/ula32.vhd" "Mux4" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux5\"" {  } { { "GivenComps/ula32.vhd" "Mux5" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux6\"" {  } { { "GivenComps/ula32.vhd" "Mux6" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux7\"" {  } { { "GivenComps/ula32.vhd" "Mux7" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux8\"" {  } { { "GivenComps/ula32.vhd" "Mux8" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux9\"" {  } { { "GivenComps/ula32.vhd" "Mux9" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux10\"" {  } { { "GivenComps/ula32.vhd" "Mux10" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux11\"" {  } { { "GivenComps/ula32.vhd" "Mux11" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux12\"" {  } { { "GivenComps/ula32.vhd" "Mux12" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux13\"" {  } { { "GivenComps/ula32.vhd" "Mux13" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux14\"" {  } { { "GivenComps/ula32.vhd" "Mux14" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux15\"" {  } { { "GivenComps/ula32.vhd" "Mux15" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux16\"" {  } { { "GivenComps/ula32.vhd" "Mux16" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux17\"" {  } { { "GivenComps/ula32.vhd" "Mux17" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux18\"" {  } { { "GivenComps/ula32.vhd" "Mux18" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux19\"" {  } { { "GivenComps/ula32.vhd" "Mux19" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux20\"" {  } { { "GivenComps/ula32.vhd" "Mux20" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux21\"" {  } { { "GivenComps/ula32.vhd" "Mux21" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux22\"" {  } { { "GivenComps/ula32.vhd" "Mux22" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux23\"" {  } { { "GivenComps/ula32.vhd" "Mux23" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux24\"" {  } { { "GivenComps/ula32.vhd" "Mux24" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux25\"" {  } { { "GivenComps/ula32.vhd" "Mux25" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux26\"" {  } { { "GivenComps/ula32.vhd" "Mux26" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux27\"" {  } { { "GivenComps/ula32.vhd" "Mux27" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux28\"" {  } { { "GivenComps/ula32.vhd" "Mux28" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux29\"" {  } { { "GivenComps/ula32.vhd" "Mux29" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux30\"" {  } { { "GivenComps/ula32.vhd" "Mux30" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux31\"" {  } { { "GivenComps/ula32.vhd" "Mux31" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux32 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux32\"" {  } { { "GivenComps/ula32.vhd" "Mux32" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux33 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux33\"" {  } { { "GivenComps/ula32.vhd" "Mux33" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux34 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux34\"" {  } { { "GivenComps/ula32.vhd" "Mux34" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux35 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux35\"" {  } { { "GivenComps/ula32.vhd" "Mux35" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux36 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux36\"" {  } { { "GivenComps/ula32.vhd" "Mux36" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux37 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux37\"" {  } { { "GivenComps/ula32.vhd" "Mux37" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux38 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux38\"" {  } { { "GivenComps/ula32.vhd" "Mux38" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux39 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux39\"" {  } { { "GivenComps/ula32.vhd" "Mux39" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux40 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux40\"" {  } { { "GivenComps/ula32.vhd" "Mux40" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux41 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux41\"" {  } { { "GivenComps/ula32.vhd" "Mux41" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux42 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux42\"" {  } { { "GivenComps/ula32.vhd" "Mux42" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux43 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux43\"" {  } { { "GivenComps/ula32.vhd" "Mux43" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux44 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux44\"" {  } { { "GivenComps/ula32.vhd" "Mux44" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux45 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux45\"" {  } { { "GivenComps/ula32.vhd" "Mux45" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux46 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux46\"" {  } { { "GivenComps/ula32.vhd" "Mux46" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux47 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux47\"" {  } { { "GivenComps/ula32.vhd" "Mux47" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux48 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux48\"" {  } { { "GivenComps/ula32.vhd" "Mux48" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux49 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux49\"" {  } { { "GivenComps/ula32.vhd" "Mux49" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux50 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux50\"" {  } { { "GivenComps/ula32.vhd" "Mux50" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux51 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux51\"" {  } { { "GivenComps/ula32.vhd" "Mux51" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux52 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux52\"" {  } { { "GivenComps/ula32.vhd" "Mux52" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux53 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux53\"" {  } { { "GivenComps/ula32.vhd" "Mux53" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux54 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux54\"" {  } { { "GivenComps/ula32.vhd" "Mux54" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux55 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux55\"" {  } { { "GivenComps/ula32.vhd" "Mux55" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux56 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux56\"" {  } { { "GivenComps/ula32.vhd" "Mux56" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux57 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux57\"" {  } { { "GivenComps/ula32.vhd" "Mux57" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux58 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux58\"" {  } { { "GivenComps/ula32.vhd" "Mux58" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux59 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux59\"" {  } { { "GivenComps/ula32.vhd" "Mux59" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux60 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux60\"" {  } { { "GivenComps/ula32.vhd" "Mux60" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux61 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux61\"" {  } { { "GivenComps/ula32.vhd" "Mux61" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux62 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux62\"" {  } { { "GivenComps/ula32.vhd" "Mux62" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:Alu\|Mux63 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:Alu\|Mux63\"" {  } { { "GivenComps/ula32.vhd" "Mux63" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Controle:controle\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Controle:controle\|Mux0\"" {  } { { "Controle.v" "Mux0" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 306 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Controle:controle\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Controle:controle\|Mux1\"" {  } { { "Controle.v" "Mux1" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 306 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Controle:controle\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Controle:controle\|Mux2\"" {  } { { "Controle.v" "Mux2" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 306 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Controle:controle\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Controle:controle\|Mux3\"" {  } { { "Controle.v" "Mux3" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 306 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Controle:controle\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Controle:controle\|Mux4\"" {  } { { "Controle.v" "Mux4" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 306 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Controle:controle\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Controle:controle\|Mux5\"" {  } { { "Controle.v" "Mux5" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 306 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Controle:controle\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Controle:controle\|Mux6\"" {  } { { "Controle.v" "Mux6" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 306 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux0\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux0" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux1\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux1" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux2\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux2" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux3\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux3" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux4\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux4" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux5\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux5" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux6\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux6" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux7\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux7" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux8\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux8" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux9\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux9" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux10\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux10" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux11\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux11" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux12\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux12" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux13\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux13" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux14\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux14" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux15\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux15" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux16\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux16" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux17\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux17" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux18\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux18" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux19\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux19" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux20\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux20" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux21\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux21" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux22\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux22" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux23\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux23" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux24\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux24" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux25\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux25" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux26\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux26" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux27\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux27" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux28\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux28" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux29\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux29" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux30\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux30" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux31\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux31" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 203 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux32 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux32\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux32" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 203 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux33 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux33\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux33" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 203 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux34 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux34\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux34" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 203 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux35 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux35\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux35" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 203 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux36 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux36\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux36" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 203 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux37 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux37\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux37" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 203 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux38 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux38\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux38" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 203 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux39 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux39\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux39" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 203 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux40 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux40\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux40" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 203 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux41 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux41\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux41" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 203 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux42 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux42\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux42" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 203 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux43 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux43\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux43" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 203 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux44 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux44\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux44" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 203 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux45 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux45\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux45" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 203 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux46 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux46\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux46" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 203 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux47 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux47\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux47" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 203 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux48 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux48\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux48" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 203 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux49 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux49\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux49" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 203 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux50 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux50\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux50" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 203 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux51 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux51\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux51" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 203 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux52 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux52\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux52" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 203 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux53 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux53\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux53" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 203 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux54 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux54\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux54" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 203 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux55 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux55\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux55" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 203 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux56 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux56\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux56" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 203 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux57 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux57\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux57" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 203 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux58 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux58\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux58" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 203 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux59 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux59\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux59" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 203 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux60 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux60\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux60" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 203 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux61 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux61\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux61" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 203 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux62 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux62\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux62" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux63 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux63\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux63" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux64 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux64\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux64" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux65 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux65\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux65" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux66 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux66\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux66" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux67 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux67\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux67" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux68 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux68\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux68" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux69 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux69\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux69" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux70 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux70\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux70" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux71 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux71\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux71" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux72 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux72\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux72" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux73 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux73\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux73" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux74 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux74\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux74" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux75 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux75\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux75" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux76 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux76\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux76" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux77 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux77\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux77" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux78 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux78\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux78" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux79 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux79\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux79" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux80 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux80\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux80" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux81 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux81\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux81" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux82 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux82\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux82" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux83 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux83\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux83" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux84 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux84\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux84" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux85 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux85\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux85" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux86 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux86\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux86" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux87 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux87\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux87" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux88 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux88\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux88" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux89 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux89\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux89" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux90 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux90\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux90" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux91 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux91\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux91" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux92 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux92\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux92" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 869 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux93 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux93\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux93" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 869 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux94 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux94\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux94" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 869 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux95 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux95\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux95" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 869 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux96 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux96\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux96" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 869 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux97 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux97\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux97" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 869 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux98 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux98\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux98" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 869 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux99 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux99\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux99" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 869 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux100 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux100\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux100" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 869 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux101 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux101\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux101" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 869 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux102 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux102\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux102" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 869 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux103 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux103\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux103" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 869 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux104 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux104\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux104" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 869 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux105 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux105\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux105" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 869 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux106 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux106\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux106" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 869 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux107 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux107\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux107" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 869 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux108 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux108\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux108" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 869 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux109 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux109\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux109" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 869 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux110 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux110\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux110" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 869 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux111 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux111\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux111" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 869 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux112 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux112\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux112" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 869 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux113 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux113\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux113" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 869 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux114 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux114\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux114" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 869 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux115 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux115\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux115" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 869 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux116 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux116\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux116" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 869 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux117 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux117\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux117" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 869 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux118 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux118\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux118" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 869 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux119 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux119\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux119" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 869 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux120 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux120\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux120" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 869 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux121 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux121\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux121" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 869 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux122 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux122\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux122" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 869 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux123 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux123\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux123" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 869 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux124 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux124\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux124" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 969 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux125 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux125\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux125" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 969 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux126 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux126\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux126" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 969 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux127 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux127\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux127" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 969 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux128 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux128\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux128" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 969 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux129 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux129\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux129" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 969 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux130 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux130\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux130" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 969 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux131 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux131\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux131" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 969 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux132 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux132\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux132" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 969 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux133 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux133\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux133" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 969 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux134 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux134\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux134" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 969 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux135 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux135\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux135" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 969 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux136 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux136\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux136" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 969 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux137 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux137\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux137" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 969 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux138 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux138\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux138" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 969 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux139 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux139\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux139" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 969 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux140 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux140\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux140" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 969 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux141 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux141\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux141" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 969 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux142 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux142\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux142" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 969 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux143 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux143\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux143" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 969 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux144 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux144\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux144" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 969 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux145 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux145\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux145" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 969 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux146 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux146\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux146" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 969 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux147 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux147\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux147" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 969 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux148 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux148\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux148" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 969 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux149 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux149\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux149" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 969 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux150 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux150\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux150" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 969 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux151 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux151\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux151" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 969 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux152 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux152\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux152" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 969 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux153 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux153\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux153" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 969 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux154 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux154\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux154" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 969 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux155 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux155\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux155" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 969 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux156 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux156\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux156" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 96 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux157 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux157\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux157" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 96 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux158 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux158\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux158" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 96 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux159 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux159\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux159" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 96 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux160 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux160\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux160" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 96 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux161 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux161\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux161" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 96 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux162 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux162\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux162" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 96 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux163 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux163\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux163" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 96 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux164 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux164\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux164" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 96 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux165 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux165\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux165" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 96 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux166 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux166\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux166" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 96 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux167 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux167\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux167" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 96 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux168 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux168\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux168" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 96 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux169 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux169\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux169" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 96 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux170 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux170\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux170" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 96 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux171 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux171\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux171" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 96 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux172 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux172\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux172" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 96 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux173 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux173\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux173" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 96 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux174 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux174\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux174" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 96 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux175 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux175\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux175" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 96 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux176 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux176\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux176" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 96 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux177 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux177\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux177" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 96 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux178 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux178\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux178" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 96 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux179 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux179\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux179" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 96 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux180 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux180\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux180" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 96 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux181 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux181\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux181" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 96 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux182 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux182\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux182" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 96 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux183 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux183\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux183" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 96 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux184 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux184\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux184" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 96 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux185 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux185\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux185" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 96 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux186 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux186\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux186" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 96 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegDesloc:regdesloc\|Mux187 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegDesloc:regdesloc\|Mux187\"" {  } { { "GivenComps/RegDesloc.vhd" "Mux187" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 96 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux0\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux0" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux2\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux2" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux3\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux3" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux4\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux4" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux5\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux5" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux6\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux6" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux7\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux7" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux8\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux8" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux9\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux9" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux10\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux10" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux11\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux11" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux12\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux12" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux13\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux13" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux14\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux14" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux15\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux15" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux16\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux16" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux17\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux17" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux18\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux18" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux19\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux19" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux20\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux20" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux21\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux21" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux22\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux22" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux23\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux23" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux24\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux24" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux25\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux25" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux26\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux26" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux27\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux27" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux28\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux28" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux29\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux29" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux30\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux30" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux31\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux31" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 106 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux32 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux32\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux32" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux33 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux33\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux33" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux34 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux34\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux34" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux35 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux35\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux35" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux36 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux36\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux36" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux37 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux37\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux37" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux38 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux38\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux38" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux39 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux39\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux39" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux40 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux40\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux40" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux41 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux41\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux41" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux42 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux42\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux42" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux43 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux43\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux43" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux44 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux44\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux44" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux45 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux45\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux45" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux46 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux46\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux46" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux47 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux47\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux47" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux48 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux48\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux48" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux49 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux49\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux49" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux50 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux50\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux50" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux51 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux51\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux51" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux52 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux52\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux52" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux53 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux53\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux53" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux54 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux54\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux54" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux55 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux55\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux55" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux56 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux56\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux56" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux57 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux57\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux57" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux58 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux58\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux58" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux59 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux59\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux59" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux60 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux60\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux60" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux61 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux61\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux61" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux62 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux62\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux62" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux63 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux63\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux63" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux64 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux64\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux64" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux65 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux65\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux65" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux66 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux66\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux66" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux67 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux67\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux67" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux68 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux68\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux68" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux69 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux69\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux69" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux70 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux70\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux70" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux71 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux71\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux71" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux72 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux72\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux72" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux73 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux73\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux73" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux74 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux74\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux74" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux75 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux75\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux75" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux76 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux76\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux76" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux77 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux77\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux77" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux78 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux78\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux78" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux79 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux79\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux79" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux80 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux80\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux80" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux81 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux81\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux81" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux82 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux82\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux82" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux83 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux83\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux83" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux84 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux84\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux84" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux85 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux85\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux85" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux86 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux86\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux86" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux87 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux87\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux87" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux88 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux88\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux88" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux89 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux89\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux89" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux90 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux90\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux90" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux91 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux91\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux91" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux92 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux92\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux92" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux93 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux93\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux93" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux94 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux94\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux94" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux95 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux95\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux95" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux96 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux96\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux96" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux97 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux97\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux97" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux98 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux98\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux98" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux99 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux99\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux99" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux100 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux100\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux100" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux101 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux101\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux101" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux102 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux102\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux102" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux103 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux103\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux103" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux104 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux104\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux104" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux105 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux105\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux105" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux106 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux106\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux106" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux107 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux107\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux107" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux108 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux108\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux108" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux109 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux109\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux109" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux110 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux110\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux110" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux111 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux111\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux111" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux112 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux112\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux112" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux113 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux113\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux113" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux114 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux114\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux114" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux115 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux115\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux115" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux116 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux116\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux116" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux117 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux117\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux117" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux118 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux118\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux118" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux119 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux119\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux119" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux120 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux120\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux120" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux121 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux121\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux121" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux122 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux122\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux122" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux123 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux123\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux123" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux124 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux124\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux124" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux125 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux125\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux125" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux126 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux126\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux126" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux127 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux127\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux127" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux128 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux128\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux128" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux129 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux129\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux129" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux130 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux130\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux130" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux131 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux131\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux131" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux132 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux132\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux132" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux133 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux133\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux133" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux134 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux134\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux134" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux135 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux135\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux135" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux136 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux136\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux136" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux137 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux137\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux137" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux138 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux138\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux138" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux139 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux139\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux139" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux140 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux140\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux140" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux141 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux141\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux141" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux142 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux142\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux142" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux143 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux143\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux143" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux144 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux144\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux144" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux145 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux145\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux145" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux146 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux146\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux146" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux147 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux147\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux147" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux148 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux148\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux148" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux149 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux149\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux149" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux150 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux150\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux150" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux151 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux151\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux151" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux152 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux152\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux152" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux153 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux153\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux153" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux154 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux154\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux154" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux155 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux155\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux155" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux156 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux156\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux156" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux157 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux157\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux157" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux158 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux158\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux158" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux159 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux159\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux159" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux160 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux160\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux160" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux161 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux161\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux161" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux162 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux162\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux162" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux163 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux163\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux163" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux164 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux164\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux164" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux165 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux165\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux165" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux166 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux166\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux166" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux167 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux167\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux167" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux168 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux168\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux168" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux169 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux169\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux169" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux170 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux170\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux170" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux171 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux171\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux171" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux172 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux172\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux172" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux173 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux173\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux173" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux174 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux174\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux174" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux175 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux175\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux175" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux176 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux176\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux176" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux177 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux177\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux177" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux178 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux178\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux178" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux179 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux179\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux179" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux180 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux180\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux180" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux181 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux181\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux181" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux182 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux182\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux182" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux183 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux183\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux183" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux184 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux184\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux184" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux185 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux185\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux185" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux186 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux186\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux186" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux187 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux187\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux187" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux188 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux188\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux188" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux189 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux189\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux189" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux190 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux190\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux190" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux191 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux191\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux191" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux192 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux192\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux192" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux193 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux193\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux193" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux194 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux194\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux194" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux195 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux195\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux195" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux196 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux196\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux196" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux197 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux197\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux197" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux198 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux198\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux198" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux199 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux199\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux199" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux200 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux200\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux200" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux201 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux201\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux201" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux202 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux202\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux202" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux203 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux203\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux203" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux204 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux204\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux204" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux205 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux205\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux205" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux206 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux206\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux206" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux207 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux207\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux207" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux208 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux208\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux208" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux209 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux209\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux209" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux210 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux210\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux210" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux211 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux211\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux211" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux212 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux212\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux212" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux213 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux213\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux213" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux214 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux214\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux214" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux215 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux215\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux215" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux216 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux216\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux216" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux217 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux217\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux217" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux218 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux218\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux218" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux219 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux219\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux219" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux220 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux220\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux220" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux221 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux221\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux221" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux222 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux222\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux222" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux223 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux223\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux223" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux224 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux224\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux224" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux225 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux225\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux225" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux226 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux226\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux226" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux227 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux227\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux227" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux228 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux228\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux228" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux229 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux229\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux229" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux230 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux230\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux230" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux231 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux231\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux231" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux232 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux232\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux232" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux233 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux233\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux233" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux234 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux234\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux234" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux235 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux235\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux235" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux236 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux236\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux236" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux237 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux237\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux237" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux238 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux238\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux238" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux239 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux239\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux239" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux240 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux240\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux240" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux241 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux241\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux241" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux242 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux242\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux242" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux243 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux243\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux243" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux244 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux244\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux244" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux245 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux245\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux245" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux246 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux246\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux246" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux247 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux247\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux247" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux248 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux248\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux248" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux249 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux249\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux249" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux250 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux250\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux250" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux251 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux251\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux251" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux252 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux252\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux252" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux253 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux253\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux253" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux254 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux254\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux254" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux255 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux255\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux255" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux256 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux256\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux256" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux257 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux257\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux257" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux258 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux258\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux258" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux259 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux259\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux259" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux260 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux260\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux260" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux261 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux261\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux261" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux262 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux262\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux262" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux263 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux263\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux263" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux264 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux264\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux264" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux265 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux265\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux265" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux266 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux266\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux266" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux267 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux267\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux267" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux268 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux268\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux268" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux269 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux269\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux269" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux270 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux270\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux270" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux271 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux271\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux271" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux272 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux272\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux272" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux273 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux273\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux273" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux274 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux274\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux274" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux275 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux275\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux275" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux276 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux276\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux276" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux277 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux277\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux277" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux278 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux278\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux278" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux279 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux279\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux279" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux280 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux280\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux280" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux281 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux281\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux281" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux282 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux282\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux282" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux283 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux283\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux283" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux284 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux284\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux284" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux285 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux285\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux285" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux286 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux286\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux286" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux287 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux287\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux287" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux288 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux288\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux288" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux289 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux289\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux289" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux290 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux290\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux290" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux291 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux291\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux291" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux292 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux292\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux292" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux293 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux293\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux293" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux294 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux294\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux294" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux295 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux295\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux295" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux296 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux296\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux296" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux297 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux297\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux297" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux298 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux298\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux298" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux299 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux299\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux299" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux300 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux300\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux300" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux301 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux301\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux301" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux302 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux302\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux302" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux303 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux303\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux303" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux304 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux304\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux304" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux305 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux305\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux305" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux306 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux306\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux306" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux307 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux307\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux307" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux308 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux308\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux308" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux309 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux309\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux309" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux310 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux310\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux310" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux311 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux311\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux311" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux312 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux312\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux312" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux313 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux313\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux313" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux314 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux314\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux314" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux315 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux315\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux315" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux316 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux316\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux316" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux317 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux317\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux317" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux318 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux318\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux318" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux319 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux319\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux319" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux320 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux320\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux320" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux321 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux321\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux321" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux322 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux322\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux322" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux323 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux323\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux323" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux324 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux324\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux324" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux325 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux325\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux325" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux326 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux326\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux326" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux327 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux327\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux327" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux328 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux328\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux328" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux329 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux329\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux329" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux330 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux330\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux330" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux331 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux331\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux331" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux332 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux332\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux332" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux333 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux333\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux333" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux334 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux334\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux334" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux335 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux335\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux335" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux336 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux336\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux336" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux337 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux337\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux337" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux338 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux338\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux338" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux339 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux339\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux339" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux340 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux340\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux340" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux341 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux341\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux341" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux342 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux342\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux342" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux343 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux343\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux343" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux344 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux344\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux344" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux345 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux345\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux345" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux346 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux346\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux346" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux347 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux347\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux347" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux348 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux348\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux348" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux349 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux349\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux349" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux350 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux350\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux350" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux351 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux351\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux351" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux352 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux352\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux352" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux353 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux353\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux353" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux354 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux354\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux354" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux355 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux355\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux355" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux356 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux356\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux356" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux357 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux357\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux357" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux358 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux358\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux358" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux359 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux359\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux359" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux360 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux360\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux360" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux361 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux361\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux361" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux362 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux362\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux362" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux363 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux363\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux363" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux364 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux364\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux364" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux365 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux365\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux365" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux366 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux366\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux366" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux367 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux367\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux367" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux368 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux368\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux368" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux369 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux369\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux369" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux370 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux370\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux370" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux371 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux371\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux371" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux372 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux372\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux372" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux373 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux373\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux373" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux374 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux374\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux374" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux375 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux375\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux375" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux376 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux376\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux376" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux377 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux377\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux377" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux378 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux378\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux378" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux379 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux379\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux379" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux380 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux380\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux380" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux381 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux381\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux381" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux382 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux382\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux382" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux383 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux383\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux383" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux384 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux384\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux384" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux385 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux385\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux385" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux386 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux386\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux386" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux387 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux387\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux387" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux388 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux388\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux388" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux389 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux389\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux389" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux390 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux390\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux390" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux391 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux391\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux391" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux392 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux392\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux392" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux393 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux393\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux393" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux394 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux394\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux394" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux395 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux395\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux395" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux396 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux396\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux396" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux397 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux397\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux397" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux398 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux398\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux398" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux399 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux399\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux399" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux400 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux400\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux400" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux401 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux401\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux401" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux402 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux402\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux402" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux403 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux403\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux403" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux404 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux404\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux404" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux405 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux405\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux405" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux406 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux406\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux406" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux407 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux407\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux407" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux408 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux408\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux408" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux409 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux409\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux409" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux410 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux410\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux410" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux411 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux411\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux411" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux412 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux412\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux412" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux413 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux413\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux413" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux414 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux414\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux414" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux415 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux415\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux415" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux416 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux416\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux416" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux417 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux417\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux417" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux418 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux418\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux418" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux419 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux419\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux419" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux420 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux420\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux420" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux421 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux421\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux421" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux422 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux422\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux422" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux423 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux423\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux423" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux424 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux424\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux424" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux425 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux425\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux425" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux426 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux426\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux426" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux427 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux427\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux427" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux428 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux428\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux428" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux429 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux429\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux429" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux430 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux430\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux430" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux431 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux431\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux431" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux432 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux432\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux432" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux433 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux433\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux433" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux434 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux434\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux434" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux435 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux435\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux435" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux436 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux436\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux436" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux437 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux437\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux437" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux438 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux438\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux438" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux439 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux439\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux439" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux440 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux440\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux440" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux441 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux441\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux441" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux442 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux442\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux442" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux443 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux443\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux443" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux444 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux444\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux444" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux445 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux445\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux445" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux446 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux446\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux446" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux447 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux447\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux447" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux448 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux448\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux448" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux449 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux449\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux449" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux450 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux450\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux450" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux451 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux451\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux451" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux452 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux452\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux452" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux453 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux453\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux453" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux454 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux454\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux454" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux455 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux455\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux455" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux456 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux456\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux456" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux457 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux457\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux457" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux458 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux458\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux458" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux459 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux459\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux459" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux460 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux460\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux460" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux461 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux461\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux461" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux462 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux462\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux462" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux463 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux463\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux463" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux464 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux464\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux464" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux465 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux465\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux465" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux466 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux466\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux466" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux467 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux467\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux467" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux468 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux468\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux468" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux469 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux469\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux469" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux470 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux470\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux470" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux471 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux471\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux471" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux472 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux472\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux472" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux473 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux473\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux473" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux474 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux474\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux474" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux475 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux475\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux475" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux476 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux476\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux476" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux477 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux477\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux477" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux478 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux478\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux478" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux479 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux479\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux479" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux480 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux480\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux480" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux481 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux481\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux481" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux482 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux482\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux482" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux483 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux483\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux483" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux484 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux484\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux484" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux485 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux485\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux485" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux486 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux486\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux486" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux487 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux487\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux487" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux488 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux488\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux488" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux489 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux489\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux489" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux490 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux490\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux490" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux491 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux491\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux491" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux492 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux492\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux492" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux493 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux493\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux493" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux494 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux494\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux494" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux495 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux495\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux495" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux496 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux496\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux496" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux497 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux497\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux497" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux498 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux498\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux498" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux499 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux499\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux499" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux500 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux500\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux500" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux501 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux501\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux501" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux502 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux502\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux502" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux503 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux503\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux503" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux504 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux504\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux504" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux505 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux505\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux505" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux506 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux506\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux506" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux507 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux507\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux507" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux508 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux508\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux508" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux509 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux509\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux509" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux510 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux510\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux510" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux511 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux511\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux511" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux512 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux512\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux512" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux513 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux513\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux513" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux514 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux514\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux514" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux515 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux515\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux515" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux516 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux516\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux516" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux517 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux517\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux517" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux518 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux518\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux518" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux519 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux519\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux519" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux520 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux520\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux520" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux521 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux521\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux521" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux522 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux522\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux522" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux523 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux523\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux523" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux524 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux524\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux524" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux525 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux525\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux525" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux526 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux526\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux526" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux527 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux527\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux527" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux528 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux528\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux528" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux529 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux529\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux529" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux530 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux530\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux530" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux531 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux531\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux531" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux532 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux532\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux532" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux533 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux533\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux533" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux534 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux534\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux534" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux535 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux535\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux535" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux536 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux536\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux536" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux537 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux537\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux537" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux538 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux538\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux538" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux539 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux539\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux539" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux540 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux540\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux540" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux541 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux541\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux541" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux542 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux542\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux542" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux543 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux543\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux543" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux544 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux544\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux544" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux545 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux545\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux545" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux546 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux546\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux546" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux547 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux547\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux547" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux548 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux548\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux548" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux549 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux549\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux549" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux550 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux550\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux550" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux551 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux551\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux551" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux552 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux552\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux552" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux553 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux553\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux553" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux554 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux554\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux554" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux555 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux555\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux555" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux556 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux556\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux556" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux557 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux557\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux557" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux558 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux558\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux558" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux559 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux559\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux559" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux560 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux560\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux560" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux561 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux561\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux561" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux562 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux562\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux562" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux563 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux563\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux563" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux564 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux564\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux564" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux565 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux565\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux565" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux566 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux566\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux566" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux567 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux567\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux567" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux568 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux568\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux568" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux569 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux569\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux569" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux570 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux570\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux570" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux571 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux571\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux571" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux572 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux572\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux572" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux573 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux573\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux573" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux574 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux574\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux574" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux575 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux575\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux575" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux576 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux576\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux576" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux577 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux577\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux577" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux578 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux578\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux578" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux579 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux579\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux579" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux580 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux580\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux580" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux581 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux581\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux581" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux582 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux582\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux582" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux583 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux583\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux583" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux584 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux584\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux584" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux585 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux585\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux585" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux586 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux586\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux586" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux587 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux587\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux587" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux588 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux588\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux588" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux589 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux589\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux589" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux590 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux590\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux590" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux591 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux591\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux591" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux592 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux592\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux592" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux593 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux593\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux593" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux594 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux594\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux594" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux595 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux595\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux595" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux596 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux596\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux596" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux597 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux597\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux597" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux598 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux598\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux598" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux599 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux599\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux599" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux600 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux600\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux600" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux601 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux601\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux601" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux602 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux602\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux602" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux603 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux603\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux603" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux604 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux604\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux604" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux605 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux605\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux605" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux606 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux606\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux606" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux607 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux607\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux607" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux608 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux608\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux608" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux609 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux609\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux609" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux610 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux610\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux610" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux611 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux611\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux611" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux612 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux612\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux612" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux613 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux613\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux613" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux614 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux614\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux614" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux615 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux615\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux615" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux616 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux616\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux616" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux617 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux617\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux617" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux618 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux618\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux618" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux619 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux619\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux619" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux620 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux620\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux620" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux621 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux621\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux621" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux622 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux622\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux622" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux623 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux623\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux623" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux624 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux624\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux624" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux625 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux625\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux625" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux626 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux626\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux626" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux627 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux627\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux627" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux628 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux628\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux628" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux629 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux629\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux629" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux630 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux630\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux630" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux631 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux631\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux631" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux632 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux632\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux632" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux633 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux633\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux633" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux634 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux634\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux634" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux635 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux635\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux635" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux636 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux636\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux636" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux637 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux637\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux637" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux638 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux638\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux638" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux639 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux639\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux639" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux640 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux640\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux640" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux641 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux641\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux641" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux642 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux642\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux642" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux643 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux643\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux643" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux644 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux644\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux644" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux645 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux645\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux645" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux646 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux646\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux646" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux647 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux647\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux647" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux648 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux648\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux648" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux649 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux649\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux649" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux650 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux650\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux650" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux651 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux651\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux651" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux652 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux652\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux652" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux653 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux653\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux653" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux654 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux654\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux654" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux655 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux655\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux655" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux656 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux656\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux656" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux657 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux657\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux657" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux658 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux658\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux658" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux659 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux659\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux659" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux660 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux660\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux660" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux661 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux661\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux661" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux662 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux662\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux662" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux663 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux663\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux663" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux664 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux664\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux664" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux665 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux665\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux665" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux666 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux666\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux666" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux667 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux667\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux667" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux668 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux668\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux668" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux669 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux669\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux669" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux670 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux670\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux670" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux671 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux671\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux671" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux672 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux672\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux672" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux673 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux673\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux673" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux674 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux674\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux674" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux675 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux675\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux675" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux676 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux676\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux676" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux677 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux677\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux677" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux678 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux678\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux678" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux679 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux679\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux679" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux680 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux680\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux680" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux681 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux681\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux681" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux682 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux682\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux682" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux683 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux683\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux683" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux684 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux684\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux684" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux685 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux685\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux685" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux686 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux686\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux686" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux687 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux687\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux687" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux688 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux688\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux688" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux689 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux689\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux689" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux690 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux690\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux690" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux691 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux691\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux691" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux692 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux692\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux692" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux693 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux693\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux693" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux694 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux694\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux694" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux695 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux695\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux695" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux696 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux696\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux696" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux697 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux697\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux697" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux698 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux698\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux698" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux699 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux699\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux699" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux700 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux700\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux700" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux701 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux701\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux701" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux702 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux702\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux702" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux703 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux703\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux703" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux704 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux704\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux704" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux705 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux705\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux705" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux706 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux706\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux706" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux707 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux707\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux707" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux708 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux708\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux708" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux709 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux709\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux709" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux710 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux710\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux710" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux711 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux711\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux711" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux712 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux712\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux712" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux713 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux713\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux713" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux714 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux714\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux714" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux715 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux715\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux715" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux716 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux716\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux716" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux717 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux717\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux717" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux718 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux718\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux718" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux719 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux719\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux719" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux720 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux720\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux720" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux721 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux721\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux721" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux722 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux722\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux722" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux723 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux723\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux723" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux724 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux724\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux724" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux725 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux725\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux725" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux726 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux726\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux726" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux727 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux727\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux727" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux728 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux728\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux728" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux729 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux729\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux729" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux730 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux730\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux730" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux731 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux731\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux731" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux732 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux732\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux732" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux733 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux733\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux733" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux734 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux734\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux734" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux735 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux735\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux735" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux736 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux736\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux736" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux737 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux737\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux737" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux738 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux738\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux738" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux739 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux739\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux739" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux740 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux740\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux740" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux741 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux741\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux741" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux742 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux742\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux742" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux743 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux743\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux743" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux744 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux744\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux744" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux745 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux745\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux745" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux746 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux746\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux746" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux747 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux747\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux747" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux748 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux748\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux748" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux749 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux749\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux749" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux750 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux750\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux750" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux751 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux751\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux751" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux752 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux752\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux752" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux753 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux753\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux753" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux754 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux754\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux754" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux755 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux755\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux755" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux756 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux756\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux756" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux757 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux757\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux757" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux758 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux758\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux758" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux759 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux759\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux759" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux760 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux760\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux760" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux761 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux761\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux761" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux762 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux762\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux762" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux763 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux763\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux763" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux764 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux764\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux764" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux765 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux765\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux765" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux766 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux766\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux766" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux767 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux767\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux767" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux768 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux768\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux768" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux769 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux769\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux769" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux770 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux770\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux770" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux771 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux771\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux771" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux772 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux772\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux772" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux773 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux773\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux773" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux774 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux774\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux774" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux775 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux775\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux775" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux776 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux776\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux776" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux777 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux777\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux777" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux778 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux778\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux778" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux779 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux779\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux779" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux780 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux780\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux780" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux781 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux781\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux781" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux782 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux782\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux782" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux783 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux783\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux783" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux784 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux784\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux784" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux785 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux785\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux785" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux786 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux786\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux786" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux787 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux787\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux787" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux788 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux788\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux788" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux789 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux789\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux789" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux790 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux790\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux790" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux791 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux791\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux791" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux792 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux792\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux792" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux793 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux793\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux793" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux794 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux794\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux794" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux795 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux795\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux795" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux796 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux796\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux796" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux797 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux797\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux797" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux798 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux798\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux798" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux799 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux799\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux799" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux800 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux800\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux800" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux801 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux801\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux801" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux802 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux802\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux802" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux803 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux803\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux803" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux804 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux804\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux804" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux805 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux805\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux805" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux806 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux806\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux806" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux807 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux807\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux807" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux808 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux808\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux808" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux809 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux809\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux809" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux810 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux810\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux810" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux811 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux811\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux811" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux812 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux812\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux812" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux813 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux813\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux813" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux814 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux814\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux814" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux815 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux815\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux815" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux816 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux816\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux816" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux817 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux817\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux817" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux818 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux818\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux818" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux819 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux819\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux819" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux820 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux820\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux820" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux821 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux821\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux821" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux822 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux822\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux822" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux823 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux823\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux823" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux824 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux824\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux824" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux825 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux825\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux825" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux826 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux826\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux826" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux827 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux827\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux827" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux828 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux828\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux828" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux829 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux829\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux829" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux830 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux830\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux830" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux831 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux831\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux831" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux832 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux832\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux832" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux833 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux833\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux833" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux834 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux834\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux834" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux835 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux835\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux835" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux836 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux836\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux836" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux837 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux837\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux837" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux838 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux838\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux838" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux839 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux839\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux839" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux840 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux840\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux840" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux841 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux841\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux841" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux842 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux842\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux842" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux843 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux843\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux843" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux844 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux844\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux844" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux845 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux845\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux845" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux846 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux846\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux846" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux847 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux847\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux847" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux848 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux848\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux848" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux849 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux849\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux849" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux850 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux850\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux850" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux851 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux851\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux851" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux852 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux852\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux852" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux853 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux853\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux853" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux854 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux854\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux854" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux855 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux855\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux855" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux856 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux856\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux856" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux857 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux857\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux857" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux858 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux858\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux858" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux859 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux859\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux859" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux860 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux860\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux860" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux861 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux861\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux861" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux862 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux862\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux862" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux863 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux863\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux863" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux864 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux864\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux864" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux865 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux865\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux865" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux866 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux866\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux866" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux867 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux867\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux867" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux868 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux868\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux868" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux869 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux869\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux869" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux870 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux870\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux870" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux871 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux871\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux871" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux872 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux872\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux872" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux873 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux873\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux873" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux874 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux874\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux874" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux875 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux875\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux875" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux876 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux876\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux876" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux877 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux877\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux877" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux878 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux878\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux878" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux879 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux879\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux879" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux880 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux880\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux880" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux881 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux881\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux881" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux882 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux882\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux882" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux883 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux883\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux883" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux884 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux884\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux884" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux885 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux885\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux885" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux886 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux886\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux886" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux887 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux887\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux887" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux888 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux888\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux888" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux889 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux889\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux889" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux890 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux890\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux890" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux891 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux891\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux891" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux892 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux892\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux892" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux893 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux893\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux893" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux894 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux894\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux894" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux895 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux895\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux895" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux896 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux896\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux896" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux897 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux897\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux897" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux898 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux898\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux898" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux899 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux899\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux899" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux900 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux900\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux900" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux901 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux901\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux901" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux902 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux902\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux902" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux903 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux903\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux903" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux904 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux904\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux904" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux905 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux905\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux905" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux906 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux906\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux906" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux907 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux907\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux907" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux908 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux908\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux908" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux909 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux909\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux909" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux910 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux910\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux910" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux911 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux911\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux911" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux912 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux912\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux912" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux913 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux913\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux913" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux914 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux914\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux914" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux915 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux915\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux915" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux916 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux916\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux916" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux917 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux917\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux917" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux918 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux918\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux918" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux919 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux919\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux919" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux920 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux920\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux920" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux921 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux921\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux921" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux922 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux922\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux922" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux923 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux923\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux923" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux924 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux924\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux924" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux925 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux925\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux925" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux926 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux926\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux926" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux927 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux927\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux927" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux928 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux928\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux928" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux929 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux929\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux929" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux930 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux930\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux930" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux931 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux931\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux931" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux932 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux932\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux932" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux933 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux933\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux933" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux934 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux934\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux934" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux935 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux935\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux935" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux936 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux936\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux936" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux937 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux937\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux937" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux938 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux938\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux938" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux939 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux939\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux939" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux940 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux940\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux940" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux941 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux941\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux941" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux942 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux942\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux942" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux943 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux943\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux943" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux944 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux944\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux944" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux945 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux945\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux945" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux946 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux946\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux946" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux947 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux947\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux947" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux948 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux948\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux948" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux949 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux949\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux949" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux950 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux950\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux950" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux951 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux951\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux951" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux952 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux952\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux952" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux953 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux953\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux953" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux954 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux954\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux954" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux955 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux955\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux955" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux956 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux956\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux956" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux957 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux957\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux957" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux958 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux958\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux958" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux959 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux959\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux959" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux960 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux960\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux960" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux961 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux961\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux961" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux962 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux962\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux962" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux963 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux963\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux963" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux964 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux964\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux964" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux965 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux965\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux965" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux966 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux966\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux966" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux967 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux967\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux967" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux968 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux968\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux968" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux969 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux969\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux969" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux970 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux970\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux970" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux971 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux971\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux971" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux972 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux972\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux972" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux973 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux973\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux973" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux974 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux974\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux974" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux975 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux975\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux975" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux976 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux976\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux976" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux977 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux977\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux977" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux978 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux978\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux978" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux979 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux979\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux979" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux980 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux980\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux980" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux981 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux981\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux981" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux982 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux982\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux982" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux983 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux983\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux983" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux984 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux984\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux984" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux985 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux985\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux985" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux986 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux986\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux986" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux987 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux987\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux987" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux988 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux988\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux988" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux989 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux989\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux989" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux990 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux990\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux990" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux991 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux991\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux991" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux992 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux992\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux992" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux993 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux993\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux993" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux994 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux994\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux994" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux995 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux995\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux995" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux996 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux996\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux996" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux997 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux997\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux997" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux998 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux998\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux998" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux999 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux999\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux999" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1000 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1000\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1000" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1001 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1001\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1001" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1002 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1002\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1002" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1003 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1003\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1003" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1004 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1004\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1004" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1005 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1005\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1005" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1006 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1006\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1006" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1007 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1007\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1007" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1008 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1008\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1008" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1009 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1009\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1009" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1010 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1010\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1010" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1011 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1011\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1011" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1012 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1012\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1012" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1013 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1013\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1013" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1014 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1014\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1014" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1015 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1015\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1015" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1016 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1016\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1016" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1017 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1017\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1017" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1018 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1018\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1018" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1019 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1019\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1019" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1020 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1020\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1020" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1021 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1021\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1021" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1022 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1022\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1022" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1023 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1023\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1023" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1024 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1024\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1024" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1025 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1025\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1025" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1026 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1026\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1026" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1027 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1027\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1027" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1028 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1028\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1028" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1029 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1029\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1029" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1030 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1030\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1030" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1031 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1031\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1031" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1032 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1032\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1032" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1033 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1033\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1033" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1034 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1034\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1034" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1035 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1035\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1035" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1036 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1036\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1036" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1037 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1037\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1037" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1038 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1038\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1038" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1039 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1039\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1039" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1040 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1040\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1040" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1041 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1041\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1041" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1042 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1042\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1042" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1043 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1043\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1043" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1044 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1044\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1044" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1045 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1045\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1045" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1046 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1046\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1046" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1047 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1047\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1047" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1048 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1048\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1048" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1049 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1049\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1049" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1050 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1050\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1050" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1051 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1051\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1051" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1052 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1052\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1052" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1053 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1053\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1053" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1054 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1054\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1054" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1055 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1055\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1055" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1056 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1056\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1056" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1057 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1057\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1057" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1058 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1058\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1058" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1059 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1059\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1059" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1060 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1060\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1060" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1061 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1061\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1061" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1062 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1062\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1062" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1063 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1063\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1063" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1064 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1064\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1064" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1065 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1065\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1065" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1066 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1066\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1066" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1067 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1067\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1067" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1068 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1068\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1068" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1069 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1069\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1069" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1070 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1070\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1070" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1071 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1071\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1071" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1072 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1072\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1072" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1073 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1073\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1073" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1074 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1074\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1074" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1075 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1075\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1075" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1076 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1076\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1076" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1077 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1077\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1077" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1078 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1078\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1078" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1079 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1079\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1079" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1080 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1080\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1080" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1081 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1081\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1081" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1082 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1082\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1082" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1083 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1083\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1083" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1084 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1084\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1084" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1085 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1085\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1085" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1086 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1086\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1086" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Banco_reg:banco_registradores\|Mux1087 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Banco_reg:banco_registradores\|Mux1087\"" {  } { { "GivenComps/Banco_reg.vhd" "Mux1087" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 217 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "StoreSize:SS\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"StoreSize:SS\|lpm_mux:Mux0\"" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StoreSize:SS\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"StoreSize:SS\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0oc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_0oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0oc " "Info: Found entity 1: mux_0oc" {  } { { "db/mux_0oc.tdf" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/db/mux_0oc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "StoreSize:SS\|lpm_mux:Mux24 " "Info: Elaborated megafunction instantiation \"StoreSize:SS\|lpm_mux:Mux24\"" {  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StoreSize:SS\|lpm_mux:Mux24 " "Info: Instantiated megafunction \"StoreSize:SS\|lpm_mux:Mux24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "StoreSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/StoreSize.v" 9 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LoadSize:LS\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"LoadSize:LS\|lpm_mux:Mux0\"" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LoadSize:LS\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"LoadSize:LS\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LoadSize:LS\|lpm_mux:Mux8 " "Info: Elaborated megafunction instantiation \"LoadSize:LS\|lpm_mux:Mux8\"" {  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LoadSize:LS\|lpm_mux:Mux8 " "Info: Instantiated megafunction \"LoadSize:LS\|lpm_mux:Mux8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "LoadSize.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MuxMemToReg:MuxMemToReg\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"MuxMemToReg:MuxMemToReg\|lpm_mux:Mux0\"" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MuxMemToReg:MuxMemToReg\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"MuxMemToReg:MuxMemToReg\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lpc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_lpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lpc " "Info: Found entity 1: mux_lpc" {  } { { "db/mux_lpc.tdf" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/db/mux_lpc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MuxMemToReg:MuxMemToReg\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"MuxMemToReg:MuxMemToReg\|lpm_mux:Mux2\"" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MuxMemToReg:MuxMemToReg\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"MuxMemToReg:MuxMemToReg\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MuxMemToReg:MuxMemToReg\|lpm_mux:Mux5 " "Info: Elaborated megafunction instantiation \"MuxMemToReg:MuxMemToReg\|lpm_mux:Mux5\"" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MuxMemToReg:MuxMemToReg\|lpm_mux:Mux5 " "Info: Instantiated megafunction \"MuxMemToReg:MuxMemToReg\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MuxMemToReg:MuxMemToReg\|lpm_mux:Mux18 " "Info: Elaborated megafunction instantiation \"MuxMemToReg:MuxMemToReg\|lpm_mux:Mux18\"" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MuxMemToReg:MuxMemToReg\|lpm_mux:Mux18 " "Info: Instantiated megafunction \"MuxMemToReg:MuxMemToReg\|lpm_mux:Mux18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MuxMemToReg:MuxMemToReg\|lpm_mux:Mux32 " "Info: Elaborated megafunction instantiation \"MuxMemToReg:MuxMemToReg\|lpm_mux:Mux32\"" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MuxMemToReg:MuxMemToReg\|lpm_mux:Mux32 " "Info: Instantiated megafunction \"MuxMemToReg:MuxMemToReg\|lpm_mux:Mux32\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MuxExceptionsCtrl:MuxExceptionsCtrl\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"MuxExceptionsCtrl:MuxExceptionsCtrl\|lpm_mux:Mux1\"" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MuxExceptionsCtrl:MuxExceptionsCtrl\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"MuxExceptionsCtrl:MuxExceptionsCtrl\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MuxExceptionsCtrl:MuxExceptionsCtrl\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"MuxExceptionsCtrl:MuxExceptionsCtrl\|lpm_mux:Mux2\"" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MuxExceptionsCtrl:MuxExceptionsCtrl\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"MuxExceptionsCtrl:MuxExceptionsCtrl\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MuxPCSource:MuxPCSource\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"MuxPCSource:MuxPCSource\|lpm_mux:Mux0\"" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MuxPCSource:MuxPCSource\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"MuxPCSource:MuxPCSource\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5oc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_5oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5oc " "Info: Found entity 1: mux_5oc" {  } { { "db/mux_5oc.tdf" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/db/mux_5oc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MuxPCSource:MuxPCSource\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"MuxPCSource:MuxPCSource\|lpm_mux:Mux2\"" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MuxPCSource:MuxPCSource\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"MuxPCSource:MuxPCSource\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MuxPCSource:MuxPCSource\|lpm_mux:Mux32 " "Info: Elaborated megafunction instantiation \"MuxPCSource:MuxPCSource\|lpm_mux:Mux32\"" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MuxPCSource:MuxPCSource\|lpm_mux:Mux32 " "Info: Instantiated megafunction \"MuxPCSource:MuxPCSource\|lpm_mux:Mux32\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MuxAluSrcB:MuxAluSrcB\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"MuxAluSrcB:MuxAluSrcB\|lpm_mux:Mux0\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MuxAluSrcB:MuxAluSrcB\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"MuxAluSrcB:MuxAluSrcB\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MuxAluSrcB:MuxAluSrcB\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"MuxAluSrcB:MuxAluSrcB\|lpm_mux:Mux2\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MuxAluSrcB:MuxAluSrcB\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"MuxAluSrcB:MuxAluSrcB\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MuxAluSrcB:MuxAluSrcB\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"MuxAluSrcB:MuxAluSrcB\|lpm_mux:Mux3\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MuxAluSrcB:MuxAluSrcB\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"MuxAluSrcB:MuxAluSrcB\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MuxAluSrcB:MuxAluSrcB\|lpm_mux:Mux16 " "Info: Elaborated megafunction instantiation \"MuxAluSrcB:MuxAluSrcB\|lpm_mux:Mux16\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MuxAluSrcB:MuxAluSrcB\|lpm_mux:Mux16 " "Info: Instantiated megafunction \"MuxAluSrcB:MuxAluSrcB\|lpm_mux:Mux16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MuxAluSrcB:MuxAluSrcB\|lpm_mux:Mux18 " "Info: Elaborated megafunction instantiation \"MuxAluSrcB:MuxAluSrcB\|lpm_mux:Mux18\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MuxAluSrcB:MuxAluSrcB\|lpm_mux:Mux18 " "Info: Instantiated megafunction \"MuxAluSrcB:MuxAluSrcB\|lpm_mux:Mux18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MuxAluSrcB:MuxAluSrcB\|lpm_mux:Mux32 " "Info: Elaborated megafunction instantiation \"MuxAluSrcB:MuxAluSrcB\|lpm_mux:Mux32\"" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MuxAluSrcB:MuxAluSrcB\|lpm_mux:Mux32 " "Info: Instantiated megafunction \"MuxAluSrcB:MuxAluSrcB\|lpm_mux:Mux32\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MuxRegDst:MuxRegDst\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"MuxRegDst:MuxRegDst\|lpm_mux:Mux0\"" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MuxRegDst:MuxRegDst\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"MuxRegDst:MuxRegDst\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MuxRegDst:MuxRegDst\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"MuxRegDst:MuxRegDst\|lpm_mux:Mux1\"" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MuxRegDst:MuxRegDst\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"MuxRegDst:MuxRegDst\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MuxIorD:MuxIorD\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"MuxIorD:MuxIorD\|lpm_mux:Mux0\"" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MuxIorD:MuxIorD\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"MuxIorD:MuxIorD\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Ula32:Alu\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"Ula32:Alu\|lpm_mux:Mux0\"" {  } { { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ula32:Alu\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"Ula32:Alu\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Ula32:Alu\|lpm_mux:Mux32 " "Info: Elaborated megafunction instantiation \"Ula32:Alu\|lpm_mux:Mux32\"" {  } { { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ula32:Alu\|lpm_mux:Mux32 " "Info: Instantiated megafunction \"Ula32:Alu\|lpm_mux:Mux32\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Ula32:Alu\|lpm_mux:Mux63 " "Info: Elaborated megafunction instantiation \"Ula32:Alu\|lpm_mux:Mux63\"" {  } { { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ula32:Alu\|lpm_mux:Mux63 " "Info: Instantiated megafunction \"Ula32:Alu\|lpm_mux:Mux63\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/ula32.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Controle:controle\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"Controle:controle\|lpm_mux:Mux0\"" {  } { { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 306 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controle:controle\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"Controle:controle\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 306 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qpc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_qpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qpc " "Info: Found entity 1: mux_qpc" {  } { { "db/mux_qpc.tdf" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/db/mux_qpc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Controle:controle\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"Controle:controle\|lpm_mux:Mux2\"" {  } { { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 306 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controle:controle\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"Controle:controle\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 306 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Controle:controle\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"Controle:controle\|lpm_mux:Mux3\"" {  } { { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 306 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controle:controle\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"Controle:controle\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 306 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Controle:controle\|lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"Controle:controle\|lpm_mux:Mux4\"" {  } { { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 306 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controle:controle\|lpm_mux:Mux4 " "Info: Instantiated megafunction \"Controle:controle\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 306 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Controle:controle\|lpm_mux:Mux5 " "Info: Elaborated megafunction instantiation \"Controle:controle\|lpm_mux:Mux5\"" {  } { { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 306 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controle:controle\|lpm_mux:Mux5 " "Info: Instantiated megafunction \"Controle:controle\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 306 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Controle:controle\|lpm_mux:Mux6 " "Info: Elaborated megafunction instantiation \"Controle:controle\|lpm_mux:Mux6\"" {  } { { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 306 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controle:controle\|lpm_mux:Mux6 " "Info: Instantiated megafunction \"Controle:controle\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Controle.v" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/Controle.v" 306 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegDesloc:regdesloc\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"RegDesloc:regdesloc\|lpm_mux:Mux0\"" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegDesloc:regdesloc\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"RegDesloc:regdesloc\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kpc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_kpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kpc " "Info: Found entity 1: mux_kpc" {  } { { "db/mux_kpc.tdf" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/db/mux_kpc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegDesloc:regdesloc\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"RegDesloc:regdesloc\|lpm_mux:Mux1\"" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegDesloc:regdesloc\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"RegDesloc:regdesloc\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegDesloc:regdesloc\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"RegDesloc:regdesloc\|lpm_mux:Mux2\"" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegDesloc:regdesloc\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"RegDesloc:regdesloc\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegDesloc:regdesloc\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"RegDesloc:regdesloc\|lpm_mux:Mux3\"" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegDesloc:regdesloc\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"RegDesloc:regdesloc\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegDesloc:regdesloc\|lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"RegDesloc:regdesloc\|lpm_mux:Mux4\"" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegDesloc:regdesloc\|lpm_mux:Mux4 " "Info: Instantiated megafunction \"RegDesloc:regdesloc\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegDesloc:regdesloc\|lpm_mux:Mux5 " "Info: Elaborated megafunction instantiation \"RegDesloc:regdesloc\|lpm_mux:Mux5\"" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegDesloc:regdesloc\|lpm_mux:Mux5 " "Info: Instantiated megafunction \"RegDesloc:regdesloc\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegDesloc:regdesloc\|lpm_mux:Mux6 " "Info: Elaborated megafunction instantiation \"RegDesloc:regdesloc\|lpm_mux:Mux6\"" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegDesloc:regdesloc\|lpm_mux:Mux6 " "Info: Instantiated megafunction \"RegDesloc:regdesloc\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegDesloc:regdesloc\|lpm_mux:Mux7 " "Info: Elaborated megafunction instantiation \"RegDesloc:regdesloc\|lpm_mux:Mux7\"" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegDesloc:regdesloc\|lpm_mux:Mux7 " "Info: Instantiated megafunction \"RegDesloc:regdesloc\|lpm_mux:Mux7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegDesloc:regdesloc\|lpm_mux:Mux8 " "Info: Elaborated megafunction instantiation \"RegDesloc:regdesloc\|lpm_mux:Mux8\"" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegDesloc:regdesloc\|lpm_mux:Mux8 " "Info: Instantiated megafunction \"RegDesloc:regdesloc\|lpm_mux:Mux8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegDesloc:regdesloc\|lpm_mux:Mux9 " "Info: Elaborated megafunction instantiation \"RegDesloc:regdesloc\|lpm_mux:Mux9\"" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegDesloc:regdesloc\|lpm_mux:Mux9 " "Info: Instantiated megafunction \"RegDesloc:regdesloc\|lpm_mux:Mux9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegDesloc:regdesloc\|lpm_mux:Mux10 " "Info: Elaborated megafunction instantiation \"RegDesloc:regdesloc\|lpm_mux:Mux10\"" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegDesloc:regdesloc\|lpm_mux:Mux10 " "Info: Instantiated megafunction \"RegDesloc:regdesloc\|lpm_mux:Mux10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegDesloc:regdesloc\|lpm_mux:Mux11 " "Info: Elaborated megafunction instantiation \"RegDesloc:regdesloc\|lpm_mux:Mux11\"" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegDesloc:regdesloc\|lpm_mux:Mux11 " "Info: Instantiated megafunction \"RegDesloc:regdesloc\|lpm_mux:Mux11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegDesloc:regdesloc\|lpm_mux:Mux12 " "Info: Elaborated megafunction instantiation \"RegDesloc:regdesloc\|lpm_mux:Mux12\"" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegDesloc:regdesloc\|lpm_mux:Mux12 " "Info: Instantiated megafunction \"RegDesloc:regdesloc\|lpm_mux:Mux12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegDesloc:regdesloc\|lpm_mux:Mux13 " "Info: Elaborated megafunction instantiation \"RegDesloc:regdesloc\|lpm_mux:Mux13\"" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegDesloc:regdesloc\|lpm_mux:Mux13 " "Info: Instantiated megafunction \"RegDesloc:regdesloc\|lpm_mux:Mux13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegDesloc:regdesloc\|lpm_mux:Mux14 " "Info: Elaborated megafunction instantiation \"RegDesloc:regdesloc\|lpm_mux:Mux14\"" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegDesloc:regdesloc\|lpm_mux:Mux14 " "Info: Instantiated megafunction \"RegDesloc:regdesloc\|lpm_mux:Mux14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegDesloc:regdesloc\|lpm_mux:Mux15 " "Info: Elaborated megafunction instantiation \"RegDesloc:regdesloc\|lpm_mux:Mux15\"" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegDesloc:regdesloc\|lpm_mux:Mux15 " "Info: Instantiated megafunction \"RegDesloc:regdesloc\|lpm_mux:Mux15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegDesloc:regdesloc\|lpm_mux:Mux16 " "Info: Elaborated megafunction instantiation \"RegDesloc:regdesloc\|lpm_mux:Mux16\"" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegDesloc:regdesloc\|lpm_mux:Mux16 " "Info: Instantiated megafunction \"RegDesloc:regdesloc\|lpm_mux:Mux16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegDesloc:regdesloc\|lpm_mux:Mux17 " "Info: Elaborated megafunction instantiation \"RegDesloc:regdesloc\|lpm_mux:Mux17\"" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegDesloc:regdesloc\|lpm_mux:Mux17 " "Info: Instantiated megafunction \"RegDesloc:regdesloc\|lpm_mux:Mux17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegDesloc:regdesloc\|lpm_mux:Mux18 " "Info: Elaborated megafunction instantiation \"RegDesloc:regdesloc\|lpm_mux:Mux18\"" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegDesloc:regdesloc\|lpm_mux:Mux18 " "Info: Instantiated megafunction \"RegDesloc:regdesloc\|lpm_mux:Mux18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegDesloc:regdesloc\|lpm_mux:Mux19 " "Info: Elaborated megafunction instantiation \"RegDesloc:regdesloc\|lpm_mux:Mux19\"" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegDesloc:regdesloc\|lpm_mux:Mux19 " "Info: Instantiated megafunction \"RegDesloc:regdesloc\|lpm_mux:Mux19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegDesloc:regdesloc\|lpm_mux:Mux20 " "Info: Elaborated megafunction instantiation \"RegDesloc:regdesloc\|lpm_mux:Mux20\"" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegDesloc:regdesloc\|lpm_mux:Mux20 " "Info: Instantiated megafunction \"RegDesloc:regdesloc\|lpm_mux:Mux20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegDesloc:regdesloc\|lpm_mux:Mux21 " "Info: Elaborated megafunction instantiation \"RegDesloc:regdesloc\|lpm_mux:Mux21\"" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegDesloc:regdesloc\|lpm_mux:Mux21 " "Info: Instantiated megafunction \"RegDesloc:regdesloc\|lpm_mux:Mux21\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegDesloc:regdesloc\|lpm_mux:Mux22 " "Info: Elaborated megafunction instantiation \"RegDesloc:regdesloc\|lpm_mux:Mux22\"" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegDesloc:regdesloc\|lpm_mux:Mux22 " "Info: Instantiated megafunction \"RegDesloc:regdesloc\|lpm_mux:Mux22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegDesloc:regdesloc\|lpm_mux:Mux23 " "Info: Elaborated megafunction instantiation \"RegDesloc:regdesloc\|lpm_mux:Mux23\"" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegDesloc:regdesloc\|lpm_mux:Mux23 " "Info: Instantiated megafunction \"RegDesloc:regdesloc\|lpm_mux:Mux23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegDesloc:regdesloc\|lpm_mux:Mux24 " "Info: Elaborated megafunction instantiation \"RegDesloc:regdesloc\|lpm_mux:Mux24\"" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegDesloc:regdesloc\|lpm_mux:Mux24 " "Info: Instantiated megafunction \"RegDesloc:regdesloc\|lpm_mux:Mux24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegDesloc:regdesloc\|lpm_mux:Mux25 " "Info: Elaborated megafunction instantiation \"RegDesloc:regdesloc\|lpm_mux:Mux25\"" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegDesloc:regdesloc\|lpm_mux:Mux25 " "Info: Instantiated megafunction \"RegDesloc:regdesloc\|lpm_mux:Mux25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegDesloc:regdesloc\|lpm_mux:Mux26 " "Info: Elaborated megafunction instantiation \"RegDesloc:regdesloc\|lpm_mux:Mux26\"" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegDesloc:regdesloc\|lpm_mux:Mux26 " "Info: Instantiated megafunction \"RegDesloc:regdesloc\|lpm_mux:Mux26\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegDesloc:regdesloc\|lpm_mux:Mux27 " "Info: Elaborated megafunction instantiation \"RegDesloc:regdesloc\|lpm_mux:Mux27\"" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegDesloc:regdesloc\|lpm_mux:Mux27 " "Info: Instantiated megafunction \"RegDesloc:regdesloc\|lpm_mux:Mux27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegDesloc:regdesloc\|lpm_mux:Mux28 " "Info: Elaborated megafunction instantiation \"RegDesloc:regdesloc\|lpm_mux:Mux28\"" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegDesloc:regdesloc\|lpm_mux:Mux28 " "Info: Instantiated megafunction \"RegDesloc:regdesloc\|lpm_mux:Mux28\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegDesloc:regdesloc\|lpm_mux:Mux29 " "Info: Elaborated megafunction instantiation \"RegDesloc:regdesloc\|lpm_mux:Mux29\"" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegDesloc:regdesloc\|lpm_mux:Mux29 " "Info: Instantiated megafunction \"RegDesloc:regdesloc\|lpm_mux:Mux29\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegDesloc:regdesloc\|lpm_mux:Mux30 " "Info: Elaborated megafunction instantiation \"RegDesloc:regdesloc\|lpm_mux:Mux30\"" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegDesloc:regdesloc\|lpm_mux:Mux30 " "Info: Instantiated megafunction \"RegDesloc:regdesloc\|lpm_mux:Mux30\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 102 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegDesloc:regdesloc\|lpm_mux:Mux62 " "Info: Elaborated megafunction instantiation \"RegDesloc:regdesloc\|lpm_mux:Mux62\"" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 303 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegDesloc:regdesloc\|lpm_mux:Mux62 " "Info: Instantiated megafunction \"RegDesloc:regdesloc\|lpm_mux:Mux62\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/vefg/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 303 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1579 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1579 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Info: Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 11:50:41 2019 " "Info: Processing ended: Fri Oct 18 11:50:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Info: Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Info: Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
