$date
	Sat Oct 22 20:40:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#696381
b10100 !
1"
#696382
b10100 &
b10100 %
1$
#696383
0"
#696386
b1010 &
b1010 %
#696390
b101 &
b101 %
#696394
b10000 &
b10000 %
#696398
b1000 &
b1000 %
#696402
b100 &
b100 %
#696406
b10 &
b10 %
#696410
b1 &
b1 %
1#
#696414
b0 &
0#
b0 %
0$
#1716513
b1000 !
1"
#1716514
b1000 &
b1000 %
1$
#1716515
0"
#1716518
b100 &
b100 %
#1716522
b10 &
b10 %
#1716526
b1 &
1#
b1 %
#1716530
b0 &
b0 %
0#
0$
#2669755
b1101 !
1"
#2669758
b1101 &
b1101 %
1$
#2669759
0"
#2669762
b101000 &
b101000 %
#2669766
b10100 &
b10100 %
#2669770
b1010 &
b1010 %
#2669774
b101 &
b101 %
#2669778
b10000 &
b10000 %
#2669782
b1000 &
b1000 %
#2669786
b100 &
b100 %
#2669790
b10 &
b10 %
#2669794
b1 &
b1 %
1#
#2669798
b0 &
0#
b0 %
0$
#4500012
