// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "12/08/2024 16:28:24"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module fractal_start (
	CLOCK_50,
	KEY,
	SW,
	LEDR,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_HS,
	VGA_VS,
	VGA_BLANK,
	VGA_SYNC,
	VGA_CLK);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[9:0] LEDR;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK;
output 	VGA_SYNC;
output 	VGA_CLK;

// Design Ports Information
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[8]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[8]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[8]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \MB|M_BB|Mult0~169 ;
wire \MB|M_BB|Mult0~170 ;
wire \MB|M_BB|Mult0~171 ;
wire \MB|M_BB|Mult0~172 ;
wire \MB|M_BB|Mult0~173 ;
wire \MB|M_BB|Mult0~174 ;
wire \MB|M_BB|Mult0~175 ;
wire \MB|M_BB|Mult0~176 ;
wire \MB|M_BB|Mult0~177 ;
wire \MB|M_BB|Mult0~178 ;
wire \MB|M_BB|Mult0~179 ;
wire \MB|M_BB|Mult0~180 ;
wire \MB|M_BB|Mult0~181 ;
wire \MB|M_BB|Mult0~182 ;
wire \MB|M_BB|Mult0~183 ;
wire \MB|M_BB|Mult0~184 ;
wire \MB|M_BB|Mult0~185 ;
wire \MB|M_BB|Mult0~186 ;
wire \MB|M_BB|Mult0~187 ;
wire \MB|M_BB|Mult0~188 ;
wire \MB|M_BB|Mult0~189 ;
wire \MB|M_BB|Mult0~190 ;
wire \MB|M_BB|Mult0~191 ;
wire \MB|M_BB|Mult0~192 ;
wire \MB|M_BB|Mult0~193 ;
wire \MB|M_BB|Mult0~194 ;
wire \MB|M_BB|Mult0~195 ;
wire \MB|M_BB|Mult0~196 ;
wire \MB|M_BB|Mult0~197 ;
wire \MB|M_BB|Mult0~198 ;
wire \MB|M_BB|Mult0~199 ;
wire \MB|M_BB|Mult0~495 ;
wire \MB|M_BB|Mult0~496 ;
wire \MB|M_BB|Mult0~497 ;
wire \MB|M_BB|Mult0~498 ;
wire \MB|M_BB|Mult0~499 ;
wire \MB|M_BB|Mult0~500 ;
wire \MB|M_BB|Mult0~501 ;
wire \MB|M_BB|Mult0~502 ;
wire \MB|M_BB|Mult0~503 ;
wire \MB|M_BB|Mult0~504 ;
wire \MB|M_BB|Mult0~505 ;
wire \MB|M_BB|Mult0~506 ;
wire \MB|M_BB|Mult0~507 ;
wire \MB|M_BB|Mult0~508 ;
wire \MB|M_BB|Mult0~509 ;
wire \MB|M_BB|Mult0~510 ;
wire \MB|M_BB|Mult0~511 ;
wire \MB|M_BB|Mult0~512 ;
wire \MB|M_BB|Mult0~513 ;
wire \MB|M_BB|Mult0~514 ;
wire \MB|M_BB|Mult0~515 ;
wire \MB|M_BB|Mult0~516 ;
wire \MB|M_BB|Mult0~517 ;
wire \MB|M_BB|Mult0~518 ;
wire \MB|M_BB|Mult0~519 ;
wire \MB|M_BB|Mult0~520 ;
wire \MB|M_BB|Mult0~521 ;
wire \MB|M_BB|Mult0~522 ;
wire \MB|M_BB|Mult0~523 ;
wire \MB|M_BB|Mult0~524 ;
wire \MB|M_BB|Mult0~525 ;
wire \MB|M_BB|Mult0~526 ;
wire \MB|M_BB|Mult0~527 ;
wire \MB|M_BB|Mult0~528 ;
wire \MB|M_BB|Mult0~529 ;
wire \MB|M_BB|Mult0~530 ;
wire \MB|M_BB|Mult0~531 ;
wire \MB|M_BB|Mult0~532 ;
wire \MB|M_BB|Mult0~533 ;
wire \MB|M_BB|Mult0~534 ;
wire \MB|M_BB|Mult0~535 ;
wire \MB|M_BB|Mult0~536 ;
wire \MB|M_BB|Mult0~537 ;
wire \MB|M_BB|Mult0~538 ;
wire \MB|M_BB|Mult0~539 ;
wire \MB|M_BB|Mult0~540 ;
wire \MB|M_AA|Mult0~169 ;
wire \MB|M_AA|Mult0~170 ;
wire \MB|M_AA|Mult0~171 ;
wire \MB|M_AA|Mult0~172 ;
wire \MB|M_AA|Mult0~173 ;
wire \MB|M_AA|Mult0~174 ;
wire \MB|M_AA|Mult0~175 ;
wire \MB|M_AA|Mult0~176 ;
wire \MB|M_AA|Mult0~177 ;
wire \MB|M_AA|Mult0~178 ;
wire \MB|M_AA|Mult0~179 ;
wire \MB|M_AA|Mult0~180 ;
wire \MB|M_AA|Mult0~181 ;
wire \MB|M_AA|Mult0~182 ;
wire \MB|M_AA|Mult0~183 ;
wire \MB|M_AA|Mult0~184 ;
wire \MB|M_AA|Mult0~185 ;
wire \MB|M_AA|Mult0~186 ;
wire \MB|M_AA|Mult0~187 ;
wire \MB|M_AA|Mult0~188 ;
wire \MB|M_AA|Mult0~189 ;
wire \MB|M_AA|Mult0~190 ;
wire \MB|M_AA|Mult0~191 ;
wire \MB|M_AA|Mult0~192 ;
wire \MB|M_AA|Mult0~193 ;
wire \MB|M_AA|Mult0~194 ;
wire \MB|M_AA|Mult0~195 ;
wire \MB|M_AA|Mult0~196 ;
wire \MB|M_AA|Mult0~197 ;
wire \MB|M_AA|Mult0~198 ;
wire \MB|M_AA|Mult0~199 ;
wire \MB|M_AA|Mult0~495 ;
wire \MB|M_AA|Mult0~496 ;
wire \MB|M_AA|Mult0~497 ;
wire \MB|M_AA|Mult0~498 ;
wire \MB|M_AA|Mult0~499 ;
wire \MB|M_AA|Mult0~500 ;
wire \MB|M_AA|Mult0~501 ;
wire \MB|M_AA|Mult0~502 ;
wire \MB|M_AA|Mult0~503 ;
wire \MB|M_AA|Mult0~504 ;
wire \MB|M_AA|Mult0~505 ;
wire \MB|M_AA|Mult0~506 ;
wire \MB|M_AA|Mult0~507 ;
wire \MB|M_AA|Mult0~508 ;
wire \MB|M_AA|Mult0~509 ;
wire \MB|M_AA|Mult0~510 ;
wire \MB|M_AA|Mult0~511 ;
wire \MB|M_AA|Mult0~512 ;
wire \MB|M_AA|Mult0~513 ;
wire \MB|M_AA|Mult0~514 ;
wire \MB|M_AA|Mult0~515 ;
wire \MB|M_AA|Mult0~516 ;
wire \MB|M_AA|Mult0~517 ;
wire \MB|M_AA|Mult0~518 ;
wire \MB|M_AA|Mult0~519 ;
wire \MB|M_AA|Mult0~520 ;
wire \MB|M_AA|Mult0~521 ;
wire \MB|M_AA|Mult0~522 ;
wire \MB|M_AA|Mult0~523 ;
wire \MB|M_AA|Mult0~524 ;
wire \MB|M_AA|Mult0~525 ;
wire \MB|M_AA|Mult0~526 ;
wire \MB|M_AA|Mult0~527 ;
wire \MB|M_AA|Mult0~528 ;
wire \MB|M_AA|Mult0~529 ;
wire \MB|M_AA|Mult0~530 ;
wire \MB|M_AA|Mult0~531 ;
wire \MB|M_AA|Mult0~532 ;
wire \MB|M_AA|Mult0~533 ;
wire \MB|M_AA|Mult0~534 ;
wire \MB|M_AA|Mult0~535 ;
wire \MB|M_AA|Mult0~536 ;
wire \MB|M_AA|Mult0~537 ;
wire \MB|M_AA|Mult0~538 ;
wire \MB|M_AA|Mult0~539 ;
wire \MB|M_AA|Mult0~540 ;
wire \MB|M_BB|Mult0~818_resulta ;
wire \MB|M_BB|Mult0~819 ;
wire \MB|M_BB|Mult0~820 ;
wire \MB|M_BB|Mult0~821 ;
wire \MB|M_BB|Mult0~822 ;
wire \MB|M_BB|Mult0~823 ;
wire \MB|M_BB|Mult0~824 ;
wire \MB|M_BB|Mult0~825 ;
wire \MB|M_BB|Mult0~826 ;
wire \MB|M_BB|Mult0~827 ;
wire \MB|M_BB|Mult0~828 ;
wire \MB|M_BB|Mult0~829 ;
wire \MB|M_BB|Mult0~830 ;
wire \MB|M_BB|Mult0~831 ;
wire \MB|M_BB|Mult0~832 ;
wire \MB|M_BB|Mult0~833 ;
wire \MB|M_BB|Mult0~834 ;
wire \MB|M_BB|Mult0~835 ;
wire \MB|M_BB|Mult0~854 ;
wire \MB|M_BB|Mult0~855 ;
wire \MB|M_BB|Mult0~856 ;
wire \MB|M_BB|Mult0~857 ;
wire \MB|M_BB|Mult0~858 ;
wire \MB|M_BB|Mult0~859 ;
wire \MB|M_BB|Mult0~860 ;
wire \MB|M_BB|Mult0~861 ;
wire \MB|M_BB|Mult0~862 ;
wire \MB|M_BB|Mult0~863 ;
wire \MB|M_BB|Mult0~864 ;
wire \MB|M_BB|Mult0~865 ;
wire \MB|M_BB|Mult0~866 ;
wire \MB|M_BB|Mult0~867 ;
wire \MB|M_BB|Mult0~868 ;
wire \MB|M_BB|Mult0~869 ;
wire \MB|M_BB|Mult0~870 ;
wire \MB|M_BB|Mult0~871 ;
wire \MB|M_BB|Mult0~872 ;
wire \MB|M_BB|Mult0~873 ;
wire \MB|M_BB|Mult0~874 ;
wire \MB|M_BB|Mult0~875 ;
wire \MB|M_BB|Mult0~876 ;
wire \MB|M_BB|Mult0~877 ;
wire \MB|M_BB|Mult0~878 ;
wire \MB|M_BB|Mult0~879 ;
wire \MB|M_BB|Mult0~880 ;
wire \MB|M_BB|Mult0~881 ;
wire \MB|M_AA|Mult0~818_resulta ;
wire \MB|M_AA|Mult0~819 ;
wire \MB|M_AA|Mult0~820 ;
wire \MB|M_AA|Mult0~821 ;
wire \MB|M_AA|Mult0~822 ;
wire \MB|M_AA|Mult0~823 ;
wire \MB|M_AA|Mult0~824 ;
wire \MB|M_AA|Mult0~825 ;
wire \MB|M_AA|Mult0~826 ;
wire \MB|M_AA|Mult0~827 ;
wire \MB|M_AA|Mult0~828 ;
wire \MB|M_AA|Mult0~829 ;
wire \MB|M_AA|Mult0~830 ;
wire \MB|M_AA|Mult0~831 ;
wire \MB|M_AA|Mult0~832 ;
wire \MB|M_AA|Mult0~833 ;
wire \MB|M_AA|Mult0~834 ;
wire \MB|M_AA|Mult0~835 ;
wire \MB|M_AA|Mult0~854 ;
wire \MB|M_AA|Mult0~855 ;
wire \MB|M_AA|Mult0~856 ;
wire \MB|M_AA|Mult0~857 ;
wire \MB|M_AA|Mult0~858 ;
wire \MB|M_AA|Mult0~859 ;
wire \MB|M_AA|Mult0~860 ;
wire \MB|M_AA|Mult0~861 ;
wire \MB|M_AA|Mult0~862 ;
wire \MB|M_AA|Mult0~863 ;
wire \MB|M_AA|Mult0~864 ;
wire \MB|M_AA|Mult0~865 ;
wire \MB|M_AA|Mult0~866 ;
wire \MB|M_AA|Mult0~867 ;
wire \MB|M_AA|Mult0~868 ;
wire \MB|M_AA|Mult0~869 ;
wire \MB|M_AA|Mult0~870 ;
wire \MB|M_AA|Mult0~871 ;
wire \MB|M_AA|Mult0~872 ;
wire \MB|M_AA|Mult0~873 ;
wire \MB|M_AA|Mult0~874 ;
wire \MB|M_AA|Mult0~875 ;
wire \MB|M_AA|Mult0~876 ;
wire \MB|M_AA|Mult0~877 ;
wire \MB|M_AA|Mult0~878 ;
wire \MB|M_AA|Mult0~879 ;
wire \MB|M_AA|Mult0~880 ;
wire \MB|M_AA|Mult0~881 ;
wire \MB|M_AB|Mult0~165 ;
wire \MB|M_AB|Mult0~166 ;
wire \MB|M_AB|Mult0~167 ;
wire \MB|M_AB|Mult0~168 ;
wire \MB|M_AB|Mult0~169 ;
wire \MB|M_AB|Mult0~170 ;
wire \MB|M_AB|Mult0~171 ;
wire \MB|M_AB|Mult0~172 ;
wire \MB|M_AB|Mult0~173 ;
wire \MB|M_AB|Mult0~174 ;
wire \MB|M_AB|Mult0~175 ;
wire \MB|M_AB|Mult0~176 ;
wire \MB|M_AB|Mult0~177 ;
wire \MB|M_AB|Mult0~178 ;
wire \MB|M_AB|Mult0~179 ;
wire \MB|M_AB|Mult0~180 ;
wire \MB|M_AB|Mult0~181 ;
wire \MB|M_AB|Mult0~182 ;
wire \MB|M_AB|Mult0~183 ;
wire \MB|M_AB|Mult0~184 ;
wire \MB|M_AB|Mult0~185 ;
wire \MB|M_AB|Mult0~186 ;
wire \MB|M_AB|Mult0~187 ;
wire \MB|M_AB|Mult0~188 ;
wire \MB|M_AB|Mult0~189 ;
wire \MB|M_AB|Mult0~190 ;
wire \MB|M_AB|Mult0~191 ;
wire \MB|M_AB|Mult0~192 ;
wire \MB|M_AB|Mult0~193 ;
wire \MB|M_AB|Mult0~194 ;
wire \MB|M_AB|Mult0~195 ;
wire \MB|M_AB|Mult0~490 ;
wire \MB|M_AB|Mult0~491 ;
wire \MB|M_AB|Mult0~492 ;
wire \MB|M_AB|Mult0~493 ;
wire \MB|M_AB|Mult0~494 ;
wire \MB|M_AB|Mult0~495 ;
wire \MB|M_AB|Mult0~496 ;
wire \MB|M_AB|Mult0~497 ;
wire \MB|M_AB|Mult0~498 ;
wire \MB|M_AB|Mult0~499 ;
wire \MB|M_AB|Mult0~500 ;
wire \MB|M_AB|Mult0~501 ;
wire \MB|M_AB|Mult0~502 ;
wire \MB|M_AB|Mult0~503 ;
wire \MB|M_AB|Mult0~504 ;
wire \MB|M_AB|Mult0~505 ;
wire \MB|M_AB|Mult0~506 ;
wire \MB|M_AB|Mult0~507 ;
wire \MB|M_AB|Mult0~508 ;
wire \MB|M_AB|Mult0~509 ;
wire \MB|M_AB|Mult0~510 ;
wire \MB|M_AB|Mult0~511 ;
wire \MB|M_AB|Mult0~512 ;
wire \MB|M_AB|Mult0~513 ;
wire \MB|M_AB|Mult0~514 ;
wire \MB|M_AB|Mult0~515 ;
wire \MB|M_AB|Mult0~516 ;
wire \MB|M_AB|Mult0~517 ;
wire \MB|M_AB|Mult0~518 ;
wire \MB|M_AB|Mult0~519 ;
wire \MB|M_AB|Mult0~520 ;
wire \MB|M_AB|Mult0~521 ;
wire \MB|M_AB|Mult0~522 ;
wire \MB|M_AB|Mult0~523 ;
wire \MB|M_AB|Mult0~524 ;
wire \MB|M_AB|Mult0~525 ;
wire \MB|M_AB|Mult0~526 ;
wire \MB|M_AB|Mult0~527 ;
wire \MB|M_AB|Mult0~528 ;
wire \MB|M_AB|Mult0~529 ;
wire \MB|M_AB|Mult0~530 ;
wire \MB|M_AB|Mult0~531 ;
wire \MB|M_AB|Mult0~532 ;
wire \MB|M_AB|Mult0~533 ;
wire \MB|M_AB|Mult0~534 ;
wire \MB|M_AB|Mult0~535 ;
wire \MB|M_AB|Mult0~536 ;
wire \MB|M_AB|Mult0~814_resulta ;
wire \MB|M_AB|Mult0~815 ;
wire \MB|M_AB|Mult0~816 ;
wire \MB|M_AB|Mult0~817 ;
wire \MB|M_AB|Mult0~818 ;
wire \MB|M_AB|Mult0~819 ;
wire \MB|M_AB|Mult0~820 ;
wire \MB|M_AB|Mult0~821 ;
wire \MB|M_AB|Mult0~822 ;
wire \MB|M_AB|Mult0~823 ;
wire \MB|M_AB|Mult0~824 ;
wire \MB|M_AB|Mult0~825 ;
wire \MB|M_AB|Mult0~826 ;
wire \MB|M_AB|Mult0~827 ;
wire \MB|M_AB|Mult0~828 ;
wire \MB|M_AB|Mult0~829 ;
wire \MB|M_AB|Mult0~830 ;
wire \MB|M_AB|Mult0~831 ;
wire \MB|M_AB|Mult0~850 ;
wire \MB|M_AB|Mult0~851 ;
wire \MB|M_AB|Mult0~852 ;
wire \MB|M_AB|Mult0~853 ;
wire \MB|M_AB|Mult0~854 ;
wire \MB|M_AB|Mult0~855 ;
wire \MB|M_AB|Mult0~856 ;
wire \MB|M_AB|Mult0~857 ;
wire \MB|M_AB|Mult0~858 ;
wire \MB|M_AB|Mult0~859 ;
wire \MB|M_AB|Mult0~860 ;
wire \MB|M_AB|Mult0~861 ;
wire \MB|M_AB|Mult0~862 ;
wire \MB|M_AB|Mult0~863 ;
wire \MB|M_AB|Mult0~864 ;
wire \MB|M_AB|Mult0~865 ;
wire \MB|M_AB|Mult0~866 ;
wire \MB|M_AB|Mult0~867 ;
wire \MB|M_AB|Mult0~868 ;
wire \MB|M_AB|Mult0~869 ;
wire \MB|M_AB|Mult0~870 ;
wire \MB|M_AB|Mult0~871 ;
wire \MB|M_AB|Mult0~872 ;
wire \MB|M_AB|Mult0~873 ;
wire \MB|M_AB|Mult0~874 ;
wire \MB|M_AB|Mult0~875 ;
wire \MB|M_AB|Mult0~876 ;
wire \MB|M_AB|Mult0~877 ;
wire \MB|X_STEP_SIZE|Mult0~26 ;
wire \MB|X_STEP_SIZE|Mult0~27 ;
wire \MB|X_STEP_SIZE|Mult0~28 ;
wire \MB|X_STEP_SIZE|Mult0~29 ;
wire \MB|X_STEP_SIZE|Mult0~30 ;
wire \MB|X_STEP_SIZE|Mult0~31 ;
wire \MB|X_STEP_SIZE|Mult0~32 ;
wire \MB|X_STEP_SIZE|Mult0~33 ;
wire \MB|X_STEP_SIZE|Mult0~34 ;
wire \MB|X_STEP_SIZE|Mult0~35 ;
wire \MB|X_STEP_SIZE|Mult0~36 ;
wire \MB|X_STEP_SIZE|Mult0~37 ;
wire \MB|X_STEP_SIZE|Mult0~38 ;
wire \MB|X_STEP_SIZE|Mult0~39 ;
wire \MB|X_STEP_SIZE|Mult0~40 ;
wire \MB|X_STEP_SIZE|Mult0~41 ;
wire \MB|X_STEP_SIZE|Mult0~42 ;
wire \MB|X_STEP_SIZE|Mult0~43 ;
wire \MB|X_STEP_SIZE|Mult0~44 ;
wire \MB|X_STEP_SIZE|Mult0~45 ;
wire \MB|X_STEP_SIZE|Mult0~46 ;
wire \MB|X_STEP_SIZE|Mult0~47 ;
wire \MB|X_STEP_SIZE|Mult0~48 ;
wire \MB|X_STEP_SIZE|Mult0~49 ;
wire \MB|X_STEP_SIZE|Mult0~50 ;
wire \MB|X_STEP_SIZE|Mult0~51 ;
wire \MB|X_STEP_SIZE|Mult0~52 ;
wire \MB|X_STEP_SIZE|Mult0~53 ;
wire \MB|X_STEP_SIZE|Mult0~54 ;
wire \MB|X_STEP_SIZE|Mult0~55 ;
wire \MB|X_STEP_SIZE|Mult0~56 ;
wire \MB|X_STEP_SIZE|Mult0~57 ;
wire \MB|X_STEP_SIZE|Mult0~58 ;
wire \MB|X_STEP_SIZE|Mult0~59 ;
wire \MB|X_STEP_SIZE|Mult0~60 ;
wire \MB|X_STEP_SIZE|Mult0~61 ;
wire \MB|X_STEP_SIZE|Mult0~62 ;
wire \MB|X_STEP_SIZE|Mult0~63 ;
wire \MB|X_STEP_SIZE|Mult0~64 ;
wire \MB|X_STEP_SIZE|Mult0~65 ;
wire \MB|X_STEP_SIZE|Mult0~66 ;
wire \MB|X_STEP_SIZE|Mult0~67 ;
wire \MB|X_STEP_SIZE|Mult0~68 ;
wire \MB|X_STEP_SIZE|Mult0~69 ;
wire \MB|X_STEP_SIZE|Mult0~70 ;
wire \MB|X_STEP_SIZE|Mult0~71 ;
wire \MB|X_STEP_SIZE|Mult0~382 ;
wire \MB|X_STEP_SIZE|Mult0~383 ;
wire \MB|X_STEP_SIZE|Mult0~384 ;
wire \MB|X_STEP_SIZE|Mult0~385 ;
wire \MB|X_STEP_SIZE|Mult0~386 ;
wire \MB|X_STEP_SIZE|Mult0~387 ;
wire \MB|X_STEP_SIZE|Mult0~388 ;
wire \MB|X_STEP_SIZE|Mult0~389 ;
wire \MB|X_STEP_SIZE|Mult0~390 ;
wire \MB|X_STEP_SIZE|Mult0~391 ;
wire \MB|X_STEP_SIZE|Mult0~392 ;
wire \MB|X_STEP_SIZE|Mult0~393 ;
wire \MB|X_STEP_SIZE|Mult0~394 ;
wire \MB|X_STEP_SIZE|Mult0~395 ;
wire \MB|X_STEP_SIZE|Mult0~396 ;
wire \MB|X_STEP_SIZE|Mult0~397 ;
wire \MB|X_STEP_SIZE|Mult0~398 ;
wire \MB|X_STEP_SIZE|Mult0~399 ;
wire \MB|X_STEP_SIZE|Mult0~400 ;
wire \MB|X_STEP_SIZE|Mult0~401 ;
wire \MB|X_STEP_SIZE|Mult0~402 ;
wire \MB|X_STEP_SIZE|Mult0~403 ;
wire \MB|X_STEP_SIZE|Mult0~404 ;
wire \MB|X_STEP_SIZE|Mult0~405 ;
wire \MB|X_STEP_SIZE|Mult0~406 ;
wire \MB|X_STEP_SIZE|Mult0~407 ;
wire \MB|X_STEP_SIZE|Mult0~408 ;
wire \MB|X_STEP_SIZE|Mult0~409 ;
wire \MB|X_STEP_SIZE|Mult0~410 ;
wire \MB|X_STEP_SIZE|Mult0~411 ;
wire \MB|X_STEP_SIZE|Mult0~412 ;
wire \MB|X_STEP_SIZE|Mult0~690_resulta ;
wire \MB|X_STEP_SIZE|Mult0~691 ;
wire \MB|X_STEP_SIZE|Mult0~692 ;
wire \MB|X_STEP_SIZE|Mult0~693 ;
wire \MB|X_STEP_SIZE|Mult0~694 ;
wire \MB|X_STEP_SIZE|Mult0~695 ;
wire \MB|X_STEP_SIZE|Mult0~696 ;
wire \MB|X_STEP_SIZE|Mult0~697 ;
wire \MB|X_STEP_SIZE|Mult0~698 ;
wire \MB|X_STEP_SIZE|Mult0~699 ;
wire \MB|X_STEP_SIZE|Mult0~700 ;
wire \MB|X_STEP_SIZE|Mult0~701 ;
wire \MB|X_STEP_SIZE|Mult0~702 ;
wire \MB|X_STEP_SIZE|Mult0~703 ;
wire \MB|X_STEP_SIZE|Mult0~704 ;
wire \MB|X_STEP_SIZE|Mult0~705 ;
wire \MB|X_STEP_SIZE|Mult0~706 ;
wire \MB|X_STEP_SIZE|Mult0~707 ;
wire \MB|X_STEP_SIZE|Mult0~726 ;
wire \MB|X_STEP_SIZE|Mult0~727 ;
wire \MB|X_STEP_SIZE|Mult0~728 ;
wire \MB|X_STEP_SIZE|Mult0~729 ;
wire \MB|X_STEP_SIZE|Mult0~730 ;
wire \MB|X_STEP_SIZE|Mult0~731 ;
wire \MB|X_STEP_SIZE|Mult0~732 ;
wire \MB|X_STEP_SIZE|Mult0~733 ;
wire \MB|X_STEP_SIZE|Mult0~734 ;
wire \MB|X_STEP_SIZE|Mult0~735 ;
wire \MB|X_STEP_SIZE|Mult0~736 ;
wire \MB|X_STEP_SIZE|Mult0~737 ;
wire \MB|X_STEP_SIZE|Mult0~738 ;
wire \MB|X_STEP_SIZE|Mult0~739 ;
wire \MB|X_STEP_SIZE|Mult0~740 ;
wire \MB|X_STEP_SIZE|Mult0~741 ;
wire \MB|X_STEP_SIZE|Mult0~742 ;
wire \MB|X_STEP_SIZE|Mult0~743 ;
wire \MB|X_STEP_SIZE|Mult0~744 ;
wire \MB|X_STEP_SIZE|Mult0~745 ;
wire \MB|X_STEP_SIZE|Mult0~746 ;
wire \MB|X_STEP_SIZE|Mult0~747 ;
wire \MB|X_STEP_SIZE|Mult0~748 ;
wire \MB|X_STEP_SIZE|Mult0~749 ;
wire \MB|X_STEP_SIZE|Mult0~750 ;
wire \MB|X_STEP_SIZE|Mult0~751 ;
wire \MB|X_STEP_SIZE|Mult0~752 ;
wire \MB|X_STEP_SIZE|Mult0~753 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~121 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~122 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~123 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~124 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~125 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~126 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~127 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~128 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~129 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~130 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~131 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~132 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~133 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~134 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~135 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~136 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~137 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~138 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~139 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~140 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~141 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~142 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~143 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~144 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~145 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~146 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~147 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~148 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~149 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~150 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~151 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~447 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~448 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~449 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~450 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~451 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~452 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~453 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~454 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~455 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~456 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~457 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~458 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~459 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~460 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~461 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~462 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~463 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~464 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~465 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~466 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~467 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~468 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~469 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~470 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~471 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~472 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~473 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~474 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~475 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~476 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~477 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~478 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~479 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~480 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~481 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~482 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~483 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~484 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~485 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~486 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~487 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~488 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~489 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~490 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~491 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~492 ;
wire \MB|Y_STEP_SIZE|Mult0~169 ;
wire \MB|Y_STEP_SIZE|Mult0~170 ;
wire \MB|Y_STEP_SIZE|Mult0~171 ;
wire \MB|Y_STEP_SIZE|Mult0~172 ;
wire \MB|Y_STEP_SIZE|Mult0~173 ;
wire \MB|Y_STEP_SIZE|Mult0~174 ;
wire \MB|Y_STEP_SIZE|Mult0~175 ;
wire \MB|Y_STEP_SIZE|Mult0~176 ;
wire \MB|Y_STEP_SIZE|Mult0~177 ;
wire \MB|Y_STEP_SIZE|Mult0~178 ;
wire \MB|Y_STEP_SIZE|Mult0~179 ;
wire \MB|Y_STEP_SIZE|Mult0~180 ;
wire \MB|Y_STEP_SIZE|Mult0~181 ;
wire \MB|Y_STEP_SIZE|Mult0~182 ;
wire \MB|Y_STEP_SIZE|Mult0~183 ;
wire \MB|Y_STEP_SIZE|Mult0~184 ;
wire \MB|Y_STEP_SIZE|Mult0~185 ;
wire \MB|Y_STEP_SIZE|Mult0~186 ;
wire \MB|Y_STEP_SIZE|Mult0~187 ;
wire \MB|Y_STEP_SIZE|Mult0~188 ;
wire \MB|Y_STEP_SIZE|Mult0~189 ;
wire \MB|Y_STEP_SIZE|Mult0~190 ;
wire \MB|Y_STEP_SIZE|Mult0~191 ;
wire \MB|Y_STEP_SIZE|Mult0~192 ;
wire \MB|Y_STEP_SIZE|Mult0~193 ;
wire \MB|Y_STEP_SIZE|Mult0~194 ;
wire \MB|Y_STEP_SIZE|Mult0~195 ;
wire \MB|Y_STEP_SIZE|Mult0~196 ;
wire \MB|Y_STEP_SIZE|Mult0~197 ;
wire \MB|Y_STEP_SIZE|Mult0~198 ;
wire \MB|Y_STEP_SIZE|Mult0~199 ;
wire \MB|Y_STEP_SIZE|Mult0~495 ;
wire \MB|Y_STEP_SIZE|Mult0~496 ;
wire \MB|Y_STEP_SIZE|Mult0~497 ;
wire \MB|Y_STEP_SIZE|Mult0~498 ;
wire \MB|Y_STEP_SIZE|Mult0~499 ;
wire \MB|Y_STEP_SIZE|Mult0~500 ;
wire \MB|Y_STEP_SIZE|Mult0~501 ;
wire \MB|Y_STEP_SIZE|Mult0~502 ;
wire \MB|Y_STEP_SIZE|Mult0~503 ;
wire \MB|Y_STEP_SIZE|Mult0~504 ;
wire \MB|Y_STEP_SIZE|Mult0~505 ;
wire \MB|Y_STEP_SIZE|Mult0~506 ;
wire \MB|Y_STEP_SIZE|Mult0~507 ;
wire \MB|Y_STEP_SIZE|Mult0~508 ;
wire \MB|Y_STEP_SIZE|Mult0~509 ;
wire \MB|Y_STEP_SIZE|Mult0~510 ;
wire \MB|Y_STEP_SIZE|Mult0~511 ;
wire \MB|Y_STEP_SIZE|Mult0~512 ;
wire \MB|Y_STEP_SIZE|Mult0~513 ;
wire \MB|Y_STEP_SIZE|Mult0~514 ;
wire \MB|Y_STEP_SIZE|Mult0~515 ;
wire \MB|Y_STEP_SIZE|Mult0~516 ;
wire \MB|Y_STEP_SIZE|Mult0~517 ;
wire \MB|Y_STEP_SIZE|Mult0~518 ;
wire \MB|Y_STEP_SIZE|Mult0~519 ;
wire \MB|Y_STEP_SIZE|Mult0~520 ;
wire \MB|Y_STEP_SIZE|Mult0~521 ;
wire \MB|Y_STEP_SIZE|Mult0~522 ;
wire \MB|Y_STEP_SIZE|Mult0~523 ;
wire \MB|Y_STEP_SIZE|Mult0~524 ;
wire \MB|Y_STEP_SIZE|Mult0~525 ;
wire \MB|Y_STEP_SIZE|Mult0~526 ;
wire \MB|Y_STEP_SIZE|Mult0~527 ;
wire \MB|Y_STEP_SIZE|Mult0~528 ;
wire \MB|Y_STEP_SIZE|Mult0~529 ;
wire \MB|Y_STEP_SIZE|Mult0~530 ;
wire \MB|Y_STEP_SIZE|Mult0~531 ;
wire \MB|Y_STEP_SIZE|Mult0~532 ;
wire \MB|Y_STEP_SIZE|Mult0~533 ;
wire \MB|Y_STEP_SIZE|Mult0~534 ;
wire \MB|Y_STEP_SIZE|Mult0~535 ;
wire \MB|Y_STEP_SIZE|Mult0~536 ;
wire \MB|Y_STEP_SIZE|Mult0~537 ;
wire \MB|Y_STEP_SIZE|Mult0~538 ;
wire \MB|Y_STEP_SIZE|Mult0~539 ;
wire \MB|Y_STEP_SIZE|Mult0~540 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~814_resulta ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~815 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~816 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~817 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~818 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~819 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~820 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~821 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~822 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~823 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~824 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~825 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~826 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~827 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~828 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~829 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~830 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~831 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~850 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~851 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~852 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~853 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~854 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~855 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~856 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~857 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~858 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~859 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~860 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~861 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~862 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~863 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~864 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~865 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~866 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~867 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~868 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~869 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~870 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~871 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~872 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~873 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~874 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~875 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~876 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~877 ;
wire \MB|Y_STEP_SIZE|Mult0~818_resulta ;
wire \MB|Y_STEP_SIZE|Mult0~819 ;
wire \MB|Y_STEP_SIZE|Mult0~820 ;
wire \MB|Y_STEP_SIZE|Mult0~821 ;
wire \MB|Y_STEP_SIZE|Mult0~822 ;
wire \MB|Y_STEP_SIZE|Mult0~823 ;
wire \MB|Y_STEP_SIZE|Mult0~824 ;
wire \MB|Y_STEP_SIZE|Mult0~825 ;
wire \MB|Y_STEP_SIZE|Mult0~826 ;
wire \MB|Y_STEP_SIZE|Mult0~827 ;
wire \MB|Y_STEP_SIZE|Mult0~828 ;
wire \MB|Y_STEP_SIZE|Mult0~829 ;
wire \MB|Y_STEP_SIZE|Mult0~830 ;
wire \MB|Y_STEP_SIZE|Mult0~831 ;
wire \MB|Y_STEP_SIZE|Mult0~832 ;
wire \MB|Y_STEP_SIZE|Mult0~833 ;
wire \MB|Y_STEP_SIZE|Mult0~834 ;
wire \MB|Y_STEP_SIZE|Mult0~835 ;
wire \MB|Y_STEP_SIZE|Mult0~854 ;
wire \MB|Y_STEP_SIZE|Mult0~855 ;
wire \MB|Y_STEP_SIZE|Mult0~856 ;
wire \MB|Y_STEP_SIZE|Mult0~857 ;
wire \MB|Y_STEP_SIZE|Mult0~858 ;
wire \MB|Y_STEP_SIZE|Mult0~859 ;
wire \MB|Y_STEP_SIZE|Mult0~860 ;
wire \MB|Y_STEP_SIZE|Mult0~861 ;
wire \MB|Y_STEP_SIZE|Mult0~862 ;
wire \MB|Y_STEP_SIZE|Mult0~863 ;
wire \MB|Y_STEP_SIZE|Mult0~864 ;
wire \MB|Y_STEP_SIZE|Mult0~865 ;
wire \MB|Y_STEP_SIZE|Mult0~866 ;
wire \MB|Y_STEP_SIZE|Mult0~867 ;
wire \MB|Y_STEP_SIZE|Mult0~868 ;
wire \MB|Y_STEP_SIZE|Mult0~869 ;
wire \MB|Y_STEP_SIZE|Mult0~870 ;
wire \MB|Y_STEP_SIZE|Mult0~871 ;
wire \MB|Y_STEP_SIZE|Mult0~872 ;
wire \MB|Y_STEP_SIZE|Mult0~873 ;
wire \MB|Y_STEP_SIZE|Mult0~874 ;
wire \MB|Y_STEP_SIZE|Mult0~875 ;
wire \MB|Y_STEP_SIZE|Mult0~876 ;
wire \MB|Y_STEP_SIZE|Mult0~877 ;
wire \MB|Y_STEP_SIZE|Mult0~878 ;
wire \MB|Y_STEP_SIZE|Mult0~879 ;
wire \MB|Y_STEP_SIZE|Mult0~880 ;
wire \MB|Y_STEP_SIZE|Mult0~881 ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \SW[9]~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \MB|Add16~1_sumout ;
wire \~GND~combout ;
wire \MB|SM|current.IDLE~feeder_combout ;
wire \KEY[3]~input_o ;
wire \MB|SM|current.IDLE~q ;
wire \MB|SM|current.INIT~0_combout ;
wire \MB|SM|current.INIT~q ;
wire \SW[2]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \MB|Decoder6~0_combout ;
wire \MB|WideOr0~0_combout ;
wire \MB|Decoder4~0_combout ;
wire \MB|Decoder3~0_combout ;
wire \MB|Decoder0~0_combout ;
wire \MB|Decoder1~0_combout ;
wire \MB|Decoder0~1_combout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~434 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~111 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~433 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~110 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~109 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~432 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~431 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~108 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~107 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~430 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~429_resulta ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~106 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~105 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~849 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~848 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~104 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~847 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~103 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~846 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~102 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~101 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~845 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~100 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~844 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~99 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~843 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~98 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~842 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~841 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~97 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~840 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~96 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~839 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~95 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~94 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~838 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~837 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~93 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~836 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~92 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~91 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~835 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~90 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~834 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~833 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~89 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~88_resulta ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~832 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~1165_cout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~1161_cout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~1157_cout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~1153_cout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~1149 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~10 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~14 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~18 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~22 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~26 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~30 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~34 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~38 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~42 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~46 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~50 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~54 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~58 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~62 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~66 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~70 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~74 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~78 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~1_sumout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~77_sumout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~435 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~112 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~2 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~5_sumout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~436 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~113 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~6 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~763_sumout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~437 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~114 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~764 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~767_sumout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~438 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~115 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~768 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~771_sumout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~439 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~116 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~772 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~775_sumout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~440 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~117 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~776 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~779_sumout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~118 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~441 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~780 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~783_sumout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~442 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~119 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~784 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~787_sumout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~120 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~443 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~788 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~791_sumout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~444 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~792 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~795_sumout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~445 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~796 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~799_sumout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~446 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~800 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~803_sumout ;
wire \MB|Y_STEP_SIZE|Mult0~481 ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~1148_sumout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~9_sumout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~13_sumout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~17_sumout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~21_sumout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~25_sumout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~29_sumout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~33_sumout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~37_sumout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~41_sumout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~45_sumout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~49_sumout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~53_sumout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~57_sumout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~61_sumout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~65_sumout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~69_sumout ;
wire \MB|WIDTH_TO_HEIGHT|Mult0~73_sumout ;
wire \MB|Y_STEP_SIZE|Mult0~158 ;
wire \MB|Y_STEP_SIZE|Mult0~157 ;
wire \MB|Y_STEP_SIZE|Mult0~480 ;
wire \MB|Y_STEP_SIZE|Mult0~479 ;
wire \MB|Y_STEP_SIZE|Mult0~156 ;
wire \MB|Y_STEP_SIZE|Mult0~478 ;
wire \MB|Y_STEP_SIZE|Mult0~155 ;
wire \MB|Y_STEP_SIZE|Mult0~477_resulta ;
wire \MB|Y_STEP_SIZE|Mult0~154 ;
wire \MB|Y_STEP_SIZE|Mult0~853 ;
wire \MB|Y_STEP_SIZE|Mult0~153 ;
wire \MB|Y_STEP_SIZE|Mult0~852 ;
wire \MB|Y_STEP_SIZE|Mult0~152 ;
wire \MB|Y_STEP_SIZE|Mult0~151 ;
wire \MB|Y_STEP_SIZE|Mult0~851 ;
wire \MB|Y_STEP_SIZE|Mult0~150 ;
wire \MB|Y_STEP_SIZE|Mult0~850 ;
wire \MB|Y_STEP_SIZE|Mult0~849 ;
wire \MB|Y_STEP_SIZE|Mult0~149 ;
wire \MB|Y_STEP_SIZE|Mult0~148 ;
wire \MB|Y_STEP_SIZE|Mult0~848 ;
wire \MB|Y_STEP_SIZE|Mult0~147 ;
wire \MB|Y_STEP_SIZE|Mult0~847 ;
wire \MB|Y_STEP_SIZE|Mult0~846 ;
wire \MB|Y_STEP_SIZE|Mult0~146 ;
wire \MB|Y_STEP_SIZE|Mult0~145 ;
wire \MB|Y_STEP_SIZE|Mult0~845 ;
wire \MB|Y_STEP_SIZE|Mult0~144 ;
wire \MB|Y_STEP_SIZE|Mult0~844 ;
wire \MB|Y_STEP_SIZE|Mult0~143 ;
wire \MB|Y_STEP_SIZE|Mult0~843 ;
wire \MB|Y_STEP_SIZE|Mult0~842 ;
wire \MB|Y_STEP_SIZE|Mult0~142 ;
wire \MB|Y_STEP_SIZE|Mult0~841 ;
wire \MB|Y_STEP_SIZE|Mult0~141 ;
wire \MB|Y_STEP_SIZE|Mult0~140 ;
wire \MB|Y_STEP_SIZE|Mult0~840 ;
wire \MB|Y_STEP_SIZE|Mult0~139 ;
wire \MB|Y_STEP_SIZE|Mult0~839 ;
wire \MB|Y_STEP_SIZE|Mult0~138 ;
wire \MB|Y_STEP_SIZE|Mult0~838 ;
wire \MB|Y_STEP_SIZE|Mult0~137 ;
wire \MB|Y_STEP_SIZE|Mult0~837 ;
wire \MB|Y_STEP_SIZE|Mult0~136_resulta ;
wire \MB|Y_STEP_SIZE|Mult0~836 ;
wire \MB|Y_STEP_SIZE|Mult0~1165_cout ;
wire \MB|Y_STEP_SIZE|Mult0~1161_cout ;
wire \MB|Y_STEP_SIZE|Mult0~1157_cout ;
wire \MB|Y_STEP_SIZE|Mult0~1153_cout ;
wire \MB|Y_STEP_SIZE|Mult0~58 ;
wire \MB|Y_STEP_SIZE|Mult0~62 ;
wire \MB|Y_STEP_SIZE|Mult0~66 ;
wire \MB|Y_STEP_SIZE|Mult0~70 ;
wire \MB|Y_STEP_SIZE|Mult0~74 ;
wire \MB|Y_STEP_SIZE|Mult0~78 ;
wire \MB|Y_STEP_SIZE|Mult0~82 ;
wire \MB|Y_STEP_SIZE|Mult0~86 ;
wire \MB|Y_STEP_SIZE|Mult0~90 ;
wire \MB|Y_STEP_SIZE|Mult0~94 ;
wire \MB|Y_STEP_SIZE|Mult0~98 ;
wire \MB|Y_STEP_SIZE|Mult0~102 ;
wire \MB|Y_STEP_SIZE|Mult0~106 ;
wire \MB|Y_STEP_SIZE|Mult0~110 ;
wire \MB|Y_STEP_SIZE|Mult0~114 ;
wire \MB|Y_STEP_SIZE|Mult0~118 ;
wire \MB|Y_STEP_SIZE|Mult0~122 ;
wire \MB|Y_STEP_SIZE|Mult0~126 ;
wire \MB|Y_STEP_SIZE|Mult0~1_sumout ;
wire \MB|Y_STEP_SIZE|Mult0~125_sumout ;
wire \MB|Y_STEP_SIZE|Mult0~121_sumout ;
wire \MB|Y_STEP_SIZE|Mult0~117_sumout ;
wire \MB|Y_STEP_SIZE|Mult0~113_sumout ;
wire \MB|Y_STEP_SIZE|Mult0~109_sumout ;
wire \MB|Y_STEP_SIZE|Mult0~105_sumout ;
wire \MB|Y_STEP_SIZE|Mult0~101_sumout ;
wire \MB|Y_STEP_SIZE|Mult0~97_sumout ;
wire \MB|Y_STEP_SIZE|Mult0~93_sumout ;
wire \MB|Y_STEP_SIZE|Mult0~89_sumout ;
wire \MB|Y_STEP_SIZE|Mult0~85_sumout ;
wire \MB|Y_STEP_SIZE|Mult0~81_sumout ;
wire \MB|Y_STEP_SIZE|Mult0~77_sumout ;
wire \MB|Y_STEP_SIZE|Mult0~73_sumout ;
wire \MB|Y_STEP_SIZE|Mult0~69_sumout ;
wire \MB|Y_STEP_SIZE|Mult0~65_sumout ;
wire \MB|Y_STEP_SIZE|Mult0~61_sumout ;
wire \MB|Y_STEP_SIZE|Mult0~57_sumout ;
wire \MB|Add10~57_sumout ;
wire \MB|Add10~58 ;
wire \MB|Add10~61_sumout ;
wire \MB|Add10~62 ;
wire \MB|Add10~65_sumout ;
wire \MB|Add10~66 ;
wire \MB|Add10~69_sumout ;
wire \MB|Add10~70 ;
wire \MB|Add10~73_sumout ;
wire \MB|Add10~74 ;
wire \MB|Add10~77_sumout ;
wire \MB|Add10~78 ;
wire \MB|Add10~81_sumout ;
wire \MB|Add10~82 ;
wire \MB|Add10~85_sumout ;
wire \MB|Add10~86 ;
wire \MB|Add10~89_sumout ;
wire \MB|Add10~90 ;
wire \MB|Add10~93_sumout ;
wire \MB|Add10~94 ;
wire \MB|Add10~97_sumout ;
wire \MB|Add10~98 ;
wire \MB|Add10~101_sumout ;
wire \MB|Add10~102 ;
wire \MB|Add10~105_sumout ;
wire \MB|Add10~106 ;
wire \MB|Add10~109_sumout ;
wire \MB|Add10~110 ;
wire \MB|Add10~113_sumout ;
wire \MB|Add10~114 ;
wire \MB|Add10~117_sumout ;
wire \MB|Add10~118 ;
wire \MB|Add10~121_sumout ;
wire \MB|Add10~122 ;
wire \MB|Add10~125_sumout ;
wire \MB|Add10~126 ;
wire \MB|Add10~1_sumout ;
wire \MB|Y_STEP_SIZE|Mult0~482 ;
wire \MB|Y_STEP_SIZE|Mult0~159 ;
wire \MB|Y_STEP_SIZE|Mult0~2 ;
wire \MB|Y_STEP_SIZE|Mult0~5_sumout ;
wire \MB|Add10~2 ;
wire \MB|Add10~5_sumout ;
wire \SW[6]~input_o ;
wire \SW[8]~input_o ;
wire \SW[7]~input_o ;
wire \MB|Add3~1_sumout ;
wire \MB|Y_STEP_SIZE|Mult0~483 ;
wire \MB|Y_STEP_SIZE|Mult0~160 ;
wire \MB|Y_STEP_SIZE|Mult0~6 ;
wire \MB|Y_STEP_SIZE|Mult0~9_sumout ;
wire \MB|Add10~6 ;
wire \MB|Add10~9_sumout ;
wire \MB|Add3~2 ;
wire \MB|Add3~6 ;
wire \MB|Add3~9_sumout ;
wire \MB|Y_STEP_SIZE|Mult0~162 ;
wire \MB|Y_STEP_SIZE|Mult0~485 ;
wire \MB|Y_STEP_SIZE|Mult0~484 ;
wire \MB|Y_STEP_SIZE|Mult0~161 ;
wire \MB|Y_STEP_SIZE|Mult0~10 ;
wire \MB|Y_STEP_SIZE|Mult0~14 ;
wire \MB|Y_STEP_SIZE|Mult0~17_sumout ;
wire \MB|Add3~5_sumout ;
wire \MB|Y_STEP_SIZE|Mult0~13_sumout ;
wire \MB|Add10~10 ;
wire \MB|Add10~13_sumout ;
wire \MB|Add10~14 ;
wire \MB|Add10~17_sumout ;
wire \MB|Add16~2 ;
wire \MB|Add16~5_sumout ;
wire \MB|Add16~6 ;
wire \MB|Add16~9_sumout ;
wire \MB|Add16~10 ;
wire \MB|Add16~13_sumout ;
wire \MB|Add16~14 ;
wire \MB|Add16~17_sumout ;
wire \MB|Add16~18 ;
wire \MB|Add16~21_sumout ;
wire \MB|Add16~22 ;
wire \MB|Add16~25_sumout ;
wire \MB|Add16~26 ;
wire \MB|Add16~29_sumout ;
wire \MB|Add16~30 ;
wire \MB|Add16~53_sumout ;
wire \MB|Add16~54 ;
wire \MB|Add16~57_sumout ;
wire \MB|Add16~58 ;
wire \MB|Add16~61_sumout ;
wire \MB|Add16~62 ;
wire \MB|Add16~41_sumout ;
wire \MB|Add16~42 ;
wire \MB|Add16~45_sumout ;
wire \MB|Add16~46 ;
wire \MB|Add16~49_sumout ;
wire \MB|Add16~50 ;
wire \MB|Add16~33_sumout ;
wire \MB|Equal2~2_combout ;
wire \MB|Equal2~3_combout ;
wire \MB|Equal2~4_combout ;
wire \MB|Add16~34 ;
wire \MB|Add16~37_sumout ;
wire \MB|SM|Selector0~0_combout ;
wire \MB|SM|current.JLOOP~q ;
wire \MB|SM|eni~combout ;
wire \MB|Add15~33_sumout ;
wire \MB|Add15~34 ;
wire \MB|Add15~37_sumout ;
wire \MB|Add15~38 ;
wire \MB|Add15~41_sumout ;
wire \MB|Add15~42 ;
wire \MB|Add15~13_sumout ;
wire \MB|Add15~14 ;
wire \MB|Add15~17_sumout ;
wire \MB|Add15~18 ;
wire \MB|Add15~21_sumout ;
wire \MB|Add15~22 ;
wire \MB|Add15~45_sumout ;
wire \MB|Add15~46 ;
wire \MB|Add15~49_sumout ;
wire \MB|Add15~50 ;
wire \MB|Add15~53_sumout ;
wire \MB|Add15~54 ;
wire \MB|Add15~57_sumout ;
wire \MB|Add15~58 ;
wire \MB|Add15~61_sumout ;
wire \MB|Add15~62 ;
wire \MB|Add15~25_sumout ;
wire \MB|Add15~26 ;
wire \MB|Add15~29_sumout ;
wire \MB|Add15~30 ;
wire \MB|Add15~1_sumout ;
wire \MB|Equal1~2_combout ;
wire \MB|Add15~2 ;
wire \MB|Add15~5_sumout ;
wire \MB|Add15~6 ;
wire \MB|Add15~9_sumout ;
wire \MB|Equal1~0_combout ;
wire \MB|Equal1~1_combout ;
wire \MB|SM|Selector1~0_combout ;
wire \MB|SM|current.ILOOP~q ;
wire \MB|Add3~10 ;
wire \MB|Add3~13_sumout ;
wire \MB|Y_STEP_SIZE|Mult0~486 ;
wire \MB|Y_STEP_SIZE|Mult0~163 ;
wire \MB|Y_STEP_SIZE|Mult0~18 ;
wire \MB|Y_STEP_SIZE|Mult0~21_sumout ;
wire \MB|Add10~18 ;
wire \MB|Add10~21_sumout ;
wire \MB|REG_B|q[23]~DUPLICATE_q ;
wire \MB|REG_B|q[21]~DUPLICATE_q ;
wire \MB|Add3~14 ;
wire \MB|Add3~18 ;
wire \MB|Add3~21_sumout ;
wire \MB|Y_STEP_SIZE|Mult0~165 ;
wire \MB|Y_STEP_SIZE|Mult0~488 ;
wire \MB|Y_STEP_SIZE|Mult0~164 ;
wire \MB|Y_STEP_SIZE|Mult0~487 ;
wire \MB|Y_STEP_SIZE|Mult0~22 ;
wire \MB|Y_STEP_SIZE|Mult0~26 ;
wire \MB|Y_STEP_SIZE|Mult0~29_sumout ;
wire \MB|Add3~17_sumout ;
wire \MB|Y_STEP_SIZE|Mult0~25_sumout ;
wire \MB|Add10~22 ;
wire \MB|Add10~25_sumout ;
wire \MB|Add10~26 ;
wire \MB|Add10~29_sumout ;
wire \MB|Add3~22 ;
wire \MB|Add3~26 ;
wire \MB|Add3~29_sumout ;
wire \MB|Y_STEP_SIZE|Mult0~167 ;
wire \MB|Y_STEP_SIZE|Mult0~490 ;
wire \MB|Y_STEP_SIZE|Mult0~489 ;
wire \MB|Y_STEP_SIZE|Mult0~166 ;
wire \MB|Y_STEP_SIZE|Mult0~30 ;
wire \MB|Y_STEP_SIZE|Mult0~34 ;
wire \MB|Y_STEP_SIZE|Mult0~37_sumout ;
wire \MB|Add3~25_sumout ;
wire \MB|Y_STEP_SIZE|Mult0~33_sumout ;
wire \MB|Add10~30 ;
wire \MB|Add10~33_sumout ;
wire \MB|Add10~34 ;
wire \MB|Add10~37_sumout ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[3]~input_o ;
wire \MB|Decoder14~0_combout ;
wire \MB|Add0~2 ;
wire \MB|Add0~6 ;
wire \MB|Add0~10 ;
wire \MB|Add0~14 ;
wire \MB|Add0~18 ;
wire \MB|Add0~22 ;
wire \MB|Add0~26 ;
wire \MB|Add0~29_sumout ;
wire \MB|Add0~25_sumout ;
wire \MB|Add0~21_sumout ;
wire \MB|Add0~17_sumout ;
wire \MB|Add0~13_sumout ;
wire \MB|Add0~9_sumout ;
wire \MB|Add0~5_sumout ;
wire \MB|Add0~1_sumout ;
wire \MB|Add1~2 ;
wire \MB|Add1~6 ;
wire \MB|Add1~10 ;
wire \MB|Add1~14 ;
wire \MB|Add1~18 ;
wire \MB|Add1~22 ;
wire \MB|Add1~26 ;
wire \MB|Add1~30 ;
wire \MB|Add1~34 ;
wire \MB|Add1~37_sumout ;
wire \MB|Add1~33_sumout ;
wire \MB|Add1~29_sumout ;
wire \MB|Add1~25_sumout ;
wire \MB|Add1~21_sumout ;
wire \MB|Add1~17_sumout ;
wire \MB|Add1~13_sumout ;
wire \MB|Add1~9_sumout ;
wire \MB|Add1~5_sumout ;
wire \MB|Add1~1_sumout ;
wire \MB|Add2~50 ;
wire \MB|Add2~46 ;
wire \MB|Add2~42 ;
wire \MB|Add2~38 ;
wire \MB|Add2~34 ;
wire \MB|Add2~30 ;
wire \MB|Add2~26 ;
wire \MB|Add2~22 ;
wire \MB|Add2~18 ;
wire \MB|Add2~1_sumout ;
wire \MB|Add2~17_sumout ;
wire \MB|Add2~21_sumout ;
wire \MB|Add2~25_sumout ;
wire \MB|Add2~29_sumout ;
wire \MB|Add2~33_sumout ;
wire \MB|Add2~37_sumout ;
wire \MB|Add2~41_sumout ;
wire \MB|Add2~45_sumout ;
wire \MB|Add2~49_sumout ;
wire \MB|Add6~54_cout ;
wire \MB|Add6~55 ;
wire \MB|Add6~50_cout ;
wire \MB|Add6~51 ;
wire \MB|Add6~46_cout ;
wire \MB|Add6~47 ;
wire \MB|Add6~42_cout ;
wire \MB|Add6~43 ;
wire \MB|Add6~38_cout ;
wire \MB|Add6~39 ;
wire \MB|Add6~34_cout ;
wire \MB|Add6~35 ;
wire \MB|Add6~30_cout ;
wire \MB|Add6~31 ;
wire \MB|Add6~26_cout ;
wire \MB|Add6~27 ;
wire \MB|Add6~22_cout ;
wire \MB|Add6~23 ;
wire \MB|Add6~18_cout ;
wire \MB|Add6~19 ;
wire \MB|Add6~1_sumout ;
wire \MB|Add1~38 ;
wire \MB|Add1~41_sumout ;
wire \MB|Add2~2 ;
wire \MB|Add2~5_sumout ;
wire \MB|Add6~2 ;
wire \MB|Add6~3 ;
wire \MB|Add6~5_sumout ;
wire \MB|Add1~42 ;
wire \MB|Add1~45_sumout ;
wire \MB|Add2~6 ;
wire \MB|Add2~9_sumout ;
wire \MB|Add6~6 ;
wire \MB|Add6~7 ;
wire \MB|Add6~9_sumout ;
wire \MB|Add1~46 ;
wire \MB|Add1~49_sumout ;
wire \MB|Add2~10 ;
wire \MB|Add2~13_sumout ;
wire \MB|Add6~10 ;
wire \MB|Add6~11 ;
wire \MB|Add6~13_sumout ;
wire \MB|X_STEP_SIZE|Mult0~376 ;
wire \MB|X_STEP_SIZE|Mult0~17 ;
wire \MB|X_STEP_SIZE|Mult0~375 ;
wire \MB|X_STEP_SIZE|Mult0~16 ;
wire \MB|X_STEP_SIZE|Mult0~374 ;
wire \MB|X_STEP_SIZE|Mult0~15 ;
wire \MB|X_STEP_SIZE|Mult0~14 ;
wire \MB|X_STEP_SIZE|Mult0~373 ;
wire \MB|X_STEP_SIZE|Mult0~372 ;
wire \MB|X_STEP_SIZE|Mult0~13 ;
wire \MB|X_STEP_SIZE|Mult0~12 ;
wire \MB|X_STEP_SIZE|Mult0~371 ;
wire \MB|X_STEP_SIZE|Mult0~370 ;
wire \MB|X_STEP_SIZE|Mult0~11 ;
wire \MB|X_STEP_SIZE|Mult0~10 ;
wire \MB|X_STEP_SIZE|Mult0~369 ;
wire \MB|X_STEP_SIZE|Mult0~368 ;
wire \MB|X_STEP_SIZE|Mult0~9 ;
wire \MB|X_STEP_SIZE|Mult0~8_resulta ;
wire \MB|X_STEP_SIZE|Mult0~367 ;
wire \MB|X_STEP_SIZE|Mult0~366 ;
wire \MB|X_STEP_SIZE|Mult0~725 ;
wire \MB|X_STEP_SIZE|Mult0~724 ;
wire \MB|X_STEP_SIZE|Mult0~365 ;
wire \MB|X_STEP_SIZE|Mult0~364 ;
wire \MB|X_STEP_SIZE|Mult0~723 ;
wire \MB|X_STEP_SIZE|Mult0~722 ;
wire \MB|X_STEP_SIZE|Mult0~363 ;
wire \MB|X_STEP_SIZE|Mult0~721 ;
wire \MB|X_STEP_SIZE|Mult0~362 ;
wire \MB|X_STEP_SIZE|Mult0~720 ;
wire \MB|X_STEP_SIZE|Mult0~361 ;
wire \MB|X_STEP_SIZE|Mult0~719 ;
wire \MB|X_STEP_SIZE|Mult0~360 ;
wire \MB|X_STEP_SIZE|Mult0~359 ;
wire \MB|X_STEP_SIZE|Mult0~718 ;
wire \MB|X_STEP_SIZE|Mult0~358 ;
wire \MB|X_STEP_SIZE|Mult0~717 ;
wire \MB|X_STEP_SIZE|Mult0~357 ;
wire \MB|X_STEP_SIZE|Mult0~716 ;
wire \MB|X_STEP_SIZE|Mult0~356 ;
wire \MB|X_STEP_SIZE|Mult0~715 ;
wire \MB|X_STEP_SIZE|Mult0~355 ;
wire \MB|X_STEP_SIZE|Mult0~714 ;
wire \MB|X_STEP_SIZE|Mult0~713 ;
wire \MB|X_STEP_SIZE|Mult0~354 ;
wire \MB|X_STEP_SIZE|Mult0~712 ;
wire \MB|X_STEP_SIZE|Mult0~353 ;
wire \MB|X_STEP_SIZE|Mult0~352 ;
wire \MB|X_STEP_SIZE|Mult0~711 ;
wire \MB|X_STEP_SIZE|Mult0~710 ;
wire \MB|X_STEP_SIZE|Mult0~351 ;
wire \MB|X_STEP_SIZE|Mult0~350 ;
wire \MB|X_STEP_SIZE|Mult0~709 ;
wire \MB|X_STEP_SIZE|Mult0~708 ;
wire \MB|X_STEP_SIZE|Mult0~349_resulta ;
wire \MB|Add9~142_cout ;
wire \MB|Add9~143 ;
wire \MB|Add9~138_cout ;
wire \MB|Add9~139 ;
wire \MB|Add9~134_cout ;
wire \MB|Add9~135 ;
wire \MB|Add9~130_cout ;
wire \MB|Add9~131 ;
wire \MB|Add9~57_sumout ;
wire \MB|Add9~58 ;
wire \MB|Add9~59 ;
wire \MB|Add9~61_sumout ;
wire \MB|Add9~62 ;
wire \MB|Add9~63 ;
wire \MB|Add9~65_sumout ;
wire \MB|Add9~66 ;
wire \MB|Add9~67 ;
wire \MB|Add9~69_sumout ;
wire \MB|Add9~70 ;
wire \MB|Add9~71 ;
wire \MB|Add9~73_sumout ;
wire \MB|Add9~74 ;
wire \MB|Add9~75 ;
wire \MB|Add9~77_sumout ;
wire \MB|Add9~78 ;
wire \MB|Add9~79 ;
wire \MB|Add9~81_sumout ;
wire \MB|Add9~82 ;
wire \MB|Add9~83 ;
wire \MB|Add9~85_sumout ;
wire \MB|Add9~86 ;
wire \MB|Add9~87 ;
wire \MB|Add9~89_sumout ;
wire \MB|Add9~90 ;
wire \MB|Add9~91 ;
wire \MB|Add9~93_sumout ;
wire \MB|Add9~94 ;
wire \MB|Add9~95 ;
wire \MB|Add9~97_sumout ;
wire \MB|Add9~98 ;
wire \MB|Add9~99 ;
wire \MB|Add9~101_sumout ;
wire \MB|Add9~102 ;
wire \MB|Add9~103 ;
wire \MB|Add9~105_sumout ;
wire \MB|Add9~106 ;
wire \MB|Add9~107 ;
wire \MB|Add9~109_sumout ;
wire \MB|Add9~110 ;
wire \MB|Add9~111 ;
wire \MB|Add9~113_sumout ;
wire \MB|Add9~114 ;
wire \MB|Add9~115 ;
wire \MB|Add9~117_sumout ;
wire \MB|Add9~118 ;
wire \MB|Add9~119 ;
wire \MB|Add9~121_sumout ;
wire \MB|Add9~122 ;
wire \MB|Add9~123 ;
wire \MB|Add9~125_sumout ;
wire \MB|REG_X|q[17]~feeder_combout ;
wire \MB|Add9~126 ;
wire \MB|Add9~127 ;
wire \MB|Add9~1_sumout ;
wire \MB|Add9~2 ;
wire \MB|Add9~3 ;
wire \MB|Add9~5_sumout ;
wire \MB|Add9~6 ;
wire \MB|Add9~7 ;
wire \MB|Add9~9_sumout ;
wire \MB|Add9~10 ;
wire \MB|Add9~11 ;
wire \MB|Add9~13_sumout ;
wire \MB|Add9~14 ;
wire \MB|Add9~15 ;
wire \MB|Add9~17_sumout ;
wire \MB|Add9~18 ;
wire \MB|Add9~19 ;
wire \MB|Add9~21_sumout ;
wire \MB|X_STEP_SIZE|Mult0~18 ;
wire \MB|X_STEP_SIZE|Mult0~377 ;
wire \MB|Add9~22 ;
wire \MB|Add9~23 ;
wire \MB|Add9~25_sumout ;
wire \MB|X_STEP_SIZE|Mult0~378 ;
wire \MB|X_STEP_SIZE|Mult0~19 ;
wire \MB|Add9~26 ;
wire \MB|Add9~27 ;
wire \MB|Add9~29_sumout ;
wire \MB|REG_A|q[25]~DUPLICATE_q ;
wire \MB|Add3~30 ;
wire \MB|Add3~34 ;
wire \MB|Add3~38 ;
wire \MB|Add3~41_sumout ;
wire \MB|Y_STEP_SIZE|Mult0~493 ;
wire \MB|Y_STEP_SIZE|Mult0~168 ;
wire \MB|Y_STEP_SIZE|Mult0~492 ;
wire \MB|Y_STEP_SIZE|Mult0~491 ;
wire \MB|Y_STEP_SIZE|Mult0~38 ;
wire \MB|Y_STEP_SIZE|Mult0~42 ;
wire \MB|Y_STEP_SIZE|Mult0~46 ;
wire \MB|Y_STEP_SIZE|Mult0~49_sumout ;
wire \MB|Add3~37_sumout ;
wire \MB|Y_STEP_SIZE|Mult0~45_sumout ;
wire \MB|Add3~33_sumout ;
wire \MB|Y_STEP_SIZE|Mult0~41_sumout ;
wire \MB|Add10~38 ;
wire \MB|Add10~41_sumout ;
wire \MB|Add10~42 ;
wire \MB|Add10~45_sumout ;
wire \MB|Add10~46 ;
wire \MB|Add10~49_sumout ;
wire \MB|Y_STEP_SIZE|Mult0~494 ;
wire \MB|Y_STEP_SIZE|Mult0~50 ;
wire \MB|Y_STEP_SIZE|Mult0~53_sumout ;
wire \MB|Add10~50 ;
wire \MB|Add10~53_sumout ;
wire \MB|X_STEP_SIZE|Mult0~380 ;
wire \MB|X_STEP_SIZE|Mult0~21 ;
wire \MB|X_STEP_SIZE|Mult0~379 ;
wire \MB|X_STEP_SIZE|Mult0~20 ;
wire \MB|Add9~30 ;
wire \MB|Add9~31 ;
wire \MB|Add9~33_sumout ;
wire \MB|Add9~34 ;
wire \MB|Add9~35 ;
wire \MB|Add9~37_sumout ;
wire \MB|REG_A|q[27]~DUPLICATE_q ;
wire \MB|X_STEP_SIZE|Mult0~381 ;
wire \MB|X_STEP_SIZE|Mult0~22 ;
wire \MB|Add9~38 ;
wire \MB|Add9~39 ;
wire \MB|Add9~41_sumout ;
wire \MB|M_BB|Mult0~492 ;
wire \MB|REG_B|q[28]~DUPLICATE_q ;
wire \MB|REG_B|q[0]~0_combout ;
wire \MB|X_STEP_SIZE|Mult0~23 ;
wire \MB|Add9~42 ;
wire \MB|Add9~43 ;
wire \MB|Add9~45_sumout ;
wire \MB|REG_A|q[29]~DUPLICATE_q ;
wire \MB|M_BB|Mult0~493 ;
wire \MB|X_STEP_SIZE|Mult0~25 ;
wire \MB|X_STEP_SIZE|Mult0~24 ;
wire \MB|Add9~46 ;
wire \MB|Add9~47 ;
wire \MB|Add9~49_sumout ;
wire \MB|Add9~50 ;
wire \MB|Add9~51 ;
wire \MB|Add9~53_sumout ;
wire \MB|M_BB|Mult0~494 ;
wire \MB|M_BB|Mult0~126 ;
wire \MB|M_BB|Mult0~5_sumout ;
wire \MB|REG_A|q[30]~DUPLICATE_q ;
wire \MB|M_AA|Mult0~494 ;
wire \MB|M_AA|Mult0~493 ;
wire \MB|M_AA|Mult0~492 ;
wire \MB|M_AA|Mult0~491 ;
wire \MB|REG_B|q[2]~DUPLICATE_q ;
wire \MB|REG_B|q[8]~DUPLICATE_q ;
wire \MB|M_AB|Mult0~473_resulta ;
wire \MB|M_AB|Mult0~474 ;
wire \MB|M_AB|Mult0~475 ;
wire \MB|REG_B|q[3]~DUPLICATE_q ;
wire \MB|M_BB|Mult0~142 ;
wire \MB|M_BB|Mult0~842 ;
wire \MB|M_BB|Mult0~141 ;
wire \MB|M_BB|Mult0~841 ;
wire \MB|M_BB|Mult0~140 ;
wire \MB|M_BB|Mult0~139 ;
wire \MB|M_BB|Mult0~839 ;
wire \MB|M_BB|Mult0~138 ;
wire \MB|M_BB|Mult0~838 ;
wire \MB|M_BB|Mult0~137 ;
wire \MB|M_BB|Mult0~837 ;
wire \MB|M_BB|Mult0~836 ;
wire \MB|M_BB|Mult0~136_resulta ;
wire \MB|M_BB|Mult0~1165_cout ;
wire \MB|M_BB|Mult0~1161_cout ;
wire \MB|M_BB|Mult0~1157_cout ;
wire \MB|M_BB|Mult0~1153_cout ;
wire \MB|M_BB|Mult0~58 ;
wire \MB|M_BB|Mult0~62 ;
wire \MB|M_BB|Mult0~65_sumout ;
wire \MB|M_BB|Mult0~843 ;
wire \MB|M_BB|Mult0~143 ;
wire \MB|M_BB|Mult0~66 ;
wire \MB|M_BB|Mult0~69_sumout ;
wire \MB|REG_A|q[3]~DUPLICATE_q ;
wire \MB|M_BB|Mult0~844 ;
wire \MB|M_BB|Mult0~144 ;
wire \MB|M_BB|Mult0~70 ;
wire \MB|M_BB|Mult0~37_sumout ;
wire \MB|M_BB|Mult0~847 ;
wire \MB|M_BB|Mult0~147 ;
wire \MB|M_BB|Mult0~146 ;
wire \MB|M_BB|Mult0~846 ;
wire \MB|M_BB|Mult0~145 ;
wire \MB|M_BB|Mult0~845 ;
wire \MB|M_BB|Mult0~38 ;
wire \MB|M_BB|Mult0~42 ;
wire \MB|M_BB|Mult0~94 ;
wire \MB|M_BB|Mult0~97_sumout ;
wire \MB|M_BB|Mult0~149 ;
wire \MB|M_BB|Mult0~849 ;
wire \MB|M_BB|Mult0~148 ;
wire \MB|M_BB|Mult0~848 ;
wire \MB|M_BB|Mult0~98 ;
wire \MB|M_BB|Mult0~102 ;
wire \MB|M_BB|Mult0~105_sumout ;
wire \MB|M_BB|Mult0~150 ;
wire \MB|M_BB|Mult0~850 ;
wire \MB|M_BB|Mult0~106 ;
wire \MB|M_BB|Mult0~109_sumout ;
wire \MB|M_BB|Mult0~851 ;
wire \MB|M_BB|Mult0~151 ;
wire \MB|M_BB|Mult0~110 ;
wire \MB|M_BB|Mult0~45_sumout ;
wire \MB|M_BB|Mult0~153 ;
wire \MB|M_BB|Mult0~853 ;
wire \MB|M_BB|Mult0~852 ;
wire \MB|M_BB|Mult0~152 ;
wire \MB|M_BB|Mult0~46 ;
wire \MB|M_BB|Mult0~50 ;
wire \MB|M_BB|Mult0~53_sumout ;
wire \MB|M_BB|Mult0~477_resulta ;
wire \MB|M_BB|Mult0~154 ;
wire \MB|M_BB|Mult0~54 ;
wire \MB|M_BB|Mult0~17_sumout ;
wire \MB|REG_A|q[14]~DUPLICATE_q ;
wire \MB|M_AA|Mult0~478 ;
wire \MB|M_AA|Mult0~479 ;
wire \MB|M_BB|Mult0~157 ;
wire \MB|M_BB|Mult0~480 ;
wire \MB|M_BB|Mult0~479 ;
wire \MB|M_BB|Mult0~156 ;
wire \MB|M_BB|Mult0~155 ;
wire \MB|M_BB|Mult0~478 ;
wire \MB|M_BB|Mult0~18 ;
wire \MB|M_BB|Mult0~74 ;
wire \MB|M_BB|Mult0~22 ;
wire \MB|M_BB|Mult0~77_sumout ;
wire \MB|M_AA|Mult0~157 ;
wire \MB|M_AA|Mult0~480 ;
wire \MB|M_AA|Mult0~477_resulta ;
wire \MB|M_AA|Mult0~153 ;
wire \MB|M_AA|Mult0~152 ;
wire \MB|M_AA|Mult0~151 ;
wire \MB|M_AA|Mult0~150 ;
wire \MB|M_AA|Mult0~149 ;
wire \MB|M_AA|Mult0~848 ;
wire \MB|M_AA|Mult0~147 ;
wire \MB|M_AA|Mult0~146 ;
wire \MB|M_AA|Mult0~145 ;
wire \MB|M_AA|Mult0~144 ;
wire \MB|M_AA|Mult0~843 ;
wire \MB|M_AA|Mult0~142 ;
wire \MB|M_AA|Mult0~141 ;
wire \MB|M_AA|Mult0~140 ;
wire \MB|M_AA|Mult0~840 ;
wire \MB|M_AA|Mult0~839 ;
wire \MB|M_AA|Mult0~139 ;
wire \MB|M_AA|Mult0~838 ;
wire \MB|M_AA|Mult0~138 ;
wire \MB|M_AA|Mult0~837 ;
wire \MB|M_AA|Mult0~137 ;
wire \MB|M_AA|Mult0~836 ;
wire \MB|M_AA|Mult0~136_resulta ;
wire \MB|M_AA|Mult0~1165_cout ;
wire \MB|M_AA|Mult0~1161_cout ;
wire \MB|M_AA|Mult0~1157_cout ;
wire \MB|M_AA|Mult0~1153_cout ;
wire \MB|M_AA|Mult0~58 ;
wire \MB|M_AA|Mult0~62 ;
wire \MB|M_AA|Mult0~66 ;
wire \MB|M_AA|Mult0~70 ;
wire \MB|M_AA|Mult0~38 ;
wire \MB|M_AA|Mult0~42 ;
wire \MB|M_AA|Mult0~94 ;
wire \MB|M_AA|Mult0~98 ;
wire \MB|M_AA|Mult0~102 ;
wire \MB|M_AA|Mult0~106 ;
wire \MB|M_AA|Mult0~110 ;
wire \MB|M_AA|Mult0~46 ;
wire \MB|M_AA|Mult0~50 ;
wire \MB|M_AA|Mult0~54 ;
wire \MB|M_AA|Mult0~18 ;
wire \MB|M_AA|Mult0~74 ;
wire \MB|M_AA|Mult0~22 ;
wire \MB|M_AA|Mult0~77_sumout ;
wire \MB|M_BB|Mult0~21_sumout ;
wire \MB|M_BB|Mult0~73_sumout ;
wire \MB|M_BB|Mult0~49_sumout ;
wire \MB|M_BB|Mult0~101_sumout ;
wire \MB|M_BB|Mult0~93_sumout ;
wire \MB|M_BB|Mult0~41_sumout ;
wire \MB|M_BB|Mult0~61_sumout ;
wire \MB|M_AA|Mult0~57_sumout ;
wire \MB|Add12~130_cout ;
wire \MB|Add12~131 ;
wire \MB|Add12~58 ;
wire \MB|Add12~59 ;
wire \MB|Add12~62 ;
wire \MB|Add12~63 ;
wire \MB|Add12~66 ;
wire \MB|Add12~67 ;
wire \MB|Add12~70 ;
wire \MB|Add12~71 ;
wire \MB|Add12~74 ;
wire \MB|Add12~75 ;
wire \MB|Add12~78 ;
wire \MB|Add12~79 ;
wire \MB|Add12~82 ;
wire \MB|Add12~83 ;
wire \MB|Add12~86 ;
wire \MB|Add12~87 ;
wire \MB|Add12~90 ;
wire \MB|Add12~91 ;
wire \MB|Add12~94 ;
wire \MB|Add12~95 ;
wire \MB|Add12~98 ;
wire \MB|Add12~99 ;
wire \MB|Add12~102 ;
wire \MB|Add12~103 ;
wire \MB|Add12~106 ;
wire \MB|Add12~107 ;
wire \MB|Add12~110 ;
wire \MB|Add12~111 ;
wire \MB|Add12~114 ;
wire \MB|Add12~115 ;
wire \MB|Add12~118 ;
wire \MB|Add12~119 ;
wire \MB|Add12~122 ;
wire \MB|Add12~123 ;
wire \MB|Add12~125_sumout ;
wire \MB|M_AA|Mult0~156 ;
wire \MB|M_AA|Mult0~21_sumout ;
wire \MB|Add12~121_sumout ;
wire \MB|M_AA|Mult0~155 ;
wire \MB|M_AA|Mult0~73_sumout ;
wire \MB|Add12~117_sumout ;
wire \MB|M_AA|Mult0~154 ;
wire \MB|M_AA|Mult0~17_sumout ;
wire \MB|Add12~113_sumout ;
wire \MB|M_AA|Mult0~853 ;
wire \MB|M_AA|Mult0~53_sumout ;
wire \MB|Add12~109_sumout ;
wire \MB|M_AA|Mult0~852 ;
wire \MB|M_AA|Mult0~49_sumout ;
wire \MB|Add12~105_sumout ;
wire \MB|M_AA|Mult0~851 ;
wire \MB|M_AA|Mult0~45_sumout ;
wire \MB|Add12~101_sumout ;
wire \MB|M_AA|Mult0~850 ;
wire \MB|M_AA|Mult0~109_sumout ;
wire \MB|Add12~97_sumout ;
wire \MB|M_AA|Mult0~849 ;
wire \MB|M_AA|Mult0~105_sumout ;
wire \MB|Add12~93_sumout ;
wire \MB|M_AA|Mult0~148 ;
wire \MB|M_AA|Mult0~101_sumout ;
wire \MB|Add12~89_sumout ;
wire \MB|REG_A|q[8]~DUPLICATE_q ;
wire \MB|M_AA|Mult0~847 ;
wire \MB|M_AA|Mult0~97_sumout ;
wire \MB|Add12~85_sumout ;
wire \MB|REG_A|q[7]~DUPLICATE_q ;
wire \MB|M_AA|Mult0~846 ;
wire \MB|M_AA|Mult0~93_sumout ;
wire \MB|Add12~81_sumout ;
wire \MB|REG_A|q[6]~DUPLICATE_q ;
wire \MB|M_AA|Mult0~845 ;
wire \MB|M_AA|Mult0~41_sumout ;
wire \MB|Add12~77_sumout ;
wire \MB|M_AA|Mult0~844 ;
wire \MB|M_AA|Mult0~37_sumout ;
wire \MB|Add12~73_sumout ;
wire \MB|REG_A|q[4]~DUPLICATE_q ;
wire \MB|M_AA|Mult0~143 ;
wire \MB|M_AA|Mult0~69_sumout ;
wire \MB|Add12~69_sumout ;
wire \MB|M_AA|Mult0~842 ;
wire \MB|M_AA|Mult0~65_sumout ;
wire \MB|Add12~65_sumout ;
wire \MB|REG_A|q[2]~DUPLICATE_q ;
wire \MB|M_AA|Mult0~841 ;
wire \MB|M_AA|Mult0~61_sumout ;
wire \MB|Add12~61_sumout ;
wire \MB|M_AB|Mult0~152 ;
wire \MB|M_AB|Mult0~149 ;
wire \MB|M_AB|Mult0~848 ;
wire \MB|M_AB|Mult0~847 ;
wire \MB|M_AB|Mult0~846 ;
wire \MB|M_AB|Mult0~145 ;
wire \MB|M_AB|Mult0~844 ;
wire \MB|M_AB|Mult0~843 ;
wire \MB|M_AB|Mult0~842 ;
wire \MB|M_AB|Mult0~841 ;
wire \MB|M_AB|Mult0~840 ;
wire \MB|M_AB|Mult0~139 ;
wire \MB|M_AB|Mult0~838 ;
wire \MB|M_AB|Mult0~837 ;
wire \MB|M_AB|Mult0~836 ;
wire \MB|M_AB|Mult0~135 ;
wire \MB|M_AB|Mult0~835 ;
wire \MB|M_AB|Mult0~834 ;
wire \MB|M_AB|Mult0~134 ;
wire \MB|M_AB|Mult0~833 ;
wire \MB|M_AB|Mult0~133 ;
wire \MB|M_AB|Mult0~132_resulta ;
wire \MB|M_AB|Mult0~832 ;
wire \MB|M_AB|Mult0~1161_cout ;
wire \MB|M_AB|Mult0~1157_cout ;
wire \MB|M_AB|Mult0~1153_cout ;
wire \MB|M_AB|Mult0~1149_cout ;
wire \MB|M_AB|Mult0~58 ;
wire \MB|M_AB|Mult0~62 ;
wire \MB|M_AB|Mult0~66 ;
wire \MB|M_AB|Mult0~70 ;
wire \MB|M_AB|Mult0~74 ;
wire \MB|M_AB|Mult0~78 ;
wire \MB|M_AB|Mult0~82 ;
wire \MB|M_AB|Mult0~86 ;
wire \MB|M_AB|Mult0~90 ;
wire \MB|M_AB|Mult0~94 ;
wire \MB|M_AB|Mult0~98 ;
wire \MB|M_AB|Mult0~102 ;
wire \MB|M_AB|Mult0~106 ;
wire \MB|M_AB|Mult0~110 ;
wire \MB|M_AB|Mult0~114 ;
wire \MB|M_AB|Mult0~118 ;
wire \MB|M_AB|Mult0~121_sumout ;
wire \MB|Add13~58 ;
wire \MB|Add13~62 ;
wire \MB|Add13~66 ;
wire \MB|Add13~70 ;
wire \MB|Add13~74 ;
wire \MB|Add13~78 ;
wire \MB|Add13~82 ;
wire \MB|Add13~86 ;
wire \MB|Add13~90 ;
wire \MB|Add13~94 ;
wire \MB|Add13~98 ;
wire \MB|Add13~102 ;
wire \MB|Add13~106 ;
wire \MB|Add13~110 ;
wire \MB|Add13~114 ;
wire \MB|Add13~118 ;
wire \MB|Add13~121_sumout ;
wire \MB|REG_B|q[17]~feeder_combout ;
wire \MB|M_AB|Mult0~151 ;
wire \MB|M_AB|Mult0~117_sumout ;
wire \MB|Add13~117_sumout ;
wire \MB|REG_B|q[16]~feeder_combout ;
wire \MB|REG_B|q[16]~DUPLICATE_q ;
wire \MB|M_AB|Mult0~150 ;
wire \MB|M_AB|Mult0~113_sumout ;
wire \MB|Add13~113_sumout ;
wire \MB|REG_B|q[15]~feeder_combout ;
wire \MB|M_AB|Mult0~849 ;
wire \MB|M_AB|Mult0~109_sumout ;
wire \MB|Add13~109_sumout ;
wire \MB|REG_B|q[14]~feeder_combout ;
wire \MB|M_AB|Mult0~148 ;
wire \MB|M_AB|Mult0~105_sumout ;
wire \MB|Add13~105_sumout ;
wire \MB|REG_B|q[13]~feeder_combout ;
wire \MB|REG_B|q[13]~DUPLICATE_q ;
wire \MB|M_AB|Mult0~147 ;
wire \MB|M_AB|Mult0~101_sumout ;
wire \MB|Add13~101_sumout ;
wire \MB|REG_B|q[12]~feeder_combout ;
wire \MB|REG_B|q[12]~DUPLICATE_q ;
wire \MB|M_AB|Mult0~146 ;
wire \MB|M_AB|Mult0~97_sumout ;
wire \MB|Add13~97_sumout ;
wire \MB|M_AB|Mult0~845 ;
wire \MB|M_AB|Mult0~93_sumout ;
wire \MB|Add13~93_sumout ;
wire \MB|REG_B|q[10]~feeder_combout ;
wire \MB|REG_B|q[10]~DUPLICATE_q ;
wire \MB|M_AB|Mult0~144 ;
wire \MB|M_AB|Mult0~89_sumout ;
wire \MB|Add13~89_sumout ;
wire \MB|REG_B|q[9]~feeder_combout ;
wire \MB|M_AB|Mult0~143 ;
wire \MB|M_AB|Mult0~85_sumout ;
wire \MB|Add13~85_sumout ;
wire \MB|M_AB|Mult0~142 ;
wire \MB|M_AB|Mult0~81_sumout ;
wire \MB|Add13~81_sumout ;
wire \MB|REG_B|q[7]~feeder_combout ;
wire \MB|REG_B|q[7]~DUPLICATE_q ;
wire \MB|M_AB|Mult0~141 ;
wire \MB|M_AB|Mult0~77_sumout ;
wire \MB|Add13~77_sumout ;
wire \MB|REG_B|q[6]~feeder_combout ;
wire \MB|REG_B|q[6]~DUPLICATE_q ;
wire \MB|M_AB|Mult0~140 ;
wire \MB|M_AB|Mult0~73_sumout ;
wire \MB|Add13~73_sumout ;
wire \MB|REG_B|q[5]~feeder_combout ;
wire \MB|REG_B|q[5]~DUPLICATE_q ;
wire \MB|M_AB|Mult0~839 ;
wire \MB|M_AB|Mult0~69_sumout ;
wire \MB|Add13~69_sumout ;
wire \MB|REG_B|q[4]~feeder_combout ;
wire \MB|M_AB|Mult0~138 ;
wire \MB|M_AB|Mult0~65_sumout ;
wire \MB|Add13~65_sumout ;
wire \MB|REG_B|q[3]~feeder_combout ;
wire \MB|M_BB|Mult0~840 ;
wire \MB|M_BB|Mult0~57_sumout ;
wire \MB|Add12~57_sumout ;
wire \MB|M_AA|Mult0~167 ;
wire \MB|M_AA|Mult0~490 ;
wire \MB|M_AA|Mult0~489 ;
wire \MB|M_AA|Mult0~166 ;
wire \MB|M_AA|Mult0~488 ;
wire \MB|M_AA|Mult0~164 ;
wire \MB|M_AA|Mult0~487 ;
wire \MB|M_AA|Mult0~486 ;
wire \MB|M_AA|Mult0~485 ;
wire \MB|M_AA|Mult0~161 ;
wire \MB|M_AA|Mult0~160 ;
wire \MB|M_AA|Mult0~483 ;
wire \MB|M_AA|Mult0~159 ;
wire \MB|M_AA|Mult0~482 ;
wire \MB|M_AA|Mult0~158 ;
wire \MB|M_AA|Mult0~78 ;
wire \MB|M_AA|Mult0~82 ;
wire \MB|M_AA|Mult0~86 ;
wire \MB|M_AA|Mult0~90 ;
wire \MB|M_AA|Mult0~26 ;
wire \MB|M_AA|Mult0~30 ;
wire \MB|M_AA|Mult0~34 ;
wire \MB|M_AA|Mult0~10 ;
wire \MB|M_AA|Mult0~14 ;
wire \MB|M_AA|Mult0~2 ;
wire \MB|M_AA|Mult0~114 ;
wire \MB|M_AA|Mult0~118 ;
wire \MB|M_AA|Mult0~122 ;
wire \MB|M_AA|Mult0~126 ;
wire \MB|M_AA|Mult0~5_sumout ;
wire \MB|M_AA|Mult0~125_sumout ;
wire \MB|M_AA|Mult0~121_sumout ;
wire \MB|M_AA|Mult0~113_sumout ;
wire \MB|M_AA|Mult0~1_sumout ;
wire \MB|M_AA|Mult0~9_sumout ;
wire \MB|M_BB|Mult0~486 ;
wire \MB|M_BB|Mult0~163 ;
wire \MB|M_BB|Mult0~485 ;
wire \MB|M_BB|Mult0~162 ;
wire \MB|M_BB|Mult0~161 ;
wire \MB|M_BB|Mult0~484 ;
wire \MB|M_BB|Mult0~160 ;
wire \MB|M_BB|Mult0~482 ;
wire \MB|M_BB|Mult0~481 ;
wire \MB|M_BB|Mult0~158 ;
wire \MB|M_BB|Mult0~78 ;
wire \MB|M_BB|Mult0~82 ;
wire \MB|M_BB|Mult0~86 ;
wire \MB|M_BB|Mult0~90 ;
wire \MB|M_BB|Mult0~26 ;
wire \MB|M_BB|Mult0~30 ;
wire \MB|M_BB|Mult0~33_sumout ;
wire \MB|M_BB|Mult0~29_sumout ;
wire \MB|M_BB|Mult0~25_sumout ;
wire \MB|M_AA|Mult0~89_sumout ;
wire \MB|M_AA|Mult0~85_sumout ;
wire \MB|M_BB|Mult0~81_sumout ;
wire \MB|Add12~126 ;
wire \MB|Add12~127 ;
wire \MB|Add12~2 ;
wire \MB|Add12~3 ;
wire \MB|Add12~6 ;
wire \MB|Add12~7 ;
wire \MB|Add12~10 ;
wire \MB|Add12~11 ;
wire \MB|Add12~14 ;
wire \MB|Add12~15 ;
wire \MB|Add12~18 ;
wire \MB|Add12~19 ;
wire \MB|Add12~22 ;
wire \MB|Add12~23 ;
wire \MB|Add12~26 ;
wire \MB|Add12~27 ;
wire \MB|Add12~30 ;
wire \MB|Add12~31 ;
wire \MB|Add12~34 ;
wire \MB|Add12~35 ;
wire \MB|Add12~38 ;
wire \MB|Add12~39 ;
wire \MB|Add12~42 ;
wire \MB|Add12~43 ;
wire \MB|Add12~46 ;
wire \MB|Add12~47 ;
wire \MB|Add12~50 ;
wire \MB|Add12~51 ;
wire \MB|Add12~53_sumout ;
wire \MB|M_AB|Mult0~137 ;
wire \MB|M_AB|Mult0~61_sumout ;
wire \MB|Add13~61_sumout ;
wire \MB|REG_B|q[2]~feeder_combout ;
wire \MB|M_BB|Mult0~167 ;
wire \MB|M_BB|Mult0~166 ;
wire \MB|M_BB|Mult0~165 ;
wire \MB|M_BB|Mult0~487 ;
wire \MB|M_BB|Mult0~34 ;
wire \MB|M_BB|Mult0~10 ;
wire \MB|M_BB|Mult0~14 ;
wire \MB|M_BB|Mult0~2 ;
wire \MB|M_BB|Mult0~114 ;
wire \MB|M_BB|Mult0~118 ;
wire \MB|M_BB|Mult0~122 ;
wire \MB|M_BB|Mult0~125_sumout ;
wire \MB|Add12~49_sumout ;
wire \MB|M_AB|Mult0~136 ;
wire \MB|M_AB|Mult0~57_sumout ;
wire \MB|Add13~57_sumout ;
wire \MB|REG_B|q[1]~feeder_combout ;
wire \MB|M_BB|Mult0~168 ;
wire \MB|M_BB|Mult0~121_sumout ;
wire \MB|Add12~45_sumout ;
wire \MB|M_AA|Mult0~168 ;
wire \MB|M_AA|Mult0~117_sumout ;
wire \MB|Add12~41_sumout ;
wire \MB|REG_A|q[28]~DUPLICATE_q ;
wire \MB|M_AB|Mult0~489 ;
wire \MB|M_AB|Mult0~488 ;
wire \MB|M_AB|Mult0~163 ;
wire \MB|M_AB|Mult0~485 ;
wire \MB|M_AB|Mult0~161 ;
wire \MB|M_AB|Mult0~160 ;
wire \MB|M_AB|Mult0~482 ;
wire \MB|M_AB|Mult0~158 ;
wire \MB|M_AB|Mult0~480 ;
wire \MB|M_AB|Mult0~156 ;
wire \MB|M_AB|Mult0~155 ;
wire \MB|M_AB|Mult0~477 ;
wire \MB|M_AB|Mult0~153 ;
wire \MB|M_AB|Mult0~122 ;
wire \MB|M_AB|Mult0~2 ;
wire \MB|M_AB|Mult0~6 ;
wire \MB|M_AB|Mult0~10 ;
wire \MB|M_AB|Mult0~14 ;
wire \MB|M_AB|Mult0~18 ;
wire \MB|M_AB|Mult0~22 ;
wire \MB|M_AB|Mult0~26 ;
wire \MB|M_AB|Mult0~30 ;
wire \MB|M_AB|Mult0~34 ;
wire \MB|M_AB|Mult0~38 ;
wire \MB|M_AB|Mult0~42 ;
wire \MB|M_AB|Mult0~46 ;
wire \MB|M_AB|Mult0~50 ;
wire \MB|M_AB|Mult0~53_sumout ;
wire \MB|Add13~122 ;
wire \MB|Add13~2 ;
wire \MB|Add13~6 ;
wire \MB|Add13~10 ;
wire \MB|Add13~14 ;
wire \MB|Add13~18 ;
wire \MB|Add13~22 ;
wire \MB|Add13~26 ;
wire \MB|Add13~30 ;
wire \MB|Add13~34 ;
wire \MB|Add13~38 ;
wire \MB|Add13~42 ;
wire \MB|Add13~46 ;
wire \MB|Add13~50 ;
wire \MB|Add13~53_sumout ;
wire \MB|REG_B|q[31]~DUPLICATE_q ;
wire \MB|M_BB|Mult0~490 ;
wire \MB|M_BB|Mult0~113_sumout ;
wire \MB|Add12~37_sumout ;
wire \MB|M_AB|Mult0~164 ;
wire \MB|M_AB|Mult0~49_sumout ;
wire \MB|Add13~49_sumout ;
wire \MB|M_AB|Mult0~487 ;
wire \MB|M_AB|Mult0~45_sumout ;
wire \MB|Add13~45_sumout ;
wire \MB|REG_B|q[29]~DUPLICATE_q ;
wire \MB|M_AB|Mult0~486 ;
wire \MB|M_AB|Mult0~41_sumout ;
wire \MB|Add13~41_sumout ;
wire \MB|M_BB|Mult0~489 ;
wire \MB|M_BB|Mult0~1_sumout ;
wire \MB|Add12~33_sumout ;
wire \MB|M_AA|Mult0~165 ;
wire \MB|M_AA|Mult0~13_sumout ;
wire \MB|Add12~29_sumout ;
wire \MB|M_AB|Mult0~162 ;
wire \MB|M_AB|Mult0~37_sumout ;
wire \MB|Add13~37_sumout ;
wire \MB|REG_B|q[27]~DUPLICATE_q ;
wire \MB|M_AB|Mult0~484 ;
wire \MB|M_AB|Mult0~33_sumout ;
wire \MB|Add13~33_sumout ;
wire \MB|M_AB|Mult0~483 ;
wire \MB|M_AB|Mult0~29_sumout ;
wire \MB|Add13~29_sumout ;
wire \MB|M_BB|Mult0~164 ;
wire \MB|M_BB|Mult0~9_sumout ;
wire \MB|Add12~25_sumout ;
wire \MB|REG_A|q[24]~DUPLICATE_q ;
wire \MB|M_AA|Mult0~163 ;
wire \MB|M_AA|Mult0~33_sumout ;
wire \MB|Add12~21_sumout ;
wire \MB|REG_A|q[23]~DUPLICATE_q ;
wire \MB|M_AA|Mult0~162 ;
wire \MB|M_AA|Mult0~29_sumout ;
wire \MB|Add12~17_sumout ;
wire \MB|M_AA|Mult0~484 ;
wire \MB|M_AA|Mult0~25_sumout ;
wire \MB|Add12~13_sumout ;
wire \MB|M_AB|Mult0~159 ;
wire \MB|M_AB|Mult0~25_sumout ;
wire \MB|Add13~25_sumout ;
wire \MB|M_AB|Mult0~481 ;
wire \MB|M_AB|Mult0~21_sumout ;
wire \MB|Add13~21_sumout ;
wire \MB|M_BB|Mult0~488 ;
wire \MB|M_BB|Mult0~13_sumout ;
wire \MB|Add8~58 ;
wire \MB|Add8~62 ;
wire \MB|Add8~66 ;
wire \MB|Add8~70 ;
wire \MB|Add8~38 ;
wire \MB|Add8~42 ;
wire \MB|Add8~94 ;
wire \MB|Add8~98 ;
wire \MB|Add8~102 ;
wire \MB|Add8~106 ;
wire \MB|Add8~110 ;
wire \MB|Add8~46 ;
wire \MB|Add8~50 ;
wire \MB|Add8~54 ;
wire \MB|Add8~18 ;
wire \MB|Add8~74 ;
wire \MB|Add8~22 ;
wire \MB|Add8~78 ;
wire \MB|Add8~82 ;
wire \MB|Add8~86 ;
wire \MB|Add8~90 ;
wire \MB|Add8~26 ;
wire \MB|Add8~30 ;
wire \MB|Add8~34 ;
wire \MB|Add8~10 ;
wire \MB|Add8~13_sumout ;
wire \MB|Add8~105_sumout ;
wire \MB|Add8~109_sumout ;
wire \MB|Add8~101_sumout ;
wire \MB|Add8~97_sumout ;
wire \MB|Add8~93_sumout ;
wire \MB|LessThan1~3_combout ;
wire \MB|Add8~85_sumout ;
wire \MB|Add8~81_sumout ;
wire \MB|Add8~77_sumout ;
wire \MB|Add8~89_sumout ;
wire \MB|Add8~73_sumout ;
wire \MB|LessThan1~4_combout ;
wire \MB|Add8~53_sumout ;
wire \MB|Add8~21_sumout ;
wire \MB|Add8~17_sumout ;
wire \MB|Add8~61_sumout ;
wire \MB|Add8~57_sumout ;
wire \MB|Add8~69_sumout ;
wire \MB|Add8~37_sumout ;
wire \MB|Add8~41_sumout ;
wire \MB|Add8~65_sumout ;
wire \MB|LessThan1~10_combout ;
wire \MB|Add8~25_sumout ;
wire \MB|Add8~45_sumout ;
wire \MB|Add8~49_sumout ;
wire \MB|LessThan1~11_combout ;
wire \MB|LessThan1~7_combout ;
wire \MB|Add8~9_sumout ;
wire \MB|Add8~33_sumout ;
wire \MB|Add8~29_sumout ;
wire \MB|LessThan1~8_combout ;
wire \MB|Add8~14 ;
wire \MB|Add8~1_sumout ;
wire \MB|Add8~2 ;
wire \MB|Add8~114 ;
wire \MB|Add8~118 ;
wire \MB|Add8~122 ;
wire \MB|Add8~126 ;
wire \MB|Add8~5_sumout ;
wire \MB|LessThan1~9_combout ;
wire \MB|SM|Selector4~0_combout ;
wire \MB|Add14~61_sumout ;
wire \MB|Add14~62 ;
wire \MB|Add14~57_sumout ;
wire \MB|Add14~58 ;
wire \MB|Add14~53_sumout ;
wire \MB|Add14~54 ;
wire \MB|Add14~49_sumout ;
wire \MB|Add14~50 ;
wire \MB|Add14~45_sumout ;
wire \MB|REG_N|q[4]~DUPLICATE_q ;
wire \MB|Add14~46 ;
wire \MB|Add14~1_sumout ;
wire \MB|Add14~2 ;
wire \MB|Add14~5_sumout ;
wire \MB|Add14~6 ;
wire \MB|Add14~9_sumout ;
wire \MB|Add14~10 ;
wire \MB|Add14~13_sumout ;
wire \MB|Add14~14 ;
wire \MB|Add14~17_sumout ;
wire \MB|Add14~18 ;
wire \MB|Add14~21_sumout ;
wire \MB|LessThan0~0_combout ;
wire \MB|Add14~22 ;
wire \MB|Add14~25_sumout ;
wire \MB|Add14~26 ;
wire \MB|Add14~29_sumout ;
wire \MB|Add14~30 ;
wire \MB|Add14~33_sumout ;
wire \MB|Add14~34 ;
wire \MB|Add14~37_sumout ;
wire \MB|Add14~38 ;
wire \MB|Add14~41_sumout ;
wire \MB|LessThan0~1_combout ;
wire \MB|SM|Selector2~0_combout ;
wire \MB|SM|current.ITERLOOP~q ;
wire \MB|SM|ena~combout ;
wire \MB|M_BB|Mult0~483 ;
wire \MB|M_BB|Mult0~89_sumout ;
wire \MB|Add12~9_sumout ;
wire \MB|M_AB|Mult0~157 ;
wire \MB|M_AB|Mult0~17_sumout ;
wire \MB|Add13~17_sumout ;
wire \MB|M_AB|Mult0~479 ;
wire \MB|M_AB|Mult0~13_sumout ;
wire \MB|Add13~13_sumout ;
wire \MB|M_AB|Mult0~478 ;
wire \MB|M_AB|Mult0~9_sumout ;
wire \MB|Add13~9_sumout ;
wire \MB|REG_B|q[20]~feeder_combout ;
wire \MB|M_BB|Mult0~159 ;
wire \MB|M_BB|Mult0~85_sumout ;
wire \MB|Add12~5_sumout ;
wire \MB|M_AA|Mult0~481 ;
wire \MB|M_AA|Mult0~81_sumout ;
wire \MB|Add12~1_sumout ;
wire \MB|M_AB|Mult0~154 ;
wire \MB|M_AB|Mult0~5_sumout ;
wire \MB|Add13~5_sumout ;
wire \MB|REG_B|q[19]~feeder_combout ;
wire \MB|REG_B|q[19]~DUPLICATE_q ;
wire \MB|M_AB|Mult0~476 ;
wire \MB|M_AB|Mult0~1_sumout ;
wire \MB|Add13~1_sumout ;
wire \MB|M_BB|Mult0~491 ;
wire \MB|M_BB|Mult0~117_sumout ;
wire \MB|Add8~117_sumout ;
wire \MB|Add8~125_sumout ;
wire \MB|Add8~121_sumout ;
wire \MB|Add8~113_sumout ;
wire \MB|LessThan1~6_combout ;
wire \MB|LessThan1~0_combout ;
wire \MB|LessThan1~1_combout ;
wire \MB|LessThan1~2_combout ;
wire \MB|LessThan1~5_combout ;
wire \MB|SM|next.PLOT~0_combout ;
wire \MB|SM|current.PLOT~q ;
wire \MB|SM|next.ENDLOOP~0_combout ;
wire \MB|SM|next.ENDLOOP~1_combout ;
wire \MB|SM|current.ENDLOOP~q ;
wire \MB|SM|enj~combout ;
wire \MB|Equal2~0_combout ;
wire \MB|Equal2~1_combout ;
wire \MB|SM|current.DONE~0_combout ;
wire \MB|SM|current.DONE~q ;
wire \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \VGA_ADAPTER|mypll|altpll_component|auto_generated|fb_clkin ;
wire \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN5 ;
wire \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ;
wire \VGA_ADAPTER|controller|Add1~37_sumout ;
wire \VGA_ADAPTER|controller|Add0~37_sumout ;
wire \VGA_ADAPTER|controller|Add0~22 ;
wire \VGA_ADAPTER|controller|Add0~29_sumout ;
wire \VGA_ADAPTER|controller|Add0~30 ;
wire \VGA_ADAPTER|controller|Add0~33_sumout ;
wire \VGA_ADAPTER|controller|Equal0~1_combout ;
wire \VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q ;
wire \VGA_ADAPTER|controller|Equal0~2_combout ;
wire \VGA_ADAPTER|controller|Add0~38 ;
wire \VGA_ADAPTER|controller|Add0~25_sumout ;
wire \VGA_ADAPTER|controller|Add0~26 ;
wire \VGA_ADAPTER|controller|Add0~1_sumout ;
wire \VGA_ADAPTER|controller|Add0~2 ;
wire \VGA_ADAPTER|controller|Add0~5_sumout ;
wire \VGA_ADAPTER|controller|Add0~6 ;
wire \VGA_ADAPTER|controller|Add0~21_sumout ;
wire \VGA_ADAPTER|controller|Add0~34 ;
wire \VGA_ADAPTER|controller|Add0~17_sumout ;
wire \VGA_ADAPTER|controller|Add0~18 ;
wire \VGA_ADAPTER|controller|Add0~9_sumout ;
wire \VGA_ADAPTER|controller|Add0~10 ;
wire \VGA_ADAPTER|controller|Add0~13_sumout ;
wire \VGA_ADAPTER|controller|Equal0~0_combout ;
wire \VGA_ADAPTER|controller|Add1~6 ;
wire \VGA_ADAPTER|controller|Add1~1_sumout ;
wire \VGA_ADAPTER|controller|yCounter[9]~DUPLICATE_q ;
wire \VGA_ADAPTER|controller|always1~0_combout ;
wire \VGA_ADAPTER|controller|always1~1_combout ;
wire \VGA_ADAPTER|controller|always1~2_combout ;
wire \VGA_ADAPTER|controller|Add1~38 ;
wire \VGA_ADAPTER|controller|Add1~33_sumout ;
wire \VGA_ADAPTER|controller|Add1~34 ;
wire \VGA_ADAPTER|controller|Add1~29_sumout ;
wire \VGA_ADAPTER|controller|Add1~30 ;
wire \VGA_ADAPTER|controller|Add1~25_sumout ;
wire \VGA_ADAPTER|controller|Add1~26 ;
wire \VGA_ADAPTER|controller|Add1~21_sumout ;
wire \VGA_ADAPTER|controller|Add1~22 ;
wire \VGA_ADAPTER|controller|Add1~17_sumout ;
wire \VGA_ADAPTER|controller|Add1~18 ;
wire \VGA_ADAPTER|controller|Add1~13_sumout ;
wire \VGA_ADAPTER|controller|Add1~14 ;
wire \VGA_ADAPTER|controller|Add1~9_sumout ;
wire \VGA_ADAPTER|controller|Add1~10 ;
wire \VGA_ADAPTER|controller|Add1~5_sumout ;
wire \VGA_ADAPTER|controller|yCounter[7]~DUPLICATE_q ;
wire \VGA_ADAPTER|controller|yCounter[4]~DUPLICATE_q ;
wire \VGA_ADAPTER|controller|yCounter[3]~DUPLICATE_q ;
wire \VGA_ADAPTER|controller|yCounter[1]~DUPLICATE_q ;
wire \VGA_ADAPTER|controller|xCounter[8]~DUPLICATE_q ;
wire \VGA_ADAPTER|controller|controller_translator|Add1~18 ;
wire \VGA_ADAPTER|controller|controller_translator|Add1~19 ;
wire \VGA_ADAPTER|controller|controller_translator|Add1~22 ;
wire \VGA_ADAPTER|controller|controller_translator|Add1~23 ;
wire \VGA_ADAPTER|controller|controller_translator|Add1~26 ;
wire \VGA_ADAPTER|controller|controller_translator|Add1~27 ;
wire \VGA_ADAPTER|controller|controller_translator|Add1~30 ;
wire \VGA_ADAPTER|controller|controller_translator|Add1~31 ;
wire \VGA_ADAPTER|controller|controller_translator|Add1~34 ;
wire \VGA_ADAPTER|controller|controller_translator|Add1~35 ;
wire \VGA_ADAPTER|controller|controller_translator|Add1~38 ;
wire \VGA_ADAPTER|controller|controller_translator|Add1~39 ;
wire \VGA_ADAPTER|controller|controller_translator|Add1~42 ;
wire \VGA_ADAPTER|controller|controller_translator|Add1~43 ;
wire \VGA_ADAPTER|controller|controller_translator|Add1~2 ;
wire \VGA_ADAPTER|controller|controller_translator|Add1~3 ;
wire \VGA_ADAPTER|controller|controller_translator|Add1~6 ;
wire \VGA_ADAPTER|controller|controller_translator|Add1~7 ;
wire \VGA_ADAPTER|controller|controller_translator|Add1~9_sumout ;
wire \VGA_ADAPTER|user_input_translator|Add1~18 ;
wire \VGA_ADAPTER|user_input_translator|Add1~19 ;
wire \VGA_ADAPTER|user_input_translator|Add1~22 ;
wire \VGA_ADAPTER|user_input_translator|Add1~23 ;
wire \VGA_ADAPTER|user_input_translator|Add1~26 ;
wire \VGA_ADAPTER|user_input_translator|Add1~27 ;
wire \VGA_ADAPTER|user_input_translator|Add1~30 ;
wire \VGA_ADAPTER|user_input_translator|Add1~31 ;
wire \VGA_ADAPTER|user_input_translator|Add1~34 ;
wire \VGA_ADAPTER|user_input_translator|Add1~35 ;
wire \VGA_ADAPTER|user_input_translator|Add1~38 ;
wire \VGA_ADAPTER|user_input_translator|Add1~39 ;
wire \VGA_ADAPTER|user_input_translator|Add1~42 ;
wire \VGA_ADAPTER|user_input_translator|Add1~43 ;
wire \VGA_ADAPTER|user_input_translator|Add1~2 ;
wire \VGA_ADAPTER|user_input_translator|Add1~3 ;
wire \VGA_ADAPTER|user_input_translator|Add1~9_sumout ;
wire \VGA_ADAPTER|user_input_translator|Add1~10 ;
wire \VGA_ADAPTER|user_input_translator|Add1~11 ;
wire \VGA_ADAPTER|user_input_translator|Add1~14 ;
wire \VGA_ADAPTER|user_input_translator|Add1~15 ;
wire \VGA_ADAPTER|user_input_translator|Add1~5_sumout ;
wire \VGA_ADAPTER|user_input_translator|Add1~13_sumout ;
wire \VGA_ADAPTER|LessThan3~0_combout ;
wire \VGA_ADAPTER|writeEn~0_combout ;
wire \VGA_ADAPTER|user_input_translator|Add1~1_sumout ;
wire \VGA_ADAPTER|controller|controller_translator|Add1~5_sumout ;
wire \VGA_ADAPTER|controller|controller_translator|Add1~10 ;
wire \VGA_ADAPTER|controller|controller_translator|Add1~11 ;
wire \VGA_ADAPTER|controller|controller_translator|Add1~13_sumout ;
wire \VGA_ADAPTER|controller|controller_translator|Add1~1_sumout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ;
wire \MB|vga_colour[2]~0_combout ;
wire \VGA_ADAPTER|user_input_translator|Add1~17_sumout ;
wire \VGA_ADAPTER|user_input_translator|Add1~21_sumout ;
wire \VGA_ADAPTER|user_input_translator|Add1~25_sumout ;
wire \VGA_ADAPTER|user_input_translator|Add1~29_sumout ;
wire \VGA_ADAPTER|user_input_translator|Add1~33_sumout ;
wire \VGA_ADAPTER|user_input_translator|Add1~37_sumout ;
wire \VGA_ADAPTER|user_input_translator|Add1~41_sumout ;
wire \VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q ;
wire \VGA_ADAPTER|controller|controller_translator|Add1~17_sumout ;
wire \VGA_ADAPTER|controller|controller_translator|Add1~21_sumout ;
wire \VGA_ADAPTER|controller|controller_translator|Add1~25_sumout ;
wire \VGA_ADAPTER|controller|controller_translator|Add1~29_sumout ;
wire \VGA_ADAPTER|controller|controller_translator|Add1~33_sumout ;
wire \VGA_ADAPTER|controller|controller_translator|Add1~37_sumout ;
wire \VGA_ADAPTER|controller|controller_translator|Add1~41_sumout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23~portbdataout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17~portbdataout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20~portbdataout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14~portbdataout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11~portbdataout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8~portbdataout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ;
wire \VGA_ADAPTER|controller|on_screen~0_combout ;
wire \VGA_ADAPTER|controller|on_screen~1_combout ;
wire \VGA_ADAPTER|controller|LessThan7~0_combout ;
wire \VGA_ADAPTER|controller|on_screen~2_combout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout ;
wire \MB|vga_colour[1]~1_combout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a29 ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26~portbdataout ;
wire \VGA_ADAPTER|controller|VGA_R[0]~0_combout ;
wire \VGA_ADAPTER|controller|VGA_R[0]~1_combout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25~portbdataout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28~portbdataout ;
wire \VGA_ADAPTER|controller|VGA_G[0]~0_combout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13~portbdataout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22~portbdataout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16~portbdataout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19~portbdataout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10~portbdataout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ;
wire \VGA_ADAPTER|controller|VGA_G[0]~1_combout ;
wire \MB|vga_colour[0]~2_combout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15~portbdataout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21~portbdataout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18~portbdataout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12~portbdataout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27~portbdataout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24~portbdataout ;
wire \VGA_ADAPTER|controller|VGA_B[0]~0_combout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9~portbdataout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ;
wire \VGA_ADAPTER|controller|VGA_B[0]~1_combout ;
wire \VGA_ADAPTER|controller|VGA_HS1~0_combout ;
wire \VGA_ADAPTER|controller|VGA_HS1~1_combout ;
wire \VGA_ADAPTER|controller|VGA_HS1~q ;
wire \VGA_ADAPTER|controller|VGA_HS~q ;
wire \VGA_ADAPTER|controller|VGA_VS1~0_combout ;
wire \VGA_ADAPTER|controller|VGA_VS1~1_combout ;
wire \VGA_ADAPTER|controller|VGA_VS1~q ;
wire \VGA_ADAPTER|controller|VGA_VS~q ;
wire \VGA_ADAPTER|controller|VGA_BLANK1~0_combout ;
wire \VGA_ADAPTER|controller|VGA_BLANK1~q ;
wire \VGA_ADAPTER|controller|VGA_BLANK~q ;
wire [15:0] \MB|REG_J|q ;
wire [3:0] \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode326w ;
wire [9:0] \VGA_ADAPTER|controller|yCounter ;
wire [9:0] \VGA_ADAPTER|controller|xCounter ;
wire [15:0] \MB|REG_I|q ;
wire [15:0] \MB|REG_N|q ;
wire [3:0] \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode363w ;
wire [31:0] \MB|REG_B|q ;
wire [5:0] \VGA_ADAPTER|mypll|altpll_component|auto_generated|clk ;
wire [31:0] \MB|REG_A|q ;
wire [31:0] \MB|REG_X|q ;
wire [3:0] \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b ;
wire [3:0] \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode373w ;
wire [31:0] \MB|REG_Y|q ;
wire [3:0] \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode383w ;
wire [3:0] \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode393w ;
wire [3:0] \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode403w ;
wire [3:0] \VGA_ADAPTER|VideoMemory|auto_generated|address_reg_b ;
wire [3:0] \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode508w ;
wire [3:0] \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode343w ;
wire [3:0] \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode353w ;
wire [3:0] \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode606w ;
wire [3:0] \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode595w ;

wire [0:0] \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [1:0] \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [1:0] \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [63:0] \MB|M_BB|Mult0~136_RESULTA_bus ;
wire [63:0] \MB|M_BB|Mult0~477_RESULTA_bus ;
wire [63:0] \MB|M_AA|Mult0~136_RESULTA_bus ;
wire [63:0] \MB|M_AA|Mult0~477_RESULTA_bus ;
wire [63:0] \MB|M_BB|Mult0~818_RESULTA_bus ;
wire [63:0] \MB|M_AA|Mult0~818_RESULTA_bus ;
wire [63:0] \MB|M_AB|Mult0~132_RESULTA_bus ;
wire [63:0] \MB|M_AB|Mult0~473_RESULTA_bus ;
wire [63:0] \MB|M_AB|Mult0~814_RESULTA_bus ;
wire [63:0] \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus ;
wire [63:0] \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus ;
wire [63:0] \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus ;
wire [63:0] \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus ;
wire [63:0] \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus ;
wire [63:0] \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus ;
wire [63:0] \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus ;
wire [63:0] \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus ;
wire [63:0] \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus ;
wire [7:0] \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14~portbdataout  = \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17~portbdataout  = \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20~portbdataout  = \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23~portbdataout  = \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8~portbdataout  = \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11~portbdataout  = \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26~portbdataout  = \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13~portbdataout  = \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16~portbdataout  = \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19~portbdataout  = \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22~portbdataout  = \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10~portbdataout  = \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28~portbdataout  = \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];
assign \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a29  = \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus [1];

assign \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25~portbdataout  = \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12~portbdataout  = \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15~portbdataout  = \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18~portbdataout  = \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21~portbdataout  = \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9~portbdataout  = \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27~portbdataout  = \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24~portbdataout  = \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \MB|M_BB|Mult0~136_resulta  = \MB|M_BB|Mult0~136_RESULTA_bus [0];
assign \MB|M_BB|Mult0~137  = \MB|M_BB|Mult0~136_RESULTA_bus [1];
assign \MB|M_BB|Mult0~138  = \MB|M_BB|Mult0~136_RESULTA_bus [2];
assign \MB|M_BB|Mult0~139  = \MB|M_BB|Mult0~136_RESULTA_bus [3];
assign \MB|M_BB|Mult0~140  = \MB|M_BB|Mult0~136_RESULTA_bus [4];
assign \MB|M_BB|Mult0~141  = \MB|M_BB|Mult0~136_RESULTA_bus [5];
assign \MB|M_BB|Mult0~142  = \MB|M_BB|Mult0~136_RESULTA_bus [6];
assign \MB|M_BB|Mult0~143  = \MB|M_BB|Mult0~136_RESULTA_bus [7];
assign \MB|M_BB|Mult0~144  = \MB|M_BB|Mult0~136_RESULTA_bus [8];
assign \MB|M_BB|Mult0~145  = \MB|M_BB|Mult0~136_RESULTA_bus [9];
assign \MB|M_BB|Mult0~146  = \MB|M_BB|Mult0~136_RESULTA_bus [10];
assign \MB|M_BB|Mult0~147  = \MB|M_BB|Mult0~136_RESULTA_bus [11];
assign \MB|M_BB|Mult0~148  = \MB|M_BB|Mult0~136_RESULTA_bus [12];
assign \MB|M_BB|Mult0~149  = \MB|M_BB|Mult0~136_RESULTA_bus [13];
assign \MB|M_BB|Mult0~150  = \MB|M_BB|Mult0~136_RESULTA_bus [14];
assign \MB|M_BB|Mult0~151  = \MB|M_BB|Mult0~136_RESULTA_bus [15];
assign \MB|M_BB|Mult0~152  = \MB|M_BB|Mult0~136_RESULTA_bus [16];
assign \MB|M_BB|Mult0~153  = \MB|M_BB|Mult0~136_RESULTA_bus [17];
assign \MB|M_BB|Mult0~154  = \MB|M_BB|Mult0~136_RESULTA_bus [18];
assign \MB|M_BB|Mult0~155  = \MB|M_BB|Mult0~136_RESULTA_bus [19];
assign \MB|M_BB|Mult0~156  = \MB|M_BB|Mult0~136_RESULTA_bus [20];
assign \MB|M_BB|Mult0~157  = \MB|M_BB|Mult0~136_RESULTA_bus [21];
assign \MB|M_BB|Mult0~158  = \MB|M_BB|Mult0~136_RESULTA_bus [22];
assign \MB|M_BB|Mult0~159  = \MB|M_BB|Mult0~136_RESULTA_bus [23];
assign \MB|M_BB|Mult0~160  = \MB|M_BB|Mult0~136_RESULTA_bus [24];
assign \MB|M_BB|Mult0~161  = \MB|M_BB|Mult0~136_RESULTA_bus [25];
assign \MB|M_BB|Mult0~162  = \MB|M_BB|Mult0~136_RESULTA_bus [26];
assign \MB|M_BB|Mult0~163  = \MB|M_BB|Mult0~136_RESULTA_bus [27];
assign \MB|M_BB|Mult0~164  = \MB|M_BB|Mult0~136_RESULTA_bus [28];
assign \MB|M_BB|Mult0~165  = \MB|M_BB|Mult0~136_RESULTA_bus [29];
assign \MB|M_BB|Mult0~166  = \MB|M_BB|Mult0~136_RESULTA_bus [30];
assign \MB|M_BB|Mult0~167  = \MB|M_BB|Mult0~136_RESULTA_bus [31];
assign \MB|M_BB|Mult0~168  = \MB|M_BB|Mult0~136_RESULTA_bus [32];
assign \MB|M_BB|Mult0~169  = \MB|M_BB|Mult0~136_RESULTA_bus [33];
assign \MB|M_BB|Mult0~170  = \MB|M_BB|Mult0~136_RESULTA_bus [34];
assign \MB|M_BB|Mult0~171  = \MB|M_BB|Mult0~136_RESULTA_bus [35];
assign \MB|M_BB|Mult0~172  = \MB|M_BB|Mult0~136_RESULTA_bus [36];
assign \MB|M_BB|Mult0~173  = \MB|M_BB|Mult0~136_RESULTA_bus [37];
assign \MB|M_BB|Mult0~174  = \MB|M_BB|Mult0~136_RESULTA_bus [38];
assign \MB|M_BB|Mult0~175  = \MB|M_BB|Mult0~136_RESULTA_bus [39];
assign \MB|M_BB|Mult0~176  = \MB|M_BB|Mult0~136_RESULTA_bus [40];
assign \MB|M_BB|Mult0~177  = \MB|M_BB|Mult0~136_RESULTA_bus [41];
assign \MB|M_BB|Mult0~178  = \MB|M_BB|Mult0~136_RESULTA_bus [42];
assign \MB|M_BB|Mult0~179  = \MB|M_BB|Mult0~136_RESULTA_bus [43];
assign \MB|M_BB|Mult0~180  = \MB|M_BB|Mult0~136_RESULTA_bus [44];
assign \MB|M_BB|Mult0~181  = \MB|M_BB|Mult0~136_RESULTA_bus [45];
assign \MB|M_BB|Mult0~182  = \MB|M_BB|Mult0~136_RESULTA_bus [46];
assign \MB|M_BB|Mult0~183  = \MB|M_BB|Mult0~136_RESULTA_bus [47];
assign \MB|M_BB|Mult0~184  = \MB|M_BB|Mult0~136_RESULTA_bus [48];
assign \MB|M_BB|Mult0~185  = \MB|M_BB|Mult0~136_RESULTA_bus [49];
assign \MB|M_BB|Mult0~186  = \MB|M_BB|Mult0~136_RESULTA_bus [50];
assign \MB|M_BB|Mult0~187  = \MB|M_BB|Mult0~136_RESULTA_bus [51];
assign \MB|M_BB|Mult0~188  = \MB|M_BB|Mult0~136_RESULTA_bus [52];
assign \MB|M_BB|Mult0~189  = \MB|M_BB|Mult0~136_RESULTA_bus [53];
assign \MB|M_BB|Mult0~190  = \MB|M_BB|Mult0~136_RESULTA_bus [54];
assign \MB|M_BB|Mult0~191  = \MB|M_BB|Mult0~136_RESULTA_bus [55];
assign \MB|M_BB|Mult0~192  = \MB|M_BB|Mult0~136_RESULTA_bus [56];
assign \MB|M_BB|Mult0~193  = \MB|M_BB|Mult0~136_RESULTA_bus [57];
assign \MB|M_BB|Mult0~194  = \MB|M_BB|Mult0~136_RESULTA_bus [58];
assign \MB|M_BB|Mult0~195  = \MB|M_BB|Mult0~136_RESULTA_bus [59];
assign \MB|M_BB|Mult0~196  = \MB|M_BB|Mult0~136_RESULTA_bus [60];
assign \MB|M_BB|Mult0~197  = \MB|M_BB|Mult0~136_RESULTA_bus [61];
assign \MB|M_BB|Mult0~198  = \MB|M_BB|Mult0~136_RESULTA_bus [62];
assign \MB|M_BB|Mult0~199  = \MB|M_BB|Mult0~136_RESULTA_bus [63];

assign \MB|M_BB|Mult0~477_resulta  = \MB|M_BB|Mult0~477_RESULTA_bus [0];
assign \MB|M_BB|Mult0~478  = \MB|M_BB|Mult0~477_RESULTA_bus [1];
assign \MB|M_BB|Mult0~479  = \MB|M_BB|Mult0~477_RESULTA_bus [2];
assign \MB|M_BB|Mult0~480  = \MB|M_BB|Mult0~477_RESULTA_bus [3];
assign \MB|M_BB|Mult0~481  = \MB|M_BB|Mult0~477_RESULTA_bus [4];
assign \MB|M_BB|Mult0~482  = \MB|M_BB|Mult0~477_RESULTA_bus [5];
assign \MB|M_BB|Mult0~483  = \MB|M_BB|Mult0~477_RESULTA_bus [6];
assign \MB|M_BB|Mult0~484  = \MB|M_BB|Mult0~477_RESULTA_bus [7];
assign \MB|M_BB|Mult0~485  = \MB|M_BB|Mult0~477_RESULTA_bus [8];
assign \MB|M_BB|Mult0~486  = \MB|M_BB|Mult0~477_RESULTA_bus [9];
assign \MB|M_BB|Mult0~487  = \MB|M_BB|Mult0~477_RESULTA_bus [10];
assign \MB|M_BB|Mult0~488  = \MB|M_BB|Mult0~477_RESULTA_bus [11];
assign \MB|M_BB|Mult0~489  = \MB|M_BB|Mult0~477_RESULTA_bus [12];
assign \MB|M_BB|Mult0~490  = \MB|M_BB|Mult0~477_RESULTA_bus [13];
assign \MB|M_BB|Mult0~491  = \MB|M_BB|Mult0~477_RESULTA_bus [14];
assign \MB|M_BB|Mult0~492  = \MB|M_BB|Mult0~477_RESULTA_bus [15];
assign \MB|M_BB|Mult0~493  = \MB|M_BB|Mult0~477_RESULTA_bus [16];
assign \MB|M_BB|Mult0~494  = \MB|M_BB|Mult0~477_RESULTA_bus [17];
assign \MB|M_BB|Mult0~495  = \MB|M_BB|Mult0~477_RESULTA_bus [18];
assign \MB|M_BB|Mult0~496  = \MB|M_BB|Mult0~477_RESULTA_bus [19];
assign \MB|M_BB|Mult0~497  = \MB|M_BB|Mult0~477_RESULTA_bus [20];
assign \MB|M_BB|Mult0~498  = \MB|M_BB|Mult0~477_RESULTA_bus [21];
assign \MB|M_BB|Mult0~499  = \MB|M_BB|Mult0~477_RESULTA_bus [22];
assign \MB|M_BB|Mult0~500  = \MB|M_BB|Mult0~477_RESULTA_bus [23];
assign \MB|M_BB|Mult0~501  = \MB|M_BB|Mult0~477_RESULTA_bus [24];
assign \MB|M_BB|Mult0~502  = \MB|M_BB|Mult0~477_RESULTA_bus [25];
assign \MB|M_BB|Mult0~503  = \MB|M_BB|Mult0~477_RESULTA_bus [26];
assign \MB|M_BB|Mult0~504  = \MB|M_BB|Mult0~477_RESULTA_bus [27];
assign \MB|M_BB|Mult0~505  = \MB|M_BB|Mult0~477_RESULTA_bus [28];
assign \MB|M_BB|Mult0~506  = \MB|M_BB|Mult0~477_RESULTA_bus [29];
assign \MB|M_BB|Mult0~507  = \MB|M_BB|Mult0~477_RESULTA_bus [30];
assign \MB|M_BB|Mult0~508  = \MB|M_BB|Mult0~477_RESULTA_bus [31];
assign \MB|M_BB|Mult0~509  = \MB|M_BB|Mult0~477_RESULTA_bus [32];
assign \MB|M_BB|Mult0~510  = \MB|M_BB|Mult0~477_RESULTA_bus [33];
assign \MB|M_BB|Mult0~511  = \MB|M_BB|Mult0~477_RESULTA_bus [34];
assign \MB|M_BB|Mult0~512  = \MB|M_BB|Mult0~477_RESULTA_bus [35];
assign \MB|M_BB|Mult0~513  = \MB|M_BB|Mult0~477_RESULTA_bus [36];
assign \MB|M_BB|Mult0~514  = \MB|M_BB|Mult0~477_RESULTA_bus [37];
assign \MB|M_BB|Mult0~515  = \MB|M_BB|Mult0~477_RESULTA_bus [38];
assign \MB|M_BB|Mult0~516  = \MB|M_BB|Mult0~477_RESULTA_bus [39];
assign \MB|M_BB|Mult0~517  = \MB|M_BB|Mult0~477_RESULTA_bus [40];
assign \MB|M_BB|Mult0~518  = \MB|M_BB|Mult0~477_RESULTA_bus [41];
assign \MB|M_BB|Mult0~519  = \MB|M_BB|Mult0~477_RESULTA_bus [42];
assign \MB|M_BB|Mult0~520  = \MB|M_BB|Mult0~477_RESULTA_bus [43];
assign \MB|M_BB|Mult0~521  = \MB|M_BB|Mult0~477_RESULTA_bus [44];
assign \MB|M_BB|Mult0~522  = \MB|M_BB|Mult0~477_RESULTA_bus [45];
assign \MB|M_BB|Mult0~523  = \MB|M_BB|Mult0~477_RESULTA_bus [46];
assign \MB|M_BB|Mult0~524  = \MB|M_BB|Mult0~477_RESULTA_bus [47];
assign \MB|M_BB|Mult0~525  = \MB|M_BB|Mult0~477_RESULTA_bus [48];
assign \MB|M_BB|Mult0~526  = \MB|M_BB|Mult0~477_RESULTA_bus [49];
assign \MB|M_BB|Mult0~527  = \MB|M_BB|Mult0~477_RESULTA_bus [50];
assign \MB|M_BB|Mult0~528  = \MB|M_BB|Mult0~477_RESULTA_bus [51];
assign \MB|M_BB|Mult0~529  = \MB|M_BB|Mult0~477_RESULTA_bus [52];
assign \MB|M_BB|Mult0~530  = \MB|M_BB|Mult0~477_RESULTA_bus [53];
assign \MB|M_BB|Mult0~531  = \MB|M_BB|Mult0~477_RESULTA_bus [54];
assign \MB|M_BB|Mult0~532  = \MB|M_BB|Mult0~477_RESULTA_bus [55];
assign \MB|M_BB|Mult0~533  = \MB|M_BB|Mult0~477_RESULTA_bus [56];
assign \MB|M_BB|Mult0~534  = \MB|M_BB|Mult0~477_RESULTA_bus [57];
assign \MB|M_BB|Mult0~535  = \MB|M_BB|Mult0~477_RESULTA_bus [58];
assign \MB|M_BB|Mult0~536  = \MB|M_BB|Mult0~477_RESULTA_bus [59];
assign \MB|M_BB|Mult0~537  = \MB|M_BB|Mult0~477_RESULTA_bus [60];
assign \MB|M_BB|Mult0~538  = \MB|M_BB|Mult0~477_RESULTA_bus [61];
assign \MB|M_BB|Mult0~539  = \MB|M_BB|Mult0~477_RESULTA_bus [62];
assign \MB|M_BB|Mult0~540  = \MB|M_BB|Mult0~477_RESULTA_bus [63];

assign \MB|M_AA|Mult0~136_resulta  = \MB|M_AA|Mult0~136_RESULTA_bus [0];
assign \MB|M_AA|Mult0~137  = \MB|M_AA|Mult0~136_RESULTA_bus [1];
assign \MB|M_AA|Mult0~138  = \MB|M_AA|Mult0~136_RESULTA_bus [2];
assign \MB|M_AA|Mult0~139  = \MB|M_AA|Mult0~136_RESULTA_bus [3];
assign \MB|M_AA|Mult0~140  = \MB|M_AA|Mult0~136_RESULTA_bus [4];
assign \MB|M_AA|Mult0~141  = \MB|M_AA|Mult0~136_RESULTA_bus [5];
assign \MB|M_AA|Mult0~142  = \MB|M_AA|Mult0~136_RESULTA_bus [6];
assign \MB|M_AA|Mult0~143  = \MB|M_AA|Mult0~136_RESULTA_bus [7];
assign \MB|M_AA|Mult0~144  = \MB|M_AA|Mult0~136_RESULTA_bus [8];
assign \MB|M_AA|Mult0~145  = \MB|M_AA|Mult0~136_RESULTA_bus [9];
assign \MB|M_AA|Mult0~146  = \MB|M_AA|Mult0~136_RESULTA_bus [10];
assign \MB|M_AA|Mult0~147  = \MB|M_AA|Mult0~136_RESULTA_bus [11];
assign \MB|M_AA|Mult0~148  = \MB|M_AA|Mult0~136_RESULTA_bus [12];
assign \MB|M_AA|Mult0~149  = \MB|M_AA|Mult0~136_RESULTA_bus [13];
assign \MB|M_AA|Mult0~150  = \MB|M_AA|Mult0~136_RESULTA_bus [14];
assign \MB|M_AA|Mult0~151  = \MB|M_AA|Mult0~136_RESULTA_bus [15];
assign \MB|M_AA|Mult0~152  = \MB|M_AA|Mult0~136_RESULTA_bus [16];
assign \MB|M_AA|Mult0~153  = \MB|M_AA|Mult0~136_RESULTA_bus [17];
assign \MB|M_AA|Mult0~154  = \MB|M_AA|Mult0~136_RESULTA_bus [18];
assign \MB|M_AA|Mult0~155  = \MB|M_AA|Mult0~136_RESULTA_bus [19];
assign \MB|M_AA|Mult0~156  = \MB|M_AA|Mult0~136_RESULTA_bus [20];
assign \MB|M_AA|Mult0~157  = \MB|M_AA|Mult0~136_RESULTA_bus [21];
assign \MB|M_AA|Mult0~158  = \MB|M_AA|Mult0~136_RESULTA_bus [22];
assign \MB|M_AA|Mult0~159  = \MB|M_AA|Mult0~136_RESULTA_bus [23];
assign \MB|M_AA|Mult0~160  = \MB|M_AA|Mult0~136_RESULTA_bus [24];
assign \MB|M_AA|Mult0~161  = \MB|M_AA|Mult0~136_RESULTA_bus [25];
assign \MB|M_AA|Mult0~162  = \MB|M_AA|Mult0~136_RESULTA_bus [26];
assign \MB|M_AA|Mult0~163  = \MB|M_AA|Mult0~136_RESULTA_bus [27];
assign \MB|M_AA|Mult0~164  = \MB|M_AA|Mult0~136_RESULTA_bus [28];
assign \MB|M_AA|Mult0~165  = \MB|M_AA|Mult0~136_RESULTA_bus [29];
assign \MB|M_AA|Mult0~166  = \MB|M_AA|Mult0~136_RESULTA_bus [30];
assign \MB|M_AA|Mult0~167  = \MB|M_AA|Mult0~136_RESULTA_bus [31];
assign \MB|M_AA|Mult0~168  = \MB|M_AA|Mult0~136_RESULTA_bus [32];
assign \MB|M_AA|Mult0~169  = \MB|M_AA|Mult0~136_RESULTA_bus [33];
assign \MB|M_AA|Mult0~170  = \MB|M_AA|Mult0~136_RESULTA_bus [34];
assign \MB|M_AA|Mult0~171  = \MB|M_AA|Mult0~136_RESULTA_bus [35];
assign \MB|M_AA|Mult0~172  = \MB|M_AA|Mult0~136_RESULTA_bus [36];
assign \MB|M_AA|Mult0~173  = \MB|M_AA|Mult0~136_RESULTA_bus [37];
assign \MB|M_AA|Mult0~174  = \MB|M_AA|Mult0~136_RESULTA_bus [38];
assign \MB|M_AA|Mult0~175  = \MB|M_AA|Mult0~136_RESULTA_bus [39];
assign \MB|M_AA|Mult0~176  = \MB|M_AA|Mult0~136_RESULTA_bus [40];
assign \MB|M_AA|Mult0~177  = \MB|M_AA|Mult0~136_RESULTA_bus [41];
assign \MB|M_AA|Mult0~178  = \MB|M_AA|Mult0~136_RESULTA_bus [42];
assign \MB|M_AA|Mult0~179  = \MB|M_AA|Mult0~136_RESULTA_bus [43];
assign \MB|M_AA|Mult0~180  = \MB|M_AA|Mult0~136_RESULTA_bus [44];
assign \MB|M_AA|Mult0~181  = \MB|M_AA|Mult0~136_RESULTA_bus [45];
assign \MB|M_AA|Mult0~182  = \MB|M_AA|Mult0~136_RESULTA_bus [46];
assign \MB|M_AA|Mult0~183  = \MB|M_AA|Mult0~136_RESULTA_bus [47];
assign \MB|M_AA|Mult0~184  = \MB|M_AA|Mult0~136_RESULTA_bus [48];
assign \MB|M_AA|Mult0~185  = \MB|M_AA|Mult0~136_RESULTA_bus [49];
assign \MB|M_AA|Mult0~186  = \MB|M_AA|Mult0~136_RESULTA_bus [50];
assign \MB|M_AA|Mult0~187  = \MB|M_AA|Mult0~136_RESULTA_bus [51];
assign \MB|M_AA|Mult0~188  = \MB|M_AA|Mult0~136_RESULTA_bus [52];
assign \MB|M_AA|Mult0~189  = \MB|M_AA|Mult0~136_RESULTA_bus [53];
assign \MB|M_AA|Mult0~190  = \MB|M_AA|Mult0~136_RESULTA_bus [54];
assign \MB|M_AA|Mult0~191  = \MB|M_AA|Mult0~136_RESULTA_bus [55];
assign \MB|M_AA|Mult0~192  = \MB|M_AA|Mult0~136_RESULTA_bus [56];
assign \MB|M_AA|Mult0~193  = \MB|M_AA|Mult0~136_RESULTA_bus [57];
assign \MB|M_AA|Mult0~194  = \MB|M_AA|Mult0~136_RESULTA_bus [58];
assign \MB|M_AA|Mult0~195  = \MB|M_AA|Mult0~136_RESULTA_bus [59];
assign \MB|M_AA|Mult0~196  = \MB|M_AA|Mult0~136_RESULTA_bus [60];
assign \MB|M_AA|Mult0~197  = \MB|M_AA|Mult0~136_RESULTA_bus [61];
assign \MB|M_AA|Mult0~198  = \MB|M_AA|Mult0~136_RESULTA_bus [62];
assign \MB|M_AA|Mult0~199  = \MB|M_AA|Mult0~136_RESULTA_bus [63];

assign \MB|M_AA|Mult0~477_resulta  = \MB|M_AA|Mult0~477_RESULTA_bus [0];
assign \MB|M_AA|Mult0~478  = \MB|M_AA|Mult0~477_RESULTA_bus [1];
assign \MB|M_AA|Mult0~479  = \MB|M_AA|Mult0~477_RESULTA_bus [2];
assign \MB|M_AA|Mult0~480  = \MB|M_AA|Mult0~477_RESULTA_bus [3];
assign \MB|M_AA|Mult0~481  = \MB|M_AA|Mult0~477_RESULTA_bus [4];
assign \MB|M_AA|Mult0~482  = \MB|M_AA|Mult0~477_RESULTA_bus [5];
assign \MB|M_AA|Mult0~483  = \MB|M_AA|Mult0~477_RESULTA_bus [6];
assign \MB|M_AA|Mult0~484  = \MB|M_AA|Mult0~477_RESULTA_bus [7];
assign \MB|M_AA|Mult0~485  = \MB|M_AA|Mult0~477_RESULTA_bus [8];
assign \MB|M_AA|Mult0~486  = \MB|M_AA|Mult0~477_RESULTA_bus [9];
assign \MB|M_AA|Mult0~487  = \MB|M_AA|Mult0~477_RESULTA_bus [10];
assign \MB|M_AA|Mult0~488  = \MB|M_AA|Mult0~477_RESULTA_bus [11];
assign \MB|M_AA|Mult0~489  = \MB|M_AA|Mult0~477_RESULTA_bus [12];
assign \MB|M_AA|Mult0~490  = \MB|M_AA|Mult0~477_RESULTA_bus [13];
assign \MB|M_AA|Mult0~491  = \MB|M_AA|Mult0~477_RESULTA_bus [14];
assign \MB|M_AA|Mult0~492  = \MB|M_AA|Mult0~477_RESULTA_bus [15];
assign \MB|M_AA|Mult0~493  = \MB|M_AA|Mult0~477_RESULTA_bus [16];
assign \MB|M_AA|Mult0~494  = \MB|M_AA|Mult0~477_RESULTA_bus [17];
assign \MB|M_AA|Mult0~495  = \MB|M_AA|Mult0~477_RESULTA_bus [18];
assign \MB|M_AA|Mult0~496  = \MB|M_AA|Mult0~477_RESULTA_bus [19];
assign \MB|M_AA|Mult0~497  = \MB|M_AA|Mult0~477_RESULTA_bus [20];
assign \MB|M_AA|Mult0~498  = \MB|M_AA|Mult0~477_RESULTA_bus [21];
assign \MB|M_AA|Mult0~499  = \MB|M_AA|Mult0~477_RESULTA_bus [22];
assign \MB|M_AA|Mult0~500  = \MB|M_AA|Mult0~477_RESULTA_bus [23];
assign \MB|M_AA|Mult0~501  = \MB|M_AA|Mult0~477_RESULTA_bus [24];
assign \MB|M_AA|Mult0~502  = \MB|M_AA|Mult0~477_RESULTA_bus [25];
assign \MB|M_AA|Mult0~503  = \MB|M_AA|Mult0~477_RESULTA_bus [26];
assign \MB|M_AA|Mult0~504  = \MB|M_AA|Mult0~477_RESULTA_bus [27];
assign \MB|M_AA|Mult0~505  = \MB|M_AA|Mult0~477_RESULTA_bus [28];
assign \MB|M_AA|Mult0~506  = \MB|M_AA|Mult0~477_RESULTA_bus [29];
assign \MB|M_AA|Mult0~507  = \MB|M_AA|Mult0~477_RESULTA_bus [30];
assign \MB|M_AA|Mult0~508  = \MB|M_AA|Mult0~477_RESULTA_bus [31];
assign \MB|M_AA|Mult0~509  = \MB|M_AA|Mult0~477_RESULTA_bus [32];
assign \MB|M_AA|Mult0~510  = \MB|M_AA|Mult0~477_RESULTA_bus [33];
assign \MB|M_AA|Mult0~511  = \MB|M_AA|Mult0~477_RESULTA_bus [34];
assign \MB|M_AA|Mult0~512  = \MB|M_AA|Mult0~477_RESULTA_bus [35];
assign \MB|M_AA|Mult0~513  = \MB|M_AA|Mult0~477_RESULTA_bus [36];
assign \MB|M_AA|Mult0~514  = \MB|M_AA|Mult0~477_RESULTA_bus [37];
assign \MB|M_AA|Mult0~515  = \MB|M_AA|Mult0~477_RESULTA_bus [38];
assign \MB|M_AA|Mult0~516  = \MB|M_AA|Mult0~477_RESULTA_bus [39];
assign \MB|M_AA|Mult0~517  = \MB|M_AA|Mult0~477_RESULTA_bus [40];
assign \MB|M_AA|Mult0~518  = \MB|M_AA|Mult0~477_RESULTA_bus [41];
assign \MB|M_AA|Mult0~519  = \MB|M_AA|Mult0~477_RESULTA_bus [42];
assign \MB|M_AA|Mult0~520  = \MB|M_AA|Mult0~477_RESULTA_bus [43];
assign \MB|M_AA|Mult0~521  = \MB|M_AA|Mult0~477_RESULTA_bus [44];
assign \MB|M_AA|Mult0~522  = \MB|M_AA|Mult0~477_RESULTA_bus [45];
assign \MB|M_AA|Mult0~523  = \MB|M_AA|Mult0~477_RESULTA_bus [46];
assign \MB|M_AA|Mult0~524  = \MB|M_AA|Mult0~477_RESULTA_bus [47];
assign \MB|M_AA|Mult0~525  = \MB|M_AA|Mult0~477_RESULTA_bus [48];
assign \MB|M_AA|Mult0~526  = \MB|M_AA|Mult0~477_RESULTA_bus [49];
assign \MB|M_AA|Mult0~527  = \MB|M_AA|Mult0~477_RESULTA_bus [50];
assign \MB|M_AA|Mult0~528  = \MB|M_AA|Mult0~477_RESULTA_bus [51];
assign \MB|M_AA|Mult0~529  = \MB|M_AA|Mult0~477_RESULTA_bus [52];
assign \MB|M_AA|Mult0~530  = \MB|M_AA|Mult0~477_RESULTA_bus [53];
assign \MB|M_AA|Mult0~531  = \MB|M_AA|Mult0~477_RESULTA_bus [54];
assign \MB|M_AA|Mult0~532  = \MB|M_AA|Mult0~477_RESULTA_bus [55];
assign \MB|M_AA|Mult0~533  = \MB|M_AA|Mult0~477_RESULTA_bus [56];
assign \MB|M_AA|Mult0~534  = \MB|M_AA|Mult0~477_RESULTA_bus [57];
assign \MB|M_AA|Mult0~535  = \MB|M_AA|Mult0~477_RESULTA_bus [58];
assign \MB|M_AA|Mult0~536  = \MB|M_AA|Mult0~477_RESULTA_bus [59];
assign \MB|M_AA|Mult0~537  = \MB|M_AA|Mult0~477_RESULTA_bus [60];
assign \MB|M_AA|Mult0~538  = \MB|M_AA|Mult0~477_RESULTA_bus [61];
assign \MB|M_AA|Mult0~539  = \MB|M_AA|Mult0~477_RESULTA_bus [62];
assign \MB|M_AA|Mult0~540  = \MB|M_AA|Mult0~477_RESULTA_bus [63];

assign \MB|M_BB|Mult0~818_resulta  = \MB|M_BB|Mult0~818_RESULTA_bus [0];
assign \MB|M_BB|Mult0~819  = \MB|M_BB|Mult0~818_RESULTA_bus [1];
assign \MB|M_BB|Mult0~820  = \MB|M_BB|Mult0~818_RESULTA_bus [2];
assign \MB|M_BB|Mult0~821  = \MB|M_BB|Mult0~818_RESULTA_bus [3];
assign \MB|M_BB|Mult0~822  = \MB|M_BB|Mult0~818_RESULTA_bus [4];
assign \MB|M_BB|Mult0~823  = \MB|M_BB|Mult0~818_RESULTA_bus [5];
assign \MB|M_BB|Mult0~824  = \MB|M_BB|Mult0~818_RESULTA_bus [6];
assign \MB|M_BB|Mult0~825  = \MB|M_BB|Mult0~818_RESULTA_bus [7];
assign \MB|M_BB|Mult0~826  = \MB|M_BB|Mult0~818_RESULTA_bus [8];
assign \MB|M_BB|Mult0~827  = \MB|M_BB|Mult0~818_RESULTA_bus [9];
assign \MB|M_BB|Mult0~828  = \MB|M_BB|Mult0~818_RESULTA_bus [10];
assign \MB|M_BB|Mult0~829  = \MB|M_BB|Mult0~818_RESULTA_bus [11];
assign \MB|M_BB|Mult0~830  = \MB|M_BB|Mult0~818_RESULTA_bus [12];
assign \MB|M_BB|Mult0~831  = \MB|M_BB|Mult0~818_RESULTA_bus [13];
assign \MB|M_BB|Mult0~832  = \MB|M_BB|Mult0~818_RESULTA_bus [14];
assign \MB|M_BB|Mult0~833  = \MB|M_BB|Mult0~818_RESULTA_bus [15];
assign \MB|M_BB|Mult0~834  = \MB|M_BB|Mult0~818_RESULTA_bus [16];
assign \MB|M_BB|Mult0~835  = \MB|M_BB|Mult0~818_RESULTA_bus [17];
assign \MB|M_BB|Mult0~836  = \MB|M_BB|Mult0~818_RESULTA_bus [18];
assign \MB|M_BB|Mult0~837  = \MB|M_BB|Mult0~818_RESULTA_bus [19];
assign \MB|M_BB|Mult0~838  = \MB|M_BB|Mult0~818_RESULTA_bus [20];
assign \MB|M_BB|Mult0~839  = \MB|M_BB|Mult0~818_RESULTA_bus [21];
assign \MB|M_BB|Mult0~840  = \MB|M_BB|Mult0~818_RESULTA_bus [22];
assign \MB|M_BB|Mult0~841  = \MB|M_BB|Mult0~818_RESULTA_bus [23];
assign \MB|M_BB|Mult0~842  = \MB|M_BB|Mult0~818_RESULTA_bus [24];
assign \MB|M_BB|Mult0~843  = \MB|M_BB|Mult0~818_RESULTA_bus [25];
assign \MB|M_BB|Mult0~844  = \MB|M_BB|Mult0~818_RESULTA_bus [26];
assign \MB|M_BB|Mult0~845  = \MB|M_BB|Mult0~818_RESULTA_bus [27];
assign \MB|M_BB|Mult0~846  = \MB|M_BB|Mult0~818_RESULTA_bus [28];
assign \MB|M_BB|Mult0~847  = \MB|M_BB|Mult0~818_RESULTA_bus [29];
assign \MB|M_BB|Mult0~848  = \MB|M_BB|Mult0~818_RESULTA_bus [30];
assign \MB|M_BB|Mult0~849  = \MB|M_BB|Mult0~818_RESULTA_bus [31];
assign \MB|M_BB|Mult0~850  = \MB|M_BB|Mult0~818_RESULTA_bus [32];
assign \MB|M_BB|Mult0~851  = \MB|M_BB|Mult0~818_RESULTA_bus [33];
assign \MB|M_BB|Mult0~852  = \MB|M_BB|Mult0~818_RESULTA_bus [34];
assign \MB|M_BB|Mult0~853  = \MB|M_BB|Mult0~818_RESULTA_bus [35];
assign \MB|M_BB|Mult0~854  = \MB|M_BB|Mult0~818_RESULTA_bus [36];
assign \MB|M_BB|Mult0~855  = \MB|M_BB|Mult0~818_RESULTA_bus [37];
assign \MB|M_BB|Mult0~856  = \MB|M_BB|Mult0~818_RESULTA_bus [38];
assign \MB|M_BB|Mult0~857  = \MB|M_BB|Mult0~818_RESULTA_bus [39];
assign \MB|M_BB|Mult0~858  = \MB|M_BB|Mult0~818_RESULTA_bus [40];
assign \MB|M_BB|Mult0~859  = \MB|M_BB|Mult0~818_RESULTA_bus [41];
assign \MB|M_BB|Mult0~860  = \MB|M_BB|Mult0~818_RESULTA_bus [42];
assign \MB|M_BB|Mult0~861  = \MB|M_BB|Mult0~818_RESULTA_bus [43];
assign \MB|M_BB|Mult0~862  = \MB|M_BB|Mult0~818_RESULTA_bus [44];
assign \MB|M_BB|Mult0~863  = \MB|M_BB|Mult0~818_RESULTA_bus [45];
assign \MB|M_BB|Mult0~864  = \MB|M_BB|Mult0~818_RESULTA_bus [46];
assign \MB|M_BB|Mult0~865  = \MB|M_BB|Mult0~818_RESULTA_bus [47];
assign \MB|M_BB|Mult0~866  = \MB|M_BB|Mult0~818_RESULTA_bus [48];
assign \MB|M_BB|Mult0~867  = \MB|M_BB|Mult0~818_RESULTA_bus [49];
assign \MB|M_BB|Mult0~868  = \MB|M_BB|Mult0~818_RESULTA_bus [50];
assign \MB|M_BB|Mult0~869  = \MB|M_BB|Mult0~818_RESULTA_bus [51];
assign \MB|M_BB|Mult0~870  = \MB|M_BB|Mult0~818_RESULTA_bus [52];
assign \MB|M_BB|Mult0~871  = \MB|M_BB|Mult0~818_RESULTA_bus [53];
assign \MB|M_BB|Mult0~872  = \MB|M_BB|Mult0~818_RESULTA_bus [54];
assign \MB|M_BB|Mult0~873  = \MB|M_BB|Mult0~818_RESULTA_bus [55];
assign \MB|M_BB|Mult0~874  = \MB|M_BB|Mult0~818_RESULTA_bus [56];
assign \MB|M_BB|Mult0~875  = \MB|M_BB|Mult0~818_RESULTA_bus [57];
assign \MB|M_BB|Mult0~876  = \MB|M_BB|Mult0~818_RESULTA_bus [58];
assign \MB|M_BB|Mult0~877  = \MB|M_BB|Mult0~818_RESULTA_bus [59];
assign \MB|M_BB|Mult0~878  = \MB|M_BB|Mult0~818_RESULTA_bus [60];
assign \MB|M_BB|Mult0~879  = \MB|M_BB|Mult0~818_RESULTA_bus [61];
assign \MB|M_BB|Mult0~880  = \MB|M_BB|Mult0~818_RESULTA_bus [62];
assign \MB|M_BB|Mult0~881  = \MB|M_BB|Mult0~818_RESULTA_bus [63];

assign \MB|M_AA|Mult0~818_resulta  = \MB|M_AA|Mult0~818_RESULTA_bus [0];
assign \MB|M_AA|Mult0~819  = \MB|M_AA|Mult0~818_RESULTA_bus [1];
assign \MB|M_AA|Mult0~820  = \MB|M_AA|Mult0~818_RESULTA_bus [2];
assign \MB|M_AA|Mult0~821  = \MB|M_AA|Mult0~818_RESULTA_bus [3];
assign \MB|M_AA|Mult0~822  = \MB|M_AA|Mult0~818_RESULTA_bus [4];
assign \MB|M_AA|Mult0~823  = \MB|M_AA|Mult0~818_RESULTA_bus [5];
assign \MB|M_AA|Mult0~824  = \MB|M_AA|Mult0~818_RESULTA_bus [6];
assign \MB|M_AA|Mult0~825  = \MB|M_AA|Mult0~818_RESULTA_bus [7];
assign \MB|M_AA|Mult0~826  = \MB|M_AA|Mult0~818_RESULTA_bus [8];
assign \MB|M_AA|Mult0~827  = \MB|M_AA|Mult0~818_RESULTA_bus [9];
assign \MB|M_AA|Mult0~828  = \MB|M_AA|Mult0~818_RESULTA_bus [10];
assign \MB|M_AA|Mult0~829  = \MB|M_AA|Mult0~818_RESULTA_bus [11];
assign \MB|M_AA|Mult0~830  = \MB|M_AA|Mult0~818_RESULTA_bus [12];
assign \MB|M_AA|Mult0~831  = \MB|M_AA|Mult0~818_RESULTA_bus [13];
assign \MB|M_AA|Mult0~832  = \MB|M_AA|Mult0~818_RESULTA_bus [14];
assign \MB|M_AA|Mult0~833  = \MB|M_AA|Mult0~818_RESULTA_bus [15];
assign \MB|M_AA|Mult0~834  = \MB|M_AA|Mult0~818_RESULTA_bus [16];
assign \MB|M_AA|Mult0~835  = \MB|M_AA|Mult0~818_RESULTA_bus [17];
assign \MB|M_AA|Mult0~836  = \MB|M_AA|Mult0~818_RESULTA_bus [18];
assign \MB|M_AA|Mult0~837  = \MB|M_AA|Mult0~818_RESULTA_bus [19];
assign \MB|M_AA|Mult0~838  = \MB|M_AA|Mult0~818_RESULTA_bus [20];
assign \MB|M_AA|Mult0~839  = \MB|M_AA|Mult0~818_RESULTA_bus [21];
assign \MB|M_AA|Mult0~840  = \MB|M_AA|Mult0~818_RESULTA_bus [22];
assign \MB|M_AA|Mult0~841  = \MB|M_AA|Mult0~818_RESULTA_bus [23];
assign \MB|M_AA|Mult0~842  = \MB|M_AA|Mult0~818_RESULTA_bus [24];
assign \MB|M_AA|Mult0~843  = \MB|M_AA|Mult0~818_RESULTA_bus [25];
assign \MB|M_AA|Mult0~844  = \MB|M_AA|Mult0~818_RESULTA_bus [26];
assign \MB|M_AA|Mult0~845  = \MB|M_AA|Mult0~818_RESULTA_bus [27];
assign \MB|M_AA|Mult0~846  = \MB|M_AA|Mult0~818_RESULTA_bus [28];
assign \MB|M_AA|Mult0~847  = \MB|M_AA|Mult0~818_RESULTA_bus [29];
assign \MB|M_AA|Mult0~848  = \MB|M_AA|Mult0~818_RESULTA_bus [30];
assign \MB|M_AA|Mult0~849  = \MB|M_AA|Mult0~818_RESULTA_bus [31];
assign \MB|M_AA|Mult0~850  = \MB|M_AA|Mult0~818_RESULTA_bus [32];
assign \MB|M_AA|Mult0~851  = \MB|M_AA|Mult0~818_RESULTA_bus [33];
assign \MB|M_AA|Mult0~852  = \MB|M_AA|Mult0~818_RESULTA_bus [34];
assign \MB|M_AA|Mult0~853  = \MB|M_AA|Mult0~818_RESULTA_bus [35];
assign \MB|M_AA|Mult0~854  = \MB|M_AA|Mult0~818_RESULTA_bus [36];
assign \MB|M_AA|Mult0~855  = \MB|M_AA|Mult0~818_RESULTA_bus [37];
assign \MB|M_AA|Mult0~856  = \MB|M_AA|Mult0~818_RESULTA_bus [38];
assign \MB|M_AA|Mult0~857  = \MB|M_AA|Mult0~818_RESULTA_bus [39];
assign \MB|M_AA|Mult0~858  = \MB|M_AA|Mult0~818_RESULTA_bus [40];
assign \MB|M_AA|Mult0~859  = \MB|M_AA|Mult0~818_RESULTA_bus [41];
assign \MB|M_AA|Mult0~860  = \MB|M_AA|Mult0~818_RESULTA_bus [42];
assign \MB|M_AA|Mult0~861  = \MB|M_AA|Mult0~818_RESULTA_bus [43];
assign \MB|M_AA|Mult0~862  = \MB|M_AA|Mult0~818_RESULTA_bus [44];
assign \MB|M_AA|Mult0~863  = \MB|M_AA|Mult0~818_RESULTA_bus [45];
assign \MB|M_AA|Mult0~864  = \MB|M_AA|Mult0~818_RESULTA_bus [46];
assign \MB|M_AA|Mult0~865  = \MB|M_AA|Mult0~818_RESULTA_bus [47];
assign \MB|M_AA|Mult0~866  = \MB|M_AA|Mult0~818_RESULTA_bus [48];
assign \MB|M_AA|Mult0~867  = \MB|M_AA|Mult0~818_RESULTA_bus [49];
assign \MB|M_AA|Mult0~868  = \MB|M_AA|Mult0~818_RESULTA_bus [50];
assign \MB|M_AA|Mult0~869  = \MB|M_AA|Mult0~818_RESULTA_bus [51];
assign \MB|M_AA|Mult0~870  = \MB|M_AA|Mult0~818_RESULTA_bus [52];
assign \MB|M_AA|Mult0~871  = \MB|M_AA|Mult0~818_RESULTA_bus [53];
assign \MB|M_AA|Mult0~872  = \MB|M_AA|Mult0~818_RESULTA_bus [54];
assign \MB|M_AA|Mult0~873  = \MB|M_AA|Mult0~818_RESULTA_bus [55];
assign \MB|M_AA|Mult0~874  = \MB|M_AA|Mult0~818_RESULTA_bus [56];
assign \MB|M_AA|Mult0~875  = \MB|M_AA|Mult0~818_RESULTA_bus [57];
assign \MB|M_AA|Mult0~876  = \MB|M_AA|Mult0~818_RESULTA_bus [58];
assign \MB|M_AA|Mult0~877  = \MB|M_AA|Mult0~818_RESULTA_bus [59];
assign \MB|M_AA|Mult0~878  = \MB|M_AA|Mult0~818_RESULTA_bus [60];
assign \MB|M_AA|Mult0~879  = \MB|M_AA|Mult0~818_RESULTA_bus [61];
assign \MB|M_AA|Mult0~880  = \MB|M_AA|Mult0~818_RESULTA_bus [62];
assign \MB|M_AA|Mult0~881  = \MB|M_AA|Mult0~818_RESULTA_bus [63];

assign \MB|M_AB|Mult0~132_resulta  = \MB|M_AB|Mult0~132_RESULTA_bus [0];
assign \MB|M_AB|Mult0~133  = \MB|M_AB|Mult0~132_RESULTA_bus [1];
assign \MB|M_AB|Mult0~134  = \MB|M_AB|Mult0~132_RESULTA_bus [2];
assign \MB|M_AB|Mult0~135  = \MB|M_AB|Mult0~132_RESULTA_bus [3];
assign \MB|M_AB|Mult0~136  = \MB|M_AB|Mult0~132_RESULTA_bus [4];
assign \MB|M_AB|Mult0~137  = \MB|M_AB|Mult0~132_RESULTA_bus [5];
assign \MB|M_AB|Mult0~138  = \MB|M_AB|Mult0~132_RESULTA_bus [6];
assign \MB|M_AB|Mult0~139  = \MB|M_AB|Mult0~132_RESULTA_bus [7];
assign \MB|M_AB|Mult0~140  = \MB|M_AB|Mult0~132_RESULTA_bus [8];
assign \MB|M_AB|Mult0~141  = \MB|M_AB|Mult0~132_RESULTA_bus [9];
assign \MB|M_AB|Mult0~142  = \MB|M_AB|Mult0~132_RESULTA_bus [10];
assign \MB|M_AB|Mult0~143  = \MB|M_AB|Mult0~132_RESULTA_bus [11];
assign \MB|M_AB|Mult0~144  = \MB|M_AB|Mult0~132_RESULTA_bus [12];
assign \MB|M_AB|Mult0~145  = \MB|M_AB|Mult0~132_RESULTA_bus [13];
assign \MB|M_AB|Mult0~146  = \MB|M_AB|Mult0~132_RESULTA_bus [14];
assign \MB|M_AB|Mult0~147  = \MB|M_AB|Mult0~132_RESULTA_bus [15];
assign \MB|M_AB|Mult0~148  = \MB|M_AB|Mult0~132_RESULTA_bus [16];
assign \MB|M_AB|Mult0~149  = \MB|M_AB|Mult0~132_RESULTA_bus [17];
assign \MB|M_AB|Mult0~150  = \MB|M_AB|Mult0~132_RESULTA_bus [18];
assign \MB|M_AB|Mult0~151  = \MB|M_AB|Mult0~132_RESULTA_bus [19];
assign \MB|M_AB|Mult0~152  = \MB|M_AB|Mult0~132_RESULTA_bus [20];
assign \MB|M_AB|Mult0~153  = \MB|M_AB|Mult0~132_RESULTA_bus [21];
assign \MB|M_AB|Mult0~154  = \MB|M_AB|Mult0~132_RESULTA_bus [22];
assign \MB|M_AB|Mult0~155  = \MB|M_AB|Mult0~132_RESULTA_bus [23];
assign \MB|M_AB|Mult0~156  = \MB|M_AB|Mult0~132_RESULTA_bus [24];
assign \MB|M_AB|Mult0~157  = \MB|M_AB|Mult0~132_RESULTA_bus [25];
assign \MB|M_AB|Mult0~158  = \MB|M_AB|Mult0~132_RESULTA_bus [26];
assign \MB|M_AB|Mult0~159  = \MB|M_AB|Mult0~132_RESULTA_bus [27];
assign \MB|M_AB|Mult0~160  = \MB|M_AB|Mult0~132_RESULTA_bus [28];
assign \MB|M_AB|Mult0~161  = \MB|M_AB|Mult0~132_RESULTA_bus [29];
assign \MB|M_AB|Mult0~162  = \MB|M_AB|Mult0~132_RESULTA_bus [30];
assign \MB|M_AB|Mult0~163  = \MB|M_AB|Mult0~132_RESULTA_bus [31];
assign \MB|M_AB|Mult0~164  = \MB|M_AB|Mult0~132_RESULTA_bus [32];
assign \MB|M_AB|Mult0~165  = \MB|M_AB|Mult0~132_RESULTA_bus [33];
assign \MB|M_AB|Mult0~166  = \MB|M_AB|Mult0~132_RESULTA_bus [34];
assign \MB|M_AB|Mult0~167  = \MB|M_AB|Mult0~132_RESULTA_bus [35];
assign \MB|M_AB|Mult0~168  = \MB|M_AB|Mult0~132_RESULTA_bus [36];
assign \MB|M_AB|Mult0~169  = \MB|M_AB|Mult0~132_RESULTA_bus [37];
assign \MB|M_AB|Mult0~170  = \MB|M_AB|Mult0~132_RESULTA_bus [38];
assign \MB|M_AB|Mult0~171  = \MB|M_AB|Mult0~132_RESULTA_bus [39];
assign \MB|M_AB|Mult0~172  = \MB|M_AB|Mult0~132_RESULTA_bus [40];
assign \MB|M_AB|Mult0~173  = \MB|M_AB|Mult0~132_RESULTA_bus [41];
assign \MB|M_AB|Mult0~174  = \MB|M_AB|Mult0~132_RESULTA_bus [42];
assign \MB|M_AB|Mult0~175  = \MB|M_AB|Mult0~132_RESULTA_bus [43];
assign \MB|M_AB|Mult0~176  = \MB|M_AB|Mult0~132_RESULTA_bus [44];
assign \MB|M_AB|Mult0~177  = \MB|M_AB|Mult0~132_RESULTA_bus [45];
assign \MB|M_AB|Mult0~178  = \MB|M_AB|Mult0~132_RESULTA_bus [46];
assign \MB|M_AB|Mult0~179  = \MB|M_AB|Mult0~132_RESULTA_bus [47];
assign \MB|M_AB|Mult0~180  = \MB|M_AB|Mult0~132_RESULTA_bus [48];
assign \MB|M_AB|Mult0~181  = \MB|M_AB|Mult0~132_RESULTA_bus [49];
assign \MB|M_AB|Mult0~182  = \MB|M_AB|Mult0~132_RESULTA_bus [50];
assign \MB|M_AB|Mult0~183  = \MB|M_AB|Mult0~132_RESULTA_bus [51];
assign \MB|M_AB|Mult0~184  = \MB|M_AB|Mult0~132_RESULTA_bus [52];
assign \MB|M_AB|Mult0~185  = \MB|M_AB|Mult0~132_RESULTA_bus [53];
assign \MB|M_AB|Mult0~186  = \MB|M_AB|Mult0~132_RESULTA_bus [54];
assign \MB|M_AB|Mult0~187  = \MB|M_AB|Mult0~132_RESULTA_bus [55];
assign \MB|M_AB|Mult0~188  = \MB|M_AB|Mult0~132_RESULTA_bus [56];
assign \MB|M_AB|Mult0~189  = \MB|M_AB|Mult0~132_RESULTA_bus [57];
assign \MB|M_AB|Mult0~190  = \MB|M_AB|Mult0~132_RESULTA_bus [58];
assign \MB|M_AB|Mult0~191  = \MB|M_AB|Mult0~132_RESULTA_bus [59];
assign \MB|M_AB|Mult0~192  = \MB|M_AB|Mult0~132_RESULTA_bus [60];
assign \MB|M_AB|Mult0~193  = \MB|M_AB|Mult0~132_RESULTA_bus [61];
assign \MB|M_AB|Mult0~194  = \MB|M_AB|Mult0~132_RESULTA_bus [62];
assign \MB|M_AB|Mult0~195  = \MB|M_AB|Mult0~132_RESULTA_bus [63];

assign \MB|M_AB|Mult0~473_resulta  = \MB|M_AB|Mult0~473_RESULTA_bus [0];
assign \MB|M_AB|Mult0~474  = \MB|M_AB|Mult0~473_RESULTA_bus [1];
assign \MB|M_AB|Mult0~475  = \MB|M_AB|Mult0~473_RESULTA_bus [2];
assign \MB|M_AB|Mult0~476  = \MB|M_AB|Mult0~473_RESULTA_bus [3];
assign \MB|M_AB|Mult0~477  = \MB|M_AB|Mult0~473_RESULTA_bus [4];
assign \MB|M_AB|Mult0~478  = \MB|M_AB|Mult0~473_RESULTA_bus [5];
assign \MB|M_AB|Mult0~479  = \MB|M_AB|Mult0~473_RESULTA_bus [6];
assign \MB|M_AB|Mult0~480  = \MB|M_AB|Mult0~473_RESULTA_bus [7];
assign \MB|M_AB|Mult0~481  = \MB|M_AB|Mult0~473_RESULTA_bus [8];
assign \MB|M_AB|Mult0~482  = \MB|M_AB|Mult0~473_RESULTA_bus [9];
assign \MB|M_AB|Mult0~483  = \MB|M_AB|Mult0~473_RESULTA_bus [10];
assign \MB|M_AB|Mult0~484  = \MB|M_AB|Mult0~473_RESULTA_bus [11];
assign \MB|M_AB|Mult0~485  = \MB|M_AB|Mult0~473_RESULTA_bus [12];
assign \MB|M_AB|Mult0~486  = \MB|M_AB|Mult0~473_RESULTA_bus [13];
assign \MB|M_AB|Mult0~487  = \MB|M_AB|Mult0~473_RESULTA_bus [14];
assign \MB|M_AB|Mult0~488  = \MB|M_AB|Mult0~473_RESULTA_bus [15];
assign \MB|M_AB|Mult0~489  = \MB|M_AB|Mult0~473_RESULTA_bus [16];
assign \MB|M_AB|Mult0~490  = \MB|M_AB|Mult0~473_RESULTA_bus [17];
assign \MB|M_AB|Mult0~491  = \MB|M_AB|Mult0~473_RESULTA_bus [18];
assign \MB|M_AB|Mult0~492  = \MB|M_AB|Mult0~473_RESULTA_bus [19];
assign \MB|M_AB|Mult0~493  = \MB|M_AB|Mult0~473_RESULTA_bus [20];
assign \MB|M_AB|Mult0~494  = \MB|M_AB|Mult0~473_RESULTA_bus [21];
assign \MB|M_AB|Mult0~495  = \MB|M_AB|Mult0~473_RESULTA_bus [22];
assign \MB|M_AB|Mult0~496  = \MB|M_AB|Mult0~473_RESULTA_bus [23];
assign \MB|M_AB|Mult0~497  = \MB|M_AB|Mult0~473_RESULTA_bus [24];
assign \MB|M_AB|Mult0~498  = \MB|M_AB|Mult0~473_RESULTA_bus [25];
assign \MB|M_AB|Mult0~499  = \MB|M_AB|Mult0~473_RESULTA_bus [26];
assign \MB|M_AB|Mult0~500  = \MB|M_AB|Mult0~473_RESULTA_bus [27];
assign \MB|M_AB|Mult0~501  = \MB|M_AB|Mult0~473_RESULTA_bus [28];
assign \MB|M_AB|Mult0~502  = \MB|M_AB|Mult0~473_RESULTA_bus [29];
assign \MB|M_AB|Mult0~503  = \MB|M_AB|Mult0~473_RESULTA_bus [30];
assign \MB|M_AB|Mult0~504  = \MB|M_AB|Mult0~473_RESULTA_bus [31];
assign \MB|M_AB|Mult0~505  = \MB|M_AB|Mult0~473_RESULTA_bus [32];
assign \MB|M_AB|Mult0~506  = \MB|M_AB|Mult0~473_RESULTA_bus [33];
assign \MB|M_AB|Mult0~507  = \MB|M_AB|Mult0~473_RESULTA_bus [34];
assign \MB|M_AB|Mult0~508  = \MB|M_AB|Mult0~473_RESULTA_bus [35];
assign \MB|M_AB|Mult0~509  = \MB|M_AB|Mult0~473_RESULTA_bus [36];
assign \MB|M_AB|Mult0~510  = \MB|M_AB|Mult0~473_RESULTA_bus [37];
assign \MB|M_AB|Mult0~511  = \MB|M_AB|Mult0~473_RESULTA_bus [38];
assign \MB|M_AB|Mult0~512  = \MB|M_AB|Mult0~473_RESULTA_bus [39];
assign \MB|M_AB|Mult0~513  = \MB|M_AB|Mult0~473_RESULTA_bus [40];
assign \MB|M_AB|Mult0~514  = \MB|M_AB|Mult0~473_RESULTA_bus [41];
assign \MB|M_AB|Mult0~515  = \MB|M_AB|Mult0~473_RESULTA_bus [42];
assign \MB|M_AB|Mult0~516  = \MB|M_AB|Mult0~473_RESULTA_bus [43];
assign \MB|M_AB|Mult0~517  = \MB|M_AB|Mult0~473_RESULTA_bus [44];
assign \MB|M_AB|Mult0~518  = \MB|M_AB|Mult0~473_RESULTA_bus [45];
assign \MB|M_AB|Mult0~519  = \MB|M_AB|Mult0~473_RESULTA_bus [46];
assign \MB|M_AB|Mult0~520  = \MB|M_AB|Mult0~473_RESULTA_bus [47];
assign \MB|M_AB|Mult0~521  = \MB|M_AB|Mult0~473_RESULTA_bus [48];
assign \MB|M_AB|Mult0~522  = \MB|M_AB|Mult0~473_RESULTA_bus [49];
assign \MB|M_AB|Mult0~523  = \MB|M_AB|Mult0~473_RESULTA_bus [50];
assign \MB|M_AB|Mult0~524  = \MB|M_AB|Mult0~473_RESULTA_bus [51];
assign \MB|M_AB|Mult0~525  = \MB|M_AB|Mult0~473_RESULTA_bus [52];
assign \MB|M_AB|Mult0~526  = \MB|M_AB|Mult0~473_RESULTA_bus [53];
assign \MB|M_AB|Mult0~527  = \MB|M_AB|Mult0~473_RESULTA_bus [54];
assign \MB|M_AB|Mult0~528  = \MB|M_AB|Mult0~473_RESULTA_bus [55];
assign \MB|M_AB|Mult0~529  = \MB|M_AB|Mult0~473_RESULTA_bus [56];
assign \MB|M_AB|Mult0~530  = \MB|M_AB|Mult0~473_RESULTA_bus [57];
assign \MB|M_AB|Mult0~531  = \MB|M_AB|Mult0~473_RESULTA_bus [58];
assign \MB|M_AB|Mult0~532  = \MB|M_AB|Mult0~473_RESULTA_bus [59];
assign \MB|M_AB|Mult0~533  = \MB|M_AB|Mult0~473_RESULTA_bus [60];
assign \MB|M_AB|Mult0~534  = \MB|M_AB|Mult0~473_RESULTA_bus [61];
assign \MB|M_AB|Mult0~535  = \MB|M_AB|Mult0~473_RESULTA_bus [62];
assign \MB|M_AB|Mult0~536  = \MB|M_AB|Mult0~473_RESULTA_bus [63];

assign \MB|M_AB|Mult0~814_resulta  = \MB|M_AB|Mult0~814_RESULTA_bus [0];
assign \MB|M_AB|Mult0~815  = \MB|M_AB|Mult0~814_RESULTA_bus [1];
assign \MB|M_AB|Mult0~816  = \MB|M_AB|Mult0~814_RESULTA_bus [2];
assign \MB|M_AB|Mult0~817  = \MB|M_AB|Mult0~814_RESULTA_bus [3];
assign \MB|M_AB|Mult0~818  = \MB|M_AB|Mult0~814_RESULTA_bus [4];
assign \MB|M_AB|Mult0~819  = \MB|M_AB|Mult0~814_RESULTA_bus [5];
assign \MB|M_AB|Mult0~820  = \MB|M_AB|Mult0~814_RESULTA_bus [6];
assign \MB|M_AB|Mult0~821  = \MB|M_AB|Mult0~814_RESULTA_bus [7];
assign \MB|M_AB|Mult0~822  = \MB|M_AB|Mult0~814_RESULTA_bus [8];
assign \MB|M_AB|Mult0~823  = \MB|M_AB|Mult0~814_RESULTA_bus [9];
assign \MB|M_AB|Mult0~824  = \MB|M_AB|Mult0~814_RESULTA_bus [10];
assign \MB|M_AB|Mult0~825  = \MB|M_AB|Mult0~814_RESULTA_bus [11];
assign \MB|M_AB|Mult0~826  = \MB|M_AB|Mult0~814_RESULTA_bus [12];
assign \MB|M_AB|Mult0~827  = \MB|M_AB|Mult0~814_RESULTA_bus [13];
assign \MB|M_AB|Mult0~828  = \MB|M_AB|Mult0~814_RESULTA_bus [14];
assign \MB|M_AB|Mult0~829  = \MB|M_AB|Mult0~814_RESULTA_bus [15];
assign \MB|M_AB|Mult0~830  = \MB|M_AB|Mult0~814_RESULTA_bus [16];
assign \MB|M_AB|Mult0~831  = \MB|M_AB|Mult0~814_RESULTA_bus [17];
assign \MB|M_AB|Mult0~832  = \MB|M_AB|Mult0~814_RESULTA_bus [18];
assign \MB|M_AB|Mult0~833  = \MB|M_AB|Mult0~814_RESULTA_bus [19];
assign \MB|M_AB|Mult0~834  = \MB|M_AB|Mult0~814_RESULTA_bus [20];
assign \MB|M_AB|Mult0~835  = \MB|M_AB|Mult0~814_RESULTA_bus [21];
assign \MB|M_AB|Mult0~836  = \MB|M_AB|Mult0~814_RESULTA_bus [22];
assign \MB|M_AB|Mult0~837  = \MB|M_AB|Mult0~814_RESULTA_bus [23];
assign \MB|M_AB|Mult0~838  = \MB|M_AB|Mult0~814_RESULTA_bus [24];
assign \MB|M_AB|Mult0~839  = \MB|M_AB|Mult0~814_RESULTA_bus [25];
assign \MB|M_AB|Mult0~840  = \MB|M_AB|Mult0~814_RESULTA_bus [26];
assign \MB|M_AB|Mult0~841  = \MB|M_AB|Mult0~814_RESULTA_bus [27];
assign \MB|M_AB|Mult0~842  = \MB|M_AB|Mult0~814_RESULTA_bus [28];
assign \MB|M_AB|Mult0~843  = \MB|M_AB|Mult0~814_RESULTA_bus [29];
assign \MB|M_AB|Mult0~844  = \MB|M_AB|Mult0~814_RESULTA_bus [30];
assign \MB|M_AB|Mult0~845  = \MB|M_AB|Mult0~814_RESULTA_bus [31];
assign \MB|M_AB|Mult0~846  = \MB|M_AB|Mult0~814_RESULTA_bus [32];
assign \MB|M_AB|Mult0~847  = \MB|M_AB|Mult0~814_RESULTA_bus [33];
assign \MB|M_AB|Mult0~848  = \MB|M_AB|Mult0~814_RESULTA_bus [34];
assign \MB|M_AB|Mult0~849  = \MB|M_AB|Mult0~814_RESULTA_bus [35];
assign \MB|M_AB|Mult0~850  = \MB|M_AB|Mult0~814_RESULTA_bus [36];
assign \MB|M_AB|Mult0~851  = \MB|M_AB|Mult0~814_RESULTA_bus [37];
assign \MB|M_AB|Mult0~852  = \MB|M_AB|Mult0~814_RESULTA_bus [38];
assign \MB|M_AB|Mult0~853  = \MB|M_AB|Mult0~814_RESULTA_bus [39];
assign \MB|M_AB|Mult0~854  = \MB|M_AB|Mult0~814_RESULTA_bus [40];
assign \MB|M_AB|Mult0~855  = \MB|M_AB|Mult0~814_RESULTA_bus [41];
assign \MB|M_AB|Mult0~856  = \MB|M_AB|Mult0~814_RESULTA_bus [42];
assign \MB|M_AB|Mult0~857  = \MB|M_AB|Mult0~814_RESULTA_bus [43];
assign \MB|M_AB|Mult0~858  = \MB|M_AB|Mult0~814_RESULTA_bus [44];
assign \MB|M_AB|Mult0~859  = \MB|M_AB|Mult0~814_RESULTA_bus [45];
assign \MB|M_AB|Mult0~860  = \MB|M_AB|Mult0~814_RESULTA_bus [46];
assign \MB|M_AB|Mult0~861  = \MB|M_AB|Mult0~814_RESULTA_bus [47];
assign \MB|M_AB|Mult0~862  = \MB|M_AB|Mult0~814_RESULTA_bus [48];
assign \MB|M_AB|Mult0~863  = \MB|M_AB|Mult0~814_RESULTA_bus [49];
assign \MB|M_AB|Mult0~864  = \MB|M_AB|Mult0~814_RESULTA_bus [50];
assign \MB|M_AB|Mult0~865  = \MB|M_AB|Mult0~814_RESULTA_bus [51];
assign \MB|M_AB|Mult0~866  = \MB|M_AB|Mult0~814_RESULTA_bus [52];
assign \MB|M_AB|Mult0~867  = \MB|M_AB|Mult0~814_RESULTA_bus [53];
assign \MB|M_AB|Mult0~868  = \MB|M_AB|Mult0~814_RESULTA_bus [54];
assign \MB|M_AB|Mult0~869  = \MB|M_AB|Mult0~814_RESULTA_bus [55];
assign \MB|M_AB|Mult0~870  = \MB|M_AB|Mult0~814_RESULTA_bus [56];
assign \MB|M_AB|Mult0~871  = \MB|M_AB|Mult0~814_RESULTA_bus [57];
assign \MB|M_AB|Mult0~872  = \MB|M_AB|Mult0~814_RESULTA_bus [58];
assign \MB|M_AB|Mult0~873  = \MB|M_AB|Mult0~814_RESULTA_bus [59];
assign \MB|M_AB|Mult0~874  = \MB|M_AB|Mult0~814_RESULTA_bus [60];
assign \MB|M_AB|Mult0~875  = \MB|M_AB|Mult0~814_RESULTA_bus [61];
assign \MB|M_AB|Mult0~876  = \MB|M_AB|Mult0~814_RESULTA_bus [62];
assign \MB|M_AB|Mult0~877  = \MB|M_AB|Mult0~814_RESULTA_bus [63];

assign \MB|X_STEP_SIZE|Mult0~8_resulta  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [0];
assign \MB|X_STEP_SIZE|Mult0~9  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [1];
assign \MB|X_STEP_SIZE|Mult0~10  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [2];
assign \MB|X_STEP_SIZE|Mult0~11  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [3];
assign \MB|X_STEP_SIZE|Mult0~12  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [4];
assign \MB|X_STEP_SIZE|Mult0~13  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [5];
assign \MB|X_STEP_SIZE|Mult0~14  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [6];
assign \MB|X_STEP_SIZE|Mult0~15  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [7];
assign \MB|X_STEP_SIZE|Mult0~16  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [8];
assign \MB|X_STEP_SIZE|Mult0~17  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [9];
assign \MB|X_STEP_SIZE|Mult0~18  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [10];
assign \MB|X_STEP_SIZE|Mult0~19  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [11];
assign \MB|X_STEP_SIZE|Mult0~20  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [12];
assign \MB|X_STEP_SIZE|Mult0~21  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [13];
assign \MB|X_STEP_SIZE|Mult0~22  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [14];
assign \MB|X_STEP_SIZE|Mult0~23  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [15];
assign \MB|X_STEP_SIZE|Mult0~24  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [16];
assign \MB|X_STEP_SIZE|Mult0~25  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [17];
assign \MB|X_STEP_SIZE|Mult0~26  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [18];
assign \MB|X_STEP_SIZE|Mult0~27  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [19];
assign \MB|X_STEP_SIZE|Mult0~28  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [20];
assign \MB|X_STEP_SIZE|Mult0~29  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [21];
assign \MB|X_STEP_SIZE|Mult0~30  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [22];
assign \MB|X_STEP_SIZE|Mult0~31  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [23];
assign \MB|X_STEP_SIZE|Mult0~32  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [24];
assign \MB|X_STEP_SIZE|Mult0~33  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [25];
assign \MB|X_STEP_SIZE|Mult0~34  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [26];
assign \MB|X_STEP_SIZE|Mult0~35  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [27];
assign \MB|X_STEP_SIZE|Mult0~36  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [28];
assign \MB|X_STEP_SIZE|Mult0~37  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [29];
assign \MB|X_STEP_SIZE|Mult0~38  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [30];
assign \MB|X_STEP_SIZE|Mult0~39  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [31];
assign \MB|X_STEP_SIZE|Mult0~40  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [32];
assign \MB|X_STEP_SIZE|Mult0~41  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [33];
assign \MB|X_STEP_SIZE|Mult0~42  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [34];
assign \MB|X_STEP_SIZE|Mult0~43  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [35];
assign \MB|X_STEP_SIZE|Mult0~44  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [36];
assign \MB|X_STEP_SIZE|Mult0~45  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [37];
assign \MB|X_STEP_SIZE|Mult0~46  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [38];
assign \MB|X_STEP_SIZE|Mult0~47  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [39];
assign \MB|X_STEP_SIZE|Mult0~48  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [40];
assign \MB|X_STEP_SIZE|Mult0~49  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [41];
assign \MB|X_STEP_SIZE|Mult0~50  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [42];
assign \MB|X_STEP_SIZE|Mult0~51  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [43];
assign \MB|X_STEP_SIZE|Mult0~52  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [44];
assign \MB|X_STEP_SIZE|Mult0~53  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [45];
assign \MB|X_STEP_SIZE|Mult0~54  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [46];
assign \MB|X_STEP_SIZE|Mult0~55  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [47];
assign \MB|X_STEP_SIZE|Mult0~56  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [48];
assign \MB|X_STEP_SIZE|Mult0~57  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [49];
assign \MB|X_STEP_SIZE|Mult0~58  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [50];
assign \MB|X_STEP_SIZE|Mult0~59  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [51];
assign \MB|X_STEP_SIZE|Mult0~60  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [52];
assign \MB|X_STEP_SIZE|Mult0~61  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [53];
assign \MB|X_STEP_SIZE|Mult0~62  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [54];
assign \MB|X_STEP_SIZE|Mult0~63  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [55];
assign \MB|X_STEP_SIZE|Mult0~64  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [56];
assign \MB|X_STEP_SIZE|Mult0~65  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [57];
assign \MB|X_STEP_SIZE|Mult0~66  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [58];
assign \MB|X_STEP_SIZE|Mult0~67  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [59];
assign \MB|X_STEP_SIZE|Mult0~68  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [60];
assign \MB|X_STEP_SIZE|Mult0~69  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [61];
assign \MB|X_STEP_SIZE|Mult0~70  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [62];
assign \MB|X_STEP_SIZE|Mult0~71  = \MB|X_STEP_SIZE|Mult0~8_RESULTA_bus [63];

assign \MB|X_STEP_SIZE|Mult0~349_resulta  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [0];
assign \MB|X_STEP_SIZE|Mult0~350  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [1];
assign \MB|X_STEP_SIZE|Mult0~351  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [2];
assign \MB|X_STEP_SIZE|Mult0~352  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [3];
assign \MB|X_STEP_SIZE|Mult0~353  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [4];
assign \MB|X_STEP_SIZE|Mult0~354  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [5];
assign \MB|X_STEP_SIZE|Mult0~355  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [6];
assign \MB|X_STEP_SIZE|Mult0~356  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [7];
assign \MB|X_STEP_SIZE|Mult0~357  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [8];
assign \MB|X_STEP_SIZE|Mult0~358  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [9];
assign \MB|X_STEP_SIZE|Mult0~359  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [10];
assign \MB|X_STEP_SIZE|Mult0~360  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [11];
assign \MB|X_STEP_SIZE|Mult0~361  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [12];
assign \MB|X_STEP_SIZE|Mult0~362  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [13];
assign \MB|X_STEP_SIZE|Mult0~363  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [14];
assign \MB|X_STEP_SIZE|Mult0~364  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [15];
assign \MB|X_STEP_SIZE|Mult0~365  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [16];
assign \MB|X_STEP_SIZE|Mult0~366  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [17];
assign \MB|X_STEP_SIZE|Mult0~367  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [18];
assign \MB|X_STEP_SIZE|Mult0~368  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [19];
assign \MB|X_STEP_SIZE|Mult0~369  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [20];
assign \MB|X_STEP_SIZE|Mult0~370  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [21];
assign \MB|X_STEP_SIZE|Mult0~371  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [22];
assign \MB|X_STEP_SIZE|Mult0~372  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [23];
assign \MB|X_STEP_SIZE|Mult0~373  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [24];
assign \MB|X_STEP_SIZE|Mult0~374  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [25];
assign \MB|X_STEP_SIZE|Mult0~375  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [26];
assign \MB|X_STEP_SIZE|Mult0~376  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [27];
assign \MB|X_STEP_SIZE|Mult0~377  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [28];
assign \MB|X_STEP_SIZE|Mult0~378  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [29];
assign \MB|X_STEP_SIZE|Mult0~379  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [30];
assign \MB|X_STEP_SIZE|Mult0~380  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [31];
assign \MB|X_STEP_SIZE|Mult0~381  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [32];
assign \MB|X_STEP_SIZE|Mult0~382  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [33];
assign \MB|X_STEP_SIZE|Mult0~383  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [34];
assign \MB|X_STEP_SIZE|Mult0~384  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [35];
assign \MB|X_STEP_SIZE|Mult0~385  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [36];
assign \MB|X_STEP_SIZE|Mult0~386  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [37];
assign \MB|X_STEP_SIZE|Mult0~387  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [38];
assign \MB|X_STEP_SIZE|Mult0~388  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [39];
assign \MB|X_STEP_SIZE|Mult0~389  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [40];
assign \MB|X_STEP_SIZE|Mult0~390  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [41];
assign \MB|X_STEP_SIZE|Mult0~391  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [42];
assign \MB|X_STEP_SIZE|Mult0~392  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [43];
assign \MB|X_STEP_SIZE|Mult0~393  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [44];
assign \MB|X_STEP_SIZE|Mult0~394  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [45];
assign \MB|X_STEP_SIZE|Mult0~395  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [46];
assign \MB|X_STEP_SIZE|Mult0~396  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [47];
assign \MB|X_STEP_SIZE|Mult0~397  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [48];
assign \MB|X_STEP_SIZE|Mult0~398  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [49];
assign \MB|X_STEP_SIZE|Mult0~399  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [50];
assign \MB|X_STEP_SIZE|Mult0~400  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [51];
assign \MB|X_STEP_SIZE|Mult0~401  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [52];
assign \MB|X_STEP_SIZE|Mult0~402  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [53];
assign \MB|X_STEP_SIZE|Mult0~403  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [54];
assign \MB|X_STEP_SIZE|Mult0~404  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [55];
assign \MB|X_STEP_SIZE|Mult0~405  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [56];
assign \MB|X_STEP_SIZE|Mult0~406  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [57];
assign \MB|X_STEP_SIZE|Mult0~407  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [58];
assign \MB|X_STEP_SIZE|Mult0~408  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [59];
assign \MB|X_STEP_SIZE|Mult0~409  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [60];
assign \MB|X_STEP_SIZE|Mult0~410  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [61];
assign \MB|X_STEP_SIZE|Mult0~411  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [62];
assign \MB|X_STEP_SIZE|Mult0~412  = \MB|X_STEP_SIZE|Mult0~349_RESULTA_bus [63];

assign \MB|X_STEP_SIZE|Mult0~690_resulta  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [0];
assign \MB|X_STEP_SIZE|Mult0~691  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [1];
assign \MB|X_STEP_SIZE|Mult0~692  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [2];
assign \MB|X_STEP_SIZE|Mult0~693  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [3];
assign \MB|X_STEP_SIZE|Mult0~694  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [4];
assign \MB|X_STEP_SIZE|Mult0~695  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [5];
assign \MB|X_STEP_SIZE|Mult0~696  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [6];
assign \MB|X_STEP_SIZE|Mult0~697  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [7];
assign \MB|X_STEP_SIZE|Mult0~698  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [8];
assign \MB|X_STEP_SIZE|Mult0~699  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [9];
assign \MB|X_STEP_SIZE|Mult0~700  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [10];
assign \MB|X_STEP_SIZE|Mult0~701  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [11];
assign \MB|X_STEP_SIZE|Mult0~702  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [12];
assign \MB|X_STEP_SIZE|Mult0~703  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [13];
assign \MB|X_STEP_SIZE|Mult0~704  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [14];
assign \MB|X_STEP_SIZE|Mult0~705  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [15];
assign \MB|X_STEP_SIZE|Mult0~706  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [16];
assign \MB|X_STEP_SIZE|Mult0~707  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [17];
assign \MB|X_STEP_SIZE|Mult0~708  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [18];
assign \MB|X_STEP_SIZE|Mult0~709  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [19];
assign \MB|X_STEP_SIZE|Mult0~710  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [20];
assign \MB|X_STEP_SIZE|Mult0~711  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [21];
assign \MB|X_STEP_SIZE|Mult0~712  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [22];
assign \MB|X_STEP_SIZE|Mult0~713  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [23];
assign \MB|X_STEP_SIZE|Mult0~714  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [24];
assign \MB|X_STEP_SIZE|Mult0~715  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [25];
assign \MB|X_STEP_SIZE|Mult0~716  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [26];
assign \MB|X_STEP_SIZE|Mult0~717  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [27];
assign \MB|X_STEP_SIZE|Mult0~718  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [28];
assign \MB|X_STEP_SIZE|Mult0~719  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [29];
assign \MB|X_STEP_SIZE|Mult0~720  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [30];
assign \MB|X_STEP_SIZE|Mult0~721  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [31];
assign \MB|X_STEP_SIZE|Mult0~722  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [32];
assign \MB|X_STEP_SIZE|Mult0~723  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [33];
assign \MB|X_STEP_SIZE|Mult0~724  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [34];
assign \MB|X_STEP_SIZE|Mult0~725  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [35];
assign \MB|X_STEP_SIZE|Mult0~726  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [36];
assign \MB|X_STEP_SIZE|Mult0~727  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [37];
assign \MB|X_STEP_SIZE|Mult0~728  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [38];
assign \MB|X_STEP_SIZE|Mult0~729  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [39];
assign \MB|X_STEP_SIZE|Mult0~730  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [40];
assign \MB|X_STEP_SIZE|Mult0~731  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [41];
assign \MB|X_STEP_SIZE|Mult0~732  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [42];
assign \MB|X_STEP_SIZE|Mult0~733  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [43];
assign \MB|X_STEP_SIZE|Mult0~734  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [44];
assign \MB|X_STEP_SIZE|Mult0~735  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [45];
assign \MB|X_STEP_SIZE|Mult0~736  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [46];
assign \MB|X_STEP_SIZE|Mult0~737  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [47];
assign \MB|X_STEP_SIZE|Mult0~738  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [48];
assign \MB|X_STEP_SIZE|Mult0~739  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [49];
assign \MB|X_STEP_SIZE|Mult0~740  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [50];
assign \MB|X_STEP_SIZE|Mult0~741  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [51];
assign \MB|X_STEP_SIZE|Mult0~742  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [52];
assign \MB|X_STEP_SIZE|Mult0~743  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [53];
assign \MB|X_STEP_SIZE|Mult0~744  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [54];
assign \MB|X_STEP_SIZE|Mult0~745  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [55];
assign \MB|X_STEP_SIZE|Mult0~746  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [56];
assign \MB|X_STEP_SIZE|Mult0~747  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [57];
assign \MB|X_STEP_SIZE|Mult0~748  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [58];
assign \MB|X_STEP_SIZE|Mult0~749  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [59];
assign \MB|X_STEP_SIZE|Mult0~750  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [60];
assign \MB|X_STEP_SIZE|Mult0~751  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [61];
assign \MB|X_STEP_SIZE|Mult0~752  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [62];
assign \MB|X_STEP_SIZE|Mult0~753  = \MB|X_STEP_SIZE|Mult0~690_RESULTA_bus [63];

assign \MB|WIDTH_TO_HEIGHT|Mult0~88_resulta  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [0];
assign \MB|WIDTH_TO_HEIGHT|Mult0~89  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [1];
assign \MB|WIDTH_TO_HEIGHT|Mult0~90  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [2];
assign \MB|WIDTH_TO_HEIGHT|Mult0~91  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [3];
assign \MB|WIDTH_TO_HEIGHT|Mult0~92  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [4];
assign \MB|WIDTH_TO_HEIGHT|Mult0~93  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [5];
assign \MB|WIDTH_TO_HEIGHT|Mult0~94  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [6];
assign \MB|WIDTH_TO_HEIGHT|Mult0~95  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [7];
assign \MB|WIDTH_TO_HEIGHT|Mult0~96  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [8];
assign \MB|WIDTH_TO_HEIGHT|Mult0~97  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [9];
assign \MB|WIDTH_TO_HEIGHT|Mult0~98  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [10];
assign \MB|WIDTH_TO_HEIGHT|Mult0~99  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [11];
assign \MB|WIDTH_TO_HEIGHT|Mult0~100  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [12];
assign \MB|WIDTH_TO_HEIGHT|Mult0~101  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [13];
assign \MB|WIDTH_TO_HEIGHT|Mult0~102  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [14];
assign \MB|WIDTH_TO_HEIGHT|Mult0~103  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [15];
assign \MB|WIDTH_TO_HEIGHT|Mult0~104  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [16];
assign \MB|WIDTH_TO_HEIGHT|Mult0~105  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [17];
assign \MB|WIDTH_TO_HEIGHT|Mult0~106  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [18];
assign \MB|WIDTH_TO_HEIGHT|Mult0~107  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [19];
assign \MB|WIDTH_TO_HEIGHT|Mult0~108  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [20];
assign \MB|WIDTH_TO_HEIGHT|Mult0~109  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [21];
assign \MB|WIDTH_TO_HEIGHT|Mult0~110  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [22];
assign \MB|WIDTH_TO_HEIGHT|Mult0~111  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [23];
assign \MB|WIDTH_TO_HEIGHT|Mult0~112  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [24];
assign \MB|WIDTH_TO_HEIGHT|Mult0~113  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [25];
assign \MB|WIDTH_TO_HEIGHT|Mult0~114  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [26];
assign \MB|WIDTH_TO_HEIGHT|Mult0~115  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [27];
assign \MB|WIDTH_TO_HEIGHT|Mult0~116  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [28];
assign \MB|WIDTH_TO_HEIGHT|Mult0~117  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [29];
assign \MB|WIDTH_TO_HEIGHT|Mult0~118  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [30];
assign \MB|WIDTH_TO_HEIGHT|Mult0~119  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [31];
assign \MB|WIDTH_TO_HEIGHT|Mult0~120  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [32];
assign \MB|WIDTH_TO_HEIGHT|Mult0~121  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [33];
assign \MB|WIDTH_TO_HEIGHT|Mult0~122  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [34];
assign \MB|WIDTH_TO_HEIGHT|Mult0~123  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [35];
assign \MB|WIDTH_TO_HEIGHT|Mult0~124  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [36];
assign \MB|WIDTH_TO_HEIGHT|Mult0~125  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [37];
assign \MB|WIDTH_TO_HEIGHT|Mult0~126  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [38];
assign \MB|WIDTH_TO_HEIGHT|Mult0~127  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [39];
assign \MB|WIDTH_TO_HEIGHT|Mult0~128  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [40];
assign \MB|WIDTH_TO_HEIGHT|Mult0~129  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [41];
assign \MB|WIDTH_TO_HEIGHT|Mult0~130  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [42];
assign \MB|WIDTH_TO_HEIGHT|Mult0~131  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [43];
assign \MB|WIDTH_TO_HEIGHT|Mult0~132  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [44];
assign \MB|WIDTH_TO_HEIGHT|Mult0~133  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [45];
assign \MB|WIDTH_TO_HEIGHT|Mult0~134  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [46];
assign \MB|WIDTH_TO_HEIGHT|Mult0~135  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [47];
assign \MB|WIDTH_TO_HEIGHT|Mult0~136  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [48];
assign \MB|WIDTH_TO_HEIGHT|Mult0~137  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [49];
assign \MB|WIDTH_TO_HEIGHT|Mult0~138  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [50];
assign \MB|WIDTH_TO_HEIGHT|Mult0~139  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [51];
assign \MB|WIDTH_TO_HEIGHT|Mult0~140  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [52];
assign \MB|WIDTH_TO_HEIGHT|Mult0~141  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [53];
assign \MB|WIDTH_TO_HEIGHT|Mult0~142  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [54];
assign \MB|WIDTH_TO_HEIGHT|Mult0~143  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [55];
assign \MB|WIDTH_TO_HEIGHT|Mult0~144  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [56];
assign \MB|WIDTH_TO_HEIGHT|Mult0~145  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [57];
assign \MB|WIDTH_TO_HEIGHT|Mult0~146  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [58];
assign \MB|WIDTH_TO_HEIGHT|Mult0~147  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [59];
assign \MB|WIDTH_TO_HEIGHT|Mult0~148  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [60];
assign \MB|WIDTH_TO_HEIGHT|Mult0~149  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [61];
assign \MB|WIDTH_TO_HEIGHT|Mult0~150  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [62];
assign \MB|WIDTH_TO_HEIGHT|Mult0~151  = \MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus [63];

assign \MB|WIDTH_TO_HEIGHT|Mult0~429_resulta  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [0];
assign \MB|WIDTH_TO_HEIGHT|Mult0~430  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [1];
assign \MB|WIDTH_TO_HEIGHT|Mult0~431  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [2];
assign \MB|WIDTH_TO_HEIGHT|Mult0~432  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [3];
assign \MB|WIDTH_TO_HEIGHT|Mult0~433  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [4];
assign \MB|WIDTH_TO_HEIGHT|Mult0~434  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [5];
assign \MB|WIDTH_TO_HEIGHT|Mult0~435  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [6];
assign \MB|WIDTH_TO_HEIGHT|Mult0~436  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [7];
assign \MB|WIDTH_TO_HEIGHT|Mult0~437  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [8];
assign \MB|WIDTH_TO_HEIGHT|Mult0~438  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [9];
assign \MB|WIDTH_TO_HEIGHT|Mult0~439  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [10];
assign \MB|WIDTH_TO_HEIGHT|Mult0~440  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [11];
assign \MB|WIDTH_TO_HEIGHT|Mult0~441  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [12];
assign \MB|WIDTH_TO_HEIGHT|Mult0~442  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [13];
assign \MB|WIDTH_TO_HEIGHT|Mult0~443  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [14];
assign \MB|WIDTH_TO_HEIGHT|Mult0~444  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [15];
assign \MB|WIDTH_TO_HEIGHT|Mult0~445  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [16];
assign \MB|WIDTH_TO_HEIGHT|Mult0~446  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [17];
assign \MB|WIDTH_TO_HEIGHT|Mult0~447  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [18];
assign \MB|WIDTH_TO_HEIGHT|Mult0~448  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [19];
assign \MB|WIDTH_TO_HEIGHT|Mult0~449  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [20];
assign \MB|WIDTH_TO_HEIGHT|Mult0~450  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [21];
assign \MB|WIDTH_TO_HEIGHT|Mult0~451  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [22];
assign \MB|WIDTH_TO_HEIGHT|Mult0~452  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [23];
assign \MB|WIDTH_TO_HEIGHT|Mult0~453  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [24];
assign \MB|WIDTH_TO_HEIGHT|Mult0~454  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [25];
assign \MB|WIDTH_TO_HEIGHT|Mult0~455  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [26];
assign \MB|WIDTH_TO_HEIGHT|Mult0~456  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [27];
assign \MB|WIDTH_TO_HEIGHT|Mult0~457  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [28];
assign \MB|WIDTH_TO_HEIGHT|Mult0~458  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [29];
assign \MB|WIDTH_TO_HEIGHT|Mult0~459  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [30];
assign \MB|WIDTH_TO_HEIGHT|Mult0~460  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [31];
assign \MB|WIDTH_TO_HEIGHT|Mult0~461  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [32];
assign \MB|WIDTH_TO_HEIGHT|Mult0~462  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [33];
assign \MB|WIDTH_TO_HEIGHT|Mult0~463  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [34];
assign \MB|WIDTH_TO_HEIGHT|Mult0~464  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [35];
assign \MB|WIDTH_TO_HEIGHT|Mult0~465  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [36];
assign \MB|WIDTH_TO_HEIGHT|Mult0~466  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [37];
assign \MB|WIDTH_TO_HEIGHT|Mult0~467  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [38];
assign \MB|WIDTH_TO_HEIGHT|Mult0~468  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [39];
assign \MB|WIDTH_TO_HEIGHT|Mult0~469  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [40];
assign \MB|WIDTH_TO_HEIGHT|Mult0~470  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [41];
assign \MB|WIDTH_TO_HEIGHT|Mult0~471  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [42];
assign \MB|WIDTH_TO_HEIGHT|Mult0~472  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [43];
assign \MB|WIDTH_TO_HEIGHT|Mult0~473  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [44];
assign \MB|WIDTH_TO_HEIGHT|Mult0~474  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [45];
assign \MB|WIDTH_TO_HEIGHT|Mult0~475  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [46];
assign \MB|WIDTH_TO_HEIGHT|Mult0~476  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [47];
assign \MB|WIDTH_TO_HEIGHT|Mult0~477  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [48];
assign \MB|WIDTH_TO_HEIGHT|Mult0~478  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [49];
assign \MB|WIDTH_TO_HEIGHT|Mult0~479  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [50];
assign \MB|WIDTH_TO_HEIGHT|Mult0~480  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [51];
assign \MB|WIDTH_TO_HEIGHT|Mult0~481  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [52];
assign \MB|WIDTH_TO_HEIGHT|Mult0~482  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [53];
assign \MB|WIDTH_TO_HEIGHT|Mult0~483  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [54];
assign \MB|WIDTH_TO_HEIGHT|Mult0~484  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [55];
assign \MB|WIDTH_TO_HEIGHT|Mult0~485  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [56];
assign \MB|WIDTH_TO_HEIGHT|Mult0~486  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [57];
assign \MB|WIDTH_TO_HEIGHT|Mult0~487  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [58];
assign \MB|WIDTH_TO_HEIGHT|Mult0~488  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [59];
assign \MB|WIDTH_TO_HEIGHT|Mult0~489  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [60];
assign \MB|WIDTH_TO_HEIGHT|Mult0~490  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [61];
assign \MB|WIDTH_TO_HEIGHT|Mult0~491  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [62];
assign \MB|WIDTH_TO_HEIGHT|Mult0~492  = \MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus [63];

assign \MB|Y_STEP_SIZE|Mult0~136_resulta  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [0];
assign \MB|Y_STEP_SIZE|Mult0~137  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [1];
assign \MB|Y_STEP_SIZE|Mult0~138  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [2];
assign \MB|Y_STEP_SIZE|Mult0~139  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [3];
assign \MB|Y_STEP_SIZE|Mult0~140  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [4];
assign \MB|Y_STEP_SIZE|Mult0~141  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [5];
assign \MB|Y_STEP_SIZE|Mult0~142  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [6];
assign \MB|Y_STEP_SIZE|Mult0~143  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [7];
assign \MB|Y_STEP_SIZE|Mult0~144  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [8];
assign \MB|Y_STEP_SIZE|Mult0~145  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [9];
assign \MB|Y_STEP_SIZE|Mult0~146  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [10];
assign \MB|Y_STEP_SIZE|Mult0~147  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [11];
assign \MB|Y_STEP_SIZE|Mult0~148  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [12];
assign \MB|Y_STEP_SIZE|Mult0~149  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [13];
assign \MB|Y_STEP_SIZE|Mult0~150  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [14];
assign \MB|Y_STEP_SIZE|Mult0~151  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [15];
assign \MB|Y_STEP_SIZE|Mult0~152  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [16];
assign \MB|Y_STEP_SIZE|Mult0~153  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [17];
assign \MB|Y_STEP_SIZE|Mult0~154  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [18];
assign \MB|Y_STEP_SIZE|Mult0~155  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [19];
assign \MB|Y_STEP_SIZE|Mult0~156  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [20];
assign \MB|Y_STEP_SIZE|Mult0~157  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [21];
assign \MB|Y_STEP_SIZE|Mult0~158  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [22];
assign \MB|Y_STEP_SIZE|Mult0~159  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [23];
assign \MB|Y_STEP_SIZE|Mult0~160  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [24];
assign \MB|Y_STEP_SIZE|Mult0~161  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [25];
assign \MB|Y_STEP_SIZE|Mult0~162  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [26];
assign \MB|Y_STEP_SIZE|Mult0~163  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [27];
assign \MB|Y_STEP_SIZE|Mult0~164  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [28];
assign \MB|Y_STEP_SIZE|Mult0~165  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [29];
assign \MB|Y_STEP_SIZE|Mult0~166  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [30];
assign \MB|Y_STEP_SIZE|Mult0~167  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [31];
assign \MB|Y_STEP_SIZE|Mult0~168  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [32];
assign \MB|Y_STEP_SIZE|Mult0~169  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [33];
assign \MB|Y_STEP_SIZE|Mult0~170  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [34];
assign \MB|Y_STEP_SIZE|Mult0~171  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [35];
assign \MB|Y_STEP_SIZE|Mult0~172  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [36];
assign \MB|Y_STEP_SIZE|Mult0~173  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [37];
assign \MB|Y_STEP_SIZE|Mult0~174  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [38];
assign \MB|Y_STEP_SIZE|Mult0~175  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [39];
assign \MB|Y_STEP_SIZE|Mult0~176  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [40];
assign \MB|Y_STEP_SIZE|Mult0~177  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [41];
assign \MB|Y_STEP_SIZE|Mult0~178  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [42];
assign \MB|Y_STEP_SIZE|Mult0~179  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [43];
assign \MB|Y_STEP_SIZE|Mult0~180  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [44];
assign \MB|Y_STEP_SIZE|Mult0~181  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [45];
assign \MB|Y_STEP_SIZE|Mult0~182  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [46];
assign \MB|Y_STEP_SIZE|Mult0~183  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [47];
assign \MB|Y_STEP_SIZE|Mult0~184  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [48];
assign \MB|Y_STEP_SIZE|Mult0~185  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [49];
assign \MB|Y_STEP_SIZE|Mult0~186  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [50];
assign \MB|Y_STEP_SIZE|Mult0~187  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [51];
assign \MB|Y_STEP_SIZE|Mult0~188  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [52];
assign \MB|Y_STEP_SIZE|Mult0~189  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [53];
assign \MB|Y_STEP_SIZE|Mult0~190  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [54];
assign \MB|Y_STEP_SIZE|Mult0~191  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [55];
assign \MB|Y_STEP_SIZE|Mult0~192  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [56];
assign \MB|Y_STEP_SIZE|Mult0~193  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [57];
assign \MB|Y_STEP_SIZE|Mult0~194  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [58];
assign \MB|Y_STEP_SIZE|Mult0~195  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [59];
assign \MB|Y_STEP_SIZE|Mult0~196  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [60];
assign \MB|Y_STEP_SIZE|Mult0~197  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [61];
assign \MB|Y_STEP_SIZE|Mult0~198  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [62];
assign \MB|Y_STEP_SIZE|Mult0~199  = \MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus [63];

assign \MB|Y_STEP_SIZE|Mult0~477_resulta  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [0];
assign \MB|Y_STEP_SIZE|Mult0~478  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [1];
assign \MB|Y_STEP_SIZE|Mult0~479  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [2];
assign \MB|Y_STEP_SIZE|Mult0~480  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [3];
assign \MB|Y_STEP_SIZE|Mult0~481  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [4];
assign \MB|Y_STEP_SIZE|Mult0~482  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [5];
assign \MB|Y_STEP_SIZE|Mult0~483  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [6];
assign \MB|Y_STEP_SIZE|Mult0~484  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [7];
assign \MB|Y_STEP_SIZE|Mult0~485  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [8];
assign \MB|Y_STEP_SIZE|Mult0~486  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [9];
assign \MB|Y_STEP_SIZE|Mult0~487  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [10];
assign \MB|Y_STEP_SIZE|Mult0~488  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [11];
assign \MB|Y_STEP_SIZE|Mult0~489  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [12];
assign \MB|Y_STEP_SIZE|Mult0~490  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [13];
assign \MB|Y_STEP_SIZE|Mult0~491  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [14];
assign \MB|Y_STEP_SIZE|Mult0~492  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [15];
assign \MB|Y_STEP_SIZE|Mult0~493  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [16];
assign \MB|Y_STEP_SIZE|Mult0~494  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [17];
assign \MB|Y_STEP_SIZE|Mult0~495  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [18];
assign \MB|Y_STEP_SIZE|Mult0~496  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [19];
assign \MB|Y_STEP_SIZE|Mult0~497  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [20];
assign \MB|Y_STEP_SIZE|Mult0~498  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [21];
assign \MB|Y_STEP_SIZE|Mult0~499  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [22];
assign \MB|Y_STEP_SIZE|Mult0~500  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [23];
assign \MB|Y_STEP_SIZE|Mult0~501  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [24];
assign \MB|Y_STEP_SIZE|Mult0~502  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [25];
assign \MB|Y_STEP_SIZE|Mult0~503  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [26];
assign \MB|Y_STEP_SIZE|Mult0~504  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [27];
assign \MB|Y_STEP_SIZE|Mult0~505  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [28];
assign \MB|Y_STEP_SIZE|Mult0~506  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [29];
assign \MB|Y_STEP_SIZE|Mult0~507  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [30];
assign \MB|Y_STEP_SIZE|Mult0~508  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [31];
assign \MB|Y_STEP_SIZE|Mult0~509  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [32];
assign \MB|Y_STEP_SIZE|Mult0~510  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [33];
assign \MB|Y_STEP_SIZE|Mult0~511  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [34];
assign \MB|Y_STEP_SIZE|Mult0~512  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [35];
assign \MB|Y_STEP_SIZE|Mult0~513  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [36];
assign \MB|Y_STEP_SIZE|Mult0~514  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [37];
assign \MB|Y_STEP_SIZE|Mult0~515  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [38];
assign \MB|Y_STEP_SIZE|Mult0~516  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [39];
assign \MB|Y_STEP_SIZE|Mult0~517  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [40];
assign \MB|Y_STEP_SIZE|Mult0~518  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [41];
assign \MB|Y_STEP_SIZE|Mult0~519  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [42];
assign \MB|Y_STEP_SIZE|Mult0~520  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [43];
assign \MB|Y_STEP_SIZE|Mult0~521  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [44];
assign \MB|Y_STEP_SIZE|Mult0~522  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [45];
assign \MB|Y_STEP_SIZE|Mult0~523  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [46];
assign \MB|Y_STEP_SIZE|Mult0~524  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [47];
assign \MB|Y_STEP_SIZE|Mult0~525  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [48];
assign \MB|Y_STEP_SIZE|Mult0~526  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [49];
assign \MB|Y_STEP_SIZE|Mult0~527  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [50];
assign \MB|Y_STEP_SIZE|Mult0~528  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [51];
assign \MB|Y_STEP_SIZE|Mult0~529  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [52];
assign \MB|Y_STEP_SIZE|Mult0~530  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [53];
assign \MB|Y_STEP_SIZE|Mult0~531  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [54];
assign \MB|Y_STEP_SIZE|Mult0~532  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [55];
assign \MB|Y_STEP_SIZE|Mult0~533  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [56];
assign \MB|Y_STEP_SIZE|Mult0~534  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [57];
assign \MB|Y_STEP_SIZE|Mult0~535  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [58];
assign \MB|Y_STEP_SIZE|Mult0~536  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [59];
assign \MB|Y_STEP_SIZE|Mult0~537  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [60];
assign \MB|Y_STEP_SIZE|Mult0~538  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [61];
assign \MB|Y_STEP_SIZE|Mult0~539  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [62];
assign \MB|Y_STEP_SIZE|Mult0~540  = \MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus [63];

assign \MB|WIDTH_TO_HEIGHT|Mult0~814_resulta  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [0];
assign \MB|WIDTH_TO_HEIGHT|Mult0~815  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [1];
assign \MB|WIDTH_TO_HEIGHT|Mult0~816  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [2];
assign \MB|WIDTH_TO_HEIGHT|Mult0~817  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [3];
assign \MB|WIDTH_TO_HEIGHT|Mult0~818  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [4];
assign \MB|WIDTH_TO_HEIGHT|Mult0~819  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [5];
assign \MB|WIDTH_TO_HEIGHT|Mult0~820  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [6];
assign \MB|WIDTH_TO_HEIGHT|Mult0~821  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [7];
assign \MB|WIDTH_TO_HEIGHT|Mult0~822  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [8];
assign \MB|WIDTH_TO_HEIGHT|Mult0~823  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [9];
assign \MB|WIDTH_TO_HEIGHT|Mult0~824  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [10];
assign \MB|WIDTH_TO_HEIGHT|Mult0~825  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [11];
assign \MB|WIDTH_TO_HEIGHT|Mult0~826  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [12];
assign \MB|WIDTH_TO_HEIGHT|Mult0~827  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [13];
assign \MB|WIDTH_TO_HEIGHT|Mult0~828  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [14];
assign \MB|WIDTH_TO_HEIGHT|Mult0~829  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [15];
assign \MB|WIDTH_TO_HEIGHT|Mult0~830  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [16];
assign \MB|WIDTH_TO_HEIGHT|Mult0~831  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [17];
assign \MB|WIDTH_TO_HEIGHT|Mult0~832  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [18];
assign \MB|WIDTH_TO_HEIGHT|Mult0~833  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [19];
assign \MB|WIDTH_TO_HEIGHT|Mult0~834  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [20];
assign \MB|WIDTH_TO_HEIGHT|Mult0~835  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [21];
assign \MB|WIDTH_TO_HEIGHT|Mult0~836  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [22];
assign \MB|WIDTH_TO_HEIGHT|Mult0~837  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [23];
assign \MB|WIDTH_TO_HEIGHT|Mult0~838  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [24];
assign \MB|WIDTH_TO_HEIGHT|Mult0~839  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [25];
assign \MB|WIDTH_TO_HEIGHT|Mult0~840  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [26];
assign \MB|WIDTH_TO_HEIGHT|Mult0~841  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [27];
assign \MB|WIDTH_TO_HEIGHT|Mult0~842  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [28];
assign \MB|WIDTH_TO_HEIGHT|Mult0~843  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [29];
assign \MB|WIDTH_TO_HEIGHT|Mult0~844  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [30];
assign \MB|WIDTH_TO_HEIGHT|Mult0~845  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [31];
assign \MB|WIDTH_TO_HEIGHT|Mult0~846  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [32];
assign \MB|WIDTH_TO_HEIGHT|Mult0~847  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [33];
assign \MB|WIDTH_TO_HEIGHT|Mult0~848  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [34];
assign \MB|WIDTH_TO_HEIGHT|Mult0~849  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [35];
assign \MB|WIDTH_TO_HEIGHT|Mult0~850  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [36];
assign \MB|WIDTH_TO_HEIGHT|Mult0~851  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [37];
assign \MB|WIDTH_TO_HEIGHT|Mult0~852  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [38];
assign \MB|WIDTH_TO_HEIGHT|Mult0~853  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [39];
assign \MB|WIDTH_TO_HEIGHT|Mult0~854  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [40];
assign \MB|WIDTH_TO_HEIGHT|Mult0~855  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [41];
assign \MB|WIDTH_TO_HEIGHT|Mult0~856  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [42];
assign \MB|WIDTH_TO_HEIGHT|Mult0~857  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [43];
assign \MB|WIDTH_TO_HEIGHT|Mult0~858  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [44];
assign \MB|WIDTH_TO_HEIGHT|Mult0~859  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [45];
assign \MB|WIDTH_TO_HEIGHT|Mult0~860  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [46];
assign \MB|WIDTH_TO_HEIGHT|Mult0~861  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [47];
assign \MB|WIDTH_TO_HEIGHT|Mult0~862  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [48];
assign \MB|WIDTH_TO_HEIGHT|Mult0~863  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [49];
assign \MB|WIDTH_TO_HEIGHT|Mult0~864  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [50];
assign \MB|WIDTH_TO_HEIGHT|Mult0~865  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [51];
assign \MB|WIDTH_TO_HEIGHT|Mult0~866  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [52];
assign \MB|WIDTH_TO_HEIGHT|Mult0~867  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [53];
assign \MB|WIDTH_TO_HEIGHT|Mult0~868  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [54];
assign \MB|WIDTH_TO_HEIGHT|Mult0~869  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [55];
assign \MB|WIDTH_TO_HEIGHT|Mult0~870  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [56];
assign \MB|WIDTH_TO_HEIGHT|Mult0~871  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [57];
assign \MB|WIDTH_TO_HEIGHT|Mult0~872  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [58];
assign \MB|WIDTH_TO_HEIGHT|Mult0~873  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [59];
assign \MB|WIDTH_TO_HEIGHT|Mult0~874  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [60];
assign \MB|WIDTH_TO_HEIGHT|Mult0~875  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [61];
assign \MB|WIDTH_TO_HEIGHT|Mult0~876  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [62];
assign \MB|WIDTH_TO_HEIGHT|Mult0~877  = \MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus [63];

assign \MB|Y_STEP_SIZE|Mult0~818_resulta  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [0];
assign \MB|Y_STEP_SIZE|Mult0~819  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [1];
assign \MB|Y_STEP_SIZE|Mult0~820  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [2];
assign \MB|Y_STEP_SIZE|Mult0~821  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [3];
assign \MB|Y_STEP_SIZE|Mult0~822  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [4];
assign \MB|Y_STEP_SIZE|Mult0~823  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [5];
assign \MB|Y_STEP_SIZE|Mult0~824  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [6];
assign \MB|Y_STEP_SIZE|Mult0~825  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [7];
assign \MB|Y_STEP_SIZE|Mult0~826  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [8];
assign \MB|Y_STEP_SIZE|Mult0~827  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [9];
assign \MB|Y_STEP_SIZE|Mult0~828  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [10];
assign \MB|Y_STEP_SIZE|Mult0~829  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [11];
assign \MB|Y_STEP_SIZE|Mult0~830  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [12];
assign \MB|Y_STEP_SIZE|Mult0~831  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [13];
assign \MB|Y_STEP_SIZE|Mult0~832  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [14];
assign \MB|Y_STEP_SIZE|Mult0~833  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [15];
assign \MB|Y_STEP_SIZE|Mult0~834  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [16];
assign \MB|Y_STEP_SIZE|Mult0~835  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [17];
assign \MB|Y_STEP_SIZE|Mult0~836  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [18];
assign \MB|Y_STEP_SIZE|Mult0~837  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [19];
assign \MB|Y_STEP_SIZE|Mult0~838  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [20];
assign \MB|Y_STEP_SIZE|Mult0~839  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [21];
assign \MB|Y_STEP_SIZE|Mult0~840  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [22];
assign \MB|Y_STEP_SIZE|Mult0~841  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [23];
assign \MB|Y_STEP_SIZE|Mult0~842  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [24];
assign \MB|Y_STEP_SIZE|Mult0~843  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [25];
assign \MB|Y_STEP_SIZE|Mult0~844  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [26];
assign \MB|Y_STEP_SIZE|Mult0~845  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [27];
assign \MB|Y_STEP_SIZE|Mult0~846  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [28];
assign \MB|Y_STEP_SIZE|Mult0~847  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [29];
assign \MB|Y_STEP_SIZE|Mult0~848  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [30];
assign \MB|Y_STEP_SIZE|Mult0~849  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [31];
assign \MB|Y_STEP_SIZE|Mult0~850  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [32];
assign \MB|Y_STEP_SIZE|Mult0~851  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [33];
assign \MB|Y_STEP_SIZE|Mult0~852  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [34];
assign \MB|Y_STEP_SIZE|Mult0~853  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [35];
assign \MB|Y_STEP_SIZE|Mult0~854  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [36];
assign \MB|Y_STEP_SIZE|Mult0~855  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [37];
assign \MB|Y_STEP_SIZE|Mult0~856  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [38];
assign \MB|Y_STEP_SIZE|Mult0~857  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [39];
assign \MB|Y_STEP_SIZE|Mult0~858  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [40];
assign \MB|Y_STEP_SIZE|Mult0~859  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [41];
assign \MB|Y_STEP_SIZE|Mult0~860  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [42];
assign \MB|Y_STEP_SIZE|Mult0~861  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [43];
assign \MB|Y_STEP_SIZE|Mult0~862  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [44];
assign \MB|Y_STEP_SIZE|Mult0~863  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [45];
assign \MB|Y_STEP_SIZE|Mult0~864  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [46];
assign \MB|Y_STEP_SIZE|Mult0~865  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [47];
assign \MB|Y_STEP_SIZE|Mult0~866  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [48];
assign \MB|Y_STEP_SIZE|Mult0~867  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [49];
assign \MB|Y_STEP_SIZE|Mult0~868  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [50];
assign \MB|Y_STEP_SIZE|Mult0~869  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [51];
assign \MB|Y_STEP_SIZE|Mult0~870  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [52];
assign \MB|Y_STEP_SIZE|Mult0~871  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [53];
assign \MB|Y_STEP_SIZE|Mult0~872  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [54];
assign \MB|Y_STEP_SIZE|Mult0~873  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [55];
assign \MB|Y_STEP_SIZE|Mult0~874  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [56];
assign \MB|Y_STEP_SIZE|Mult0~875  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [57];
assign \MB|Y_STEP_SIZE|Mult0~876  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [58];
assign \MB|Y_STEP_SIZE|Mult0~877  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [59];
assign \MB|Y_STEP_SIZE|Mult0~878  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [60];
assign \MB|Y_STEP_SIZE|Mult0~879  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [61];
assign \MB|Y_STEP_SIZE|Mult0~880  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [62];
assign \MB|Y_STEP_SIZE|Mult0~881  = \MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus [63];

assign \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN5  = \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [5];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\MB|REG_J|q [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\MB|REG_J|q [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\MB|REG_J|q [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\MB|REG_J|q [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\MB|REG_J|q [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\MB|REG_J|q [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(\MB|REG_J|q [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\MB|REG_J|q [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(\MB|SM|current.PLOT~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(\MB|SM|current.DONE~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\VGA_ADAPTER|controller|VGA_R[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\VGA_ADAPTER|controller|VGA_R[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VGA_ADAPTER|controller|VGA_R[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\VGA_ADAPTER|controller|VGA_R[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\VGA_ADAPTER|controller|VGA_R[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VGA_ADAPTER|controller|VGA_R[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\VGA_ADAPTER|controller|VGA_R[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VGA_ADAPTER|controller|VGA_R[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N36
cyclonev_io_obuf \VGA_R[8]~output (
	.i(\VGA_ADAPTER|controller|VGA_R[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
defparam \VGA_R[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \VGA_R[9]~output (
	.i(\VGA_ADAPTER|controller|VGA_R[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
defparam \VGA_R[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\VGA_ADAPTER|controller|VGA_G[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\VGA_ADAPTER|controller|VGA_G[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VGA_ADAPTER|controller|VGA_G[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\VGA_ADAPTER|controller|VGA_G[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VGA_ADAPTER|controller|VGA_G[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VGA_ADAPTER|controller|VGA_G[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\VGA_ADAPTER|controller|VGA_G[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VGA_ADAPTER|controller|VGA_G[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N2
cyclonev_io_obuf \VGA_G[8]~output (
	.i(\VGA_ADAPTER|controller|VGA_G[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
defparam \VGA_G[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N2
cyclonev_io_obuf \VGA_G[9]~output (
	.i(\VGA_ADAPTER|controller|VGA_G[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
defparam \VGA_G[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\VGA_ADAPTER|controller|VGA_B[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\VGA_ADAPTER|controller|VGA_B[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VGA_ADAPTER|controller|VGA_B[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\VGA_ADAPTER|controller|VGA_B[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\VGA_ADAPTER|controller|VGA_B[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VGA_ADAPTER|controller|VGA_B[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\VGA_ADAPTER|controller|VGA_B[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VGA_ADAPTER|controller|VGA_B[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N53
cyclonev_io_obuf \VGA_B[8]~output (
	.i(\VGA_ADAPTER|controller|VGA_B[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
defparam \VGA_B[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N36
cyclonev_io_obuf \VGA_B[9]~output (
	.i(\VGA_ADAPTER|controller|VGA_B[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
defparam \VGA_B[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\VGA_ADAPTER|controller|VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\VGA_ADAPTER|controller|VGA_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \VGA_BLANK~output (
	.i(\VGA_ADAPTER|controller|VGA_BLANK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK~output .bus_hold = "false";
defparam \VGA_BLANK~output .open_drain_output = "false";
defparam \VGA_BLANK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N36
cyclonev_io_obuf \VGA_SYNC~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC~output .bus_hold = "false";
defparam \VGA_SYNC~output .open_drain_output = "false";
defparam \VGA_SYNC~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N0
cyclonev_lcell_comb \MB|Add16~1 (
// Equation(s):
// \MB|Add16~1_sumout  = SUM(( \MB|REG_J|q [0] ) + ( VCC ) + ( !VCC ))
// \MB|Add16~2  = CARRY(( \MB|REG_J|q [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_J|q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add16~1_sumout ),
	.cout(\MB|Add16~2 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add16~1 .extended_lut = "off";
defparam \MB|Add16~1 .lut_mask = 64'h0000000000000F0F;
defparam \MB|Add16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N15
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N39
cyclonev_lcell_comb \MB|SM|current.IDLE~feeder (
// Equation(s):
// \MB|SM|current.IDLE~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|SM|current.IDLE~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|SM|current.IDLE~feeder .extended_lut = "off";
defparam \MB|SM|current.IDLE~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \MB|SM|current.IDLE~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y9_N41
dffeas \MB|SM|current.IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|SM|current.IDLE~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|SM|current.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|SM|current.IDLE .is_wysiwyg = "true";
defparam \MB|SM|current.IDLE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N36
cyclonev_lcell_comb \MB|SM|current.INIT~0 (
// Equation(s):
// \MB|SM|current.INIT~0_combout  = !\MB|SM|current.IDLE~q 

	.dataa(gnd),
	.datab(!\MB|SM|current.IDLE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|SM|current.INIT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|SM|current.INIT~0 .extended_lut = "off";
defparam \MB|SM|current.INIT~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \MB|SM|current.INIT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N38
dffeas \MB|SM|current.INIT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|SM|current.INIT~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|SM|current.INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|SM|current.INIT .is_wysiwyg = "true";
defparam \MB|SM|current.INIT .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N24
cyclonev_lcell_comb \MB|Decoder6~0 (
// Equation(s):
// \MB|Decoder6~0_combout  = ( \SW[1]~input_o  & ( (\SW[2]~input_o  & !\SW[0]~input_o ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|Decoder6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|Decoder6~0 .extended_lut = "off";
defparam \MB|Decoder6~0 .lut_mask = 64'h0000000050505050;
defparam \MB|Decoder6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N30
cyclonev_lcell_comb \MB|WideOr0~0 (
// Equation(s):
// \MB|WideOr0~0_combout  = ( \SW[1]~input_o  & ( \SW[2]~input_o  ) ) # ( !\SW[1]~input_o  & ( (\SW[2]~input_o  & !\SW[0]~input_o ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|WideOr0~0 .extended_lut = "off";
defparam \MB|WideOr0~0 .lut_mask = 64'h5050505055555555;
defparam \MB|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N39
cyclonev_lcell_comb \MB|Decoder4~0 (
// Equation(s):
// \MB|Decoder4~0_combout  = (!\SW[1]~input_o  & \SW[2]~input_o )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[2]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|Decoder4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|Decoder4~0 .extended_lut = "off";
defparam \MB|Decoder4~0 .lut_mask = 64'h2222222222222222;
defparam \MB|Decoder4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N45
cyclonev_lcell_comb \MB|Decoder3~0 (
// Equation(s):
// \MB|Decoder3~0_combout  = ( \SW[1]~input_o  & ( (\SW[0]~input_o  & !\SW[2]~input_o ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|Decoder3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|Decoder3~0 .extended_lut = "off";
defparam \MB|Decoder3~0 .lut_mask = 64'h0000000050505050;
defparam \MB|Decoder3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N48
cyclonev_lcell_comb \MB|Decoder0~0 (
// Equation(s):
// \MB|Decoder0~0_combout  = ( !\SW[2]~input_o  & ( !\SW[0]~input_o  ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|Decoder0~0 .extended_lut = "off";
defparam \MB|Decoder0~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \MB|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N36
cyclonev_lcell_comb \MB|Decoder1~0 (
// Equation(s):
// \MB|Decoder1~0_combout  = (!\SW[1]~input_o  & (!\SW[2]~input_o  & \SW[0]~input_o ))

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[2]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|Decoder1~0 .extended_lut = "off";
defparam \MB|Decoder1~0 .lut_mask = 64'h0808080808080808;
defparam \MB|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N51
cyclonev_lcell_comb \MB|Decoder0~1 (
// Equation(s):
// \MB|Decoder0~1_combout  = ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & !\SW[2]~input_o ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[2]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|Decoder0~1 .extended_lut = "off";
defparam \MB|Decoder0~1 .lut_mask = 64'h8888888800000000;
defparam \MB|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X20_Y4_N0
cyclonev_mac \MB|WIDTH_TO_HEIGHT|Mult0~429 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,vcc,gnd,gnd}),
	.ay({gnd,gnd,gnd,gnd,gnd,\MB|Decoder0~1_combout ,\MB|Decoder1~0_combout ,\MB|Decoder0~0_combout ,\MB|Decoder3~0_combout ,\MB|Decoder4~0_combout ,\MB|WideOr0~0_combout ,\MB|Decoder6~0_combout ,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\MB|WIDTH_TO_HEIGHT|Mult0~429_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .accumulate_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .ax_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .ax_width = 13;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .ay_scan_in_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .ay_scan_in_width = 13;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .ay_use_scan_in = "false";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .az_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .bx_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .by_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .by_use_scan_in = "false";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .bz_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .coef_a_0 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .coef_a_1 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .coef_a_2 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .coef_a_3 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .coef_a_4 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .coef_a_5 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .coef_a_6 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .coef_a_7 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .coef_b_0 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .coef_b_1 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .coef_b_2 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .coef_b_3 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .coef_b_4 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .coef_b_5 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .coef_b_6 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .coef_b_7 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .coef_sel_a_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .coef_sel_b_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .delay_scan_out_ay = "false";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .delay_scan_out_by = "false";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .enable_double_accum = "false";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .load_const_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .load_const_value = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .mode_sub_location = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .negate_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .operand_source_max = "input";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .operand_source_may = "input";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .operand_source_mbx = "input";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .operand_source_mby = "input";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .operation_mode = "m18x18_full";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .output_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .preadder_subtract_a = "false";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .preadder_subtract_b = "false";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .result_a_width = 64;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .signed_max = "false";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .signed_may = "false";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .signed_mbx = "false";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .signed_mby = "false";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .sub_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~429 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y6_N0
cyclonev_mac \MB|WIDTH_TO_HEIGHT|Mult0~88 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,\MB|Decoder0~1_combout ,\MB|Decoder1~0_combout ,\MB|Decoder0~0_combout ,\MB|Decoder3~0_combout ,\MB|Decoder4~0_combout ,\MB|WideOr0~0_combout ,\MB|Decoder6~0_combout ,gnd}),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,vcc,gnd,gnd}),
	.by({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\MB|WIDTH_TO_HEIGHT|Mult0~88_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .accumulate_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .ax_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .ax_width = 13;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .ay_scan_in_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .ay_scan_in_width = 17;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .ay_use_scan_in = "false";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .az_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .bx_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .bx_width = 13;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .by_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .by_use_scan_in = "false";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .by_width = 17;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .bz_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .coef_a_0 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .coef_a_1 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .coef_a_2 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .coef_a_3 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .coef_a_4 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .coef_a_5 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .coef_a_6 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .coef_a_7 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .coef_b_0 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .coef_b_1 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .coef_b_2 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .coef_b_3 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .coef_b_4 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .coef_b_5 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .coef_b_6 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .coef_b_7 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .coef_sel_a_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .coef_sel_b_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .delay_scan_out_ay = "false";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .delay_scan_out_by = "false";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .enable_double_accum = "false";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .load_const_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .load_const_value = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .mode_sub_location = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .negate_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .operand_source_max = "input";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .operand_source_may = "input";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .operand_source_mbx = "input";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .operand_source_mby = "input";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .operation_mode = "m18x18_sumof2";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .output_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .preadder_subtract_a = "false";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .preadder_subtract_b = "false";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .result_a_width = 64;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .signed_max = "false";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .signed_may = "false";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .signed_mbx = "false";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .signed_mby = "false";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .sub_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~88 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y2_N0
cyclonev_mac \MB|WIDTH_TO_HEIGHT|Mult0~814 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\MB|WIDTH_TO_HEIGHT|Mult0~814_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .accumulate_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .ax_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .ax_width = 17;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .ay_scan_in_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .ay_scan_in_width = 17;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .ay_use_scan_in = "false";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .az_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .bx_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .by_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .by_use_scan_in = "false";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .bz_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .coef_a_0 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .coef_a_1 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .coef_a_2 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .coef_a_3 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .coef_a_4 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .coef_a_5 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .coef_a_6 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .coef_a_7 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .coef_b_0 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .coef_b_1 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .coef_b_2 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .coef_b_3 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .coef_b_4 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .coef_b_5 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .coef_b_6 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .coef_b_7 = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .coef_sel_a_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .coef_sel_b_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .delay_scan_out_ay = "false";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .delay_scan_out_by = "false";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .enable_double_accum = "false";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .load_const_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .load_const_value = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .mode_sub_location = 0;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .negate_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .operand_source_max = "input";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .operand_source_may = "input";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .operand_source_mbx = "input";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .operand_source_mby = "input";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .operation_mode = "m18x18_full";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .output_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .preadder_subtract_a = "false";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .preadder_subtract_b = "false";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .result_a_width = 64;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .signed_max = "false";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .signed_may = "false";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .signed_mbx = "false";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .signed_mby = "false";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .sub_clock = "none";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~814 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N0
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~1165 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~1165_cout  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~88_resulta  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~832  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\MB|WIDTH_TO_HEIGHT|Mult0~88_resulta ),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~832 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~1165_cout ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~1165 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~1165 .lut_mask = 64'h0000F0F000003333;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~1165 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N3
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~1161 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~1161_cout  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~833  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~89  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~1165_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~833 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|WIDTH_TO_HEIGHT|Mult0~89 ),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~1165_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~1161_cout ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~1161 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~1161 .lut_mask = 64'h0000FF0000000F0F;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~1161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N6
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~1157 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~1157_cout  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~834  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~90  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~1161_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~90 ),
	.datad(!\MB|WIDTH_TO_HEIGHT|Mult0~834 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~1161_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~1157_cout ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~1157 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~1157 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~1157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N9
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~1153 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~1153_cout  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~835  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~91  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~1157_cout  ))

	.dataa(!\MB|WIDTH_TO_HEIGHT|Mult0~91 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MB|WIDTH_TO_HEIGHT|Mult0~835 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~1157_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~1153_cout ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~1153 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~1153 .lut_mask = 64'h0000AAAA000000FF;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~1153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N12
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~1148 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~1148_sumout  = SUM(( \MB|WIDTH_TO_HEIGHT|Mult0~92  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~836  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~1153_cout  ))
// \MB|WIDTH_TO_HEIGHT|Mult0~1149  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~92  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~836  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~1153_cout  ))

	.dataa(gnd),
	.datab(!\MB|WIDTH_TO_HEIGHT|Mult0~836 ),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~92 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~1153_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|WIDTH_TO_HEIGHT|Mult0~1148_sumout ),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~1149 ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~1148 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~1148 .lut_mask = 64'h0000CCCC00000F0F;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~1148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N15
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~9 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~9_sumout  = SUM(( \MB|WIDTH_TO_HEIGHT|Mult0~93  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~837  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~1149  ))
// \MB|WIDTH_TO_HEIGHT|Mult0~10  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~93  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~837  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~1149  ))

	.dataa(!\MB|WIDTH_TO_HEIGHT|Mult0~837 ),
	.datab(gnd),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~93 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~1149 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|WIDTH_TO_HEIGHT|Mult0~9_sumout ),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~10 ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~9 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~9 .lut_mask = 64'h0000AAAA00000F0F;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N18
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~13 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~13_sumout  = SUM(( \MB|WIDTH_TO_HEIGHT|Mult0~94  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~838  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~10  ))
// \MB|WIDTH_TO_HEIGHT|Mult0~14  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~94  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~838  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~10  ))

	.dataa(gnd),
	.datab(!\MB|WIDTH_TO_HEIGHT|Mult0~94 ),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~838 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|WIDTH_TO_HEIGHT|Mult0~13_sumout ),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~14 ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~13 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~13 .lut_mask = 64'h0000F0F000003333;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N21
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~17 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~17_sumout  = SUM(( \MB|WIDTH_TO_HEIGHT|Mult0~95  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~839  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~14  ))
// \MB|WIDTH_TO_HEIGHT|Mult0~18  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~95  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~839  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~14  ))

	.dataa(!\MB|WIDTH_TO_HEIGHT|Mult0~839 ),
	.datab(gnd),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~95 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|WIDTH_TO_HEIGHT|Mult0~17_sumout ),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~18 ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~17 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~17 .lut_mask = 64'h0000AAAA00000F0F;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N24
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~21 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~21_sumout  = SUM(( \MB|WIDTH_TO_HEIGHT|Mult0~840  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~96  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~18  ))
// \MB|WIDTH_TO_HEIGHT|Mult0~22  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~840  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~96  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~840 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|WIDTH_TO_HEIGHT|Mult0~96 ),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|WIDTH_TO_HEIGHT|Mult0~21_sumout ),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~22 ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~21 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~21 .lut_mask = 64'h0000FF0000000F0F;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N27
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~25 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~25_sumout  = SUM(( \MB|WIDTH_TO_HEIGHT|Mult0~841  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~97  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~22  ))
// \MB|WIDTH_TO_HEIGHT|Mult0~26  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~841  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~97  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~22  ))

	.dataa(!\MB|WIDTH_TO_HEIGHT|Mult0~841 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|WIDTH_TO_HEIGHT|Mult0~97 ),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|WIDTH_TO_HEIGHT|Mult0~25_sumout ),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~26 ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~25 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~25 .lut_mask = 64'h0000FF0000005555;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N30
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~29 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~29_sumout  = SUM(( \MB|WIDTH_TO_HEIGHT|Mult0~98  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~842  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~26  ))
// \MB|WIDTH_TO_HEIGHT|Mult0~30  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~98  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~842  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~26  ))

	.dataa(gnd),
	.datab(!\MB|WIDTH_TO_HEIGHT|Mult0~98 ),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~842 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|WIDTH_TO_HEIGHT|Mult0~29_sumout ),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~30 ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~29 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~29 .lut_mask = 64'h0000F0F000003333;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N33
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~33 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~33_sumout  = SUM(( \MB|WIDTH_TO_HEIGHT|Mult0~99  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~843  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~30  ))
// \MB|WIDTH_TO_HEIGHT|Mult0~34  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~99  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~843  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~30  ))

	.dataa(!\MB|WIDTH_TO_HEIGHT|Mult0~99 ),
	.datab(gnd),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~843 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|WIDTH_TO_HEIGHT|Mult0~33_sumout ),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~34 ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~33 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~33 .lut_mask = 64'h0000F0F000005555;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N36
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~37 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~37_sumout  = SUM(( \MB|WIDTH_TO_HEIGHT|Mult0~844  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~100  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~34  ))
// \MB|WIDTH_TO_HEIGHT|Mult0~38  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~844  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~100  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~34  ))

	.dataa(gnd),
	.datab(!\MB|WIDTH_TO_HEIGHT|Mult0~100 ),
	.datac(gnd),
	.datad(!\MB|WIDTH_TO_HEIGHT|Mult0~844 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|WIDTH_TO_HEIGHT|Mult0~37_sumout ),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~38 ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~37 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~37 .lut_mask = 64'h0000CCCC000000FF;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N39
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~41 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~41_sumout  = SUM(( \MB|WIDTH_TO_HEIGHT|Mult0~101  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~845  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~38  ))
// \MB|WIDTH_TO_HEIGHT|Mult0~42  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~101  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~845  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~38  ))

	.dataa(!\MB|WIDTH_TO_HEIGHT|Mult0~101 ),
	.datab(gnd),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~845 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|WIDTH_TO_HEIGHT|Mult0~41_sumout ),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~42 ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~41 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~41 .lut_mask = 64'h0000F0F000005555;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N42
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~45 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~45_sumout  = SUM(( \MB|WIDTH_TO_HEIGHT|Mult0~102  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~846  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~42  ))
// \MB|WIDTH_TO_HEIGHT|Mult0~46  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~102  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~846  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~42  ))

	.dataa(!\MB|WIDTH_TO_HEIGHT|Mult0~846 ),
	.datab(gnd),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~102 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|WIDTH_TO_HEIGHT|Mult0~45_sumout ),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~46 ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~45 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~45 .lut_mask = 64'h0000AAAA00000F0F;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N45
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~49 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~49_sumout  = SUM(( \MB|WIDTH_TO_HEIGHT|Mult0~103  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~847  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~46  ))
// \MB|WIDTH_TO_HEIGHT|Mult0~50  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~103  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~847  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~46  ))

	.dataa(gnd),
	.datab(!\MB|WIDTH_TO_HEIGHT|Mult0~847 ),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~103 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|WIDTH_TO_HEIGHT|Mult0~49_sumout ),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~50 ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~49 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~49 .lut_mask = 64'h0000CCCC00000F0F;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N48
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~53 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~53_sumout  = SUM(( \MB|WIDTH_TO_HEIGHT|Mult0~104  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~848  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~50  ))
// \MB|WIDTH_TO_HEIGHT|Mult0~54  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~104  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~848  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~848 ),
	.datad(!\MB|WIDTH_TO_HEIGHT|Mult0~104 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|WIDTH_TO_HEIGHT|Mult0~53_sumout ),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~54 ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~53 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N51
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~57 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~57_sumout  = SUM(( \MB|WIDTH_TO_HEIGHT|Mult0~105  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~849  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~54  ))
// \MB|WIDTH_TO_HEIGHT|Mult0~58  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~105  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~849  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~54  ))

	.dataa(!\MB|WIDTH_TO_HEIGHT|Mult0~105 ),
	.datab(gnd),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~849 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|WIDTH_TO_HEIGHT|Mult0~57_sumout ),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~58 ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~57 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~57 .lut_mask = 64'h0000F0F000005555;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N54
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~61 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~61_sumout  = SUM(( \MB|WIDTH_TO_HEIGHT|Mult0~106  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~429_resulta  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~58  ))
// \MB|WIDTH_TO_HEIGHT|Mult0~62  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~106  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~429_resulta  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~58  ))

	.dataa(gnd),
	.datab(!\MB|WIDTH_TO_HEIGHT|Mult0~429_resulta ),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~106 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|WIDTH_TO_HEIGHT|Mult0~61_sumout ),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~62 ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~61 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~61 .lut_mask = 64'h0000CCCC00000F0F;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N57
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~65 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~65_sumout  = SUM(( \MB|WIDTH_TO_HEIGHT|Mult0~107  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~430  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~62  ))
// \MB|WIDTH_TO_HEIGHT|Mult0~66  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~107  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~430  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~62  ))

	.dataa(!\MB|WIDTH_TO_HEIGHT|Mult0~107 ),
	.datab(gnd),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~430 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|WIDTH_TO_HEIGHT|Mult0~65_sumout ),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~66 ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~65 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~65 .lut_mask = 64'h0000F0F000005555;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N0
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~69 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~69_sumout  = SUM(( \MB|WIDTH_TO_HEIGHT|Mult0~108  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~431  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~66  ))
// \MB|WIDTH_TO_HEIGHT|Mult0~70  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~108  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~431  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~66  ))

	.dataa(gnd),
	.datab(!\MB|WIDTH_TO_HEIGHT|Mult0~431 ),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~108 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|WIDTH_TO_HEIGHT|Mult0~69_sumout ),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~70 ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~69 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~69 .lut_mask = 64'h0000CCCC00000F0F;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N3
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~73 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~73_sumout  = SUM(( \MB|WIDTH_TO_HEIGHT|Mult0~432  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~109  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~70  ))
// \MB|WIDTH_TO_HEIGHT|Mult0~74  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~432  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~109  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~70  ))

	.dataa(!\MB|WIDTH_TO_HEIGHT|Mult0~109 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MB|WIDTH_TO_HEIGHT|Mult0~432 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|WIDTH_TO_HEIGHT|Mult0~73_sumout ),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~74 ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~73 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~73 .lut_mask = 64'h0000AAAA000000FF;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N6
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~77 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~77_sumout  = SUM(( \MB|WIDTH_TO_HEIGHT|Mult0~110  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~433  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~74  ))
// \MB|WIDTH_TO_HEIGHT|Mult0~78  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~110  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~433  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~74  ))

	.dataa(gnd),
	.datab(!\MB|WIDTH_TO_HEIGHT|Mult0~433 ),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~110 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|WIDTH_TO_HEIGHT|Mult0~77_sumout ),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~78 ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~77 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~77 .lut_mask = 64'h0000CCCC00000F0F;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N9
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~1 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~1_sumout  = SUM(( \MB|WIDTH_TO_HEIGHT|Mult0~111  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~434  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~78  ))
// \MB|WIDTH_TO_HEIGHT|Mult0~2  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~111  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~434  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~78  ))

	.dataa(!\MB|WIDTH_TO_HEIGHT|Mult0~434 ),
	.datab(gnd),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~111 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|WIDTH_TO_HEIGHT|Mult0~1_sumout ),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~2 ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~1 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~1 .lut_mask = 64'h0000AAAA00000F0F;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N12
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~5 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~5_sumout  = SUM(( \MB|WIDTH_TO_HEIGHT|Mult0~112  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~435  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~2  ))
// \MB|WIDTH_TO_HEIGHT|Mult0~6  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~112  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~435  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~2  ))

	.dataa(gnd),
	.datab(!\MB|WIDTH_TO_HEIGHT|Mult0~435 ),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~112 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|WIDTH_TO_HEIGHT|Mult0~5_sumout ),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~6 ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~5 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~5 .lut_mask = 64'h0000CCCC00000F0F;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N15
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~763 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~763_sumout  = SUM(( \MB|WIDTH_TO_HEIGHT|Mult0~113  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~436  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~6  ))
// \MB|WIDTH_TO_HEIGHT|Mult0~764  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~113  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~436  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~6  ))

	.dataa(!\MB|WIDTH_TO_HEIGHT|Mult0~436 ),
	.datab(gnd),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~113 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|WIDTH_TO_HEIGHT|Mult0~763_sumout ),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~764 ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~763 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~763 .lut_mask = 64'h0000AAAA00000F0F;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~763 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N18
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~767 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~767_sumout  = SUM(( \MB|WIDTH_TO_HEIGHT|Mult0~437  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~114  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~764  ))
// \MB|WIDTH_TO_HEIGHT|Mult0~768  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~437  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~114  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~764  ))

	.dataa(gnd),
	.datab(!\MB|WIDTH_TO_HEIGHT|Mult0~437 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|WIDTH_TO_HEIGHT|Mult0~114 ),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~764 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|WIDTH_TO_HEIGHT|Mult0~767_sumout ),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~768 ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~767 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~767 .lut_mask = 64'h0000FF0000003333;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~767 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N21
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~771 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~771_sumout  = SUM(( \MB|WIDTH_TO_HEIGHT|Mult0~115  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~438  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~768  ))
// \MB|WIDTH_TO_HEIGHT|Mult0~772  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~115  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~438  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~768  ))

	.dataa(!\MB|WIDTH_TO_HEIGHT|Mult0~438 ),
	.datab(gnd),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~115 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~768 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|WIDTH_TO_HEIGHT|Mult0~771_sumout ),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~772 ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~771 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~771 .lut_mask = 64'h0000AAAA00000F0F;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~771 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N24
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~775 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~775_sumout  = SUM(( \MB|WIDTH_TO_HEIGHT|Mult0~116  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~439  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~772  ))
// \MB|WIDTH_TO_HEIGHT|Mult0~776  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~116  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~439  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~772  ))

	.dataa(!\MB|WIDTH_TO_HEIGHT|Mult0~439 ),
	.datab(gnd),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~116 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~772 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|WIDTH_TO_HEIGHT|Mult0~775_sumout ),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~776 ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~775 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~775 .lut_mask = 64'h0000AAAA00000F0F;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~775 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N27
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~779 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~779_sumout  = SUM(( \MB|WIDTH_TO_HEIGHT|Mult0~440  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~117  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~776  ))
// \MB|WIDTH_TO_HEIGHT|Mult0~780  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~440  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~117  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~776  ))

	.dataa(gnd),
	.datab(!\MB|WIDTH_TO_HEIGHT|Mult0~440 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|WIDTH_TO_HEIGHT|Mult0~117 ),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~776 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|WIDTH_TO_HEIGHT|Mult0~779_sumout ),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~780 ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~779 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~779 .lut_mask = 64'h0000FF0000003333;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~779 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N30
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~783 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~783_sumout  = SUM(( \MB|WIDTH_TO_HEIGHT|Mult0~118  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~441  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~780  ))
// \MB|WIDTH_TO_HEIGHT|Mult0~784  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~118  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~441  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~780  ))

	.dataa(!\MB|WIDTH_TO_HEIGHT|Mult0~118 ),
	.datab(gnd),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~441 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~780 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|WIDTH_TO_HEIGHT|Mult0~783_sumout ),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~784 ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~783 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~783 .lut_mask = 64'h0000F0F000005555;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~783 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N33
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~787 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~787_sumout  = SUM(( \MB|WIDTH_TO_HEIGHT|Mult0~119  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~442  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~784  ))
// \MB|WIDTH_TO_HEIGHT|Mult0~788  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~119  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~442  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~784  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~442 ),
	.datad(!\MB|WIDTH_TO_HEIGHT|Mult0~119 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~784 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|WIDTH_TO_HEIGHT|Mult0~787_sumout ),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~788 ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~787 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~787 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~787 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N36
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~791 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~791_sumout  = SUM(( \MB|WIDTH_TO_HEIGHT|Mult0~120  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~443  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~788  ))
// \MB|WIDTH_TO_HEIGHT|Mult0~792  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~120  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~443  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~788  ))

	.dataa(gnd),
	.datab(!\MB|WIDTH_TO_HEIGHT|Mult0~120 ),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~443 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~788 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|WIDTH_TO_HEIGHT|Mult0~791_sumout ),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~792 ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~791 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~791 .lut_mask = 64'h0000F0F000003333;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~791 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N39
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~795 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~795_sumout  = SUM(( \MB|WIDTH_TO_HEIGHT|Mult0~120  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~444  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~792  ))
// \MB|WIDTH_TO_HEIGHT|Mult0~796  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~120  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~444  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~792  ))

	.dataa(gnd),
	.datab(!\MB|WIDTH_TO_HEIGHT|Mult0~120 ),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~444 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~792 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|WIDTH_TO_HEIGHT|Mult0~795_sumout ),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~796 ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~795 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~795 .lut_mask = 64'h0000F0F000003333;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~795 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N42
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~799 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~799_sumout  = SUM(( \MB|WIDTH_TO_HEIGHT|Mult0~120  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~445  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~796  ))
// \MB|WIDTH_TO_HEIGHT|Mult0~800  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~120  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~445  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~796  ))

	.dataa(gnd),
	.datab(!\MB|WIDTH_TO_HEIGHT|Mult0~120 ),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~445 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~796 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|WIDTH_TO_HEIGHT|Mult0~799_sumout ),
	.cout(\MB|WIDTH_TO_HEIGHT|Mult0~800 ),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~799 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~799 .lut_mask = 64'h0000F0F000003333;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~799 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N45
cyclonev_lcell_comb \MB|WIDTH_TO_HEIGHT|Mult0~803 (
// Equation(s):
// \MB|WIDTH_TO_HEIGHT|Mult0~803_sumout  = SUM(( \MB|WIDTH_TO_HEIGHT|Mult0~120  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~446  ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~800  ))

	.dataa(gnd),
	.datab(!\MB|WIDTH_TO_HEIGHT|Mult0~120 ),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~446 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|WIDTH_TO_HEIGHT|Mult0~800 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|WIDTH_TO_HEIGHT|Mult0~803_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|WIDTH_TO_HEIGHT|Mult0~803 .extended_lut = "off";
defparam \MB|WIDTH_TO_HEIGHT|Mult0~803 .lut_mask = 64'h0000F0F000003333;
defparam \MB|WIDTH_TO_HEIGHT|Mult0~803 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X20_Y10_N0
cyclonev_mac \MB|Y_STEP_SIZE|Mult0~477 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.ay({\MB|WIDTH_TO_HEIGHT|Mult0~803_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~803_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~803_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~803_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~803_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~803_sumout ,
\MB|WIDTH_TO_HEIGHT|Mult0~799_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~795_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~791_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~787_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~783_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~779_sumout ,
\MB|WIDTH_TO_HEIGHT|Mult0~775_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~771_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~767_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~763_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~5_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~1_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~77_sumout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\MB|Y_STEP_SIZE|Mult0~477_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~477 .accumulate_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~477 .ax_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~477 .ax_width = 13;
defparam \MB|Y_STEP_SIZE|Mult0~477 .ay_scan_in_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~477 .ay_scan_in_width = 19;
defparam \MB|Y_STEP_SIZE|Mult0~477 .ay_use_scan_in = "false";
defparam \MB|Y_STEP_SIZE|Mult0~477 .az_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~477 .bx_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~477 .by_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~477 .by_use_scan_in = "false";
defparam \MB|Y_STEP_SIZE|Mult0~477 .bz_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~477 .coef_a_0 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~477 .coef_a_1 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~477 .coef_a_2 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~477 .coef_a_3 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~477 .coef_a_4 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~477 .coef_a_5 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~477 .coef_a_6 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~477 .coef_a_7 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~477 .coef_b_0 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~477 .coef_b_1 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~477 .coef_b_2 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~477 .coef_b_3 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~477 .coef_b_4 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~477 .coef_b_5 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~477 .coef_b_6 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~477 .coef_b_7 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~477 .coef_sel_a_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~477 .coef_sel_b_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~477 .delay_scan_out_ay = "false";
defparam \MB|Y_STEP_SIZE|Mult0~477 .delay_scan_out_by = "false";
defparam \MB|Y_STEP_SIZE|Mult0~477 .enable_double_accum = "false";
defparam \MB|Y_STEP_SIZE|Mult0~477 .load_const_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~477 .load_const_value = 0;
defparam \MB|Y_STEP_SIZE|Mult0~477 .mode_sub_location = 0;
defparam \MB|Y_STEP_SIZE|Mult0~477 .negate_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~477 .operand_source_max = "input";
defparam \MB|Y_STEP_SIZE|Mult0~477 .operand_source_may = "input";
defparam \MB|Y_STEP_SIZE|Mult0~477 .operand_source_mbx = "input";
defparam \MB|Y_STEP_SIZE|Mult0~477 .operand_source_mby = "input";
defparam \MB|Y_STEP_SIZE|Mult0~477 .operation_mode = "m18x18_full";
defparam \MB|Y_STEP_SIZE|Mult0~477 .output_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~477 .preadder_subtract_a = "false";
defparam \MB|Y_STEP_SIZE|Mult0~477 .preadder_subtract_b = "false";
defparam \MB|Y_STEP_SIZE|Mult0~477 .result_a_width = 64;
defparam \MB|Y_STEP_SIZE|Mult0~477 .signed_max = "false";
defparam \MB|Y_STEP_SIZE|Mult0~477 .signed_may = "true";
defparam \MB|Y_STEP_SIZE|Mult0~477 .signed_mbx = "false";
defparam \MB|Y_STEP_SIZE|Mult0~477 .signed_mby = "false";
defparam \MB|Y_STEP_SIZE|Mult0~477 .sub_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~477 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y8_N0
cyclonev_mac \MB|Y_STEP_SIZE|Mult0~136 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\MB|WIDTH_TO_HEIGHT|Mult0~803_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~803_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~803_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~803_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~803_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~799_sumout ,
\MB|WIDTH_TO_HEIGHT|Mult0~795_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~791_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~787_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~783_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~779_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~775_sumout ,
\MB|WIDTH_TO_HEIGHT|Mult0~771_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~767_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~763_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~5_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~1_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~77_sumout }),
	.ay({gnd,gnd,vcc,gnd,gnd,gnd,vcc,gnd,gnd,gnd,vcc,gnd,gnd,gnd,vcc,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.by({\MB|WIDTH_TO_HEIGHT|Mult0~73_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~69_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~65_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~61_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~57_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~53_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~49_sumout ,
\MB|WIDTH_TO_HEIGHT|Mult0~45_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~41_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~37_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~33_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~29_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~25_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~21_sumout ,
\MB|WIDTH_TO_HEIGHT|Mult0~17_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~13_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~9_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~1148_sumout }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\MB|Y_STEP_SIZE|Mult0~136_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~136 .accumulate_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~136 .ax_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~136 .ax_width = 18;
defparam \MB|Y_STEP_SIZE|Mult0~136 .ay_scan_in_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~136 .ay_scan_in_width = 17;
defparam \MB|Y_STEP_SIZE|Mult0~136 .ay_use_scan_in = "false";
defparam \MB|Y_STEP_SIZE|Mult0~136 .az_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~136 .bx_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~136 .bx_width = 13;
defparam \MB|Y_STEP_SIZE|Mult0~136 .by_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~136 .by_use_scan_in = "false";
defparam \MB|Y_STEP_SIZE|Mult0~136 .by_width = 18;
defparam \MB|Y_STEP_SIZE|Mult0~136 .bz_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~136 .coef_a_0 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~136 .coef_a_1 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~136 .coef_a_2 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~136 .coef_a_3 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~136 .coef_a_4 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~136 .coef_a_5 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~136 .coef_a_6 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~136 .coef_a_7 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~136 .coef_b_0 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~136 .coef_b_1 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~136 .coef_b_2 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~136 .coef_b_3 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~136 .coef_b_4 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~136 .coef_b_5 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~136 .coef_b_6 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~136 .coef_b_7 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~136 .coef_sel_a_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~136 .coef_sel_b_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~136 .delay_scan_out_ay = "false";
defparam \MB|Y_STEP_SIZE|Mult0~136 .delay_scan_out_by = "false";
defparam \MB|Y_STEP_SIZE|Mult0~136 .enable_double_accum = "false";
defparam \MB|Y_STEP_SIZE|Mult0~136 .load_const_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~136 .load_const_value = 0;
defparam \MB|Y_STEP_SIZE|Mult0~136 .mode_sub_location = 0;
defparam \MB|Y_STEP_SIZE|Mult0~136 .negate_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~136 .operand_source_max = "input";
defparam \MB|Y_STEP_SIZE|Mult0~136 .operand_source_may = "input";
defparam \MB|Y_STEP_SIZE|Mult0~136 .operand_source_mbx = "input";
defparam \MB|Y_STEP_SIZE|Mult0~136 .operand_source_mby = "input";
defparam \MB|Y_STEP_SIZE|Mult0~136 .operation_mode = "m18x18_sumof2";
defparam \MB|Y_STEP_SIZE|Mult0~136 .output_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~136 .preadder_subtract_a = "false";
defparam \MB|Y_STEP_SIZE|Mult0~136 .preadder_subtract_b = "false";
defparam \MB|Y_STEP_SIZE|Mult0~136 .result_a_width = 64;
defparam \MB|Y_STEP_SIZE|Mult0~136 .signed_max = "true";
defparam \MB|Y_STEP_SIZE|Mult0~136 .signed_may = "false";
defparam \MB|Y_STEP_SIZE|Mult0~136 .signed_mbx = "false";
defparam \MB|Y_STEP_SIZE|Mult0~136 .signed_mby = "false";
defparam \MB|Y_STEP_SIZE|Mult0~136 .sub_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~136 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y12_N0
cyclonev_mac \MB|Y_STEP_SIZE|Mult0~818 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,vcc,gnd,gnd,gnd,vcc,gnd,gnd,gnd,vcc,gnd,gnd,gnd,vcc,gnd,gnd}),
	.ay({\MB|WIDTH_TO_HEIGHT|Mult0~73_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~69_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~65_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~61_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~57_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~53_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~49_sumout ,
\MB|WIDTH_TO_HEIGHT|Mult0~45_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~41_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~37_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~33_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~29_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~25_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~21_sumout ,
\MB|WIDTH_TO_HEIGHT|Mult0~17_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~13_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~9_sumout ,\MB|WIDTH_TO_HEIGHT|Mult0~1148_sumout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\MB|Y_STEP_SIZE|Mult0~818_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~818 .accumulate_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~818 .ax_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~818 .ax_width = 17;
defparam \MB|Y_STEP_SIZE|Mult0~818 .ay_scan_in_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~818 .ay_scan_in_width = 18;
defparam \MB|Y_STEP_SIZE|Mult0~818 .ay_use_scan_in = "false";
defparam \MB|Y_STEP_SIZE|Mult0~818 .az_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~818 .bx_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~818 .by_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~818 .by_use_scan_in = "false";
defparam \MB|Y_STEP_SIZE|Mult0~818 .bz_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~818 .coef_a_0 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~818 .coef_a_1 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~818 .coef_a_2 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~818 .coef_a_3 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~818 .coef_a_4 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~818 .coef_a_5 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~818 .coef_a_6 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~818 .coef_a_7 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~818 .coef_b_0 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~818 .coef_b_1 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~818 .coef_b_2 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~818 .coef_b_3 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~818 .coef_b_4 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~818 .coef_b_5 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~818 .coef_b_6 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~818 .coef_b_7 = 0;
defparam \MB|Y_STEP_SIZE|Mult0~818 .coef_sel_a_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~818 .coef_sel_b_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~818 .delay_scan_out_ay = "false";
defparam \MB|Y_STEP_SIZE|Mult0~818 .delay_scan_out_by = "false";
defparam \MB|Y_STEP_SIZE|Mult0~818 .enable_double_accum = "false";
defparam \MB|Y_STEP_SIZE|Mult0~818 .load_const_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~818 .load_const_value = 0;
defparam \MB|Y_STEP_SIZE|Mult0~818 .mode_sub_location = 0;
defparam \MB|Y_STEP_SIZE|Mult0~818 .negate_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~818 .operand_source_max = "input";
defparam \MB|Y_STEP_SIZE|Mult0~818 .operand_source_may = "input";
defparam \MB|Y_STEP_SIZE|Mult0~818 .operand_source_mbx = "input";
defparam \MB|Y_STEP_SIZE|Mult0~818 .operand_source_mby = "input";
defparam \MB|Y_STEP_SIZE|Mult0~818 .operation_mode = "m18x18_full";
defparam \MB|Y_STEP_SIZE|Mult0~818 .output_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~818 .preadder_subtract_a = "false";
defparam \MB|Y_STEP_SIZE|Mult0~818 .preadder_subtract_b = "false";
defparam \MB|Y_STEP_SIZE|Mult0~818 .result_a_width = 64;
defparam \MB|Y_STEP_SIZE|Mult0~818 .signed_max = "false";
defparam \MB|Y_STEP_SIZE|Mult0~818 .signed_may = "false";
defparam \MB|Y_STEP_SIZE|Mult0~818 .signed_mbx = "false";
defparam \MB|Y_STEP_SIZE|Mult0~818 .signed_mby = "false";
defparam \MB|Y_STEP_SIZE|Mult0~818 .sub_clock = "none";
defparam \MB|Y_STEP_SIZE|Mult0~818 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N0
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~1165 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~1165_cout  = CARRY(( \MB|Y_STEP_SIZE|Mult0~836  ) + ( \MB|Y_STEP_SIZE|Mult0~136_resulta  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|Y_STEP_SIZE|Mult0~136_resulta ),
	.datad(!\MB|Y_STEP_SIZE|Mult0~836 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\MB|Y_STEP_SIZE|Mult0~1165_cout ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~1165 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~1165 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|Y_STEP_SIZE|Mult0~1165 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N3
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~1161 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~1161_cout  = CARRY(( \MB|Y_STEP_SIZE|Mult0~837  ) + ( \MB|Y_STEP_SIZE|Mult0~137  ) + ( \MB|Y_STEP_SIZE|Mult0~1165_cout  ))

	.dataa(!\MB|Y_STEP_SIZE|Mult0~137 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MB|Y_STEP_SIZE|Mult0~837 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~1165_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\MB|Y_STEP_SIZE|Mult0~1161_cout ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~1161 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~1161 .lut_mask = 64'h0000AAAA000000FF;
defparam \MB|Y_STEP_SIZE|Mult0~1161 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N6
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~1157 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~1157_cout  = CARRY(( \MB|Y_STEP_SIZE|Mult0~138  ) + ( \MB|Y_STEP_SIZE|Mult0~838  ) + ( \MB|Y_STEP_SIZE|Mult0~1161_cout  ))

	.dataa(gnd),
	.datab(!\MB|Y_STEP_SIZE|Mult0~138 ),
	.datac(!\MB|Y_STEP_SIZE|Mult0~838 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~1161_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\MB|Y_STEP_SIZE|Mult0~1157_cout ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~1157 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~1157 .lut_mask = 64'h0000F0F000003333;
defparam \MB|Y_STEP_SIZE|Mult0~1157 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N9
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~1153 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~1153_cout  = CARRY(( \MB|Y_STEP_SIZE|Mult0~839  ) + ( \MB|Y_STEP_SIZE|Mult0~139  ) + ( \MB|Y_STEP_SIZE|Mult0~1157_cout  ))

	.dataa(!\MB|Y_STEP_SIZE|Mult0~139 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MB|Y_STEP_SIZE|Mult0~839 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~1157_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\MB|Y_STEP_SIZE|Mult0~1153_cout ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~1153 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~1153 .lut_mask = 64'h0000AAAA000000FF;
defparam \MB|Y_STEP_SIZE|Mult0~1153 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N12
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~57 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~57_sumout  = SUM(( \MB|Y_STEP_SIZE|Mult0~140  ) + ( \MB|Y_STEP_SIZE|Mult0~840  ) + ( \MB|Y_STEP_SIZE|Mult0~1153_cout  ))
// \MB|Y_STEP_SIZE|Mult0~58  = CARRY(( \MB|Y_STEP_SIZE|Mult0~140  ) + ( \MB|Y_STEP_SIZE|Mult0~840  ) + ( \MB|Y_STEP_SIZE|Mult0~1153_cout  ))

	.dataa(gnd),
	.datab(!\MB|Y_STEP_SIZE|Mult0~140 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|Y_STEP_SIZE|Mult0~840 ),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~1153_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Y_STEP_SIZE|Mult0~57_sumout ),
	.cout(\MB|Y_STEP_SIZE|Mult0~58 ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~57 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~57 .lut_mask = 64'h0000FF0000003333;
defparam \MB|Y_STEP_SIZE|Mult0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N15
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~61 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~61_sumout  = SUM(( \MB|Y_STEP_SIZE|Mult0~141  ) + ( \MB|Y_STEP_SIZE|Mult0~841  ) + ( \MB|Y_STEP_SIZE|Mult0~58  ))
// \MB|Y_STEP_SIZE|Mult0~62  = CARRY(( \MB|Y_STEP_SIZE|Mult0~141  ) + ( \MB|Y_STEP_SIZE|Mult0~841  ) + ( \MB|Y_STEP_SIZE|Mult0~58  ))

	.dataa(!\MB|Y_STEP_SIZE|Mult0~841 ),
	.datab(gnd),
	.datac(!\MB|Y_STEP_SIZE|Mult0~141 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Y_STEP_SIZE|Mult0~61_sumout ),
	.cout(\MB|Y_STEP_SIZE|Mult0~62 ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~61 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~61 .lut_mask = 64'h0000AAAA00000F0F;
defparam \MB|Y_STEP_SIZE|Mult0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N18
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~65 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~65_sumout  = SUM(( \MB|Y_STEP_SIZE|Mult0~142  ) + ( \MB|Y_STEP_SIZE|Mult0~842  ) + ( \MB|Y_STEP_SIZE|Mult0~62  ))
// \MB|Y_STEP_SIZE|Mult0~66  = CARRY(( \MB|Y_STEP_SIZE|Mult0~142  ) + ( \MB|Y_STEP_SIZE|Mult0~842  ) + ( \MB|Y_STEP_SIZE|Mult0~62  ))

	.dataa(gnd),
	.datab(!\MB|Y_STEP_SIZE|Mult0~842 ),
	.datac(!\MB|Y_STEP_SIZE|Mult0~142 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Y_STEP_SIZE|Mult0~65_sumout ),
	.cout(\MB|Y_STEP_SIZE|Mult0~66 ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~65 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~65 .lut_mask = 64'h0000CCCC00000F0F;
defparam \MB|Y_STEP_SIZE|Mult0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N21
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~69 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~69_sumout  = SUM(( \MB|Y_STEP_SIZE|Mult0~143  ) + ( \MB|Y_STEP_SIZE|Mult0~843  ) + ( \MB|Y_STEP_SIZE|Mult0~66  ))
// \MB|Y_STEP_SIZE|Mult0~70  = CARRY(( \MB|Y_STEP_SIZE|Mult0~143  ) + ( \MB|Y_STEP_SIZE|Mult0~843  ) + ( \MB|Y_STEP_SIZE|Mult0~66  ))

	.dataa(!\MB|Y_STEP_SIZE|Mult0~143 ),
	.datab(gnd),
	.datac(!\MB|Y_STEP_SIZE|Mult0~843 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Y_STEP_SIZE|Mult0~69_sumout ),
	.cout(\MB|Y_STEP_SIZE|Mult0~70 ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~69 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~69 .lut_mask = 64'h0000F0F000005555;
defparam \MB|Y_STEP_SIZE|Mult0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N24
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~73 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~73_sumout  = SUM(( \MB|Y_STEP_SIZE|Mult0~844  ) + ( \MB|Y_STEP_SIZE|Mult0~144  ) + ( \MB|Y_STEP_SIZE|Mult0~70  ))
// \MB|Y_STEP_SIZE|Mult0~74  = CARRY(( \MB|Y_STEP_SIZE|Mult0~844  ) + ( \MB|Y_STEP_SIZE|Mult0~144  ) + ( \MB|Y_STEP_SIZE|Mult0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|Y_STEP_SIZE|Mult0~144 ),
	.datad(!\MB|Y_STEP_SIZE|Mult0~844 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Y_STEP_SIZE|Mult0~73_sumout ),
	.cout(\MB|Y_STEP_SIZE|Mult0~74 ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~73 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~73 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|Y_STEP_SIZE|Mult0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N27
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~77 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~77_sumout  = SUM(( \MB|Y_STEP_SIZE|Mult0~145  ) + ( \MB|Y_STEP_SIZE|Mult0~845  ) + ( \MB|Y_STEP_SIZE|Mult0~74  ))
// \MB|Y_STEP_SIZE|Mult0~78  = CARRY(( \MB|Y_STEP_SIZE|Mult0~145  ) + ( \MB|Y_STEP_SIZE|Mult0~845  ) + ( \MB|Y_STEP_SIZE|Mult0~74  ))

	.dataa(!\MB|Y_STEP_SIZE|Mult0~145 ),
	.datab(gnd),
	.datac(!\MB|Y_STEP_SIZE|Mult0~845 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Y_STEP_SIZE|Mult0~77_sumout ),
	.cout(\MB|Y_STEP_SIZE|Mult0~78 ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~77 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~77 .lut_mask = 64'h0000F0F000005555;
defparam \MB|Y_STEP_SIZE|Mult0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N30
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~81 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~81_sumout  = SUM(( \MB|Y_STEP_SIZE|Mult0~846  ) + ( \MB|Y_STEP_SIZE|Mult0~146  ) + ( \MB|Y_STEP_SIZE|Mult0~78  ))
// \MB|Y_STEP_SIZE|Mult0~82  = CARRY(( \MB|Y_STEP_SIZE|Mult0~846  ) + ( \MB|Y_STEP_SIZE|Mult0~146  ) + ( \MB|Y_STEP_SIZE|Mult0~78  ))

	.dataa(gnd),
	.datab(!\MB|Y_STEP_SIZE|Mult0~846 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|Y_STEP_SIZE|Mult0~146 ),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Y_STEP_SIZE|Mult0~81_sumout ),
	.cout(\MB|Y_STEP_SIZE|Mult0~82 ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~81 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~81 .lut_mask = 64'h0000FF0000003333;
defparam \MB|Y_STEP_SIZE|Mult0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N33
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~85 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~85_sumout  = SUM(( \MB|Y_STEP_SIZE|Mult0~147  ) + ( \MB|Y_STEP_SIZE|Mult0~847  ) + ( \MB|Y_STEP_SIZE|Mult0~82  ))
// \MB|Y_STEP_SIZE|Mult0~86  = CARRY(( \MB|Y_STEP_SIZE|Mult0~147  ) + ( \MB|Y_STEP_SIZE|Mult0~847  ) + ( \MB|Y_STEP_SIZE|Mult0~82  ))

	.dataa(!\MB|Y_STEP_SIZE|Mult0~147 ),
	.datab(gnd),
	.datac(!\MB|Y_STEP_SIZE|Mult0~847 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Y_STEP_SIZE|Mult0~85_sumout ),
	.cout(\MB|Y_STEP_SIZE|Mult0~86 ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~85 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~85 .lut_mask = 64'h0000F0F000005555;
defparam \MB|Y_STEP_SIZE|Mult0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N36
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~89 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~89_sumout  = SUM(( \MB|Y_STEP_SIZE|Mult0~148  ) + ( \MB|Y_STEP_SIZE|Mult0~848  ) + ( \MB|Y_STEP_SIZE|Mult0~86  ))
// \MB|Y_STEP_SIZE|Mult0~90  = CARRY(( \MB|Y_STEP_SIZE|Mult0~148  ) + ( \MB|Y_STEP_SIZE|Mult0~848  ) + ( \MB|Y_STEP_SIZE|Mult0~86  ))

	.dataa(gnd),
	.datab(!\MB|Y_STEP_SIZE|Mult0~148 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|Y_STEP_SIZE|Mult0~848 ),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Y_STEP_SIZE|Mult0~89_sumout ),
	.cout(\MB|Y_STEP_SIZE|Mult0~90 ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~89 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~89 .lut_mask = 64'h0000FF0000003333;
defparam \MB|Y_STEP_SIZE|Mult0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N39
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~93 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~93_sumout  = SUM(( \MB|Y_STEP_SIZE|Mult0~149  ) + ( \MB|Y_STEP_SIZE|Mult0~849  ) + ( \MB|Y_STEP_SIZE|Mult0~90  ))
// \MB|Y_STEP_SIZE|Mult0~94  = CARRY(( \MB|Y_STEP_SIZE|Mult0~149  ) + ( \MB|Y_STEP_SIZE|Mult0~849  ) + ( \MB|Y_STEP_SIZE|Mult0~90  ))

	.dataa(!\MB|Y_STEP_SIZE|Mult0~849 ),
	.datab(gnd),
	.datac(!\MB|Y_STEP_SIZE|Mult0~149 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Y_STEP_SIZE|Mult0~93_sumout ),
	.cout(\MB|Y_STEP_SIZE|Mult0~94 ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~93 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~93 .lut_mask = 64'h0000AAAA00000F0F;
defparam \MB|Y_STEP_SIZE|Mult0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N42
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~97 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~97_sumout  = SUM(( \MB|Y_STEP_SIZE|Mult0~150  ) + ( \MB|Y_STEP_SIZE|Mult0~850  ) + ( \MB|Y_STEP_SIZE|Mult0~94  ))
// \MB|Y_STEP_SIZE|Mult0~98  = CARRY(( \MB|Y_STEP_SIZE|Mult0~150  ) + ( \MB|Y_STEP_SIZE|Mult0~850  ) + ( \MB|Y_STEP_SIZE|Mult0~94  ))

	.dataa(gnd),
	.datab(!\MB|Y_STEP_SIZE|Mult0~150 ),
	.datac(!\MB|Y_STEP_SIZE|Mult0~850 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Y_STEP_SIZE|Mult0~97_sumout ),
	.cout(\MB|Y_STEP_SIZE|Mult0~98 ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~97 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~97 .lut_mask = 64'h0000F0F000003333;
defparam \MB|Y_STEP_SIZE|Mult0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N45
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~101 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~101_sumout  = SUM(( \MB|Y_STEP_SIZE|Mult0~151  ) + ( \MB|Y_STEP_SIZE|Mult0~851  ) + ( \MB|Y_STEP_SIZE|Mult0~98  ))
// \MB|Y_STEP_SIZE|Mult0~102  = CARRY(( \MB|Y_STEP_SIZE|Mult0~151  ) + ( \MB|Y_STEP_SIZE|Mult0~851  ) + ( \MB|Y_STEP_SIZE|Mult0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|Y_STEP_SIZE|Mult0~151 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|Y_STEP_SIZE|Mult0~851 ),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Y_STEP_SIZE|Mult0~101_sumout ),
	.cout(\MB|Y_STEP_SIZE|Mult0~102 ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~101 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~101 .lut_mask = 64'h0000FF0000000F0F;
defparam \MB|Y_STEP_SIZE|Mult0~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N48
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~105 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~105_sumout  = SUM(( \MB|Y_STEP_SIZE|Mult0~152  ) + ( \MB|Y_STEP_SIZE|Mult0~852  ) + ( \MB|Y_STEP_SIZE|Mult0~102  ))
// \MB|Y_STEP_SIZE|Mult0~106  = CARRY(( \MB|Y_STEP_SIZE|Mult0~152  ) + ( \MB|Y_STEP_SIZE|Mult0~852  ) + ( \MB|Y_STEP_SIZE|Mult0~102  ))

	.dataa(gnd),
	.datab(!\MB|Y_STEP_SIZE|Mult0~852 ),
	.datac(gnd),
	.datad(!\MB|Y_STEP_SIZE|Mult0~152 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Y_STEP_SIZE|Mult0~105_sumout ),
	.cout(\MB|Y_STEP_SIZE|Mult0~106 ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~105 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~105 .lut_mask = 64'h0000CCCC000000FF;
defparam \MB|Y_STEP_SIZE|Mult0~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N51
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~109 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~109_sumout  = SUM(( \MB|Y_STEP_SIZE|Mult0~153  ) + ( \MB|Y_STEP_SIZE|Mult0~853  ) + ( \MB|Y_STEP_SIZE|Mult0~106  ))
// \MB|Y_STEP_SIZE|Mult0~110  = CARRY(( \MB|Y_STEP_SIZE|Mult0~153  ) + ( \MB|Y_STEP_SIZE|Mult0~853  ) + ( \MB|Y_STEP_SIZE|Mult0~106  ))

	.dataa(!\MB|Y_STEP_SIZE|Mult0~853 ),
	.datab(gnd),
	.datac(!\MB|Y_STEP_SIZE|Mult0~153 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Y_STEP_SIZE|Mult0~109_sumout ),
	.cout(\MB|Y_STEP_SIZE|Mult0~110 ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~109 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~109 .lut_mask = 64'h0000AAAA00000F0F;
defparam \MB|Y_STEP_SIZE|Mult0~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N54
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~113 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~113_sumout  = SUM(( \MB|Y_STEP_SIZE|Mult0~154  ) + ( \MB|Y_STEP_SIZE|Mult0~477_resulta  ) + ( \MB|Y_STEP_SIZE|Mult0~110  ))
// \MB|Y_STEP_SIZE|Mult0~114  = CARRY(( \MB|Y_STEP_SIZE|Mult0~154  ) + ( \MB|Y_STEP_SIZE|Mult0~477_resulta  ) + ( \MB|Y_STEP_SIZE|Mult0~110  ))

	.dataa(!\MB|Y_STEP_SIZE|Mult0~477_resulta ),
	.datab(!\MB|Y_STEP_SIZE|Mult0~154 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Y_STEP_SIZE|Mult0~113_sumout ),
	.cout(\MB|Y_STEP_SIZE|Mult0~114 ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~113 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~113 .lut_mask = 64'h0000AAAA00003333;
defparam \MB|Y_STEP_SIZE|Mult0~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N57
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~117 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~117_sumout  = SUM(( \MB|Y_STEP_SIZE|Mult0~155  ) + ( \MB|Y_STEP_SIZE|Mult0~478  ) + ( \MB|Y_STEP_SIZE|Mult0~114  ))
// \MB|Y_STEP_SIZE|Mult0~118  = CARRY(( \MB|Y_STEP_SIZE|Mult0~155  ) + ( \MB|Y_STEP_SIZE|Mult0~478  ) + ( \MB|Y_STEP_SIZE|Mult0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|Y_STEP_SIZE|Mult0~478 ),
	.datad(!\MB|Y_STEP_SIZE|Mult0~155 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Y_STEP_SIZE|Mult0~117_sumout ),
	.cout(\MB|Y_STEP_SIZE|Mult0~118 ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~117 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~117 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|Y_STEP_SIZE|Mult0~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N0
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~121 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~121_sumout  = SUM(( \MB|Y_STEP_SIZE|Mult0~156  ) + ( \MB|Y_STEP_SIZE|Mult0~479  ) + ( \MB|Y_STEP_SIZE|Mult0~118  ))
// \MB|Y_STEP_SIZE|Mult0~122  = CARRY(( \MB|Y_STEP_SIZE|Mult0~156  ) + ( \MB|Y_STEP_SIZE|Mult0~479  ) + ( \MB|Y_STEP_SIZE|Mult0~118  ))

	.dataa(!\MB|Y_STEP_SIZE|Mult0~479 ),
	.datab(gnd),
	.datac(!\MB|Y_STEP_SIZE|Mult0~156 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Y_STEP_SIZE|Mult0~121_sumout ),
	.cout(\MB|Y_STEP_SIZE|Mult0~122 ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~121 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~121 .lut_mask = 64'h0000AAAA00000F0F;
defparam \MB|Y_STEP_SIZE|Mult0~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N3
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~125 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~125_sumout  = SUM(( \MB|Y_STEP_SIZE|Mult0~480  ) + ( \MB|Y_STEP_SIZE|Mult0~157  ) + ( \MB|Y_STEP_SIZE|Mult0~122  ))
// \MB|Y_STEP_SIZE|Mult0~126  = CARRY(( \MB|Y_STEP_SIZE|Mult0~480  ) + ( \MB|Y_STEP_SIZE|Mult0~157  ) + ( \MB|Y_STEP_SIZE|Mult0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|Y_STEP_SIZE|Mult0~157 ),
	.datad(!\MB|Y_STEP_SIZE|Mult0~480 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Y_STEP_SIZE|Mult0~125_sumout ),
	.cout(\MB|Y_STEP_SIZE|Mult0~126 ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~125 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~125 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|Y_STEP_SIZE|Mult0~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N6
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~1 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~1_sumout  = SUM(( \MB|Y_STEP_SIZE|Mult0~158  ) + ( \MB|Y_STEP_SIZE|Mult0~481  ) + ( \MB|Y_STEP_SIZE|Mult0~126  ))
// \MB|Y_STEP_SIZE|Mult0~2  = CARRY(( \MB|Y_STEP_SIZE|Mult0~158  ) + ( \MB|Y_STEP_SIZE|Mult0~481  ) + ( \MB|Y_STEP_SIZE|Mult0~126  ))

	.dataa(gnd),
	.datab(!\MB|Y_STEP_SIZE|Mult0~481 ),
	.datac(!\MB|Y_STEP_SIZE|Mult0~158 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Y_STEP_SIZE|Mult0~1_sumout ),
	.cout(\MB|Y_STEP_SIZE|Mult0~2 ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~1 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~1 .lut_mask = 64'h0000CCCC00000F0F;
defparam \MB|Y_STEP_SIZE|Mult0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N30
cyclonev_lcell_comb \MB|Add10~57 (
// Equation(s):
// \MB|Add10~57_sumout  = SUM(( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~57_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~9_sumout )) ) + ( (\MB|REG_Y|q [0]) # (\MB|SM|current.INIT~q ) ) + ( !VCC ))
// \MB|Add10~58  = CARRY(( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~57_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~9_sumout )) ) + ( (\MB|REG_Y|q [0]) # (\MB|SM|current.INIT~q ) ) + ( !VCC ))

	.dataa(!\MB|SM|current.INIT~q ),
	.datab(gnd),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~9_sumout ),
	.datad(!\MB|Y_STEP_SIZE|Mult0~57_sumout ),
	.datae(gnd),
	.dataf(!\MB|REG_Y|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add10~57_sumout ),
	.cout(\MB|Add10~58 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add10~57 .extended_lut = "off";
defparam \MB|Add10~57 .lut_mask = 64'h0000AA00000050FA;
defparam \MB|Add10~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N32
dffeas \MB|REG_Y|q[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add10~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_Y|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_Y|q[0] .is_wysiwyg = "true";
defparam \MB|REG_Y|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N33
cyclonev_lcell_comb \MB|Add10~61 (
// Equation(s):
// \MB|Add10~61_sumout  = SUM(( (!\MB|SM|current.INIT~q  & (\MB|Y_STEP_SIZE|Mult0~61_sumout )) # (\MB|SM|current.INIT~q  & ((!\MB|WIDTH_TO_HEIGHT|Mult0~13_sumout ))) ) + ( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [1]) ) + ( \MB|Add10~58  ))
// \MB|Add10~62  = CARRY(( (!\MB|SM|current.INIT~q  & (\MB|Y_STEP_SIZE|Mult0~61_sumout )) # (\MB|SM|current.INIT~q  & ((!\MB|WIDTH_TO_HEIGHT|Mult0~13_sumout ))) ) + ( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [1]) ) + ( \MB|Add10~58  ))

	.dataa(!\MB|SM|current.INIT~q ),
	.datab(!\MB|Y_STEP_SIZE|Mult0~61_sumout ),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|REG_Y|q [1]),
	.datag(gnd),
	.cin(\MB|Add10~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add10~61_sumout ),
	.cout(\MB|Add10~62 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add10~61 .extended_lut = "off";
defparam \MB|Add10~61 .lut_mask = 64'h0000FF5500007272;
defparam \MB|Add10~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N35
dffeas \MB|REG_Y|q[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add10~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_Y|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_Y|q[1] .is_wysiwyg = "true";
defparam \MB|REG_Y|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N36
cyclonev_lcell_comb \MB|Add10~65 (
// Equation(s):
// \MB|Add10~65_sumout  = SUM(( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [2]) ) + ( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~65_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~17_sumout )) ) + ( \MB|Add10~62  ))
// \MB|Add10~66  = CARRY(( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [2]) ) + ( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~65_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~17_sumout )) ) + ( \MB|Add10~62  ))

	.dataa(!\MB|SM|current.INIT~q ),
	.datab(gnd),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~17_sumout ),
	.datad(!\MB|REG_Y|q [2]),
	.datae(gnd),
	.dataf(!\MB|Y_STEP_SIZE|Mult0~65_sumout ),
	.datag(gnd),
	.cin(\MB|Add10~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add10~65_sumout ),
	.cout(\MB|Add10~66 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add10~65 .extended_lut = "off";
defparam \MB|Add10~65 .lut_mask = 64'h0000AF05000000AA;
defparam \MB|Add10~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N38
dffeas \MB|REG_Y|q[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add10~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_Y|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_Y|q[2] .is_wysiwyg = "true";
defparam \MB|REG_Y|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N39
cyclonev_lcell_comb \MB|Add10~69 (
// Equation(s):
// \MB|Add10~69_sumout  = SUM(( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~69_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~21_sumout )) ) + ( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [3]) ) + ( \MB|Add10~66  ))
// \MB|Add10~70  = CARRY(( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~69_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~21_sumout )) ) + ( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [3]) ) + ( \MB|Add10~66  ))

	.dataa(!\MB|SM|current.INIT~q ),
	.datab(!\MB|WIDTH_TO_HEIGHT|Mult0~21_sumout ),
	.datac(!\MB|REG_Y|q [3]),
	.datad(!\MB|Y_STEP_SIZE|Mult0~69_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add10~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add10~69_sumout ),
	.cout(\MB|Add10~70 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add10~69 .extended_lut = "off";
defparam \MB|Add10~69 .lut_mask = 64'h0000F5F5000044EE;
defparam \MB|Add10~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N41
dffeas \MB|REG_Y|q[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add10~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_Y|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_Y|q[3] .is_wysiwyg = "true";
defparam \MB|REG_Y|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N42
cyclonev_lcell_comb \MB|Add10~73 (
// Equation(s):
// \MB|Add10~73_sumout  = SUM(( (!\MB|SM|current.INIT~q  & (\MB|Y_STEP_SIZE|Mult0~73_sumout )) # (\MB|SM|current.INIT~q  & ((!\MB|WIDTH_TO_HEIGHT|Mult0~25_sumout ))) ) + ( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [4]) ) + ( \MB|Add10~70  ))
// \MB|Add10~74  = CARRY(( (!\MB|SM|current.INIT~q  & (\MB|Y_STEP_SIZE|Mult0~73_sumout )) # (\MB|SM|current.INIT~q  & ((!\MB|WIDTH_TO_HEIGHT|Mult0~25_sumout ))) ) + ( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [4]) ) + ( \MB|Add10~70  ))

	.dataa(!\MB|SM|current.INIT~q ),
	.datab(!\MB|Y_STEP_SIZE|Mult0~73_sumout ),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|REG_Y|q [4]),
	.datag(gnd),
	.cin(\MB|Add10~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add10~73_sumout ),
	.cout(\MB|Add10~74 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add10~73 .extended_lut = "off";
defparam \MB|Add10~73 .lut_mask = 64'h0000FF5500007272;
defparam \MB|Add10~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N44
dffeas \MB|REG_Y|q[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add10~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_Y|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_Y|q[4] .is_wysiwyg = "true";
defparam \MB|REG_Y|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N45
cyclonev_lcell_comb \MB|Add10~77 (
// Equation(s):
// \MB|Add10~77_sumout  = SUM(( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [5]) ) + ( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~77_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~29_sumout )) ) + ( \MB|Add10~74  ))
// \MB|Add10~78  = CARRY(( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [5]) ) + ( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~77_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~29_sumout )) ) + ( \MB|Add10~74  ))

	.dataa(!\MB|SM|current.INIT~q ),
	.datab(gnd),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~29_sumout ),
	.datad(!\MB|REG_Y|q [5]),
	.datae(gnd),
	.dataf(!\MB|Y_STEP_SIZE|Mult0~77_sumout ),
	.datag(gnd),
	.cin(\MB|Add10~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add10~77_sumout ),
	.cout(\MB|Add10~78 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add10~77 .extended_lut = "off";
defparam \MB|Add10~77 .lut_mask = 64'h0000AF05000000AA;
defparam \MB|Add10~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N47
dffeas \MB|REG_Y|q[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add10~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_Y|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_Y|q[5] .is_wysiwyg = "true";
defparam \MB|REG_Y|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N48
cyclonev_lcell_comb \MB|Add10~81 (
// Equation(s):
// \MB|Add10~81_sumout  = SUM(( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [6]) ) + ( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~81_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~33_sumout )) ) + ( \MB|Add10~78  ))
// \MB|Add10~82  = CARRY(( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [6]) ) + ( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~81_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~33_sumout )) ) + ( \MB|Add10~78  ))

	.dataa(!\MB|SM|current.INIT~q ),
	.datab(gnd),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~33_sumout ),
	.datad(!\MB|REG_Y|q [6]),
	.datae(gnd),
	.dataf(!\MB|Y_STEP_SIZE|Mult0~81_sumout ),
	.datag(gnd),
	.cin(\MB|Add10~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add10~81_sumout ),
	.cout(\MB|Add10~82 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add10~81 .extended_lut = "off";
defparam \MB|Add10~81 .lut_mask = 64'h0000AF05000000AA;
defparam \MB|Add10~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N50
dffeas \MB|REG_Y|q[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add10~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_Y|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_Y|q[6] .is_wysiwyg = "true";
defparam \MB|REG_Y|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N51
cyclonev_lcell_comb \MB|Add10~85 (
// Equation(s):
// \MB|Add10~85_sumout  = SUM(( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~85_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~37_sumout )) ) + ( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [7]) ) + ( \MB|Add10~82  ))
// \MB|Add10~86  = CARRY(( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~85_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~37_sumout )) ) + ( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [7]) ) + ( \MB|Add10~82  ))

	.dataa(!\MB|SM|current.INIT~q ),
	.datab(gnd),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~37_sumout ),
	.datad(!\MB|Y_STEP_SIZE|Mult0~85_sumout ),
	.datae(gnd),
	.dataf(!\MB|REG_Y|q [7]),
	.datag(gnd),
	.cin(\MB|Add10~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add10~85_sumout ),
	.cout(\MB|Add10~86 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add10~85 .extended_lut = "off";
defparam \MB|Add10~85 .lut_mask = 64'h0000FF55000050FA;
defparam \MB|Add10~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N53
dffeas \MB|REG_Y|q[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add10~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_Y|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_Y|q[7] .is_wysiwyg = "true";
defparam \MB|REG_Y|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N54
cyclonev_lcell_comb \MB|Add10~89 (
// Equation(s):
// \MB|Add10~89_sumout  = SUM(( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [8]) ) + ( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~89_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~41_sumout )) ) + ( \MB|Add10~86  ))
// \MB|Add10~90  = CARRY(( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [8]) ) + ( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~89_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~41_sumout )) ) + ( \MB|Add10~86  ))

	.dataa(!\MB|SM|current.INIT~q ),
	.datab(gnd),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~41_sumout ),
	.datad(!\MB|REG_Y|q [8]),
	.datae(gnd),
	.dataf(!\MB|Y_STEP_SIZE|Mult0~89_sumout ),
	.datag(gnd),
	.cin(\MB|Add10~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add10~89_sumout ),
	.cout(\MB|Add10~90 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add10~89 .extended_lut = "off";
defparam \MB|Add10~89 .lut_mask = 64'h0000AF05000000AA;
defparam \MB|Add10~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N56
dffeas \MB|REG_Y|q[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add10~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_Y|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_Y|q[8] .is_wysiwyg = "true";
defparam \MB|REG_Y|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N57
cyclonev_lcell_comb \MB|Add10~93 (
// Equation(s):
// \MB|Add10~93_sumout  = SUM(( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [9]) ) + ( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~93_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~45_sumout )) ) + ( \MB|Add10~90  ))
// \MB|Add10~94  = CARRY(( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [9]) ) + ( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~93_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~45_sumout )) ) + ( \MB|Add10~90  ))

	.dataa(!\MB|SM|current.INIT~q ),
	.datab(gnd),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~45_sumout ),
	.datad(!\MB|REG_Y|q [9]),
	.datae(gnd),
	.dataf(!\MB|Y_STEP_SIZE|Mult0~93_sumout ),
	.datag(gnd),
	.cin(\MB|Add10~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add10~93_sumout ),
	.cout(\MB|Add10~94 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add10~93 .extended_lut = "off";
defparam \MB|Add10~93 .lut_mask = 64'h0000AF05000000AA;
defparam \MB|Add10~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N59
dffeas \MB|REG_Y|q[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add10~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_Y|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_Y|q[9] .is_wysiwyg = "true";
defparam \MB|REG_Y|q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N30
cyclonev_lcell_comb \MB|Add10~97 (
// Equation(s):
// \MB|Add10~97_sumout  = SUM(( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~97_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~49_sumout )) ) + ( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [10]) ) + ( \MB|Add10~94  ))
// \MB|Add10~98  = CARRY(( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~97_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~49_sumout )) ) + ( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [10]) ) + ( \MB|Add10~94  ))

	.dataa(!\MB|SM|current.INIT~q ),
	.datab(!\MB|WIDTH_TO_HEIGHT|Mult0~49_sumout ),
	.datac(gnd),
	.datad(!\MB|Y_STEP_SIZE|Mult0~97_sumout ),
	.datae(gnd),
	.dataf(!\MB|REG_Y|q [10]),
	.datag(gnd),
	.cin(\MB|Add10~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add10~97_sumout ),
	.cout(\MB|Add10~98 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add10~97 .extended_lut = "off";
defparam \MB|Add10~97 .lut_mask = 64'h0000FF55000044EE;
defparam \MB|Add10~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N32
dffeas \MB|REG_Y|q[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add10~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_Y|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_Y|q[10] .is_wysiwyg = "true";
defparam \MB|REG_Y|q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N33
cyclonev_lcell_comb \MB|Add10~101 (
// Equation(s):
// \MB|Add10~101_sumout  = SUM(( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~101_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~53_sumout )) ) + ( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [11]) ) + ( \MB|Add10~98  ))
// \MB|Add10~102  = CARRY(( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~101_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~53_sumout )) ) + ( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [11]) ) + ( \MB|Add10~98  ))

	.dataa(!\MB|SM|current.INIT~q ),
	.datab(gnd),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~53_sumout ),
	.datad(!\MB|Y_STEP_SIZE|Mult0~101_sumout ),
	.datae(gnd),
	.dataf(!\MB|REG_Y|q [11]),
	.datag(gnd),
	.cin(\MB|Add10~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add10~101_sumout ),
	.cout(\MB|Add10~102 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add10~101 .extended_lut = "off";
defparam \MB|Add10~101 .lut_mask = 64'h0000FF55000050FA;
defparam \MB|Add10~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N35
dffeas \MB|REG_Y|q[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add10~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_Y|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_Y|q[11] .is_wysiwyg = "true";
defparam \MB|REG_Y|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N36
cyclonev_lcell_comb \MB|Add10~105 (
// Equation(s):
// \MB|Add10~105_sumout  = SUM(( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [12]) ) + ( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~105_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~57_sumout )) ) + ( \MB|Add10~102  ))
// \MB|Add10~106  = CARRY(( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [12]) ) + ( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~105_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~57_sumout )) ) + ( \MB|Add10~102  ))

	.dataa(!\MB|SM|current.INIT~q ),
	.datab(gnd),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~57_sumout ),
	.datad(!\MB|REG_Y|q [12]),
	.datae(gnd),
	.dataf(!\MB|Y_STEP_SIZE|Mult0~105_sumout ),
	.datag(gnd),
	.cin(\MB|Add10~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add10~105_sumout ),
	.cout(\MB|Add10~106 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add10~105 .extended_lut = "off";
defparam \MB|Add10~105 .lut_mask = 64'h0000AF05000000AA;
defparam \MB|Add10~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N38
dffeas \MB|REG_Y|q[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add10~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_Y|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_Y|q[12] .is_wysiwyg = "true";
defparam \MB|REG_Y|q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N39
cyclonev_lcell_comb \MB|Add10~109 (
// Equation(s):
// \MB|Add10~109_sumout  = SUM(( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~109_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~61_sumout )) ) + ( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [13]) ) + ( \MB|Add10~106  ))
// \MB|Add10~110  = CARRY(( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~109_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~61_sumout )) ) + ( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [13]) ) + ( \MB|Add10~106  ))

	.dataa(!\MB|SM|current.INIT~q ),
	.datab(gnd),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~61_sumout ),
	.datad(!\MB|Y_STEP_SIZE|Mult0~109_sumout ),
	.datae(gnd),
	.dataf(!\MB|REG_Y|q [13]),
	.datag(gnd),
	.cin(\MB|Add10~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add10~109_sumout ),
	.cout(\MB|Add10~110 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add10~109 .extended_lut = "off";
defparam \MB|Add10~109 .lut_mask = 64'h0000FF55000050FA;
defparam \MB|Add10~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N41
dffeas \MB|REG_Y|q[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add10~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_Y|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_Y|q[13] .is_wysiwyg = "true";
defparam \MB|REG_Y|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N42
cyclonev_lcell_comb \MB|Add10~113 (
// Equation(s):
// \MB|Add10~113_sumout  = SUM(( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~113_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~65_sumout )) ) + ( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [14]) ) + ( \MB|Add10~110  ))
// \MB|Add10~114  = CARRY(( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~113_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~65_sumout )) ) + ( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [14]) ) + ( \MB|Add10~110  ))

	.dataa(!\MB|SM|current.INIT~q ),
	.datab(gnd),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~65_sumout ),
	.datad(!\MB|Y_STEP_SIZE|Mult0~113_sumout ),
	.datae(gnd),
	.dataf(!\MB|REG_Y|q [14]),
	.datag(gnd),
	.cin(\MB|Add10~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add10~113_sumout ),
	.cout(\MB|Add10~114 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add10~113 .extended_lut = "off";
defparam \MB|Add10~113 .lut_mask = 64'h0000FF55000050FA;
defparam \MB|Add10~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N44
dffeas \MB|REG_Y|q[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add10~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_Y|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_Y|q[14] .is_wysiwyg = "true";
defparam \MB|REG_Y|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N45
cyclonev_lcell_comb \MB|Add10~117 (
// Equation(s):
// \MB|Add10~117_sumout  = SUM(( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~117_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~69_sumout )) ) + ( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [15]) ) + ( \MB|Add10~114  ))
// \MB|Add10~118  = CARRY(( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~117_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~69_sumout )) ) + ( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [15]) ) + ( \MB|Add10~114  ))

	.dataa(!\MB|SM|current.INIT~q ),
	.datab(!\MB|WIDTH_TO_HEIGHT|Mult0~69_sumout ),
	.datac(!\MB|REG_Y|q [15]),
	.datad(!\MB|Y_STEP_SIZE|Mult0~117_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add10~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add10~117_sumout ),
	.cout(\MB|Add10~118 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add10~117 .extended_lut = "off";
defparam \MB|Add10~117 .lut_mask = 64'h0000F5F5000044EE;
defparam \MB|Add10~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N47
dffeas \MB|REG_Y|q[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add10~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_Y|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_Y|q[15] .is_wysiwyg = "true";
defparam \MB|REG_Y|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N48
cyclonev_lcell_comb \MB|Add10~121 (
// Equation(s):
// \MB|Add10~121_sumout  = SUM(( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [16]) ) + ( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~121_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~73_sumout )) ) + ( \MB|Add10~118  ))
// \MB|Add10~122  = CARRY(( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [16]) ) + ( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~121_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~73_sumout )) ) + ( \MB|Add10~118  ))

	.dataa(!\MB|SM|current.INIT~q ),
	.datab(!\MB|WIDTH_TO_HEIGHT|Mult0~73_sumout ),
	.datac(!\MB|REG_Y|q [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|Y_STEP_SIZE|Mult0~121_sumout ),
	.datag(gnd),
	.cin(\MB|Add10~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add10~121_sumout ),
	.cout(\MB|Add10~122 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add10~121 .extended_lut = "off";
defparam \MB|Add10~121 .lut_mask = 64'h0000BB1100000A0A;
defparam \MB|Add10~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N50
dffeas \MB|REG_Y|q[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add10~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_Y|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_Y|q[16] .is_wysiwyg = "true";
defparam \MB|REG_Y|q[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N51
cyclonev_lcell_comb \MB|Add10~125 (
// Equation(s):
// \MB|Add10~125_sumout  = SUM(( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [17]) ) + ( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~125_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~77_sumout )) ) + ( \MB|Add10~122  ))
// \MB|Add10~126  = CARRY(( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [17]) ) + ( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~125_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~77_sumout )) ) + ( \MB|Add10~122  ))

	.dataa(!\MB|SM|current.INIT~q ),
	.datab(gnd),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~77_sumout ),
	.datad(!\MB|REG_Y|q [17]),
	.datae(gnd),
	.dataf(!\MB|Y_STEP_SIZE|Mult0~125_sumout ),
	.datag(gnd),
	.cin(\MB|Add10~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add10~125_sumout ),
	.cout(\MB|Add10~126 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add10~125 .extended_lut = "off";
defparam \MB|Add10~125 .lut_mask = 64'h0000AF05000000AA;
defparam \MB|Add10~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N53
dffeas \MB|REG_Y|q[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add10~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_Y|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_Y|q[17] .is_wysiwyg = "true";
defparam \MB|REG_Y|q[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N54
cyclonev_lcell_comb \MB|Add10~1 (
// Equation(s):
// \MB|Add10~1_sumout  = SUM(( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [18]) ) + ( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~1_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~1_sumout )) ) + ( \MB|Add10~126  ))
// \MB|Add10~2  = CARRY(( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [18]) ) + ( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~1_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~1_sumout )) ) + ( \MB|Add10~126  ))

	.dataa(!\MB|SM|current.INIT~q ),
	.datab(gnd),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~1_sumout ),
	.datad(!\MB|REG_Y|q [18]),
	.datae(gnd),
	.dataf(!\MB|Y_STEP_SIZE|Mult0~1_sumout ),
	.datag(gnd),
	.cin(\MB|Add10~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add10~1_sumout ),
	.cout(\MB|Add10~2 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add10~1 .extended_lut = "off";
defparam \MB|Add10~1 .lut_mask = 64'h0000AF05000000AA;
defparam \MB|Add10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N56
dffeas \MB|REG_Y|q[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add10~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_Y|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_Y|q[18] .is_wysiwyg = "true";
defparam \MB|REG_Y|q[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N9
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~5 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~5_sumout  = SUM(( \MB|Y_STEP_SIZE|Mult0~159  ) + ( \MB|Y_STEP_SIZE|Mult0~482  ) + ( \MB|Y_STEP_SIZE|Mult0~2  ))
// \MB|Y_STEP_SIZE|Mult0~6  = CARRY(( \MB|Y_STEP_SIZE|Mult0~159  ) + ( \MB|Y_STEP_SIZE|Mult0~482  ) + ( \MB|Y_STEP_SIZE|Mult0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|Y_STEP_SIZE|Mult0~482 ),
	.datad(!\MB|Y_STEP_SIZE|Mult0~159 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Y_STEP_SIZE|Mult0~5_sumout ),
	.cout(\MB|Y_STEP_SIZE|Mult0~6 ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~5 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|Y_STEP_SIZE|Mult0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N57
cyclonev_lcell_comb \MB|Add10~5 (
// Equation(s):
// \MB|Add10~5_sumout  = SUM(( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [19]) ) + ( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~5_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~5_sumout )) ) + ( \MB|Add10~2  ))
// \MB|Add10~6  = CARRY(( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [19]) ) + ( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~5_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|WIDTH_TO_HEIGHT|Mult0~5_sumout )) ) + ( \MB|Add10~2  ))

	.dataa(!\MB|SM|current.INIT~q ),
	.datab(!\MB|WIDTH_TO_HEIGHT|Mult0~5_sumout ),
	.datac(!\MB|Y_STEP_SIZE|Mult0~5_sumout ),
	.datad(!\MB|REG_Y|q [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add10~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add10~5_sumout ),
	.cout(\MB|Add10~6 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add10~5 .extended_lut = "off";
defparam \MB|Add10~5 .lut_mask = 64'h0000B1B1000000AA;
defparam \MB|Add10~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N59
dffeas \MB|REG_Y|q[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add10~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_Y|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_Y|q[19] .is_wysiwyg = "true";
defparam \MB|REG_Y|q[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N0
cyclonev_lcell_comb \MB|Add3~1 (
// Equation(s):
// \MB|Add3~1_sumout  = SUM(( (\SW[6]~input_o  & ((!\SW[7]~input_o ) # (\SW[8]~input_o ))) ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~763_sumout  ) + ( !VCC ))
// \MB|Add3~2  = CARRY(( (\SW[6]~input_o  & ((!\SW[7]~input_o ) # (\SW[8]~input_o ))) ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~763_sumout  ) + ( !VCC ))

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[8]~input_o ),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~763_sumout ),
	.datad(!\SW[7]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add3~1_sumout ),
	.cout(\MB|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add3~1 .extended_lut = "off";
defparam \MB|Add3~1 .lut_mask = 64'h0000F0F000005511;
defparam \MB|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N12
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~9 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~9_sumout  = SUM(( \MB|Y_STEP_SIZE|Mult0~160  ) + ( \MB|Y_STEP_SIZE|Mult0~483  ) + ( \MB|Y_STEP_SIZE|Mult0~6  ))
// \MB|Y_STEP_SIZE|Mult0~10  = CARRY(( \MB|Y_STEP_SIZE|Mult0~160  ) + ( \MB|Y_STEP_SIZE|Mult0~483  ) + ( \MB|Y_STEP_SIZE|Mult0~6  ))

	.dataa(gnd),
	.datab(!\MB|Y_STEP_SIZE|Mult0~483 ),
	.datac(!\MB|Y_STEP_SIZE|Mult0~160 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Y_STEP_SIZE|Mult0~9_sumout ),
	.cout(\MB|Y_STEP_SIZE|Mult0~10 ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~9 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~9 .lut_mask = 64'h0000CCCC00000F0F;
defparam \MB|Y_STEP_SIZE|Mult0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N0
cyclonev_lcell_comb \MB|Add10~9 (
// Equation(s):
// \MB|Add10~9_sumout  = SUM(( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [20]) ) + ( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~9_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|Add3~1_sumout )) ) + ( \MB|Add10~6  ))
// \MB|Add10~10  = CARRY(( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [20]) ) + ( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~9_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|Add3~1_sumout )) ) + ( \MB|Add10~6  ))

	.dataa(gnd),
	.datab(!\MB|SM|current.INIT~q ),
	.datac(!\MB|Add3~1_sumout ),
	.datad(!\MB|REG_Y|q [20]),
	.datae(gnd),
	.dataf(!\MB|Y_STEP_SIZE|Mult0~9_sumout ),
	.datag(gnd),
	.cin(\MB|Add10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add10~9_sumout ),
	.cout(\MB|Add10~10 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add10~9 .extended_lut = "off";
defparam \MB|Add10~9 .lut_mask = 64'h0000CF03000000CC;
defparam \MB|Add10~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N2
dffeas \MB|REG_Y|q[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add10~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_Y|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_Y|q[20] .is_wysiwyg = "true";
defparam \MB|REG_Y|q[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N3
cyclonev_lcell_comb \MB|Add3~5 (
// Equation(s):
// \MB|Add3~5_sumout  = SUM(( (!\SW[6]~input_o  & ((\SW[7]~input_o ))) # (\SW[6]~input_o  & ((!\SW[8]~input_o ) # (!\SW[7]~input_o ))) ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~767_sumout  ) + ( \MB|Add3~2  ))
// \MB|Add3~6  = CARRY(( (!\SW[6]~input_o  & ((\SW[7]~input_o ))) # (\SW[6]~input_o  & ((!\SW[8]~input_o ) # (!\SW[7]~input_o ))) ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~767_sumout  ) + ( \MB|Add3~2  ))

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[8]~input_o ),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~767_sumout ),
	.datad(!\SW[7]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add3~5_sumout ),
	.cout(\MB|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add3~5 .extended_lut = "off";
defparam \MB|Add3~5 .lut_mask = 64'h0000F0F0000055EE;
defparam \MB|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N6
cyclonev_lcell_comb \MB|Add3~9 (
// Equation(s):
// \MB|Add3~9_sumout  = SUM(( \MB|WIDTH_TO_HEIGHT|Mult0~771_sumout  ) + ( !\SW[8]~input_o  $ (((\SW[7]~input_o ) # (\SW[6]~input_o ))) ) + ( \MB|Add3~6  ))
// \MB|Add3~10  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~771_sumout  ) + ( !\SW[8]~input_o  $ (((\SW[7]~input_o ) # (\SW[6]~input_o ))) ) + ( \MB|Add3~6  ))

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[8]~input_o ),
	.datac(!\SW[7]~input_o ),
	.datad(!\MB|WIDTH_TO_HEIGHT|Mult0~771_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add3~9_sumout ),
	.cout(\MB|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add3~9 .extended_lut = "off";
defparam \MB|Add3~9 .lut_mask = 64'h00006C6C000000FF;
defparam \MB|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N15
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~13 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~13_sumout  = SUM(( \MB|Y_STEP_SIZE|Mult0~161  ) + ( \MB|Y_STEP_SIZE|Mult0~484  ) + ( \MB|Y_STEP_SIZE|Mult0~10  ))
// \MB|Y_STEP_SIZE|Mult0~14  = CARRY(( \MB|Y_STEP_SIZE|Mult0~161  ) + ( \MB|Y_STEP_SIZE|Mult0~484  ) + ( \MB|Y_STEP_SIZE|Mult0~10  ))

	.dataa(!\MB|Y_STEP_SIZE|Mult0~484 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MB|Y_STEP_SIZE|Mult0~161 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Y_STEP_SIZE|Mult0~13_sumout ),
	.cout(\MB|Y_STEP_SIZE|Mult0~14 ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~13 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~13 .lut_mask = 64'h0000AAAA000000FF;
defparam \MB|Y_STEP_SIZE|Mult0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N18
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~17 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~17_sumout  = SUM(( \MB|Y_STEP_SIZE|Mult0~162  ) + ( \MB|Y_STEP_SIZE|Mult0~485  ) + ( \MB|Y_STEP_SIZE|Mult0~14  ))
// \MB|Y_STEP_SIZE|Mult0~18  = CARRY(( \MB|Y_STEP_SIZE|Mult0~162  ) + ( \MB|Y_STEP_SIZE|Mult0~485  ) + ( \MB|Y_STEP_SIZE|Mult0~14  ))

	.dataa(gnd),
	.datab(!\MB|Y_STEP_SIZE|Mult0~162 ),
	.datac(!\MB|Y_STEP_SIZE|Mult0~485 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Y_STEP_SIZE|Mult0~17_sumout ),
	.cout(\MB|Y_STEP_SIZE|Mult0~18 ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~17 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~17 .lut_mask = 64'h0000F0F000003333;
defparam \MB|Y_STEP_SIZE|Mult0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N3
cyclonev_lcell_comb \MB|Add10~13 (
// Equation(s):
// \MB|Add10~13_sumout  = SUM(( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [21]) ) + ( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~13_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|Add3~5_sumout )) ) + ( \MB|Add10~10  ))
// \MB|Add10~14  = CARRY(( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [21]) ) + ( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~13_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|Add3~5_sumout )) ) + ( \MB|Add10~10  ))

	.dataa(gnd),
	.datab(!\MB|SM|current.INIT~q ),
	.datac(!\MB|Add3~5_sumout ),
	.datad(!\MB|REG_Y|q [21]),
	.datae(gnd),
	.dataf(!\MB|Y_STEP_SIZE|Mult0~13_sumout ),
	.datag(gnd),
	.cin(\MB|Add10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add10~13_sumout ),
	.cout(\MB|Add10~14 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add10~13 .extended_lut = "off";
defparam \MB|Add10~13 .lut_mask = 64'h0000CF03000000CC;
defparam \MB|Add10~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N5
dffeas \MB|REG_Y|q[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add10~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_Y|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_Y|q[21] .is_wysiwyg = "true";
defparam \MB|REG_Y|q[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N6
cyclonev_lcell_comb \MB|Add10~17 (
// Equation(s):
// \MB|Add10~17_sumout  = SUM(( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~17_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|Add3~9_sumout )) ) + ( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [22]) ) + ( \MB|Add10~14  ))
// \MB|Add10~18  = CARRY(( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~17_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|Add3~9_sumout )) ) + ( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [22]) ) + ( \MB|Add10~14  ))

	.dataa(gnd),
	.datab(!\MB|SM|current.INIT~q ),
	.datac(!\MB|Add3~9_sumout ),
	.datad(!\MB|Y_STEP_SIZE|Mult0~17_sumout ),
	.datae(gnd),
	.dataf(!\MB|REG_Y|q [22]),
	.datag(gnd),
	.cin(\MB|Add10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add10~17_sumout ),
	.cout(\MB|Add10~18 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add10~17 .extended_lut = "off";
defparam \MB|Add10~17 .lut_mask = 64'h0000FF33000030FC;
defparam \MB|Add10~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N8
dffeas \MB|REG_Y|q[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add10~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_Y|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_Y|q[22] .is_wysiwyg = "true";
defparam \MB|REG_Y|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y11_N44
dffeas \MB|REG_J|q[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add16~33_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.INIT~q ),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_J|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_J|q[14] .is_wysiwyg = "true";
defparam \MB|REG_J|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N3
cyclonev_lcell_comb \MB|Add16~5 (
// Equation(s):
// \MB|Add16~5_sumout  = SUM(( \MB|REG_J|q [1] ) + ( GND ) + ( \MB|Add16~2  ))
// \MB|Add16~6  = CARRY(( \MB|REG_J|q [1] ) + ( GND ) + ( \MB|Add16~2  ))

	.dataa(!\MB|REG_J|q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add16~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add16~5_sumout ),
	.cout(\MB|Add16~6 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add16~5 .extended_lut = "off";
defparam \MB|Add16~5 .lut_mask = 64'h0000FFFF00005555;
defparam \MB|Add16~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N5
dffeas \MB|REG_J|q[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add16~5_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.INIT~q ),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_J|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_J|q[1] .is_wysiwyg = "true";
defparam \MB|REG_J|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N6
cyclonev_lcell_comb \MB|Add16~9 (
// Equation(s):
// \MB|Add16~9_sumout  = SUM(( \MB|REG_J|q [2] ) + ( GND ) + ( \MB|Add16~6  ))
// \MB|Add16~10  = CARRY(( \MB|REG_J|q [2] ) + ( GND ) + ( \MB|Add16~6  ))

	.dataa(gnd),
	.datab(!\MB|REG_J|q [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add16~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add16~9_sumout ),
	.cout(\MB|Add16~10 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add16~9 .extended_lut = "off";
defparam \MB|Add16~9 .lut_mask = 64'h0000FFFF00003333;
defparam \MB|Add16~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N8
dffeas \MB|REG_J|q[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add16~9_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.INIT~q ),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_J|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_J|q[2] .is_wysiwyg = "true";
defparam \MB|REG_J|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N9
cyclonev_lcell_comb \MB|Add16~13 (
// Equation(s):
// \MB|Add16~13_sumout  = SUM(( \MB|REG_J|q [3] ) + ( GND ) + ( \MB|Add16~10  ))
// \MB|Add16~14  = CARRY(( \MB|REG_J|q [3] ) + ( GND ) + ( \MB|Add16~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_J|q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add16~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add16~13_sumout ),
	.cout(\MB|Add16~14 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add16~13 .extended_lut = "off";
defparam \MB|Add16~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MB|Add16~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N11
dffeas \MB|REG_J|q[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add16~13_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.INIT~q ),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_J|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_J|q[3] .is_wysiwyg = "true";
defparam \MB|REG_J|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N12
cyclonev_lcell_comb \MB|Add16~17 (
// Equation(s):
// \MB|Add16~17_sumout  = SUM(( \MB|REG_J|q [4] ) + ( GND ) + ( \MB|Add16~14  ))
// \MB|Add16~18  = CARRY(( \MB|REG_J|q [4] ) + ( GND ) + ( \MB|Add16~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_J|q [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add16~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add16~17_sumout ),
	.cout(\MB|Add16~18 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add16~17 .extended_lut = "off";
defparam \MB|Add16~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MB|Add16~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N14
dffeas \MB|REG_J|q[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add16~17_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.INIT~q ),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_J|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_J|q[4] .is_wysiwyg = "true";
defparam \MB|REG_J|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N15
cyclonev_lcell_comb \MB|Add16~21 (
// Equation(s):
// \MB|Add16~21_sumout  = SUM(( \MB|REG_J|q [5] ) + ( GND ) + ( \MB|Add16~18  ))
// \MB|Add16~22  = CARRY(( \MB|REG_J|q [5] ) + ( GND ) + ( \MB|Add16~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_J|q [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add16~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add16~21_sumout ),
	.cout(\MB|Add16~22 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add16~21 .extended_lut = "off";
defparam \MB|Add16~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MB|Add16~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N17
dffeas \MB|REG_J|q[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add16~21_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.INIT~q ),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_J|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_J|q[5] .is_wysiwyg = "true";
defparam \MB|REG_J|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N18
cyclonev_lcell_comb \MB|Add16~25 (
// Equation(s):
// \MB|Add16~25_sumout  = SUM(( \MB|REG_J|q [6] ) + ( GND ) + ( \MB|Add16~22  ))
// \MB|Add16~26  = CARRY(( \MB|REG_J|q [6] ) + ( GND ) + ( \MB|Add16~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_J|q [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add16~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add16~25_sumout ),
	.cout(\MB|Add16~26 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add16~25 .extended_lut = "off";
defparam \MB|Add16~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MB|Add16~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N20
dffeas \MB|REG_J|q[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add16~25_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.INIT~q ),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_J|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_J|q[6] .is_wysiwyg = "true";
defparam \MB|REG_J|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N21
cyclonev_lcell_comb \MB|Add16~29 (
// Equation(s):
// \MB|Add16~29_sumout  = SUM(( \MB|REG_J|q [7] ) + ( GND ) + ( \MB|Add16~26  ))
// \MB|Add16~30  = CARRY(( \MB|REG_J|q [7] ) + ( GND ) + ( \MB|Add16~26  ))

	.dataa(!\MB|REG_J|q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add16~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add16~29_sumout ),
	.cout(\MB|Add16~30 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add16~29 .extended_lut = "off";
defparam \MB|Add16~29 .lut_mask = 64'h0000FFFF00005555;
defparam \MB|Add16~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N23
dffeas \MB|REG_J|q[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add16~29_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.INIT~q ),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_J|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_J|q[7] .is_wysiwyg = "true";
defparam \MB|REG_J|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N24
cyclonev_lcell_comb \MB|Add16~53 (
// Equation(s):
// \MB|Add16~53_sumout  = SUM(( \MB|REG_J|q [8] ) + ( GND ) + ( \MB|Add16~30  ))
// \MB|Add16~54  = CARRY(( \MB|REG_J|q [8] ) + ( GND ) + ( \MB|Add16~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_J|q [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add16~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add16~53_sumout ),
	.cout(\MB|Add16~54 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add16~53 .extended_lut = "off";
defparam \MB|Add16~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MB|Add16~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N26
dffeas \MB|REG_J|q[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add16~53_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.INIT~q ),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_J|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_J|q[8] .is_wysiwyg = "true";
defparam \MB|REG_J|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N27
cyclonev_lcell_comb \MB|Add16~57 (
// Equation(s):
// \MB|Add16~57_sumout  = SUM(( \MB|REG_J|q [9] ) + ( GND ) + ( \MB|Add16~54  ))
// \MB|Add16~58  = CARRY(( \MB|REG_J|q [9] ) + ( GND ) + ( \MB|Add16~54  ))

	.dataa(!\MB|REG_J|q [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add16~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add16~57_sumout ),
	.cout(\MB|Add16~58 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add16~57 .extended_lut = "off";
defparam \MB|Add16~57 .lut_mask = 64'h0000FFFF00005555;
defparam \MB|Add16~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N29
dffeas \MB|REG_J|q[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add16~57_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.INIT~q ),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_J|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_J|q[9] .is_wysiwyg = "true";
defparam \MB|REG_J|q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N30
cyclonev_lcell_comb \MB|Add16~61 (
// Equation(s):
// \MB|Add16~61_sumout  = SUM(( \MB|REG_J|q [10] ) + ( GND ) + ( \MB|Add16~58  ))
// \MB|Add16~62  = CARRY(( \MB|REG_J|q [10] ) + ( GND ) + ( \MB|Add16~58  ))

	.dataa(gnd),
	.datab(!\MB|REG_J|q [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add16~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add16~61_sumout ),
	.cout(\MB|Add16~62 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add16~61 .extended_lut = "off";
defparam \MB|Add16~61 .lut_mask = 64'h0000FFFF00003333;
defparam \MB|Add16~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N32
dffeas \MB|REG_J|q[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add16~61_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.INIT~q ),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_J|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_J|q[10] .is_wysiwyg = "true";
defparam \MB|REG_J|q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N33
cyclonev_lcell_comb \MB|Add16~41 (
// Equation(s):
// \MB|Add16~41_sumout  = SUM(( \MB|REG_J|q [11] ) + ( GND ) + ( \MB|Add16~62  ))
// \MB|Add16~42  = CARRY(( \MB|REG_J|q [11] ) + ( GND ) + ( \MB|Add16~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_J|q [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add16~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add16~41_sumout ),
	.cout(\MB|Add16~42 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add16~41 .extended_lut = "off";
defparam \MB|Add16~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MB|Add16~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N34
dffeas \MB|REG_J|q[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add16~41_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.INIT~q ),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_J|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_J|q[11] .is_wysiwyg = "true";
defparam \MB|REG_J|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N36
cyclonev_lcell_comb \MB|Add16~45 (
// Equation(s):
// \MB|Add16~45_sumout  = SUM(( \MB|REG_J|q [12] ) + ( GND ) + ( \MB|Add16~42  ))
// \MB|Add16~46  = CARRY(( \MB|REG_J|q [12] ) + ( GND ) + ( \MB|Add16~42  ))

	.dataa(gnd),
	.datab(!\MB|REG_J|q [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add16~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add16~45_sumout ),
	.cout(\MB|Add16~46 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add16~45 .extended_lut = "off";
defparam \MB|Add16~45 .lut_mask = 64'h0000FFFF00003333;
defparam \MB|Add16~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N37
dffeas \MB|REG_J|q[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add16~45_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.INIT~q ),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_J|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_J|q[12] .is_wysiwyg = "true";
defparam \MB|REG_J|q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N39
cyclonev_lcell_comb \MB|Add16~49 (
// Equation(s):
// \MB|Add16~49_sumout  = SUM(( \MB|REG_J|q [13] ) + ( GND ) + ( \MB|Add16~46  ))
// \MB|Add16~50  = CARRY(( \MB|REG_J|q [13] ) + ( GND ) + ( \MB|Add16~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_J|q [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add16~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add16~49_sumout ),
	.cout(\MB|Add16~50 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add16~49 .extended_lut = "off";
defparam \MB|Add16~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MB|Add16~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N41
dffeas \MB|REG_J|q[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add16~49_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.INIT~q ),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_J|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_J|q[13] .is_wysiwyg = "true";
defparam \MB|REG_J|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N42
cyclonev_lcell_comb \MB|Add16~33 (
// Equation(s):
// \MB|Add16~33_sumout  = SUM(( \MB|REG_J|q [14] ) + ( GND ) + ( \MB|Add16~50  ))
// \MB|Add16~34  = CARRY(( \MB|REG_J|q [14] ) + ( GND ) + ( \MB|Add16~50  ))

	.dataa(gnd),
	.datab(!\MB|REG_J|q [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add16~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add16~33_sumout ),
	.cout(\MB|Add16~34 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add16~33 .extended_lut = "off";
defparam \MB|Add16~33 .lut_mask = 64'h0000FFFF00003333;
defparam \MB|Add16~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N3
cyclonev_lcell_comb \MB|Equal2~2 (
// Equation(s):
// \MB|Equal2~2_combout  = ( !\MB|Add16~57_sumout  & ( !\MB|Add16~61_sumout  & ( (\MB|Add16~29_sumout  & (!\MB|Add16~53_sumout  & \MB|Add16~25_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\MB|Add16~29_sumout ),
	.datac(!\MB|Add16~53_sumout ),
	.datad(!\MB|Add16~25_sumout ),
	.datae(!\MB|Add16~57_sumout ),
	.dataf(!\MB|Add16~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|Equal2~2 .extended_lut = "off";
defparam \MB|Equal2~2 .lut_mask = 64'h0030000000000000;
defparam \MB|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N51
cyclonev_lcell_comb \MB|Equal2~3 (
// Equation(s):
// \MB|Equal2~3_combout  = ( !\MB|Add16~5_sumout  & ( (!\MB|Add16~1_sumout  & !\MB|Add16~9_sumout ) ) )

	.dataa(!\MB|Add16~1_sumout ),
	.datab(!\MB|Add16~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|Add16~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|Equal2~3 .extended_lut = "off";
defparam \MB|Equal2~3 .lut_mask = 64'h8888888800000000;
defparam \MB|Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N54
cyclonev_lcell_comb \MB|Equal2~4 (
// Equation(s):
// \MB|Equal2~4_combout  = ( !\MB|Add16~13_sumout  & ( \MB|Equal2~3_combout  & ( (!\MB|Add16~45_sumout  & (\MB|Add16~21_sumout  & (!\MB|Add16~41_sumout  & \MB|Add16~17_sumout ))) ) ) )

	.dataa(!\MB|Add16~45_sumout ),
	.datab(!\MB|Add16~21_sumout ),
	.datac(!\MB|Add16~41_sumout ),
	.datad(!\MB|Add16~17_sumout ),
	.datae(!\MB|Add16~13_sumout ),
	.dataf(!\MB|Equal2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|Equal2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|Equal2~4 .extended_lut = "off";
defparam \MB|Equal2~4 .lut_mask = 64'h0000000000200000;
defparam \MB|Equal2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N47
dffeas \MB|REG_J|q[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add16~37_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.INIT~q ),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_J|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_J|q[15] .is_wysiwyg = "true";
defparam \MB|REG_J|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N45
cyclonev_lcell_comb \MB|Add16~37 (
// Equation(s):
// \MB|Add16~37_sumout  = SUM(( \MB|REG_J|q [15] ) + ( GND ) + ( \MB|Add16~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_J|q [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add16~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add16~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|Add16~37 .extended_lut = "off";
defparam \MB|Add16~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MB|Add16~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N30
cyclonev_lcell_comb \MB|SM|Selector0~0 (
// Equation(s):
// \MB|SM|Selector0~0_combout  = ( \MB|Equal2~4_combout  & ( \MB|Add16~37_sumout  & ( \MB|SM|current.ENDLOOP~q  ) ) ) # ( !\MB|Equal2~4_combout  & ( \MB|Add16~37_sumout  & ( \MB|SM|current.ENDLOOP~q  ) ) ) # ( \MB|Equal2~4_combout  & ( !\MB|Add16~37_sumout  
// & ( (\MB|SM|current.ENDLOOP~q  & (((!\MB|Equal2~2_combout ) # (\MB|Add16~49_sumout )) # (\MB|Add16~33_sumout ))) ) ) ) # ( !\MB|Equal2~4_combout  & ( !\MB|Add16~37_sumout  & ( \MB|SM|current.ENDLOOP~q  ) ) )

	.dataa(!\MB|SM|current.ENDLOOP~q ),
	.datab(!\MB|Add16~33_sumout ),
	.datac(!\MB|Equal2~2_combout ),
	.datad(!\MB|Add16~49_sumout ),
	.datae(!\MB|Equal2~4_combout ),
	.dataf(!\MB|Add16~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|SM|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|SM|Selector0~0 .extended_lut = "off";
defparam \MB|SM|Selector0~0 .lut_mask = 64'h5555515555555555;
defparam \MB|SM|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N32
dffeas \MB|SM|current.JLOOP (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|SM|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.INIT~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|SM|current.JLOOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|SM|current.JLOOP .is_wysiwyg = "true";
defparam \MB|SM|current.JLOOP .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N42
cyclonev_lcell_comb \MB|SM|eni (
// Equation(s):
// \MB|SM|eni~combout  = ( \MB|SM|current.PLOT~q  & ( \MB|SM|current.JLOOP~q  ) ) # ( !\MB|SM|current.PLOT~q  & ( \MB|SM|current.JLOOP~q  ) ) # ( \MB|SM|current.PLOT~q  & ( !\MB|SM|current.JLOOP~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\MB|SM|current.PLOT~q ),
	.dataf(!\MB|SM|current.JLOOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|SM|eni~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|SM|eni .extended_lut = "off";
defparam \MB|SM|eni .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \MB|SM|eni .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N40
dffeas \MB|REG_I|q[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add15~1_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.JLOOP~q ),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_I|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_I|q[13] .is_wysiwyg = "true";
defparam \MB|REG_I|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N0
cyclonev_lcell_comb \MB|Add15~33 (
// Equation(s):
// \MB|Add15~33_sumout  = SUM(( \MB|REG_I|q [0] ) + ( VCC ) + ( !VCC ))
// \MB|Add15~34  = CARRY(( \MB|REG_I|q [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\MB|REG_I|q [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add15~33_sumout ),
	.cout(\MB|Add15~34 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add15~33 .extended_lut = "off";
defparam \MB|Add15~33 .lut_mask = 64'h0000000000003333;
defparam \MB|Add15~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N2
dffeas \MB|REG_I|q[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add15~33_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.JLOOP~q ),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_I|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_I|q[0] .is_wysiwyg = "true";
defparam \MB|REG_I|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N3
cyclonev_lcell_comb \MB|Add15~37 (
// Equation(s):
// \MB|Add15~37_sumout  = SUM(( \MB|REG_I|q [1] ) + ( GND ) + ( \MB|Add15~34  ))
// \MB|Add15~38  = CARRY(( \MB|REG_I|q [1] ) + ( GND ) + ( \MB|Add15~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_I|q [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add15~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add15~37_sumout ),
	.cout(\MB|Add15~38 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add15~37 .extended_lut = "off";
defparam \MB|Add15~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MB|Add15~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N5
dffeas \MB|REG_I|q[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add15~37_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.JLOOP~q ),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_I|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_I|q[1] .is_wysiwyg = "true";
defparam \MB|REG_I|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N6
cyclonev_lcell_comb \MB|Add15~41 (
// Equation(s):
// \MB|Add15~41_sumout  = SUM(( \MB|REG_I|q [2] ) + ( GND ) + ( \MB|Add15~38  ))
// \MB|Add15~42  = CARRY(( \MB|REG_I|q [2] ) + ( GND ) + ( \MB|Add15~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_I|q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add15~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add15~41_sumout ),
	.cout(\MB|Add15~42 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add15~41 .extended_lut = "off";
defparam \MB|Add15~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MB|Add15~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N8
dffeas \MB|REG_I|q[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add15~41_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.JLOOP~q ),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_I|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_I|q[2] .is_wysiwyg = "true";
defparam \MB|REG_I|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N9
cyclonev_lcell_comb \MB|Add15~13 (
// Equation(s):
// \MB|Add15~13_sumout  = SUM(( \MB|REG_I|q [3] ) + ( GND ) + ( \MB|Add15~42  ))
// \MB|Add15~14  = CARRY(( \MB|REG_I|q [3] ) + ( GND ) + ( \MB|Add15~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_I|q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add15~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add15~13_sumout ),
	.cout(\MB|Add15~14 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add15~13 .extended_lut = "off";
defparam \MB|Add15~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MB|Add15~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N11
dffeas \MB|REG_I|q[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add15~13_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.JLOOP~q ),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_I|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_I|q[3] .is_wysiwyg = "true";
defparam \MB|REG_I|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N12
cyclonev_lcell_comb \MB|Add15~17 (
// Equation(s):
// \MB|Add15~17_sumout  = SUM(( \MB|REG_I|q [4] ) + ( GND ) + ( \MB|Add15~14  ))
// \MB|Add15~18  = CARRY(( \MB|REG_I|q [4] ) + ( GND ) + ( \MB|Add15~14  ))

	.dataa(gnd),
	.datab(!\MB|REG_I|q [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add15~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add15~17_sumout ),
	.cout(\MB|Add15~18 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add15~17 .extended_lut = "off";
defparam \MB|Add15~17 .lut_mask = 64'h0000FFFF00003333;
defparam \MB|Add15~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N14
dffeas \MB|REG_I|q[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add15~17_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.JLOOP~q ),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_I|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_I|q[4] .is_wysiwyg = "true";
defparam \MB|REG_I|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N15
cyclonev_lcell_comb \MB|Add15~21 (
// Equation(s):
// \MB|Add15~21_sumout  = SUM(( \MB|REG_I|q [5] ) + ( GND ) + ( \MB|Add15~18  ))
// \MB|Add15~22  = CARRY(( \MB|REG_I|q [5] ) + ( GND ) + ( \MB|Add15~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_I|q [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add15~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add15~21_sumout ),
	.cout(\MB|Add15~22 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add15~21 .extended_lut = "off";
defparam \MB|Add15~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MB|Add15~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N17
dffeas \MB|REG_I|q[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add15~21_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.JLOOP~q ),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_I|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_I|q[5] .is_wysiwyg = "true";
defparam \MB|REG_I|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N18
cyclonev_lcell_comb \MB|Add15~45 (
// Equation(s):
// \MB|Add15~45_sumout  = SUM(( \MB|REG_I|q [6] ) + ( GND ) + ( \MB|Add15~22  ))
// \MB|Add15~46  = CARRY(( \MB|REG_I|q [6] ) + ( GND ) + ( \MB|Add15~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_I|q [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add15~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add15~45_sumout ),
	.cout(\MB|Add15~46 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add15~45 .extended_lut = "off";
defparam \MB|Add15~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MB|Add15~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N20
dffeas \MB|REG_I|q[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add15~45_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.JLOOP~q ),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_I|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_I|q[6] .is_wysiwyg = "true";
defparam \MB|REG_I|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N21
cyclonev_lcell_comb \MB|Add15~49 (
// Equation(s):
// \MB|Add15~49_sumout  = SUM(( \MB|REG_I|q [7] ) + ( GND ) + ( \MB|Add15~46  ))
// \MB|Add15~50  = CARRY(( \MB|REG_I|q [7] ) + ( GND ) + ( \MB|Add15~46  ))

	.dataa(!\MB|REG_I|q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add15~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add15~49_sumout ),
	.cout(\MB|Add15~50 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add15~49 .extended_lut = "off";
defparam \MB|Add15~49 .lut_mask = 64'h0000FFFF00005555;
defparam \MB|Add15~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N23
dffeas \MB|REG_I|q[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add15~49_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.JLOOP~q ),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_I|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_I|q[7] .is_wysiwyg = "true";
defparam \MB|REG_I|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N24
cyclonev_lcell_comb \MB|Add15~53 (
// Equation(s):
// \MB|Add15~53_sumout  = SUM(( \MB|REG_I|q [8] ) + ( GND ) + ( \MB|Add15~50  ))
// \MB|Add15~54  = CARRY(( \MB|REG_I|q [8] ) + ( GND ) + ( \MB|Add15~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_I|q [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add15~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add15~53_sumout ),
	.cout(\MB|Add15~54 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add15~53 .extended_lut = "off";
defparam \MB|Add15~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MB|Add15~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N26
dffeas \MB|REG_I|q[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add15~53_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.JLOOP~q ),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_I|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_I|q[8] .is_wysiwyg = "true";
defparam \MB|REG_I|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N27
cyclonev_lcell_comb \MB|Add15~57 (
// Equation(s):
// \MB|Add15~57_sumout  = SUM(( \MB|REG_I|q [9] ) + ( GND ) + ( \MB|Add15~54  ))
// \MB|Add15~58  = CARRY(( \MB|REG_I|q [9] ) + ( GND ) + ( \MB|Add15~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_I|q [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add15~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add15~57_sumout ),
	.cout(\MB|Add15~58 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add15~57 .extended_lut = "off";
defparam \MB|Add15~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MB|Add15~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N28
dffeas \MB|REG_I|q[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add15~57_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.JLOOP~q ),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_I|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_I|q[9] .is_wysiwyg = "true";
defparam \MB|REG_I|q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N30
cyclonev_lcell_comb \MB|Add15~61 (
// Equation(s):
// \MB|Add15~61_sumout  = SUM(( \MB|REG_I|q [10] ) + ( GND ) + ( \MB|Add15~58  ))
// \MB|Add15~62  = CARRY(( \MB|REG_I|q [10] ) + ( GND ) + ( \MB|Add15~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_I|q [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add15~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add15~61_sumout ),
	.cout(\MB|Add15~62 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add15~61 .extended_lut = "off";
defparam \MB|Add15~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MB|Add15~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N31
dffeas \MB|REG_I|q[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add15~61_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.JLOOP~q ),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_I|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_I|q[10] .is_wysiwyg = "true";
defparam \MB|REG_I|q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N33
cyclonev_lcell_comb \MB|Add15~25 (
// Equation(s):
// \MB|Add15~25_sumout  = SUM(( \MB|REG_I|q [11] ) + ( GND ) + ( \MB|Add15~62  ))
// \MB|Add15~26  = CARRY(( \MB|REG_I|q [11] ) + ( GND ) + ( \MB|Add15~62  ))

	.dataa(!\MB|REG_I|q [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add15~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add15~25_sumout ),
	.cout(\MB|Add15~26 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add15~25 .extended_lut = "off";
defparam \MB|Add15~25 .lut_mask = 64'h0000FFFF00005555;
defparam \MB|Add15~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N35
dffeas \MB|REG_I|q[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add15~25_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.JLOOP~q ),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_I|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_I|q[11] .is_wysiwyg = "true";
defparam \MB|REG_I|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N36
cyclonev_lcell_comb \MB|Add15~29 (
// Equation(s):
// \MB|Add15~29_sumout  = SUM(( \MB|REG_I|q [12] ) + ( GND ) + ( \MB|Add15~26  ))
// \MB|Add15~30  = CARRY(( \MB|REG_I|q [12] ) + ( GND ) + ( \MB|Add15~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_I|q [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add15~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add15~29_sumout ),
	.cout(\MB|Add15~30 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add15~29 .extended_lut = "off";
defparam \MB|Add15~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MB|Add15~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N38
dffeas \MB|REG_I|q[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add15~29_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.JLOOP~q ),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_I|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_I|q[12] .is_wysiwyg = "true";
defparam \MB|REG_I|q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N39
cyclonev_lcell_comb \MB|Add15~1 (
// Equation(s):
// \MB|Add15~1_sumout  = SUM(( \MB|REG_I|q [13] ) + ( GND ) + ( \MB|Add15~30  ))
// \MB|Add15~2  = CARRY(( \MB|REG_I|q [13] ) + ( GND ) + ( \MB|Add15~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_I|q [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add15~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add15~1_sumout ),
	.cout(\MB|Add15~2 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add15~1 .extended_lut = "off";
defparam \MB|Add15~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MB|Add15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N54
cyclonev_lcell_comb \MB|Equal1~2 (
// Equation(s):
// \MB|Equal1~2_combout  = ( !\MB|Add15~61_sumout  & ( (!\MB|Add15~57_sumout  & (!\MB|Add15~49_sumout  & (\MB|Add15~45_sumout  & \MB|Add15~53_sumout ))) ) )

	.dataa(!\MB|Add15~57_sumout ),
	.datab(!\MB|Add15~49_sumout ),
	.datac(!\MB|Add15~45_sumout ),
	.datad(!\MB|Add15~53_sumout ),
	.datae(gnd),
	.dataf(!\MB|Add15~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|Equal1~2 .extended_lut = "off";
defparam \MB|Equal1~2 .lut_mask = 64'h0008000800000000;
defparam \MB|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N43
dffeas \MB|REG_I|q[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add15~5_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.JLOOP~q ),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_I|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_I|q[14] .is_wysiwyg = "true";
defparam \MB|REG_I|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N42
cyclonev_lcell_comb \MB|Add15~5 (
// Equation(s):
// \MB|Add15~5_sumout  = SUM(( \MB|REG_I|q [14] ) + ( GND ) + ( \MB|Add15~2  ))
// \MB|Add15~6  = CARRY(( \MB|REG_I|q [14] ) + ( GND ) + ( \MB|Add15~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_I|q [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add15~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add15~5_sumout ),
	.cout(\MB|Add15~6 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add15~5 .extended_lut = "off";
defparam \MB|Add15~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MB|Add15~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N47
dffeas \MB|REG_I|q[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add15~9_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.JLOOP~q ),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_I|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_I|q[15] .is_wysiwyg = "true";
defparam \MB|REG_I|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N45
cyclonev_lcell_comb \MB|Add15~9 (
// Equation(s):
// \MB|Add15~9_sumout  = SUM(( \MB|REG_I|q [15] ) + ( GND ) + ( \MB|Add15~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_I|q [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add15~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add15~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|Add15~9 .extended_lut = "off";
defparam \MB|Add15~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MB|Add15~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N57
cyclonev_lcell_comb \MB|Equal1~0 (
// Equation(s):
// \MB|Equal1~0_combout  = ( !\MB|Add15~41_sumout  & ( (!\MB|Add15~33_sumout  & !\MB|Add15~37_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|Add15~33_sumout ),
	.datad(!\MB|Add15~37_sumout ),
	.datae(gnd),
	.dataf(!\MB|Add15~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|Equal1~0 .extended_lut = "off";
defparam \MB|Equal1~0 .lut_mask = 64'hF000F00000000000;
defparam \MB|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N12
cyclonev_lcell_comb \MB|Equal1~1 (
// Equation(s):
// \MB|Equal1~1_combout  = ( !\MB|Add15~25_sumout  & ( !\MB|Add15~29_sumout  & ( (\MB|Equal1~0_combout  & (!\MB|Add15~13_sumout  & (!\MB|Add15~17_sumout  & !\MB|Add15~21_sumout ))) ) ) )

	.dataa(!\MB|Equal1~0_combout ),
	.datab(!\MB|Add15~13_sumout ),
	.datac(!\MB|Add15~17_sumout ),
	.datad(!\MB|Add15~21_sumout ),
	.datae(!\MB|Add15~25_sumout ),
	.dataf(!\MB|Add15~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|Equal1~1 .extended_lut = "off";
defparam \MB|Equal1~1 .lut_mask = 64'h4000000000000000;
defparam \MB|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N48
cyclonev_lcell_comb \MB|SM|Selector1~0 (
// Equation(s):
// \MB|SM|Selector1~0_combout  = ( \MB|Add15~9_sumout  & ( \MB|Equal1~1_combout  & ( \MB|SM|current.PLOT~q  ) ) ) # ( !\MB|Add15~9_sumout  & ( \MB|Equal1~1_combout  & ( (\MB|SM|current.PLOT~q  & (((!\MB|Equal1~2_combout ) # (\MB|Add15~5_sumout )) # 
// (\MB|Add15~1_sumout ))) ) ) ) # ( \MB|Add15~9_sumout  & ( !\MB|Equal1~1_combout  & ( \MB|SM|current.PLOT~q  ) ) ) # ( !\MB|Add15~9_sumout  & ( !\MB|Equal1~1_combout  & ( \MB|SM|current.PLOT~q  ) ) )

	.dataa(!\MB|SM|current.PLOT~q ),
	.datab(!\MB|Add15~1_sumout ),
	.datac(!\MB|Equal1~2_combout ),
	.datad(!\MB|Add15~5_sumout ),
	.datae(!\MB|Add15~9_sumout ),
	.dataf(!\MB|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|SM|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|SM|Selector1~0 .extended_lut = "off";
defparam \MB|SM|Selector1~0 .lut_mask = 64'h5555555551555555;
defparam \MB|SM|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N50
dffeas \MB|SM|current.ILOOP (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|SM|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.JLOOP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|SM|current.ILOOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|SM|current.ILOOP .is_wysiwyg = "true";
defparam \MB|SM|current.ILOOP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N9
cyclonev_lcell_comb \MB|Add3~13 (
// Equation(s):
// \MB|Add3~13_sumout  = SUM(( (\SW[8]~input_o  & ((\SW[7]~input_o ) # (\SW[6]~input_o ))) ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~775_sumout  ) + ( \MB|Add3~10  ))
// \MB|Add3~14  = CARRY(( (\SW[8]~input_o  & ((\SW[7]~input_o ) # (\SW[6]~input_o ))) ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~775_sumout  ) + ( \MB|Add3~10  ))

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[8]~input_o ),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~775_sumout ),
	.datad(!\SW[7]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add3~13_sumout ),
	.cout(\MB|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add3~13 .extended_lut = "off";
defparam \MB|Add3~13 .lut_mask = 64'h0000F0F000001133;
defparam \MB|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N21
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~21 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~21_sumout  = SUM(( \MB|Y_STEP_SIZE|Mult0~163  ) + ( \MB|Y_STEP_SIZE|Mult0~486  ) + ( \MB|Y_STEP_SIZE|Mult0~18  ))
// \MB|Y_STEP_SIZE|Mult0~22  = CARRY(( \MB|Y_STEP_SIZE|Mult0~163  ) + ( \MB|Y_STEP_SIZE|Mult0~486  ) + ( \MB|Y_STEP_SIZE|Mult0~18  ))

	.dataa(!\MB|Y_STEP_SIZE|Mult0~486 ),
	.datab(gnd),
	.datac(!\MB|Y_STEP_SIZE|Mult0~163 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Y_STEP_SIZE|Mult0~21_sumout ),
	.cout(\MB|Y_STEP_SIZE|Mult0~22 ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~21 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \MB|Y_STEP_SIZE|Mult0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N9
cyclonev_lcell_comb \MB|Add10~21 (
// Equation(s):
// \MB|Add10~21_sumout  = SUM(( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~21_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|Add3~13_sumout )) ) + ( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [23]) ) + ( \MB|Add10~18  ))
// \MB|Add10~22  = CARRY(( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~21_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|Add3~13_sumout )) ) + ( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [23]) ) + ( \MB|Add10~18  ))

	.dataa(!\MB|Add3~13_sumout ),
	.datab(!\MB|SM|current.INIT~q ),
	.datac(!\MB|REG_Y|q [23]),
	.datad(!\MB|Y_STEP_SIZE|Mult0~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add10~21_sumout ),
	.cout(\MB|Add10~22 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add10~21 .extended_lut = "off";
defparam \MB|Add10~21 .lut_mask = 64'h0000F3F3000022EE;
defparam \MB|Add10~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N11
dffeas \MB|REG_Y|q[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add10~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_Y|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_Y|q[23] .is_wysiwyg = "true";
defparam \MB|REG_Y|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N8
dffeas \MB|REG_B|q[23]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add13~21_sumout ),
	.asdata(\MB|REG_Y|q [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[23]~DUPLICATE .is_wysiwyg = "true";
defparam \MB|REG_B|q[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N2
dffeas \MB|REG_B|q[21]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add13~13_sumout ),
	.asdata(\MB|REG_Y|q [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[21]~DUPLICATE .is_wysiwyg = "true";
defparam \MB|REG_B|q[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N12
cyclonev_lcell_comb \MB|Add3~17 (
// Equation(s):
// \MB|Add3~17_sumout  = SUM(( (\SW[8]~input_o  & ((\SW[7]~input_o ) # (\SW[6]~input_o ))) ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~779_sumout  ) + ( \MB|Add3~14  ))
// \MB|Add3~18  = CARRY(( (\SW[8]~input_o  & ((\SW[7]~input_o ) # (\SW[6]~input_o ))) ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~779_sumout  ) + ( \MB|Add3~14  ))

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[8]~input_o ),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~779_sumout ),
	.datad(!\SW[7]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add3~17_sumout ),
	.cout(\MB|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add3~17 .extended_lut = "off";
defparam \MB|Add3~17 .lut_mask = 64'h0000F0F000001133;
defparam \MB|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N15
cyclonev_lcell_comb \MB|Add3~21 (
// Equation(s):
// \MB|Add3~21_sumout  = SUM(( \MB|WIDTH_TO_HEIGHT|Mult0~783_sumout  ) + ( (\SW[8]~input_o  & ((\SW[7]~input_o ) # (\SW[6]~input_o ))) ) + ( \MB|Add3~18  ))
// \MB|Add3~22  = CARRY(( \MB|WIDTH_TO_HEIGHT|Mult0~783_sumout  ) + ( (\SW[8]~input_o  & ((\SW[7]~input_o ) # (\SW[6]~input_o ))) ) + ( \MB|Add3~18  ))

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[8]~input_o ),
	.datac(gnd),
	.datad(!\MB|WIDTH_TO_HEIGHT|Mult0~783_sumout ),
	.datae(gnd),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(\MB|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add3~21_sumout ),
	.cout(\MB|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add3~21 .extended_lut = "off";
defparam \MB|Add3~21 .lut_mask = 64'h0000EECC000000FF;
defparam \MB|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N24
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~25 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~25_sumout  = SUM(( \MB|Y_STEP_SIZE|Mult0~164  ) + ( \MB|Y_STEP_SIZE|Mult0~487  ) + ( \MB|Y_STEP_SIZE|Mult0~22  ))
// \MB|Y_STEP_SIZE|Mult0~26  = CARRY(( \MB|Y_STEP_SIZE|Mult0~164  ) + ( \MB|Y_STEP_SIZE|Mult0~487  ) + ( \MB|Y_STEP_SIZE|Mult0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|Y_STEP_SIZE|Mult0~164 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|Y_STEP_SIZE|Mult0~487 ),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Y_STEP_SIZE|Mult0~25_sumout ),
	.cout(\MB|Y_STEP_SIZE|Mult0~26 ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~25 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~25 .lut_mask = 64'h0000FF0000000F0F;
defparam \MB|Y_STEP_SIZE|Mult0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N27
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~29 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~29_sumout  = SUM(( \MB|Y_STEP_SIZE|Mult0~165  ) + ( \MB|Y_STEP_SIZE|Mult0~488  ) + ( \MB|Y_STEP_SIZE|Mult0~26  ))
// \MB|Y_STEP_SIZE|Mult0~30  = CARRY(( \MB|Y_STEP_SIZE|Mult0~165  ) + ( \MB|Y_STEP_SIZE|Mult0~488  ) + ( \MB|Y_STEP_SIZE|Mult0~26  ))

	.dataa(!\MB|Y_STEP_SIZE|Mult0~165 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|Y_STEP_SIZE|Mult0~488 ),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Y_STEP_SIZE|Mult0~29_sumout ),
	.cout(\MB|Y_STEP_SIZE|Mult0~30 ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~29 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~29 .lut_mask = 64'h0000FF0000005555;
defparam \MB|Y_STEP_SIZE|Mult0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N12
cyclonev_lcell_comb \MB|Add10~25 (
// Equation(s):
// \MB|Add10~25_sumout  = SUM(( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~25_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|Add3~17_sumout )) ) + ( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [24]) ) + ( \MB|Add10~22  ))
// \MB|Add10~26  = CARRY(( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~25_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|Add3~17_sumout )) ) + ( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [24]) ) + ( \MB|Add10~22  ))

	.dataa(gnd),
	.datab(!\MB|SM|current.INIT~q ),
	.datac(!\MB|Add3~17_sumout ),
	.datad(!\MB|Y_STEP_SIZE|Mult0~25_sumout ),
	.datae(gnd),
	.dataf(!\MB|REG_Y|q [24]),
	.datag(gnd),
	.cin(\MB|Add10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add10~25_sumout ),
	.cout(\MB|Add10~26 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add10~25 .extended_lut = "off";
defparam \MB|Add10~25 .lut_mask = 64'h0000FF33000030FC;
defparam \MB|Add10~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N14
dffeas \MB|REG_Y|q[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add10~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_Y|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_Y|q[24] .is_wysiwyg = "true";
defparam \MB|REG_Y|q[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N15
cyclonev_lcell_comb \MB|Add10~29 (
// Equation(s):
// \MB|Add10~29_sumout  = SUM(( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~29_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|Add3~21_sumout )) ) + ( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [25]) ) + ( \MB|Add10~26  ))
// \MB|Add10~30  = CARRY(( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~29_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|Add3~21_sumout )) ) + ( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [25]) ) + ( \MB|Add10~26  ))

	.dataa(!\MB|Add3~21_sumout ),
	.datab(!\MB|SM|current.INIT~q ),
	.datac(!\MB|REG_Y|q [25]),
	.datad(!\MB|Y_STEP_SIZE|Mult0~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add10~29_sumout ),
	.cout(\MB|Add10~30 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add10~29 .extended_lut = "off";
defparam \MB|Add10~29 .lut_mask = 64'h0000F3F3000022EE;
defparam \MB|Add10~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N17
dffeas \MB|REG_Y|q[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add10~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_Y|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_Y|q[25] .is_wysiwyg = "true";
defparam \MB|REG_Y|q[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N18
cyclonev_lcell_comb \MB|Add3~25 (
// Equation(s):
// \MB|Add3~25_sumout  = SUM(( (\SW[8]~input_o  & ((\SW[7]~input_o ) # (\SW[6]~input_o ))) ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~787_sumout  ) + ( \MB|Add3~22  ))
// \MB|Add3~26  = CARRY(( (\SW[8]~input_o  & ((\SW[7]~input_o ) # (\SW[6]~input_o ))) ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~787_sumout  ) + ( \MB|Add3~22  ))

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[8]~input_o ),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~787_sumout ),
	.datad(!\SW[7]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add3~25_sumout ),
	.cout(\MB|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add3~25 .extended_lut = "off";
defparam \MB|Add3~25 .lut_mask = 64'h0000F0F000001133;
defparam \MB|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N21
cyclonev_lcell_comb \MB|Add3~29 (
// Equation(s):
// \MB|Add3~29_sumout  = SUM(( (\SW[8]~input_o  & ((\SW[7]~input_o ) # (\SW[6]~input_o ))) ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~791_sumout  ) + ( \MB|Add3~26  ))
// \MB|Add3~30  = CARRY(( (\SW[8]~input_o  & ((\SW[7]~input_o ) # (\SW[6]~input_o ))) ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~791_sumout  ) + ( \MB|Add3~26  ))

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[8]~input_o ),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~791_sumout ),
	.datad(!\SW[7]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add3~29_sumout ),
	.cout(\MB|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add3~29 .extended_lut = "off";
defparam \MB|Add3~29 .lut_mask = 64'h0000F0F000001133;
defparam \MB|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N30
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~33 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~33_sumout  = SUM(( \MB|Y_STEP_SIZE|Mult0~489  ) + ( \MB|Y_STEP_SIZE|Mult0~166  ) + ( \MB|Y_STEP_SIZE|Mult0~30  ))
// \MB|Y_STEP_SIZE|Mult0~34  = CARRY(( \MB|Y_STEP_SIZE|Mult0~489  ) + ( \MB|Y_STEP_SIZE|Mult0~166  ) + ( \MB|Y_STEP_SIZE|Mult0~30  ))

	.dataa(gnd),
	.datab(!\MB|Y_STEP_SIZE|Mult0~489 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|Y_STEP_SIZE|Mult0~166 ),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Y_STEP_SIZE|Mult0~33_sumout ),
	.cout(\MB|Y_STEP_SIZE|Mult0~34 ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~33 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~33 .lut_mask = 64'h0000FF0000003333;
defparam \MB|Y_STEP_SIZE|Mult0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N33
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~37 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~37_sumout  = SUM(( \MB|Y_STEP_SIZE|Mult0~167  ) + ( \MB|Y_STEP_SIZE|Mult0~490  ) + ( \MB|Y_STEP_SIZE|Mult0~34  ))
// \MB|Y_STEP_SIZE|Mult0~38  = CARRY(( \MB|Y_STEP_SIZE|Mult0~167  ) + ( \MB|Y_STEP_SIZE|Mult0~490  ) + ( \MB|Y_STEP_SIZE|Mult0~34  ))

	.dataa(!\MB|Y_STEP_SIZE|Mult0~167 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|Y_STEP_SIZE|Mult0~490 ),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Y_STEP_SIZE|Mult0~37_sumout ),
	.cout(\MB|Y_STEP_SIZE|Mult0~38 ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~37 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~37 .lut_mask = 64'h0000FF0000005555;
defparam \MB|Y_STEP_SIZE|Mult0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N18
cyclonev_lcell_comb \MB|Add10~33 (
// Equation(s):
// \MB|Add10~33_sumout  = SUM(( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~33_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|Add3~25_sumout )) ) + ( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [26]) ) + ( \MB|Add10~30  ))
// \MB|Add10~34  = CARRY(( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~33_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|Add3~25_sumout )) ) + ( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [26]) ) + ( \MB|Add10~30  ))

	.dataa(!\MB|Add3~25_sumout ),
	.datab(!\MB|SM|current.INIT~q ),
	.datac(!\MB|REG_Y|q [26]),
	.datad(!\MB|Y_STEP_SIZE|Mult0~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add10~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add10~33_sumout ),
	.cout(\MB|Add10~34 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add10~33 .extended_lut = "off";
defparam \MB|Add10~33 .lut_mask = 64'h0000F3F3000022EE;
defparam \MB|Add10~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N20
dffeas \MB|REG_Y|q[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add10~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_Y|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_Y|q[26] .is_wysiwyg = "true";
defparam \MB|REG_Y|q[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N21
cyclonev_lcell_comb \MB|Add10~37 (
// Equation(s):
// \MB|Add10~37_sumout  = SUM(( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [27]) ) + ( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~37_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|Add3~29_sumout )) ) + ( \MB|Add10~34  ))
// \MB|Add10~38  = CARRY(( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [27]) ) + ( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~37_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|Add3~29_sumout )) ) + ( \MB|Add10~34  ))

	.dataa(gnd),
	.datab(!\MB|SM|current.INIT~q ),
	.datac(!\MB|Add3~29_sumout ),
	.datad(!\MB|REG_Y|q [27]),
	.datae(gnd),
	.dataf(!\MB|Y_STEP_SIZE|Mult0~37_sumout ),
	.datag(gnd),
	.cin(\MB|Add10~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add10~37_sumout ),
	.cout(\MB|Add10~38 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add10~37 .extended_lut = "off";
defparam \MB|Add10~37 .lut_mask = 64'h0000CF03000000CC;
defparam \MB|Add10~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N23
dffeas \MB|REG_Y|q[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add10~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_Y|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_Y|q[27] .is_wysiwyg = "true";
defparam \MB|REG_Y|q[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N54
cyclonev_lcell_comb \MB|Decoder14~0 (
// Equation(s):
// \MB|Decoder14~0_combout  = ( \SW[3]~input_o  & ( (\SW[4]~input_o  & \SW[5]~input_o ) ) )

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(!\SW[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|Decoder14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|Decoder14~0 .extended_lut = "off";
defparam \MB|Decoder14~0 .lut_mask = 64'h0000000003030303;
defparam \MB|Decoder14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N0
cyclonev_lcell_comb \MB|Add0~1 (
// Equation(s):
// \MB|Add0~1_sumout  = SUM(( (\SW[2]~input_o  & ((!\SW[0]~input_o ) # (\SW[1]~input_o ))) ) + ( (!\SW[4]~input_o  & \SW[3]~input_o ) ) + ( !VCC ))
// \MB|Add0~2  = CARRY(( (\SW[2]~input_o  & ((!\SW[0]~input_o ) # (\SW[1]~input_o ))) ) + ( (!\SW[4]~input_o  & \SW[3]~input_o ) ) + ( !VCC ))

	.dataa(!\SW[2]~input_o ),
	.datab(!\SW[4]~input_o ),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add0~1_sumout ),
	.cout(\MB|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add0~1 .extended_lut = "off";
defparam \MB|Add0~1 .lut_mask = 64'h0000FF3300005505;
defparam \MB|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N3
cyclonev_lcell_comb \MB|Add0~5 (
// Equation(s):
// \MB|Add0~5_sumout  = SUM(( (!\SW[4]~input_o  & ((!\SW[5]~input_o ))) # (\SW[4]~input_o  & (\SW[3]~input_o  & \SW[5]~input_o )) ) + ( (\SW[2]~input_o  & !\SW[1]~input_o ) ) + ( \MB|Add0~2  ))
// \MB|Add0~6  = CARRY(( (!\SW[4]~input_o  & ((!\SW[5]~input_o ))) # (\SW[4]~input_o  & (\SW[3]~input_o  & \SW[5]~input_o )) ) + ( (\SW[2]~input_o  & !\SW[1]~input_o ) ) + ( \MB|Add0~2  ))

	.dataa(!\SW[2]~input_o ),
	.datab(!\SW[4]~input_o ),
	.datac(!\SW[3]~input_o ),
	.datad(!\SW[5]~input_o ),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(\MB|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add0~5_sumout ),
	.cout(\MB|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add0~5 .extended_lut = "off";
defparam \MB|Add0~5 .lut_mask = 64'h0000AAFF0000CC03;
defparam \MB|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N6
cyclonev_lcell_comb \MB|Add0~9 (
// Equation(s):
// \MB|Add0~9_sumout  = SUM(( \MB|Decoder3~0_combout  ) + ( !\SW[4]~input_o  $ (\SW[3]~input_o ) ) + ( \MB|Add0~6  ))
// \MB|Add0~10  = CARRY(( \MB|Decoder3~0_combout  ) + ( !\SW[4]~input_o  $ (\SW[3]~input_o ) ) + ( \MB|Add0~6  ))

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(!\SW[3]~input_o ),
	.datad(!\MB|Decoder3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add0~9_sumout ),
	.cout(\MB|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add0~9 .extended_lut = "off";
defparam \MB|Add0~9 .lut_mask = 64'h00003C3C000000FF;
defparam \MB|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N9
cyclonev_lcell_comb \MB|Add0~13 (
// Equation(s):
// \MB|Add0~13_sumout  = SUM(( (!\SW[2]~input_o  & !\SW[0]~input_o ) ) + ( (!\SW[5]~input_o ) # ((\SW[3]~input_o  & \SW[4]~input_o )) ) + ( \MB|Add0~10  ))
// \MB|Add0~14  = CARRY(( (!\SW[2]~input_o  & !\SW[0]~input_o ) ) + ( (!\SW[5]~input_o ) # ((\SW[3]~input_o  & \SW[4]~input_o )) ) + ( \MB|Add0~10  ))

	.dataa(!\SW[3]~input_o ),
	.datab(!\SW[4]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(\MB|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add0~13_sumout ),
	.cout(\MB|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add0~13 .extended_lut = "off";
defparam \MB|Add0~13 .lut_mask = 64'h000000EE0000F000;
defparam \MB|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N12
cyclonev_lcell_comb \MB|Add0~17 (
// Equation(s):
// \MB|Add0~17_sumout  = SUM(( \MB|Decoder14~0_combout  ) + ( \MB|Decoder1~0_combout  ) + ( \MB|Add0~14  ))
// \MB|Add0~18  = CARRY(( \MB|Decoder14~0_combout  ) + ( \MB|Decoder1~0_combout  ) + ( \MB|Add0~14  ))

	.dataa(!\MB|Decoder14~0_combout ),
	.datab(gnd),
	.datac(!\MB|Decoder1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add0~17_sumout ),
	.cout(\MB|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add0~17 .extended_lut = "off";
defparam \MB|Add0~17 .lut_mask = 64'h0000F0F000005555;
defparam \MB|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N15
cyclonev_lcell_comb \MB|Add0~21 (
// Equation(s):
// \MB|Add0~21_sumout  = SUM(( \MB|Decoder14~0_combout  ) + ( \MB|Decoder0~1_combout  ) + ( \MB|Add0~18  ))
// \MB|Add0~22  = CARRY(( \MB|Decoder14~0_combout  ) + ( \MB|Decoder0~1_combout  ) + ( \MB|Add0~18  ))

	.dataa(!\MB|Decoder14~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|Decoder0~1_combout ),
	.datag(gnd),
	.cin(\MB|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add0~21_sumout ),
	.cout(\MB|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add0~21 .extended_lut = "off";
defparam \MB|Add0~21 .lut_mask = 64'h0000FF0000005555;
defparam \MB|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N18
cyclonev_lcell_comb \MB|Add0~25 (
// Equation(s):
// \MB|Add0~25_sumout  = SUM(( \MB|Decoder14~0_combout  ) + ( GND ) + ( \MB|Add0~22  ))
// \MB|Add0~26  = CARRY(( \MB|Decoder14~0_combout  ) + ( GND ) + ( \MB|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|Decoder14~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add0~25_sumout ),
	.cout(\MB|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add0~25 .extended_lut = "off";
defparam \MB|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MB|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N21
cyclonev_lcell_comb \MB|Add0~29 (
// Equation(s):
// \MB|Add0~29_sumout  = SUM(( \MB|Decoder14~0_combout  ) + ( GND ) + ( \MB|Add0~26  ))

	.dataa(!\MB|Decoder14~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|Add0~29 .extended_lut = "off";
defparam \MB|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \MB|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N0
cyclonev_lcell_comb \MB|Add1~1 (
// Equation(s):
// \MB|Add1~1_sumout  = SUM(( !\MB|Add0~1_sumout  ) + ( !\MB|Decoder6~0_combout  ) + ( !VCC ))
// \MB|Add1~2  = CARRY(( !\MB|Add0~1_sumout  ) + ( !\MB|Decoder6~0_combout  ) + ( !VCC ))

	.dataa(!\MB|Add0~1_sumout ),
	.datab(gnd),
	.datac(!\MB|Decoder6~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add1~1_sumout ),
	.cout(\MB|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add1~1 .extended_lut = "off";
defparam \MB|Add1~1 .lut_mask = 64'h00000F0F0000AAAA;
defparam \MB|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N3
cyclonev_lcell_comb \MB|Add1~5 (
// Equation(s):
// \MB|Add1~5_sumout  = SUM(( !\MB|Add0~5_sumout  ) + ( GND ) + ( \MB|Add1~2  ))
// \MB|Add1~6  = CARRY(( !\MB|Add0~5_sumout  ) + ( GND ) + ( \MB|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add1~5_sumout ),
	.cout(\MB|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add1~5 .extended_lut = "off";
defparam \MB|Add1~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \MB|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N6
cyclonev_lcell_comb \MB|Add1~9 (
// Equation(s):
// \MB|Add1~9_sumout  = SUM(( !\MB|Add0~9_sumout  ) + ( GND ) + ( \MB|Add1~6  ))
// \MB|Add1~10  = CARRY(( !\MB|Add0~9_sumout  ) + ( GND ) + ( \MB|Add1~6  ))

	.dataa(gnd),
	.datab(!\MB|Add0~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add1~9_sumout ),
	.cout(\MB|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add1~9 .extended_lut = "off";
defparam \MB|Add1~9 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \MB|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N9
cyclonev_lcell_comb \MB|Add1~13 (
// Equation(s):
// \MB|Add1~13_sumout  = SUM(( !\MB|Add0~13_sumout  ) + ( GND ) + ( \MB|Add1~10  ))
// \MB|Add1~14  = CARRY(( !\MB|Add0~13_sumout  ) + ( GND ) + ( \MB|Add1~10  ))

	.dataa(!\MB|Add0~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add1~13_sumout ),
	.cout(\MB|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add1~13 .extended_lut = "off";
defparam \MB|Add1~13 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \MB|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N12
cyclonev_lcell_comb \MB|Add1~17 (
// Equation(s):
// \MB|Add1~17_sumout  = SUM(( !\MB|Add0~17_sumout  ) + ( GND ) + ( \MB|Add1~14  ))
// \MB|Add1~18  = CARRY(( !\MB|Add0~17_sumout  ) + ( GND ) + ( \MB|Add1~14  ))

	.dataa(gnd),
	.datab(!\MB|Add0~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add1~17_sumout ),
	.cout(\MB|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add1~17 .extended_lut = "off";
defparam \MB|Add1~17 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \MB|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N15
cyclonev_lcell_comb \MB|Add1~21 (
// Equation(s):
// \MB|Add1~21_sumout  = SUM(( !\MB|Add0~21_sumout  ) + ( GND ) + ( \MB|Add1~18  ))
// \MB|Add1~22  = CARRY(( !\MB|Add0~21_sumout  ) + ( GND ) + ( \MB|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add1~21_sumout ),
	.cout(\MB|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add1~21 .extended_lut = "off";
defparam \MB|Add1~21 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \MB|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N18
cyclonev_lcell_comb \MB|Add1~25 (
// Equation(s):
// \MB|Add1~25_sumout  = SUM(( !\MB|Add0~25_sumout  ) + ( GND ) + ( \MB|Add1~22  ))
// \MB|Add1~26  = CARRY(( !\MB|Add0~25_sumout  ) + ( GND ) + ( \MB|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add1~25_sumout ),
	.cout(\MB|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add1~25 .extended_lut = "off";
defparam \MB|Add1~25 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \MB|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N21
cyclonev_lcell_comb \MB|Add1~29 (
// Equation(s):
// \MB|Add1~29_sumout  = SUM(( !\MB|Add0~29_sumout  ) + ( GND ) + ( \MB|Add1~26  ))
// \MB|Add1~30  = CARRY(( !\MB|Add0~29_sumout  ) + ( GND ) + ( \MB|Add1~26  ))

	.dataa(!\MB|Add0~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add1~29_sumout ),
	.cout(\MB|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add1~29 .extended_lut = "off";
defparam \MB|Add1~29 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \MB|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N24
cyclonev_lcell_comb \MB|Add1~33 (
// Equation(s):
// \MB|Add1~33_sumout  = SUM(( !\MB|Add0~29_sumout  ) + ( GND ) + ( \MB|Add1~30  ))
// \MB|Add1~34  = CARRY(( !\MB|Add0~29_sumout  ) + ( GND ) + ( \MB|Add1~30  ))

	.dataa(!\MB|Add0~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add1~33_sumout ),
	.cout(\MB|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add1~33 .extended_lut = "off";
defparam \MB|Add1~33 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \MB|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N27
cyclonev_lcell_comb \MB|Add1~37 (
// Equation(s):
// \MB|Add1~37_sumout  = SUM(( !\MB|Add0~29_sumout  ) + ( GND ) + ( \MB|Add1~34  ))
// \MB|Add1~38  = CARRY(( !\MB|Add0~29_sumout  ) + ( GND ) + ( \MB|Add1~34  ))

	.dataa(!\MB|Add0~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add1~37_sumout ),
	.cout(\MB|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add1~37 .extended_lut = "off";
defparam \MB|Add1~37 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \MB|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N0
cyclonev_lcell_comb \MB|Add2~49 (
// Equation(s):
// \MB|Add2~49_sumout  = SUM(( \MB|Add1~1_sumout  ) + ( \MB|Decoder6~0_combout  ) + ( !VCC ))
// \MB|Add2~50  = CARRY(( \MB|Add1~1_sumout  ) + ( \MB|Decoder6~0_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|Decoder6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add2~49_sumout ),
	.cout(\MB|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add2~49 .extended_lut = "off";
defparam \MB|Add2~49 .lut_mask = 64'h0000FF0000000F0F;
defparam \MB|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N3
cyclonev_lcell_comb \MB|Add2~45 (
// Equation(s):
// \MB|Add2~45_sumout  = SUM(( \MB|Add1~5_sumout  ) + ( (\SW[2]~input_o  & ((!\SW[0]~input_o ) # (\SW[1]~input_o ))) ) + ( \MB|Add2~50  ))
// \MB|Add2~46  = CARRY(( \MB|Add1~5_sumout  ) + ( (\SW[2]~input_o  & ((!\SW[0]~input_o ) # (\SW[1]~input_o ))) ) + ( \MB|Add2~50  ))

	.dataa(!\SW[2]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\MB|Add1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(\MB|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add2~45_sumout ),
	.cout(\MB|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add2~45 .extended_lut = "off";
defparam \MB|Add2~45 .lut_mask = 64'h0000AAEE00000F0F;
defparam \MB|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N6
cyclonev_lcell_comb \MB|Add2~41 (
// Equation(s):
// \MB|Add2~41_sumout  = SUM(( \MB|Add1~9_sumout  ) + ( (!\SW[1]~input_o  & \SW[2]~input_o ) ) + ( \MB|Add2~46  ))
// \MB|Add2~42  = CARRY(( \MB|Add1~9_sumout  ) + ( (!\SW[1]~input_o  & \SW[2]~input_o ) ) + ( \MB|Add2~46  ))

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(!\MB|Add1~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add2~41_sumout ),
	.cout(\MB|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add2~41 .extended_lut = "off";
defparam \MB|Add2~41 .lut_mask = 64'h0000F3F3000000FF;
defparam \MB|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N9
cyclonev_lcell_comb \MB|Add2~37 (
// Equation(s):
// \MB|Add2~37_sumout  = SUM(( \MB|Add1~13_sumout  ) + ( \MB|Decoder3~0_combout  ) + ( \MB|Add2~42  ))
// \MB|Add2~38  = CARRY(( \MB|Add1~13_sumout  ) + ( \MB|Decoder3~0_combout  ) + ( \MB|Add2~42  ))

	.dataa(!\MB|Decoder3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MB|Add1~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add2~37_sumout ),
	.cout(\MB|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add2~37 .extended_lut = "off";
defparam \MB|Add2~37 .lut_mask = 64'h0000AAAA000000FF;
defparam \MB|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N12
cyclonev_lcell_comb \MB|Add2~33 (
// Equation(s):
// \MB|Add2~33_sumout  = SUM(( (!\SW[0]~input_o  & !\SW[2]~input_o ) ) + ( \MB|Add1~17_sumout  ) + ( \MB|Add2~38  ))
// \MB|Add2~34  = CARRY(( (!\SW[0]~input_o  & !\SW[2]~input_o ) ) + ( \MB|Add1~17_sumout  ) + ( \MB|Add2~38  ))

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|Add1~17_sumout ),
	.datag(gnd),
	.cin(\MB|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add2~33_sumout ),
	.cout(\MB|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add2~33 .extended_lut = "off";
defparam \MB|Add2~33 .lut_mask = 64'h0000FF000000A0A0;
defparam \MB|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N15
cyclonev_lcell_comb \MB|Add2~29 (
// Equation(s):
// \MB|Add2~29_sumout  = SUM(( \MB|Decoder1~0_combout  ) + ( \MB|Add1~21_sumout  ) + ( \MB|Add2~34  ))
// \MB|Add2~30  = CARRY(( \MB|Decoder1~0_combout  ) + ( \MB|Add1~21_sumout  ) + ( \MB|Add2~34  ))

	.dataa(gnd),
	.datab(!\MB|Decoder1~0_combout ),
	.datac(!\MB|Add1~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add2~29_sumout ),
	.cout(\MB|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add2~29 .extended_lut = "off";
defparam \MB|Add2~29 .lut_mask = 64'h0000F0F000003333;
defparam \MB|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N18
cyclonev_lcell_comb \MB|Add2~25 (
// Equation(s):
// \MB|Add2~25_sumout  = SUM(( \MB|Decoder0~1_combout  ) + ( \MB|Add1~25_sumout  ) + ( \MB|Add2~30  ))
// \MB|Add2~26  = CARRY(( \MB|Decoder0~1_combout  ) + ( \MB|Add1~25_sumout  ) + ( \MB|Add2~30  ))

	.dataa(gnd),
	.datab(!\MB|Add1~25_sumout ),
	.datac(!\MB|Decoder0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add2~25_sumout ),
	.cout(\MB|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add2~25 .extended_lut = "off";
defparam \MB|Add2~25 .lut_mask = 64'h0000CCCC00000F0F;
defparam \MB|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N21
cyclonev_lcell_comb \MB|Add2~21 (
// Equation(s):
// \MB|Add2~21_sumout  = SUM(( GND ) + ( \MB|Add1~29_sumout  ) + ( \MB|Add2~26  ))
// \MB|Add2~22  = CARRY(( GND ) + ( \MB|Add1~29_sumout  ) + ( \MB|Add2~26  ))

	.dataa(!\MB|Add1~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add2~21_sumout ),
	.cout(\MB|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add2~21 .extended_lut = "off";
defparam \MB|Add2~21 .lut_mask = 64'h0000AAAA00000000;
defparam \MB|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N24
cyclonev_lcell_comb \MB|Add2~17 (
// Equation(s):
// \MB|Add2~17_sumout  = SUM(( GND ) + ( \MB|Add1~33_sumout  ) + ( \MB|Add2~22  ))
// \MB|Add2~18  = CARRY(( GND ) + ( \MB|Add1~33_sumout  ) + ( \MB|Add2~22  ))

	.dataa(gnd),
	.datab(!\MB|Add1~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add2~17_sumout ),
	.cout(\MB|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add2~17 .extended_lut = "off";
defparam \MB|Add2~17 .lut_mask = 64'h0000CCCC00000000;
defparam \MB|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N27
cyclonev_lcell_comb \MB|Add2~1 (
// Equation(s):
// \MB|Add2~1_sumout  = SUM(( GND ) + ( \MB|Add1~37_sumout  ) + ( \MB|Add2~18  ))
// \MB|Add2~2  = CARRY(( GND ) + ( \MB|Add1~37_sumout  ) + ( \MB|Add2~18  ))

	.dataa(!\MB|Add1~37_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add2~1_sumout ),
	.cout(\MB|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add2~1 .extended_lut = "off";
defparam \MB|Add2~1 .lut_mask = 64'h0000AAAA00000000;
defparam \MB|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N0
cyclonev_lcell_comb \MB|Add6~54 (
// Equation(s):
// \MB|Add6~54_cout  = CARRY(( GND ) + ( !VCC ) + ( !VCC ))
// \MB|Add6~55  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\MB|Add6~54_cout ),
	.shareout(\MB|Add6~55 ));
// synopsys translate_off
defparam \MB|Add6~54 .extended_lut = "off";
defparam \MB|Add6~54 .lut_mask = 64'h0000FFFF00000000;
defparam \MB|Add6~54 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N3
cyclonev_lcell_comb \MB|Add6~50 (
// Equation(s):
// \MB|Add6~50_cout  = CARRY(( !\MB|Add1~1_sumout  $ (\MB|Add2~49_sumout ) ) + ( \MB|Add6~55  ) + ( \MB|Add6~54_cout  ))
// \MB|Add6~51  = SHARE((!\MB|Add1~1_sumout  & \MB|Add2~49_sumout ))

	.dataa(!\MB|Add1~1_sumout ),
	.datab(gnd),
	.datac(!\MB|Add2~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add6~54_cout ),
	.sharein(\MB|Add6~55 ),
	.combout(),
	.sumout(),
	.cout(\MB|Add6~50_cout ),
	.shareout(\MB|Add6~51 ));
// synopsys translate_off
defparam \MB|Add6~50 .extended_lut = "off";
defparam \MB|Add6~50 .lut_mask = 64'h00000A0A0000A5A5;
defparam \MB|Add6~50 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N6
cyclonev_lcell_comb \MB|Add6~46 (
// Equation(s):
// \MB|Add6~46_cout  = CARRY(( !\MB|Add2~45_sumout  $ (\MB|Add1~5_sumout ) ) + ( \MB|Add6~51  ) + ( \MB|Add6~50_cout  ))
// \MB|Add6~47  = SHARE((\MB|Add2~45_sumout  & !\MB|Add1~5_sumout ))

	.dataa(gnd),
	.datab(!\MB|Add2~45_sumout ),
	.datac(!\MB|Add1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add6~50_cout ),
	.sharein(\MB|Add6~51 ),
	.combout(),
	.sumout(),
	.cout(\MB|Add6~46_cout ),
	.shareout(\MB|Add6~47 ));
// synopsys translate_off
defparam \MB|Add6~46 .extended_lut = "off";
defparam \MB|Add6~46 .lut_mask = 64'h000030300000C3C3;
defparam \MB|Add6~46 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N9
cyclonev_lcell_comb \MB|Add6~42 (
// Equation(s):
// \MB|Add6~42_cout  = CARRY(( !\MB|Add2~41_sumout  $ (\MB|Add1~9_sumout ) ) + ( \MB|Add6~47  ) + ( \MB|Add6~46_cout  ))
// \MB|Add6~43  = SHARE((\MB|Add2~41_sumout  & !\MB|Add1~9_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|Add2~41_sumout ),
	.datad(!\MB|Add1~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add6~46_cout ),
	.sharein(\MB|Add6~47 ),
	.combout(),
	.sumout(),
	.cout(\MB|Add6~42_cout ),
	.shareout(\MB|Add6~43 ));
// synopsys translate_off
defparam \MB|Add6~42 .extended_lut = "off";
defparam \MB|Add6~42 .lut_mask = 64'h00000F000000F00F;
defparam \MB|Add6~42 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N12
cyclonev_lcell_comb \MB|Add6~38 (
// Equation(s):
// \MB|Add6~38_cout  = CARRY(( !\MB|Add2~37_sumout  $ (\MB|Add1~13_sumout ) ) + ( \MB|Add6~43  ) + ( \MB|Add6~42_cout  ))
// \MB|Add6~39  = SHARE((\MB|Add2~37_sumout  & !\MB|Add1~13_sumout ))

	.dataa(gnd),
	.datab(!\MB|Add2~37_sumout ),
	.datac(!\MB|Add1~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add6~42_cout ),
	.sharein(\MB|Add6~43 ),
	.combout(),
	.sumout(),
	.cout(\MB|Add6~38_cout ),
	.shareout(\MB|Add6~39 ));
// synopsys translate_off
defparam \MB|Add6~38 .extended_lut = "off";
defparam \MB|Add6~38 .lut_mask = 64'h000030300000C3C3;
defparam \MB|Add6~38 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N15
cyclonev_lcell_comb \MB|Add6~34 (
// Equation(s):
// \MB|Add6~34_cout  = CARRY(( !\MB|Add2~33_sumout  $ (\MB|Add1~17_sumout ) ) + ( \MB|Add6~39  ) + ( \MB|Add6~38_cout  ))
// \MB|Add6~35  = SHARE((\MB|Add2~33_sumout  & !\MB|Add1~17_sumout ))

	.dataa(!\MB|Add2~33_sumout ),
	.datab(gnd),
	.datac(!\MB|Add1~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add6~38_cout ),
	.sharein(\MB|Add6~39 ),
	.combout(),
	.sumout(),
	.cout(\MB|Add6~34_cout ),
	.shareout(\MB|Add6~35 ));
// synopsys translate_off
defparam \MB|Add6~34 .extended_lut = "off";
defparam \MB|Add6~34 .lut_mask = 64'h000050500000A5A5;
defparam \MB|Add6~34 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N18
cyclonev_lcell_comb \MB|Add6~30 (
// Equation(s):
// \MB|Add6~30_cout  = CARRY(( !\MB|Add2~29_sumout  $ (\MB|Add1~21_sumout ) ) + ( \MB|Add6~35  ) + ( \MB|Add6~34_cout  ))
// \MB|Add6~31  = SHARE((\MB|Add2~29_sumout  & !\MB|Add1~21_sumout ))

	.dataa(gnd),
	.datab(!\MB|Add2~29_sumout ),
	.datac(!\MB|Add1~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add6~34_cout ),
	.sharein(\MB|Add6~35 ),
	.combout(),
	.sumout(),
	.cout(\MB|Add6~30_cout ),
	.shareout(\MB|Add6~31 ));
// synopsys translate_off
defparam \MB|Add6~30 .extended_lut = "off";
defparam \MB|Add6~30 .lut_mask = 64'h000030300000C3C3;
defparam \MB|Add6~30 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N21
cyclonev_lcell_comb \MB|Add6~26 (
// Equation(s):
// \MB|Add6~26_cout  = CARRY(( !\MB|Add1~25_sumout  $ (\MB|Add2~25_sumout ) ) + ( \MB|Add6~31  ) + ( \MB|Add6~30_cout  ))
// \MB|Add6~27  = SHARE((!\MB|Add1~25_sumout  & \MB|Add2~25_sumout ))

	.dataa(!\MB|Add1~25_sumout ),
	.datab(gnd),
	.datac(!\MB|Add2~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add6~30_cout ),
	.sharein(\MB|Add6~31 ),
	.combout(),
	.sumout(),
	.cout(\MB|Add6~26_cout ),
	.shareout(\MB|Add6~27 ));
// synopsys translate_off
defparam \MB|Add6~26 .extended_lut = "off";
defparam \MB|Add6~26 .lut_mask = 64'h00000A0A0000A5A5;
defparam \MB|Add6~26 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N24
cyclonev_lcell_comb \MB|Add6~22 (
// Equation(s):
// \MB|Add6~22_cout  = CARRY(( !\MB|Add1~29_sumout  $ (\MB|Add2~21_sumout ) ) + ( \MB|Add6~27  ) + ( \MB|Add6~26_cout  ))
// \MB|Add6~23  = SHARE((!\MB|Add1~29_sumout  & \MB|Add2~21_sumout ))

	.dataa(gnd),
	.datab(!\MB|Add1~29_sumout ),
	.datac(!\MB|Add2~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add6~26_cout ),
	.sharein(\MB|Add6~27 ),
	.combout(),
	.sumout(),
	.cout(\MB|Add6~22_cout ),
	.shareout(\MB|Add6~23 ));
// synopsys translate_off
defparam \MB|Add6~22 .extended_lut = "off";
defparam \MB|Add6~22 .lut_mask = 64'h00000C0C0000C3C3;
defparam \MB|Add6~22 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N27
cyclonev_lcell_comb \MB|Add6~18 (
// Equation(s):
// \MB|Add6~18_cout  = CARRY(( !\MB|Add1~33_sumout  $ (\MB|Add2~17_sumout ) ) + ( \MB|Add6~23  ) + ( \MB|Add6~22_cout  ))
// \MB|Add6~19  = SHARE((!\MB|Add1~33_sumout  & \MB|Add2~17_sumout ))

	.dataa(!\MB|Add1~33_sumout ),
	.datab(gnd),
	.datac(!\MB|Add2~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add6~22_cout ),
	.sharein(\MB|Add6~23 ),
	.combout(),
	.sumout(),
	.cout(\MB|Add6~18_cout ),
	.shareout(\MB|Add6~19 ));
// synopsys translate_off
defparam \MB|Add6~18 .extended_lut = "off";
defparam \MB|Add6~18 .lut_mask = 64'h00000A0A0000A5A5;
defparam \MB|Add6~18 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N30
cyclonev_lcell_comb \MB|Add6~1 (
// Equation(s):
// \MB|Add6~1_sumout  = SUM(( !\MB|Add1~37_sumout  $ (\MB|Add2~1_sumout ) ) + ( \MB|Add6~19  ) + ( \MB|Add6~18_cout  ))
// \MB|Add6~2  = CARRY(( !\MB|Add1~37_sumout  $ (\MB|Add2~1_sumout ) ) + ( \MB|Add6~19  ) + ( \MB|Add6~18_cout  ))
// \MB|Add6~3  = SHARE((!\MB|Add1~37_sumout  & \MB|Add2~1_sumout ))

	.dataa(gnd),
	.datab(!\MB|Add1~37_sumout ),
	.datac(!\MB|Add2~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add6~18_cout ),
	.sharein(\MB|Add6~19 ),
	.combout(),
	.sumout(\MB|Add6~1_sumout ),
	.cout(\MB|Add6~2 ),
	.shareout(\MB|Add6~3 ));
// synopsys translate_off
defparam \MB|Add6~1 .extended_lut = "off";
defparam \MB|Add6~1 .lut_mask = 64'h00000C0C0000C3C3;
defparam \MB|Add6~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N30
cyclonev_lcell_comb \MB|Add1~41 (
// Equation(s):
// \MB|Add1~41_sumout  = SUM(( !\MB|Add0~29_sumout  ) + ( GND ) + ( \MB|Add1~38  ))
// \MB|Add1~42  = CARRY(( !\MB|Add0~29_sumout  ) + ( GND ) + ( \MB|Add1~38  ))

	.dataa(!\MB|Add0~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add1~41_sumout ),
	.cout(\MB|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add1~41 .extended_lut = "off";
defparam \MB|Add1~41 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \MB|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N30
cyclonev_lcell_comb \MB|Add2~5 (
// Equation(s):
// \MB|Add2~5_sumout  = SUM(( GND ) + ( \MB|Add1~41_sumout  ) + ( \MB|Add2~2  ))
// \MB|Add2~6  = CARRY(( GND ) + ( \MB|Add1~41_sumout  ) + ( \MB|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|Add1~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add2~5_sumout ),
	.cout(\MB|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add2~5 .extended_lut = "off";
defparam \MB|Add2~5 .lut_mask = 64'h0000F0F000000000;
defparam \MB|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N33
cyclonev_lcell_comb \MB|Add6~5 (
// Equation(s):
// \MB|Add6~5_sumout  = SUM(( !\MB|Add2~5_sumout  $ (\MB|Add1~41_sumout ) ) + ( \MB|Add6~3  ) + ( \MB|Add6~2  ))
// \MB|Add6~6  = CARRY(( !\MB|Add2~5_sumout  $ (\MB|Add1~41_sumout ) ) + ( \MB|Add6~3  ) + ( \MB|Add6~2  ))
// \MB|Add6~7  = SHARE((\MB|Add2~5_sumout  & !\MB|Add1~41_sumout ))

	.dataa(!\MB|Add2~5_sumout ),
	.datab(gnd),
	.datac(!\MB|Add1~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add6~2 ),
	.sharein(\MB|Add6~3 ),
	.combout(),
	.sumout(\MB|Add6~5_sumout ),
	.cout(\MB|Add6~6 ),
	.shareout(\MB|Add6~7 ));
// synopsys translate_off
defparam \MB|Add6~5 .extended_lut = "off";
defparam \MB|Add6~5 .lut_mask = 64'h000050500000A5A5;
defparam \MB|Add6~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N33
cyclonev_lcell_comb \MB|Add1~45 (
// Equation(s):
// \MB|Add1~45_sumout  = SUM(( !\MB|Add0~29_sumout  ) + ( GND ) + ( \MB|Add1~42  ))
// \MB|Add1~46  = CARRY(( !\MB|Add0~29_sumout  ) + ( GND ) + ( \MB|Add1~42  ))

	.dataa(!\MB|Add0~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add1~45_sumout ),
	.cout(\MB|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add1~45 .extended_lut = "off";
defparam \MB|Add1~45 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \MB|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N33
cyclonev_lcell_comb \MB|Add2~9 (
// Equation(s):
// \MB|Add2~9_sumout  = SUM(( GND ) + ( \MB|Add1~45_sumout  ) + ( \MB|Add2~6  ))
// \MB|Add2~10  = CARRY(( GND ) + ( \MB|Add1~45_sumout  ) + ( \MB|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|Add1~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add2~9_sumout ),
	.cout(\MB|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add2~9 .extended_lut = "off";
defparam \MB|Add2~9 .lut_mask = 64'h0000F0F000000000;
defparam \MB|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N36
cyclonev_lcell_comb \MB|Add6~9 (
// Equation(s):
// \MB|Add6~9_sumout  = SUM(( !\MB|Add2~9_sumout  $ (\MB|Add1~45_sumout ) ) + ( \MB|Add6~7  ) + ( \MB|Add6~6  ))
// \MB|Add6~10  = CARRY(( !\MB|Add2~9_sumout  $ (\MB|Add1~45_sumout ) ) + ( \MB|Add6~7  ) + ( \MB|Add6~6  ))
// \MB|Add6~11  = SHARE((\MB|Add2~9_sumout  & !\MB|Add1~45_sumout ))

	.dataa(gnd),
	.datab(!\MB|Add2~9_sumout ),
	.datac(!\MB|Add1~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add6~6 ),
	.sharein(\MB|Add6~7 ),
	.combout(),
	.sumout(\MB|Add6~9_sumout ),
	.cout(\MB|Add6~10 ),
	.shareout(\MB|Add6~11 ));
// synopsys translate_off
defparam \MB|Add6~9 .extended_lut = "off";
defparam \MB|Add6~9 .lut_mask = 64'h000030300000C3C3;
defparam \MB|Add6~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N36
cyclonev_lcell_comb \MB|Add1~49 (
// Equation(s):
// \MB|Add1~49_sumout  = SUM(( VCC ) + ( GND ) + ( \MB|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add1~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|Add1~49 .extended_lut = "off";
defparam \MB|Add1~49 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \MB|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N36
cyclonev_lcell_comb \MB|Add2~13 (
// Equation(s):
// \MB|Add2~13_sumout  = SUM(( GND ) + ( \MB|Add1~49_sumout  ) + ( \MB|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|Add1~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add2~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|Add2~13 .extended_lut = "off";
defparam \MB|Add2~13 .lut_mask = 64'h0000F0F000000000;
defparam \MB|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N39
cyclonev_lcell_comb \MB|Add6~13 (
// Equation(s):
// \MB|Add6~13_sumout  = SUM(( !\MB|Add2~13_sumout  $ (\MB|Add1~49_sumout ) ) + ( \MB|Add6~11  ) + ( \MB|Add6~10  ))

	.dataa(!\MB|Add2~13_sumout ),
	.datab(gnd),
	.datac(!\MB|Add1~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add6~10 ),
	.sharein(\MB|Add6~11 ),
	.combout(),
	.sumout(\MB|Add6~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|Add6~13 .extended_lut = "off";
defparam \MB|Add6~13 .lut_mask = 64'h000000000000A5A5;
defparam \MB|Add6~13 .shared_arith = "on";
// synopsys translate_on

// Location: DSP_X20_Y14_N0
cyclonev_mac \MB|X_STEP_SIZE|Mult0~349 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\MB|Add6~13_sumout ,\MB|Add6~13_sumout ,\MB|Add6~13_sumout ,\MB|Add6~13_sumout ,\MB|Add6~13_sumout ,\MB|Add6~9_sumout ,\MB|Add6~5_sumout ,\MB|Add6~1_sumout ,gnd,gnd,\MB|Decoder0~1_combout ,\MB|Decoder1~0_combout ,\MB|Decoder0~0_combout ,\MB|Decoder3~0_combout ,
\MB|Decoder4~0_combout ,\MB|WideOr0~0_combout ,\MB|Decoder6~0_combout ,gnd}),
	.ay({gnd,gnd,gnd,vcc,vcc,gnd,gnd,vcc,vcc,gnd,gnd,vcc,vcc,gnd,gnd,vcc,vcc}),
	.az(26'b00000000000000000000000000),
	.bx({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.by({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\MB|X_STEP_SIZE|Mult0~349_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \MB|X_STEP_SIZE|Mult0~349 .accumulate_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~349 .ax_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~349 .ax_width = 18;
defparam \MB|X_STEP_SIZE|Mult0~349 .ay_scan_in_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~349 .ay_scan_in_width = 17;
defparam \MB|X_STEP_SIZE|Mult0~349 .ay_use_scan_in = "false";
defparam \MB|X_STEP_SIZE|Mult0~349 .az_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~349 .bx_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~349 .bx_width = 13;
defparam \MB|X_STEP_SIZE|Mult0~349 .by_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~349 .by_use_scan_in = "false";
defparam \MB|X_STEP_SIZE|Mult0~349 .by_width = 18;
defparam \MB|X_STEP_SIZE|Mult0~349 .bz_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~349 .coef_a_0 = 0;
defparam \MB|X_STEP_SIZE|Mult0~349 .coef_a_1 = 0;
defparam \MB|X_STEP_SIZE|Mult0~349 .coef_a_2 = 0;
defparam \MB|X_STEP_SIZE|Mult0~349 .coef_a_3 = 0;
defparam \MB|X_STEP_SIZE|Mult0~349 .coef_a_4 = 0;
defparam \MB|X_STEP_SIZE|Mult0~349 .coef_a_5 = 0;
defparam \MB|X_STEP_SIZE|Mult0~349 .coef_a_6 = 0;
defparam \MB|X_STEP_SIZE|Mult0~349 .coef_a_7 = 0;
defparam \MB|X_STEP_SIZE|Mult0~349 .coef_b_0 = 0;
defparam \MB|X_STEP_SIZE|Mult0~349 .coef_b_1 = 0;
defparam \MB|X_STEP_SIZE|Mult0~349 .coef_b_2 = 0;
defparam \MB|X_STEP_SIZE|Mult0~349 .coef_b_3 = 0;
defparam \MB|X_STEP_SIZE|Mult0~349 .coef_b_4 = 0;
defparam \MB|X_STEP_SIZE|Mult0~349 .coef_b_5 = 0;
defparam \MB|X_STEP_SIZE|Mult0~349 .coef_b_6 = 0;
defparam \MB|X_STEP_SIZE|Mult0~349 .coef_b_7 = 0;
defparam \MB|X_STEP_SIZE|Mult0~349 .coef_sel_a_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~349 .coef_sel_b_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~349 .delay_scan_out_ay = "false";
defparam \MB|X_STEP_SIZE|Mult0~349 .delay_scan_out_by = "false";
defparam \MB|X_STEP_SIZE|Mult0~349 .enable_double_accum = "false";
defparam \MB|X_STEP_SIZE|Mult0~349 .load_const_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~349 .load_const_value = 0;
defparam \MB|X_STEP_SIZE|Mult0~349 .mode_sub_location = 0;
defparam \MB|X_STEP_SIZE|Mult0~349 .negate_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~349 .operand_source_max = "input";
defparam \MB|X_STEP_SIZE|Mult0~349 .operand_source_may = "input";
defparam \MB|X_STEP_SIZE|Mult0~349 .operand_source_mbx = "input";
defparam \MB|X_STEP_SIZE|Mult0~349 .operand_source_mby = "input";
defparam \MB|X_STEP_SIZE|Mult0~349 .operation_mode = "m18x18_sumof2";
defparam \MB|X_STEP_SIZE|Mult0~349 .output_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~349 .preadder_subtract_a = "false";
defparam \MB|X_STEP_SIZE|Mult0~349 .preadder_subtract_b = "false";
defparam \MB|X_STEP_SIZE|Mult0~349 .result_a_width = 64;
defparam \MB|X_STEP_SIZE|Mult0~349 .signed_max = "true";
defparam \MB|X_STEP_SIZE|Mult0~349 .signed_may = "false";
defparam \MB|X_STEP_SIZE|Mult0~349 .signed_mbx = "false";
defparam \MB|X_STEP_SIZE|Mult0~349 .signed_mby = "false";
defparam \MB|X_STEP_SIZE|Mult0~349 .sub_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~349 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y16_N0
cyclonev_mac \MB|X_STEP_SIZE|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.ay({\MB|Add6~13_sumout ,\MB|Add6~13_sumout ,\MB|Add6~13_sumout ,\MB|Add6~13_sumout ,\MB|Add6~13_sumout ,\MB|Add6~13_sumout ,\MB|Add6~9_sumout ,\MB|Add6~5_sumout ,\MB|Add6~1_sumout ,gnd,gnd,\MB|Decoder0~1_combout ,\MB|Decoder1~0_combout ,\MB|Decoder0~0_combout ,
\MB|Decoder3~0_combout ,\MB|Decoder4~0_combout ,\MB|WideOr0~0_combout ,\MB|Decoder6~0_combout ,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\MB|X_STEP_SIZE|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \MB|X_STEP_SIZE|Mult0~8 .accumulate_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~8 .ax_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~8 .ax_width = 13;
defparam \MB|X_STEP_SIZE|Mult0~8 .ay_scan_in_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~8 .ay_scan_in_width = 19;
defparam \MB|X_STEP_SIZE|Mult0~8 .ay_use_scan_in = "false";
defparam \MB|X_STEP_SIZE|Mult0~8 .az_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~8 .bx_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~8 .by_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~8 .by_use_scan_in = "false";
defparam \MB|X_STEP_SIZE|Mult0~8 .bz_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~8 .coef_a_0 = 0;
defparam \MB|X_STEP_SIZE|Mult0~8 .coef_a_1 = 0;
defparam \MB|X_STEP_SIZE|Mult0~8 .coef_a_2 = 0;
defparam \MB|X_STEP_SIZE|Mult0~8 .coef_a_3 = 0;
defparam \MB|X_STEP_SIZE|Mult0~8 .coef_a_4 = 0;
defparam \MB|X_STEP_SIZE|Mult0~8 .coef_a_5 = 0;
defparam \MB|X_STEP_SIZE|Mult0~8 .coef_a_6 = 0;
defparam \MB|X_STEP_SIZE|Mult0~8 .coef_a_7 = 0;
defparam \MB|X_STEP_SIZE|Mult0~8 .coef_b_0 = 0;
defparam \MB|X_STEP_SIZE|Mult0~8 .coef_b_1 = 0;
defparam \MB|X_STEP_SIZE|Mult0~8 .coef_b_2 = 0;
defparam \MB|X_STEP_SIZE|Mult0~8 .coef_b_3 = 0;
defparam \MB|X_STEP_SIZE|Mult0~8 .coef_b_4 = 0;
defparam \MB|X_STEP_SIZE|Mult0~8 .coef_b_5 = 0;
defparam \MB|X_STEP_SIZE|Mult0~8 .coef_b_6 = 0;
defparam \MB|X_STEP_SIZE|Mult0~8 .coef_b_7 = 0;
defparam \MB|X_STEP_SIZE|Mult0~8 .coef_sel_a_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~8 .coef_sel_b_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~8 .delay_scan_out_ay = "false";
defparam \MB|X_STEP_SIZE|Mult0~8 .delay_scan_out_by = "false";
defparam \MB|X_STEP_SIZE|Mult0~8 .enable_double_accum = "false";
defparam \MB|X_STEP_SIZE|Mult0~8 .load_const_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~8 .load_const_value = 0;
defparam \MB|X_STEP_SIZE|Mult0~8 .mode_sub_location = 0;
defparam \MB|X_STEP_SIZE|Mult0~8 .negate_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~8 .operand_source_max = "input";
defparam \MB|X_STEP_SIZE|Mult0~8 .operand_source_may = "input";
defparam \MB|X_STEP_SIZE|Mult0~8 .operand_source_mbx = "input";
defparam \MB|X_STEP_SIZE|Mult0~8 .operand_source_mby = "input";
defparam \MB|X_STEP_SIZE|Mult0~8 .operation_mode = "m18x18_full";
defparam \MB|X_STEP_SIZE|Mult0~8 .output_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~8 .preadder_subtract_a = "false";
defparam \MB|X_STEP_SIZE|Mult0~8 .preadder_subtract_b = "false";
defparam \MB|X_STEP_SIZE|Mult0~8 .result_a_width = 64;
defparam \MB|X_STEP_SIZE|Mult0~8 .signed_max = "false";
defparam \MB|X_STEP_SIZE|Mult0~8 .signed_may = "true";
defparam \MB|X_STEP_SIZE|Mult0~8 .signed_mbx = "false";
defparam \MB|X_STEP_SIZE|Mult0~8 .signed_mby = "false";
defparam \MB|X_STEP_SIZE|Mult0~8 .sub_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y18_N0
cyclonev_mac \MB|X_STEP_SIZE|Mult0~690 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,vcc,vcc,gnd,gnd,vcc,vcc,gnd,gnd,vcc,vcc,gnd,gnd,vcc,vcc}),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\MB|X_STEP_SIZE|Mult0~690_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \MB|X_STEP_SIZE|Mult0~690 .accumulate_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~690 .ax_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~690 .ax_width = 17;
defparam \MB|X_STEP_SIZE|Mult0~690 .ay_scan_in_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~690 .ay_scan_in_width = 18;
defparam \MB|X_STEP_SIZE|Mult0~690 .ay_use_scan_in = "false";
defparam \MB|X_STEP_SIZE|Mult0~690 .az_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~690 .bx_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~690 .by_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~690 .by_use_scan_in = "false";
defparam \MB|X_STEP_SIZE|Mult0~690 .bz_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~690 .coef_a_0 = 0;
defparam \MB|X_STEP_SIZE|Mult0~690 .coef_a_1 = 0;
defparam \MB|X_STEP_SIZE|Mult0~690 .coef_a_2 = 0;
defparam \MB|X_STEP_SIZE|Mult0~690 .coef_a_3 = 0;
defparam \MB|X_STEP_SIZE|Mult0~690 .coef_a_4 = 0;
defparam \MB|X_STEP_SIZE|Mult0~690 .coef_a_5 = 0;
defparam \MB|X_STEP_SIZE|Mult0~690 .coef_a_6 = 0;
defparam \MB|X_STEP_SIZE|Mult0~690 .coef_a_7 = 0;
defparam \MB|X_STEP_SIZE|Mult0~690 .coef_b_0 = 0;
defparam \MB|X_STEP_SIZE|Mult0~690 .coef_b_1 = 0;
defparam \MB|X_STEP_SIZE|Mult0~690 .coef_b_2 = 0;
defparam \MB|X_STEP_SIZE|Mult0~690 .coef_b_3 = 0;
defparam \MB|X_STEP_SIZE|Mult0~690 .coef_b_4 = 0;
defparam \MB|X_STEP_SIZE|Mult0~690 .coef_b_5 = 0;
defparam \MB|X_STEP_SIZE|Mult0~690 .coef_b_6 = 0;
defparam \MB|X_STEP_SIZE|Mult0~690 .coef_b_7 = 0;
defparam \MB|X_STEP_SIZE|Mult0~690 .coef_sel_a_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~690 .coef_sel_b_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~690 .delay_scan_out_ay = "false";
defparam \MB|X_STEP_SIZE|Mult0~690 .delay_scan_out_by = "false";
defparam \MB|X_STEP_SIZE|Mult0~690 .enable_double_accum = "false";
defparam \MB|X_STEP_SIZE|Mult0~690 .load_const_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~690 .load_const_value = 0;
defparam \MB|X_STEP_SIZE|Mult0~690 .mode_sub_location = 0;
defparam \MB|X_STEP_SIZE|Mult0~690 .negate_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~690 .operand_source_max = "input";
defparam \MB|X_STEP_SIZE|Mult0~690 .operand_source_may = "input";
defparam \MB|X_STEP_SIZE|Mult0~690 .operand_source_mbx = "input";
defparam \MB|X_STEP_SIZE|Mult0~690 .operand_source_mby = "input";
defparam \MB|X_STEP_SIZE|Mult0~690 .operation_mode = "m18x18_full";
defparam \MB|X_STEP_SIZE|Mult0~690 .output_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~690 .preadder_subtract_a = "false";
defparam \MB|X_STEP_SIZE|Mult0~690 .preadder_subtract_b = "false";
defparam \MB|X_STEP_SIZE|Mult0~690 .result_a_width = 64;
defparam \MB|X_STEP_SIZE|Mult0~690 .signed_max = "false";
defparam \MB|X_STEP_SIZE|Mult0~690 .signed_may = "false";
defparam \MB|X_STEP_SIZE|Mult0~690 .signed_mbx = "false";
defparam \MB|X_STEP_SIZE|Mult0~690 .signed_mby = "false";
defparam \MB|X_STEP_SIZE|Mult0~690 .sub_clock = "none";
defparam \MB|X_STEP_SIZE|Mult0~690 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N0
cyclonev_lcell_comb \MB|Add9~142 (
// Equation(s):
// \MB|Add9~142_cout  = CARRY(( !\MB|X_STEP_SIZE|Mult0~708  $ (!\MB|X_STEP_SIZE|Mult0~349_resulta ) ) + ( !VCC ) + ( !VCC ))
// \MB|Add9~143  = SHARE((\MB|X_STEP_SIZE|Mult0~708  & \MB|X_STEP_SIZE|Mult0~349_resulta ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|X_STEP_SIZE|Mult0~708 ),
	.datad(!\MB|X_STEP_SIZE|Mult0~349_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\MB|Add9~142_cout ),
	.shareout(\MB|Add9~143 ));
// synopsys translate_off
defparam \MB|Add9~142 .extended_lut = "off";
defparam \MB|Add9~142 .lut_mask = 64'h0000000F00000FF0;
defparam \MB|Add9~142 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N3
cyclonev_lcell_comb \MB|Add9~138 (
// Equation(s):
// \MB|Add9~138_cout  = CARRY(( !\MB|X_STEP_SIZE|Mult0~350  $ (!\MB|X_STEP_SIZE|Mult0~709 ) ) + ( \MB|Add9~143  ) + ( \MB|Add9~142_cout  ))
// \MB|Add9~139  = SHARE((\MB|X_STEP_SIZE|Mult0~350  & \MB|X_STEP_SIZE|Mult0~709 ))

	.dataa(gnd),
	.datab(!\MB|X_STEP_SIZE|Mult0~350 ),
	.datac(!\MB|X_STEP_SIZE|Mult0~709 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~142_cout ),
	.sharein(\MB|Add9~143 ),
	.combout(),
	.sumout(),
	.cout(\MB|Add9~138_cout ),
	.shareout(\MB|Add9~139 ));
// synopsys translate_off
defparam \MB|Add9~138 .extended_lut = "off";
defparam \MB|Add9~138 .lut_mask = 64'h0000030300003C3C;
defparam \MB|Add9~138 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N6
cyclonev_lcell_comb \MB|Add9~134 (
// Equation(s):
// \MB|Add9~134_cout  = CARRY(( !\MB|X_STEP_SIZE|Mult0~710  $ (!\MB|X_STEP_SIZE|Mult0~351 ) ) + ( \MB|Add9~139  ) + ( \MB|Add9~138_cout  ))
// \MB|Add9~135  = SHARE((\MB|X_STEP_SIZE|Mult0~710  & \MB|X_STEP_SIZE|Mult0~351 ))

	.dataa(gnd),
	.datab(!\MB|X_STEP_SIZE|Mult0~710 ),
	.datac(!\MB|X_STEP_SIZE|Mult0~351 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~138_cout ),
	.sharein(\MB|Add9~139 ),
	.combout(),
	.sumout(),
	.cout(\MB|Add9~134_cout ),
	.shareout(\MB|Add9~135 ));
// synopsys translate_off
defparam \MB|Add9~134 .extended_lut = "off";
defparam \MB|Add9~134 .lut_mask = 64'h0000030300003C3C;
defparam \MB|Add9~134 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N9
cyclonev_lcell_comb \MB|Add9~130 (
// Equation(s):
// \MB|Add9~130_cout  = CARRY(( !\MB|X_STEP_SIZE|Mult0~352  $ (!\MB|X_STEP_SIZE|Mult0~711 ) ) + ( \MB|Add9~135  ) + ( \MB|Add9~134_cout  ))
// \MB|Add9~131  = SHARE((\MB|X_STEP_SIZE|Mult0~352  & \MB|X_STEP_SIZE|Mult0~711 ))

	.dataa(!\MB|X_STEP_SIZE|Mult0~352 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MB|X_STEP_SIZE|Mult0~711 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~134_cout ),
	.sharein(\MB|Add9~135 ),
	.combout(),
	.sumout(),
	.cout(\MB|Add9~130_cout ),
	.shareout(\MB|Add9~131 ));
// synopsys translate_off
defparam \MB|Add9~130 .extended_lut = "off";
defparam \MB|Add9~130 .lut_mask = 64'h00000055000055AA;
defparam \MB|Add9~130 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N12
cyclonev_lcell_comb \MB|Add9~57 (
// Equation(s):
// \MB|Add9~57_sumout  = SUM(( !\MB|REG_X|q [0] $ (!\MB|X_STEP_SIZE|Mult0~712  $ (\MB|X_STEP_SIZE|Mult0~353 )) ) + ( \MB|Add9~131  ) + ( \MB|Add9~130_cout  ))
// \MB|Add9~58  = CARRY(( !\MB|REG_X|q [0] $ (!\MB|X_STEP_SIZE|Mult0~712  $ (\MB|X_STEP_SIZE|Mult0~353 )) ) + ( \MB|Add9~131  ) + ( \MB|Add9~130_cout  ))
// \MB|Add9~59  = SHARE((!\MB|REG_X|q [0] & (\MB|X_STEP_SIZE|Mult0~712  & \MB|X_STEP_SIZE|Mult0~353 )) # (\MB|REG_X|q [0] & ((\MB|X_STEP_SIZE|Mult0~353 ) # (\MB|X_STEP_SIZE|Mult0~712 ))))

	.dataa(gnd),
	.datab(!\MB|REG_X|q [0]),
	.datac(!\MB|X_STEP_SIZE|Mult0~712 ),
	.datad(!\MB|X_STEP_SIZE|Mult0~353 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~130_cout ),
	.sharein(\MB|Add9~131 ),
	.combout(),
	.sumout(\MB|Add9~57_sumout ),
	.cout(\MB|Add9~58 ),
	.shareout(\MB|Add9~59 ));
// synopsys translate_off
defparam \MB|Add9~57 .extended_lut = "off";
defparam \MB|Add9~57 .lut_mask = 64'h0000033F00003CC3;
defparam \MB|Add9~57 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y15_N14
dffeas \MB|REG_X|q[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add9~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MB|SM|current.JLOOP~q ),
	.sload(gnd),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_X|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_X|q[0] .is_wysiwyg = "true";
defparam \MB|REG_X|q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N15
cyclonev_lcell_comb \MB|Add9~61 (
// Equation(s):
// \MB|Add9~61_sumout  = SUM(( !\MB|X_STEP_SIZE|Mult0~713  $ (!\MB|X_STEP_SIZE|Mult0~354  $ (\MB|REG_X|q [1])) ) + ( \MB|Add9~59  ) + ( \MB|Add9~58  ))
// \MB|Add9~62  = CARRY(( !\MB|X_STEP_SIZE|Mult0~713  $ (!\MB|X_STEP_SIZE|Mult0~354  $ (\MB|REG_X|q [1])) ) + ( \MB|Add9~59  ) + ( \MB|Add9~58  ))
// \MB|Add9~63  = SHARE((!\MB|X_STEP_SIZE|Mult0~713  & (\MB|X_STEP_SIZE|Mult0~354  & \MB|REG_X|q [1])) # (\MB|X_STEP_SIZE|Mult0~713  & ((\MB|REG_X|q [1]) # (\MB|X_STEP_SIZE|Mult0~354 ))))

	.dataa(!\MB|X_STEP_SIZE|Mult0~713 ),
	.datab(gnd),
	.datac(!\MB|X_STEP_SIZE|Mult0~354 ),
	.datad(!\MB|REG_X|q [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~58 ),
	.sharein(\MB|Add9~59 ),
	.combout(),
	.sumout(\MB|Add9~61_sumout ),
	.cout(\MB|Add9~62 ),
	.shareout(\MB|Add9~63 ));
// synopsys translate_off
defparam \MB|Add9~61 .extended_lut = "off";
defparam \MB|Add9~61 .lut_mask = 64'h0000055F00005AA5;
defparam \MB|Add9~61 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y15_N17
dffeas \MB|REG_X|q[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add9~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MB|SM|current.JLOOP~q ),
	.sload(gnd),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_X|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_X|q[1] .is_wysiwyg = "true";
defparam \MB|REG_X|q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N18
cyclonev_lcell_comb \MB|Add9~65 (
// Equation(s):
// \MB|Add9~65_sumout  = SUM(( !\MB|X_STEP_SIZE|Mult0~355  $ (!\MB|REG_X|q [2] $ (\MB|X_STEP_SIZE|Mult0~714 )) ) + ( \MB|Add9~63  ) + ( \MB|Add9~62  ))
// \MB|Add9~66  = CARRY(( !\MB|X_STEP_SIZE|Mult0~355  $ (!\MB|REG_X|q [2] $ (\MB|X_STEP_SIZE|Mult0~714 )) ) + ( \MB|Add9~63  ) + ( \MB|Add9~62  ))
// \MB|Add9~67  = SHARE((!\MB|X_STEP_SIZE|Mult0~355  & (\MB|REG_X|q [2] & \MB|X_STEP_SIZE|Mult0~714 )) # (\MB|X_STEP_SIZE|Mult0~355  & ((\MB|X_STEP_SIZE|Mult0~714 ) # (\MB|REG_X|q [2]))))

	.dataa(gnd),
	.datab(!\MB|X_STEP_SIZE|Mult0~355 ),
	.datac(!\MB|REG_X|q [2]),
	.datad(!\MB|X_STEP_SIZE|Mult0~714 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~62 ),
	.sharein(\MB|Add9~63 ),
	.combout(),
	.sumout(\MB|Add9~65_sumout ),
	.cout(\MB|Add9~66 ),
	.shareout(\MB|Add9~67 ));
// synopsys translate_off
defparam \MB|Add9~65 .extended_lut = "off";
defparam \MB|Add9~65 .lut_mask = 64'h0000033F00003CC3;
defparam \MB|Add9~65 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y15_N20
dffeas \MB|REG_X|q[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add9~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MB|SM|current.JLOOP~q ),
	.sload(gnd),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_X|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_X|q[2] .is_wysiwyg = "true";
defparam \MB|REG_X|q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N21
cyclonev_lcell_comb \MB|Add9~69 (
// Equation(s):
// \MB|Add9~69_sumout  = SUM(( !\MB|X_STEP_SIZE|Mult0~356  $ (!\MB|X_STEP_SIZE|Mult0~715  $ (\MB|REG_X|q [3])) ) + ( \MB|Add9~67  ) + ( \MB|Add9~66  ))
// \MB|Add9~70  = CARRY(( !\MB|X_STEP_SIZE|Mult0~356  $ (!\MB|X_STEP_SIZE|Mult0~715  $ (\MB|REG_X|q [3])) ) + ( \MB|Add9~67  ) + ( \MB|Add9~66  ))
// \MB|Add9~71  = SHARE((!\MB|X_STEP_SIZE|Mult0~356  & (\MB|X_STEP_SIZE|Mult0~715  & \MB|REG_X|q [3])) # (\MB|X_STEP_SIZE|Mult0~356  & ((\MB|REG_X|q [3]) # (\MB|X_STEP_SIZE|Mult0~715 ))))

	.dataa(!\MB|X_STEP_SIZE|Mult0~356 ),
	.datab(gnd),
	.datac(!\MB|X_STEP_SIZE|Mult0~715 ),
	.datad(!\MB|REG_X|q [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~66 ),
	.sharein(\MB|Add9~67 ),
	.combout(),
	.sumout(\MB|Add9~69_sumout ),
	.cout(\MB|Add9~70 ),
	.shareout(\MB|Add9~71 ));
// synopsys translate_off
defparam \MB|Add9~69 .extended_lut = "off";
defparam \MB|Add9~69 .lut_mask = 64'h0000055F00005AA5;
defparam \MB|Add9~69 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y15_N23
dffeas \MB|REG_X|q[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add9~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MB|SM|current.JLOOP~q ),
	.sload(gnd),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_X|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_X|q[3] .is_wysiwyg = "true";
defparam \MB|REG_X|q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N24
cyclonev_lcell_comb \MB|Add9~73 (
// Equation(s):
// \MB|Add9~73_sumout  = SUM(( !\MB|X_STEP_SIZE|Mult0~357  $ (!\MB|REG_X|q [4] $ (\MB|X_STEP_SIZE|Mult0~716 )) ) + ( \MB|Add9~71  ) + ( \MB|Add9~70  ))
// \MB|Add9~74  = CARRY(( !\MB|X_STEP_SIZE|Mult0~357  $ (!\MB|REG_X|q [4] $ (\MB|X_STEP_SIZE|Mult0~716 )) ) + ( \MB|Add9~71  ) + ( \MB|Add9~70  ))
// \MB|Add9~75  = SHARE((!\MB|X_STEP_SIZE|Mult0~357  & (\MB|REG_X|q [4] & \MB|X_STEP_SIZE|Mult0~716 )) # (\MB|X_STEP_SIZE|Mult0~357  & ((\MB|X_STEP_SIZE|Mult0~716 ) # (\MB|REG_X|q [4]))))

	.dataa(!\MB|X_STEP_SIZE|Mult0~357 ),
	.datab(gnd),
	.datac(!\MB|REG_X|q [4]),
	.datad(!\MB|X_STEP_SIZE|Mult0~716 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~70 ),
	.sharein(\MB|Add9~71 ),
	.combout(),
	.sumout(\MB|Add9~73_sumout ),
	.cout(\MB|Add9~74 ),
	.shareout(\MB|Add9~75 ));
// synopsys translate_off
defparam \MB|Add9~73 .extended_lut = "off";
defparam \MB|Add9~73 .lut_mask = 64'h0000055F00005AA5;
defparam \MB|Add9~73 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y15_N26
dffeas \MB|REG_X|q[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add9~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MB|SM|current.JLOOP~q ),
	.sload(gnd),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_X|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_X|q[4] .is_wysiwyg = "true";
defparam \MB|REG_X|q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N27
cyclonev_lcell_comb \MB|Add9~77 (
// Equation(s):
// \MB|Add9~77_sumout  = SUM(( !\MB|X_STEP_SIZE|Mult0~358  $ (!\MB|X_STEP_SIZE|Mult0~717  $ (\MB|REG_X|q [5])) ) + ( \MB|Add9~75  ) + ( \MB|Add9~74  ))
// \MB|Add9~78  = CARRY(( !\MB|X_STEP_SIZE|Mult0~358  $ (!\MB|X_STEP_SIZE|Mult0~717  $ (\MB|REG_X|q [5])) ) + ( \MB|Add9~75  ) + ( \MB|Add9~74  ))
// \MB|Add9~79  = SHARE((!\MB|X_STEP_SIZE|Mult0~358  & (\MB|X_STEP_SIZE|Mult0~717  & \MB|REG_X|q [5])) # (\MB|X_STEP_SIZE|Mult0~358  & ((\MB|REG_X|q [5]) # (\MB|X_STEP_SIZE|Mult0~717 ))))

	.dataa(gnd),
	.datab(!\MB|X_STEP_SIZE|Mult0~358 ),
	.datac(!\MB|X_STEP_SIZE|Mult0~717 ),
	.datad(!\MB|REG_X|q [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~74 ),
	.sharein(\MB|Add9~75 ),
	.combout(),
	.sumout(\MB|Add9~77_sumout ),
	.cout(\MB|Add9~78 ),
	.shareout(\MB|Add9~79 ));
// synopsys translate_off
defparam \MB|Add9~77 .extended_lut = "off";
defparam \MB|Add9~77 .lut_mask = 64'h0000033F00003CC3;
defparam \MB|Add9~77 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y15_N29
dffeas \MB|REG_X|q[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add9~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MB|SM|current.JLOOP~q ),
	.sload(gnd),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_X|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_X|q[5] .is_wysiwyg = "true";
defparam \MB|REG_X|q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N0
cyclonev_lcell_comb \MB|Add9~81 (
// Equation(s):
// \MB|Add9~81_sumout  = SUM(( !\MB|X_STEP_SIZE|Mult0~359  $ (!\MB|X_STEP_SIZE|Mult0~718  $ (\MB|REG_X|q [6])) ) + ( \MB|Add9~79  ) + ( \MB|Add9~78  ))
// \MB|Add9~82  = CARRY(( !\MB|X_STEP_SIZE|Mult0~359  $ (!\MB|X_STEP_SIZE|Mult0~718  $ (\MB|REG_X|q [6])) ) + ( \MB|Add9~79  ) + ( \MB|Add9~78  ))
// \MB|Add9~83  = SHARE((!\MB|X_STEP_SIZE|Mult0~359  & (\MB|X_STEP_SIZE|Mult0~718  & \MB|REG_X|q [6])) # (\MB|X_STEP_SIZE|Mult0~359  & ((\MB|REG_X|q [6]) # (\MB|X_STEP_SIZE|Mult0~718 ))))

	.dataa(gnd),
	.datab(!\MB|X_STEP_SIZE|Mult0~359 ),
	.datac(!\MB|X_STEP_SIZE|Mult0~718 ),
	.datad(!\MB|REG_X|q [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~78 ),
	.sharein(\MB|Add9~79 ),
	.combout(),
	.sumout(\MB|Add9~81_sumout ),
	.cout(\MB|Add9~82 ),
	.shareout(\MB|Add9~83 ));
// synopsys translate_off
defparam \MB|Add9~81 .extended_lut = "off";
defparam \MB|Add9~81 .lut_mask = 64'h0000033F00003CC3;
defparam \MB|Add9~81 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y14_N2
dffeas \MB|REG_X|q[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add9~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MB|SM|current.JLOOP~q ),
	.sload(gnd),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_X|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_X|q[6] .is_wysiwyg = "true";
defparam \MB|REG_X|q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N3
cyclonev_lcell_comb \MB|Add9~85 (
// Equation(s):
// \MB|Add9~85_sumout  = SUM(( !\MB|X_STEP_SIZE|Mult0~719  $ (!\MB|X_STEP_SIZE|Mult0~360  $ (\MB|REG_X|q [7])) ) + ( \MB|Add9~83  ) + ( \MB|Add9~82  ))
// \MB|Add9~86  = CARRY(( !\MB|X_STEP_SIZE|Mult0~719  $ (!\MB|X_STEP_SIZE|Mult0~360  $ (\MB|REG_X|q [7])) ) + ( \MB|Add9~83  ) + ( \MB|Add9~82  ))
// \MB|Add9~87  = SHARE((!\MB|X_STEP_SIZE|Mult0~719  & (\MB|X_STEP_SIZE|Mult0~360  & \MB|REG_X|q [7])) # (\MB|X_STEP_SIZE|Mult0~719  & ((\MB|REG_X|q [7]) # (\MB|X_STEP_SIZE|Mult0~360 ))))

	.dataa(!\MB|X_STEP_SIZE|Mult0~719 ),
	.datab(gnd),
	.datac(!\MB|X_STEP_SIZE|Mult0~360 ),
	.datad(!\MB|REG_X|q [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~82 ),
	.sharein(\MB|Add9~83 ),
	.combout(),
	.sumout(\MB|Add9~85_sumout ),
	.cout(\MB|Add9~86 ),
	.shareout(\MB|Add9~87 ));
// synopsys translate_off
defparam \MB|Add9~85 .extended_lut = "off";
defparam \MB|Add9~85 .lut_mask = 64'h0000055F00005AA5;
defparam \MB|Add9~85 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y14_N5
dffeas \MB|REG_X|q[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add9~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MB|SM|current.JLOOP~q ),
	.sload(gnd),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_X|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_X|q[7] .is_wysiwyg = "true";
defparam \MB|REG_X|q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N6
cyclonev_lcell_comb \MB|Add9~89 (
// Equation(s):
// \MB|Add9~89_sumout  = SUM(( !\MB|REG_X|q [8] $ (!\MB|X_STEP_SIZE|Mult0~720  $ (\MB|X_STEP_SIZE|Mult0~361 )) ) + ( \MB|Add9~87  ) + ( \MB|Add9~86  ))
// \MB|Add9~90  = CARRY(( !\MB|REG_X|q [8] $ (!\MB|X_STEP_SIZE|Mult0~720  $ (\MB|X_STEP_SIZE|Mult0~361 )) ) + ( \MB|Add9~87  ) + ( \MB|Add9~86  ))
// \MB|Add9~91  = SHARE((!\MB|REG_X|q [8] & (\MB|X_STEP_SIZE|Mult0~720  & \MB|X_STEP_SIZE|Mult0~361 )) # (\MB|REG_X|q [8] & ((\MB|X_STEP_SIZE|Mult0~361 ) # (\MB|X_STEP_SIZE|Mult0~720 ))))

	.dataa(gnd),
	.datab(!\MB|REG_X|q [8]),
	.datac(!\MB|X_STEP_SIZE|Mult0~720 ),
	.datad(!\MB|X_STEP_SIZE|Mult0~361 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~86 ),
	.sharein(\MB|Add9~87 ),
	.combout(),
	.sumout(\MB|Add9~89_sumout ),
	.cout(\MB|Add9~90 ),
	.shareout(\MB|Add9~91 ));
// synopsys translate_off
defparam \MB|Add9~89 .extended_lut = "off";
defparam \MB|Add9~89 .lut_mask = 64'h0000033F00003CC3;
defparam \MB|Add9~89 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y14_N8
dffeas \MB|REG_X|q[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add9~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MB|SM|current.JLOOP~q ),
	.sload(gnd),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_X|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_X|q[8] .is_wysiwyg = "true";
defparam \MB|REG_X|q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N9
cyclonev_lcell_comb \MB|Add9~93 (
// Equation(s):
// \MB|Add9~93_sumout  = SUM(( !\MB|X_STEP_SIZE|Mult0~721  $ (!\MB|REG_X|q [9] $ (\MB|X_STEP_SIZE|Mult0~362 )) ) + ( \MB|Add9~91  ) + ( \MB|Add9~90  ))
// \MB|Add9~94  = CARRY(( !\MB|X_STEP_SIZE|Mult0~721  $ (!\MB|REG_X|q [9] $ (\MB|X_STEP_SIZE|Mult0~362 )) ) + ( \MB|Add9~91  ) + ( \MB|Add9~90  ))
// \MB|Add9~95  = SHARE((!\MB|X_STEP_SIZE|Mult0~721  & (\MB|REG_X|q [9] & \MB|X_STEP_SIZE|Mult0~362 )) # (\MB|X_STEP_SIZE|Mult0~721  & ((\MB|X_STEP_SIZE|Mult0~362 ) # (\MB|REG_X|q [9]))))

	.dataa(!\MB|X_STEP_SIZE|Mult0~721 ),
	.datab(gnd),
	.datac(!\MB|REG_X|q [9]),
	.datad(!\MB|X_STEP_SIZE|Mult0~362 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~90 ),
	.sharein(\MB|Add9~91 ),
	.combout(),
	.sumout(\MB|Add9~93_sumout ),
	.cout(\MB|Add9~94 ),
	.shareout(\MB|Add9~95 ));
// synopsys translate_off
defparam \MB|Add9~93 .extended_lut = "off";
defparam \MB|Add9~93 .lut_mask = 64'h0000055F00005AA5;
defparam \MB|Add9~93 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y14_N11
dffeas \MB|REG_X|q[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add9~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MB|SM|current.JLOOP~q ),
	.sload(gnd),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_X|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_X|q[9] .is_wysiwyg = "true";
defparam \MB|REG_X|q[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N12
cyclonev_lcell_comb \MB|Add9~97 (
// Equation(s):
// \MB|Add9~97_sumout  = SUM(( !\MB|REG_X|q [10] $ (!\MB|X_STEP_SIZE|Mult0~722  $ (\MB|X_STEP_SIZE|Mult0~363 )) ) + ( \MB|Add9~95  ) + ( \MB|Add9~94  ))
// \MB|Add9~98  = CARRY(( !\MB|REG_X|q [10] $ (!\MB|X_STEP_SIZE|Mult0~722  $ (\MB|X_STEP_SIZE|Mult0~363 )) ) + ( \MB|Add9~95  ) + ( \MB|Add9~94  ))
// \MB|Add9~99  = SHARE((!\MB|REG_X|q [10] & (\MB|X_STEP_SIZE|Mult0~722  & \MB|X_STEP_SIZE|Mult0~363 )) # (\MB|REG_X|q [10] & ((\MB|X_STEP_SIZE|Mult0~363 ) # (\MB|X_STEP_SIZE|Mult0~722 ))))

	.dataa(gnd),
	.datab(!\MB|REG_X|q [10]),
	.datac(!\MB|X_STEP_SIZE|Mult0~722 ),
	.datad(!\MB|X_STEP_SIZE|Mult0~363 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~94 ),
	.sharein(\MB|Add9~95 ),
	.combout(),
	.sumout(\MB|Add9~97_sumout ),
	.cout(\MB|Add9~98 ),
	.shareout(\MB|Add9~99 ));
// synopsys translate_off
defparam \MB|Add9~97 .extended_lut = "off";
defparam \MB|Add9~97 .lut_mask = 64'h0000033F00003CC3;
defparam \MB|Add9~97 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y14_N14
dffeas \MB|REG_X|q[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add9~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MB|SM|current.JLOOP~q ),
	.sload(gnd),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_X|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_X|q[10] .is_wysiwyg = "true";
defparam \MB|REG_X|q[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N15
cyclonev_lcell_comb \MB|Add9~101 (
// Equation(s):
// \MB|Add9~101_sumout  = SUM(( !\MB|X_STEP_SIZE|Mult0~364  $ (!\MB|REG_X|q [11] $ (\MB|X_STEP_SIZE|Mult0~723 )) ) + ( \MB|Add9~99  ) + ( \MB|Add9~98  ))
// \MB|Add9~102  = CARRY(( !\MB|X_STEP_SIZE|Mult0~364  $ (!\MB|REG_X|q [11] $ (\MB|X_STEP_SIZE|Mult0~723 )) ) + ( \MB|Add9~99  ) + ( \MB|Add9~98  ))
// \MB|Add9~103  = SHARE((!\MB|X_STEP_SIZE|Mult0~364  & (\MB|REG_X|q [11] & \MB|X_STEP_SIZE|Mult0~723 )) # (\MB|X_STEP_SIZE|Mult0~364  & ((\MB|X_STEP_SIZE|Mult0~723 ) # (\MB|REG_X|q [11]))))

	.dataa(!\MB|X_STEP_SIZE|Mult0~364 ),
	.datab(gnd),
	.datac(!\MB|REG_X|q [11]),
	.datad(!\MB|X_STEP_SIZE|Mult0~723 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~98 ),
	.sharein(\MB|Add9~99 ),
	.combout(),
	.sumout(\MB|Add9~101_sumout ),
	.cout(\MB|Add9~102 ),
	.shareout(\MB|Add9~103 ));
// synopsys translate_off
defparam \MB|Add9~101 .extended_lut = "off";
defparam \MB|Add9~101 .lut_mask = 64'h0000055F00005AA5;
defparam \MB|Add9~101 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y14_N17
dffeas \MB|REG_X|q[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add9~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MB|SM|current.JLOOP~q ),
	.sload(gnd),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_X|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_X|q[11] .is_wysiwyg = "true";
defparam \MB|REG_X|q[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N18
cyclonev_lcell_comb \MB|Add9~105 (
// Equation(s):
// \MB|Add9~105_sumout  = SUM(( !\MB|REG_X|q [12] $ (!\MB|X_STEP_SIZE|Mult0~724  $ (\MB|X_STEP_SIZE|Mult0~365 )) ) + ( \MB|Add9~103  ) + ( \MB|Add9~102  ))
// \MB|Add9~106  = CARRY(( !\MB|REG_X|q [12] $ (!\MB|X_STEP_SIZE|Mult0~724  $ (\MB|X_STEP_SIZE|Mult0~365 )) ) + ( \MB|Add9~103  ) + ( \MB|Add9~102  ))
// \MB|Add9~107  = SHARE((!\MB|REG_X|q [12] & (\MB|X_STEP_SIZE|Mult0~724  & \MB|X_STEP_SIZE|Mult0~365 )) # (\MB|REG_X|q [12] & ((\MB|X_STEP_SIZE|Mult0~365 ) # (\MB|X_STEP_SIZE|Mult0~724 ))))

	.dataa(gnd),
	.datab(!\MB|REG_X|q [12]),
	.datac(!\MB|X_STEP_SIZE|Mult0~724 ),
	.datad(!\MB|X_STEP_SIZE|Mult0~365 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~102 ),
	.sharein(\MB|Add9~103 ),
	.combout(),
	.sumout(\MB|Add9~105_sumout ),
	.cout(\MB|Add9~106 ),
	.shareout(\MB|Add9~107 ));
// synopsys translate_off
defparam \MB|Add9~105 .extended_lut = "off";
defparam \MB|Add9~105 .lut_mask = 64'h0000033F00003CC3;
defparam \MB|Add9~105 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y14_N20
dffeas \MB|REG_X|q[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add9~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MB|SM|current.JLOOP~q ),
	.sload(gnd),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_X|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_X|q[12] .is_wysiwyg = "true";
defparam \MB|REG_X|q[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N21
cyclonev_lcell_comb \MB|Add9~109 (
// Equation(s):
// \MB|Add9~109_sumout  = SUM(( !\MB|X_STEP_SIZE|Mult0~366  $ (!\MB|X_STEP_SIZE|Mult0~725  $ (\MB|REG_X|q [13])) ) + ( \MB|Add9~107  ) + ( \MB|Add9~106  ))
// \MB|Add9~110  = CARRY(( !\MB|X_STEP_SIZE|Mult0~366  $ (!\MB|X_STEP_SIZE|Mult0~725  $ (\MB|REG_X|q [13])) ) + ( \MB|Add9~107  ) + ( \MB|Add9~106  ))
// \MB|Add9~111  = SHARE((!\MB|X_STEP_SIZE|Mult0~366  & (\MB|X_STEP_SIZE|Mult0~725  & \MB|REG_X|q [13])) # (\MB|X_STEP_SIZE|Mult0~366  & ((\MB|REG_X|q [13]) # (\MB|X_STEP_SIZE|Mult0~725 ))))

	.dataa(!\MB|X_STEP_SIZE|Mult0~366 ),
	.datab(gnd),
	.datac(!\MB|X_STEP_SIZE|Mult0~725 ),
	.datad(!\MB|REG_X|q [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~106 ),
	.sharein(\MB|Add9~107 ),
	.combout(),
	.sumout(\MB|Add9~109_sumout ),
	.cout(\MB|Add9~110 ),
	.shareout(\MB|Add9~111 ));
// synopsys translate_off
defparam \MB|Add9~109 .extended_lut = "off";
defparam \MB|Add9~109 .lut_mask = 64'h0000055F00005AA5;
defparam \MB|Add9~109 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y14_N23
dffeas \MB|REG_X|q[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add9~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MB|SM|current.JLOOP~q ),
	.sload(gnd),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_X|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_X|q[13] .is_wysiwyg = "true";
defparam \MB|REG_X|q[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N24
cyclonev_lcell_comb \MB|Add9~113 (
// Equation(s):
// \MB|Add9~113_sumout  = SUM(( !\MB|X_STEP_SIZE|Mult0~8_resulta  $ (!\MB|REG_X|q [14] $ (\MB|X_STEP_SIZE|Mult0~367 )) ) + ( \MB|Add9~111  ) + ( \MB|Add9~110  ))
// \MB|Add9~114  = CARRY(( !\MB|X_STEP_SIZE|Mult0~8_resulta  $ (!\MB|REG_X|q [14] $ (\MB|X_STEP_SIZE|Mult0~367 )) ) + ( \MB|Add9~111  ) + ( \MB|Add9~110  ))
// \MB|Add9~115  = SHARE((!\MB|X_STEP_SIZE|Mult0~8_resulta  & (\MB|REG_X|q [14] & \MB|X_STEP_SIZE|Mult0~367 )) # (\MB|X_STEP_SIZE|Mult0~8_resulta  & ((\MB|X_STEP_SIZE|Mult0~367 ) # (\MB|REG_X|q [14]))))

	.dataa(gnd),
	.datab(!\MB|X_STEP_SIZE|Mult0~8_resulta ),
	.datac(!\MB|REG_X|q [14]),
	.datad(!\MB|X_STEP_SIZE|Mult0~367 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~110 ),
	.sharein(\MB|Add9~111 ),
	.combout(),
	.sumout(\MB|Add9~113_sumout ),
	.cout(\MB|Add9~114 ),
	.shareout(\MB|Add9~115 ));
// synopsys translate_off
defparam \MB|Add9~113 .extended_lut = "off";
defparam \MB|Add9~113 .lut_mask = 64'h0000033F00003CC3;
defparam \MB|Add9~113 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y14_N26
dffeas \MB|REG_X|q[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add9~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MB|SM|current.JLOOP~q ),
	.sload(gnd),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_X|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_X|q[14] .is_wysiwyg = "true";
defparam \MB|REG_X|q[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N27
cyclonev_lcell_comb \MB|Add9~117 (
// Equation(s):
// \MB|Add9~117_sumout  = SUM(( !\MB|X_STEP_SIZE|Mult0~368  $ (!\MB|X_STEP_SIZE|Mult0~9  $ (\MB|REG_X|q [15])) ) + ( \MB|Add9~115  ) + ( \MB|Add9~114  ))
// \MB|Add9~118  = CARRY(( !\MB|X_STEP_SIZE|Mult0~368  $ (!\MB|X_STEP_SIZE|Mult0~9  $ (\MB|REG_X|q [15])) ) + ( \MB|Add9~115  ) + ( \MB|Add9~114  ))
// \MB|Add9~119  = SHARE((!\MB|X_STEP_SIZE|Mult0~368  & (\MB|X_STEP_SIZE|Mult0~9  & \MB|REG_X|q [15])) # (\MB|X_STEP_SIZE|Mult0~368  & ((\MB|REG_X|q [15]) # (\MB|X_STEP_SIZE|Mult0~9 ))))

	.dataa(!\MB|X_STEP_SIZE|Mult0~368 ),
	.datab(gnd),
	.datac(!\MB|X_STEP_SIZE|Mult0~9 ),
	.datad(!\MB|REG_X|q [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~114 ),
	.sharein(\MB|Add9~115 ),
	.combout(),
	.sumout(\MB|Add9~117_sumout ),
	.cout(\MB|Add9~118 ),
	.shareout(\MB|Add9~119 ));
// synopsys translate_off
defparam \MB|Add9~117 .extended_lut = "off";
defparam \MB|Add9~117 .lut_mask = 64'h0000055F00005AA5;
defparam \MB|Add9~117 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y14_N29
dffeas \MB|REG_X|q[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add9~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MB|SM|current.JLOOP~q ),
	.sload(gnd),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_X|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_X|q[15] .is_wysiwyg = "true";
defparam \MB|REG_X|q[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N0
cyclonev_lcell_comb \MB|Add9~121 (
// Equation(s):
// \MB|Add9~121_sumout  = SUM(( !\MB|X_STEP_SIZE|Mult0~10  $ (!\MB|REG_X|q [16] $ (\MB|X_STEP_SIZE|Mult0~369 )) ) + ( \MB|Add9~119  ) + ( \MB|Add9~118  ))
// \MB|Add9~122  = CARRY(( !\MB|X_STEP_SIZE|Mult0~10  $ (!\MB|REG_X|q [16] $ (\MB|X_STEP_SIZE|Mult0~369 )) ) + ( \MB|Add9~119  ) + ( \MB|Add9~118  ))
// \MB|Add9~123  = SHARE((!\MB|X_STEP_SIZE|Mult0~10  & (\MB|REG_X|q [16] & \MB|X_STEP_SIZE|Mult0~369 )) # (\MB|X_STEP_SIZE|Mult0~10  & ((\MB|X_STEP_SIZE|Mult0~369 ) # (\MB|REG_X|q [16]))))

	.dataa(gnd),
	.datab(!\MB|X_STEP_SIZE|Mult0~10 ),
	.datac(!\MB|REG_X|q [16]),
	.datad(!\MB|X_STEP_SIZE|Mult0~369 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~118 ),
	.sharein(\MB|Add9~119 ),
	.combout(),
	.sumout(\MB|Add9~121_sumout ),
	.cout(\MB|Add9~122 ),
	.shareout(\MB|Add9~123 ));
// synopsys translate_off
defparam \MB|Add9~121 .extended_lut = "off";
defparam \MB|Add9~121 .lut_mask = 64'h0000033F00003CC3;
defparam \MB|Add9~121 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y13_N32
dffeas \MB|REG_X|q[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MB|Add9~121_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MB|SM|current.JLOOP~q ),
	.sload(vcc),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_X|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_X|q[16] .is_wysiwyg = "true";
defparam \MB|REG_X|q[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N3
cyclonev_lcell_comb \MB|Add9~125 (
// Equation(s):
// \MB|Add9~125_sumout  = SUM(( !\MB|X_STEP_SIZE|Mult0~370  $ (!\MB|X_STEP_SIZE|Mult0~11  $ (\MB|REG_X|q [17])) ) + ( \MB|Add9~123  ) + ( \MB|Add9~122  ))
// \MB|Add9~126  = CARRY(( !\MB|X_STEP_SIZE|Mult0~370  $ (!\MB|X_STEP_SIZE|Mult0~11  $ (\MB|REG_X|q [17])) ) + ( \MB|Add9~123  ) + ( \MB|Add9~122  ))
// \MB|Add9~127  = SHARE((!\MB|X_STEP_SIZE|Mult0~370  & (\MB|X_STEP_SIZE|Mult0~11  & \MB|REG_X|q [17])) # (\MB|X_STEP_SIZE|Mult0~370  & ((\MB|REG_X|q [17]) # (\MB|X_STEP_SIZE|Mult0~11 ))))

	.dataa(!\MB|X_STEP_SIZE|Mult0~370 ),
	.datab(gnd),
	.datac(!\MB|X_STEP_SIZE|Mult0~11 ),
	.datad(!\MB|REG_X|q [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~122 ),
	.sharein(\MB|Add9~123 ),
	.combout(),
	.sumout(\MB|Add9~125_sumout ),
	.cout(\MB|Add9~126 ),
	.shareout(\MB|Add9~127 ));
// synopsys translate_off
defparam \MB|Add9~125 .extended_lut = "off";
defparam \MB|Add9~125 .lut_mask = 64'h0000055F00005AA5;
defparam \MB|Add9~125 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N39
cyclonev_lcell_comb \MB|REG_X|q[17]~feeder (
// Equation(s):
// \MB|REG_X|q[17]~feeder_combout  = ( \MB|Add9~125_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|Add9~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|REG_X|q[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|REG_X|q[17]~feeder .extended_lut = "off";
defparam \MB|REG_X|q[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MB|REG_X|q[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N41
dffeas \MB|REG_X|q[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|REG_X|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MB|SM|current.JLOOP~q ),
	.sload(gnd),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_X|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_X|q[17] .is_wysiwyg = "true";
defparam \MB|REG_X|q[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N6
cyclonev_lcell_comb \MB|Add9~1 (
// Equation(s):
// \MB|Add9~1_sumout  = SUM(( !\MB|X_STEP_SIZE|Mult0~12  $ (!\MB|X_STEP_SIZE|Mult0~371  $ (\MB|REG_X|q [18])) ) + ( \MB|Add9~127  ) + ( \MB|Add9~126  ))
// \MB|Add9~2  = CARRY(( !\MB|X_STEP_SIZE|Mult0~12  $ (!\MB|X_STEP_SIZE|Mult0~371  $ (\MB|REG_X|q [18])) ) + ( \MB|Add9~127  ) + ( \MB|Add9~126  ))
// \MB|Add9~3  = SHARE((!\MB|X_STEP_SIZE|Mult0~12  & (\MB|X_STEP_SIZE|Mult0~371  & \MB|REG_X|q [18])) # (\MB|X_STEP_SIZE|Mult0~12  & ((\MB|REG_X|q [18]) # (\MB|X_STEP_SIZE|Mult0~371 ))))

	.dataa(gnd),
	.datab(!\MB|X_STEP_SIZE|Mult0~12 ),
	.datac(!\MB|X_STEP_SIZE|Mult0~371 ),
	.datad(!\MB|REG_X|q [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~126 ),
	.sharein(\MB|Add9~127 ),
	.combout(),
	.sumout(\MB|Add9~1_sumout ),
	.cout(\MB|Add9~2 ),
	.shareout(\MB|Add9~3 ));
// synopsys translate_off
defparam \MB|Add9~1 .extended_lut = "off";
defparam \MB|Add9~1 .lut_mask = 64'h0000033F00003CC3;
defparam \MB|Add9~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y13_N8
dffeas \MB|REG_X|q[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add9~1_sumout ),
	.asdata(\MB|Decoder6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.JLOOP~q ),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_X|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_X|q[18] .is_wysiwyg = "true";
defparam \MB|REG_X|q[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N9
cyclonev_lcell_comb \MB|Add9~5 (
// Equation(s):
// \MB|Add9~5_sumout  = SUM(( !\MB|X_STEP_SIZE|Mult0~372  $ (!\MB|REG_X|q [19] $ (\MB|X_STEP_SIZE|Mult0~13 )) ) + ( \MB|Add9~3  ) + ( \MB|Add9~2  ))
// \MB|Add9~6  = CARRY(( !\MB|X_STEP_SIZE|Mult0~372  $ (!\MB|REG_X|q [19] $ (\MB|X_STEP_SIZE|Mult0~13 )) ) + ( \MB|Add9~3  ) + ( \MB|Add9~2  ))
// \MB|Add9~7  = SHARE((!\MB|X_STEP_SIZE|Mult0~372  & (\MB|REG_X|q [19] & \MB|X_STEP_SIZE|Mult0~13 )) # (\MB|X_STEP_SIZE|Mult0~372  & ((\MB|X_STEP_SIZE|Mult0~13 ) # (\MB|REG_X|q [19]))))

	.dataa(!\MB|X_STEP_SIZE|Mult0~372 ),
	.datab(gnd),
	.datac(!\MB|REG_X|q [19]),
	.datad(!\MB|X_STEP_SIZE|Mult0~13 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~2 ),
	.sharein(\MB|Add9~3 ),
	.combout(),
	.sumout(\MB|Add9~5_sumout ),
	.cout(\MB|Add9~6 ),
	.shareout(\MB|Add9~7 ));
// synopsys translate_off
defparam \MB|Add9~5 .extended_lut = "off";
defparam \MB|Add9~5 .lut_mask = 64'h0000055F00005AA5;
defparam \MB|Add9~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y13_N11
dffeas \MB|REG_X|q[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add9~5_sumout ),
	.asdata(\MB|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.JLOOP~q ),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_X|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_X|q[19] .is_wysiwyg = "true";
defparam \MB|REG_X|q[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N12
cyclonev_lcell_comb \MB|Add9~9 (
// Equation(s):
// \MB|Add9~9_sumout  = SUM(( !\MB|X_STEP_SIZE|Mult0~14  $ (!\MB|REG_X|q [20] $ (\MB|X_STEP_SIZE|Mult0~373 )) ) + ( \MB|Add9~7  ) + ( \MB|Add9~6  ))
// \MB|Add9~10  = CARRY(( !\MB|X_STEP_SIZE|Mult0~14  $ (!\MB|REG_X|q [20] $ (\MB|X_STEP_SIZE|Mult0~373 )) ) + ( \MB|Add9~7  ) + ( \MB|Add9~6  ))
// \MB|Add9~11  = SHARE((!\MB|X_STEP_SIZE|Mult0~14  & (\MB|REG_X|q [20] & \MB|X_STEP_SIZE|Mult0~373 )) # (\MB|X_STEP_SIZE|Mult0~14  & ((\MB|X_STEP_SIZE|Mult0~373 ) # (\MB|REG_X|q [20]))))

	.dataa(gnd),
	.datab(!\MB|X_STEP_SIZE|Mult0~14 ),
	.datac(!\MB|REG_X|q [20]),
	.datad(!\MB|X_STEP_SIZE|Mult0~373 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~6 ),
	.sharein(\MB|Add9~7 ),
	.combout(),
	.sumout(\MB|Add9~9_sumout ),
	.cout(\MB|Add9~10 ),
	.shareout(\MB|Add9~11 ));
// synopsys translate_off
defparam \MB|Add9~9 .extended_lut = "off";
defparam \MB|Add9~9 .lut_mask = 64'h0000033F00003CC3;
defparam \MB|Add9~9 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y13_N14
dffeas \MB|REG_X|q[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add9~9_sumout ),
	.asdata(\MB|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.JLOOP~q ),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_X|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_X|q[20] .is_wysiwyg = "true";
defparam \MB|REG_X|q[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N15
cyclonev_lcell_comb \MB|Add9~13 (
// Equation(s):
// \MB|Add9~13_sumout  = SUM(( !\MB|X_STEP_SIZE|Mult0~374  $ (!\MB|REG_X|q [21] $ (\MB|X_STEP_SIZE|Mult0~15 )) ) + ( \MB|Add9~11  ) + ( \MB|Add9~10  ))
// \MB|Add9~14  = CARRY(( !\MB|X_STEP_SIZE|Mult0~374  $ (!\MB|REG_X|q [21] $ (\MB|X_STEP_SIZE|Mult0~15 )) ) + ( \MB|Add9~11  ) + ( \MB|Add9~10  ))
// \MB|Add9~15  = SHARE((!\MB|X_STEP_SIZE|Mult0~374  & (\MB|REG_X|q [21] & \MB|X_STEP_SIZE|Mult0~15 )) # (\MB|X_STEP_SIZE|Mult0~374  & ((\MB|X_STEP_SIZE|Mult0~15 ) # (\MB|REG_X|q [21]))))

	.dataa(!\MB|X_STEP_SIZE|Mult0~374 ),
	.datab(gnd),
	.datac(!\MB|REG_X|q [21]),
	.datad(!\MB|X_STEP_SIZE|Mult0~15 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~10 ),
	.sharein(\MB|Add9~11 ),
	.combout(),
	.sumout(\MB|Add9~13_sumout ),
	.cout(\MB|Add9~14 ),
	.shareout(\MB|Add9~15 ));
// synopsys translate_off
defparam \MB|Add9~13 .extended_lut = "off";
defparam \MB|Add9~13 .lut_mask = 64'h0000055F00005AA5;
defparam \MB|Add9~13 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y13_N17
dffeas \MB|REG_X|q[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add9~13_sumout ),
	.asdata(\MB|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.JLOOP~q ),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_X|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_X|q[21] .is_wysiwyg = "true";
defparam \MB|REG_X|q[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N18
cyclonev_lcell_comb \MB|Add9~17 (
// Equation(s):
// \MB|Add9~17_sumout  = SUM(( !\MB|X_STEP_SIZE|Mult0~375  $ (!\MB|REG_X|q [22] $ (\MB|X_STEP_SIZE|Mult0~16 )) ) + ( \MB|Add9~15  ) + ( \MB|Add9~14  ))
// \MB|Add9~18  = CARRY(( !\MB|X_STEP_SIZE|Mult0~375  $ (!\MB|REG_X|q [22] $ (\MB|X_STEP_SIZE|Mult0~16 )) ) + ( \MB|Add9~15  ) + ( \MB|Add9~14  ))
// \MB|Add9~19  = SHARE((!\MB|X_STEP_SIZE|Mult0~375  & (\MB|REG_X|q [22] & \MB|X_STEP_SIZE|Mult0~16 )) # (\MB|X_STEP_SIZE|Mult0~375  & ((\MB|X_STEP_SIZE|Mult0~16 ) # (\MB|REG_X|q [22]))))

	.dataa(!\MB|X_STEP_SIZE|Mult0~375 ),
	.datab(gnd),
	.datac(!\MB|REG_X|q [22]),
	.datad(!\MB|X_STEP_SIZE|Mult0~16 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~14 ),
	.sharein(\MB|Add9~15 ),
	.combout(),
	.sumout(\MB|Add9~17_sumout ),
	.cout(\MB|Add9~18 ),
	.shareout(\MB|Add9~19 ));
// synopsys translate_off
defparam \MB|Add9~17 .extended_lut = "off";
defparam \MB|Add9~17 .lut_mask = 64'h0000055F00005AA5;
defparam \MB|Add9~17 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y13_N20
dffeas \MB|REG_X|q[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add9~17_sumout ),
	.asdata(\MB|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.JLOOP~q ),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_X|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_X|q[22] .is_wysiwyg = "true";
defparam \MB|REG_X|q[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N21
cyclonev_lcell_comb \MB|Add9~21 (
// Equation(s):
// \MB|Add9~21_sumout  = SUM(( !\MB|X_STEP_SIZE|Mult0~376  $ (!\MB|X_STEP_SIZE|Mult0~17  $ (\MB|REG_X|q [23])) ) + ( \MB|Add9~19  ) + ( \MB|Add9~18  ))
// \MB|Add9~22  = CARRY(( !\MB|X_STEP_SIZE|Mult0~376  $ (!\MB|X_STEP_SIZE|Mult0~17  $ (\MB|REG_X|q [23])) ) + ( \MB|Add9~19  ) + ( \MB|Add9~18  ))
// \MB|Add9~23  = SHARE((!\MB|X_STEP_SIZE|Mult0~376  & (\MB|X_STEP_SIZE|Mult0~17  & \MB|REG_X|q [23])) # (\MB|X_STEP_SIZE|Mult0~376  & ((\MB|REG_X|q [23]) # (\MB|X_STEP_SIZE|Mult0~17 ))))

	.dataa(gnd),
	.datab(!\MB|X_STEP_SIZE|Mult0~376 ),
	.datac(!\MB|X_STEP_SIZE|Mult0~17 ),
	.datad(!\MB|REG_X|q [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~18 ),
	.sharein(\MB|Add9~19 ),
	.combout(),
	.sumout(\MB|Add9~21_sumout ),
	.cout(\MB|Add9~22 ),
	.shareout(\MB|Add9~23 ));
// synopsys translate_off
defparam \MB|Add9~21 .extended_lut = "off";
defparam \MB|Add9~21 .lut_mask = 64'h0000033F00003CC3;
defparam \MB|Add9~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y13_N23
dffeas \MB|REG_X|q[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add9~21_sumout ),
	.asdata(\MB|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.JLOOP~q ),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_X|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_X|q[23] .is_wysiwyg = "true";
defparam \MB|REG_X|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N13
dffeas \MB|REG_A|q[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~21_sumout ),
	.asdata(\MB|REG_X|q [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[23] .is_wysiwyg = "true";
defparam \MB|REG_A|q[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N24
cyclonev_lcell_comb \MB|Add9~25 (
// Equation(s):
// \MB|Add9~25_sumout  = SUM(( !\MB|REG_X|q [24] $ (!\MB|X_STEP_SIZE|Mult0~18  $ (\MB|X_STEP_SIZE|Mult0~377 )) ) + ( \MB|Add9~23  ) + ( \MB|Add9~22  ))
// \MB|Add9~26  = CARRY(( !\MB|REG_X|q [24] $ (!\MB|X_STEP_SIZE|Mult0~18  $ (\MB|X_STEP_SIZE|Mult0~377 )) ) + ( \MB|Add9~23  ) + ( \MB|Add9~22  ))
// \MB|Add9~27  = SHARE((!\MB|REG_X|q [24] & (\MB|X_STEP_SIZE|Mult0~18  & \MB|X_STEP_SIZE|Mult0~377 )) # (\MB|REG_X|q [24] & ((\MB|X_STEP_SIZE|Mult0~377 ) # (\MB|X_STEP_SIZE|Mult0~18 ))))

	.dataa(gnd),
	.datab(!\MB|REG_X|q [24]),
	.datac(!\MB|X_STEP_SIZE|Mult0~18 ),
	.datad(!\MB|X_STEP_SIZE|Mult0~377 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~22 ),
	.sharein(\MB|Add9~23 ),
	.combout(),
	.sumout(\MB|Add9~25_sumout ),
	.cout(\MB|Add9~26 ),
	.shareout(\MB|Add9~27 ));
// synopsys translate_off
defparam \MB|Add9~25 .extended_lut = "off";
defparam \MB|Add9~25 .lut_mask = 64'h0000033F00003CC3;
defparam \MB|Add9~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y13_N26
dffeas \MB|REG_X|q[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add9~25_sumout ),
	.asdata(\MB|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.JLOOP~q ),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_X|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_X|q[24] .is_wysiwyg = "true";
defparam \MB|REG_X|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N17
dffeas \MB|REG_A|q[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~25_sumout ),
	.asdata(\MB|REG_X|q [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[24] .is_wysiwyg = "true";
defparam \MB|REG_A|q[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y13_N27
cyclonev_lcell_comb \MB|Add9~29 (
// Equation(s):
// \MB|Add9~29_sumout  = SUM(( !\MB|X_STEP_SIZE|Mult0~378  $ (!\MB|X_STEP_SIZE|Mult0~19  $ (\MB|REG_X|q [25])) ) + ( \MB|Add9~27  ) + ( \MB|Add9~26  ))
// \MB|Add9~30  = CARRY(( !\MB|X_STEP_SIZE|Mult0~378  $ (!\MB|X_STEP_SIZE|Mult0~19  $ (\MB|REG_X|q [25])) ) + ( \MB|Add9~27  ) + ( \MB|Add9~26  ))
// \MB|Add9~31  = SHARE((!\MB|X_STEP_SIZE|Mult0~378  & (\MB|X_STEP_SIZE|Mult0~19  & \MB|REG_X|q [25])) # (\MB|X_STEP_SIZE|Mult0~378  & ((\MB|REG_X|q [25]) # (\MB|X_STEP_SIZE|Mult0~19 ))))

	.dataa(!\MB|X_STEP_SIZE|Mult0~378 ),
	.datab(gnd),
	.datac(!\MB|X_STEP_SIZE|Mult0~19 ),
	.datad(!\MB|REG_X|q [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~26 ),
	.sharein(\MB|Add9~27 ),
	.combout(),
	.sumout(\MB|Add9~29_sumout ),
	.cout(\MB|Add9~30 ),
	.shareout(\MB|Add9~31 ));
// synopsys translate_off
defparam \MB|Add9~29 .extended_lut = "off";
defparam \MB|Add9~29 .lut_mask = 64'h0000055F00005AA5;
defparam \MB|Add9~29 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y13_N29
dffeas \MB|REG_X|q[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add9~29_sumout ),
	.asdata(\MB|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.JLOOP~q ),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_X|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_X|q[25] .is_wysiwyg = "true";
defparam \MB|REG_X|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N19
dffeas \MB|REG_A|q[25]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~29_sumout ),
	.asdata(\MB|REG_X|q [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[25]~DUPLICATE .is_wysiwyg = "true";
defparam \MB|REG_A|q[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N24
cyclonev_lcell_comb \MB|Add3~33 (
// Equation(s):
// \MB|Add3~33_sumout  = SUM(( (\SW[8]~input_o  & ((\SW[7]~input_o ) # (\SW[6]~input_o ))) ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~795_sumout  ) + ( \MB|Add3~30  ))
// \MB|Add3~34  = CARRY(( (\SW[8]~input_o  & ((\SW[7]~input_o ) # (\SW[6]~input_o ))) ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~795_sumout  ) + ( \MB|Add3~30  ))

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[8]~input_o ),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~795_sumout ),
	.datad(!\SW[7]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add3~33_sumout ),
	.cout(\MB|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add3~33 .extended_lut = "off";
defparam \MB|Add3~33 .lut_mask = 64'h0000F0F000001133;
defparam \MB|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N27
cyclonev_lcell_comb \MB|Add3~37 (
// Equation(s):
// \MB|Add3~37_sumout  = SUM(( (\SW[8]~input_o  & ((\SW[7]~input_o ) # (\SW[6]~input_o ))) ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~799_sumout  ) + ( \MB|Add3~34  ))
// \MB|Add3~38  = CARRY(( (\SW[8]~input_o  & ((\SW[7]~input_o ) # (\SW[6]~input_o ))) ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~799_sumout  ) + ( \MB|Add3~34  ))

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[8]~input_o ),
	.datac(!\MB|WIDTH_TO_HEIGHT|Mult0~799_sumout ),
	.datad(!\SW[7]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add3~37_sumout ),
	.cout(\MB|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add3~37 .extended_lut = "off";
defparam \MB|Add3~37 .lut_mask = 64'h0000F0F000001133;
defparam \MB|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N30
cyclonev_lcell_comb \MB|Add3~41 (
// Equation(s):
// \MB|Add3~41_sumout  = SUM(( (!\SW[8]~input_o ) # ((!\SW[7]~input_o  & !\SW[6]~input_o )) ) + ( \MB|WIDTH_TO_HEIGHT|Mult0~803_sumout  ) + ( \MB|Add3~38  ))

	.dataa(!\SW[7]~input_o ),
	.datab(!\SW[8]~input_o ),
	.datac(!\SW[6]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|WIDTH_TO_HEIGHT|Mult0~803_sumout ),
	.datag(gnd),
	.cin(\MB|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add3~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|Add3~41 .extended_lut = "off";
defparam \MB|Add3~41 .lut_mask = 64'h0000FF000000ECEC;
defparam \MB|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N36
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~41 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~41_sumout  = SUM(( \MB|Y_STEP_SIZE|Mult0~168  ) + ( \MB|Y_STEP_SIZE|Mult0~491  ) + ( \MB|Y_STEP_SIZE|Mult0~38  ))
// \MB|Y_STEP_SIZE|Mult0~42  = CARRY(( \MB|Y_STEP_SIZE|Mult0~168  ) + ( \MB|Y_STEP_SIZE|Mult0~491  ) + ( \MB|Y_STEP_SIZE|Mult0~38  ))

	.dataa(!\MB|Y_STEP_SIZE|Mult0~168 ),
	.datab(gnd),
	.datac(!\MB|Y_STEP_SIZE|Mult0~491 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Y_STEP_SIZE|Mult0~41_sumout ),
	.cout(\MB|Y_STEP_SIZE|Mult0~42 ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~41 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~41 .lut_mask = 64'h0000F0F000005555;
defparam \MB|Y_STEP_SIZE|Mult0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N39
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~45 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~45_sumout  = SUM(( \MB|Y_STEP_SIZE|Mult0~168  ) + ( \MB|Y_STEP_SIZE|Mult0~492  ) + ( \MB|Y_STEP_SIZE|Mult0~42  ))
// \MB|Y_STEP_SIZE|Mult0~46  = CARRY(( \MB|Y_STEP_SIZE|Mult0~168  ) + ( \MB|Y_STEP_SIZE|Mult0~492  ) + ( \MB|Y_STEP_SIZE|Mult0~42  ))

	.dataa(!\MB|Y_STEP_SIZE|Mult0~168 ),
	.datab(gnd),
	.datac(!\MB|Y_STEP_SIZE|Mult0~492 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Y_STEP_SIZE|Mult0~45_sumout ),
	.cout(\MB|Y_STEP_SIZE|Mult0~46 ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~45 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~45 .lut_mask = 64'h0000F0F000005555;
defparam \MB|Y_STEP_SIZE|Mult0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N42
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~49 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~49_sumout  = SUM(( \MB|Y_STEP_SIZE|Mult0~168  ) + ( \MB|Y_STEP_SIZE|Mult0~493  ) + ( \MB|Y_STEP_SIZE|Mult0~46  ))
// \MB|Y_STEP_SIZE|Mult0~50  = CARRY(( \MB|Y_STEP_SIZE|Mult0~168  ) + ( \MB|Y_STEP_SIZE|Mult0~493  ) + ( \MB|Y_STEP_SIZE|Mult0~46  ))

	.dataa(gnd),
	.datab(!\MB|Y_STEP_SIZE|Mult0~493 ),
	.datac(!\MB|Y_STEP_SIZE|Mult0~168 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Y_STEP_SIZE|Mult0~49_sumout ),
	.cout(\MB|Y_STEP_SIZE|Mult0~50 ),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~49 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~49 .lut_mask = 64'h0000CCCC00000F0F;
defparam \MB|Y_STEP_SIZE|Mult0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N24
cyclonev_lcell_comb \MB|Add10~41 (
// Equation(s):
// \MB|Add10~41_sumout  = SUM(( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~41_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|Add3~33_sumout )) ) + ( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [28]) ) + ( \MB|Add10~38  ))
// \MB|Add10~42  = CARRY(( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~41_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|Add3~33_sumout )) ) + ( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [28]) ) + ( \MB|Add10~38  ))

	.dataa(gnd),
	.datab(!\MB|SM|current.INIT~q ),
	.datac(!\MB|Add3~33_sumout ),
	.datad(!\MB|Y_STEP_SIZE|Mult0~41_sumout ),
	.datae(gnd),
	.dataf(!\MB|REG_Y|q [28]),
	.datag(gnd),
	.cin(\MB|Add10~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add10~41_sumout ),
	.cout(\MB|Add10~42 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add10~41 .extended_lut = "off";
defparam \MB|Add10~41 .lut_mask = 64'h0000FF33000030FC;
defparam \MB|Add10~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N26
dffeas \MB|REG_Y|q[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add10~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_Y|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_Y|q[28] .is_wysiwyg = "true";
defparam \MB|REG_Y|q[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N27
cyclonev_lcell_comb \MB|Add10~45 (
// Equation(s):
// \MB|Add10~45_sumout  = SUM(( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [29]) ) + ( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~45_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|Add3~37_sumout )) ) + ( \MB|Add10~42  ))
// \MB|Add10~46  = CARRY(( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [29]) ) + ( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~45_sumout ))) # (\MB|SM|current.INIT~q  & (!\MB|Add3~37_sumout )) ) + ( \MB|Add10~42  ))

	.dataa(gnd),
	.datab(!\MB|SM|current.INIT~q ),
	.datac(!\MB|Add3~37_sumout ),
	.datad(!\MB|REG_Y|q [29]),
	.datae(gnd),
	.dataf(!\MB|Y_STEP_SIZE|Mult0~45_sumout ),
	.datag(gnd),
	.cin(\MB|Add10~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add10~45_sumout ),
	.cout(\MB|Add10~46 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add10~45 .extended_lut = "off";
defparam \MB|Add10~45 .lut_mask = 64'h0000CF03000000CC;
defparam \MB|Add10~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N29
dffeas \MB|REG_Y|q[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add10~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_Y|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_Y|q[29] .is_wysiwyg = "true";
defparam \MB|REG_Y|q[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N30
cyclonev_lcell_comb \MB|Add10~49 (
// Equation(s):
// \MB|Add10~49_sumout  = SUM(( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [30]) ) + ( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~49_sumout ))) # (\MB|SM|current.INIT~q  & (\MB|Add3~41_sumout )) ) + ( \MB|Add10~46  ))
// \MB|Add10~50  = CARRY(( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [30]) ) + ( (!\MB|SM|current.INIT~q  & ((\MB|Y_STEP_SIZE|Mult0~49_sumout ))) # (\MB|SM|current.INIT~q  & (\MB|Add3~41_sumout )) ) + ( \MB|Add10~46  ))

	.dataa(gnd),
	.datab(!\MB|SM|current.INIT~q ),
	.datac(!\MB|Add3~41_sumout ),
	.datad(!\MB|REG_Y|q [30]),
	.datae(gnd),
	.dataf(!\MB|Y_STEP_SIZE|Mult0~49_sumout ),
	.datag(gnd),
	.cin(\MB|Add10~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add10~49_sumout ),
	.cout(\MB|Add10~50 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add10~49 .extended_lut = "off";
defparam \MB|Add10~49 .lut_mask = 64'h0000FC30000000CC;
defparam \MB|Add10~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N32
dffeas \MB|REG_Y|q[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add10~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_Y|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_Y|q[30] .is_wysiwyg = "true";
defparam \MB|REG_Y|q[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N45
cyclonev_lcell_comb \MB|Y_STEP_SIZE|Mult0~53 (
// Equation(s):
// \MB|Y_STEP_SIZE|Mult0~53_sumout  = SUM(( \MB|Y_STEP_SIZE|Mult0~168  ) + ( \MB|Y_STEP_SIZE|Mult0~494  ) + ( \MB|Y_STEP_SIZE|Mult0~50  ))

	.dataa(!\MB|Y_STEP_SIZE|Mult0~168 ),
	.datab(gnd),
	.datac(!\MB|Y_STEP_SIZE|Mult0~494 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Y_STEP_SIZE|Mult0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Y_STEP_SIZE|Mult0~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|Y_STEP_SIZE|Mult0~53 .extended_lut = "off";
defparam \MB|Y_STEP_SIZE|Mult0~53 .lut_mask = 64'h0000F0F000005555;
defparam \MB|Y_STEP_SIZE|Mult0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N33
cyclonev_lcell_comb \MB|Add10~53 (
// Equation(s):
// \MB|Add10~53_sumout  = SUM(( (\MB|Y_STEP_SIZE|Mult0~53_sumout ) # (\MB|SM|current.INIT~q ) ) + ( (!\MB|SM|current.INIT~q  & \MB|REG_Y|q [31]) ) + ( \MB|Add10~50  ))

	.dataa(gnd),
	.datab(!\MB|SM|current.INIT~q ),
	.datac(!\MB|Y_STEP_SIZE|Mult0~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|REG_Y|q [31]),
	.datag(gnd),
	.cin(\MB|Add10~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add10~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|Add10~53 .extended_lut = "off";
defparam \MB|Add10~53 .lut_mask = 64'h0000FF3300003F3F;
defparam \MB|Add10~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N35
dffeas \MB|REG_Y|q[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add10~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_Y|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_Y|q[31] .is_wysiwyg = "true";
defparam \MB|REG_Y|q[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N0
cyclonev_lcell_comb \MB|Add9~33 (
// Equation(s):
// \MB|Add9~33_sumout  = SUM(( !\MB|X_STEP_SIZE|Mult0~379  $ (!\MB|REG_X|q [26] $ (\MB|X_STEP_SIZE|Mult0~20 )) ) + ( \MB|Add9~31  ) + ( \MB|Add9~30  ))
// \MB|Add9~34  = CARRY(( !\MB|X_STEP_SIZE|Mult0~379  $ (!\MB|REG_X|q [26] $ (\MB|X_STEP_SIZE|Mult0~20 )) ) + ( \MB|Add9~31  ) + ( \MB|Add9~30  ))
// \MB|Add9~35  = SHARE((!\MB|X_STEP_SIZE|Mult0~379  & (\MB|REG_X|q [26] & \MB|X_STEP_SIZE|Mult0~20 )) # (\MB|X_STEP_SIZE|Mult0~379  & ((\MB|X_STEP_SIZE|Mult0~20 ) # (\MB|REG_X|q [26]))))

	.dataa(gnd),
	.datab(!\MB|X_STEP_SIZE|Mult0~379 ),
	.datac(!\MB|REG_X|q [26]),
	.datad(!\MB|X_STEP_SIZE|Mult0~20 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~30 ),
	.sharein(\MB|Add9~31 ),
	.combout(),
	.sumout(\MB|Add9~33_sumout ),
	.cout(\MB|Add9~34 ),
	.shareout(\MB|Add9~35 ));
// synopsys translate_off
defparam \MB|Add9~33 .extended_lut = "off";
defparam \MB|Add9~33 .lut_mask = 64'h0000033F00003CC3;
defparam \MB|Add9~33 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y12_N2
dffeas \MB|REG_X|q[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add9~33_sumout ),
	.asdata(\MB|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.JLOOP~q ),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_X|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_X|q[26] .is_wysiwyg = "true";
defparam \MB|REG_X|q[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N3
cyclonev_lcell_comb \MB|Add9~37 (
// Equation(s):
// \MB|Add9~37_sumout  = SUM(( !\MB|X_STEP_SIZE|Mult0~380  $ (!\MB|X_STEP_SIZE|Mult0~21  $ (\MB|REG_X|q [27])) ) + ( \MB|Add9~35  ) + ( \MB|Add9~34  ))
// \MB|Add9~38  = CARRY(( !\MB|X_STEP_SIZE|Mult0~380  $ (!\MB|X_STEP_SIZE|Mult0~21  $ (\MB|REG_X|q [27])) ) + ( \MB|Add9~35  ) + ( \MB|Add9~34  ))
// \MB|Add9~39  = SHARE((!\MB|X_STEP_SIZE|Mult0~380  & (\MB|X_STEP_SIZE|Mult0~21  & \MB|REG_X|q [27])) # (\MB|X_STEP_SIZE|Mult0~380  & ((\MB|REG_X|q [27]) # (\MB|X_STEP_SIZE|Mult0~21 ))))

	.dataa(!\MB|X_STEP_SIZE|Mult0~380 ),
	.datab(gnd),
	.datac(!\MB|X_STEP_SIZE|Mult0~21 ),
	.datad(!\MB|REG_X|q [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~34 ),
	.sharein(\MB|Add9~35 ),
	.combout(),
	.sumout(\MB|Add9~37_sumout ),
	.cout(\MB|Add9~38 ),
	.shareout(\MB|Add9~39 ));
// synopsys translate_off
defparam \MB|Add9~37 .extended_lut = "off";
defparam \MB|Add9~37 .lut_mask = 64'h0000055F00005AA5;
defparam \MB|Add9~37 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y12_N5
dffeas \MB|REG_X|q[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add9~37_sumout ),
	.asdata(\MB|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.JLOOP~q ),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_X|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_X|q[27] .is_wysiwyg = "true";
defparam \MB|REG_X|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N25
dffeas \MB|REG_A|q[27]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~37_sumout ),
	.asdata(\MB|REG_X|q [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[27]~DUPLICATE .is_wysiwyg = "true";
defparam \MB|REG_A|q[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N6
cyclonev_lcell_comb \MB|Add9~41 (
// Equation(s):
// \MB|Add9~41_sumout  = SUM(( !\MB|X_STEP_SIZE|Mult0~381  $ (!\MB|REG_X|q [28] $ (\MB|X_STEP_SIZE|Mult0~22 )) ) + ( \MB|Add9~39  ) + ( \MB|Add9~38  ))
// \MB|Add9~42  = CARRY(( !\MB|X_STEP_SIZE|Mult0~381  $ (!\MB|REG_X|q [28] $ (\MB|X_STEP_SIZE|Mult0~22 )) ) + ( \MB|Add9~39  ) + ( \MB|Add9~38  ))
// \MB|Add9~43  = SHARE((!\MB|X_STEP_SIZE|Mult0~381  & (\MB|REG_X|q [28] & \MB|X_STEP_SIZE|Mult0~22 )) # (\MB|X_STEP_SIZE|Mult0~381  & ((\MB|X_STEP_SIZE|Mult0~22 ) # (\MB|REG_X|q [28]))))

	.dataa(!\MB|X_STEP_SIZE|Mult0~381 ),
	.datab(!\MB|REG_X|q [28]),
	.datac(!\MB|X_STEP_SIZE|Mult0~22 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~38 ),
	.sharein(\MB|Add9~39 ),
	.combout(),
	.sumout(\MB|Add9~41_sumout ),
	.cout(\MB|Add9~42 ),
	.shareout(\MB|Add9~43 ));
// synopsys translate_off
defparam \MB|Add9~41 .extended_lut = "off";
defparam \MB|Add9~41 .lut_mask = 64'h0000171700006969;
defparam \MB|Add9~41 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y12_N8
dffeas \MB|REG_X|q[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add9~41_sumout ),
	.asdata(\MB|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.JLOOP~q ),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_X|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_X|q[28] .is_wysiwyg = "true";
defparam \MB|REG_X|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N29
dffeas \MB|REG_A|q[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~41_sumout ),
	.asdata(\MB|REG_X|q [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[28] .is_wysiwyg = "true";
defparam \MB|REG_A|q[28] .power_up = "low";
// synopsys translate_on

// Location: DSP_X32_Y2_N0
cyclonev_mac \MB|M_BB|Mult0~477 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\MB|REG_B|q[31]~DUPLICATE_q ,\MB|REG_B|q[31]~DUPLICATE_q ,\MB|REG_B|q[31]~DUPLICATE_q ,\MB|REG_B|q[31]~DUPLICATE_q ,\MB|REG_B|q[31]~DUPLICATE_q ,\MB|REG_B|q [30],\MB|REG_B|q[29]~DUPLICATE_q ,\MB|REG_B|q [28],\MB|REG_B|q[27]~DUPLICATE_q ,\MB|REG_B|q [26],\MB|REG_B|q [25],\MB|REG_B|q [24],
\MB|REG_B|q [23],\MB|REG_B|q [22],\MB|REG_B|q [21],\MB|REG_B|q [20],\MB|REG_B|q [19],\MB|REG_B|q [18]}),
	.ay({\MB|REG_B|q[31]~DUPLICATE_q ,\MB|REG_B|q[31]~DUPLICATE_q ,\MB|REG_B|q[31]~DUPLICATE_q ,\MB|REG_B|q[31]~DUPLICATE_q ,\MB|REG_B|q[31]~DUPLICATE_q ,\MB|REG_B|q[31]~DUPLICATE_q ,\MB|REG_B|q [30],\MB|REG_B|q[29]~DUPLICATE_q ,\MB|REG_B|q [28],\MB|REG_B|q[27]~DUPLICATE_q ,
\MB|REG_B|q [26],\MB|REG_B|q [25],\MB|REG_B|q [24],\MB|REG_B|q [23],\MB|REG_B|q [22],\MB|REG_B|q [21],\MB|REG_B|q [20],\MB|REG_B|q [19],\MB|REG_B|q [18]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\MB|M_BB|Mult0~477_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~477 .accumulate_clock = "none";
defparam \MB|M_BB|Mult0~477 .ax_clock = "none";
defparam \MB|M_BB|Mult0~477 .ax_width = 18;
defparam \MB|M_BB|Mult0~477 .ay_scan_in_clock = "none";
defparam \MB|M_BB|Mult0~477 .ay_scan_in_width = 19;
defparam \MB|M_BB|Mult0~477 .ay_use_scan_in = "false";
defparam \MB|M_BB|Mult0~477 .az_clock = "none";
defparam \MB|M_BB|Mult0~477 .bx_clock = "none";
defparam \MB|M_BB|Mult0~477 .by_clock = "none";
defparam \MB|M_BB|Mult0~477 .by_use_scan_in = "false";
defparam \MB|M_BB|Mult0~477 .bz_clock = "none";
defparam \MB|M_BB|Mult0~477 .coef_a_0 = 0;
defparam \MB|M_BB|Mult0~477 .coef_a_1 = 0;
defparam \MB|M_BB|Mult0~477 .coef_a_2 = 0;
defparam \MB|M_BB|Mult0~477 .coef_a_3 = 0;
defparam \MB|M_BB|Mult0~477 .coef_a_4 = 0;
defparam \MB|M_BB|Mult0~477 .coef_a_5 = 0;
defparam \MB|M_BB|Mult0~477 .coef_a_6 = 0;
defparam \MB|M_BB|Mult0~477 .coef_a_7 = 0;
defparam \MB|M_BB|Mult0~477 .coef_b_0 = 0;
defparam \MB|M_BB|Mult0~477 .coef_b_1 = 0;
defparam \MB|M_BB|Mult0~477 .coef_b_2 = 0;
defparam \MB|M_BB|Mult0~477 .coef_b_3 = 0;
defparam \MB|M_BB|Mult0~477 .coef_b_4 = 0;
defparam \MB|M_BB|Mult0~477 .coef_b_5 = 0;
defparam \MB|M_BB|Mult0~477 .coef_b_6 = 0;
defparam \MB|M_BB|Mult0~477 .coef_b_7 = 0;
defparam \MB|M_BB|Mult0~477 .coef_sel_a_clock = "none";
defparam \MB|M_BB|Mult0~477 .coef_sel_b_clock = "none";
defparam \MB|M_BB|Mult0~477 .delay_scan_out_ay = "false";
defparam \MB|M_BB|Mult0~477 .delay_scan_out_by = "false";
defparam \MB|M_BB|Mult0~477 .enable_double_accum = "false";
defparam \MB|M_BB|Mult0~477 .load_const_clock = "none";
defparam \MB|M_BB|Mult0~477 .load_const_value = 0;
defparam \MB|M_BB|Mult0~477 .mode_sub_location = 0;
defparam \MB|M_BB|Mult0~477 .negate_clock = "none";
defparam \MB|M_BB|Mult0~477 .operand_source_max = "input";
defparam \MB|M_BB|Mult0~477 .operand_source_may = "input";
defparam \MB|M_BB|Mult0~477 .operand_source_mbx = "input";
defparam \MB|M_BB|Mult0~477 .operand_source_mby = "input";
defparam \MB|M_BB|Mult0~477 .operation_mode = "m18x18_full";
defparam \MB|M_BB|Mult0~477 .output_clock = "none";
defparam \MB|M_BB|Mult0~477 .preadder_subtract_a = "false";
defparam \MB|M_BB|Mult0~477 .preadder_subtract_b = "false";
defparam \MB|M_BB|Mult0~477 .result_a_width = 64;
defparam \MB|M_BB|Mult0~477 .signed_max = "true";
defparam \MB|M_BB|Mult0~477 .signed_may = "true";
defparam \MB|M_BB|Mult0~477 .signed_mbx = "false";
defparam \MB|M_BB|Mult0~477 .signed_mby = "false";
defparam \MB|M_BB|Mult0~477 .sub_clock = "none";
defparam \MB|M_BB|Mult0~477 .use_chainadder = "false";
// synopsys translate_on

// Location: FF_X31_Y6_N23
dffeas \MB|REG_B|q[28]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add13~41_sumout ),
	.asdata(\MB|REG_Y|q [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[28]~DUPLICATE .is_wysiwyg = "true";
defparam \MB|REG_B|q[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N26
dffeas \MB|REG_B|q[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add13~45_sumout ),
	.asdata(\MB|REG_Y|q [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[29] .is_wysiwyg = "true";
defparam \MB|REG_B|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N32
dffeas \MB|REG_B|q[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add13~53_sumout ),
	.asdata(\MB|REG_Y|q [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[31] .is_wysiwyg = "true";
defparam \MB|REG_B|q[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N15
cyclonev_lcell_comb \MB|REG_B|q[0]~0 (
// Equation(s):
// \MB|REG_B|q[0]~0_combout  = ( \MB|REG_B|q [0] & ( (!\MB|SM|ena~combout ) # (\MB|REG_Y|q [0]) ) ) # ( !\MB|REG_B|q [0] & ( (\MB|SM|ena~combout  & \MB|REG_Y|q [0]) ) )

	.dataa(gnd),
	.datab(!\MB|SM|ena~combout ),
	.datac(!\MB|REG_Y|q [0]),
	.datad(gnd),
	.datae(!\MB|REG_B|q [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|REG_B|q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|REG_B|q[0]~0 .extended_lut = "off";
defparam \MB|REG_B|q[0]~0 .lut_mask = 64'h0303CFCF0303CFCF;
defparam \MB|REG_B|q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N16
dffeas \MB|REG_B|q[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|REG_B|q[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[0] .is_wysiwyg = "true";
defparam \MB|REG_B|q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N9
cyclonev_lcell_comb \MB|Add9~45 (
// Equation(s):
// \MB|Add9~45_sumout  = SUM(( !\MB|X_STEP_SIZE|Mult0~381  $ (!\MB|REG_X|q [29] $ (\MB|X_STEP_SIZE|Mult0~23 )) ) + ( \MB|Add9~43  ) + ( \MB|Add9~42  ))
// \MB|Add9~46  = CARRY(( !\MB|X_STEP_SIZE|Mult0~381  $ (!\MB|REG_X|q [29] $ (\MB|X_STEP_SIZE|Mult0~23 )) ) + ( \MB|Add9~43  ) + ( \MB|Add9~42  ))
// \MB|Add9~47  = SHARE((!\MB|X_STEP_SIZE|Mult0~381  & (\MB|REG_X|q [29] & \MB|X_STEP_SIZE|Mult0~23 )) # (\MB|X_STEP_SIZE|Mult0~381  & ((\MB|X_STEP_SIZE|Mult0~23 ) # (\MB|REG_X|q [29]))))

	.dataa(!\MB|X_STEP_SIZE|Mult0~381 ),
	.datab(gnd),
	.datac(!\MB|REG_X|q [29]),
	.datad(!\MB|X_STEP_SIZE|Mult0~23 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~42 ),
	.sharein(\MB|Add9~43 ),
	.combout(),
	.sumout(\MB|Add9~45_sumout ),
	.cout(\MB|Add9~46 ),
	.shareout(\MB|Add9~47 ));
// synopsys translate_off
defparam \MB|Add9~45 .extended_lut = "off";
defparam \MB|Add9~45 .lut_mask = 64'h0000055F00005AA5;
defparam \MB|Add9~45 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y12_N11
dffeas \MB|REG_X|q[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add9~45_sumout ),
	.asdata(\MB|Add1~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.JLOOP~q ),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_X|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_X|q[29] .is_wysiwyg = "true";
defparam \MB|REG_X|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N32
dffeas \MB|REG_A|q[29]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~45_sumout ),
	.asdata(\MB|REG_X|q [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[29]~DUPLICATE .is_wysiwyg = "true";
defparam \MB|REG_A|q[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N12
cyclonev_lcell_comb \MB|Add9~49 (
// Equation(s):
// \MB|Add9~49_sumout  = SUM(( !\MB|X_STEP_SIZE|Mult0~381  $ (!\MB|REG_X|q [30] $ (\MB|X_STEP_SIZE|Mult0~24 )) ) + ( \MB|Add9~47  ) + ( \MB|Add9~46  ))
// \MB|Add9~50  = CARRY(( !\MB|X_STEP_SIZE|Mult0~381  $ (!\MB|REG_X|q [30] $ (\MB|X_STEP_SIZE|Mult0~24 )) ) + ( \MB|Add9~47  ) + ( \MB|Add9~46  ))
// \MB|Add9~51  = SHARE((!\MB|X_STEP_SIZE|Mult0~381  & (\MB|REG_X|q [30] & \MB|X_STEP_SIZE|Mult0~24 )) # (\MB|X_STEP_SIZE|Mult0~381  & ((\MB|X_STEP_SIZE|Mult0~24 ) # (\MB|REG_X|q [30]))))

	.dataa(!\MB|X_STEP_SIZE|Mult0~381 ),
	.datab(!\MB|REG_X|q [30]),
	.datac(!\MB|X_STEP_SIZE|Mult0~24 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~46 ),
	.sharein(\MB|Add9~47 ),
	.combout(),
	.sumout(\MB|Add9~49_sumout ),
	.cout(\MB|Add9~50 ),
	.shareout(\MB|Add9~51 ));
// synopsys translate_off
defparam \MB|Add9~49 .extended_lut = "off";
defparam \MB|Add9~49 .lut_mask = 64'h0000171700006969;
defparam \MB|Add9~49 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y12_N14
dffeas \MB|REG_X|q[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add9~49_sumout ),
	.asdata(\MB|Add1~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.JLOOP~q ),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_X|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_X|q[30] .is_wysiwyg = "true";
defparam \MB|REG_X|q[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N15
cyclonev_lcell_comb \MB|Add9~53 (
// Equation(s):
// \MB|Add9~53_sumout  = SUM(( !\MB|X_STEP_SIZE|Mult0~381  $ (!\MB|REG_X|q [31] $ (\MB|X_STEP_SIZE|Mult0~25 )) ) + ( \MB|Add9~51  ) + ( \MB|Add9~50  ))

	.dataa(!\MB|X_STEP_SIZE|Mult0~381 ),
	.datab(gnd),
	.datac(!\MB|REG_X|q [31]),
	.datad(!\MB|X_STEP_SIZE|Mult0~25 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add9~50 ),
	.sharein(\MB|Add9~51 ),
	.combout(),
	.sumout(\MB|Add9~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|Add9~53 .extended_lut = "off";
defparam \MB|Add9~53 .lut_mask = 64'h0000000000005AA5;
defparam \MB|Add9~53 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X21_Y12_N17
dffeas \MB|REG_X|q[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add9~53_sumout ),
	.asdata(\MB|Add1~49_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.JLOOP~q ),
	.ena(\MB|SM|eni~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_X|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_X|q[31] .is_wysiwyg = "true";
defparam \MB|REG_X|q[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N42
cyclonev_lcell_comb \MB|M_BB|Mult0~125 (
// Equation(s):
// \MB|M_BB|Mult0~125_sumout  = SUM(( \MB|M_BB|Mult0~168  ) + ( \MB|M_BB|Mult0~493  ) + ( \MB|M_BB|Mult0~122  ))
// \MB|M_BB|Mult0~126  = CARRY(( \MB|M_BB|Mult0~168  ) + ( \MB|M_BB|Mult0~493  ) + ( \MB|M_BB|Mult0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~493 ),
	.datad(!\MB|M_BB|Mult0~168 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_BB|Mult0~125_sumout ),
	.cout(\MB|M_BB|Mult0~126 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~125 .extended_lut = "off";
defparam \MB|M_BB|Mult0~125 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_BB|Mult0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N45
cyclonev_lcell_comb \MB|M_BB|Mult0~5 (
// Equation(s):
// \MB|M_BB|Mult0~5_sumout  = SUM(( \MB|M_BB|Mult0~168  ) + ( \MB|M_BB|Mult0~494  ) + ( \MB|M_BB|Mult0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~494 ),
	.datad(!\MB|M_BB|Mult0~168 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_BB|Mult0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~5 .extended_lut = "off";
defparam \MB|M_BB|Mult0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_BB|Mult0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N35
dffeas \MB|REG_A|q[30]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~49_sumout ),
	.asdata(\MB|REG_X|q [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[30]~DUPLICATE .is_wysiwyg = "true";
defparam \MB|REG_A|q[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: DSP_X32_Y16_N0
cyclonev_mac \MB|M_AA|Mult0~477 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\MB|REG_A|q [31],\MB|REG_A|q [31],\MB|REG_A|q [31],\MB|REG_A|q [31],\MB|REG_A|q [31],\MB|REG_A|q[30]~DUPLICATE_q ,\MB|REG_A|q [29],\MB|REG_A|q [28],\MB|REG_A|q[27]~DUPLICATE_q ,\MB|REG_A|q [26],\MB|REG_A|q [25],\MB|REG_A|q[24]~DUPLICATE_q ,\MB|REG_A|q[23]~DUPLICATE_q ,\MB|REG_A|q [22],\MB|REG_A|q [21],\MB|REG_A|q [20],
\MB|REG_A|q [19],\MB|REG_A|q [18]}),
	.ay({\MB|REG_A|q [31],\MB|REG_A|q [31],\MB|REG_A|q [31],\MB|REG_A|q [31],\MB|REG_A|q [31],\MB|REG_A|q [31],\MB|REG_A|q[30]~DUPLICATE_q ,\MB|REG_A|q [29],\MB|REG_A|q [28],\MB|REG_A|q[27]~DUPLICATE_q ,\MB|REG_A|q [26],\MB|REG_A|q [25],\MB|REG_A|q[24]~DUPLICATE_q ,\MB|REG_A|q[23]~DUPLICATE_q ,\MB|REG_A|q [22],\MB|REG_A|q [21],
\MB|REG_A|q [20],\MB|REG_A|q [19],\MB|REG_A|q [18]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\MB|M_AA|Mult0~477_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~477 .accumulate_clock = "none";
defparam \MB|M_AA|Mult0~477 .ax_clock = "none";
defparam \MB|M_AA|Mult0~477 .ax_width = 18;
defparam \MB|M_AA|Mult0~477 .ay_scan_in_clock = "none";
defparam \MB|M_AA|Mult0~477 .ay_scan_in_width = 19;
defparam \MB|M_AA|Mult0~477 .ay_use_scan_in = "false";
defparam \MB|M_AA|Mult0~477 .az_clock = "none";
defparam \MB|M_AA|Mult0~477 .bx_clock = "none";
defparam \MB|M_AA|Mult0~477 .by_clock = "none";
defparam \MB|M_AA|Mult0~477 .by_use_scan_in = "false";
defparam \MB|M_AA|Mult0~477 .bz_clock = "none";
defparam \MB|M_AA|Mult0~477 .coef_a_0 = 0;
defparam \MB|M_AA|Mult0~477 .coef_a_1 = 0;
defparam \MB|M_AA|Mult0~477 .coef_a_2 = 0;
defparam \MB|M_AA|Mult0~477 .coef_a_3 = 0;
defparam \MB|M_AA|Mult0~477 .coef_a_4 = 0;
defparam \MB|M_AA|Mult0~477 .coef_a_5 = 0;
defparam \MB|M_AA|Mult0~477 .coef_a_6 = 0;
defparam \MB|M_AA|Mult0~477 .coef_a_7 = 0;
defparam \MB|M_AA|Mult0~477 .coef_b_0 = 0;
defparam \MB|M_AA|Mult0~477 .coef_b_1 = 0;
defparam \MB|M_AA|Mult0~477 .coef_b_2 = 0;
defparam \MB|M_AA|Mult0~477 .coef_b_3 = 0;
defparam \MB|M_AA|Mult0~477 .coef_b_4 = 0;
defparam \MB|M_AA|Mult0~477 .coef_b_5 = 0;
defparam \MB|M_AA|Mult0~477 .coef_b_6 = 0;
defparam \MB|M_AA|Mult0~477 .coef_b_7 = 0;
defparam \MB|M_AA|Mult0~477 .coef_sel_a_clock = "none";
defparam \MB|M_AA|Mult0~477 .coef_sel_b_clock = "none";
defparam \MB|M_AA|Mult0~477 .delay_scan_out_ay = "false";
defparam \MB|M_AA|Mult0~477 .delay_scan_out_by = "false";
defparam \MB|M_AA|Mult0~477 .enable_double_accum = "false";
defparam \MB|M_AA|Mult0~477 .load_const_clock = "none";
defparam \MB|M_AA|Mult0~477 .load_const_value = 0;
defparam \MB|M_AA|Mult0~477 .mode_sub_location = 0;
defparam \MB|M_AA|Mult0~477 .negate_clock = "none";
defparam \MB|M_AA|Mult0~477 .operand_source_max = "input";
defparam \MB|M_AA|Mult0~477 .operand_source_may = "input";
defparam \MB|M_AA|Mult0~477 .operand_source_mbx = "input";
defparam \MB|M_AA|Mult0~477 .operand_source_mby = "input";
defparam \MB|M_AA|Mult0~477 .operation_mode = "m18x18_full";
defparam \MB|M_AA|Mult0~477 .output_clock = "none";
defparam \MB|M_AA|Mult0~477 .preadder_subtract_a = "false";
defparam \MB|M_AA|Mult0~477 .preadder_subtract_b = "false";
defparam \MB|M_AA|Mult0~477 .result_a_width = 64;
defparam \MB|M_AA|Mult0~477 .signed_max = "true";
defparam \MB|M_AA|Mult0~477 .signed_may = "true";
defparam \MB|M_AA|Mult0~477 .signed_mbx = "false";
defparam \MB|M_AA|Mult0~477 .signed_mby = "false";
defparam \MB|M_AA|Mult0~477 .sub_clock = "none";
defparam \MB|M_AA|Mult0~477 .use_chainadder = "false";
// synopsys translate_on

// Location: FF_X31_Y10_N35
dffeas \MB|REG_B|q[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|REG_B|q[2]~feeder_combout ),
	.asdata(\MB|REG_Y|q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[2]~DUPLICATE .is_wysiwyg = "true";
defparam \MB|REG_B|q[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N28
dffeas \MB|REG_B|q[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|REG_B|q[5]~feeder_combout ),
	.asdata(\MB|REG_Y|q [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[5] .is_wysiwyg = "true";
defparam \MB|REG_B|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N38
dffeas \MB|REG_B|q[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|REG_B|q[7]~feeder_combout ),
	.asdata(\MB|REG_Y|q [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[7] .is_wysiwyg = "true";
defparam \MB|REG_B|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N22
dffeas \MB|REG_B|q[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add13~85_sumout ),
	.asdata(\MB|REG_Y|q [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[8]~DUPLICATE .is_wysiwyg = "true";
defparam \MB|REG_B|q[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N58
dffeas \MB|REG_B|q[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|REG_B|q[13]~feeder_combout ),
	.asdata(\MB|REG_Y|q [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[13] .is_wysiwyg = "true";
defparam \MB|REG_B|q[13] .power_up = "low";
// synopsys translate_on

// Location: DSP_X32_Y4_N0
cyclonev_mac \MB|M_AB|Mult0~473 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\MB|REG_B|q[31]~DUPLICATE_q ,\MB|REG_B|q[31]~DUPLICATE_q ,\MB|REG_B|q[31]~DUPLICATE_q ,\MB|REG_B|q[31]~DUPLICATE_q ,\MB|REG_B|q[31]~DUPLICATE_q ,\MB|REG_B|q [30],\MB|REG_B|q[29]~DUPLICATE_q ,\MB|REG_B|q [28],\MB|REG_B|q[27]~DUPLICATE_q ,\MB|REG_B|q [26],\MB|REG_B|q [25],\MB|REG_B|q [24],
\MB|REG_B|q[23]~DUPLICATE_q ,\MB|REG_B|q [22],\MB|REG_B|q [21],\MB|REG_B|q [20],\MB|REG_B|q[19]~DUPLICATE_q ,\MB|REG_B|q [18]}),
	.ay({\MB|REG_A|q [31],\MB|REG_A|q [31],\MB|REG_A|q [31],\MB|REG_A|q [31],\MB|REG_A|q [31],\MB|REG_A|q [31],\MB|REG_A|q [30],\MB|REG_A|q[29]~DUPLICATE_q ,\MB|REG_A|q[28]~DUPLICATE_q ,\MB|REG_A|q [27],\MB|REG_A|q [26],\MB|REG_A|q [25],\MB|REG_A|q [24],\MB|REG_A|q [23],\MB|REG_A|q [22],\MB|REG_A|q [21],\MB|REG_A|q [20],\MB|REG_A|q [19],
\MB|REG_A|q [18]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\MB|M_AB|Mult0~473_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~473 .accumulate_clock = "none";
defparam \MB|M_AB|Mult0~473 .ax_clock = "none";
defparam \MB|M_AB|Mult0~473 .ax_width = 18;
defparam \MB|M_AB|Mult0~473 .ay_scan_in_clock = "none";
defparam \MB|M_AB|Mult0~473 .ay_scan_in_width = 19;
defparam \MB|M_AB|Mult0~473 .ay_use_scan_in = "false";
defparam \MB|M_AB|Mult0~473 .az_clock = "none";
defparam \MB|M_AB|Mult0~473 .bx_clock = "none";
defparam \MB|M_AB|Mult0~473 .by_clock = "none";
defparam \MB|M_AB|Mult0~473 .by_use_scan_in = "false";
defparam \MB|M_AB|Mult0~473 .bz_clock = "none";
defparam \MB|M_AB|Mult0~473 .coef_a_0 = 0;
defparam \MB|M_AB|Mult0~473 .coef_a_1 = 0;
defparam \MB|M_AB|Mult0~473 .coef_a_2 = 0;
defparam \MB|M_AB|Mult0~473 .coef_a_3 = 0;
defparam \MB|M_AB|Mult0~473 .coef_a_4 = 0;
defparam \MB|M_AB|Mult0~473 .coef_a_5 = 0;
defparam \MB|M_AB|Mult0~473 .coef_a_6 = 0;
defparam \MB|M_AB|Mult0~473 .coef_a_7 = 0;
defparam \MB|M_AB|Mult0~473 .coef_b_0 = 0;
defparam \MB|M_AB|Mult0~473 .coef_b_1 = 0;
defparam \MB|M_AB|Mult0~473 .coef_b_2 = 0;
defparam \MB|M_AB|Mult0~473 .coef_b_3 = 0;
defparam \MB|M_AB|Mult0~473 .coef_b_4 = 0;
defparam \MB|M_AB|Mult0~473 .coef_b_5 = 0;
defparam \MB|M_AB|Mult0~473 .coef_b_6 = 0;
defparam \MB|M_AB|Mult0~473 .coef_b_7 = 0;
defparam \MB|M_AB|Mult0~473 .coef_sel_a_clock = "none";
defparam \MB|M_AB|Mult0~473 .coef_sel_b_clock = "none";
defparam \MB|M_AB|Mult0~473 .delay_scan_out_ay = "false";
defparam \MB|M_AB|Mult0~473 .delay_scan_out_by = "false";
defparam \MB|M_AB|Mult0~473 .enable_double_accum = "false";
defparam \MB|M_AB|Mult0~473 .load_const_clock = "none";
defparam \MB|M_AB|Mult0~473 .load_const_value = 0;
defparam \MB|M_AB|Mult0~473 .mode_sub_location = 0;
defparam \MB|M_AB|Mult0~473 .negate_clock = "none";
defparam \MB|M_AB|Mult0~473 .operand_source_max = "input";
defparam \MB|M_AB|Mult0~473 .operand_source_may = "input";
defparam \MB|M_AB|Mult0~473 .operand_source_mbx = "input";
defparam \MB|M_AB|Mult0~473 .operand_source_mby = "input";
defparam \MB|M_AB|Mult0~473 .operation_mode = "m18x18_full";
defparam \MB|M_AB|Mult0~473 .output_clock = "none";
defparam \MB|M_AB|Mult0~473 .preadder_subtract_a = "false";
defparam \MB|M_AB|Mult0~473 .preadder_subtract_b = "false";
defparam \MB|M_AB|Mult0~473 .result_a_width = 64;
defparam \MB|M_AB|Mult0~473 .signed_max = "true";
defparam \MB|M_AB|Mult0~473 .signed_may = "true";
defparam \MB|M_AB|Mult0~473 .signed_mbx = "false";
defparam \MB|M_AB|Mult0~473 .signed_mby = "false";
defparam \MB|M_AB|Mult0~473 .sub_clock = "none";
defparam \MB|M_AB|Mult0~473 .use_chainadder = "false";
// synopsys translate_on

// Location: FF_X31_Y6_N20
dffeas \MB|REG_B|q[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add13~37_sumout ),
	.asdata(\MB|REG_Y|q [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[27] .is_wysiwyg = "true";
defparam \MB|REG_B|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N49
dffeas \MB|REG_B|q[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|REG_B|q[10]~feeder_combout ),
	.asdata(\MB|REG_Y|q [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[10] .is_wysiwyg = "true";
defparam \MB|REG_B|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N16
dffeas \MB|REG_B|q[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|REG_B|q[3]~feeder_combout ),
	.asdata(\MB|REG_Y|q [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[3]~DUPLICATE .is_wysiwyg = "true";
defparam \MB|REG_B|q[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N34
dffeas \MB|REG_B|q[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|REG_B|q[6]~feeder_combout ),
	.asdata(\MB|REG_Y|q [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[6] .is_wysiwyg = "true";
defparam \MB|REG_B|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N55
dffeas \MB|REG_B|q[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|REG_B|q[12]~feeder_combout ),
	.asdata(\MB|REG_Y|q [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[12] .is_wysiwyg = "true";
defparam \MB|REG_B|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N40
dffeas \MB|REG_B|q[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|REG_B|q[16]~feeder_combout ),
	.asdata(\MB|REG_Y|q [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[16] .is_wysiwyg = "true";
defparam \MB|REG_B|q[16] .power_up = "low";
// synopsys translate_on

// Location: DSP_X32_Y8_N0
cyclonev_mac \MB|M_BB|Mult0~136 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\MB|REG_B|q [31],\MB|REG_B|q [31],\MB|REG_B|q [31],\MB|REG_B|q [31],\MB|REG_B|q [31],\MB|REG_B|q [30],\MB|REG_B|q [29],\MB|REG_B|q[28]~DUPLICATE_q ,\MB|REG_B|q[27]~DUPLICATE_q ,\MB|REG_B|q [26],\MB|REG_B|q [25],\MB|REG_B|q [24],\MB|REG_B|q[23]~DUPLICATE_q ,\MB|REG_B|q [22],\MB|REG_B|q[21]~DUPLICATE_q ,\MB|REG_B|q [20],
\MB|REG_B|q[19]~DUPLICATE_q ,\MB|REG_B|q [18]}),
	.ay({\MB|REG_B|q [17],\MB|REG_B|q[16]~DUPLICATE_q ,\MB|REG_B|q [15],\MB|REG_B|q [14],\MB|REG_B|q [13],\MB|REG_B|q[12]~DUPLICATE_q ,\MB|REG_B|q [11],\MB|REG_B|q [10],\MB|REG_B|q [9],\MB|REG_B|q [8],\MB|REG_B|q [7],\MB|REG_B|q[6]~DUPLICATE_q ,\MB|REG_B|q[5]~DUPLICATE_q ,\MB|REG_B|q [4],\MB|REG_B|q [3],\MB|REG_B|q [2],
\MB|REG_B|q [1],\MB|REG_B|q [0]}),
	.az(26'b00000000000000000000000000),
	.bx({\MB|REG_B|q[31]~DUPLICATE_q ,\MB|REG_B|q[31]~DUPLICATE_q ,\MB|REG_B|q[31]~DUPLICATE_q ,\MB|REG_B|q[31]~DUPLICATE_q ,\MB|REG_B|q[31]~DUPLICATE_q ,\MB|REG_B|q [30],\MB|REG_B|q [29],\MB|REG_B|q[28]~DUPLICATE_q ,\MB|REG_B|q[27]~DUPLICATE_q ,\MB|REG_B|q [26],\MB|REG_B|q [25],\MB|REG_B|q [24],
\MB|REG_B|q[23]~DUPLICATE_q ,\MB|REG_B|q [22],\MB|REG_B|q[21]~DUPLICATE_q ,\MB|REG_B|q [20],\MB|REG_B|q [19],\MB|REG_B|q [18]}),
	.by({\MB|REG_B|q [17],\MB|REG_B|q [16],\MB|REG_B|q [15],\MB|REG_B|q [14],\MB|REG_B|q [13],\MB|REG_B|q [12],\MB|REG_B|q [11],\MB|REG_B|q [10],\MB|REG_B|q [9],\MB|REG_B|q[8]~DUPLICATE_q ,\MB|REG_B|q[7]~DUPLICATE_q ,\MB|REG_B|q [6],\MB|REG_B|q [5],\MB|REG_B|q [4],\MB|REG_B|q[3]~DUPLICATE_q ,\MB|REG_B|q [2],\MB|REG_B|q [1],
\MB|REG_B|q [0]}),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\MB|M_BB|Mult0~136_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~136 .accumulate_clock = "none";
defparam \MB|M_BB|Mult0~136 .ax_clock = "none";
defparam \MB|M_BB|Mult0~136 .ax_width = 18;
defparam \MB|M_BB|Mult0~136 .ay_scan_in_clock = "none";
defparam \MB|M_BB|Mult0~136 .ay_scan_in_width = 18;
defparam \MB|M_BB|Mult0~136 .ay_use_scan_in = "false";
defparam \MB|M_BB|Mult0~136 .az_clock = "none";
defparam \MB|M_BB|Mult0~136 .bx_clock = "none";
defparam \MB|M_BB|Mult0~136 .bx_width = 18;
defparam \MB|M_BB|Mult0~136 .by_clock = "none";
defparam \MB|M_BB|Mult0~136 .by_use_scan_in = "false";
defparam \MB|M_BB|Mult0~136 .by_width = 18;
defparam \MB|M_BB|Mult0~136 .bz_clock = "none";
defparam \MB|M_BB|Mult0~136 .coef_a_0 = 0;
defparam \MB|M_BB|Mult0~136 .coef_a_1 = 0;
defparam \MB|M_BB|Mult0~136 .coef_a_2 = 0;
defparam \MB|M_BB|Mult0~136 .coef_a_3 = 0;
defparam \MB|M_BB|Mult0~136 .coef_a_4 = 0;
defparam \MB|M_BB|Mult0~136 .coef_a_5 = 0;
defparam \MB|M_BB|Mult0~136 .coef_a_6 = 0;
defparam \MB|M_BB|Mult0~136 .coef_a_7 = 0;
defparam \MB|M_BB|Mult0~136 .coef_b_0 = 0;
defparam \MB|M_BB|Mult0~136 .coef_b_1 = 0;
defparam \MB|M_BB|Mult0~136 .coef_b_2 = 0;
defparam \MB|M_BB|Mult0~136 .coef_b_3 = 0;
defparam \MB|M_BB|Mult0~136 .coef_b_4 = 0;
defparam \MB|M_BB|Mult0~136 .coef_b_5 = 0;
defparam \MB|M_BB|Mult0~136 .coef_b_6 = 0;
defparam \MB|M_BB|Mult0~136 .coef_b_7 = 0;
defparam \MB|M_BB|Mult0~136 .coef_sel_a_clock = "none";
defparam \MB|M_BB|Mult0~136 .coef_sel_b_clock = "none";
defparam \MB|M_BB|Mult0~136 .delay_scan_out_ay = "false";
defparam \MB|M_BB|Mult0~136 .delay_scan_out_by = "false";
defparam \MB|M_BB|Mult0~136 .enable_double_accum = "false";
defparam \MB|M_BB|Mult0~136 .load_const_clock = "none";
defparam \MB|M_BB|Mult0~136 .load_const_value = 0;
defparam \MB|M_BB|Mult0~136 .mode_sub_location = 0;
defparam \MB|M_BB|Mult0~136 .negate_clock = "none";
defparam \MB|M_BB|Mult0~136 .operand_source_max = "input";
defparam \MB|M_BB|Mult0~136 .operand_source_may = "input";
defparam \MB|M_BB|Mult0~136 .operand_source_mbx = "input";
defparam \MB|M_BB|Mult0~136 .operand_source_mby = "input";
defparam \MB|M_BB|Mult0~136 .operation_mode = "m18x18_sumof2";
defparam \MB|M_BB|Mult0~136 .output_clock = "none";
defparam \MB|M_BB|Mult0~136 .preadder_subtract_a = "false";
defparam \MB|M_BB|Mult0~136 .preadder_subtract_b = "false";
defparam \MB|M_BB|Mult0~136 .result_a_width = 64;
defparam \MB|M_BB|Mult0~136 .signed_max = "true";
defparam \MB|M_BB|Mult0~136 .signed_may = "false";
defparam \MB|M_BB|Mult0~136 .signed_mbx = "true";
defparam \MB|M_BB|Mult0~136 .signed_mby = "false";
defparam \MB|M_BB|Mult0~136 .sub_clock = "none";
defparam \MB|M_BB|Mult0~136 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y10_N0
cyclonev_mac \MB|M_BB|Mult0~818 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\MB|REG_B|q [17],\MB|REG_B|q [16],\MB|REG_B|q [15],\MB|REG_B|q [14],\MB|REG_B|q [13],\MB|REG_B|q[12]~DUPLICATE_q ,\MB|REG_B|q [11],\MB|REG_B|q[10]~DUPLICATE_q ,\MB|REG_B|q [9],\MB|REG_B|q [8],\MB|REG_B|q [7],\MB|REG_B|q[6]~DUPLICATE_q ,\MB|REG_B|q[5]~DUPLICATE_q ,\MB|REG_B|q [4],\MB|REG_B|q [3],\MB|REG_B|q [2],
\MB|REG_B|q [1],\MB|REG_B|q [0]}),
	.ay({\MB|REG_B|q [17],\MB|REG_B|q [16],\MB|REG_B|q [15],\MB|REG_B|q [14],\MB|REG_B|q [13],\MB|REG_B|q[12]~DUPLICATE_q ,\MB|REG_B|q [11],\MB|REG_B|q[10]~DUPLICATE_q ,\MB|REG_B|q [9],\MB|REG_B|q [8],\MB|REG_B|q [7],\MB|REG_B|q[6]~DUPLICATE_q ,\MB|REG_B|q[5]~DUPLICATE_q ,\MB|REG_B|q [4],\MB|REG_B|q [3],\MB|REG_B|q [2],
\MB|REG_B|q [1],\MB|REG_B|q [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\MB|M_BB|Mult0~818_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~818 .accumulate_clock = "none";
defparam \MB|M_BB|Mult0~818 .ax_clock = "none";
defparam \MB|M_BB|Mult0~818 .ax_width = 18;
defparam \MB|M_BB|Mult0~818 .ay_scan_in_clock = "none";
defparam \MB|M_BB|Mult0~818 .ay_scan_in_width = 18;
defparam \MB|M_BB|Mult0~818 .ay_use_scan_in = "false";
defparam \MB|M_BB|Mult0~818 .az_clock = "none";
defparam \MB|M_BB|Mult0~818 .bx_clock = "none";
defparam \MB|M_BB|Mult0~818 .by_clock = "none";
defparam \MB|M_BB|Mult0~818 .by_use_scan_in = "false";
defparam \MB|M_BB|Mult0~818 .bz_clock = "none";
defparam \MB|M_BB|Mult0~818 .coef_a_0 = 0;
defparam \MB|M_BB|Mult0~818 .coef_a_1 = 0;
defparam \MB|M_BB|Mult0~818 .coef_a_2 = 0;
defparam \MB|M_BB|Mult0~818 .coef_a_3 = 0;
defparam \MB|M_BB|Mult0~818 .coef_a_4 = 0;
defparam \MB|M_BB|Mult0~818 .coef_a_5 = 0;
defparam \MB|M_BB|Mult0~818 .coef_a_6 = 0;
defparam \MB|M_BB|Mult0~818 .coef_a_7 = 0;
defparam \MB|M_BB|Mult0~818 .coef_b_0 = 0;
defparam \MB|M_BB|Mult0~818 .coef_b_1 = 0;
defparam \MB|M_BB|Mult0~818 .coef_b_2 = 0;
defparam \MB|M_BB|Mult0~818 .coef_b_3 = 0;
defparam \MB|M_BB|Mult0~818 .coef_b_4 = 0;
defparam \MB|M_BB|Mult0~818 .coef_b_5 = 0;
defparam \MB|M_BB|Mult0~818 .coef_b_6 = 0;
defparam \MB|M_BB|Mult0~818 .coef_b_7 = 0;
defparam \MB|M_BB|Mult0~818 .coef_sel_a_clock = "none";
defparam \MB|M_BB|Mult0~818 .coef_sel_b_clock = "none";
defparam \MB|M_BB|Mult0~818 .delay_scan_out_ay = "false";
defparam \MB|M_BB|Mult0~818 .delay_scan_out_by = "false";
defparam \MB|M_BB|Mult0~818 .enable_double_accum = "false";
defparam \MB|M_BB|Mult0~818 .load_const_clock = "none";
defparam \MB|M_BB|Mult0~818 .load_const_value = 0;
defparam \MB|M_BB|Mult0~818 .mode_sub_location = 0;
defparam \MB|M_BB|Mult0~818 .negate_clock = "none";
defparam \MB|M_BB|Mult0~818 .operand_source_max = "input";
defparam \MB|M_BB|Mult0~818 .operand_source_may = "input";
defparam \MB|M_BB|Mult0~818 .operand_source_mbx = "input";
defparam \MB|M_BB|Mult0~818 .operand_source_mby = "input";
defparam \MB|M_BB|Mult0~818 .operation_mode = "m18x18_full";
defparam \MB|M_BB|Mult0~818 .output_clock = "none";
defparam \MB|M_BB|Mult0~818 .preadder_subtract_a = "false";
defparam \MB|M_BB|Mult0~818 .preadder_subtract_b = "false";
defparam \MB|M_BB|Mult0~818 .result_a_width = 64;
defparam \MB|M_BB|Mult0~818 .signed_max = "false";
defparam \MB|M_BB|Mult0~818 .signed_may = "false";
defparam \MB|M_BB|Mult0~818 .signed_mbx = "false";
defparam \MB|M_BB|Mult0~818 .signed_mby = "false";
defparam \MB|M_BB|Mult0~818 .sub_clock = "none";
defparam \MB|M_BB|Mult0~818 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N0
cyclonev_lcell_comb \MB|M_BB|Mult0~1165 (
// Equation(s):
// \MB|M_BB|Mult0~1165_cout  = CARRY(( \MB|M_BB|Mult0~136_resulta  ) + ( \MB|M_BB|Mult0~836  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\MB|M_BB|Mult0~836 ),
	.datac(!\MB|M_BB|Mult0~136_resulta ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\MB|M_BB|Mult0~1165_cout ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~1165 .extended_lut = "off";
defparam \MB|M_BB|Mult0~1165 .lut_mask = 64'h0000CCCC00000F0F;
defparam \MB|M_BB|Mult0~1165 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N3
cyclonev_lcell_comb \MB|M_BB|Mult0~1161 (
// Equation(s):
// \MB|M_BB|Mult0~1161_cout  = CARRY(( \MB|M_BB|Mult0~837  ) + ( \MB|M_BB|Mult0~137  ) + ( \MB|M_BB|Mult0~1165_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~137 ),
	.datad(!\MB|M_BB|Mult0~837 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~1165_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\MB|M_BB|Mult0~1161_cout ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~1161 .extended_lut = "off";
defparam \MB|M_BB|Mult0~1161 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_BB|Mult0~1161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N6
cyclonev_lcell_comb \MB|M_BB|Mult0~1157 (
// Equation(s):
// \MB|M_BB|Mult0~1157_cout  = CARRY(( \MB|M_BB|Mult0~838  ) + ( \MB|M_BB|Mult0~138  ) + ( \MB|M_BB|Mult0~1161_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~138 ),
	.datad(!\MB|M_BB|Mult0~838 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~1161_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\MB|M_BB|Mult0~1157_cout ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~1157 .extended_lut = "off";
defparam \MB|M_BB|Mult0~1157 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_BB|Mult0~1157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N9
cyclonev_lcell_comb \MB|M_BB|Mult0~1153 (
// Equation(s):
// \MB|M_BB|Mult0~1153_cout  = CARRY(( \MB|M_BB|Mult0~839  ) + ( \MB|M_BB|Mult0~139  ) + ( \MB|M_BB|Mult0~1157_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~139 ),
	.datad(!\MB|M_BB|Mult0~839 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~1157_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\MB|M_BB|Mult0~1153_cout ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~1153 .extended_lut = "off";
defparam \MB|M_BB|Mult0~1153 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_BB|Mult0~1153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N12
cyclonev_lcell_comb \MB|M_BB|Mult0~57 (
// Equation(s):
// \MB|M_BB|Mult0~57_sumout  = SUM(( \MB|M_BB|Mult0~140  ) + ( \MB|M_BB|Mult0~840  ) + ( \MB|M_BB|Mult0~1153_cout  ))
// \MB|M_BB|Mult0~58  = CARRY(( \MB|M_BB|Mult0~140  ) + ( \MB|M_BB|Mult0~840  ) + ( \MB|M_BB|Mult0~1153_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~840 ),
	.datad(!\MB|M_BB|Mult0~140 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~1153_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_BB|Mult0~57_sumout ),
	.cout(\MB|M_BB|Mult0~58 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~57 .extended_lut = "off";
defparam \MB|M_BB|Mult0~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_BB|Mult0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N15
cyclonev_lcell_comb \MB|M_BB|Mult0~61 (
// Equation(s):
// \MB|M_BB|Mult0~61_sumout  = SUM(( \MB|M_BB|Mult0~841  ) + ( \MB|M_BB|Mult0~141  ) + ( \MB|M_BB|Mult0~58  ))
// \MB|M_BB|Mult0~62  = CARRY(( \MB|M_BB|Mult0~841  ) + ( \MB|M_BB|Mult0~141  ) + ( \MB|M_BB|Mult0~58  ))

	.dataa(!\MB|M_BB|Mult0~141 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MB|M_BB|Mult0~841 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_BB|Mult0~61_sumout ),
	.cout(\MB|M_BB|Mult0~62 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~61 .extended_lut = "off";
defparam \MB|M_BB|Mult0~61 .lut_mask = 64'h0000AAAA000000FF;
defparam \MB|M_BB|Mult0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N18
cyclonev_lcell_comb \MB|M_BB|Mult0~65 (
// Equation(s):
// \MB|M_BB|Mult0~65_sumout  = SUM(( \MB|M_BB|Mult0~842  ) + ( \MB|M_BB|Mult0~142  ) + ( \MB|M_BB|Mult0~62  ))
// \MB|M_BB|Mult0~66  = CARRY(( \MB|M_BB|Mult0~842  ) + ( \MB|M_BB|Mult0~142  ) + ( \MB|M_BB|Mult0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~142 ),
	.datad(!\MB|M_BB|Mult0~842 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_BB|Mult0~65_sumout ),
	.cout(\MB|M_BB|Mult0~66 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~65 .extended_lut = "off";
defparam \MB|M_BB|Mult0~65 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_BB|Mult0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N21
cyclonev_lcell_comb \MB|M_BB|Mult0~69 (
// Equation(s):
// \MB|M_BB|Mult0~69_sumout  = SUM(( \MB|M_BB|Mult0~143  ) + ( \MB|M_BB|Mult0~843  ) + ( \MB|M_BB|Mult0~66  ))
// \MB|M_BB|Mult0~70  = CARRY(( \MB|M_BB|Mult0~143  ) + ( \MB|M_BB|Mult0~843  ) + ( \MB|M_BB|Mult0~66  ))

	.dataa(gnd),
	.datab(!\MB|M_BB|Mult0~843 ),
	.datac(!\MB|M_BB|Mult0~143 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_BB|Mult0~69_sumout ),
	.cout(\MB|M_BB|Mult0~70 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~69 .extended_lut = "off";
defparam \MB|M_BB|Mult0~69 .lut_mask = 64'h0000CCCC00000F0F;
defparam \MB|M_BB|Mult0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N41
dffeas \MB|REG_A|q[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~65_sumout ),
	.asdata(\MB|REG_X|q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[2] .is_wysiwyg = "true";
defparam \MB|REG_A|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N44
dffeas \MB|REG_A|q[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~69_sumout ),
	.asdata(\MB|REG_X|q [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[3]~DUPLICATE .is_wysiwyg = "true";
defparam \MB|REG_A|q[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N24
cyclonev_lcell_comb \MB|M_BB|Mult0~37 (
// Equation(s):
// \MB|M_BB|Mult0~37_sumout  = SUM(( \MB|M_BB|Mult0~144  ) + ( \MB|M_BB|Mult0~844  ) + ( \MB|M_BB|Mult0~70  ))
// \MB|M_BB|Mult0~38  = CARRY(( \MB|M_BB|Mult0~144  ) + ( \MB|M_BB|Mult0~844  ) + ( \MB|M_BB|Mult0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~844 ),
	.datad(!\MB|M_BB|Mult0~144 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_BB|Mult0~37_sumout ),
	.cout(\MB|M_BB|Mult0~38 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~37 .extended_lut = "off";
defparam \MB|M_BB|Mult0~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_BB|Mult0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N46
dffeas \MB|REG_A|q[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~73_sumout ),
	.asdata(\MB|REG_X|q [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[4] .is_wysiwyg = "true";
defparam \MB|REG_A|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N27
cyclonev_lcell_comb \MB|M_BB|Mult0~41 (
// Equation(s):
// \MB|M_BB|Mult0~41_sumout  = SUM(( \MB|M_BB|Mult0~845  ) + ( \MB|M_BB|Mult0~145  ) + ( \MB|M_BB|Mult0~38  ))
// \MB|M_BB|Mult0~42  = CARRY(( \MB|M_BB|Mult0~845  ) + ( \MB|M_BB|Mult0~145  ) + ( \MB|M_BB|Mult0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~145 ),
	.datad(!\MB|M_BB|Mult0~845 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_BB|Mult0~41_sumout ),
	.cout(\MB|M_BB|Mult0~42 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~41 .extended_lut = "off";
defparam \MB|M_BB|Mult0~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_BB|Mult0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N30
cyclonev_lcell_comb \MB|M_BB|Mult0~93 (
// Equation(s):
// \MB|M_BB|Mult0~93_sumout  = SUM(( \MB|M_BB|Mult0~846  ) + ( \MB|M_BB|Mult0~146  ) + ( \MB|M_BB|Mult0~42  ))
// \MB|M_BB|Mult0~94  = CARRY(( \MB|M_BB|Mult0~846  ) + ( \MB|M_BB|Mult0~146  ) + ( \MB|M_BB|Mult0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~146 ),
	.datad(!\MB|M_BB|Mult0~846 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_BB|Mult0~93_sumout ),
	.cout(\MB|M_BB|Mult0~94 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~93 .extended_lut = "off";
defparam \MB|M_BB|Mult0~93 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_BB|Mult0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N33
cyclonev_lcell_comb \MB|M_BB|Mult0~97 (
// Equation(s):
// \MB|M_BB|Mult0~97_sumout  = SUM(( \MB|M_BB|Mult0~147  ) + ( \MB|M_BB|Mult0~847  ) + ( \MB|M_BB|Mult0~94  ))
// \MB|M_BB|Mult0~98  = CARRY(( \MB|M_BB|Mult0~147  ) + ( \MB|M_BB|Mult0~847  ) + ( \MB|M_BB|Mult0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~847 ),
	.datad(!\MB|M_BB|Mult0~147 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_BB|Mult0~97_sumout ),
	.cout(\MB|M_BB|Mult0~98 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~97 .extended_lut = "off";
defparam \MB|M_BB|Mult0~97 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_BB|Mult0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N59
dffeas \MB|REG_A|q[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~89_sumout ),
	.asdata(\MB|REG_X|q [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[8] .is_wysiwyg = "true";
defparam \MB|REG_A|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N36
cyclonev_lcell_comb \MB|M_BB|Mult0~101 (
// Equation(s):
// \MB|M_BB|Mult0~101_sumout  = SUM(( \MB|M_BB|Mult0~148  ) + ( \MB|M_BB|Mult0~848  ) + ( \MB|M_BB|Mult0~98  ))
// \MB|M_BB|Mult0~102  = CARRY(( \MB|M_BB|Mult0~148  ) + ( \MB|M_BB|Mult0~848  ) + ( \MB|M_BB|Mult0~98  ))

	.dataa(gnd),
	.datab(!\MB|M_BB|Mult0~148 ),
	.datac(!\MB|M_BB|Mult0~848 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_BB|Mult0~101_sumout ),
	.cout(\MB|M_BB|Mult0~102 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~101 .extended_lut = "off";
defparam \MB|M_BB|Mult0~101 .lut_mask = 64'h0000F0F000003333;
defparam \MB|M_BB|Mult0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N39
cyclonev_lcell_comb \MB|M_BB|Mult0~105 (
// Equation(s):
// \MB|M_BB|Mult0~105_sumout  = SUM(( \MB|M_BB|Mult0~849  ) + ( \MB|M_BB|Mult0~149  ) + ( \MB|M_BB|Mult0~102  ))
// \MB|M_BB|Mult0~106  = CARRY(( \MB|M_BB|Mult0~849  ) + ( \MB|M_BB|Mult0~149  ) + ( \MB|M_BB|Mult0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~149 ),
	.datad(!\MB|M_BB|Mult0~849 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_BB|Mult0~105_sumout ),
	.cout(\MB|M_BB|Mult0~106 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~105 .extended_lut = "off";
defparam \MB|M_BB|Mult0~105 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_BB|Mult0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N42
cyclonev_lcell_comb \MB|M_BB|Mult0~109 (
// Equation(s):
// \MB|M_BB|Mult0~109_sumout  = SUM(( \MB|M_BB|Mult0~150  ) + ( \MB|M_BB|Mult0~850  ) + ( \MB|M_BB|Mult0~106  ))
// \MB|M_BB|Mult0~110  = CARRY(( \MB|M_BB|Mult0~150  ) + ( \MB|M_BB|Mult0~850  ) + ( \MB|M_BB|Mult0~106  ))

	.dataa(!\MB|M_BB|Mult0~150 ),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~850 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_BB|Mult0~109_sumout ),
	.cout(\MB|M_BB|Mult0~110 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~109 .extended_lut = "off";
defparam \MB|M_BB|Mult0~109 .lut_mask = 64'h0000F0F000005555;
defparam \MB|M_BB|Mult0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N45
cyclonev_lcell_comb \MB|M_BB|Mult0~45 (
// Equation(s):
// \MB|M_BB|Mult0~45_sumout  = SUM(( \MB|M_BB|Mult0~151  ) + ( \MB|M_BB|Mult0~851  ) + ( \MB|M_BB|Mult0~110  ))
// \MB|M_BB|Mult0~46  = CARRY(( \MB|M_BB|Mult0~151  ) + ( \MB|M_BB|Mult0~851  ) + ( \MB|M_BB|Mult0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~851 ),
	.datad(!\MB|M_BB|Mult0~151 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_BB|Mult0~45_sumout ),
	.cout(\MB|M_BB|Mult0~46 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~45 .extended_lut = "off";
defparam \MB|M_BB|Mult0~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_BB|Mult0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N48
cyclonev_lcell_comb \MB|M_BB|Mult0~49 (
// Equation(s):
// \MB|M_BB|Mult0~49_sumout  = SUM(( \MB|M_BB|Mult0~152  ) + ( \MB|M_BB|Mult0~852  ) + ( \MB|M_BB|Mult0~46  ))
// \MB|M_BB|Mult0~50  = CARRY(( \MB|M_BB|Mult0~152  ) + ( \MB|M_BB|Mult0~852  ) + ( \MB|M_BB|Mult0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~852 ),
	.datad(!\MB|M_BB|Mult0~152 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_BB|Mult0~49_sumout ),
	.cout(\MB|M_BB|Mult0~50 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~49 .extended_lut = "off";
defparam \MB|M_BB|Mult0~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_BB|Mult0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N51
cyclonev_lcell_comb \MB|M_BB|Mult0~53 (
// Equation(s):
// \MB|M_BB|Mult0~53_sumout  = SUM(( \MB|M_BB|Mult0~153  ) + ( \MB|M_BB|Mult0~853  ) + ( \MB|M_BB|Mult0~50  ))
// \MB|M_BB|Mult0~54  = CARRY(( \MB|M_BB|Mult0~153  ) + ( \MB|M_BB|Mult0~853  ) + ( \MB|M_BB|Mult0~50  ))

	.dataa(!\MB|M_BB|Mult0~153 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|M_BB|Mult0~853 ),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_BB|Mult0~53_sumout ),
	.cout(\MB|M_BB|Mult0~54 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~53 .extended_lut = "off";
defparam \MB|M_BB|Mult0~53 .lut_mask = 64'h0000FF0000005555;
defparam \MB|M_BB|Mult0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N54
cyclonev_lcell_comb \MB|M_BB|Mult0~17 (
// Equation(s):
// \MB|M_BB|Mult0~17_sumout  = SUM(( \MB|M_BB|Mult0~154  ) + ( \MB|M_BB|Mult0~477_resulta  ) + ( \MB|M_BB|Mult0~54  ))
// \MB|M_BB|Mult0~18  = CARRY(( \MB|M_BB|Mult0~154  ) + ( \MB|M_BB|Mult0~477_resulta  ) + ( \MB|M_BB|Mult0~54  ))

	.dataa(gnd),
	.datab(!\MB|M_BB|Mult0~477_resulta ),
	.datac(gnd),
	.datad(!\MB|M_BB|Mult0~154 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_BB|Mult0~17_sumout ),
	.cout(\MB|M_BB|Mult0~18 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~17 .extended_lut = "off";
defparam \MB|M_BB|Mult0~17 .lut_mask = 64'h0000CCCC000000FF;
defparam \MB|M_BB|Mult0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N46
dffeas \MB|REG_A|q[14]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~113_sumout ),
	.asdata(\MB|REG_X|q [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[14]~DUPLICATE .is_wysiwyg = "true";
defparam \MB|REG_A|q[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N57
cyclonev_lcell_comb \MB|M_BB|Mult0~73 (
// Equation(s):
// \MB|M_BB|Mult0~73_sumout  = SUM(( \MB|M_BB|Mult0~478  ) + ( \MB|M_BB|Mult0~155  ) + ( \MB|M_BB|Mult0~18  ))
// \MB|M_BB|Mult0~74  = CARRY(( \MB|M_BB|Mult0~478  ) + ( \MB|M_BB|Mult0~155  ) + ( \MB|M_BB|Mult0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~155 ),
	.datad(!\MB|M_BB|Mult0~478 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_BB|Mult0~73_sumout ),
	.cout(\MB|M_BB|Mult0~74 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~73 .extended_lut = "off";
defparam \MB|M_BB|Mult0~73 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_BB|Mult0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N0
cyclonev_lcell_comb \MB|M_BB|Mult0~21 (
// Equation(s):
// \MB|M_BB|Mult0~21_sumout  = SUM(( \MB|M_BB|Mult0~156  ) + ( \MB|M_BB|Mult0~479  ) + ( \MB|M_BB|Mult0~74  ))
// \MB|M_BB|Mult0~22  = CARRY(( \MB|M_BB|Mult0~156  ) + ( \MB|M_BB|Mult0~479  ) + ( \MB|M_BB|Mult0~74  ))

	.dataa(gnd),
	.datab(!\MB|M_BB|Mult0~479 ),
	.datac(!\MB|M_BB|Mult0~156 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_BB|Mult0~21_sumout ),
	.cout(\MB|M_BB|Mult0~22 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~21 .extended_lut = "off";
defparam \MB|M_BB|Mult0~21 .lut_mask = 64'h0000CCCC00000F0F;
defparam \MB|M_BB|Mult0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N3
cyclonev_lcell_comb \MB|M_BB|Mult0~77 (
// Equation(s):
// \MB|M_BB|Mult0~77_sumout  = SUM(( \MB|M_BB|Mult0~480  ) + ( \MB|M_BB|Mult0~157  ) + ( \MB|M_BB|Mult0~22  ))
// \MB|M_BB|Mult0~78  = CARRY(( \MB|M_BB|Mult0~480  ) + ( \MB|M_BB|Mult0~157  ) + ( \MB|M_BB|Mult0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~157 ),
	.datad(!\MB|M_BB|Mult0~480 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_BB|Mult0~77_sumout ),
	.cout(\MB|M_BB|Mult0~78 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~77 .extended_lut = "off";
defparam \MB|M_BB|Mult0~77 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_BB|Mult0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N53
dffeas \MB|REG_A|q[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~81_sumout ),
	.asdata(\MB|REG_X|q [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[6] .is_wysiwyg = "true";
defparam \MB|REG_A|q[6] .power_up = "low";
// synopsys translate_on

// Location: DSP_X32_Y14_N0
cyclonev_mac \MB|M_AA|Mult0~136 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\MB|REG_A|q [31],\MB|REG_A|q [31],\MB|REG_A|q [31],\MB|REG_A|q [31],\MB|REG_A|q [31],\MB|REG_A|q[30]~DUPLICATE_q ,\MB|REG_A|q [29],\MB|REG_A|q [28],\MB|REG_A|q[27]~DUPLICATE_q ,\MB|REG_A|q [26],\MB|REG_A|q[25]~DUPLICATE_q ,\MB|REG_A|q[24]~DUPLICATE_q ,\MB|REG_A|q[23]~DUPLICATE_q ,\MB|REG_A|q [22],
\MB|REG_A|q [21],\MB|REG_A|q [20],\MB|REG_A|q [19],\MB|REG_A|q [18]}),
	.ay({\MB|REG_A|q [17],\MB|REG_A|q [16],\MB|REG_A|q [15],\MB|REG_A|q[14]~DUPLICATE_q ,\MB|REG_A|q [13],\MB|REG_A|q [12],\MB|REG_A|q [11],\MB|REG_A|q [10],\MB|REG_A|q [9],\MB|REG_A|q [8],\MB|REG_A|q[7]~DUPLICATE_q ,\MB|REG_A|q[6]~DUPLICATE_q ,\MB|REG_A|q [5],\MB|REG_A|q[4]~DUPLICATE_q ,\MB|REG_A|q[3]~DUPLICATE_q ,
\MB|REG_A|q [2],\MB|REG_A|q [1],\MB|REG_A|q [0]}),
	.az(26'b00000000000000000000000000),
	.bx({\MB|REG_A|q [31],\MB|REG_A|q [31],\MB|REG_A|q [31],\MB|REG_A|q [31],\MB|REG_A|q [31],\MB|REG_A|q[30]~DUPLICATE_q ,\MB|REG_A|q [29],\MB|REG_A|q [28],\MB|REG_A|q [27],\MB|REG_A|q [26],\MB|REG_A|q [25],\MB|REG_A|q[24]~DUPLICATE_q ,\MB|REG_A|q[23]~DUPLICATE_q ,\MB|REG_A|q [22],\MB|REG_A|q [21],\MB|REG_A|q [20],\MB|REG_A|q [19],
\MB|REG_A|q [18]}),
	.by({\MB|REG_A|q [17],\MB|REG_A|q [16],\MB|REG_A|q [15],\MB|REG_A|q[14]~DUPLICATE_q ,\MB|REG_A|q [13],\MB|REG_A|q [12],\MB|REG_A|q [11],\MB|REG_A|q [10],\MB|REG_A|q [9],\MB|REG_A|q [8],\MB|REG_A|q[7]~DUPLICATE_q ,\MB|REG_A|q [6],\MB|REG_A|q [5],\MB|REG_A|q[4]~DUPLICATE_q ,\MB|REG_A|q[3]~DUPLICATE_q ,
\MB|REG_A|q[2]~DUPLICATE_q ,\MB|REG_A|q [1],\MB|REG_A|q [0]}),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\MB|M_AA|Mult0~136_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~136 .accumulate_clock = "none";
defparam \MB|M_AA|Mult0~136 .ax_clock = "none";
defparam \MB|M_AA|Mult0~136 .ax_width = 18;
defparam \MB|M_AA|Mult0~136 .ay_scan_in_clock = "none";
defparam \MB|M_AA|Mult0~136 .ay_scan_in_width = 18;
defparam \MB|M_AA|Mult0~136 .ay_use_scan_in = "false";
defparam \MB|M_AA|Mult0~136 .az_clock = "none";
defparam \MB|M_AA|Mult0~136 .bx_clock = "none";
defparam \MB|M_AA|Mult0~136 .bx_width = 18;
defparam \MB|M_AA|Mult0~136 .by_clock = "none";
defparam \MB|M_AA|Mult0~136 .by_use_scan_in = "false";
defparam \MB|M_AA|Mult0~136 .by_width = 18;
defparam \MB|M_AA|Mult0~136 .bz_clock = "none";
defparam \MB|M_AA|Mult0~136 .coef_a_0 = 0;
defparam \MB|M_AA|Mult0~136 .coef_a_1 = 0;
defparam \MB|M_AA|Mult0~136 .coef_a_2 = 0;
defparam \MB|M_AA|Mult0~136 .coef_a_3 = 0;
defparam \MB|M_AA|Mult0~136 .coef_a_4 = 0;
defparam \MB|M_AA|Mult0~136 .coef_a_5 = 0;
defparam \MB|M_AA|Mult0~136 .coef_a_6 = 0;
defparam \MB|M_AA|Mult0~136 .coef_a_7 = 0;
defparam \MB|M_AA|Mult0~136 .coef_b_0 = 0;
defparam \MB|M_AA|Mult0~136 .coef_b_1 = 0;
defparam \MB|M_AA|Mult0~136 .coef_b_2 = 0;
defparam \MB|M_AA|Mult0~136 .coef_b_3 = 0;
defparam \MB|M_AA|Mult0~136 .coef_b_4 = 0;
defparam \MB|M_AA|Mult0~136 .coef_b_5 = 0;
defparam \MB|M_AA|Mult0~136 .coef_b_6 = 0;
defparam \MB|M_AA|Mult0~136 .coef_b_7 = 0;
defparam \MB|M_AA|Mult0~136 .coef_sel_a_clock = "none";
defparam \MB|M_AA|Mult0~136 .coef_sel_b_clock = "none";
defparam \MB|M_AA|Mult0~136 .delay_scan_out_ay = "false";
defparam \MB|M_AA|Mult0~136 .delay_scan_out_by = "false";
defparam \MB|M_AA|Mult0~136 .enable_double_accum = "false";
defparam \MB|M_AA|Mult0~136 .load_const_clock = "none";
defparam \MB|M_AA|Mult0~136 .load_const_value = 0;
defparam \MB|M_AA|Mult0~136 .mode_sub_location = 0;
defparam \MB|M_AA|Mult0~136 .negate_clock = "none";
defparam \MB|M_AA|Mult0~136 .operand_source_max = "input";
defparam \MB|M_AA|Mult0~136 .operand_source_may = "input";
defparam \MB|M_AA|Mult0~136 .operand_source_mbx = "input";
defparam \MB|M_AA|Mult0~136 .operand_source_mby = "input";
defparam \MB|M_AA|Mult0~136 .operation_mode = "m18x18_sumof2";
defparam \MB|M_AA|Mult0~136 .output_clock = "none";
defparam \MB|M_AA|Mult0~136 .preadder_subtract_a = "false";
defparam \MB|M_AA|Mult0~136 .preadder_subtract_b = "false";
defparam \MB|M_AA|Mult0~136 .result_a_width = 64;
defparam \MB|M_AA|Mult0~136 .signed_max = "true";
defparam \MB|M_AA|Mult0~136 .signed_may = "false";
defparam \MB|M_AA|Mult0~136 .signed_mbx = "true";
defparam \MB|M_AA|Mult0~136 .signed_mby = "false";
defparam \MB|M_AA|Mult0~136 .sub_clock = "none";
defparam \MB|M_AA|Mult0~136 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y12_N0
cyclonev_mac \MB|M_AA|Mult0~818 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\MB|REG_A|q [17],\MB|REG_A|q [16],\MB|REG_A|q [15],\MB|REG_A|q [14],\MB|REG_A|q [13],\MB|REG_A|q [12],\MB|REG_A|q [11],\MB|REG_A|q [10],\MB|REG_A|q [9],\MB|REG_A|q[8]~DUPLICATE_q ,\MB|REG_A|q[7]~DUPLICATE_q ,\MB|REG_A|q[6]~DUPLICATE_q ,\MB|REG_A|q [5],\MB|REG_A|q [4],\MB|REG_A|q [3],\MB|REG_A|q[2]~DUPLICATE_q ,
\MB|REG_A|q [1],\MB|REG_A|q [0]}),
	.ay({\MB|REG_A|q [17],\MB|REG_A|q [16],\MB|REG_A|q [15],\MB|REG_A|q [14],\MB|REG_A|q [13],\MB|REG_A|q [12],\MB|REG_A|q [11],\MB|REG_A|q [10],\MB|REG_A|q [9],\MB|REG_A|q[8]~DUPLICATE_q ,\MB|REG_A|q[7]~DUPLICATE_q ,\MB|REG_A|q[6]~DUPLICATE_q ,\MB|REG_A|q [5],\MB|REG_A|q [4],\MB|REG_A|q [3],\MB|REG_A|q[2]~DUPLICATE_q ,
\MB|REG_A|q [1],\MB|REG_A|q [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\MB|M_AA|Mult0~818_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~818 .accumulate_clock = "none";
defparam \MB|M_AA|Mult0~818 .ax_clock = "none";
defparam \MB|M_AA|Mult0~818 .ax_width = 18;
defparam \MB|M_AA|Mult0~818 .ay_scan_in_clock = "none";
defparam \MB|M_AA|Mult0~818 .ay_scan_in_width = 18;
defparam \MB|M_AA|Mult0~818 .ay_use_scan_in = "false";
defparam \MB|M_AA|Mult0~818 .az_clock = "none";
defparam \MB|M_AA|Mult0~818 .bx_clock = "none";
defparam \MB|M_AA|Mult0~818 .by_clock = "none";
defparam \MB|M_AA|Mult0~818 .by_use_scan_in = "false";
defparam \MB|M_AA|Mult0~818 .bz_clock = "none";
defparam \MB|M_AA|Mult0~818 .coef_a_0 = 0;
defparam \MB|M_AA|Mult0~818 .coef_a_1 = 0;
defparam \MB|M_AA|Mult0~818 .coef_a_2 = 0;
defparam \MB|M_AA|Mult0~818 .coef_a_3 = 0;
defparam \MB|M_AA|Mult0~818 .coef_a_4 = 0;
defparam \MB|M_AA|Mult0~818 .coef_a_5 = 0;
defparam \MB|M_AA|Mult0~818 .coef_a_6 = 0;
defparam \MB|M_AA|Mult0~818 .coef_a_7 = 0;
defparam \MB|M_AA|Mult0~818 .coef_b_0 = 0;
defparam \MB|M_AA|Mult0~818 .coef_b_1 = 0;
defparam \MB|M_AA|Mult0~818 .coef_b_2 = 0;
defparam \MB|M_AA|Mult0~818 .coef_b_3 = 0;
defparam \MB|M_AA|Mult0~818 .coef_b_4 = 0;
defparam \MB|M_AA|Mult0~818 .coef_b_5 = 0;
defparam \MB|M_AA|Mult0~818 .coef_b_6 = 0;
defparam \MB|M_AA|Mult0~818 .coef_b_7 = 0;
defparam \MB|M_AA|Mult0~818 .coef_sel_a_clock = "none";
defparam \MB|M_AA|Mult0~818 .coef_sel_b_clock = "none";
defparam \MB|M_AA|Mult0~818 .delay_scan_out_ay = "false";
defparam \MB|M_AA|Mult0~818 .delay_scan_out_by = "false";
defparam \MB|M_AA|Mult0~818 .enable_double_accum = "false";
defparam \MB|M_AA|Mult0~818 .load_const_clock = "none";
defparam \MB|M_AA|Mult0~818 .load_const_value = 0;
defparam \MB|M_AA|Mult0~818 .mode_sub_location = 0;
defparam \MB|M_AA|Mult0~818 .negate_clock = "none";
defparam \MB|M_AA|Mult0~818 .operand_source_max = "input";
defparam \MB|M_AA|Mult0~818 .operand_source_may = "input";
defparam \MB|M_AA|Mult0~818 .operand_source_mbx = "input";
defparam \MB|M_AA|Mult0~818 .operand_source_mby = "input";
defparam \MB|M_AA|Mult0~818 .operation_mode = "m18x18_full";
defparam \MB|M_AA|Mult0~818 .output_clock = "none";
defparam \MB|M_AA|Mult0~818 .preadder_subtract_a = "false";
defparam \MB|M_AA|Mult0~818 .preadder_subtract_b = "false";
defparam \MB|M_AA|Mult0~818 .result_a_width = 64;
defparam \MB|M_AA|Mult0~818 .signed_max = "false";
defparam \MB|M_AA|Mult0~818 .signed_may = "false";
defparam \MB|M_AA|Mult0~818 .signed_mbx = "false";
defparam \MB|M_AA|Mult0~818 .signed_mby = "false";
defparam \MB|M_AA|Mult0~818 .sub_clock = "none";
defparam \MB|M_AA|Mult0~818 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N0
cyclonev_lcell_comb \MB|M_AA|Mult0~1165 (
// Equation(s):
// \MB|M_AA|Mult0~1165_cout  = CARRY(( \MB|M_AA|Mult0~136_resulta  ) + ( \MB|M_AA|Mult0~836  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\MB|M_AA|Mult0~836 ),
	.datac(!\MB|M_AA|Mult0~136_resulta ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\MB|M_AA|Mult0~1165_cout ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~1165 .extended_lut = "off";
defparam \MB|M_AA|Mult0~1165 .lut_mask = 64'h0000CCCC00000F0F;
defparam \MB|M_AA|Mult0~1165 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N3
cyclonev_lcell_comb \MB|M_AA|Mult0~1161 (
// Equation(s):
// \MB|M_AA|Mult0~1161_cout  = CARRY(( \MB|M_AA|Mult0~837  ) + ( \MB|M_AA|Mult0~137  ) + ( \MB|M_AA|Mult0~1165_cout  ))

	.dataa(!\MB|M_AA|Mult0~837 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|M_AA|Mult0~137 ),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~1165_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\MB|M_AA|Mult0~1161_cout ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~1161 .extended_lut = "off";
defparam \MB|M_AA|Mult0~1161 .lut_mask = 64'h0000FF0000005555;
defparam \MB|M_AA|Mult0~1161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N6
cyclonev_lcell_comb \MB|M_AA|Mult0~1157 (
// Equation(s):
// \MB|M_AA|Mult0~1157_cout  = CARRY(( \MB|M_AA|Mult0~138  ) + ( \MB|M_AA|Mult0~838  ) + ( \MB|M_AA|Mult0~1161_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~838 ),
	.datad(!\MB|M_AA|Mult0~138 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~1161_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\MB|M_AA|Mult0~1157_cout ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~1157 .extended_lut = "off";
defparam \MB|M_AA|Mult0~1157 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_AA|Mult0~1157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N9
cyclonev_lcell_comb \MB|M_AA|Mult0~1153 (
// Equation(s):
// \MB|M_AA|Mult0~1153_cout  = CARRY(( \MB|M_AA|Mult0~139  ) + ( \MB|M_AA|Mult0~839  ) + ( \MB|M_AA|Mult0~1157_cout  ))

	.dataa(!\MB|M_AA|Mult0~839 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MB|M_AA|Mult0~139 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~1157_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\MB|M_AA|Mult0~1153_cout ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~1153 .extended_lut = "off";
defparam \MB|M_AA|Mult0~1153 .lut_mask = 64'h0000AAAA000000FF;
defparam \MB|M_AA|Mult0~1153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N12
cyclonev_lcell_comb \MB|M_AA|Mult0~57 (
// Equation(s):
// \MB|M_AA|Mult0~57_sumout  = SUM(( \MB|M_AA|Mult0~840  ) + ( \MB|M_AA|Mult0~140  ) + ( \MB|M_AA|Mult0~1153_cout  ))
// \MB|M_AA|Mult0~58  = CARRY(( \MB|M_AA|Mult0~840  ) + ( \MB|M_AA|Mult0~140  ) + ( \MB|M_AA|Mult0~1153_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~140 ),
	.datad(!\MB|M_AA|Mult0~840 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~1153_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AA|Mult0~57_sumout ),
	.cout(\MB|M_AA|Mult0~58 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~57 .extended_lut = "off";
defparam \MB|M_AA|Mult0~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_AA|Mult0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N15
cyclonev_lcell_comb \MB|M_AA|Mult0~61 (
// Equation(s):
// \MB|M_AA|Mult0~61_sumout  = SUM(( \MB|M_AA|Mult0~141  ) + ( \MB|M_AA|Mult0~841  ) + ( \MB|M_AA|Mult0~58  ))
// \MB|M_AA|Mult0~62  = CARRY(( \MB|M_AA|Mult0~141  ) + ( \MB|M_AA|Mult0~841  ) + ( \MB|M_AA|Mult0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~841 ),
	.datad(!\MB|M_AA|Mult0~141 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AA|Mult0~61_sumout ),
	.cout(\MB|M_AA|Mult0~62 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~61 .extended_lut = "off";
defparam \MB|M_AA|Mult0~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_AA|Mult0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N18
cyclonev_lcell_comb \MB|M_AA|Mult0~65 (
// Equation(s):
// \MB|M_AA|Mult0~65_sumout  = SUM(( \MB|M_AA|Mult0~142  ) + ( \MB|M_AA|Mult0~842  ) + ( \MB|M_AA|Mult0~62  ))
// \MB|M_AA|Mult0~66  = CARRY(( \MB|M_AA|Mult0~142  ) + ( \MB|M_AA|Mult0~842  ) + ( \MB|M_AA|Mult0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~842 ),
	.datad(!\MB|M_AA|Mult0~142 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AA|Mult0~65_sumout ),
	.cout(\MB|M_AA|Mult0~66 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~65 .extended_lut = "off";
defparam \MB|M_AA|Mult0~65 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_AA|Mult0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N21
cyclonev_lcell_comb \MB|M_AA|Mult0~69 (
// Equation(s):
// \MB|M_AA|Mult0~69_sumout  = SUM(( \MB|M_AA|Mult0~143  ) + ( \MB|M_AA|Mult0~843  ) + ( \MB|M_AA|Mult0~66  ))
// \MB|M_AA|Mult0~70  = CARRY(( \MB|M_AA|Mult0~143  ) + ( \MB|M_AA|Mult0~843  ) + ( \MB|M_AA|Mult0~66  ))

	.dataa(!\MB|M_AA|Mult0~143 ),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~843 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AA|Mult0~69_sumout ),
	.cout(\MB|M_AA|Mult0~70 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~69 .extended_lut = "off";
defparam \MB|M_AA|Mult0~69 .lut_mask = 64'h0000F0F000005555;
defparam \MB|M_AA|Mult0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N24
cyclonev_lcell_comb \MB|M_AA|Mult0~37 (
// Equation(s):
// \MB|M_AA|Mult0~37_sumout  = SUM(( \MB|M_AA|Mult0~144  ) + ( \MB|M_AA|Mult0~844  ) + ( \MB|M_AA|Mult0~70  ))
// \MB|M_AA|Mult0~38  = CARRY(( \MB|M_AA|Mult0~144  ) + ( \MB|M_AA|Mult0~844  ) + ( \MB|M_AA|Mult0~70  ))

	.dataa(!\MB|M_AA|Mult0~844 ),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~144 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AA|Mult0~37_sumout ),
	.cout(\MB|M_AA|Mult0~38 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~37 .extended_lut = "off";
defparam \MB|M_AA|Mult0~37 .lut_mask = 64'h0000AAAA00000F0F;
defparam \MB|M_AA|Mult0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N27
cyclonev_lcell_comb \MB|M_AA|Mult0~41 (
// Equation(s):
// \MB|M_AA|Mult0~41_sumout  = SUM(( \MB|M_AA|Mult0~145  ) + ( \MB|M_AA|Mult0~845  ) + ( \MB|M_AA|Mult0~38  ))
// \MB|M_AA|Mult0~42  = CARRY(( \MB|M_AA|Mult0~145  ) + ( \MB|M_AA|Mult0~845  ) + ( \MB|M_AA|Mult0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~845 ),
	.datad(!\MB|M_AA|Mult0~145 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AA|Mult0~41_sumout ),
	.cout(\MB|M_AA|Mult0~42 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~41 .extended_lut = "off";
defparam \MB|M_AA|Mult0~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_AA|Mult0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N30
cyclonev_lcell_comb \MB|M_AA|Mult0~93 (
// Equation(s):
// \MB|M_AA|Mult0~93_sumout  = SUM(( \MB|M_AA|Mult0~146  ) + ( \MB|M_AA|Mult0~846  ) + ( \MB|M_AA|Mult0~42  ))
// \MB|M_AA|Mult0~94  = CARRY(( \MB|M_AA|Mult0~146  ) + ( \MB|M_AA|Mult0~846  ) + ( \MB|M_AA|Mult0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~846 ),
	.datad(!\MB|M_AA|Mult0~146 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AA|Mult0~93_sumout ),
	.cout(\MB|M_AA|Mult0~94 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~93 .extended_lut = "off";
defparam \MB|M_AA|Mult0~93 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_AA|Mult0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N33
cyclonev_lcell_comb \MB|M_AA|Mult0~97 (
// Equation(s):
// \MB|M_AA|Mult0~97_sumout  = SUM(( \MB|M_AA|Mult0~147  ) + ( \MB|M_AA|Mult0~847  ) + ( \MB|M_AA|Mult0~94  ))
// \MB|M_AA|Mult0~98  = CARRY(( \MB|M_AA|Mult0~147  ) + ( \MB|M_AA|Mult0~847  ) + ( \MB|M_AA|Mult0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~847 ),
	.datad(!\MB|M_AA|Mult0~147 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AA|Mult0~97_sumout ),
	.cout(\MB|M_AA|Mult0~98 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~97 .extended_lut = "off";
defparam \MB|M_AA|Mult0~97 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_AA|Mult0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N36
cyclonev_lcell_comb \MB|M_AA|Mult0~101 (
// Equation(s):
// \MB|M_AA|Mult0~101_sumout  = SUM(( \MB|M_AA|Mult0~148  ) + ( \MB|M_AA|Mult0~848  ) + ( \MB|M_AA|Mult0~98  ))
// \MB|M_AA|Mult0~102  = CARRY(( \MB|M_AA|Mult0~148  ) + ( \MB|M_AA|Mult0~848  ) + ( \MB|M_AA|Mult0~98  ))

	.dataa(!\MB|M_AA|Mult0~148 ),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~848 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AA|Mult0~101_sumout ),
	.cout(\MB|M_AA|Mult0~102 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~101 .extended_lut = "off";
defparam \MB|M_AA|Mult0~101 .lut_mask = 64'h0000F0F000005555;
defparam \MB|M_AA|Mult0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N39
cyclonev_lcell_comb \MB|M_AA|Mult0~105 (
// Equation(s):
// \MB|M_AA|Mult0~105_sumout  = SUM(( \MB|M_AA|Mult0~149  ) + ( \MB|M_AA|Mult0~849  ) + ( \MB|M_AA|Mult0~102  ))
// \MB|M_AA|Mult0~106  = CARRY(( \MB|M_AA|Mult0~149  ) + ( \MB|M_AA|Mult0~849  ) + ( \MB|M_AA|Mult0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~849 ),
	.datad(!\MB|M_AA|Mult0~149 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AA|Mult0~105_sumout ),
	.cout(\MB|M_AA|Mult0~106 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~105 .extended_lut = "off";
defparam \MB|M_AA|Mult0~105 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_AA|Mult0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N42
cyclonev_lcell_comb \MB|M_AA|Mult0~109 (
// Equation(s):
// \MB|M_AA|Mult0~109_sumout  = SUM(( \MB|M_AA|Mult0~150  ) + ( \MB|M_AA|Mult0~850  ) + ( \MB|M_AA|Mult0~106  ))
// \MB|M_AA|Mult0~110  = CARRY(( \MB|M_AA|Mult0~150  ) + ( \MB|M_AA|Mult0~850  ) + ( \MB|M_AA|Mult0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~850 ),
	.datad(!\MB|M_AA|Mult0~150 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AA|Mult0~109_sumout ),
	.cout(\MB|M_AA|Mult0~110 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~109 .extended_lut = "off";
defparam \MB|M_AA|Mult0~109 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_AA|Mult0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N45
cyclonev_lcell_comb \MB|M_AA|Mult0~45 (
// Equation(s):
// \MB|M_AA|Mult0~45_sumout  = SUM(( \MB|M_AA|Mult0~151  ) + ( \MB|M_AA|Mult0~851  ) + ( \MB|M_AA|Mult0~110  ))
// \MB|M_AA|Mult0~46  = CARRY(( \MB|M_AA|Mult0~151  ) + ( \MB|M_AA|Mult0~851  ) + ( \MB|M_AA|Mult0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~851 ),
	.datad(!\MB|M_AA|Mult0~151 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AA|Mult0~45_sumout ),
	.cout(\MB|M_AA|Mult0~46 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~45 .extended_lut = "off";
defparam \MB|M_AA|Mult0~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_AA|Mult0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N48
cyclonev_lcell_comb \MB|M_AA|Mult0~49 (
// Equation(s):
// \MB|M_AA|Mult0~49_sumout  = SUM(( \MB|M_AA|Mult0~152  ) + ( \MB|M_AA|Mult0~852  ) + ( \MB|M_AA|Mult0~46  ))
// \MB|M_AA|Mult0~50  = CARRY(( \MB|M_AA|Mult0~152  ) + ( \MB|M_AA|Mult0~852  ) + ( \MB|M_AA|Mult0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~852 ),
	.datad(!\MB|M_AA|Mult0~152 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AA|Mult0~49_sumout ),
	.cout(\MB|M_AA|Mult0~50 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~49 .extended_lut = "off";
defparam \MB|M_AA|Mult0~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_AA|Mult0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N51
cyclonev_lcell_comb \MB|M_AA|Mult0~53 (
// Equation(s):
// \MB|M_AA|Mult0~53_sumout  = SUM(( \MB|M_AA|Mult0~853  ) + ( \MB|M_AA|Mult0~153  ) + ( \MB|M_AA|Mult0~50  ))
// \MB|M_AA|Mult0~54  = CARRY(( \MB|M_AA|Mult0~853  ) + ( \MB|M_AA|Mult0~153  ) + ( \MB|M_AA|Mult0~50  ))

	.dataa(!\MB|M_AA|Mult0~853 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|M_AA|Mult0~153 ),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AA|Mult0~53_sumout ),
	.cout(\MB|M_AA|Mult0~54 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~53 .extended_lut = "off";
defparam \MB|M_AA|Mult0~53 .lut_mask = 64'h0000FF0000005555;
defparam \MB|M_AA|Mult0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N54
cyclonev_lcell_comb \MB|M_AA|Mult0~17 (
// Equation(s):
// \MB|M_AA|Mult0~17_sumout  = SUM(( \MB|M_AA|Mult0~477_resulta  ) + ( \MB|M_AA|Mult0~154  ) + ( \MB|M_AA|Mult0~54  ))
// \MB|M_AA|Mult0~18  = CARRY(( \MB|M_AA|Mult0~477_resulta  ) + ( \MB|M_AA|Mult0~154  ) + ( \MB|M_AA|Mult0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~154 ),
	.datad(!\MB|M_AA|Mult0~477_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AA|Mult0~17_sumout ),
	.cout(\MB|M_AA|Mult0~18 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~17 .extended_lut = "off";
defparam \MB|M_AA|Mult0~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_AA|Mult0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N57
cyclonev_lcell_comb \MB|M_AA|Mult0~73 (
// Equation(s):
// \MB|M_AA|Mult0~73_sumout  = SUM(( \MB|M_AA|Mult0~155  ) + ( \MB|M_AA|Mult0~478  ) + ( \MB|M_AA|Mult0~18  ))
// \MB|M_AA|Mult0~74  = CARRY(( \MB|M_AA|Mult0~155  ) + ( \MB|M_AA|Mult0~478  ) + ( \MB|M_AA|Mult0~18  ))

	.dataa(gnd),
	.datab(!\MB|M_AA|Mult0~478 ),
	.datac(!\MB|M_AA|Mult0~155 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AA|Mult0~73_sumout ),
	.cout(\MB|M_AA|Mult0~74 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~73 .extended_lut = "off";
defparam \MB|M_AA|Mult0~73 .lut_mask = 64'h0000CCCC00000F0F;
defparam \MB|M_AA|Mult0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N0
cyclonev_lcell_comb \MB|M_AA|Mult0~21 (
// Equation(s):
// \MB|M_AA|Mult0~21_sumout  = SUM(( \MB|M_AA|Mult0~156  ) + ( \MB|M_AA|Mult0~479  ) + ( \MB|M_AA|Mult0~74  ))
// \MB|M_AA|Mult0~22  = CARRY(( \MB|M_AA|Mult0~156  ) + ( \MB|M_AA|Mult0~479  ) + ( \MB|M_AA|Mult0~74  ))

	.dataa(gnd),
	.datab(!\MB|M_AA|Mult0~479 ),
	.datac(!\MB|M_AA|Mult0~156 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AA|Mult0~21_sumout ),
	.cout(\MB|M_AA|Mult0~22 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~21 .extended_lut = "off";
defparam \MB|M_AA|Mult0~21 .lut_mask = 64'h0000CCCC00000F0F;
defparam \MB|M_AA|Mult0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N3
cyclonev_lcell_comb \MB|M_AA|Mult0~77 (
// Equation(s):
// \MB|M_AA|Mult0~77_sumout  = SUM(( \MB|M_AA|Mult0~480  ) + ( \MB|M_AA|Mult0~157  ) + ( \MB|M_AA|Mult0~22  ))
// \MB|M_AA|Mult0~78  = CARRY(( \MB|M_AA|Mult0~480  ) + ( \MB|M_AA|Mult0~157  ) + ( \MB|M_AA|Mult0~22  ))

	.dataa(!\MB|M_AA|Mult0~157 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MB|M_AA|Mult0~480 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AA|Mult0~77_sumout ),
	.cout(\MB|M_AA|Mult0~78 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~77 .extended_lut = "off";
defparam \MB|M_AA|Mult0~77 .lut_mask = 64'h0000AAAA000000FF;
defparam \MB|M_AA|Mult0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N30
cyclonev_lcell_comb \MB|Add12~130 (
// Equation(s):
// \MB|Add12~130_cout  = CARRY(( GND ) + ( !VCC ) + ( !VCC ))
// \MB|Add12~131  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\MB|Add12~130_cout ),
	.shareout(\MB|Add12~131 ));
// synopsys translate_off
defparam \MB|Add12~130 .extended_lut = "off";
defparam \MB|Add12~130 .lut_mask = 64'h0000FFFF00000000;
defparam \MB|Add12~130 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N33
cyclonev_lcell_comb \MB|Add12~57 (
// Equation(s):
// \MB|Add12~57_sumout  = SUM(( !\MB|M_BB|Mult0~57_sumout  $ (!\MB|M_AA|Mult0~57_sumout  $ (!\MB|REG_X|q [0])) ) + ( \MB|Add12~131  ) + ( \MB|Add12~130_cout  ))
// \MB|Add12~58  = CARRY(( !\MB|M_BB|Mult0~57_sumout  $ (!\MB|M_AA|Mult0~57_sumout  $ (!\MB|REG_X|q [0])) ) + ( \MB|Add12~131  ) + ( \MB|Add12~130_cout  ))
// \MB|Add12~59  = SHARE((!\MB|M_BB|Mult0~57_sumout  & ((\MB|REG_X|q [0]) # (\MB|M_AA|Mult0~57_sumout ))) # (\MB|M_BB|Mult0~57_sumout  & (\MB|M_AA|Mult0~57_sumout  & \MB|REG_X|q [0])))

	.dataa(!\MB|M_BB|Mult0~57_sumout ),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~57_sumout ),
	.datad(!\MB|REG_X|q [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add12~130_cout ),
	.sharein(\MB|Add12~131 ),
	.combout(),
	.sumout(\MB|Add12~57_sumout ),
	.cout(\MB|Add12~58 ),
	.shareout(\MB|Add12~59 ));
// synopsys translate_off
defparam \MB|Add12~57 .extended_lut = "off";
defparam \MB|Add12~57 .lut_mask = 64'h00000AAF0000A55A;
defparam \MB|Add12~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N36
cyclonev_lcell_comb \MB|Add12~61 (
// Equation(s):
// \MB|Add12~61_sumout  = SUM(( !\MB|M_AA|Mult0~61_sumout  $ (!\MB|M_BB|Mult0~61_sumout  $ (!\MB|REG_X|q [1])) ) + ( \MB|Add12~59  ) + ( \MB|Add12~58  ))
// \MB|Add12~62  = CARRY(( !\MB|M_AA|Mult0~61_sumout  $ (!\MB|M_BB|Mult0~61_sumout  $ (!\MB|REG_X|q [1])) ) + ( \MB|Add12~59  ) + ( \MB|Add12~58  ))
// \MB|Add12~63  = SHARE((!\MB|M_AA|Mult0~61_sumout  & (!\MB|M_BB|Mult0~61_sumout  & \MB|REG_X|q [1])) # (\MB|M_AA|Mult0~61_sumout  & ((!\MB|M_BB|Mult0~61_sumout ) # (\MB|REG_X|q [1]))))

	.dataa(gnd),
	.datab(!\MB|M_AA|Mult0~61_sumout ),
	.datac(!\MB|M_BB|Mult0~61_sumout ),
	.datad(!\MB|REG_X|q [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add12~58 ),
	.sharein(\MB|Add12~59 ),
	.combout(),
	.sumout(\MB|Add12~61_sumout ),
	.cout(\MB|Add12~62 ),
	.shareout(\MB|Add12~63 ));
// synopsys translate_off
defparam \MB|Add12~61 .extended_lut = "off";
defparam \MB|Add12~61 .lut_mask = 64'h000030F30000C33C;
defparam \MB|Add12~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N39
cyclonev_lcell_comb \MB|Add12~65 (
// Equation(s):
// \MB|Add12~65_sumout  = SUM(( !\MB|M_BB|Mult0~65_sumout  $ (!\MB|M_AA|Mult0~65_sumout  $ (!\MB|REG_X|q [2])) ) + ( \MB|Add12~63  ) + ( \MB|Add12~62  ))
// \MB|Add12~66  = CARRY(( !\MB|M_BB|Mult0~65_sumout  $ (!\MB|M_AA|Mult0~65_sumout  $ (!\MB|REG_X|q [2])) ) + ( \MB|Add12~63  ) + ( \MB|Add12~62  ))
// \MB|Add12~67  = SHARE((!\MB|M_BB|Mult0~65_sumout  & ((\MB|REG_X|q [2]) # (\MB|M_AA|Mult0~65_sumout ))) # (\MB|M_BB|Mult0~65_sumout  & (\MB|M_AA|Mult0~65_sumout  & \MB|REG_X|q [2])))

	.dataa(!\MB|M_BB|Mult0~65_sumout ),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~65_sumout ),
	.datad(!\MB|REG_X|q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add12~62 ),
	.sharein(\MB|Add12~63 ),
	.combout(),
	.sumout(\MB|Add12~65_sumout ),
	.cout(\MB|Add12~66 ),
	.shareout(\MB|Add12~67 ));
// synopsys translate_off
defparam \MB|Add12~65 .extended_lut = "off";
defparam \MB|Add12~65 .lut_mask = 64'h00000AAF0000A55A;
defparam \MB|Add12~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N42
cyclonev_lcell_comb \MB|Add12~69 (
// Equation(s):
// \MB|Add12~69_sumout  = SUM(( !\MB|M_BB|Mult0~69_sumout  $ (!\MB|M_AA|Mult0~69_sumout  $ (!\MB|REG_X|q [3])) ) + ( \MB|Add12~67  ) + ( \MB|Add12~66  ))
// \MB|Add12~70  = CARRY(( !\MB|M_BB|Mult0~69_sumout  $ (!\MB|M_AA|Mult0~69_sumout  $ (!\MB|REG_X|q [3])) ) + ( \MB|Add12~67  ) + ( \MB|Add12~66  ))
// \MB|Add12~71  = SHARE((!\MB|M_BB|Mult0~69_sumout  & ((\MB|REG_X|q [3]) # (\MB|M_AA|Mult0~69_sumout ))) # (\MB|M_BB|Mult0~69_sumout  & (\MB|M_AA|Mult0~69_sumout  & \MB|REG_X|q [3])))

	.dataa(gnd),
	.datab(!\MB|M_BB|Mult0~69_sumout ),
	.datac(!\MB|M_AA|Mult0~69_sumout ),
	.datad(!\MB|REG_X|q [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add12~66 ),
	.sharein(\MB|Add12~67 ),
	.combout(),
	.sumout(\MB|Add12~69_sumout ),
	.cout(\MB|Add12~70 ),
	.shareout(\MB|Add12~71 ));
// synopsys translate_off
defparam \MB|Add12~69 .extended_lut = "off";
defparam \MB|Add12~69 .lut_mask = 64'h00000CCF0000C33C;
defparam \MB|Add12~69 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N45
cyclonev_lcell_comb \MB|Add12~73 (
// Equation(s):
// \MB|Add12~73_sumout  = SUM(( !\MB|M_BB|Mult0~37_sumout  $ (!\MB|M_AA|Mult0~37_sumout  $ (!\MB|REG_X|q [4])) ) + ( \MB|Add12~71  ) + ( \MB|Add12~70  ))
// \MB|Add12~74  = CARRY(( !\MB|M_BB|Mult0~37_sumout  $ (!\MB|M_AA|Mult0~37_sumout  $ (!\MB|REG_X|q [4])) ) + ( \MB|Add12~71  ) + ( \MB|Add12~70  ))
// \MB|Add12~75  = SHARE((!\MB|M_BB|Mult0~37_sumout  & ((\MB|REG_X|q [4]) # (\MB|M_AA|Mult0~37_sumout ))) # (\MB|M_BB|Mult0~37_sumout  & (\MB|M_AA|Mult0~37_sumout  & \MB|REG_X|q [4])))

	.dataa(!\MB|M_BB|Mult0~37_sumout ),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~37_sumout ),
	.datad(!\MB|REG_X|q [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add12~70 ),
	.sharein(\MB|Add12~71 ),
	.combout(),
	.sumout(\MB|Add12~73_sumout ),
	.cout(\MB|Add12~74 ),
	.shareout(\MB|Add12~75 ));
// synopsys translate_off
defparam \MB|Add12~73 .extended_lut = "off";
defparam \MB|Add12~73 .lut_mask = 64'h00000AAF0000A55A;
defparam \MB|Add12~73 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N48
cyclonev_lcell_comb \MB|Add12~77 (
// Equation(s):
// \MB|Add12~77_sumout  = SUM(( !\MB|M_AA|Mult0~41_sumout  $ (!\MB|M_BB|Mult0~41_sumout  $ (!\MB|REG_X|q [5])) ) + ( \MB|Add12~75  ) + ( \MB|Add12~74  ))
// \MB|Add12~78  = CARRY(( !\MB|M_AA|Mult0~41_sumout  $ (!\MB|M_BB|Mult0~41_sumout  $ (!\MB|REG_X|q [5])) ) + ( \MB|Add12~75  ) + ( \MB|Add12~74  ))
// \MB|Add12~79  = SHARE((!\MB|M_AA|Mult0~41_sumout  & (!\MB|M_BB|Mult0~41_sumout  & \MB|REG_X|q [5])) # (\MB|M_AA|Mult0~41_sumout  & ((!\MB|M_BB|Mult0~41_sumout ) # (\MB|REG_X|q [5]))))

	.dataa(gnd),
	.datab(!\MB|M_AA|Mult0~41_sumout ),
	.datac(!\MB|M_BB|Mult0~41_sumout ),
	.datad(!\MB|REG_X|q [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add12~74 ),
	.sharein(\MB|Add12~75 ),
	.combout(),
	.sumout(\MB|Add12~77_sumout ),
	.cout(\MB|Add12~78 ),
	.shareout(\MB|Add12~79 ));
// synopsys translate_off
defparam \MB|Add12~77 .extended_lut = "off";
defparam \MB|Add12~77 .lut_mask = 64'h000030F30000C33C;
defparam \MB|Add12~77 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N51
cyclonev_lcell_comb \MB|Add12~81 (
// Equation(s):
// \MB|Add12~81_sumout  = SUM(( !\MB|M_AA|Mult0~93_sumout  $ (!\MB|M_BB|Mult0~93_sumout  $ (!\MB|REG_X|q [6])) ) + ( \MB|Add12~79  ) + ( \MB|Add12~78  ))
// \MB|Add12~82  = CARRY(( !\MB|M_AA|Mult0~93_sumout  $ (!\MB|M_BB|Mult0~93_sumout  $ (!\MB|REG_X|q [6])) ) + ( \MB|Add12~79  ) + ( \MB|Add12~78  ))
// \MB|Add12~83  = SHARE((!\MB|M_AA|Mult0~93_sumout  & (!\MB|M_BB|Mult0~93_sumout  & \MB|REG_X|q [6])) # (\MB|M_AA|Mult0~93_sumout  & ((!\MB|M_BB|Mult0~93_sumout ) # (\MB|REG_X|q [6]))))

	.dataa(!\MB|M_AA|Mult0~93_sumout ),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~93_sumout ),
	.datad(!\MB|REG_X|q [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add12~78 ),
	.sharein(\MB|Add12~79 ),
	.combout(),
	.sumout(\MB|Add12~81_sumout ),
	.cout(\MB|Add12~82 ),
	.shareout(\MB|Add12~83 ));
// synopsys translate_off
defparam \MB|Add12~81 .extended_lut = "off";
defparam \MB|Add12~81 .lut_mask = 64'h000050F50000A55A;
defparam \MB|Add12~81 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N54
cyclonev_lcell_comb \MB|Add12~85 (
// Equation(s):
// \MB|Add12~85_sumout  = SUM(( !\MB|M_BB|Mult0~97_sumout  $ (!\MB|M_AA|Mult0~97_sumout  $ (!\MB|REG_X|q [7])) ) + ( \MB|Add12~83  ) + ( \MB|Add12~82  ))
// \MB|Add12~86  = CARRY(( !\MB|M_BB|Mult0~97_sumout  $ (!\MB|M_AA|Mult0~97_sumout  $ (!\MB|REG_X|q [7])) ) + ( \MB|Add12~83  ) + ( \MB|Add12~82  ))
// \MB|Add12~87  = SHARE((!\MB|M_BB|Mult0~97_sumout  & ((\MB|REG_X|q [7]) # (\MB|M_AA|Mult0~97_sumout ))) # (\MB|M_BB|Mult0~97_sumout  & (\MB|M_AA|Mult0~97_sumout  & \MB|REG_X|q [7])))

	.dataa(!\MB|M_BB|Mult0~97_sumout ),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~97_sumout ),
	.datad(!\MB|REG_X|q [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add12~82 ),
	.sharein(\MB|Add12~83 ),
	.combout(),
	.sumout(\MB|Add12~85_sumout ),
	.cout(\MB|Add12~86 ),
	.shareout(\MB|Add12~87 ));
// synopsys translate_off
defparam \MB|Add12~85 .extended_lut = "off";
defparam \MB|Add12~85 .lut_mask = 64'h00000AAF0000A55A;
defparam \MB|Add12~85 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N57
cyclonev_lcell_comb \MB|Add12~89 (
// Equation(s):
// \MB|Add12~89_sumout  = SUM(( !\MB|M_AA|Mult0~101_sumout  $ (!\MB|M_BB|Mult0~101_sumout  $ (!\MB|REG_X|q [8])) ) + ( \MB|Add12~87  ) + ( \MB|Add12~86  ))
// \MB|Add12~90  = CARRY(( !\MB|M_AA|Mult0~101_sumout  $ (!\MB|M_BB|Mult0~101_sumout  $ (!\MB|REG_X|q [8])) ) + ( \MB|Add12~87  ) + ( \MB|Add12~86  ))
// \MB|Add12~91  = SHARE((!\MB|M_AA|Mult0~101_sumout  & (!\MB|M_BB|Mult0~101_sumout  & \MB|REG_X|q [8])) # (\MB|M_AA|Mult0~101_sumout  & ((!\MB|M_BB|Mult0~101_sumout ) # (\MB|REG_X|q [8]))))

	.dataa(gnd),
	.datab(!\MB|M_AA|Mult0~101_sumout ),
	.datac(!\MB|M_BB|Mult0~101_sumout ),
	.datad(!\MB|REG_X|q [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add12~86 ),
	.sharein(\MB|Add12~87 ),
	.combout(),
	.sumout(\MB|Add12~89_sumout ),
	.cout(\MB|Add12~90 ),
	.shareout(\MB|Add12~91 ));
// synopsys translate_off
defparam \MB|Add12~89 .extended_lut = "off";
defparam \MB|Add12~89 .lut_mask = 64'h000030F30000C33C;
defparam \MB|Add12~89 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N30
cyclonev_lcell_comb \MB|Add12~93 (
// Equation(s):
// \MB|Add12~93_sumout  = SUM(( !\MB|REG_X|q [9] $ (!\MB|M_BB|Mult0~105_sumout  $ (!\MB|M_AA|Mult0~105_sumout )) ) + ( \MB|Add12~91  ) + ( \MB|Add12~90  ))
// \MB|Add12~94  = CARRY(( !\MB|REG_X|q [9] $ (!\MB|M_BB|Mult0~105_sumout  $ (!\MB|M_AA|Mult0~105_sumout )) ) + ( \MB|Add12~91  ) + ( \MB|Add12~90  ))
// \MB|Add12~95  = SHARE((!\MB|REG_X|q [9] & (!\MB|M_BB|Mult0~105_sumout  & \MB|M_AA|Mult0~105_sumout )) # (\MB|REG_X|q [9] & ((!\MB|M_BB|Mult0~105_sumout ) # (\MB|M_AA|Mult0~105_sumout ))))

	.dataa(gnd),
	.datab(!\MB|REG_X|q [9]),
	.datac(!\MB|M_BB|Mult0~105_sumout ),
	.datad(!\MB|M_AA|Mult0~105_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add12~90 ),
	.sharein(\MB|Add12~91 ),
	.combout(),
	.sumout(\MB|Add12~93_sumout ),
	.cout(\MB|Add12~94 ),
	.shareout(\MB|Add12~95 ));
// synopsys translate_off
defparam \MB|Add12~93 .extended_lut = "off";
defparam \MB|Add12~93 .lut_mask = 64'h000030F30000C33C;
defparam \MB|Add12~93 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N33
cyclonev_lcell_comb \MB|Add12~97 (
// Equation(s):
// \MB|Add12~97_sumout  = SUM(( !\MB|M_BB|Mult0~109_sumout  $ (!\MB|M_AA|Mult0~109_sumout  $ (!\MB|REG_X|q [10])) ) + ( \MB|Add12~95  ) + ( \MB|Add12~94  ))
// \MB|Add12~98  = CARRY(( !\MB|M_BB|Mult0~109_sumout  $ (!\MB|M_AA|Mult0~109_sumout  $ (!\MB|REG_X|q [10])) ) + ( \MB|Add12~95  ) + ( \MB|Add12~94  ))
// \MB|Add12~99  = SHARE((!\MB|M_BB|Mult0~109_sumout  & ((\MB|REG_X|q [10]) # (\MB|M_AA|Mult0~109_sumout ))) # (\MB|M_BB|Mult0~109_sumout  & (\MB|M_AA|Mult0~109_sumout  & \MB|REG_X|q [10])))

	.dataa(!\MB|M_BB|Mult0~109_sumout ),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~109_sumout ),
	.datad(!\MB|REG_X|q [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add12~94 ),
	.sharein(\MB|Add12~95 ),
	.combout(),
	.sumout(\MB|Add12~97_sumout ),
	.cout(\MB|Add12~98 ),
	.shareout(\MB|Add12~99 ));
// synopsys translate_off
defparam \MB|Add12~97 .extended_lut = "off";
defparam \MB|Add12~97 .lut_mask = 64'h00000AAF0000A55A;
defparam \MB|Add12~97 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N36
cyclonev_lcell_comb \MB|Add12~101 (
// Equation(s):
// \MB|Add12~101_sumout  = SUM(( !\MB|M_BB|Mult0~45_sumout  $ (!\MB|M_AA|Mult0~45_sumout  $ (!\MB|REG_X|q [11])) ) + ( \MB|Add12~99  ) + ( \MB|Add12~98  ))
// \MB|Add12~102  = CARRY(( !\MB|M_BB|Mult0~45_sumout  $ (!\MB|M_AA|Mult0~45_sumout  $ (!\MB|REG_X|q [11])) ) + ( \MB|Add12~99  ) + ( \MB|Add12~98  ))
// \MB|Add12~103  = SHARE((!\MB|M_BB|Mult0~45_sumout  & ((\MB|REG_X|q [11]) # (\MB|M_AA|Mult0~45_sumout ))) # (\MB|M_BB|Mult0~45_sumout  & (\MB|M_AA|Mult0~45_sumout  & \MB|REG_X|q [11])))

	.dataa(gnd),
	.datab(!\MB|M_BB|Mult0~45_sumout ),
	.datac(!\MB|M_AA|Mult0~45_sumout ),
	.datad(!\MB|REG_X|q [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add12~98 ),
	.sharein(\MB|Add12~99 ),
	.combout(),
	.sumout(\MB|Add12~101_sumout ),
	.cout(\MB|Add12~102 ),
	.shareout(\MB|Add12~103 ));
// synopsys translate_off
defparam \MB|Add12~101 .extended_lut = "off";
defparam \MB|Add12~101 .lut_mask = 64'h00000CCF0000C33C;
defparam \MB|Add12~101 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N39
cyclonev_lcell_comb \MB|Add12~105 (
// Equation(s):
// \MB|Add12~105_sumout  = SUM(( !\MB|M_AA|Mult0~49_sumout  $ (!\MB|M_BB|Mult0~49_sumout  $ (!\MB|REG_X|q [12])) ) + ( \MB|Add12~103  ) + ( \MB|Add12~102  ))
// \MB|Add12~106  = CARRY(( !\MB|M_AA|Mult0~49_sumout  $ (!\MB|M_BB|Mult0~49_sumout  $ (!\MB|REG_X|q [12])) ) + ( \MB|Add12~103  ) + ( \MB|Add12~102  ))
// \MB|Add12~107  = SHARE((!\MB|M_AA|Mult0~49_sumout  & (!\MB|M_BB|Mult0~49_sumout  & \MB|REG_X|q [12])) # (\MB|M_AA|Mult0~49_sumout  & ((!\MB|M_BB|Mult0~49_sumout ) # (\MB|REG_X|q [12]))))

	.dataa(!\MB|M_AA|Mult0~49_sumout ),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~49_sumout ),
	.datad(!\MB|REG_X|q [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add12~102 ),
	.sharein(\MB|Add12~103 ),
	.combout(),
	.sumout(\MB|Add12~105_sumout ),
	.cout(\MB|Add12~106 ),
	.shareout(\MB|Add12~107 ));
// synopsys translate_off
defparam \MB|Add12~105 .extended_lut = "off";
defparam \MB|Add12~105 .lut_mask = 64'h000050F50000A55A;
defparam \MB|Add12~105 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N42
cyclonev_lcell_comb \MB|Add12~109 (
// Equation(s):
// \MB|Add12~109_sumout  = SUM(( !\MB|M_BB|Mult0~53_sumout  $ (!\MB|M_AA|Mult0~53_sumout  $ (!\MB|REG_X|q [13])) ) + ( \MB|Add12~107  ) + ( \MB|Add12~106  ))
// \MB|Add12~110  = CARRY(( !\MB|M_BB|Mult0~53_sumout  $ (!\MB|M_AA|Mult0~53_sumout  $ (!\MB|REG_X|q [13])) ) + ( \MB|Add12~107  ) + ( \MB|Add12~106  ))
// \MB|Add12~111  = SHARE((!\MB|M_BB|Mult0~53_sumout  & ((\MB|REG_X|q [13]) # (\MB|M_AA|Mult0~53_sumout ))) # (\MB|M_BB|Mult0~53_sumout  & (\MB|M_AA|Mult0~53_sumout  & \MB|REG_X|q [13])))

	.dataa(!\MB|M_BB|Mult0~53_sumout ),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~53_sumout ),
	.datad(!\MB|REG_X|q [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add12~106 ),
	.sharein(\MB|Add12~107 ),
	.combout(),
	.sumout(\MB|Add12~109_sumout ),
	.cout(\MB|Add12~110 ),
	.shareout(\MB|Add12~111 ));
// synopsys translate_off
defparam \MB|Add12~109 .extended_lut = "off";
defparam \MB|Add12~109 .lut_mask = 64'h00000AAF0000A55A;
defparam \MB|Add12~109 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N45
cyclonev_lcell_comb \MB|Add12~113 (
// Equation(s):
// \MB|Add12~113_sumout  = SUM(( !\MB|M_BB|Mult0~17_sumout  $ (!\MB|M_AA|Mult0~17_sumout  $ (!\MB|REG_X|q [14])) ) + ( \MB|Add12~111  ) + ( \MB|Add12~110  ))
// \MB|Add12~114  = CARRY(( !\MB|M_BB|Mult0~17_sumout  $ (!\MB|M_AA|Mult0~17_sumout  $ (!\MB|REG_X|q [14])) ) + ( \MB|Add12~111  ) + ( \MB|Add12~110  ))
// \MB|Add12~115  = SHARE((!\MB|M_BB|Mult0~17_sumout  & ((\MB|REG_X|q [14]) # (\MB|M_AA|Mult0~17_sumout ))) # (\MB|M_BB|Mult0~17_sumout  & (\MB|M_AA|Mult0~17_sumout  & \MB|REG_X|q [14])))

	.dataa(gnd),
	.datab(!\MB|M_BB|Mult0~17_sumout ),
	.datac(!\MB|M_AA|Mult0~17_sumout ),
	.datad(!\MB|REG_X|q [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add12~110 ),
	.sharein(\MB|Add12~111 ),
	.combout(),
	.sumout(\MB|Add12~113_sumout ),
	.cout(\MB|Add12~114 ),
	.shareout(\MB|Add12~115 ));
// synopsys translate_off
defparam \MB|Add12~113 .extended_lut = "off";
defparam \MB|Add12~113 .lut_mask = 64'h00000CCF0000C33C;
defparam \MB|Add12~113 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N48
cyclonev_lcell_comb \MB|Add12~117 (
// Equation(s):
// \MB|Add12~117_sumout  = SUM(( !\MB|REG_X|q [15] $ (!\MB|M_AA|Mult0~73_sumout  $ (!\MB|M_BB|Mult0~73_sumout )) ) + ( \MB|Add12~115  ) + ( \MB|Add12~114  ))
// \MB|Add12~118  = CARRY(( !\MB|REG_X|q [15] $ (!\MB|M_AA|Mult0~73_sumout  $ (!\MB|M_BB|Mult0~73_sumout )) ) + ( \MB|Add12~115  ) + ( \MB|Add12~114  ))
// \MB|Add12~119  = SHARE((!\MB|REG_X|q [15] & (\MB|M_AA|Mult0~73_sumout  & !\MB|M_BB|Mult0~73_sumout )) # (\MB|REG_X|q [15] & ((!\MB|M_BB|Mult0~73_sumout ) # (\MB|M_AA|Mult0~73_sumout ))))

	.dataa(gnd),
	.datab(!\MB|REG_X|q [15]),
	.datac(!\MB|M_AA|Mult0~73_sumout ),
	.datad(!\MB|M_BB|Mult0~73_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add12~114 ),
	.sharein(\MB|Add12~115 ),
	.combout(),
	.sumout(\MB|Add12~117_sumout ),
	.cout(\MB|Add12~118 ),
	.shareout(\MB|Add12~119 ));
// synopsys translate_off
defparam \MB|Add12~117 .extended_lut = "off";
defparam \MB|Add12~117 .lut_mask = 64'h00003F030000C33C;
defparam \MB|Add12~117 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N51
cyclonev_lcell_comb \MB|Add12~121 (
// Equation(s):
// \MB|Add12~121_sumout  = SUM(( !\MB|M_AA|Mult0~21_sumout  $ (!\MB|M_BB|Mult0~21_sumout  $ (!\MB|REG_X|q [16])) ) + ( \MB|Add12~119  ) + ( \MB|Add12~118  ))
// \MB|Add12~122  = CARRY(( !\MB|M_AA|Mult0~21_sumout  $ (!\MB|M_BB|Mult0~21_sumout  $ (!\MB|REG_X|q [16])) ) + ( \MB|Add12~119  ) + ( \MB|Add12~118  ))
// \MB|Add12~123  = SHARE((!\MB|M_AA|Mult0~21_sumout  & (!\MB|M_BB|Mult0~21_sumout  & \MB|REG_X|q [16])) # (\MB|M_AA|Mult0~21_sumout  & ((!\MB|M_BB|Mult0~21_sumout ) # (\MB|REG_X|q [16]))))

	.dataa(!\MB|M_AA|Mult0~21_sumout ),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~21_sumout ),
	.datad(!\MB|REG_X|q [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add12~118 ),
	.sharein(\MB|Add12~119 ),
	.combout(),
	.sumout(\MB|Add12~121_sumout ),
	.cout(\MB|Add12~122 ),
	.shareout(\MB|Add12~123 ));
// synopsys translate_off
defparam \MB|Add12~121 .extended_lut = "off";
defparam \MB|Add12~121 .lut_mask = 64'h000050F50000A55A;
defparam \MB|Add12~121 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N54
cyclonev_lcell_comb \MB|Add12~125 (
// Equation(s):
// \MB|Add12~125_sumout  = SUM(( !\MB|M_BB|Mult0~77_sumout  $ (!\MB|M_AA|Mult0~77_sumout  $ (!\MB|REG_X|q [17])) ) + ( \MB|Add12~123  ) + ( \MB|Add12~122  ))
// \MB|Add12~126  = CARRY(( !\MB|M_BB|Mult0~77_sumout  $ (!\MB|M_AA|Mult0~77_sumout  $ (!\MB|REG_X|q [17])) ) + ( \MB|Add12~123  ) + ( \MB|Add12~122  ))
// \MB|Add12~127  = SHARE((!\MB|M_BB|Mult0~77_sumout  & ((\MB|REG_X|q [17]) # (\MB|M_AA|Mult0~77_sumout ))) # (\MB|M_BB|Mult0~77_sumout  & (\MB|M_AA|Mult0~77_sumout  & \MB|REG_X|q [17])))

	.dataa(gnd),
	.datab(!\MB|M_BB|Mult0~77_sumout ),
	.datac(!\MB|M_AA|Mult0~77_sumout ),
	.datad(!\MB|REG_X|q [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add12~122 ),
	.sharein(\MB|Add12~123 ),
	.combout(),
	.sumout(\MB|Add12~125_sumout ),
	.cout(\MB|Add12~126 ),
	.shareout(\MB|Add12~127 ));
// synopsys translate_off
defparam \MB|Add12~125 .extended_lut = "off";
defparam \MB|Add12~125 .lut_mask = 64'h00000CCF0000C33C;
defparam \MB|Add12~125 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y12_N55
dffeas \MB|REG_A|q[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~125_sumout ),
	.asdata(\MB|REG_X|q [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[17] .is_wysiwyg = "true";
defparam \MB|REG_A|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N53
dffeas \MB|REG_A|q[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~121_sumout ),
	.asdata(\MB|REG_X|q [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[16] .is_wysiwyg = "true";
defparam \MB|REG_A|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N49
dffeas \MB|REG_A|q[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~117_sumout ),
	.asdata(\MB|REG_X|q [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[15] .is_wysiwyg = "true";
defparam \MB|REG_A|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N47
dffeas \MB|REG_A|q[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~113_sumout ),
	.asdata(\MB|REG_X|q [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[14] .is_wysiwyg = "true";
defparam \MB|REG_A|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N44
dffeas \MB|REG_A|q[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~109_sumout ),
	.asdata(\MB|REG_X|q [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[13] .is_wysiwyg = "true";
defparam \MB|REG_A|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N40
dffeas \MB|REG_A|q[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~105_sumout ),
	.asdata(\MB|REG_X|q [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[12] .is_wysiwyg = "true";
defparam \MB|REG_A|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N37
dffeas \MB|REG_A|q[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~101_sumout ),
	.asdata(\MB|REG_X|q [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[11] .is_wysiwyg = "true";
defparam \MB|REG_A|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N35
dffeas \MB|REG_A|q[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~97_sumout ),
	.asdata(\MB|REG_X|q [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[10] .is_wysiwyg = "true";
defparam \MB|REG_A|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N31
dffeas \MB|REG_A|q[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~93_sumout ),
	.asdata(\MB|REG_X|q [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[9] .is_wysiwyg = "true";
defparam \MB|REG_A|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N58
dffeas \MB|REG_A|q[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~89_sumout ),
	.asdata(\MB|REG_X|q [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[8]~DUPLICATE .is_wysiwyg = "true";
defparam \MB|REG_A|q[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N55
dffeas \MB|REG_A|q[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~85_sumout ),
	.asdata(\MB|REG_X|q [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[7]~DUPLICATE .is_wysiwyg = "true";
defparam \MB|REG_A|q[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N52
dffeas \MB|REG_A|q[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~81_sumout ),
	.asdata(\MB|REG_X|q [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[6]~DUPLICATE .is_wysiwyg = "true";
defparam \MB|REG_A|q[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N49
dffeas \MB|REG_A|q[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~77_sumout ),
	.asdata(\MB|REG_X|q [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[5] .is_wysiwyg = "true";
defparam \MB|REG_A|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N47
dffeas \MB|REG_A|q[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~73_sumout ),
	.asdata(\MB|REG_X|q [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[4]~DUPLICATE .is_wysiwyg = "true";
defparam \MB|REG_A|q[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N43
dffeas \MB|REG_A|q[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~69_sumout ),
	.asdata(\MB|REG_X|q [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[3] .is_wysiwyg = "true";
defparam \MB|REG_A|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N40
dffeas \MB|REG_A|q[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~65_sumout ),
	.asdata(\MB|REG_X|q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[2]~DUPLICATE .is_wysiwyg = "true";
defparam \MB|REG_A|q[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N37
dffeas \MB|REG_A|q[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~61_sumout ),
	.asdata(\MB|REG_X|q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[1] .is_wysiwyg = "true";
defparam \MB|REG_A|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N56
dffeas \MB|REG_A|q[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~85_sumout ),
	.asdata(\MB|REG_X|q [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[7] .is_wysiwyg = "true";
defparam \MB|REG_A|q[7] .power_up = "low";
// synopsys translate_on

// Location: DSP_X32_Y6_N0
cyclonev_mac \MB|M_AB|Mult0~132 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\MB|REG_A|q [31],\MB|REG_A|q [31],\MB|REG_A|q [31],\MB|REG_A|q [31],\MB|REG_A|q [31],\MB|REG_A|q [30],\MB|REG_A|q[29]~DUPLICATE_q ,\MB|REG_A|q[28]~DUPLICATE_q ,\MB|REG_A|q [27],\MB|REG_A|q [26],\MB|REG_A|q [25],\MB|REG_A|q [24],\MB|REG_A|q [23],\MB|REG_A|q [22],\MB|REG_A|q [21],\MB|REG_A|q [20],\MB|REG_A|q [19],\MB|REG_A|q [18]}),
	.ay({\MB|REG_B|q [17],\MB|REG_B|q[16]~DUPLICATE_q ,\MB|REG_B|q [15],\MB|REG_B|q [14],\MB|REG_B|q[13]~DUPLICATE_q ,\MB|REG_B|q[12]~DUPLICATE_q ,\MB|REG_B|q [11],\MB|REG_B|q[10]~DUPLICATE_q ,\MB|REG_B|q [9],\MB|REG_B|q [8],\MB|REG_B|q[7]~DUPLICATE_q ,\MB|REG_B|q[6]~DUPLICATE_q ,\MB|REG_B|q [5],
\MB|REG_B|q [4],\MB|REG_B|q [3],\MB|REG_B|q[2]~DUPLICATE_q ,\MB|REG_B|q [1],\MB|REG_B|q [0]}),
	.az(26'b00000000000000000000000000),
	.bx({\MB|REG_B|q[31]~DUPLICATE_q ,\MB|REG_B|q[31]~DUPLICATE_q ,\MB|REG_B|q[31]~DUPLICATE_q ,\MB|REG_B|q[31]~DUPLICATE_q ,\MB|REG_B|q[31]~DUPLICATE_q ,\MB|REG_B|q [30],\MB|REG_B|q [29],\MB|REG_B|q [28],\MB|REG_B|q [27],\MB|REG_B|q [26],\MB|REG_B|q [25],\MB|REG_B|q [24],\MB|REG_B|q[23]~DUPLICATE_q ,
\MB|REG_B|q [22],\MB|REG_B|q [21],\MB|REG_B|q [20],\MB|REG_B|q [19],\MB|REG_B|q [18]}),
	.by({\MB|REG_A|q [17],\MB|REG_A|q [16],\MB|REG_A|q [15],\MB|REG_A|q[14]~DUPLICATE_q ,\MB|REG_A|q [13],\MB|REG_A|q [12],\MB|REG_A|q [11],\MB|REG_A|q [10],\MB|REG_A|q [9],\MB|REG_A|q [8],\MB|REG_A|q [7],\MB|REG_A|q[6]~DUPLICATE_q ,\MB|REG_A|q [5],\MB|REG_A|q [4],\MB|REG_A|q[3]~DUPLICATE_q ,\MB|REG_A|q[2]~DUPLICATE_q ,
\MB|REG_A|q [1],\MB|REG_A|q [0]}),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\MB|M_AB|Mult0~132_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~132 .accumulate_clock = "none";
defparam \MB|M_AB|Mult0~132 .ax_clock = "none";
defparam \MB|M_AB|Mult0~132 .ax_width = 18;
defparam \MB|M_AB|Mult0~132 .ay_scan_in_clock = "none";
defparam \MB|M_AB|Mult0~132 .ay_scan_in_width = 18;
defparam \MB|M_AB|Mult0~132 .ay_use_scan_in = "false";
defparam \MB|M_AB|Mult0~132 .az_clock = "none";
defparam \MB|M_AB|Mult0~132 .bx_clock = "none";
defparam \MB|M_AB|Mult0~132 .bx_width = 18;
defparam \MB|M_AB|Mult0~132 .by_clock = "none";
defparam \MB|M_AB|Mult0~132 .by_use_scan_in = "false";
defparam \MB|M_AB|Mult0~132 .by_width = 18;
defparam \MB|M_AB|Mult0~132 .bz_clock = "none";
defparam \MB|M_AB|Mult0~132 .coef_a_0 = 0;
defparam \MB|M_AB|Mult0~132 .coef_a_1 = 0;
defparam \MB|M_AB|Mult0~132 .coef_a_2 = 0;
defparam \MB|M_AB|Mult0~132 .coef_a_3 = 0;
defparam \MB|M_AB|Mult0~132 .coef_a_4 = 0;
defparam \MB|M_AB|Mult0~132 .coef_a_5 = 0;
defparam \MB|M_AB|Mult0~132 .coef_a_6 = 0;
defparam \MB|M_AB|Mult0~132 .coef_a_7 = 0;
defparam \MB|M_AB|Mult0~132 .coef_b_0 = 0;
defparam \MB|M_AB|Mult0~132 .coef_b_1 = 0;
defparam \MB|M_AB|Mult0~132 .coef_b_2 = 0;
defparam \MB|M_AB|Mult0~132 .coef_b_3 = 0;
defparam \MB|M_AB|Mult0~132 .coef_b_4 = 0;
defparam \MB|M_AB|Mult0~132 .coef_b_5 = 0;
defparam \MB|M_AB|Mult0~132 .coef_b_6 = 0;
defparam \MB|M_AB|Mult0~132 .coef_b_7 = 0;
defparam \MB|M_AB|Mult0~132 .coef_sel_a_clock = "none";
defparam \MB|M_AB|Mult0~132 .coef_sel_b_clock = "none";
defparam \MB|M_AB|Mult0~132 .delay_scan_out_ay = "false";
defparam \MB|M_AB|Mult0~132 .delay_scan_out_by = "false";
defparam \MB|M_AB|Mult0~132 .enable_double_accum = "false";
defparam \MB|M_AB|Mult0~132 .load_const_clock = "none";
defparam \MB|M_AB|Mult0~132 .load_const_value = 0;
defparam \MB|M_AB|Mult0~132 .mode_sub_location = 0;
defparam \MB|M_AB|Mult0~132 .negate_clock = "none";
defparam \MB|M_AB|Mult0~132 .operand_source_max = "input";
defparam \MB|M_AB|Mult0~132 .operand_source_may = "input";
defparam \MB|M_AB|Mult0~132 .operand_source_mbx = "input";
defparam \MB|M_AB|Mult0~132 .operand_source_mby = "input";
defparam \MB|M_AB|Mult0~132 .operation_mode = "m18x18_sumof2";
defparam \MB|M_AB|Mult0~132 .output_clock = "none";
defparam \MB|M_AB|Mult0~132 .preadder_subtract_a = "false";
defparam \MB|M_AB|Mult0~132 .preadder_subtract_b = "false";
defparam \MB|M_AB|Mult0~132 .result_a_width = 64;
defparam \MB|M_AB|Mult0~132 .signed_max = "true";
defparam \MB|M_AB|Mult0~132 .signed_may = "false";
defparam \MB|M_AB|Mult0~132 .signed_mbx = "true";
defparam \MB|M_AB|Mult0~132 .signed_mby = "false";
defparam \MB|M_AB|Mult0~132 .sub_clock = "none";
defparam \MB|M_AB|Mult0~132 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y18_N0
cyclonev_mac \MB|M_AB|Mult0~814 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\MB|REG_B|q [17],\MB|REG_B|q [16],\MB|REG_B|q [15],\MB|REG_B|q [14],\MB|REG_B|q [13],\MB|REG_B|q[12]~DUPLICATE_q ,\MB|REG_B|q [11],\MB|REG_B|q[10]~DUPLICATE_q ,\MB|REG_B|q [9],\MB|REG_B|q[8]~DUPLICATE_q ,\MB|REG_B|q [7],\MB|REG_B|q[6]~DUPLICATE_q ,\MB|REG_B|q[5]~DUPLICATE_q ,\MB|REG_B|q [4],
\MB|REG_B|q [3],\MB|REG_B|q[2]~DUPLICATE_q ,\MB|REG_B|q [1],\MB|REG_B|q [0]}),
	.ay({\MB|REG_A|q [17],\MB|REG_A|q [16],\MB|REG_A|q [15],\MB|REG_A|q[14]~DUPLICATE_q ,\MB|REG_A|q [13],\MB|REG_A|q [12],\MB|REG_A|q [11],\MB|REG_A|q [10],\MB|REG_A|q [9],\MB|REG_A|q [8],\MB|REG_A|q[7]~DUPLICATE_q ,\MB|REG_A|q [6],\MB|REG_A|q [5],\MB|REG_A|q[4]~DUPLICATE_q ,\MB|REG_A|q[3]~DUPLICATE_q ,\MB|REG_A|q [2],
\MB|REG_A|q [1],\MB|REG_A|q [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\MB|M_AB|Mult0~814_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~814 .accumulate_clock = "none";
defparam \MB|M_AB|Mult0~814 .ax_clock = "none";
defparam \MB|M_AB|Mult0~814 .ax_width = 18;
defparam \MB|M_AB|Mult0~814 .ay_scan_in_clock = "none";
defparam \MB|M_AB|Mult0~814 .ay_scan_in_width = 18;
defparam \MB|M_AB|Mult0~814 .ay_use_scan_in = "false";
defparam \MB|M_AB|Mult0~814 .az_clock = "none";
defparam \MB|M_AB|Mult0~814 .bx_clock = "none";
defparam \MB|M_AB|Mult0~814 .by_clock = "none";
defparam \MB|M_AB|Mult0~814 .by_use_scan_in = "false";
defparam \MB|M_AB|Mult0~814 .bz_clock = "none";
defparam \MB|M_AB|Mult0~814 .coef_a_0 = 0;
defparam \MB|M_AB|Mult0~814 .coef_a_1 = 0;
defparam \MB|M_AB|Mult0~814 .coef_a_2 = 0;
defparam \MB|M_AB|Mult0~814 .coef_a_3 = 0;
defparam \MB|M_AB|Mult0~814 .coef_a_4 = 0;
defparam \MB|M_AB|Mult0~814 .coef_a_5 = 0;
defparam \MB|M_AB|Mult0~814 .coef_a_6 = 0;
defparam \MB|M_AB|Mult0~814 .coef_a_7 = 0;
defparam \MB|M_AB|Mult0~814 .coef_b_0 = 0;
defparam \MB|M_AB|Mult0~814 .coef_b_1 = 0;
defparam \MB|M_AB|Mult0~814 .coef_b_2 = 0;
defparam \MB|M_AB|Mult0~814 .coef_b_3 = 0;
defparam \MB|M_AB|Mult0~814 .coef_b_4 = 0;
defparam \MB|M_AB|Mult0~814 .coef_b_5 = 0;
defparam \MB|M_AB|Mult0~814 .coef_b_6 = 0;
defparam \MB|M_AB|Mult0~814 .coef_b_7 = 0;
defparam \MB|M_AB|Mult0~814 .coef_sel_a_clock = "none";
defparam \MB|M_AB|Mult0~814 .coef_sel_b_clock = "none";
defparam \MB|M_AB|Mult0~814 .delay_scan_out_ay = "false";
defparam \MB|M_AB|Mult0~814 .delay_scan_out_by = "false";
defparam \MB|M_AB|Mult0~814 .enable_double_accum = "false";
defparam \MB|M_AB|Mult0~814 .load_const_clock = "none";
defparam \MB|M_AB|Mult0~814 .load_const_value = 0;
defparam \MB|M_AB|Mult0~814 .mode_sub_location = 0;
defparam \MB|M_AB|Mult0~814 .negate_clock = "none";
defparam \MB|M_AB|Mult0~814 .operand_source_max = "input";
defparam \MB|M_AB|Mult0~814 .operand_source_may = "input";
defparam \MB|M_AB|Mult0~814 .operand_source_mbx = "input";
defparam \MB|M_AB|Mult0~814 .operand_source_mby = "input";
defparam \MB|M_AB|Mult0~814 .operation_mode = "m18x18_full";
defparam \MB|M_AB|Mult0~814 .output_clock = "none";
defparam \MB|M_AB|Mult0~814 .preadder_subtract_a = "false";
defparam \MB|M_AB|Mult0~814 .preadder_subtract_b = "false";
defparam \MB|M_AB|Mult0~814 .result_a_width = 64;
defparam \MB|M_AB|Mult0~814 .signed_max = "false";
defparam \MB|M_AB|Mult0~814 .signed_may = "false";
defparam \MB|M_AB|Mult0~814 .signed_mbx = "false";
defparam \MB|M_AB|Mult0~814 .signed_mby = "false";
defparam \MB|M_AB|Mult0~814 .sub_clock = "none";
defparam \MB|M_AB|Mult0~814 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N0
cyclonev_lcell_comb \MB|M_AB|Mult0~1161 (
// Equation(s):
// \MB|M_AB|Mult0~1161_cout  = CARRY(( \MB|M_AB|Mult0~132_resulta  ) + ( \MB|M_AB|Mult0~832  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~132_resulta ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|M_AB|Mult0~832 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\MB|M_AB|Mult0~1161_cout ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~1161 .extended_lut = "off";
defparam \MB|M_AB|Mult0~1161 .lut_mask = 64'h0000FF0000000F0F;
defparam \MB|M_AB|Mult0~1161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N3
cyclonev_lcell_comb \MB|M_AB|Mult0~1157 (
// Equation(s):
// \MB|M_AB|Mult0~1157_cout  = CARRY(( \MB|M_AB|Mult0~133  ) + ( \MB|M_AB|Mult0~833  ) + ( \MB|M_AB|Mult0~1161_cout  ))

	.dataa(!\MB|M_AB|Mult0~833 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MB|M_AB|Mult0~133 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AB|Mult0~1161_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\MB|M_AB|Mult0~1157_cout ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~1157 .extended_lut = "off";
defparam \MB|M_AB|Mult0~1157 .lut_mask = 64'h0000AAAA000000FF;
defparam \MB|M_AB|Mult0~1157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N6
cyclonev_lcell_comb \MB|M_AB|Mult0~1153 (
// Equation(s):
// \MB|M_AB|Mult0~1153_cout  = CARRY(( \MB|M_AB|Mult0~134  ) + ( \MB|M_AB|Mult0~834  ) + ( \MB|M_AB|Mult0~1157_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~834 ),
	.datad(!\MB|M_AB|Mult0~134 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AB|Mult0~1157_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\MB|M_AB|Mult0~1153_cout ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~1153 .extended_lut = "off";
defparam \MB|M_AB|Mult0~1153 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_AB|Mult0~1153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N9
cyclonev_lcell_comb \MB|M_AB|Mult0~1149 (
// Equation(s):
// \MB|M_AB|Mult0~1149_cout  = CARRY(( \MB|M_AB|Mult0~835  ) + ( \MB|M_AB|Mult0~135  ) + ( \MB|M_AB|Mult0~1153_cout  ))

	.dataa(!\MB|M_AB|Mult0~135 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MB|M_AB|Mult0~835 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AB|Mult0~1153_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\MB|M_AB|Mult0~1149_cout ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~1149 .extended_lut = "off";
defparam \MB|M_AB|Mult0~1149 .lut_mask = 64'h0000AAAA000000FF;
defparam \MB|M_AB|Mult0~1149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N12
cyclonev_lcell_comb \MB|M_AB|Mult0~57 (
// Equation(s):
// \MB|M_AB|Mult0~57_sumout  = SUM(( \MB|M_AB|Mult0~136  ) + ( \MB|M_AB|Mult0~836  ) + ( \MB|M_AB|Mult0~1149_cout  ))
// \MB|M_AB|Mult0~58  = CARRY(( \MB|M_AB|Mult0~136  ) + ( \MB|M_AB|Mult0~836  ) + ( \MB|M_AB|Mult0~1149_cout  ))

	.dataa(gnd),
	.datab(!\MB|M_AB|Mult0~136 ),
	.datac(!\MB|M_AB|Mult0~836 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AB|Mult0~1149_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AB|Mult0~57_sumout ),
	.cout(\MB|M_AB|Mult0~58 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~57 .extended_lut = "off";
defparam \MB|M_AB|Mult0~57 .lut_mask = 64'h0000F0F000003333;
defparam \MB|M_AB|Mult0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N15
cyclonev_lcell_comb \MB|M_AB|Mult0~61 (
// Equation(s):
// \MB|M_AB|Mult0~61_sumout  = SUM(( \MB|M_AB|Mult0~837  ) + ( \MB|M_AB|Mult0~137  ) + ( \MB|M_AB|Mult0~58  ))
// \MB|M_AB|Mult0~62  = CARRY(( \MB|M_AB|Mult0~837  ) + ( \MB|M_AB|Mult0~137  ) + ( \MB|M_AB|Mult0~58  ))

	.dataa(!\MB|M_AB|Mult0~137 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MB|M_AB|Mult0~837 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AB|Mult0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AB|Mult0~61_sumout ),
	.cout(\MB|M_AB|Mult0~62 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~61 .extended_lut = "off";
defparam \MB|M_AB|Mult0~61 .lut_mask = 64'h0000AAAA000000FF;
defparam \MB|M_AB|Mult0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N18
cyclonev_lcell_comb \MB|M_AB|Mult0~65 (
// Equation(s):
// \MB|M_AB|Mult0~65_sumout  = SUM(( \MB|M_AB|Mult0~838  ) + ( \MB|M_AB|Mult0~138  ) + ( \MB|M_AB|Mult0~62  ))
// \MB|M_AB|Mult0~66  = CARRY(( \MB|M_AB|Mult0~838  ) + ( \MB|M_AB|Mult0~138  ) + ( \MB|M_AB|Mult0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~138 ),
	.datad(!\MB|M_AB|Mult0~838 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AB|Mult0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AB|Mult0~65_sumout ),
	.cout(\MB|M_AB|Mult0~66 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~65 .extended_lut = "off";
defparam \MB|M_AB|Mult0~65 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_AB|Mult0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N21
cyclonev_lcell_comb \MB|M_AB|Mult0~69 (
// Equation(s):
// \MB|M_AB|Mult0~69_sumout  = SUM(( \MB|M_AB|Mult0~139  ) + ( \MB|M_AB|Mult0~839  ) + ( \MB|M_AB|Mult0~66  ))
// \MB|M_AB|Mult0~70  = CARRY(( \MB|M_AB|Mult0~139  ) + ( \MB|M_AB|Mult0~839  ) + ( \MB|M_AB|Mult0~66  ))

	.dataa(!\MB|M_AB|Mult0~839 ),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~139 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AB|Mult0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AB|Mult0~69_sumout ),
	.cout(\MB|M_AB|Mult0~70 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~69 .extended_lut = "off";
defparam \MB|M_AB|Mult0~69 .lut_mask = 64'h0000AAAA00000F0F;
defparam \MB|M_AB|Mult0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N24
cyclonev_lcell_comb \MB|M_AB|Mult0~73 (
// Equation(s):
// \MB|M_AB|Mult0~73_sumout  = SUM(( \MB|M_AB|Mult0~140  ) + ( \MB|M_AB|Mult0~840  ) + ( \MB|M_AB|Mult0~70  ))
// \MB|M_AB|Mult0~74  = CARRY(( \MB|M_AB|Mult0~140  ) + ( \MB|M_AB|Mult0~840  ) + ( \MB|M_AB|Mult0~70  ))

	.dataa(gnd),
	.datab(!\MB|M_AB|Mult0~140 ),
	.datac(!\MB|M_AB|Mult0~840 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AB|Mult0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AB|Mult0~73_sumout ),
	.cout(\MB|M_AB|Mult0~74 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~73 .extended_lut = "off";
defparam \MB|M_AB|Mult0~73 .lut_mask = 64'h0000F0F000003333;
defparam \MB|M_AB|Mult0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N27
cyclonev_lcell_comb \MB|M_AB|Mult0~77 (
// Equation(s):
// \MB|M_AB|Mult0~77_sumout  = SUM(( \MB|M_AB|Mult0~841  ) + ( \MB|M_AB|Mult0~141  ) + ( \MB|M_AB|Mult0~74  ))
// \MB|M_AB|Mult0~78  = CARRY(( \MB|M_AB|Mult0~841  ) + ( \MB|M_AB|Mult0~141  ) + ( \MB|M_AB|Mult0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~141 ),
	.datad(!\MB|M_AB|Mult0~841 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AB|Mult0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AB|Mult0~77_sumout ),
	.cout(\MB|M_AB|Mult0~78 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~77 .extended_lut = "off";
defparam \MB|M_AB|Mult0~77 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_AB|Mult0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N30
cyclonev_lcell_comb \MB|M_AB|Mult0~81 (
// Equation(s):
// \MB|M_AB|Mult0~81_sumout  = SUM(( \MB|M_AB|Mult0~842  ) + ( \MB|M_AB|Mult0~142  ) + ( \MB|M_AB|Mult0~78  ))
// \MB|M_AB|Mult0~82  = CARRY(( \MB|M_AB|Mult0~842  ) + ( \MB|M_AB|Mult0~142  ) + ( \MB|M_AB|Mult0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~142 ),
	.datad(!\MB|M_AB|Mult0~842 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AB|Mult0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AB|Mult0~81_sumout ),
	.cout(\MB|M_AB|Mult0~82 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~81 .extended_lut = "off";
defparam \MB|M_AB|Mult0~81 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_AB|Mult0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N33
cyclonev_lcell_comb \MB|M_AB|Mult0~85 (
// Equation(s):
// \MB|M_AB|Mult0~85_sumout  = SUM(( \MB|M_AB|Mult0~143  ) + ( \MB|M_AB|Mult0~843  ) + ( \MB|M_AB|Mult0~82  ))
// \MB|M_AB|Mult0~86  = CARRY(( \MB|M_AB|Mult0~143  ) + ( \MB|M_AB|Mult0~843  ) + ( \MB|M_AB|Mult0~82  ))

	.dataa(!\MB|M_AB|Mult0~143 ),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~843 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AB|Mult0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AB|Mult0~85_sumout ),
	.cout(\MB|M_AB|Mult0~86 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~85 .extended_lut = "off";
defparam \MB|M_AB|Mult0~85 .lut_mask = 64'h0000F0F000005555;
defparam \MB|M_AB|Mult0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N36
cyclonev_lcell_comb \MB|M_AB|Mult0~89 (
// Equation(s):
// \MB|M_AB|Mult0~89_sumout  = SUM(( \MB|M_AB|Mult0~144  ) + ( \MB|M_AB|Mult0~844  ) + ( \MB|M_AB|Mult0~86  ))
// \MB|M_AB|Mult0~90  = CARRY(( \MB|M_AB|Mult0~144  ) + ( \MB|M_AB|Mult0~844  ) + ( \MB|M_AB|Mult0~86  ))

	.dataa(!\MB|M_AB|Mult0~144 ),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~844 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AB|Mult0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AB|Mult0~89_sumout ),
	.cout(\MB|M_AB|Mult0~90 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~89 .extended_lut = "off";
defparam \MB|M_AB|Mult0~89 .lut_mask = 64'h0000F0F000005555;
defparam \MB|M_AB|Mult0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N39
cyclonev_lcell_comb \MB|M_AB|Mult0~93 (
// Equation(s):
// \MB|M_AB|Mult0~93_sumout  = SUM(( \MB|M_AB|Mult0~845  ) + ( \MB|M_AB|Mult0~145  ) + ( \MB|M_AB|Mult0~90  ))
// \MB|M_AB|Mult0~94  = CARRY(( \MB|M_AB|Mult0~845  ) + ( \MB|M_AB|Mult0~145  ) + ( \MB|M_AB|Mult0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MB|M_AB|Mult0~845 ),
	.datae(gnd),
	.dataf(!\MB|M_AB|Mult0~145 ),
	.datag(gnd),
	.cin(\MB|M_AB|Mult0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AB|Mult0~93_sumout ),
	.cout(\MB|M_AB|Mult0~94 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~93 .extended_lut = "off";
defparam \MB|M_AB|Mult0~93 .lut_mask = 64'h0000FF00000000FF;
defparam \MB|M_AB|Mult0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N42
cyclonev_lcell_comb \MB|M_AB|Mult0~97 (
// Equation(s):
// \MB|M_AB|Mult0~97_sumout  = SUM(( \MB|M_AB|Mult0~146  ) + ( \MB|M_AB|Mult0~846  ) + ( \MB|M_AB|Mult0~94  ))
// \MB|M_AB|Mult0~98  = CARRY(( \MB|M_AB|Mult0~146  ) + ( \MB|M_AB|Mult0~846  ) + ( \MB|M_AB|Mult0~94  ))

	.dataa(!\MB|M_AB|Mult0~146 ),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~846 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AB|Mult0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AB|Mult0~97_sumout ),
	.cout(\MB|M_AB|Mult0~98 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~97 .extended_lut = "off";
defparam \MB|M_AB|Mult0~97 .lut_mask = 64'h0000F0F000005555;
defparam \MB|M_AB|Mult0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N45
cyclonev_lcell_comb \MB|M_AB|Mult0~101 (
// Equation(s):
// \MB|M_AB|Mult0~101_sumout  = SUM(( \MB|M_AB|Mult0~847  ) + ( \MB|M_AB|Mult0~147  ) + ( \MB|M_AB|Mult0~98  ))
// \MB|M_AB|Mult0~102  = CARRY(( \MB|M_AB|Mult0~847  ) + ( \MB|M_AB|Mult0~147  ) + ( \MB|M_AB|Mult0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~147 ),
	.datad(!\MB|M_AB|Mult0~847 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AB|Mult0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AB|Mult0~101_sumout ),
	.cout(\MB|M_AB|Mult0~102 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~101 .extended_lut = "off";
defparam \MB|M_AB|Mult0~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_AB|Mult0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N48
cyclonev_lcell_comb \MB|M_AB|Mult0~105 (
// Equation(s):
// \MB|M_AB|Mult0~105_sumout  = SUM(( \MB|M_AB|Mult0~848  ) + ( \MB|M_AB|Mult0~148  ) + ( \MB|M_AB|Mult0~102  ))
// \MB|M_AB|Mult0~106  = CARRY(( \MB|M_AB|Mult0~848  ) + ( \MB|M_AB|Mult0~148  ) + ( \MB|M_AB|Mult0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~148 ),
	.datad(!\MB|M_AB|Mult0~848 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AB|Mult0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AB|Mult0~105_sumout ),
	.cout(\MB|M_AB|Mult0~106 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~105 .extended_lut = "off";
defparam \MB|M_AB|Mult0~105 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_AB|Mult0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N51
cyclonev_lcell_comb \MB|M_AB|Mult0~109 (
// Equation(s):
// \MB|M_AB|Mult0~109_sumout  = SUM(( \MB|M_AB|Mult0~149  ) + ( \MB|M_AB|Mult0~849  ) + ( \MB|M_AB|Mult0~106  ))
// \MB|M_AB|Mult0~110  = CARRY(( \MB|M_AB|Mult0~149  ) + ( \MB|M_AB|Mult0~849  ) + ( \MB|M_AB|Mult0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~849 ),
	.datad(!\MB|M_AB|Mult0~149 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AB|Mult0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AB|Mult0~109_sumout ),
	.cout(\MB|M_AB|Mult0~110 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~109 .extended_lut = "off";
defparam \MB|M_AB|Mult0~109 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_AB|Mult0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N54
cyclonev_lcell_comb \MB|M_AB|Mult0~113 (
// Equation(s):
// \MB|M_AB|Mult0~113_sumout  = SUM(( \MB|M_AB|Mult0~150  ) + ( \MB|M_AB|Mult0~473_resulta  ) + ( \MB|M_AB|Mult0~110  ))
// \MB|M_AB|Mult0~114  = CARRY(( \MB|M_AB|Mult0~150  ) + ( \MB|M_AB|Mult0~473_resulta  ) + ( \MB|M_AB|Mult0~110  ))

	.dataa(gnd),
	.datab(!\MB|M_AB|Mult0~473_resulta ),
	.datac(gnd),
	.datad(!\MB|M_AB|Mult0~150 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AB|Mult0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AB|Mult0~113_sumout ),
	.cout(\MB|M_AB|Mult0~114 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~113 .extended_lut = "off";
defparam \MB|M_AB|Mult0~113 .lut_mask = 64'h0000CCCC000000FF;
defparam \MB|M_AB|Mult0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N57
cyclonev_lcell_comb \MB|M_AB|Mult0~117 (
// Equation(s):
// \MB|M_AB|Mult0~117_sumout  = SUM(( \MB|M_AB|Mult0~151  ) + ( \MB|M_AB|Mult0~474  ) + ( \MB|M_AB|Mult0~114  ))
// \MB|M_AB|Mult0~118  = CARRY(( \MB|M_AB|Mult0~151  ) + ( \MB|M_AB|Mult0~474  ) + ( \MB|M_AB|Mult0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~474 ),
	.datad(!\MB|M_AB|Mult0~151 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AB|Mult0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AB|Mult0~117_sumout ),
	.cout(\MB|M_AB|Mult0~118 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~117 .extended_lut = "off";
defparam \MB|M_AB|Mult0~117 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_AB|Mult0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N0
cyclonev_lcell_comb \MB|M_AB|Mult0~121 (
// Equation(s):
// \MB|M_AB|Mult0~121_sumout  = SUM(( \MB|M_AB|Mult0~152  ) + ( \MB|M_AB|Mult0~475  ) + ( \MB|M_AB|Mult0~118  ))
// \MB|M_AB|Mult0~122  = CARRY(( \MB|M_AB|Mult0~152  ) + ( \MB|M_AB|Mult0~475  ) + ( \MB|M_AB|Mult0~118  ))

	.dataa(!\MB|M_AB|Mult0~475 ),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~152 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AB|Mult0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AB|Mult0~121_sumout ),
	.cout(\MB|M_AB|Mult0~122 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~121 .extended_lut = "off";
defparam \MB|M_AB|Mult0~121 .lut_mask = 64'h0000AAAA00000F0F;
defparam \MB|M_AB|Mult0~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N0
cyclonev_lcell_comb \MB|Add13~57 (
// Equation(s):
// \MB|Add13~57_sumout  = SUM(( \MB|M_AB|Mult0~57_sumout  ) + ( \MB|REG_Y|q [1] ) + ( !VCC ))
// \MB|Add13~58  = CARRY(( \MB|M_AB|Mult0~57_sumout  ) + ( \MB|REG_Y|q [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_Y|q [1]),
	.datad(!\MB|M_AB|Mult0~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add13~57_sumout ),
	.cout(\MB|Add13~58 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add13~57 .extended_lut = "off";
defparam \MB|Add13~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|Add13~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N3
cyclonev_lcell_comb \MB|Add13~61 (
// Equation(s):
// \MB|Add13~61_sumout  = SUM(( \MB|M_AB|Mult0~61_sumout  ) + ( \MB|REG_Y|q [2] ) + ( \MB|Add13~58  ))
// \MB|Add13~62  = CARRY(( \MB|M_AB|Mult0~61_sumout  ) + ( \MB|REG_Y|q [2] ) + ( \MB|Add13~58  ))

	.dataa(!\MB|REG_Y|q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MB|M_AB|Mult0~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add13~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add13~61_sumout ),
	.cout(\MB|Add13~62 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add13~61 .extended_lut = "off";
defparam \MB|Add13~61 .lut_mask = 64'h0000AAAA000000FF;
defparam \MB|Add13~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N6
cyclonev_lcell_comb \MB|Add13~65 (
// Equation(s):
// \MB|Add13~65_sumout  = SUM(( \MB|M_AB|Mult0~65_sumout  ) + ( \MB|REG_Y|q [3] ) + ( \MB|Add13~62  ))
// \MB|Add13~66  = CARRY(( \MB|M_AB|Mult0~65_sumout  ) + ( \MB|REG_Y|q [3] ) + ( \MB|Add13~62  ))

	.dataa(gnd),
	.datab(!\MB|REG_Y|q [3]),
	.datac(gnd),
	.datad(!\MB|M_AB|Mult0~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add13~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add13~65_sumout ),
	.cout(\MB|Add13~66 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add13~65 .extended_lut = "off";
defparam \MB|Add13~65 .lut_mask = 64'h0000CCCC000000FF;
defparam \MB|Add13~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N9
cyclonev_lcell_comb \MB|Add13~69 (
// Equation(s):
// \MB|Add13~69_sumout  = SUM(( \MB|M_AB|Mult0~69_sumout  ) + ( \MB|REG_Y|q [4] ) + ( \MB|Add13~66  ))
// \MB|Add13~70  = CARRY(( \MB|M_AB|Mult0~69_sumout  ) + ( \MB|REG_Y|q [4] ) + ( \MB|Add13~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|REG_Y|q [4]),
	.datag(gnd),
	.cin(\MB|Add13~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add13~69_sumout ),
	.cout(\MB|Add13~70 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add13~69 .extended_lut = "off";
defparam \MB|Add13~69 .lut_mask = 64'h0000FF0000000F0F;
defparam \MB|Add13~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N12
cyclonev_lcell_comb \MB|Add13~73 (
// Equation(s):
// \MB|Add13~73_sumout  = SUM(( \MB|M_AB|Mult0~73_sumout  ) + ( \MB|REG_Y|q [5] ) + ( \MB|Add13~70  ))
// \MB|Add13~74  = CARRY(( \MB|M_AB|Mult0~73_sumout  ) + ( \MB|REG_Y|q [5] ) + ( \MB|Add13~70  ))

	.dataa(!\MB|REG_Y|q [5]),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~73_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add13~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add13~73_sumout ),
	.cout(\MB|Add13~74 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add13~73 .extended_lut = "off";
defparam \MB|Add13~73 .lut_mask = 64'h0000AAAA00000F0F;
defparam \MB|Add13~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N15
cyclonev_lcell_comb \MB|Add13~77 (
// Equation(s):
// \MB|Add13~77_sumout  = SUM(( \MB|M_AB|Mult0~77_sumout  ) + ( \MB|REG_Y|q [6] ) + ( \MB|Add13~74  ))
// \MB|Add13~78  = CARRY(( \MB|M_AB|Mult0~77_sumout  ) + ( \MB|REG_Y|q [6] ) + ( \MB|Add13~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_Y|q [6]),
	.datad(!\MB|M_AB|Mult0~77_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add13~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add13~77_sumout ),
	.cout(\MB|Add13~78 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add13~77 .extended_lut = "off";
defparam \MB|Add13~77 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|Add13~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N18
cyclonev_lcell_comb \MB|Add13~81 (
// Equation(s):
// \MB|Add13~81_sumout  = SUM(( \MB|M_AB|Mult0~81_sumout  ) + ( \MB|REG_Y|q [7] ) + ( \MB|Add13~78  ))
// \MB|Add13~82  = CARRY(( \MB|M_AB|Mult0~81_sumout  ) + ( \MB|REG_Y|q [7] ) + ( \MB|Add13~78  ))

	.dataa(gnd),
	.datab(!\MB|REG_Y|q [7]),
	.datac(!\MB|M_AB|Mult0~81_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add13~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add13~81_sumout ),
	.cout(\MB|Add13~82 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add13~81 .extended_lut = "off";
defparam \MB|Add13~81 .lut_mask = 64'h0000CCCC00000F0F;
defparam \MB|Add13~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N21
cyclonev_lcell_comb \MB|Add13~85 (
// Equation(s):
// \MB|Add13~85_sumout  = SUM(( \MB|REG_Y|q [8] ) + ( \MB|M_AB|Mult0~85_sumout  ) + ( \MB|Add13~82  ))
// \MB|Add13~86  = CARRY(( \MB|REG_Y|q [8] ) + ( \MB|M_AB|Mult0~85_sumout  ) + ( \MB|Add13~82  ))

	.dataa(!\MB|REG_Y|q [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|M_AB|Mult0~85_sumout ),
	.datag(gnd),
	.cin(\MB|Add13~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add13~85_sumout ),
	.cout(\MB|Add13~86 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add13~85 .extended_lut = "off";
defparam \MB|Add13~85 .lut_mask = 64'h0000FF0000005555;
defparam \MB|Add13~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N24
cyclonev_lcell_comb \MB|Add13~89 (
// Equation(s):
// \MB|Add13~89_sumout  = SUM(( \MB|M_AB|Mult0~89_sumout  ) + ( \MB|REG_Y|q [9] ) + ( \MB|Add13~86  ))
// \MB|Add13~90  = CARRY(( \MB|M_AB|Mult0~89_sumout  ) + ( \MB|REG_Y|q [9] ) + ( \MB|Add13~86  ))

	.dataa(gnd),
	.datab(!\MB|REG_Y|q [9]),
	.datac(!\MB|M_AB|Mult0~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add13~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add13~89_sumout ),
	.cout(\MB|Add13~90 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add13~89 .extended_lut = "off";
defparam \MB|Add13~89 .lut_mask = 64'h0000CCCC00000F0F;
defparam \MB|Add13~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N27
cyclonev_lcell_comb \MB|Add13~93 (
// Equation(s):
// \MB|Add13~93_sumout  = SUM(( \MB|M_AB|Mult0~93_sumout  ) + ( \MB|REG_Y|q [10] ) + ( \MB|Add13~90  ))
// \MB|Add13~94  = CARRY(( \MB|M_AB|Mult0~93_sumout  ) + ( \MB|REG_Y|q [10] ) + ( \MB|Add13~90  ))

	.dataa(!\MB|REG_Y|q [10]),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~93_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add13~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add13~93_sumout ),
	.cout(\MB|Add13~94 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add13~93 .extended_lut = "off";
defparam \MB|Add13~93 .lut_mask = 64'h0000AAAA00000F0F;
defparam \MB|Add13~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N30
cyclonev_lcell_comb \MB|Add13~97 (
// Equation(s):
// \MB|Add13~97_sumout  = SUM(( \MB|REG_Y|q [11] ) + ( \MB|M_AB|Mult0~97_sumout  ) + ( \MB|Add13~94  ))
// \MB|Add13~98  = CARRY(( \MB|REG_Y|q [11] ) + ( \MB|M_AB|Mult0~97_sumout  ) + ( \MB|Add13~94  ))

	.dataa(gnd),
	.datab(!\MB|M_AB|Mult0~97_sumout ),
	.datac(gnd),
	.datad(!\MB|REG_Y|q [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add13~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add13~97_sumout ),
	.cout(\MB|Add13~98 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add13~97 .extended_lut = "off";
defparam \MB|Add13~97 .lut_mask = 64'h0000CCCC000000FF;
defparam \MB|Add13~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N33
cyclonev_lcell_comb \MB|Add13~101 (
// Equation(s):
// \MB|Add13~101_sumout  = SUM(( \MB|M_AB|Mult0~101_sumout  ) + ( \MB|REG_Y|q [12] ) + ( \MB|Add13~98  ))
// \MB|Add13~102  = CARRY(( \MB|M_AB|Mult0~101_sumout  ) + ( \MB|REG_Y|q [12] ) + ( \MB|Add13~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~101_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|REG_Y|q [12]),
	.datag(gnd),
	.cin(\MB|Add13~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add13~101_sumout ),
	.cout(\MB|Add13~102 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add13~101 .extended_lut = "off";
defparam \MB|Add13~101 .lut_mask = 64'h0000FF0000000F0F;
defparam \MB|Add13~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N36
cyclonev_lcell_comb \MB|Add13~105 (
// Equation(s):
// \MB|Add13~105_sumout  = SUM(( \MB|M_AB|Mult0~105_sumout  ) + ( \MB|REG_Y|q [13] ) + ( \MB|Add13~102  ))
// \MB|Add13~106  = CARRY(( \MB|M_AB|Mult0~105_sumout  ) + ( \MB|REG_Y|q [13] ) + ( \MB|Add13~102  ))

	.dataa(gnd),
	.datab(!\MB|M_AB|Mult0~105_sumout ),
	.datac(!\MB|REG_Y|q [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add13~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add13~105_sumout ),
	.cout(\MB|Add13~106 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add13~105 .extended_lut = "off";
defparam \MB|Add13~105 .lut_mask = 64'h0000F0F000003333;
defparam \MB|Add13~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N39
cyclonev_lcell_comb \MB|Add13~109 (
// Equation(s):
// \MB|Add13~109_sumout  = SUM(( \MB|M_AB|Mult0~109_sumout  ) + ( \MB|REG_Y|q [14] ) + ( \MB|Add13~106  ))
// \MB|Add13~110  = CARRY(( \MB|M_AB|Mult0~109_sumout  ) + ( \MB|REG_Y|q [14] ) + ( \MB|Add13~106  ))

	.dataa(!\MB|REG_Y|q [14]),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~109_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add13~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add13~109_sumout ),
	.cout(\MB|Add13~110 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add13~109 .extended_lut = "off";
defparam \MB|Add13~109 .lut_mask = 64'h0000AAAA00000F0F;
defparam \MB|Add13~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N42
cyclonev_lcell_comb \MB|Add13~113 (
// Equation(s):
// \MB|Add13~113_sumout  = SUM(( \MB|M_AB|Mult0~113_sumout  ) + ( \MB|REG_Y|q [15] ) + ( \MB|Add13~110  ))
// \MB|Add13~114  = CARRY(( \MB|M_AB|Mult0~113_sumout  ) + ( \MB|REG_Y|q [15] ) + ( \MB|Add13~110  ))

	.dataa(gnd),
	.datab(!\MB|REG_Y|q [15]),
	.datac(!\MB|M_AB|Mult0~113_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add13~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add13~113_sumout ),
	.cout(\MB|Add13~114 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add13~113 .extended_lut = "off";
defparam \MB|Add13~113 .lut_mask = 64'h0000CCCC00000F0F;
defparam \MB|Add13~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N45
cyclonev_lcell_comb \MB|Add13~117 (
// Equation(s):
// \MB|Add13~117_sumout  = SUM(( \MB|M_AB|Mult0~117_sumout  ) + ( \MB|REG_Y|q [16] ) + ( \MB|Add13~114  ))
// \MB|Add13~118  = CARRY(( \MB|M_AB|Mult0~117_sumout  ) + ( \MB|REG_Y|q [16] ) + ( \MB|Add13~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_Y|q [16]),
	.datad(!\MB|M_AB|Mult0~117_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add13~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add13~117_sumout ),
	.cout(\MB|Add13~118 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add13~117 .extended_lut = "off";
defparam \MB|Add13~117 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|Add13~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N48
cyclonev_lcell_comb \MB|Add13~121 (
// Equation(s):
// \MB|Add13~121_sumout  = SUM(( \MB|M_AB|Mult0~121_sumout  ) + ( \MB|REG_Y|q [17] ) + ( \MB|Add13~118  ))
// \MB|Add13~122  = CARRY(( \MB|M_AB|Mult0~121_sumout  ) + ( \MB|REG_Y|q [17] ) + ( \MB|Add13~118  ))

	.dataa(gnd),
	.datab(!\MB|REG_Y|q [17]),
	.datac(!\MB|M_AB|Mult0~121_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add13~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add13~121_sumout ),
	.cout(\MB|Add13~122 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add13~121 .extended_lut = "off";
defparam \MB|Add13~121 .lut_mask = 64'h0000CCCC00000F0F;
defparam \MB|Add13~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N51
cyclonev_lcell_comb \MB|REG_B|q[17]~feeder (
// Equation(s):
// \MB|REG_B|q[17]~feeder_combout  = ( \MB|Add13~121_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|Add13~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|REG_B|q[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|REG_B|q[17]~feeder .extended_lut = "off";
defparam \MB|REG_B|q[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MB|REG_B|q[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N53
dffeas \MB|REG_B|q[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|REG_B|q[17]~feeder_combout ),
	.asdata(\MB|REG_Y|q [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[17] .is_wysiwyg = "true";
defparam \MB|REG_B|q[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N39
cyclonev_lcell_comb \MB|REG_B|q[16]~feeder (
// Equation(s):
// \MB|REG_B|q[16]~feeder_combout  = ( \MB|Add13~117_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|Add13~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|REG_B|q[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|REG_B|q[16]~feeder .extended_lut = "off";
defparam \MB|REG_B|q[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MB|REG_B|q[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N41
dffeas \MB|REG_B|q[16]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|REG_B|q[16]~feeder_combout ),
	.asdata(\MB|REG_Y|q [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[16]~DUPLICATE .is_wysiwyg = "true";
defparam \MB|REG_B|q[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N9
cyclonev_lcell_comb \MB|REG_B|q[15]~feeder (
// Equation(s):
// \MB|REG_B|q[15]~feeder_combout  = ( \MB|Add13~113_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|Add13~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|REG_B|q[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|REG_B|q[15]~feeder .extended_lut = "off";
defparam \MB|REG_B|q[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MB|REG_B|q[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N11
dffeas \MB|REG_B|q[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|REG_B|q[15]~feeder_combout ),
	.asdata(\MB|REG_Y|q [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[15] .is_wysiwyg = "true";
defparam \MB|REG_B|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N0
cyclonev_lcell_comb \MB|REG_B|q[14]~feeder (
// Equation(s):
// \MB|REG_B|q[14]~feeder_combout  = \MB|Add13~109_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|Add13~109_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|REG_B|q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|REG_B|q[14]~feeder .extended_lut = "off";
defparam \MB|REG_B|q[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \MB|REG_B|q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N1
dffeas \MB|REG_B|q[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|REG_B|q[14]~feeder_combout ),
	.asdata(\MB|REG_Y|q [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[14] .is_wysiwyg = "true";
defparam \MB|REG_B|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N57
cyclonev_lcell_comb \MB|REG_B|q[13]~feeder (
// Equation(s):
// \MB|REG_B|q[13]~feeder_combout  = \MB|Add13~105_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|Add13~105_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|REG_B|q[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|REG_B|q[13]~feeder .extended_lut = "off";
defparam \MB|REG_B|q[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \MB|REG_B|q[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N59
dffeas \MB|REG_B|q[13]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|REG_B|q[13]~feeder_combout ),
	.asdata(\MB|REG_Y|q [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[13]~DUPLICATE .is_wysiwyg = "true";
defparam \MB|REG_B|q[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N54
cyclonev_lcell_comb \MB|REG_B|q[12]~feeder (
// Equation(s):
// \MB|REG_B|q[12]~feeder_combout  = \MB|Add13~101_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MB|Add13~101_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|REG_B|q[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|REG_B|q[12]~feeder .extended_lut = "off";
defparam \MB|REG_B|q[12]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \MB|REG_B|q[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N56
dffeas \MB|REG_B|q[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|REG_B|q[12]~feeder_combout ),
	.asdata(\MB|REG_Y|q [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[12]~DUPLICATE .is_wysiwyg = "true";
defparam \MB|REG_B|q[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N31
dffeas \MB|REG_B|q[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add13~97_sumout ),
	.asdata(\MB|REG_Y|q [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[11] .is_wysiwyg = "true";
defparam \MB|REG_B|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N48
cyclonev_lcell_comb \MB|REG_B|q[10]~feeder (
// Equation(s):
// \MB|REG_B|q[10]~feeder_combout  = ( \MB|Add13~93_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|Add13~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|REG_B|q[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|REG_B|q[10]~feeder .extended_lut = "off";
defparam \MB|REG_B|q[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MB|REG_B|q[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N50
dffeas \MB|REG_B|q[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|REG_B|q[10]~feeder_combout ),
	.asdata(\MB|REG_Y|q [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[10]~DUPLICATE .is_wysiwyg = "true";
defparam \MB|REG_B|q[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N45
cyclonev_lcell_comb \MB|REG_B|q[9]~feeder (
// Equation(s):
// \MB|REG_B|q[9]~feeder_combout  = ( \MB|Add13~89_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|Add13~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|REG_B|q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|REG_B|q[9]~feeder .extended_lut = "off";
defparam \MB|REG_B|q[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MB|REG_B|q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N47
dffeas \MB|REG_B|q[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|REG_B|q[9]~feeder_combout ),
	.asdata(\MB|REG_Y|q [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[9] .is_wysiwyg = "true";
defparam \MB|REG_B|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N23
dffeas \MB|REG_B|q[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add13~85_sumout ),
	.asdata(\MB|REG_Y|q [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[8] .is_wysiwyg = "true";
defparam \MB|REG_B|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N36
cyclonev_lcell_comb \MB|REG_B|q[7]~feeder (
// Equation(s):
// \MB|REG_B|q[7]~feeder_combout  = ( \MB|Add13~81_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|Add13~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|REG_B|q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|REG_B|q[7]~feeder .extended_lut = "off";
defparam \MB|REG_B|q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MB|REG_B|q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N37
dffeas \MB|REG_B|q[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|REG_B|q[7]~feeder_combout ),
	.asdata(\MB|REG_Y|q [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[7]~DUPLICATE .is_wysiwyg = "true";
defparam \MB|REG_B|q[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N33
cyclonev_lcell_comb \MB|REG_B|q[6]~feeder (
// Equation(s):
// \MB|REG_B|q[6]~feeder_combout  = \MB|Add13~77_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MB|Add13~77_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|REG_B|q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|REG_B|q[6]~feeder .extended_lut = "off";
defparam \MB|REG_B|q[6]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \MB|REG_B|q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N35
dffeas \MB|REG_B|q[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|REG_B|q[6]~feeder_combout ),
	.asdata(\MB|REG_Y|q [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[6]~DUPLICATE .is_wysiwyg = "true";
defparam \MB|REG_B|q[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N27
cyclonev_lcell_comb \MB|REG_B|q[5]~feeder (
// Equation(s):
// \MB|REG_B|q[5]~feeder_combout  = ( \MB|Add13~73_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|Add13~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|REG_B|q[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|REG_B|q[5]~feeder .extended_lut = "off";
defparam \MB|REG_B|q[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MB|REG_B|q[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N29
dffeas \MB|REG_B|q[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|REG_B|q[5]~feeder_combout ),
	.asdata(\MB|REG_Y|q [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[5]~DUPLICATE .is_wysiwyg = "true";
defparam \MB|REG_B|q[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N18
cyclonev_lcell_comb \MB|REG_B|q[4]~feeder (
// Equation(s):
// \MB|REG_B|q[4]~feeder_combout  = ( \MB|Add13~69_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|Add13~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|REG_B|q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|REG_B|q[4]~feeder .extended_lut = "off";
defparam \MB|REG_B|q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MB|REG_B|q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N19
dffeas \MB|REG_B|q[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|REG_B|q[4]~feeder_combout ),
	.asdata(\MB|REG_Y|q [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[4] .is_wysiwyg = "true";
defparam \MB|REG_B|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N15
cyclonev_lcell_comb \MB|REG_B|q[3]~feeder (
// Equation(s):
// \MB|REG_B|q[3]~feeder_combout  = ( \MB|Add13~65_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|Add13~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|REG_B|q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|REG_B|q[3]~feeder .extended_lut = "off";
defparam \MB|REG_B|q[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MB|REG_B|q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N17
dffeas \MB|REG_B|q[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|REG_B|q[3]~feeder_combout ),
	.asdata(\MB|REG_Y|q [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[3] .is_wysiwyg = "true";
defparam \MB|REG_B|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N34
dffeas \MB|REG_A|q[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~57_sumout ),
	.asdata(\MB|REG_X|q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[0] .is_wysiwyg = "true";
defparam \MB|REG_A|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N6
cyclonev_lcell_comb \MB|M_AA|Mult0~81 (
// Equation(s):
// \MB|M_AA|Mult0~81_sumout  = SUM(( \MB|M_AA|Mult0~158  ) + ( \MB|M_AA|Mult0~481  ) + ( \MB|M_AA|Mult0~78  ))
// \MB|M_AA|Mult0~82  = CARRY(( \MB|M_AA|Mult0~158  ) + ( \MB|M_AA|Mult0~481  ) + ( \MB|M_AA|Mult0~78  ))

	.dataa(gnd),
	.datab(!\MB|M_AA|Mult0~481 ),
	.datac(!\MB|M_AA|Mult0~158 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AA|Mult0~81_sumout ),
	.cout(\MB|M_AA|Mult0~82 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~81 .extended_lut = "off";
defparam \MB|M_AA|Mult0~81 .lut_mask = 64'h0000CCCC00000F0F;
defparam \MB|M_AA|Mult0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N9
cyclonev_lcell_comb \MB|M_AA|Mult0~85 (
// Equation(s):
// \MB|M_AA|Mult0~85_sumout  = SUM(( \MB|M_AA|Mult0~482  ) + ( \MB|M_AA|Mult0~159  ) + ( \MB|M_AA|Mult0~82  ))
// \MB|M_AA|Mult0~86  = CARRY(( \MB|M_AA|Mult0~482  ) + ( \MB|M_AA|Mult0~159  ) + ( \MB|M_AA|Mult0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~159 ),
	.datad(!\MB|M_AA|Mult0~482 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AA|Mult0~85_sumout ),
	.cout(\MB|M_AA|Mult0~86 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~85 .extended_lut = "off";
defparam \MB|M_AA|Mult0~85 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_AA|Mult0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N12
cyclonev_lcell_comb \MB|M_AA|Mult0~89 (
// Equation(s):
// \MB|M_AA|Mult0~89_sumout  = SUM(( \MB|M_AA|Mult0~160  ) + ( \MB|M_AA|Mult0~483  ) + ( \MB|M_AA|Mult0~86  ))
// \MB|M_AA|Mult0~90  = CARRY(( \MB|M_AA|Mult0~160  ) + ( \MB|M_AA|Mult0~483  ) + ( \MB|M_AA|Mult0~86  ))

	.dataa(gnd),
	.datab(!\MB|M_AA|Mult0~160 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|M_AA|Mult0~483 ),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AA|Mult0~89_sumout ),
	.cout(\MB|M_AA|Mult0~90 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~89 .extended_lut = "off";
defparam \MB|M_AA|Mult0~89 .lut_mask = 64'h0000FF0000003333;
defparam \MB|M_AA|Mult0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N15
cyclonev_lcell_comb \MB|M_AA|Mult0~25 (
// Equation(s):
// \MB|M_AA|Mult0~25_sumout  = SUM(( \MB|M_AA|Mult0~161  ) + ( \MB|M_AA|Mult0~484  ) + ( \MB|M_AA|Mult0~90  ))
// \MB|M_AA|Mult0~26  = CARRY(( \MB|M_AA|Mult0~161  ) + ( \MB|M_AA|Mult0~484  ) + ( \MB|M_AA|Mult0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~484 ),
	.datad(!\MB|M_AA|Mult0~161 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AA|Mult0~25_sumout ),
	.cout(\MB|M_AA|Mult0~26 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~25 .extended_lut = "off";
defparam \MB|M_AA|Mult0~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_AA|Mult0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N18
cyclonev_lcell_comb \MB|M_AA|Mult0~29 (
// Equation(s):
// \MB|M_AA|Mult0~29_sumout  = SUM(( \MB|M_AA|Mult0~485  ) + ( \MB|M_AA|Mult0~162  ) + ( \MB|M_AA|Mult0~26  ))
// \MB|M_AA|Mult0~30  = CARRY(( \MB|M_AA|Mult0~485  ) + ( \MB|M_AA|Mult0~162  ) + ( \MB|M_AA|Mult0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~162 ),
	.datad(!\MB|M_AA|Mult0~485 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AA|Mult0~29_sumout ),
	.cout(\MB|M_AA|Mult0~30 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~29 .extended_lut = "off";
defparam \MB|M_AA|Mult0~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_AA|Mult0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N21
cyclonev_lcell_comb \MB|M_AA|Mult0~33 (
// Equation(s):
// \MB|M_AA|Mult0~33_sumout  = SUM(( \MB|M_AA|Mult0~486  ) + ( \MB|M_AA|Mult0~163  ) + ( \MB|M_AA|Mult0~30  ))
// \MB|M_AA|Mult0~34  = CARRY(( \MB|M_AA|Mult0~486  ) + ( \MB|M_AA|Mult0~163  ) + ( \MB|M_AA|Mult0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~163 ),
	.datad(!\MB|M_AA|Mult0~486 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AA|Mult0~33_sumout ),
	.cout(\MB|M_AA|Mult0~34 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~33 .extended_lut = "off";
defparam \MB|M_AA|Mult0~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_AA|Mult0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N24
cyclonev_lcell_comb \MB|M_AA|Mult0~9 (
// Equation(s):
// \MB|M_AA|Mult0~9_sumout  = SUM(( \MB|M_AA|Mult0~487  ) + ( \MB|M_AA|Mult0~164  ) + ( \MB|M_AA|Mult0~34  ))
// \MB|M_AA|Mult0~10  = CARRY(( \MB|M_AA|Mult0~487  ) + ( \MB|M_AA|Mult0~164  ) + ( \MB|M_AA|Mult0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~164 ),
	.datad(!\MB|M_AA|Mult0~487 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AA|Mult0~9_sumout ),
	.cout(\MB|M_AA|Mult0~10 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~9 .extended_lut = "off";
defparam \MB|M_AA|Mult0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_AA|Mult0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N27
cyclonev_lcell_comb \MB|M_AA|Mult0~13 (
// Equation(s):
// \MB|M_AA|Mult0~13_sumout  = SUM(( \MB|M_AA|Mult0~165  ) + ( \MB|M_AA|Mult0~488  ) + ( \MB|M_AA|Mult0~10  ))
// \MB|M_AA|Mult0~14  = CARRY(( \MB|M_AA|Mult0~165  ) + ( \MB|M_AA|Mult0~488  ) + ( \MB|M_AA|Mult0~10  ))

	.dataa(!\MB|M_AA|Mult0~165 ),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~488 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AA|Mult0~13_sumout ),
	.cout(\MB|M_AA|Mult0~14 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~13 .extended_lut = "off";
defparam \MB|M_AA|Mult0~13 .lut_mask = 64'h0000F0F000005555;
defparam \MB|M_AA|Mult0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N30
cyclonev_lcell_comb \MB|M_AA|Mult0~1 (
// Equation(s):
// \MB|M_AA|Mult0~1_sumout  = SUM(( \MB|M_AA|Mult0~166  ) + ( \MB|M_AA|Mult0~489  ) + ( \MB|M_AA|Mult0~14  ))
// \MB|M_AA|Mult0~2  = CARRY(( \MB|M_AA|Mult0~166  ) + ( \MB|M_AA|Mult0~489  ) + ( \MB|M_AA|Mult0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~489 ),
	.datad(!\MB|M_AA|Mult0~166 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AA|Mult0~1_sumout ),
	.cout(\MB|M_AA|Mult0~2 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~1 .extended_lut = "off";
defparam \MB|M_AA|Mult0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_AA|Mult0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N33
cyclonev_lcell_comb \MB|M_AA|Mult0~113 (
// Equation(s):
// \MB|M_AA|Mult0~113_sumout  = SUM(( \MB|M_AA|Mult0~167  ) + ( \MB|M_AA|Mult0~490  ) + ( \MB|M_AA|Mult0~2  ))
// \MB|M_AA|Mult0~114  = CARRY(( \MB|M_AA|Mult0~167  ) + ( \MB|M_AA|Mult0~490  ) + ( \MB|M_AA|Mult0~2  ))

	.dataa(!\MB|M_AA|Mult0~167 ),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~490 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AA|Mult0~113_sumout ),
	.cout(\MB|M_AA|Mult0~114 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~113 .extended_lut = "off";
defparam \MB|M_AA|Mult0~113 .lut_mask = 64'h0000F0F000005555;
defparam \MB|M_AA|Mult0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N36
cyclonev_lcell_comb \MB|M_AA|Mult0~117 (
// Equation(s):
// \MB|M_AA|Mult0~117_sumout  = SUM(( \MB|M_AA|Mult0~168  ) + ( \MB|M_AA|Mult0~491  ) + ( \MB|M_AA|Mult0~114  ))
// \MB|M_AA|Mult0~118  = CARRY(( \MB|M_AA|Mult0~168  ) + ( \MB|M_AA|Mult0~491  ) + ( \MB|M_AA|Mult0~114  ))

	.dataa(!\MB|M_AA|Mult0~168 ),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~491 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AA|Mult0~117_sumout ),
	.cout(\MB|M_AA|Mult0~118 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~117 .extended_lut = "off";
defparam \MB|M_AA|Mult0~117 .lut_mask = 64'h0000F0F000005555;
defparam \MB|M_AA|Mult0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N39
cyclonev_lcell_comb \MB|M_AA|Mult0~121 (
// Equation(s):
// \MB|M_AA|Mult0~121_sumout  = SUM(( \MB|M_AA|Mult0~168  ) + ( \MB|M_AA|Mult0~492  ) + ( \MB|M_AA|Mult0~118  ))
// \MB|M_AA|Mult0~122  = CARRY(( \MB|M_AA|Mult0~168  ) + ( \MB|M_AA|Mult0~492  ) + ( \MB|M_AA|Mult0~118  ))

	.dataa(!\MB|M_AA|Mult0~168 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|M_AA|Mult0~492 ),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AA|Mult0~121_sumout ),
	.cout(\MB|M_AA|Mult0~122 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~121 .extended_lut = "off";
defparam \MB|M_AA|Mult0~121 .lut_mask = 64'h0000FF0000005555;
defparam \MB|M_AA|Mult0~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N42
cyclonev_lcell_comb \MB|M_AA|Mult0~125 (
// Equation(s):
// \MB|M_AA|Mult0~125_sumout  = SUM(( \MB|M_AA|Mult0~168  ) + ( \MB|M_AA|Mult0~493  ) + ( \MB|M_AA|Mult0~122  ))
// \MB|M_AA|Mult0~126  = CARRY(( \MB|M_AA|Mult0~168  ) + ( \MB|M_AA|Mult0~493  ) + ( \MB|M_AA|Mult0~122  ))

	.dataa(!\MB|M_AA|Mult0~168 ),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~493 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AA|Mult0~125_sumout ),
	.cout(\MB|M_AA|Mult0~126 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~125 .extended_lut = "off";
defparam \MB|M_AA|Mult0~125 .lut_mask = 64'h0000F0F000005555;
defparam \MB|M_AA|Mult0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N45
cyclonev_lcell_comb \MB|M_AA|Mult0~5 (
// Equation(s):
// \MB|M_AA|Mult0~5_sumout  = SUM(( \MB|M_AA|Mult0~168  ) + ( \MB|M_AA|Mult0~494  ) + ( \MB|M_AA|Mult0~126  ))

	.dataa(!\MB|M_AA|Mult0~168 ),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~494 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AA|Mult0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AA|Mult0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|M_AA|Mult0~5 .extended_lut = "off";
defparam \MB|M_AA|Mult0~5 .lut_mask = 64'h0000F0F000005555;
defparam \MB|M_AA|Mult0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N6
cyclonev_lcell_comb \MB|M_BB|Mult0~81 (
// Equation(s):
// \MB|M_BB|Mult0~81_sumout  = SUM(( \MB|M_BB|Mult0~158  ) + ( \MB|M_BB|Mult0~481  ) + ( \MB|M_BB|Mult0~78  ))
// \MB|M_BB|Mult0~82  = CARRY(( \MB|M_BB|Mult0~158  ) + ( \MB|M_BB|Mult0~481  ) + ( \MB|M_BB|Mult0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~481 ),
	.datad(!\MB|M_BB|Mult0~158 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_BB|Mult0~81_sumout ),
	.cout(\MB|M_BB|Mult0~82 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~81 .extended_lut = "off";
defparam \MB|M_BB|Mult0~81 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_BB|Mult0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N9
cyclonev_lcell_comb \MB|M_BB|Mult0~85 (
// Equation(s):
// \MB|M_BB|Mult0~85_sumout  = SUM(( \MB|M_BB|Mult0~159  ) + ( \MB|M_BB|Mult0~482  ) + ( \MB|M_BB|Mult0~82  ))
// \MB|M_BB|Mult0~86  = CARRY(( \MB|M_BB|Mult0~159  ) + ( \MB|M_BB|Mult0~482  ) + ( \MB|M_BB|Mult0~82  ))

	.dataa(!\MB|M_BB|Mult0~159 ),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~482 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_BB|Mult0~85_sumout ),
	.cout(\MB|M_BB|Mult0~86 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~85 .extended_lut = "off";
defparam \MB|M_BB|Mult0~85 .lut_mask = 64'h0000F0F000005555;
defparam \MB|M_BB|Mult0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N12
cyclonev_lcell_comb \MB|M_BB|Mult0~89 (
// Equation(s):
// \MB|M_BB|Mult0~89_sumout  = SUM(( \MB|M_BB|Mult0~160  ) + ( \MB|M_BB|Mult0~483  ) + ( \MB|M_BB|Mult0~86  ))
// \MB|M_BB|Mult0~90  = CARRY(( \MB|M_BB|Mult0~160  ) + ( \MB|M_BB|Mult0~483  ) + ( \MB|M_BB|Mult0~86  ))

	.dataa(gnd),
	.datab(!\MB|M_BB|Mult0~483 ),
	.datac(!\MB|M_BB|Mult0~160 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_BB|Mult0~89_sumout ),
	.cout(\MB|M_BB|Mult0~90 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~89 .extended_lut = "off";
defparam \MB|M_BB|Mult0~89 .lut_mask = 64'h0000CCCC00000F0F;
defparam \MB|M_BB|Mult0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N15
cyclonev_lcell_comb \MB|M_BB|Mult0~25 (
// Equation(s):
// \MB|M_BB|Mult0~25_sumout  = SUM(( \MB|M_BB|Mult0~161  ) + ( \MB|M_BB|Mult0~484  ) + ( \MB|M_BB|Mult0~90  ))
// \MB|M_BB|Mult0~26  = CARRY(( \MB|M_BB|Mult0~161  ) + ( \MB|M_BB|Mult0~484  ) + ( \MB|M_BB|Mult0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~161 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|M_BB|Mult0~484 ),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_BB|Mult0~25_sumout ),
	.cout(\MB|M_BB|Mult0~26 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~25 .extended_lut = "off";
defparam \MB|M_BB|Mult0~25 .lut_mask = 64'h0000FF0000000F0F;
defparam \MB|M_BB|Mult0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N18
cyclonev_lcell_comb \MB|M_BB|Mult0~29 (
// Equation(s):
// \MB|M_BB|Mult0~29_sumout  = SUM(( \MB|M_BB|Mult0~162  ) + ( \MB|M_BB|Mult0~485  ) + ( \MB|M_BB|Mult0~26  ))
// \MB|M_BB|Mult0~30  = CARRY(( \MB|M_BB|Mult0~162  ) + ( \MB|M_BB|Mult0~485  ) + ( \MB|M_BB|Mult0~26  ))

	.dataa(!\MB|M_BB|Mult0~485 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MB|M_BB|Mult0~162 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_BB|Mult0~29_sumout ),
	.cout(\MB|M_BB|Mult0~30 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~29 .extended_lut = "off";
defparam \MB|M_BB|Mult0~29 .lut_mask = 64'h0000AAAA000000FF;
defparam \MB|M_BB|Mult0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N21
cyclonev_lcell_comb \MB|M_BB|Mult0~33 (
// Equation(s):
// \MB|M_BB|Mult0~33_sumout  = SUM(( \MB|M_BB|Mult0~163  ) + ( \MB|M_BB|Mult0~486  ) + ( \MB|M_BB|Mult0~30  ))
// \MB|M_BB|Mult0~34  = CARRY(( \MB|M_BB|Mult0~163  ) + ( \MB|M_BB|Mult0~486  ) + ( \MB|M_BB|Mult0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~486 ),
	.datad(!\MB|M_BB|Mult0~163 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_BB|Mult0~33_sumout ),
	.cout(\MB|M_BB|Mult0~34 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~33 .extended_lut = "off";
defparam \MB|M_BB|Mult0~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_BB|Mult0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N57
cyclonev_lcell_comb \MB|Add12~1 (
// Equation(s):
// \MB|Add12~1_sumout  = SUM(( !\MB|M_AA|Mult0~81_sumout  $ (!\MB|M_BB|Mult0~81_sumout  $ (!\MB|REG_X|q [18])) ) + ( \MB|Add12~127  ) + ( \MB|Add12~126  ))
// \MB|Add12~2  = CARRY(( !\MB|M_AA|Mult0~81_sumout  $ (!\MB|M_BB|Mult0~81_sumout  $ (!\MB|REG_X|q [18])) ) + ( \MB|Add12~127  ) + ( \MB|Add12~126  ))
// \MB|Add12~3  = SHARE((!\MB|M_AA|Mult0~81_sumout  & (!\MB|M_BB|Mult0~81_sumout  & \MB|REG_X|q [18])) # (\MB|M_AA|Mult0~81_sumout  & ((!\MB|M_BB|Mult0~81_sumout ) # (\MB|REG_X|q [18]))))

	.dataa(!\MB|M_AA|Mult0~81_sumout ),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~81_sumout ),
	.datad(!\MB|REG_X|q [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add12~126 ),
	.sharein(\MB|Add12~127 ),
	.combout(),
	.sumout(\MB|Add12~1_sumout ),
	.cout(\MB|Add12~2 ),
	.shareout(\MB|Add12~3 ));
// synopsys translate_off
defparam \MB|Add12~1 .extended_lut = "off";
defparam \MB|Add12~1 .lut_mask = 64'h000050F50000A55A;
defparam \MB|Add12~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N0
cyclonev_lcell_comb \MB|Add12~5 (
// Equation(s):
// \MB|Add12~5_sumout  = SUM(( !\MB|M_BB|Mult0~85_sumout  $ (!\MB|M_AA|Mult0~85_sumout  $ (!\MB|REG_X|q [19])) ) + ( \MB|Add12~3  ) + ( \MB|Add12~2  ))
// \MB|Add12~6  = CARRY(( !\MB|M_BB|Mult0~85_sumout  $ (!\MB|M_AA|Mult0~85_sumout  $ (!\MB|REG_X|q [19])) ) + ( \MB|Add12~3  ) + ( \MB|Add12~2  ))
// \MB|Add12~7  = SHARE((!\MB|M_BB|Mult0~85_sumout  & ((\MB|REG_X|q [19]) # (\MB|M_AA|Mult0~85_sumout ))) # (\MB|M_BB|Mult0~85_sumout  & (\MB|M_AA|Mult0~85_sumout  & \MB|REG_X|q [19])))

	.dataa(gnd),
	.datab(!\MB|M_BB|Mult0~85_sumout ),
	.datac(!\MB|M_AA|Mult0~85_sumout ),
	.datad(!\MB|REG_X|q [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add12~2 ),
	.sharein(\MB|Add12~3 ),
	.combout(),
	.sumout(\MB|Add12~5_sumout ),
	.cout(\MB|Add12~6 ),
	.shareout(\MB|Add12~7 ));
// synopsys translate_off
defparam \MB|Add12~5 .extended_lut = "off";
defparam \MB|Add12~5 .lut_mask = 64'h00000CCF0000C33C;
defparam \MB|Add12~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N3
cyclonev_lcell_comb \MB|Add12~9 (
// Equation(s):
// \MB|Add12~9_sumout  = SUM(( !\MB|M_BB|Mult0~89_sumout  $ (!\MB|REG_X|q [20] $ (!\MB|M_AA|Mult0~89_sumout )) ) + ( \MB|Add12~7  ) + ( \MB|Add12~6  ))
// \MB|Add12~10  = CARRY(( !\MB|M_BB|Mult0~89_sumout  $ (!\MB|REG_X|q [20] $ (!\MB|M_AA|Mult0~89_sumout )) ) + ( \MB|Add12~7  ) + ( \MB|Add12~6  ))
// \MB|Add12~11  = SHARE((!\MB|M_BB|Mult0~89_sumout  & ((\MB|M_AA|Mult0~89_sumout ) # (\MB|REG_X|q [20]))) # (\MB|M_BB|Mult0~89_sumout  & (\MB|REG_X|q [20] & \MB|M_AA|Mult0~89_sumout )))

	.dataa(!\MB|M_BB|Mult0~89_sumout ),
	.datab(gnd),
	.datac(!\MB|REG_X|q [20]),
	.datad(!\MB|M_AA|Mult0~89_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add12~6 ),
	.sharein(\MB|Add12~7 ),
	.combout(),
	.sumout(\MB|Add12~9_sumout ),
	.cout(\MB|Add12~10 ),
	.shareout(\MB|Add12~11 ));
// synopsys translate_off
defparam \MB|Add12~9 .extended_lut = "off";
defparam \MB|Add12~9 .lut_mask = 64'h00000AAF0000A55A;
defparam \MB|Add12~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N6
cyclonev_lcell_comb \MB|Add12~13 (
// Equation(s):
// \MB|Add12~13_sumout  = SUM(( !\MB|M_AA|Mult0~25_sumout  $ (!\MB|REG_X|q [21] $ (!\MB|M_BB|Mult0~25_sumout )) ) + ( \MB|Add12~11  ) + ( \MB|Add12~10  ))
// \MB|Add12~14  = CARRY(( !\MB|M_AA|Mult0~25_sumout  $ (!\MB|REG_X|q [21] $ (!\MB|M_BB|Mult0~25_sumout )) ) + ( \MB|Add12~11  ) + ( \MB|Add12~10  ))
// \MB|Add12~15  = SHARE((!\MB|M_AA|Mult0~25_sumout  & (\MB|REG_X|q [21] & !\MB|M_BB|Mult0~25_sumout )) # (\MB|M_AA|Mult0~25_sumout  & ((!\MB|M_BB|Mult0~25_sumout ) # (\MB|REG_X|q [21]))))

	.dataa(gnd),
	.datab(!\MB|M_AA|Mult0~25_sumout ),
	.datac(!\MB|REG_X|q [21]),
	.datad(!\MB|M_BB|Mult0~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add12~10 ),
	.sharein(\MB|Add12~11 ),
	.combout(),
	.sumout(\MB|Add12~13_sumout ),
	.cout(\MB|Add12~14 ),
	.shareout(\MB|Add12~15 ));
// synopsys translate_off
defparam \MB|Add12~13 .extended_lut = "off";
defparam \MB|Add12~13 .lut_mask = 64'h00003F030000C33C;
defparam \MB|Add12~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N9
cyclonev_lcell_comb \MB|Add12~17 (
// Equation(s):
// \MB|Add12~17_sumout  = SUM(( !\MB|M_AA|Mult0~29_sumout  $ (!\MB|M_BB|Mult0~29_sumout  $ (!\MB|REG_X|q [22])) ) + ( \MB|Add12~15  ) + ( \MB|Add12~14  ))
// \MB|Add12~18  = CARRY(( !\MB|M_AA|Mult0~29_sumout  $ (!\MB|M_BB|Mult0~29_sumout  $ (!\MB|REG_X|q [22])) ) + ( \MB|Add12~15  ) + ( \MB|Add12~14  ))
// \MB|Add12~19  = SHARE((!\MB|M_AA|Mult0~29_sumout  & (!\MB|M_BB|Mult0~29_sumout  & \MB|REG_X|q [22])) # (\MB|M_AA|Mult0~29_sumout  & ((!\MB|M_BB|Mult0~29_sumout ) # (\MB|REG_X|q [22]))))

	.dataa(!\MB|M_AA|Mult0~29_sumout ),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~29_sumout ),
	.datad(!\MB|REG_X|q [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add12~14 ),
	.sharein(\MB|Add12~15 ),
	.combout(),
	.sumout(\MB|Add12~17_sumout ),
	.cout(\MB|Add12~18 ),
	.shareout(\MB|Add12~19 ));
// synopsys translate_off
defparam \MB|Add12~17 .extended_lut = "off";
defparam \MB|Add12~17 .lut_mask = 64'h000050F50000A55A;
defparam \MB|Add12~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N12
cyclonev_lcell_comb \MB|Add12~21 (
// Equation(s):
// \MB|Add12~21_sumout  = SUM(( !\MB|M_AA|Mult0~33_sumout  $ (!\MB|M_BB|Mult0~33_sumout  $ (!\MB|REG_X|q [23])) ) + ( \MB|Add12~19  ) + ( \MB|Add12~18  ))
// \MB|Add12~22  = CARRY(( !\MB|M_AA|Mult0~33_sumout  $ (!\MB|M_BB|Mult0~33_sumout  $ (!\MB|REG_X|q [23])) ) + ( \MB|Add12~19  ) + ( \MB|Add12~18  ))
// \MB|Add12~23  = SHARE((!\MB|M_AA|Mult0~33_sumout  & (!\MB|M_BB|Mult0~33_sumout  & \MB|REG_X|q [23])) # (\MB|M_AA|Mult0~33_sumout  & ((!\MB|M_BB|Mult0~33_sumout ) # (\MB|REG_X|q [23]))))

	.dataa(!\MB|M_AA|Mult0~33_sumout ),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~33_sumout ),
	.datad(!\MB|REG_X|q [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add12~18 ),
	.sharein(\MB|Add12~19 ),
	.combout(),
	.sumout(\MB|Add12~21_sumout ),
	.cout(\MB|Add12~22 ),
	.shareout(\MB|Add12~23 ));
// synopsys translate_off
defparam \MB|Add12~21 .extended_lut = "off";
defparam \MB|Add12~21 .lut_mask = 64'h000050F50000A55A;
defparam \MB|Add12~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N15
cyclonev_lcell_comb \MB|Add12~25 (
// Equation(s):
// \MB|Add12~25_sumout  = SUM(( !\MB|M_BB|Mult0~9_sumout  $ (!\MB|M_AA|Mult0~9_sumout  $ (!\MB|REG_X|q [24])) ) + ( \MB|Add12~23  ) + ( \MB|Add12~22  ))
// \MB|Add12~26  = CARRY(( !\MB|M_BB|Mult0~9_sumout  $ (!\MB|M_AA|Mult0~9_sumout  $ (!\MB|REG_X|q [24])) ) + ( \MB|Add12~23  ) + ( \MB|Add12~22  ))
// \MB|Add12~27  = SHARE((!\MB|M_BB|Mult0~9_sumout  & ((\MB|REG_X|q [24]) # (\MB|M_AA|Mult0~9_sumout ))) # (\MB|M_BB|Mult0~9_sumout  & (\MB|M_AA|Mult0~9_sumout  & \MB|REG_X|q [24])))

	.dataa(gnd),
	.datab(!\MB|M_BB|Mult0~9_sumout ),
	.datac(!\MB|M_AA|Mult0~9_sumout ),
	.datad(!\MB|REG_X|q [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add12~22 ),
	.sharein(\MB|Add12~23 ),
	.combout(),
	.sumout(\MB|Add12~25_sumout ),
	.cout(\MB|Add12~26 ),
	.shareout(\MB|Add12~27 ));
// synopsys translate_off
defparam \MB|Add12~25 .extended_lut = "off";
defparam \MB|Add12~25 .lut_mask = 64'h00000CCF0000C33C;
defparam \MB|Add12~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N18
cyclonev_lcell_comb \MB|Add12~29 (
// Equation(s):
// \MB|Add12~29_sumout  = SUM(( !\MB|M_BB|Mult0~13_sumout  $ (!\MB|M_AA|Mult0~13_sumout  $ (!\MB|REG_X|q [25])) ) + ( \MB|Add12~27  ) + ( \MB|Add12~26  ))
// \MB|Add12~30  = CARRY(( !\MB|M_BB|Mult0~13_sumout  $ (!\MB|M_AA|Mult0~13_sumout  $ (!\MB|REG_X|q [25])) ) + ( \MB|Add12~27  ) + ( \MB|Add12~26  ))
// \MB|Add12~31  = SHARE((!\MB|M_BB|Mult0~13_sumout  & ((\MB|REG_X|q [25]) # (\MB|M_AA|Mult0~13_sumout ))) # (\MB|M_BB|Mult0~13_sumout  & (\MB|M_AA|Mult0~13_sumout  & \MB|REG_X|q [25])))

	.dataa(!\MB|M_BB|Mult0~13_sumout ),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~13_sumout ),
	.datad(!\MB|REG_X|q [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add12~26 ),
	.sharein(\MB|Add12~27 ),
	.combout(),
	.sumout(\MB|Add12~29_sumout ),
	.cout(\MB|Add12~30 ),
	.shareout(\MB|Add12~31 ));
// synopsys translate_off
defparam \MB|Add12~29 .extended_lut = "off";
defparam \MB|Add12~29 .lut_mask = 64'h00000AAF0000A55A;
defparam \MB|Add12~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N21
cyclonev_lcell_comb \MB|Add12~33 (
// Equation(s):
// \MB|Add12~33_sumout  = SUM(( !\MB|M_BB|Mult0~1_sumout  $ (!\MB|M_AA|Mult0~1_sumout  $ (!\MB|REG_X|q [26])) ) + ( \MB|Add12~31  ) + ( \MB|Add12~30  ))
// \MB|Add12~34  = CARRY(( !\MB|M_BB|Mult0~1_sumout  $ (!\MB|M_AA|Mult0~1_sumout  $ (!\MB|REG_X|q [26])) ) + ( \MB|Add12~31  ) + ( \MB|Add12~30  ))
// \MB|Add12~35  = SHARE((!\MB|M_BB|Mult0~1_sumout  & ((\MB|REG_X|q [26]) # (\MB|M_AA|Mult0~1_sumout ))) # (\MB|M_BB|Mult0~1_sumout  & (\MB|M_AA|Mult0~1_sumout  & \MB|REG_X|q [26])))

	.dataa(gnd),
	.datab(!\MB|M_BB|Mult0~1_sumout ),
	.datac(!\MB|M_AA|Mult0~1_sumout ),
	.datad(!\MB|REG_X|q [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add12~30 ),
	.sharein(\MB|Add12~31 ),
	.combout(),
	.sumout(\MB|Add12~33_sumout ),
	.cout(\MB|Add12~34 ),
	.shareout(\MB|Add12~35 ));
// synopsys translate_off
defparam \MB|Add12~33 .extended_lut = "off";
defparam \MB|Add12~33 .lut_mask = 64'h00000CCF0000C33C;
defparam \MB|Add12~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N24
cyclonev_lcell_comb \MB|Add12~37 (
// Equation(s):
// \MB|Add12~37_sumout  = SUM(( !\MB|M_BB|Mult0~113_sumout  $ (!\MB|M_AA|Mult0~113_sumout  $ (!\MB|REG_X|q [27])) ) + ( \MB|Add12~35  ) + ( \MB|Add12~34  ))
// \MB|Add12~38  = CARRY(( !\MB|M_BB|Mult0~113_sumout  $ (!\MB|M_AA|Mult0~113_sumout  $ (!\MB|REG_X|q [27])) ) + ( \MB|Add12~35  ) + ( \MB|Add12~34  ))
// \MB|Add12~39  = SHARE((!\MB|M_BB|Mult0~113_sumout  & ((\MB|REG_X|q [27]) # (\MB|M_AA|Mult0~113_sumout ))) # (\MB|M_BB|Mult0~113_sumout  & (\MB|M_AA|Mult0~113_sumout  & \MB|REG_X|q [27])))

	.dataa(!\MB|M_BB|Mult0~113_sumout ),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~113_sumout ),
	.datad(!\MB|REG_X|q [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add12~34 ),
	.sharein(\MB|Add12~35 ),
	.combout(),
	.sumout(\MB|Add12~37_sumout ),
	.cout(\MB|Add12~38 ),
	.shareout(\MB|Add12~39 ));
// synopsys translate_off
defparam \MB|Add12~37 .extended_lut = "off";
defparam \MB|Add12~37 .lut_mask = 64'h00000AAF0000A55A;
defparam \MB|Add12~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N27
cyclonev_lcell_comb \MB|Add12~41 (
// Equation(s):
// \MB|Add12~41_sumout  = SUM(( !\MB|M_BB|Mult0~117_sumout  $ (!\MB|M_AA|Mult0~117_sumout  $ (!\MB|REG_X|q [28])) ) + ( \MB|Add12~39  ) + ( \MB|Add12~38  ))
// \MB|Add12~42  = CARRY(( !\MB|M_BB|Mult0~117_sumout  $ (!\MB|M_AA|Mult0~117_sumout  $ (!\MB|REG_X|q [28])) ) + ( \MB|Add12~39  ) + ( \MB|Add12~38  ))
// \MB|Add12~43  = SHARE((!\MB|M_BB|Mult0~117_sumout  & ((\MB|REG_X|q [28]) # (\MB|M_AA|Mult0~117_sumout ))) # (\MB|M_BB|Mult0~117_sumout  & (\MB|M_AA|Mult0~117_sumout  & \MB|REG_X|q [28])))

	.dataa(gnd),
	.datab(!\MB|M_BB|Mult0~117_sumout ),
	.datac(!\MB|M_AA|Mult0~117_sumout ),
	.datad(!\MB|REG_X|q [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add12~38 ),
	.sharein(\MB|Add12~39 ),
	.combout(),
	.sumout(\MB|Add12~41_sumout ),
	.cout(\MB|Add12~42 ),
	.shareout(\MB|Add12~43 ));
// synopsys translate_off
defparam \MB|Add12~41 .extended_lut = "off";
defparam \MB|Add12~41 .lut_mask = 64'h00000CCF0000C33C;
defparam \MB|Add12~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N30
cyclonev_lcell_comb \MB|Add12~45 (
// Equation(s):
// \MB|Add12~45_sumout  = SUM(( !\MB|M_BB|Mult0~121_sumout  $ (!\MB|REG_X|q [29] $ (!\MB|M_AA|Mult0~121_sumout )) ) + ( \MB|Add12~43  ) + ( \MB|Add12~42  ))
// \MB|Add12~46  = CARRY(( !\MB|M_BB|Mult0~121_sumout  $ (!\MB|REG_X|q [29] $ (!\MB|M_AA|Mult0~121_sumout )) ) + ( \MB|Add12~43  ) + ( \MB|Add12~42  ))
// \MB|Add12~47  = SHARE((!\MB|M_BB|Mult0~121_sumout  & ((\MB|M_AA|Mult0~121_sumout ) # (\MB|REG_X|q [29]))) # (\MB|M_BB|Mult0~121_sumout  & (\MB|REG_X|q [29] & \MB|M_AA|Mult0~121_sumout )))

	.dataa(gnd),
	.datab(!\MB|M_BB|Mult0~121_sumout ),
	.datac(!\MB|REG_X|q [29]),
	.datad(!\MB|M_AA|Mult0~121_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add12~42 ),
	.sharein(\MB|Add12~43 ),
	.combout(),
	.sumout(\MB|Add12~45_sumout ),
	.cout(\MB|Add12~46 ),
	.shareout(\MB|Add12~47 ));
// synopsys translate_off
defparam \MB|Add12~45 .extended_lut = "off";
defparam \MB|Add12~45 .lut_mask = 64'h00000CCF0000C33C;
defparam \MB|Add12~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N33
cyclonev_lcell_comb \MB|Add12~49 (
// Equation(s):
// \MB|Add12~49_sumout  = SUM(( !\MB|M_BB|Mult0~125_sumout  $ (!\MB|M_AA|Mult0~125_sumout  $ (!\MB|REG_X|q [30])) ) + ( \MB|Add12~47  ) + ( \MB|Add12~46  ))
// \MB|Add12~50  = CARRY(( !\MB|M_BB|Mult0~125_sumout  $ (!\MB|M_AA|Mult0~125_sumout  $ (!\MB|REG_X|q [30])) ) + ( \MB|Add12~47  ) + ( \MB|Add12~46  ))
// \MB|Add12~51  = SHARE((!\MB|M_BB|Mult0~125_sumout  & ((\MB|REG_X|q [30]) # (\MB|M_AA|Mult0~125_sumout ))) # (\MB|M_BB|Mult0~125_sumout  & (\MB|M_AA|Mult0~125_sumout  & \MB|REG_X|q [30])))

	.dataa(!\MB|M_BB|Mult0~125_sumout ),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~125_sumout ),
	.datad(!\MB|REG_X|q [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add12~46 ),
	.sharein(\MB|Add12~47 ),
	.combout(),
	.sumout(\MB|Add12~49_sumout ),
	.cout(\MB|Add12~50 ),
	.shareout(\MB|Add12~51 ));
// synopsys translate_off
defparam \MB|Add12~49 .extended_lut = "off";
defparam \MB|Add12~49 .lut_mask = 64'h00000AAF0000A55A;
defparam \MB|Add12~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N36
cyclonev_lcell_comb \MB|Add12~53 (
// Equation(s):
// \MB|Add12~53_sumout  = SUM(( !\MB|REG_X|q [31] $ (!\MB|M_BB|Mult0~5_sumout  $ (!\MB|M_AA|Mult0~5_sumout )) ) + ( \MB|Add12~51  ) + ( \MB|Add12~50  ))

	.dataa(!\MB|REG_X|q [31]),
	.datab(!\MB|M_BB|Mult0~5_sumout ),
	.datac(!\MB|M_AA|Mult0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add12~50 ),
	.sharein(\MB|Add12~51 ),
	.combout(),
	.sumout(\MB|Add12~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|Add12~53 .extended_lut = "off";
defparam \MB|Add12~53 .lut_mask = 64'h0000000000009696;
defparam \MB|Add12~53 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y11_N37
dffeas \MB|REG_A|q[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~53_sumout ),
	.asdata(\MB|REG_X|q [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[31] .is_wysiwyg = "true";
defparam \MB|REG_A|q[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N33
cyclonev_lcell_comb \MB|REG_B|q[2]~feeder (
// Equation(s):
// \MB|REG_B|q[2]~feeder_combout  = \MB|Add13~61_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MB|Add13~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|REG_B|q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|REG_B|q[2]~feeder .extended_lut = "off";
defparam \MB|REG_B|q[2]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \MB|REG_B|q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N34
dffeas \MB|REG_B|q[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|REG_B|q[2]~feeder_combout ),
	.asdata(\MB|REG_Y|q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[2] .is_wysiwyg = "true";
defparam \MB|REG_B|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N24
cyclonev_lcell_comb \MB|M_BB|Mult0~9 (
// Equation(s):
// \MB|M_BB|Mult0~9_sumout  = SUM(( \MB|M_BB|Mult0~164  ) + ( \MB|M_BB|Mult0~487  ) + ( \MB|M_BB|Mult0~34  ))
// \MB|M_BB|Mult0~10  = CARRY(( \MB|M_BB|Mult0~164  ) + ( \MB|M_BB|Mult0~487  ) + ( \MB|M_BB|Mult0~34  ))

	.dataa(!\MB|M_BB|Mult0~164 ),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~487 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_BB|Mult0~9_sumout ),
	.cout(\MB|M_BB|Mult0~10 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~9 .extended_lut = "off";
defparam \MB|M_BB|Mult0~9 .lut_mask = 64'h0000F0F000005555;
defparam \MB|M_BB|Mult0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N27
cyclonev_lcell_comb \MB|M_BB|Mult0~13 (
// Equation(s):
// \MB|M_BB|Mult0~13_sumout  = SUM(( \MB|M_BB|Mult0~165  ) + ( \MB|M_BB|Mult0~488  ) + ( \MB|M_BB|Mult0~10  ))
// \MB|M_BB|Mult0~14  = CARRY(( \MB|M_BB|Mult0~165  ) + ( \MB|M_BB|Mult0~488  ) + ( \MB|M_BB|Mult0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~488 ),
	.datad(!\MB|M_BB|Mult0~165 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_BB|Mult0~13_sumout ),
	.cout(\MB|M_BB|Mult0~14 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~13 .extended_lut = "off";
defparam \MB|M_BB|Mult0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_BB|Mult0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N30
cyclonev_lcell_comb \MB|M_BB|Mult0~1 (
// Equation(s):
// \MB|M_BB|Mult0~1_sumout  = SUM(( \MB|M_BB|Mult0~166  ) + ( \MB|M_BB|Mult0~489  ) + ( \MB|M_BB|Mult0~14  ))
// \MB|M_BB|Mult0~2  = CARRY(( \MB|M_BB|Mult0~166  ) + ( \MB|M_BB|Mult0~489  ) + ( \MB|M_BB|Mult0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~489 ),
	.datad(!\MB|M_BB|Mult0~166 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_BB|Mult0~1_sumout ),
	.cout(\MB|M_BB|Mult0~2 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~1 .extended_lut = "off";
defparam \MB|M_BB|Mult0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_BB|Mult0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N33
cyclonev_lcell_comb \MB|M_BB|Mult0~113 (
// Equation(s):
// \MB|M_BB|Mult0~113_sumout  = SUM(( \MB|M_BB|Mult0~167  ) + ( \MB|M_BB|Mult0~490  ) + ( \MB|M_BB|Mult0~2  ))
// \MB|M_BB|Mult0~114  = CARRY(( \MB|M_BB|Mult0~167  ) + ( \MB|M_BB|Mult0~490  ) + ( \MB|M_BB|Mult0~2  ))

	.dataa(!\MB|M_BB|Mult0~490 ),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~167 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_BB|Mult0~113_sumout ),
	.cout(\MB|M_BB|Mult0~114 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~113 .extended_lut = "off";
defparam \MB|M_BB|Mult0~113 .lut_mask = 64'h0000AAAA00000F0F;
defparam \MB|M_BB|Mult0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N36
cyclonev_lcell_comb \MB|M_BB|Mult0~117 (
// Equation(s):
// \MB|M_BB|Mult0~117_sumout  = SUM(( \MB|M_BB|Mult0~168  ) + ( \MB|M_BB|Mult0~491  ) + ( \MB|M_BB|Mult0~114  ))
// \MB|M_BB|Mult0~118  = CARRY(( \MB|M_BB|Mult0~168  ) + ( \MB|M_BB|Mult0~491  ) + ( \MB|M_BB|Mult0~114  ))

	.dataa(gnd),
	.datab(!\MB|M_BB|Mult0~491 ),
	.datac(gnd),
	.datad(!\MB|M_BB|Mult0~168 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_BB|Mult0~117_sumout ),
	.cout(\MB|M_BB|Mult0~118 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~117 .extended_lut = "off";
defparam \MB|M_BB|Mult0~117 .lut_mask = 64'h0000CCCC000000FF;
defparam \MB|M_BB|Mult0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N39
cyclonev_lcell_comb \MB|M_BB|Mult0~121 (
// Equation(s):
// \MB|M_BB|Mult0~121_sumout  = SUM(( \MB|M_BB|Mult0~168  ) + ( \MB|M_BB|Mult0~492  ) + ( \MB|M_BB|Mult0~118  ))
// \MB|M_BB|Mult0~122  = CARRY(( \MB|M_BB|Mult0~168  ) + ( \MB|M_BB|Mult0~492  ) + ( \MB|M_BB|Mult0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~492 ),
	.datad(!\MB|M_BB|Mult0~168 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_BB|Mult0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_BB|Mult0~121_sumout ),
	.cout(\MB|M_BB|Mult0~122 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_BB|Mult0~121 .extended_lut = "off";
defparam \MB|M_BB|Mult0~121 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_BB|Mult0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N34
dffeas \MB|REG_A|q[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~49_sumout ),
	.asdata(\MB|REG_X|q [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[30] .is_wysiwyg = "true";
defparam \MB|REG_A|q[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N30
cyclonev_lcell_comb \MB|REG_B|q[1]~feeder (
// Equation(s):
// \MB|REG_B|q[1]~feeder_combout  = ( \MB|Add13~57_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|Add13~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|REG_B|q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|REG_B|q[1]~feeder .extended_lut = "off";
defparam \MB|REG_B|q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MB|REG_B|q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N31
dffeas \MB|REG_B|q[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|REG_B|q[1]~feeder_combout ),
	.asdata(\MB|REG_Y|q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[1] .is_wysiwyg = "true";
defparam \MB|REG_B|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N31
dffeas \MB|REG_A|q[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~45_sumout ),
	.asdata(\MB|REG_X|q [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[29] .is_wysiwyg = "true";
defparam \MB|REG_A|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N28
dffeas \MB|REG_A|q[28]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~41_sumout ),
	.asdata(\MB|REG_X|q [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[28]~DUPLICATE .is_wysiwyg = "true";
defparam \MB|REG_A|q[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N3
cyclonev_lcell_comb \MB|M_AB|Mult0~1 (
// Equation(s):
// \MB|M_AB|Mult0~1_sumout  = SUM(( \MB|M_AB|Mult0~153  ) + ( \MB|M_AB|Mult0~476  ) + ( \MB|M_AB|Mult0~122  ))
// \MB|M_AB|Mult0~2  = CARRY(( \MB|M_AB|Mult0~153  ) + ( \MB|M_AB|Mult0~476  ) + ( \MB|M_AB|Mult0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~476 ),
	.datad(!\MB|M_AB|Mult0~153 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AB|Mult0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AB|Mult0~1_sumout ),
	.cout(\MB|M_AB|Mult0~2 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~1 .extended_lut = "off";
defparam \MB|M_AB|Mult0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_AB|Mult0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N6
cyclonev_lcell_comb \MB|M_AB|Mult0~5 (
// Equation(s):
// \MB|M_AB|Mult0~5_sumout  = SUM(( \MB|M_AB|Mult0~477  ) + ( \MB|M_AB|Mult0~154  ) + ( \MB|M_AB|Mult0~2  ))
// \MB|M_AB|Mult0~6  = CARRY(( \MB|M_AB|Mult0~477  ) + ( \MB|M_AB|Mult0~154  ) + ( \MB|M_AB|Mult0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~154 ),
	.datad(!\MB|M_AB|Mult0~477 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AB|Mult0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AB|Mult0~5_sumout ),
	.cout(\MB|M_AB|Mult0~6 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~5 .extended_lut = "off";
defparam \MB|M_AB|Mult0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_AB|Mult0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N9
cyclonev_lcell_comb \MB|M_AB|Mult0~9 (
// Equation(s):
// \MB|M_AB|Mult0~9_sumout  = SUM(( \MB|M_AB|Mult0~155  ) + ( \MB|M_AB|Mult0~478  ) + ( \MB|M_AB|Mult0~6  ))
// \MB|M_AB|Mult0~10  = CARRY(( \MB|M_AB|Mult0~155  ) + ( \MB|M_AB|Mult0~478  ) + ( \MB|M_AB|Mult0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~478 ),
	.datad(!\MB|M_AB|Mult0~155 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AB|Mult0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AB|Mult0~9_sumout ),
	.cout(\MB|M_AB|Mult0~10 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~9 .extended_lut = "off";
defparam \MB|M_AB|Mult0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_AB|Mult0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N12
cyclonev_lcell_comb \MB|M_AB|Mult0~13 (
// Equation(s):
// \MB|M_AB|Mult0~13_sumout  = SUM(( \MB|M_AB|Mult0~156  ) + ( \MB|M_AB|Mult0~479  ) + ( \MB|M_AB|Mult0~10  ))
// \MB|M_AB|Mult0~14  = CARRY(( \MB|M_AB|Mult0~156  ) + ( \MB|M_AB|Mult0~479  ) + ( \MB|M_AB|Mult0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~479 ),
	.datad(!\MB|M_AB|Mult0~156 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AB|Mult0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AB|Mult0~13_sumout ),
	.cout(\MB|M_AB|Mult0~14 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~13 .extended_lut = "off";
defparam \MB|M_AB|Mult0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_AB|Mult0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N15
cyclonev_lcell_comb \MB|M_AB|Mult0~17 (
// Equation(s):
// \MB|M_AB|Mult0~17_sumout  = SUM(( \MB|M_AB|Mult0~157  ) + ( \MB|M_AB|Mult0~480  ) + ( \MB|M_AB|Mult0~14  ))
// \MB|M_AB|Mult0~18  = CARRY(( \MB|M_AB|Mult0~157  ) + ( \MB|M_AB|Mult0~480  ) + ( \MB|M_AB|Mult0~14  ))

	.dataa(gnd),
	.datab(!\MB|M_AB|Mult0~157 ),
	.datac(!\MB|M_AB|Mult0~480 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AB|Mult0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AB|Mult0~17_sumout ),
	.cout(\MB|M_AB|Mult0~18 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~17 .extended_lut = "off";
defparam \MB|M_AB|Mult0~17 .lut_mask = 64'h0000F0F000003333;
defparam \MB|M_AB|Mult0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N18
cyclonev_lcell_comb \MB|M_AB|Mult0~21 (
// Equation(s):
// \MB|M_AB|Mult0~21_sumout  = SUM(( \MB|M_AB|Mult0~481  ) + ( \MB|M_AB|Mult0~158  ) + ( \MB|M_AB|Mult0~18  ))
// \MB|M_AB|Mult0~22  = CARRY(( \MB|M_AB|Mult0~481  ) + ( \MB|M_AB|Mult0~158  ) + ( \MB|M_AB|Mult0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~481 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|M_AB|Mult0~158 ),
	.datag(gnd),
	.cin(\MB|M_AB|Mult0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AB|Mult0~21_sumout ),
	.cout(\MB|M_AB|Mult0~22 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~21 .extended_lut = "off";
defparam \MB|M_AB|Mult0~21 .lut_mask = 64'h0000FF0000000F0F;
defparam \MB|M_AB|Mult0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N21
cyclonev_lcell_comb \MB|M_AB|Mult0~25 (
// Equation(s):
// \MB|M_AB|Mult0~25_sumout  = SUM(( \MB|M_AB|Mult0~159  ) + ( \MB|M_AB|Mult0~482  ) + ( \MB|M_AB|Mult0~22  ))
// \MB|M_AB|Mult0~26  = CARRY(( \MB|M_AB|Mult0~159  ) + ( \MB|M_AB|Mult0~482  ) + ( \MB|M_AB|Mult0~22  ))

	.dataa(!\MB|M_AB|Mult0~159 ),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~482 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AB|Mult0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AB|Mult0~25_sumout ),
	.cout(\MB|M_AB|Mult0~26 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~25 .extended_lut = "off";
defparam \MB|M_AB|Mult0~25 .lut_mask = 64'h0000F0F000005555;
defparam \MB|M_AB|Mult0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N24
cyclonev_lcell_comb \MB|M_AB|Mult0~29 (
// Equation(s):
// \MB|M_AB|Mult0~29_sumout  = SUM(( \MB|M_AB|Mult0~160  ) + ( \MB|M_AB|Mult0~483  ) + ( \MB|M_AB|Mult0~26  ))
// \MB|M_AB|Mult0~30  = CARRY(( \MB|M_AB|Mult0~160  ) + ( \MB|M_AB|Mult0~483  ) + ( \MB|M_AB|Mult0~26  ))

	.dataa(gnd),
	.datab(!\MB|M_AB|Mult0~483 ),
	.datac(gnd),
	.datad(!\MB|M_AB|Mult0~160 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AB|Mult0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AB|Mult0~29_sumout ),
	.cout(\MB|M_AB|Mult0~30 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~29 .extended_lut = "off";
defparam \MB|M_AB|Mult0~29 .lut_mask = 64'h0000CCCC000000FF;
defparam \MB|M_AB|Mult0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N27
cyclonev_lcell_comb \MB|M_AB|Mult0~33 (
// Equation(s):
// \MB|M_AB|Mult0~33_sumout  = SUM(( \MB|M_AB|Mult0~484  ) + ( \MB|M_AB|Mult0~161  ) + ( \MB|M_AB|Mult0~30  ))
// \MB|M_AB|Mult0~34  = CARRY(( \MB|M_AB|Mult0~484  ) + ( \MB|M_AB|Mult0~161  ) + ( \MB|M_AB|Mult0~30  ))

	.dataa(!\MB|M_AB|Mult0~484 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|M_AB|Mult0~161 ),
	.datag(gnd),
	.cin(\MB|M_AB|Mult0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AB|Mult0~33_sumout ),
	.cout(\MB|M_AB|Mult0~34 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~33 .extended_lut = "off";
defparam \MB|M_AB|Mult0~33 .lut_mask = 64'h0000FF0000005555;
defparam \MB|M_AB|Mult0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N30
cyclonev_lcell_comb \MB|M_AB|Mult0~37 (
// Equation(s):
// \MB|M_AB|Mult0~37_sumout  = SUM(( \MB|M_AB|Mult0~162  ) + ( \MB|M_AB|Mult0~485  ) + ( \MB|M_AB|Mult0~34  ))
// \MB|M_AB|Mult0~38  = CARRY(( \MB|M_AB|Mult0~162  ) + ( \MB|M_AB|Mult0~485  ) + ( \MB|M_AB|Mult0~34  ))

	.dataa(!\MB|M_AB|Mult0~162 ),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~485 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AB|Mult0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AB|Mult0~37_sumout ),
	.cout(\MB|M_AB|Mult0~38 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~37 .extended_lut = "off";
defparam \MB|M_AB|Mult0~37 .lut_mask = 64'h0000F0F000005555;
defparam \MB|M_AB|Mult0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N33
cyclonev_lcell_comb \MB|M_AB|Mult0~41 (
// Equation(s):
// \MB|M_AB|Mult0~41_sumout  = SUM(( \MB|M_AB|Mult0~163  ) + ( \MB|M_AB|Mult0~486  ) + ( \MB|M_AB|Mult0~38  ))
// \MB|M_AB|Mult0~42  = CARRY(( \MB|M_AB|Mult0~163  ) + ( \MB|M_AB|Mult0~486  ) + ( \MB|M_AB|Mult0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~486 ),
	.datad(!\MB|M_AB|Mult0~163 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AB|Mult0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AB|Mult0~41_sumout ),
	.cout(\MB|M_AB|Mult0~42 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~41 .extended_lut = "off";
defparam \MB|M_AB|Mult0~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_AB|Mult0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N36
cyclonev_lcell_comb \MB|M_AB|Mult0~45 (
// Equation(s):
// \MB|M_AB|Mult0~45_sumout  = SUM(( \MB|M_AB|Mult0~164  ) + ( \MB|M_AB|Mult0~487  ) + ( \MB|M_AB|Mult0~42  ))
// \MB|M_AB|Mult0~46  = CARRY(( \MB|M_AB|Mult0~164  ) + ( \MB|M_AB|Mult0~487  ) + ( \MB|M_AB|Mult0~42  ))

	.dataa(gnd),
	.datab(!\MB|M_AB|Mult0~487 ),
	.datac(gnd),
	.datad(!\MB|M_AB|Mult0~164 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AB|Mult0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AB|Mult0~45_sumout ),
	.cout(\MB|M_AB|Mult0~46 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~45 .extended_lut = "off";
defparam \MB|M_AB|Mult0~45 .lut_mask = 64'h0000CCCC000000FF;
defparam \MB|M_AB|Mult0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N39
cyclonev_lcell_comb \MB|M_AB|Mult0~49 (
// Equation(s):
// \MB|M_AB|Mult0~49_sumout  = SUM(( \MB|M_AB|Mult0~488  ) + ( \MB|M_AB|Mult0~164  ) + ( \MB|M_AB|Mult0~46  ))
// \MB|M_AB|Mult0~50  = CARRY(( \MB|M_AB|Mult0~488  ) + ( \MB|M_AB|Mult0~164  ) + ( \MB|M_AB|Mult0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~164 ),
	.datad(!\MB|M_AB|Mult0~488 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AB|Mult0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AB|Mult0~49_sumout ),
	.cout(\MB|M_AB|Mult0~50 ),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~49 .extended_lut = "off";
defparam \MB|M_AB|Mult0~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_AB|Mult0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N42
cyclonev_lcell_comb \MB|M_AB|Mult0~53 (
// Equation(s):
// \MB|M_AB|Mult0~53_sumout  = SUM(( \MB|M_AB|Mult0~164  ) + ( \MB|M_AB|Mult0~489  ) + ( \MB|M_AB|Mult0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~489 ),
	.datad(!\MB|M_AB|Mult0~164 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|M_AB|Mult0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|M_AB|Mult0~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|M_AB|Mult0~53 .extended_lut = "off";
defparam \MB|M_AB|Mult0~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|M_AB|Mult0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N51
cyclonev_lcell_comb \MB|Add13~1 (
// Equation(s):
// \MB|Add13~1_sumout  = SUM(( \MB|M_AB|Mult0~1_sumout  ) + ( \MB|REG_Y|q [18] ) + ( \MB|Add13~122  ))
// \MB|Add13~2  = CARRY(( \MB|M_AB|Mult0~1_sumout  ) + ( \MB|REG_Y|q [18] ) + ( \MB|Add13~122  ))

	.dataa(!\MB|REG_Y|q [18]),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add13~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add13~1_sumout ),
	.cout(\MB|Add13~2 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add13~1 .extended_lut = "off";
defparam \MB|Add13~1 .lut_mask = 64'h0000AAAA00000F0F;
defparam \MB|Add13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N54
cyclonev_lcell_comb \MB|Add13~5 (
// Equation(s):
// \MB|Add13~5_sumout  = SUM(( \MB|M_AB|Mult0~5_sumout  ) + ( \MB|REG_Y|q [19] ) + ( \MB|Add13~2  ))
// \MB|Add13~6  = CARRY(( \MB|M_AB|Mult0~5_sumout  ) + ( \MB|REG_Y|q [19] ) + ( \MB|Add13~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_Y|q [19]),
	.datad(!\MB|M_AB|Mult0~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add13~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add13~5_sumout ),
	.cout(\MB|Add13~6 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add13~5 .extended_lut = "off";
defparam \MB|Add13~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|Add13~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N57
cyclonev_lcell_comb \MB|Add13~9 (
// Equation(s):
// \MB|Add13~9_sumout  = SUM(( \MB|M_AB|Mult0~9_sumout  ) + ( \MB|REG_Y|q [20] ) + ( \MB|Add13~6  ))
// \MB|Add13~10  = CARRY(( \MB|M_AB|Mult0~9_sumout  ) + ( \MB|REG_Y|q [20] ) + ( \MB|Add13~6  ))

	.dataa(!\MB|REG_Y|q [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MB|M_AB|Mult0~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add13~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add13~9_sumout ),
	.cout(\MB|Add13~10 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add13~9 .extended_lut = "off";
defparam \MB|Add13~9 .lut_mask = 64'h0000AAAA000000FF;
defparam \MB|Add13~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N0
cyclonev_lcell_comb \MB|Add13~13 (
// Equation(s):
// \MB|Add13~13_sumout  = SUM(( \MB|REG_Y|q [21] ) + ( \MB|M_AB|Mult0~13_sumout  ) + ( \MB|Add13~10  ))
// \MB|Add13~14  = CARRY(( \MB|REG_Y|q [21] ) + ( \MB|M_AB|Mult0~13_sumout  ) + ( \MB|Add13~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~13_sumout ),
	.datad(!\MB|REG_Y|q [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add13~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add13~13_sumout ),
	.cout(\MB|Add13~14 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add13~13 .extended_lut = "off";
defparam \MB|Add13~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|Add13~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N3
cyclonev_lcell_comb \MB|Add13~17 (
// Equation(s):
// \MB|Add13~17_sumout  = SUM(( \MB|M_AB|Mult0~17_sumout  ) + ( \MB|REG_Y|q [22] ) + ( \MB|Add13~14  ))
// \MB|Add13~18  = CARRY(( \MB|M_AB|Mult0~17_sumout  ) + ( \MB|REG_Y|q [22] ) + ( \MB|Add13~14  ))

	.dataa(!\MB|REG_Y|q [22]),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add13~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add13~17_sumout ),
	.cout(\MB|Add13~18 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add13~17 .extended_lut = "off";
defparam \MB|Add13~17 .lut_mask = 64'h0000AAAA00000F0F;
defparam \MB|Add13~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N6
cyclonev_lcell_comb \MB|Add13~21 (
// Equation(s):
// \MB|Add13~21_sumout  = SUM(( \MB|REG_Y|q [23] ) + ( \MB|M_AB|Mult0~21_sumout  ) + ( \MB|Add13~18  ))
// \MB|Add13~22  = CARRY(( \MB|REG_Y|q [23] ) + ( \MB|M_AB|Mult0~21_sumout  ) + ( \MB|Add13~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~21_sumout ),
	.datad(!\MB|REG_Y|q [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add13~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add13~21_sumout ),
	.cout(\MB|Add13~22 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add13~21 .extended_lut = "off";
defparam \MB|Add13~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|Add13~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N9
cyclonev_lcell_comb \MB|Add13~25 (
// Equation(s):
// \MB|Add13~25_sumout  = SUM(( \MB|REG_Y|q [24] ) + ( \MB|M_AB|Mult0~25_sumout  ) + ( \MB|Add13~22  ))
// \MB|Add13~26  = CARRY(( \MB|REG_Y|q [24] ) + ( \MB|M_AB|Mult0~25_sumout  ) + ( \MB|Add13~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~25_sumout ),
	.datad(!\MB|REG_Y|q [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add13~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add13~25_sumout ),
	.cout(\MB|Add13~26 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add13~25 .extended_lut = "off";
defparam \MB|Add13~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|Add13~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N12
cyclonev_lcell_comb \MB|Add13~29 (
// Equation(s):
// \MB|Add13~29_sumout  = SUM(( \MB|M_AB|Mult0~29_sumout  ) + ( \MB|REG_Y|q [25] ) + ( \MB|Add13~26  ))
// \MB|Add13~30  = CARRY(( \MB|M_AB|Mult0~29_sumout  ) + ( \MB|REG_Y|q [25] ) + ( \MB|Add13~26  ))

	.dataa(gnd),
	.datab(!\MB|REG_Y|q [25]),
	.datac(!\MB|M_AB|Mult0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add13~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add13~29_sumout ),
	.cout(\MB|Add13~30 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add13~29 .extended_lut = "off";
defparam \MB|Add13~29 .lut_mask = 64'h0000CCCC00000F0F;
defparam \MB|Add13~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N15
cyclonev_lcell_comb \MB|Add13~33 (
// Equation(s):
// \MB|Add13~33_sumout  = SUM(( \MB|REG_Y|q [26] ) + ( \MB|M_AB|Mult0~33_sumout  ) + ( \MB|Add13~30  ))
// \MB|Add13~34  = CARRY(( \MB|REG_Y|q [26] ) + ( \MB|M_AB|Mult0~33_sumout  ) + ( \MB|Add13~30  ))

	.dataa(!\MB|M_AB|Mult0~33_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MB|REG_Y|q [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add13~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add13~33_sumout ),
	.cout(\MB|Add13~34 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add13~33 .extended_lut = "off";
defparam \MB|Add13~33 .lut_mask = 64'h0000AAAA000000FF;
defparam \MB|Add13~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N18
cyclonev_lcell_comb \MB|Add13~37 (
// Equation(s):
// \MB|Add13~37_sumout  = SUM(( \MB|M_AB|Mult0~37_sumout  ) + ( \MB|REG_Y|q [27] ) + ( \MB|Add13~34  ))
// \MB|Add13~38  = CARRY(( \MB|M_AB|Mult0~37_sumout  ) + ( \MB|REG_Y|q [27] ) + ( \MB|Add13~34  ))

	.dataa(gnd),
	.datab(!\MB|REG_Y|q [27]),
	.datac(!\MB|M_AB|Mult0~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add13~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add13~37_sumout ),
	.cout(\MB|Add13~38 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add13~37 .extended_lut = "off";
defparam \MB|Add13~37 .lut_mask = 64'h0000CCCC00000F0F;
defparam \MB|Add13~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N21
cyclonev_lcell_comb \MB|Add13~41 (
// Equation(s):
// \MB|Add13~41_sumout  = SUM(( \MB|REG_Y|q [28] ) + ( \MB|M_AB|Mult0~41_sumout  ) + ( \MB|Add13~38  ))
// \MB|Add13~42  = CARRY(( \MB|REG_Y|q [28] ) + ( \MB|M_AB|Mult0~41_sumout  ) + ( \MB|Add13~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~41_sumout ),
	.datad(!\MB|REG_Y|q [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add13~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add13~41_sumout ),
	.cout(\MB|Add13~42 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add13~41 .extended_lut = "off";
defparam \MB|Add13~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|Add13~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N24
cyclonev_lcell_comb \MB|Add13~45 (
// Equation(s):
// \MB|Add13~45_sumout  = SUM(( \MB|REG_Y|q [29] ) + ( \MB|M_AB|Mult0~45_sumout  ) + ( \MB|Add13~42  ))
// \MB|Add13~46  = CARRY(( \MB|REG_Y|q [29] ) + ( \MB|M_AB|Mult0~45_sumout  ) + ( \MB|Add13~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~45_sumout ),
	.datad(!\MB|REG_Y|q [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add13~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add13~45_sumout ),
	.cout(\MB|Add13~46 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add13~45 .extended_lut = "off";
defparam \MB|Add13~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|Add13~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N27
cyclonev_lcell_comb \MB|Add13~49 (
// Equation(s):
// \MB|Add13~49_sumout  = SUM(( \MB|M_AB|Mult0~49_sumout  ) + ( \MB|REG_Y|q [30] ) + ( \MB|Add13~46  ))
// \MB|Add13~50  = CARRY(( \MB|M_AB|Mult0~49_sumout  ) + ( \MB|REG_Y|q [30] ) + ( \MB|Add13~46  ))

	.dataa(!\MB|REG_Y|q [30]),
	.datab(gnd),
	.datac(!\MB|M_AB|Mult0~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add13~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add13~49_sumout ),
	.cout(\MB|Add13~50 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add13~49 .extended_lut = "off";
defparam \MB|Add13~49 .lut_mask = 64'h0000AAAA00000F0F;
defparam \MB|Add13~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N30
cyclonev_lcell_comb \MB|Add13~53 (
// Equation(s):
// \MB|Add13~53_sumout  = SUM(( \MB|M_AB|Mult0~53_sumout  ) + ( \MB|REG_Y|q [31] ) + ( \MB|Add13~50  ))

	.dataa(gnd),
	.datab(!\MB|REG_Y|q [31]),
	.datac(!\MB|M_AB|Mult0~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add13~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add13~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|Add13~53 .extended_lut = "off";
defparam \MB|Add13~53 .lut_mask = 64'h0000CCCC00000F0F;
defparam \MB|Add13~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N31
dffeas \MB|REG_B|q[31]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add13~53_sumout ),
	.asdata(\MB|REG_Y|q [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[31]~DUPLICATE .is_wysiwyg = "true";
defparam \MB|REG_B|q[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N26
dffeas \MB|REG_A|q[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~37_sumout ),
	.asdata(\MB|REG_X|q [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[27] .is_wysiwyg = "true";
defparam \MB|REG_A|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N29
dffeas \MB|REG_B|q[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add13~49_sumout ),
	.asdata(\MB|REG_Y|q [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[30] .is_wysiwyg = "true";
defparam \MB|REG_B|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N25
dffeas \MB|REG_B|q[29]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add13~45_sumout ),
	.asdata(\MB|REG_Y|q [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[29]~DUPLICATE .is_wysiwyg = "true";
defparam \MB|REG_B|q[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N22
dffeas \MB|REG_B|q[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add13~41_sumout ),
	.asdata(\MB|REG_Y|q [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[28] .is_wysiwyg = "true";
defparam \MB|REG_B|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N22
dffeas \MB|REG_A|q[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~33_sumout ),
	.asdata(\MB|REG_X|q [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[26] .is_wysiwyg = "true";
defparam \MB|REG_A|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N20
dffeas \MB|REG_A|q[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~29_sumout ),
	.asdata(\MB|REG_X|q [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[25] .is_wysiwyg = "true";
defparam \MB|REG_A|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N19
dffeas \MB|REG_B|q[27]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add13~37_sumout ),
	.asdata(\MB|REG_Y|q [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[27]~DUPLICATE .is_wysiwyg = "true";
defparam \MB|REG_B|q[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N17
dffeas \MB|REG_B|q[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add13~33_sumout ),
	.asdata(\MB|REG_Y|q [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[26] .is_wysiwyg = "true";
defparam \MB|REG_B|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N13
dffeas \MB|REG_B|q[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add13~29_sumout ),
	.asdata(\MB|REG_Y|q [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[25] .is_wysiwyg = "true";
defparam \MB|REG_B|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N16
dffeas \MB|REG_A|q[24]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~25_sumout ),
	.asdata(\MB|REG_X|q [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[24]~DUPLICATE .is_wysiwyg = "true";
defparam \MB|REG_A|q[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N14
dffeas \MB|REG_A|q[23]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~21_sumout ),
	.asdata(\MB|REG_X|q [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[23]~DUPLICATE .is_wysiwyg = "true";
defparam \MB|REG_A|q[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N10
dffeas \MB|REG_A|q[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~17_sumout ),
	.asdata(\MB|REG_X|q [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[22] .is_wysiwyg = "true";
defparam \MB|REG_A|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N7
dffeas \MB|REG_A|q[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~13_sumout ),
	.asdata(\MB|REG_X|q [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[21] .is_wysiwyg = "true";
defparam \MB|REG_A|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N11
dffeas \MB|REG_B|q[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add13~25_sumout ),
	.asdata(\MB|REG_Y|q [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[24] .is_wysiwyg = "true";
defparam \MB|REG_B|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N7
dffeas \MB|REG_B|q[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add13~21_sumout ),
	.asdata(\MB|REG_Y|q [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[23] .is_wysiwyg = "true";
defparam \MB|REG_B|q[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N0
cyclonev_lcell_comb \MB|Add8~57 (
// Equation(s):
// \MB|Add8~57_sumout  = SUM(( \MB|M_AA|Mult0~57_sumout  ) + ( \MB|M_BB|Mult0~57_sumout  ) + ( !VCC ))
// \MB|Add8~58  = CARRY(( \MB|M_AA|Mult0~57_sumout  ) + ( \MB|M_BB|Mult0~57_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~57_sumout ),
	.datad(!\MB|M_AA|Mult0~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add8~57_sumout ),
	.cout(\MB|Add8~58 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add8~57 .extended_lut = "off";
defparam \MB|Add8~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|Add8~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N3
cyclonev_lcell_comb \MB|Add8~61 (
// Equation(s):
// \MB|Add8~61_sumout  = SUM(( \MB|M_BB|Mult0~61_sumout  ) + ( \MB|M_AA|Mult0~61_sumout  ) + ( \MB|Add8~58  ))
// \MB|Add8~62  = CARRY(( \MB|M_BB|Mult0~61_sumout  ) + ( \MB|M_AA|Mult0~61_sumout  ) + ( \MB|Add8~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~61_sumout ),
	.datad(!\MB|M_BB|Mult0~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add8~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add8~61_sumout ),
	.cout(\MB|Add8~62 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add8~61 .extended_lut = "off";
defparam \MB|Add8~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|Add8~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N6
cyclonev_lcell_comb \MB|Add8~65 (
// Equation(s):
// \MB|Add8~65_sumout  = SUM(( \MB|M_BB|Mult0~65_sumout  ) + ( \MB|M_AA|Mult0~65_sumout  ) + ( \MB|Add8~62  ))
// \MB|Add8~66  = CARRY(( \MB|M_BB|Mult0~65_sumout  ) + ( \MB|M_AA|Mult0~65_sumout  ) + ( \MB|Add8~62  ))

	.dataa(gnd),
	.datab(!\MB|M_AA|Mult0~65_sumout ),
	.datac(!\MB|M_BB|Mult0~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add8~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add8~65_sumout ),
	.cout(\MB|Add8~66 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add8~65 .extended_lut = "off";
defparam \MB|Add8~65 .lut_mask = 64'h0000CCCC00000F0F;
defparam \MB|Add8~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N9
cyclonev_lcell_comb \MB|Add8~69 (
// Equation(s):
// \MB|Add8~69_sumout  = SUM(( \MB|M_AA|Mult0~69_sumout  ) + ( \MB|M_BB|Mult0~69_sumout  ) + ( \MB|Add8~66  ))
// \MB|Add8~70  = CARRY(( \MB|M_AA|Mult0~69_sumout  ) + ( \MB|M_BB|Mult0~69_sumout  ) + ( \MB|Add8~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~69_sumout ),
	.datad(!\MB|M_AA|Mult0~69_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add8~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add8~69_sumout ),
	.cout(\MB|Add8~70 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add8~69 .extended_lut = "off";
defparam \MB|Add8~69 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|Add8~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N12
cyclonev_lcell_comb \MB|Add8~37 (
// Equation(s):
// \MB|Add8~37_sumout  = SUM(( \MB|M_BB|Mult0~37_sumout  ) + ( \MB|M_AA|Mult0~37_sumout  ) + ( \MB|Add8~70  ))
// \MB|Add8~38  = CARRY(( \MB|M_BB|Mult0~37_sumout  ) + ( \MB|M_AA|Mult0~37_sumout  ) + ( \MB|Add8~70  ))

	.dataa(gnd),
	.datab(!\MB|M_AA|Mult0~37_sumout ),
	.datac(!\MB|M_BB|Mult0~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add8~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add8~37_sumout ),
	.cout(\MB|Add8~38 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add8~37 .extended_lut = "off";
defparam \MB|Add8~37 .lut_mask = 64'h0000CCCC00000F0F;
defparam \MB|Add8~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N15
cyclonev_lcell_comb \MB|Add8~41 (
// Equation(s):
// \MB|Add8~41_sumout  = SUM(( \MB|M_BB|Mult0~41_sumout  ) + ( \MB|M_AA|Mult0~41_sumout  ) + ( \MB|Add8~38  ))
// \MB|Add8~42  = CARRY(( \MB|M_BB|Mult0~41_sumout  ) + ( \MB|M_AA|Mult0~41_sumout  ) + ( \MB|Add8~38  ))

	.dataa(!\MB|M_BB|Mult0~41_sumout ),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add8~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add8~41_sumout ),
	.cout(\MB|Add8~42 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add8~41 .extended_lut = "off";
defparam \MB|Add8~41 .lut_mask = 64'h0000F0F000005555;
defparam \MB|Add8~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N18
cyclonev_lcell_comb \MB|Add8~93 (
// Equation(s):
// \MB|Add8~93_sumout  = SUM(( \MB|M_BB|Mult0~93_sumout  ) + ( \MB|M_AA|Mult0~93_sumout  ) + ( \MB|Add8~42  ))
// \MB|Add8~94  = CARRY(( \MB|M_BB|Mult0~93_sumout  ) + ( \MB|M_AA|Mult0~93_sumout  ) + ( \MB|Add8~42  ))

	.dataa(!\MB|M_BB|Mult0~93_sumout ),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~93_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add8~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add8~93_sumout ),
	.cout(\MB|Add8~94 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add8~93 .extended_lut = "off";
defparam \MB|Add8~93 .lut_mask = 64'h0000F0F000005555;
defparam \MB|Add8~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N21
cyclonev_lcell_comb \MB|Add8~97 (
// Equation(s):
// \MB|Add8~97_sumout  = SUM(( \MB|M_AA|Mult0~97_sumout  ) + ( \MB|M_BB|Mult0~97_sumout  ) + ( \MB|Add8~94  ))
// \MB|Add8~98  = CARRY(( \MB|M_AA|Mult0~97_sumout  ) + ( \MB|M_BB|Mult0~97_sumout  ) + ( \MB|Add8~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~97_sumout ),
	.datad(!\MB|M_AA|Mult0~97_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add8~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add8~97_sumout ),
	.cout(\MB|Add8~98 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add8~97 .extended_lut = "off";
defparam \MB|Add8~97 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|Add8~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N24
cyclonev_lcell_comb \MB|Add8~101 (
// Equation(s):
// \MB|Add8~101_sumout  = SUM(( \MB|M_BB|Mult0~101_sumout  ) + ( \MB|M_AA|Mult0~101_sumout  ) + ( \MB|Add8~98  ))
// \MB|Add8~102  = CARRY(( \MB|M_BB|Mult0~101_sumout  ) + ( \MB|M_AA|Mult0~101_sumout  ) + ( \MB|Add8~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~101_sumout ),
	.datad(!\MB|M_BB|Mult0~101_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add8~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add8~101_sumout ),
	.cout(\MB|Add8~102 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add8~101 .extended_lut = "off";
defparam \MB|Add8~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|Add8~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N27
cyclonev_lcell_comb \MB|Add8~105 (
// Equation(s):
// \MB|Add8~105_sumout  = SUM(( \MB|M_AA|Mult0~105_sumout  ) + ( \MB|M_BB|Mult0~105_sumout  ) + ( \MB|Add8~102  ))
// \MB|Add8~106  = CARRY(( \MB|M_AA|Mult0~105_sumout  ) + ( \MB|M_BB|Mult0~105_sumout  ) + ( \MB|Add8~102  ))

	.dataa(!\MB|M_AA|Mult0~105_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|M_BB|Mult0~105_sumout ),
	.datag(gnd),
	.cin(\MB|Add8~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add8~105_sumout ),
	.cout(\MB|Add8~106 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add8~105 .extended_lut = "off";
defparam \MB|Add8~105 .lut_mask = 64'h0000FF0000005555;
defparam \MB|Add8~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N30
cyclonev_lcell_comb \MB|Add8~109 (
// Equation(s):
// \MB|Add8~109_sumout  = SUM(( \MB|M_AA|Mult0~109_sumout  ) + ( \MB|M_BB|Mult0~109_sumout  ) + ( \MB|Add8~106  ))
// \MB|Add8~110  = CARRY(( \MB|M_AA|Mult0~109_sumout  ) + ( \MB|M_BB|Mult0~109_sumout  ) + ( \MB|Add8~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~109_sumout ),
	.datad(!\MB|M_AA|Mult0~109_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add8~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add8~109_sumout ),
	.cout(\MB|Add8~110 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add8~109 .extended_lut = "off";
defparam \MB|Add8~109 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|Add8~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N33
cyclonev_lcell_comb \MB|Add8~45 (
// Equation(s):
// \MB|Add8~45_sumout  = SUM(( \MB|M_BB|Mult0~45_sumout  ) + ( \MB|M_AA|Mult0~45_sumout  ) + ( \MB|Add8~110  ))
// \MB|Add8~46  = CARRY(( \MB|M_BB|Mult0~45_sumout  ) + ( \MB|M_AA|Mult0~45_sumout  ) + ( \MB|Add8~110  ))

	.dataa(!\MB|M_AA|Mult0~45_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MB|M_BB|Mult0~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add8~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add8~45_sumout ),
	.cout(\MB|Add8~46 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add8~45 .extended_lut = "off";
defparam \MB|Add8~45 .lut_mask = 64'h0000AAAA000000FF;
defparam \MB|Add8~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N36
cyclonev_lcell_comb \MB|Add8~49 (
// Equation(s):
// \MB|Add8~49_sumout  = SUM(( \MB|M_AA|Mult0~49_sumout  ) + ( \MB|M_BB|Mult0~49_sumout  ) + ( \MB|Add8~46  ))
// \MB|Add8~50  = CARRY(( \MB|M_AA|Mult0~49_sumout  ) + ( \MB|M_BB|Mult0~49_sumout  ) + ( \MB|Add8~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~49_sumout ),
	.datad(!\MB|M_AA|Mult0~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add8~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add8~49_sumout ),
	.cout(\MB|Add8~50 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add8~49 .extended_lut = "off";
defparam \MB|Add8~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|Add8~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N39
cyclonev_lcell_comb \MB|Add8~53 (
// Equation(s):
// \MB|Add8~53_sumout  = SUM(( \MB|M_AA|Mult0~53_sumout  ) + ( \MB|M_BB|Mult0~53_sumout  ) + ( \MB|Add8~50  ))
// \MB|Add8~54  = CARRY(( \MB|M_AA|Mult0~53_sumout  ) + ( \MB|M_BB|Mult0~53_sumout  ) + ( \MB|Add8~50  ))

	.dataa(!\MB|M_AA|Mult0~53_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|M_BB|Mult0~53_sumout ),
	.datag(gnd),
	.cin(\MB|Add8~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add8~53_sumout ),
	.cout(\MB|Add8~54 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add8~53 .extended_lut = "off";
defparam \MB|Add8~53 .lut_mask = 64'h0000FF0000005555;
defparam \MB|Add8~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N42
cyclonev_lcell_comb \MB|Add8~17 (
// Equation(s):
// \MB|Add8~17_sumout  = SUM(( \MB|M_AA|Mult0~17_sumout  ) + ( \MB|M_BB|Mult0~17_sumout  ) + ( \MB|Add8~54  ))
// \MB|Add8~18  = CARRY(( \MB|M_AA|Mult0~17_sumout  ) + ( \MB|M_BB|Mult0~17_sumout  ) + ( \MB|Add8~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~17_sumout ),
	.datad(!\MB|M_AA|Mult0~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add8~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add8~17_sumout ),
	.cout(\MB|Add8~18 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add8~17 .extended_lut = "off";
defparam \MB|Add8~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|Add8~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N45
cyclonev_lcell_comb \MB|Add8~73 (
// Equation(s):
// \MB|Add8~73_sumout  = SUM(( \MB|M_BB|Mult0~73_sumout  ) + ( \MB|M_AA|Mult0~73_sumout  ) + ( \MB|Add8~18  ))
// \MB|Add8~74  = CARRY(( \MB|M_BB|Mult0~73_sumout  ) + ( \MB|M_AA|Mult0~73_sumout  ) + ( \MB|Add8~18  ))

	.dataa(!\MB|M_BB|Mult0~73_sumout ),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~73_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add8~73_sumout ),
	.cout(\MB|Add8~74 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add8~73 .extended_lut = "off";
defparam \MB|Add8~73 .lut_mask = 64'h0000F0F000005555;
defparam \MB|Add8~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N48
cyclonev_lcell_comb \MB|Add8~21 (
// Equation(s):
// \MB|Add8~21_sumout  = SUM(( \MB|M_BB|Mult0~21_sumout  ) + ( \MB|M_AA|Mult0~21_sumout  ) + ( \MB|Add8~74  ))
// \MB|Add8~22  = CARRY(( \MB|M_BB|Mult0~21_sumout  ) + ( \MB|M_AA|Mult0~21_sumout  ) + ( \MB|Add8~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~21_sumout ),
	.datad(!\MB|M_BB|Mult0~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add8~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add8~21_sumout ),
	.cout(\MB|Add8~22 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add8~21 .extended_lut = "off";
defparam \MB|Add8~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|Add8~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N51
cyclonev_lcell_comb \MB|Add8~77 (
// Equation(s):
// \MB|Add8~77_sumout  = SUM(( \MB|M_AA|Mult0~77_sumout  ) + ( \MB|M_BB|Mult0~77_sumout  ) + ( \MB|Add8~22  ))
// \MB|Add8~78  = CARRY(( \MB|M_AA|Mult0~77_sumout  ) + ( \MB|M_BB|Mult0~77_sumout  ) + ( \MB|Add8~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~77_sumout ),
	.datad(!\MB|M_AA|Mult0~77_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add8~77_sumout ),
	.cout(\MB|Add8~78 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add8~77 .extended_lut = "off";
defparam \MB|Add8~77 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|Add8~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N54
cyclonev_lcell_comb \MB|Add8~81 (
// Equation(s):
// \MB|Add8~81_sumout  = SUM(( \MB|M_BB|Mult0~81_sumout  ) + ( \MB|M_AA|Mult0~81_sumout  ) + ( \MB|Add8~78  ))
// \MB|Add8~82  = CARRY(( \MB|M_BB|Mult0~81_sumout  ) + ( \MB|M_AA|Mult0~81_sumout  ) + ( \MB|Add8~78  ))

	.dataa(gnd),
	.datab(!\MB|M_AA|Mult0~81_sumout ),
	.datac(!\MB|M_BB|Mult0~81_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add8~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add8~81_sumout ),
	.cout(\MB|Add8~82 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add8~81 .extended_lut = "off";
defparam \MB|Add8~81 .lut_mask = 64'h0000CCCC00000F0F;
defparam \MB|Add8~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N57
cyclonev_lcell_comb \MB|Add8~85 (
// Equation(s):
// \MB|Add8~85_sumout  = SUM(( \MB|M_BB|Mult0~85_sumout  ) + ( \MB|M_AA|Mult0~85_sumout  ) + ( \MB|Add8~82  ))
// \MB|Add8~86  = CARRY(( \MB|M_BB|Mult0~85_sumout  ) + ( \MB|M_AA|Mult0~85_sumout  ) + ( \MB|Add8~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~85_sumout ),
	.datad(!\MB|M_BB|Mult0~85_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add8~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add8~85_sumout ),
	.cout(\MB|Add8~86 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add8~85 .extended_lut = "off";
defparam \MB|Add8~85 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|Add8~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N0
cyclonev_lcell_comb \MB|Add8~89 (
// Equation(s):
// \MB|Add8~89_sumout  = SUM(( \MB|M_AA|Mult0~89_sumout  ) + ( \MB|M_BB|Mult0~89_sumout  ) + ( \MB|Add8~86  ))
// \MB|Add8~90  = CARRY(( \MB|M_AA|Mult0~89_sumout  ) + ( \MB|M_BB|Mult0~89_sumout  ) + ( \MB|Add8~86  ))

	.dataa(gnd),
	.datab(!\MB|M_BB|Mult0~89_sumout ),
	.datac(gnd),
	.datad(!\MB|M_AA|Mult0~89_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add8~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add8~89_sumout ),
	.cout(\MB|Add8~90 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add8~89 .extended_lut = "off";
defparam \MB|Add8~89 .lut_mask = 64'h0000CCCC000000FF;
defparam \MB|Add8~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N3
cyclonev_lcell_comb \MB|Add8~25 (
// Equation(s):
// \MB|Add8~25_sumout  = SUM(( \MB|M_BB|Mult0~25_sumout  ) + ( \MB|M_AA|Mult0~25_sumout  ) + ( \MB|Add8~90  ))
// \MB|Add8~26  = CARRY(( \MB|M_BB|Mult0~25_sumout  ) + ( \MB|M_AA|Mult0~25_sumout  ) + ( \MB|Add8~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~25_sumout ),
	.datad(!\MB|M_BB|Mult0~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add8~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add8~25_sumout ),
	.cout(\MB|Add8~26 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add8~25 .extended_lut = "off";
defparam \MB|Add8~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|Add8~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N6
cyclonev_lcell_comb \MB|Add8~29 (
// Equation(s):
// \MB|Add8~29_sumout  = SUM(( \MB|M_BB|Mult0~29_sumout  ) + ( \MB|M_AA|Mult0~29_sumout  ) + ( \MB|Add8~26  ))
// \MB|Add8~30  = CARRY(( \MB|M_BB|Mult0~29_sumout  ) + ( \MB|M_AA|Mult0~29_sumout  ) + ( \MB|Add8~26  ))

	.dataa(gnd),
	.datab(!\MB|M_AA|Mult0~29_sumout ),
	.datac(!\MB|M_BB|Mult0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add8~29_sumout ),
	.cout(\MB|Add8~30 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add8~29 .extended_lut = "off";
defparam \MB|Add8~29 .lut_mask = 64'h0000CCCC00000F0F;
defparam \MB|Add8~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N9
cyclonev_lcell_comb \MB|Add8~33 (
// Equation(s):
// \MB|Add8~33_sumout  = SUM(( \MB|M_AA|Mult0~33_sumout  ) + ( \MB|M_BB|Mult0~33_sumout  ) + ( \MB|Add8~30  ))
// \MB|Add8~34  = CARRY(( \MB|M_AA|Mult0~33_sumout  ) + ( \MB|M_BB|Mult0~33_sumout  ) + ( \MB|Add8~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~33_sumout ),
	.datad(!\MB|M_AA|Mult0~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add8~33_sumout ),
	.cout(\MB|Add8~34 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add8~33 .extended_lut = "off";
defparam \MB|Add8~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|Add8~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N12
cyclonev_lcell_comb \MB|Add8~9 (
// Equation(s):
// \MB|Add8~9_sumout  = SUM(( \MB|M_BB|Mult0~9_sumout  ) + ( \MB|M_AA|Mult0~9_sumout  ) + ( \MB|Add8~34  ))
// \MB|Add8~10  = CARRY(( \MB|M_BB|Mult0~9_sumout  ) + ( \MB|M_AA|Mult0~9_sumout  ) + ( \MB|Add8~34  ))

	.dataa(gnd),
	.datab(!\MB|M_AA|Mult0~9_sumout ),
	.datac(gnd),
	.datad(!\MB|M_BB|Mult0~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add8~9_sumout ),
	.cout(\MB|Add8~10 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add8~9 .extended_lut = "off";
defparam \MB|Add8~9 .lut_mask = 64'h0000CCCC000000FF;
defparam \MB|Add8~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N15
cyclonev_lcell_comb \MB|Add8~13 (
// Equation(s):
// \MB|Add8~13_sumout  = SUM(( \MB|M_BB|Mult0~13_sumout  ) + ( \MB|M_AA|Mult0~13_sumout  ) + ( \MB|Add8~10  ))
// \MB|Add8~14  = CARRY(( \MB|M_BB|Mult0~13_sumout  ) + ( \MB|M_AA|Mult0~13_sumout  ) + ( \MB|Add8~10  ))

	.dataa(!\MB|M_BB|Mult0~13_sumout ),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add8~13_sumout ),
	.cout(\MB|Add8~14 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add8~13 .extended_lut = "off";
defparam \MB|Add8~13 .lut_mask = 64'h0000F0F000005555;
defparam \MB|Add8~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N36
cyclonev_lcell_comb \MB|LessThan1~3 (
// Equation(s):
// \MB|LessThan1~3_combout  = ( !\MB|Add8~97_sumout  & ( !\MB|Add8~93_sumout  & ( (!\MB|Add8~105_sumout  & (!\MB|Add8~109_sumout  & !\MB|Add8~101_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\MB|Add8~105_sumout ),
	.datac(!\MB|Add8~109_sumout ),
	.datad(!\MB|Add8~101_sumout ),
	.datae(!\MB|Add8~97_sumout ),
	.dataf(!\MB|Add8~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|LessThan1~3 .extended_lut = "off";
defparam \MB|LessThan1~3 .lut_mask = 64'hC000000000000000;
defparam \MB|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N42
cyclonev_lcell_comb \MB|LessThan1~4 (
// Equation(s):
// \MB|LessThan1~4_combout  = ( !\MB|Add8~89_sumout  & ( !\MB|Add8~73_sumout  & ( (\MB|LessThan1~3_combout  & (!\MB|Add8~85_sumout  & (!\MB|Add8~81_sumout  & !\MB|Add8~77_sumout ))) ) ) )

	.dataa(!\MB|LessThan1~3_combout ),
	.datab(!\MB|Add8~85_sumout ),
	.datac(!\MB|Add8~81_sumout ),
	.datad(!\MB|Add8~77_sumout ),
	.datae(!\MB|Add8~89_sumout ),
	.dataf(!\MB|Add8~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|LessThan1~4 .extended_lut = "off";
defparam \MB|LessThan1~4 .lut_mask = 64'h4000000000000000;
defparam \MB|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N18
cyclonev_lcell_comb \MB|LessThan1~10 (
// Equation(s):
// \MB|LessThan1~10_combout  = ( !\MB|Add8~41_sumout  & ( !\MB|Add8~65_sumout  & ( (!\MB|Add8~61_sumout  & (!\MB|Add8~57_sumout  & (!\MB|Add8~69_sumout  & !\MB|Add8~37_sumout ))) ) ) )

	.dataa(!\MB|Add8~61_sumout ),
	.datab(!\MB|Add8~57_sumout ),
	.datac(!\MB|Add8~69_sumout ),
	.datad(!\MB|Add8~37_sumout ),
	.datae(!\MB|Add8~41_sumout ),
	.dataf(!\MB|Add8~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|LessThan1~10 .extended_lut = "off";
defparam \MB|LessThan1~10 .lut_mask = 64'h8000000000000000;
defparam \MB|LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N3
cyclonev_lcell_comb \MB|LessThan1~11 (
// Equation(s):
// \MB|LessThan1~11_combout  = ( !\MB|Add8~45_sumout  & ( !\MB|Add8~49_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\MB|Add8~45_sumout ),
	.dataf(!\MB|Add8~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|LessThan1~11 .extended_lut = "off";
defparam \MB|LessThan1~11 .lut_mask = 64'hFFFF000000000000;
defparam \MB|LessThan1~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N33
cyclonev_lcell_comb \MB|LessThan1~7 (
// Equation(s):
// \MB|LessThan1~7_combout  = ( !\MB|Add8~25_sumout  & ( \MB|LessThan1~11_combout  & ( (!\MB|Add8~53_sumout  & (!\MB|Add8~21_sumout  & (!\MB|Add8~17_sumout  & \MB|LessThan1~10_combout ))) ) ) )

	.dataa(!\MB|Add8~53_sumout ),
	.datab(!\MB|Add8~21_sumout ),
	.datac(!\MB|Add8~17_sumout ),
	.datad(!\MB|LessThan1~10_combout ),
	.datae(!\MB|Add8~25_sumout ),
	.dataf(!\MB|LessThan1~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|LessThan1~7 .extended_lut = "off";
defparam \MB|LessThan1~7 .lut_mask = 64'h0000000000800000;
defparam \MB|LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N6
cyclonev_lcell_comb \MB|LessThan1~8 (
// Equation(s):
// \MB|LessThan1~8_combout  = ( !\MB|Add8~33_sumout  & ( !\MB|Add8~29_sumout  & ( (!\MB|Add8~13_sumout  & (\MB|LessThan1~4_combout  & (\MB|LessThan1~7_combout  & !\MB|Add8~9_sumout ))) ) ) )

	.dataa(!\MB|Add8~13_sumout ),
	.datab(!\MB|LessThan1~4_combout ),
	.datac(!\MB|LessThan1~7_combout ),
	.datad(!\MB|Add8~9_sumout ),
	.datae(!\MB|Add8~33_sumout ),
	.dataf(!\MB|Add8~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|LessThan1~8 .extended_lut = "off";
defparam \MB|LessThan1~8 .lut_mask = 64'h0200000000000000;
defparam \MB|LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N18
cyclonev_lcell_comb \MB|Add8~1 (
// Equation(s):
// \MB|Add8~1_sumout  = SUM(( \MB|M_BB|Mult0~1_sumout  ) + ( \MB|M_AA|Mult0~1_sumout  ) + ( \MB|Add8~14  ))
// \MB|Add8~2  = CARRY(( \MB|M_BB|Mult0~1_sumout  ) + ( \MB|M_AA|Mult0~1_sumout  ) + ( \MB|Add8~14  ))

	.dataa(!\MB|M_BB|Mult0~1_sumout ),
	.datab(gnd),
	.datac(!\MB|M_AA|Mult0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add8~1_sumout ),
	.cout(\MB|Add8~2 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add8~1 .extended_lut = "off";
defparam \MB|Add8~1 .lut_mask = 64'h0000F0F000005555;
defparam \MB|Add8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N21
cyclonev_lcell_comb \MB|Add8~113 (
// Equation(s):
// \MB|Add8~113_sumout  = SUM(( \MB|M_AA|Mult0~113_sumout  ) + ( \MB|M_BB|Mult0~113_sumout  ) + ( \MB|Add8~2  ))
// \MB|Add8~114  = CARRY(( \MB|M_AA|Mult0~113_sumout  ) + ( \MB|M_BB|Mult0~113_sumout  ) + ( \MB|Add8~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~113_sumout ),
	.datad(!\MB|M_AA|Mult0~113_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add8~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add8~113_sumout ),
	.cout(\MB|Add8~114 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add8~113 .extended_lut = "off";
defparam \MB|Add8~113 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|Add8~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N24
cyclonev_lcell_comb \MB|Add8~117 (
// Equation(s):
// \MB|Add8~117_sumout  = SUM(( \MB|M_BB|Mult0~117_sumout  ) + ( \MB|M_AA|Mult0~117_sumout  ) + ( \MB|Add8~114  ))
// \MB|Add8~118  = CARRY(( \MB|M_BB|Mult0~117_sumout  ) + ( \MB|M_AA|Mult0~117_sumout  ) + ( \MB|Add8~114  ))

	.dataa(gnd),
	.datab(!\MB|M_BB|Mult0~117_sumout ),
	.datac(!\MB|M_AA|Mult0~117_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add8~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add8~117_sumout ),
	.cout(\MB|Add8~118 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add8~117 .extended_lut = "off";
defparam \MB|Add8~117 .lut_mask = 64'h0000F0F000003333;
defparam \MB|Add8~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N27
cyclonev_lcell_comb \MB|Add8~121 (
// Equation(s):
// \MB|Add8~121_sumout  = SUM(( \MB|M_AA|Mult0~121_sumout  ) + ( \MB|M_BB|Mult0~121_sumout  ) + ( \MB|Add8~118  ))
// \MB|Add8~122  = CARRY(( \MB|M_AA|Mult0~121_sumout  ) + ( \MB|M_BB|Mult0~121_sumout  ) + ( \MB|Add8~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~121_sumout ),
	.datad(!\MB|M_AA|Mult0~121_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add8~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add8~121_sumout ),
	.cout(\MB|Add8~122 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add8~121 .extended_lut = "off";
defparam \MB|Add8~121 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|Add8~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N30
cyclonev_lcell_comb \MB|Add8~125 (
// Equation(s):
// \MB|Add8~125_sumout  = SUM(( \MB|M_AA|Mult0~125_sumout  ) + ( \MB|M_BB|Mult0~125_sumout  ) + ( \MB|Add8~122  ))
// \MB|Add8~126  = CARRY(( \MB|M_AA|Mult0~125_sumout  ) + ( \MB|M_BB|Mult0~125_sumout  ) + ( \MB|Add8~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|M_BB|Mult0~125_sumout ),
	.datad(!\MB|M_AA|Mult0~125_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add8~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add8~125_sumout ),
	.cout(\MB|Add8~126 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add8~125 .extended_lut = "off";
defparam \MB|Add8~125 .lut_mask = 64'h0000F0F0000000FF;
defparam \MB|Add8~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N33
cyclonev_lcell_comb \MB|Add8~5 (
// Equation(s):
// \MB|Add8~5_sumout  = SUM(( \MB|M_BB|Mult0~5_sumout  ) + ( \MB|M_AA|Mult0~5_sumout  ) + ( \MB|Add8~126  ))

	.dataa(!\MB|M_AA|Mult0~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MB|M_BB|Mult0~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add8~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add8~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|Add8~5 .extended_lut = "off";
defparam \MB|Add8~5 .lut_mask = 64'h0000AAAA000000FF;
defparam \MB|Add8~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N54
cyclonev_lcell_comb \MB|LessThan1~9 (
// Equation(s):
// \MB|LessThan1~9_combout  = ( !\MB|Add8~5_sumout  & ( \MB|Add8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|Add8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|Add8~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|LessThan1~9 .extended_lut = "off";
defparam \MB|LessThan1~9 .lut_mask = 64'h0F0F0F0F00000000;
defparam \MB|LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N54
cyclonev_lcell_comb \MB|SM|Selector4~0 (
// Equation(s):
// \MB|SM|Selector4~0_combout  = ( \MB|LessThan1~6_combout  & ( \MB|LessThan1~9_combout  & ( \MB|SM|current.ILOOP~q  ) ) ) # ( !\MB|LessThan1~6_combout  & ( \MB|LessThan1~9_combout  & ( ((\MB|SM|current.ITERLOOP~q  & \MB|LessThan1~8_combout )) # 
// (\MB|SM|current.ILOOP~q ) ) ) ) # ( \MB|LessThan1~6_combout  & ( !\MB|LessThan1~9_combout  & ( \MB|SM|current.ILOOP~q  ) ) ) # ( !\MB|LessThan1~6_combout  & ( !\MB|LessThan1~9_combout  & ( (\MB|SM|current.ILOOP~q ) # (\MB|SM|current.ITERLOOP~q ) ) ) )

	.dataa(gnd),
	.datab(!\MB|SM|current.ITERLOOP~q ),
	.datac(!\MB|LessThan1~8_combout ),
	.datad(!\MB|SM|current.ILOOP~q ),
	.datae(!\MB|LessThan1~6_combout ),
	.dataf(!\MB|LessThan1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|SM|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|SM|Selector4~0 .extended_lut = "off";
defparam \MB|SM|Selector4~0 .lut_mask = 64'h33FF00FF03FF00FF;
defparam \MB|SM|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N20
dffeas \MB|REG_N|q[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add14~5_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_N|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_N|q[6] .is_wysiwyg = "true";
defparam \MB|REG_N|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N0
cyclonev_lcell_comb \MB|Add14~61 (
// Equation(s):
// \MB|Add14~61_sumout  = SUM(( \MB|REG_N|q [0] ) + ( VCC ) + ( !VCC ))
// \MB|Add14~62  = CARRY(( \MB|REG_N|q [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_N|q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add14~61_sumout ),
	.cout(\MB|Add14~62 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add14~61 .extended_lut = "off";
defparam \MB|Add14~61 .lut_mask = 64'h0000000000000F0F;
defparam \MB|Add14~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N2
dffeas \MB|REG_N|q[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add14~61_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_N|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_N|q[0] .is_wysiwyg = "true";
defparam \MB|REG_N|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N3
cyclonev_lcell_comb \MB|Add14~57 (
// Equation(s):
// \MB|Add14~57_sumout  = SUM(( \MB|REG_N|q [1] ) + ( GND ) + ( \MB|Add14~62  ))
// \MB|Add14~58  = CARRY(( \MB|REG_N|q [1] ) + ( GND ) + ( \MB|Add14~62  ))

	.dataa(!\MB|REG_N|q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add14~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add14~57_sumout ),
	.cout(\MB|Add14~58 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add14~57 .extended_lut = "off";
defparam \MB|Add14~57 .lut_mask = 64'h0000FFFF00005555;
defparam \MB|Add14~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N5
dffeas \MB|REG_N|q[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add14~57_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_N|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_N|q[1] .is_wysiwyg = "true";
defparam \MB|REG_N|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N6
cyclonev_lcell_comb \MB|Add14~53 (
// Equation(s):
// \MB|Add14~53_sumout  = SUM(( \MB|REG_N|q [2] ) + ( GND ) + ( \MB|Add14~58  ))
// \MB|Add14~54  = CARRY(( \MB|REG_N|q [2] ) + ( GND ) + ( \MB|Add14~58  ))

	.dataa(gnd),
	.datab(!\MB|REG_N|q [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add14~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add14~53_sumout ),
	.cout(\MB|Add14~54 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add14~53 .extended_lut = "off";
defparam \MB|Add14~53 .lut_mask = 64'h0000FFFF00003333;
defparam \MB|Add14~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N8
dffeas \MB|REG_N|q[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add14~53_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_N|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_N|q[2] .is_wysiwyg = "true";
defparam \MB|REG_N|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N9
cyclonev_lcell_comb \MB|Add14~49 (
// Equation(s):
// \MB|Add14~49_sumout  = SUM(( \MB|REG_N|q [3] ) + ( GND ) + ( \MB|Add14~54  ))
// \MB|Add14~50  = CARRY(( \MB|REG_N|q [3] ) + ( GND ) + ( \MB|Add14~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_N|q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add14~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add14~49_sumout ),
	.cout(\MB|Add14~50 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add14~49 .extended_lut = "off";
defparam \MB|Add14~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MB|Add14~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N11
dffeas \MB|REG_N|q[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add14~49_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_N|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_N|q[3] .is_wysiwyg = "true";
defparam \MB|REG_N|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N12
cyclonev_lcell_comb \MB|Add14~45 (
// Equation(s):
// \MB|Add14~45_sumout  = SUM(( \MB|REG_N|q[4]~DUPLICATE_q  ) + ( GND ) + ( \MB|Add14~50  ))
// \MB|Add14~46  = CARRY(( \MB|REG_N|q[4]~DUPLICATE_q  ) + ( GND ) + ( \MB|Add14~50  ))

	.dataa(gnd),
	.datab(!\MB|REG_N|q[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add14~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add14~45_sumout ),
	.cout(\MB|Add14~46 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add14~45 .extended_lut = "off";
defparam \MB|Add14~45 .lut_mask = 64'h0000FFFF00003333;
defparam \MB|Add14~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N14
dffeas \MB|REG_N|q[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add14~45_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_N|q[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_N|q[4]~DUPLICATE .is_wysiwyg = "true";
defparam \MB|REG_N|q[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N15
cyclonev_lcell_comb \MB|Add14~1 (
// Equation(s):
// \MB|Add14~1_sumout  = SUM(( \MB|REG_N|q [5] ) + ( GND ) + ( \MB|Add14~46  ))
// \MB|Add14~2  = CARRY(( \MB|REG_N|q [5] ) + ( GND ) + ( \MB|Add14~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_N|q [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add14~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add14~1_sumout ),
	.cout(\MB|Add14~2 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add14~1 .extended_lut = "off";
defparam \MB|Add14~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MB|Add14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N17
dffeas \MB|REG_N|q[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add14~1_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_N|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_N|q[5] .is_wysiwyg = "true";
defparam \MB|REG_N|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N18
cyclonev_lcell_comb \MB|Add14~5 (
// Equation(s):
// \MB|Add14~5_sumout  = SUM(( \MB|REG_N|q [6] ) + ( GND ) + ( \MB|Add14~2  ))
// \MB|Add14~6  = CARRY(( \MB|REG_N|q [6] ) + ( GND ) + ( \MB|Add14~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_N|q [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add14~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add14~5_sumout ),
	.cout(\MB|Add14~6 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add14~5 .extended_lut = "off";
defparam \MB|Add14~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MB|Add14~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N31
dffeas \MB|REG_N|q[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add14~21_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_N|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_N|q[10] .is_wysiwyg = "true";
defparam \MB|REG_N|q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N21
cyclonev_lcell_comb \MB|Add14~9 (
// Equation(s):
// \MB|Add14~9_sumout  = SUM(( \MB|REG_N|q [7] ) + ( GND ) + ( \MB|Add14~6  ))
// \MB|Add14~10  = CARRY(( \MB|REG_N|q [7] ) + ( GND ) + ( \MB|Add14~6  ))

	.dataa(!\MB|REG_N|q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add14~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add14~9_sumout ),
	.cout(\MB|Add14~10 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add14~9 .extended_lut = "off";
defparam \MB|Add14~9 .lut_mask = 64'h0000FFFF00005555;
defparam \MB|Add14~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N23
dffeas \MB|REG_N|q[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add14~9_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_N|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_N|q[7] .is_wysiwyg = "true";
defparam \MB|REG_N|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N24
cyclonev_lcell_comb \MB|Add14~13 (
// Equation(s):
// \MB|Add14~13_sumout  = SUM(( \MB|REG_N|q [8] ) + ( GND ) + ( \MB|Add14~10  ))
// \MB|Add14~14  = CARRY(( \MB|REG_N|q [8] ) + ( GND ) + ( \MB|Add14~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_N|q [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add14~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add14~13_sumout ),
	.cout(\MB|Add14~14 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add14~13 .extended_lut = "off";
defparam \MB|Add14~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MB|Add14~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N25
dffeas \MB|REG_N|q[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add14~13_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_N|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_N|q[8] .is_wysiwyg = "true";
defparam \MB|REG_N|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N27
cyclonev_lcell_comb \MB|Add14~17 (
// Equation(s):
// \MB|Add14~17_sumout  = SUM(( \MB|REG_N|q [9] ) + ( GND ) + ( \MB|Add14~14  ))
// \MB|Add14~18  = CARRY(( \MB|REG_N|q [9] ) + ( GND ) + ( \MB|Add14~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_N|q [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add14~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add14~17_sumout ),
	.cout(\MB|Add14~18 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add14~17 .extended_lut = "off";
defparam \MB|Add14~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MB|Add14~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N28
dffeas \MB|REG_N|q[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add14~17_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_N|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_N|q[9] .is_wysiwyg = "true";
defparam \MB|REG_N|q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N30
cyclonev_lcell_comb \MB|Add14~21 (
// Equation(s):
// \MB|Add14~21_sumout  = SUM(( \MB|REG_N|q [10] ) + ( GND ) + ( \MB|Add14~18  ))
// \MB|Add14~22  = CARRY(( \MB|REG_N|q [10] ) + ( GND ) + ( \MB|Add14~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_N|q [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add14~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add14~21_sumout ),
	.cout(\MB|Add14~22 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add14~21 .extended_lut = "off";
defparam \MB|Add14~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MB|Add14~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N48
cyclonev_lcell_comb \MB|LessThan0~0 (
// Equation(s):
// \MB|LessThan0~0_combout  = ( !\MB|Add14~17_sumout  & ( !\MB|Add14~9_sumout  & ( (!\MB|Add14~5_sumout  & (!\MB|Add14~21_sumout  & (!\MB|Add14~13_sumout  & !\MB|Add14~1_sumout ))) ) ) )

	.dataa(!\MB|Add14~5_sumout ),
	.datab(!\MB|Add14~21_sumout ),
	.datac(!\MB|Add14~13_sumout ),
	.datad(!\MB|Add14~1_sumout ),
	.datae(!\MB|Add14~17_sumout ),
	.dataf(!\MB|Add14~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|LessThan0~0 .extended_lut = "off";
defparam \MB|LessThan0~0 .lut_mask = 64'h8000000000000000;
defparam \MB|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N41
dffeas \MB|REG_N|q[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add14~33_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_N|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_N|q[13] .is_wysiwyg = "true";
defparam \MB|REG_N|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N33
cyclonev_lcell_comb \MB|Add14~25 (
// Equation(s):
// \MB|Add14~25_sumout  = SUM(( \MB|REG_N|q [11] ) + ( GND ) + ( \MB|Add14~22  ))
// \MB|Add14~26  = CARRY(( \MB|REG_N|q [11] ) + ( GND ) + ( \MB|Add14~22  ))

	.dataa(!\MB|REG_N|q [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add14~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add14~25_sumout ),
	.cout(\MB|Add14~26 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add14~25 .extended_lut = "off";
defparam \MB|Add14~25 .lut_mask = 64'h0000FFFF00005555;
defparam \MB|Add14~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N35
dffeas \MB|REG_N|q[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add14~25_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_N|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_N|q[11] .is_wysiwyg = "true";
defparam \MB|REG_N|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N36
cyclonev_lcell_comb \MB|Add14~29 (
// Equation(s):
// \MB|Add14~29_sumout  = SUM(( \MB|REG_N|q [12] ) + ( GND ) + ( \MB|Add14~26  ))
// \MB|Add14~30  = CARRY(( \MB|REG_N|q [12] ) + ( GND ) + ( \MB|Add14~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_N|q [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add14~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add14~29_sumout ),
	.cout(\MB|Add14~30 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add14~29 .extended_lut = "off";
defparam \MB|Add14~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MB|Add14~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N38
dffeas \MB|REG_N|q[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add14~29_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_N|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_N|q[12] .is_wysiwyg = "true";
defparam \MB|REG_N|q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N39
cyclonev_lcell_comb \MB|Add14~33 (
// Equation(s):
// \MB|Add14~33_sumout  = SUM(( \MB|REG_N|q [13] ) + ( GND ) + ( \MB|Add14~30  ))
// \MB|Add14~34  = CARRY(( \MB|REG_N|q [13] ) + ( GND ) + ( \MB|Add14~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_N|q [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add14~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add14~33_sumout ),
	.cout(\MB|Add14~34 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add14~33 .extended_lut = "off";
defparam \MB|Add14~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MB|Add14~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N44
dffeas \MB|REG_N|q[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add14~37_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_N|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_N|q[14] .is_wysiwyg = "true";
defparam \MB|REG_N|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N42
cyclonev_lcell_comb \MB|Add14~37 (
// Equation(s):
// \MB|Add14~37_sumout  = SUM(( \MB|REG_N|q [14] ) + ( GND ) + ( \MB|Add14~34  ))
// \MB|Add14~38  = CARRY(( \MB|REG_N|q [14] ) + ( GND ) + ( \MB|Add14~34  ))

	.dataa(gnd),
	.datab(!\MB|REG_N|q [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add14~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add14~37_sumout ),
	.cout(\MB|Add14~38 ),
	.shareout());
// synopsys translate_off
defparam \MB|Add14~37 .extended_lut = "off";
defparam \MB|Add14~37 .lut_mask = 64'h0000FFFF00003333;
defparam \MB|Add14~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N47
dffeas \MB|REG_N|q[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add14~41_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_N|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_N|q[15] .is_wysiwyg = "true";
defparam \MB|REG_N|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N45
cyclonev_lcell_comb \MB|Add14~41 (
// Equation(s):
// \MB|Add14~41_sumout  = SUM(( \MB|REG_N|q [15] ) + ( GND ) + ( \MB|Add14~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_N|q [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\MB|Add14~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\MB|Add14~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|Add14~41 .extended_lut = "off";
defparam \MB|Add14~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \MB|Add14~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N39
cyclonev_lcell_comb \MB|LessThan0~1 (
// Equation(s):
// \MB|LessThan0~1_combout  = ( !\MB|Add14~37_sumout  & ( !\MB|Add14~41_sumout  & ( (!\MB|Add14~33_sumout  & (!\MB|Add14~29_sumout  & !\MB|Add14~25_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\MB|Add14~33_sumout ),
	.datac(!\MB|Add14~29_sumout ),
	.datad(!\MB|Add14~25_sumout ),
	.datae(!\MB|Add14~37_sumout ),
	.dataf(!\MB|Add14~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|LessThan0~1 .extended_lut = "off";
defparam \MB|LessThan0~1 .lut_mask = 64'hC000000000000000;
defparam \MB|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N0
cyclonev_lcell_comb \MB|SM|Selector2~0 (
// Equation(s):
// \MB|SM|Selector2~0_combout  = ( \MB|SM|current.ITERLOOP~q  & ( \MB|LessThan0~1_combout  & ( (!\MB|LessThan1~6_combout  & (\MB|LessThan0~0_combout  & ((!\MB|LessThan1~9_combout ) # (\MB|LessThan1~8_combout )))) ) ) )

	.dataa(!\MB|LessThan1~6_combout ),
	.datab(!\MB|LessThan1~8_combout ),
	.datac(!\MB|LessThan1~9_combout ),
	.datad(!\MB|LessThan0~0_combout ),
	.datae(!\MB|SM|current.ITERLOOP~q ),
	.dataf(!\MB|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|SM|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|SM|Selector2~0 .extended_lut = "off";
defparam \MB|SM|Selector2~0 .lut_mask = 64'h00000000000000A2;
defparam \MB|SM|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N1
dffeas \MB|SM|current.ITERLOOP (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|SM|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|SM|current.ITERLOOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|SM|current.ITERLOOP .is_wysiwyg = "true";
defparam \MB|SM|current.ITERLOOP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N36
cyclonev_lcell_comb \MB|SM|ena (
// Equation(s):
// \MB|SM|ena~combout  = ( \MB|SM|current.ITERLOOP~q  & ( \MB|SM|current.ILOOP~q  ) ) # ( !\MB|SM|current.ITERLOOP~q  & ( \MB|SM|current.ILOOP~q  ) ) # ( \MB|SM|current.ITERLOOP~q  & ( !\MB|SM|current.ILOOP~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\MB|SM|current.ITERLOOP~q ),
	.dataf(!\MB|SM|current.ILOOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|SM|ena~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|SM|ena .extended_lut = "off";
defparam \MB|SM|ena .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \MB|SM|ena .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N4
dffeas \MB|REG_B|q[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|REG_B|q[19]~feeder_combout ),
	.asdata(\MB|REG_Y|q [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[19] .is_wysiwyg = "true";
defparam \MB|REG_B|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N5
dffeas \MB|REG_A|q[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~9_sumout ),
	.asdata(\MB|REG_X|q [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[20] .is_wysiwyg = "true";
defparam \MB|REG_A|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N5
dffeas \MB|REG_B|q[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add13~17_sumout ),
	.asdata(\MB|REG_Y|q [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[22] .is_wysiwyg = "true";
defparam \MB|REG_B|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N1
dffeas \MB|REG_B|q[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add13~13_sumout ),
	.asdata(\MB|REG_Y|q [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[21] .is_wysiwyg = "true";
defparam \MB|REG_B|q[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N6
cyclonev_lcell_comb \MB|REG_B|q[20]~feeder (
// Equation(s):
// \MB|REG_B|q[20]~feeder_combout  = ( \MB|Add13~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|Add13~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|REG_B|q[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|REG_B|q[20]~feeder .extended_lut = "off";
defparam \MB|REG_B|q[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MB|REG_B|q[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N7
dffeas \MB|REG_B|q[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|REG_B|q[20]~feeder_combout ),
	.asdata(\MB|REG_Y|q [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[20] .is_wysiwyg = "true";
defparam \MB|REG_B|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N1
dffeas \MB|REG_A|q[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~5_sumout ),
	.asdata(\MB|REG_X|q [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[19] .is_wysiwyg = "true";
defparam \MB|REG_A|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N58
dffeas \MB|REG_A|q[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add12~1_sumout ),
	.asdata(\MB|REG_X|q [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_A|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_A|q[18] .is_wysiwyg = "true";
defparam \MB|REG_A|q[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N3
cyclonev_lcell_comb \MB|REG_B|q[19]~feeder (
// Equation(s):
// \MB|REG_B|q[19]~feeder_combout  = ( \MB|Add13~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|Add13~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|REG_B|q[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|REG_B|q[19]~feeder .extended_lut = "off";
defparam \MB|REG_B|q[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \MB|REG_B|q[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N5
dffeas \MB|REG_B|q[19]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|REG_B|q[19]~feeder_combout ),
	.asdata(\MB|REG_Y|q [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[19]~DUPLICATE .is_wysiwyg = "true";
defparam \MB|REG_B|q[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N52
dffeas \MB|REG_B|q[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add13~1_sumout ),
	.asdata(\MB|REG_Y|q [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_B|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_B|q[18] .is_wysiwyg = "true";
defparam \MB|REG_B|q[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N48
cyclonev_lcell_comb \MB|LessThan1~6 (
// Equation(s):
// \MB|LessThan1~6_combout  = ( \MB|Add8~113_sumout  & ( !\MB|Add8~5_sumout  ) ) # ( !\MB|Add8~113_sumout  & ( !\MB|Add8~5_sumout  & ( ((\MB|Add8~121_sumout ) # (\MB|Add8~125_sumout )) # (\MB|Add8~117_sumout ) ) ) )

	.dataa(!\MB|Add8~117_sumout ),
	.datab(!\MB|Add8~125_sumout ),
	.datac(!\MB|Add8~121_sumout ),
	.datad(gnd),
	.datae(!\MB|Add8~113_sumout ),
	.dataf(!\MB|Add8~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|LessThan1~6 .extended_lut = "off";
defparam \MB|LessThan1~6 .lut_mask = 64'h7F7FFFFF00000000;
defparam \MB|LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N42
cyclonev_lcell_comb \MB|LessThan1~0 (
// Equation(s):
// \MB|LessThan1~0_combout  = ( !\MB|Add8~69_sumout  & ( !\MB|Add8~65_sumout  & ( (!\MB|Add8~61_sumout  & !\MB|Add8~57_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\MB|Add8~61_sumout ),
	.datac(!\MB|Add8~57_sumout ),
	.datad(gnd),
	.datae(!\MB|Add8~69_sumout ),
	.dataf(!\MB|Add8~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|LessThan1~0 .extended_lut = "off";
defparam \MB|LessThan1~0 .lut_mask = 64'hC0C0000000000000;
defparam \MB|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N18
cyclonev_lcell_comb \MB|LessThan1~1 (
// Equation(s):
// \MB|LessThan1~1_combout  = ( !\MB|Add8~45_sumout  & ( \MB|LessThan1~0_combout  & ( (!\MB|Add8~53_sumout  & (!\MB|Add8~41_sumout  & (!\MB|Add8~37_sumout  & !\MB|Add8~49_sumout ))) ) ) )

	.dataa(!\MB|Add8~53_sumout ),
	.datab(!\MB|Add8~41_sumout ),
	.datac(!\MB|Add8~37_sumout ),
	.datad(!\MB|Add8~49_sumout ),
	.datae(!\MB|Add8~45_sumout ),
	.dataf(!\MB|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|LessThan1~1 .extended_lut = "off";
defparam \MB|LessThan1~1 .lut_mask = 64'h0000000080000000;
defparam \MB|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N24
cyclonev_lcell_comb \MB|LessThan1~2 (
// Equation(s):
// \MB|LessThan1~2_combout  = ( !\MB|Add8~29_sumout  & ( \MB|LessThan1~1_combout  & ( (!\MB|Add8~17_sumout  & (!\MB|Add8~25_sumout  & (!\MB|Add8~21_sumout  & !\MB|Add8~33_sumout ))) ) ) )

	.dataa(!\MB|Add8~17_sumout ),
	.datab(!\MB|Add8~25_sumout ),
	.datac(!\MB|Add8~21_sumout ),
	.datad(!\MB|Add8~33_sumout ),
	.datae(!\MB|Add8~29_sumout ),
	.dataf(!\MB|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|LessThan1~2 .extended_lut = "off";
defparam \MB|LessThan1~2 .lut_mask = 64'h0000000080000000;
defparam \MB|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N30
cyclonev_lcell_comb \MB|LessThan1~5 (
// Equation(s):
// \MB|LessThan1~5_combout  = ( \MB|LessThan1~4_combout  & ( \MB|LessThan1~2_combout  & ( (!\MB|Add8~5_sumout  & (\MB|Add8~1_sumout  & ((\MB|Add8~13_sumout ) # (\MB|Add8~9_sumout )))) ) ) ) # ( !\MB|LessThan1~4_combout  & ( \MB|LessThan1~2_combout  & ( 
// (!\MB|Add8~5_sumout  & \MB|Add8~1_sumout ) ) ) ) # ( \MB|LessThan1~4_combout  & ( !\MB|LessThan1~2_combout  & ( (!\MB|Add8~5_sumout  & \MB|Add8~1_sumout ) ) ) ) # ( !\MB|LessThan1~4_combout  & ( !\MB|LessThan1~2_combout  & ( (!\MB|Add8~5_sumout  & 
// \MB|Add8~1_sumout ) ) ) )

	.dataa(!\MB|Add8~9_sumout ),
	.datab(!\MB|Add8~5_sumout ),
	.datac(!\MB|Add8~13_sumout ),
	.datad(!\MB|Add8~1_sumout ),
	.datae(!\MB|LessThan1~4_combout ),
	.dataf(!\MB|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|LessThan1~5 .extended_lut = "off";
defparam \MB|LessThan1~5 .lut_mask = 64'h00CC00CC00CC004C;
defparam \MB|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N3
cyclonev_lcell_comb \MB|SM|next.PLOT~0 (
// Equation(s):
// \MB|SM|next.PLOT~0_combout  = ( \MB|SM|current.ILOOP~q  & ( \MB|LessThan1~5_combout  & ( \MB|SM|current.ITERLOOP~q  ) ) ) # ( !\MB|SM|current.ILOOP~q  & ( \MB|LessThan1~5_combout  & ( \MB|SM|current.ITERLOOP~q  ) ) ) # ( \MB|SM|current.ILOOP~q  & ( 
// !\MB|LessThan1~5_combout  & ( (\MB|LessThan1~6_combout  & \MB|SM|current.ITERLOOP~q ) ) ) ) # ( !\MB|SM|current.ILOOP~q  & ( !\MB|LessThan1~5_combout  & ( (\MB|SM|current.ITERLOOP~q  & (((!\MB|LessThan0~1_combout ) # (!\MB|LessThan0~0_combout )) # 
// (\MB|LessThan1~6_combout ))) ) ) )

	.dataa(!\MB|LessThan1~6_combout ),
	.datab(!\MB|SM|current.ITERLOOP~q ),
	.datac(!\MB|LessThan0~1_combout ),
	.datad(!\MB|LessThan0~0_combout ),
	.datae(!\MB|SM|current.ILOOP~q ),
	.dataf(!\MB|LessThan1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|SM|next.PLOT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|SM|next.PLOT~0 .extended_lut = "off";
defparam \MB|SM|next.PLOT~0 .lut_mask = 64'h3331111133333333;
defparam \MB|SM|next.PLOT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N4
dffeas \MB|SM|current.PLOT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|SM|next.PLOT~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|SM|current.PLOT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|SM|current.PLOT .is_wysiwyg = "true";
defparam \MB|SM|current.PLOT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N24
cyclonev_lcell_comb \MB|SM|next.ENDLOOP~0 (
// Equation(s):
// \MB|SM|next.ENDLOOP~0_combout  = ( \MB|SM|current.PLOT~q  & ( !\MB|SM|current.JLOOP~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\MB|SM|current.PLOT~q ),
	.dataf(!\MB|SM|current.JLOOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|SM|next.ENDLOOP~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|SM|next.ENDLOOP~0 .extended_lut = "off";
defparam \MB|SM|next.ENDLOOP~0 .lut_mask = 64'h0000FFFF00000000;
defparam \MB|SM|next.ENDLOOP~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N12
cyclonev_lcell_comb \MB|SM|next.ENDLOOP~1 (
// Equation(s):
// \MB|SM|next.ENDLOOP~1_combout  = ( \MB|Equal1~1_combout  & ( !\MB|Add15~9_sumout  & ( (\MB|SM|next.ENDLOOP~0_combout  & (!\MB|Add15~5_sumout  & (!\MB|Add15~1_sumout  & \MB|Equal1~2_combout ))) ) ) )

	.dataa(!\MB|SM|next.ENDLOOP~0_combout ),
	.datab(!\MB|Add15~5_sumout ),
	.datac(!\MB|Add15~1_sumout ),
	.datad(!\MB|Equal1~2_combout ),
	.datae(!\MB|Equal1~1_combout ),
	.dataf(!\MB|Add15~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|SM|next.ENDLOOP~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|SM|next.ENDLOOP~1 .extended_lut = "off";
defparam \MB|SM|next.ENDLOOP~1 .lut_mask = 64'h0000004000000000;
defparam \MB|SM|next.ENDLOOP~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N14
dffeas \MB|SM|current.ENDLOOP (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|SM|next.ENDLOOP~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|SM|current.ENDLOOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|SM|current.ENDLOOP .is_wysiwyg = "true";
defparam \MB|SM|current.ENDLOOP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N0
cyclonev_lcell_comb \MB|SM|enj (
// Equation(s):
// \MB|SM|enj~combout  = ( \MB|SM|current.ENDLOOP~q  & ( \MB|SM|current.INIT~q  ) ) # ( !\MB|SM|current.ENDLOOP~q  & ( \MB|SM|current.INIT~q  ) ) # ( \MB|SM|current.ENDLOOP~q  & ( !\MB|SM|current.INIT~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\MB|SM|current.ENDLOOP~q ),
	.dataf(!\MB|SM|current.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|SM|enj~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|SM|enj .extended_lut = "off";
defparam \MB|SM|enj .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \MB|SM|enj .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N2
dffeas \MB|REG_J|q[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add16~1_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.INIT~q ),
	.ena(\MB|SM|enj~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_J|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_J|q[0] .is_wysiwyg = "true";
defparam \MB|REG_J|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N48
cyclonev_lcell_comb \MB|Equal2~0 (
// Equation(s):
// \MB|Equal2~0_combout  = ( !\MB|Add16~5_sumout  & ( (!\MB|Add16~1_sumout  & (!\MB|Add16~9_sumout  & !\MB|Add16~13_sumout )) ) )

	.dataa(!\MB|Add16~1_sumout ),
	.datab(!\MB|Add16~9_sumout ),
	.datac(!\MB|Add16~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MB|Add16~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|Equal2~0 .extended_lut = "off";
defparam \MB|Equal2~0 .lut_mask = 64'h8080808000000000;
defparam \MB|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N57
cyclonev_lcell_comb \MB|Equal2~1 (
// Equation(s):
// \MB|Equal2~1_combout  = ( !\MB|Add16~49_sumout  & ( \MB|Equal2~0_combout  & ( (!\MB|Add16~45_sumout  & (\MB|Add16~21_sumout  & (\MB|Add16~17_sumout  & !\MB|Add16~41_sumout ))) ) ) )

	.dataa(!\MB|Add16~45_sumout ),
	.datab(!\MB|Add16~21_sumout ),
	.datac(!\MB|Add16~17_sumout ),
	.datad(!\MB|Add16~41_sumout ),
	.datae(!\MB|Add16~49_sumout ),
	.dataf(!\MB|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|Equal2~1 .extended_lut = "off";
defparam \MB|Equal2~1 .lut_mask = 64'h0000000002000000;
defparam \MB|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N9
cyclonev_lcell_comb \MB|SM|current.DONE~0 (
// Equation(s):
// \MB|SM|current.DONE~0_combout  = ( \MB|SM|current.DONE~q  & ( \MB|Add16~37_sumout  ) ) # ( \MB|SM|current.DONE~q  & ( !\MB|Add16~37_sumout  ) ) # ( !\MB|SM|current.DONE~q  & ( !\MB|Add16~37_sumout  & ( (\MB|SM|current.ENDLOOP~q  & (\MB|Equal2~1_combout  & 
// (!\MB|Add16~33_sumout  & \MB|Equal2~2_combout ))) ) ) )

	.dataa(!\MB|SM|current.ENDLOOP~q ),
	.datab(!\MB|Equal2~1_combout ),
	.datac(!\MB|Add16~33_sumout ),
	.datad(!\MB|Equal2~2_combout ),
	.datae(!\MB|SM|current.DONE~q ),
	.dataf(!\MB|Add16~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|SM|current.DONE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|SM|current.DONE~0 .extended_lut = "off";
defparam \MB|SM|current.DONE~0 .lut_mask = 64'h0010FFFF0000FFFF;
defparam \MB|SM|current.DONE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N10
dffeas \MB|SM|current.DONE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|SM|current.DONE~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|SM|current.DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MB|SM|current.DONE .is_wysiwyg = "true";
defparam \MB|SM|current.DONE .power_up = "low";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\VGA_ADAPTER|mypll|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,
\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,
\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y5_N1
cyclonev_pll_output_counter \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,
\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,
\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 (
	.inclk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk [0]),
	.ena(vcc),
	.outclk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .clock_type = "global clock";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .disable_mode = "low";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N30
cyclonev_lcell_comb \VGA_ADAPTER|controller|Add1~37 (
// Equation(s):
// \VGA_ADAPTER|controller|Add1~37_sumout  = SUM(( \VGA_ADAPTER|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA_ADAPTER|controller|Add1~38  = CARRY(( \VGA_ADAPTER|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_ADAPTER|controller|yCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_ADAPTER|controller|Add1~37_sumout ),
	.cout(\VGA_ADAPTER|controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|Add1~37 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \VGA_ADAPTER|controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N30
cyclonev_lcell_comb \VGA_ADAPTER|controller|Add0~37 (
// Equation(s):
// \VGA_ADAPTER|controller|Add0~37_sumout  = SUM(( \VGA_ADAPTER|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA_ADAPTER|controller|Add0~38  = CARRY(( \VGA_ADAPTER|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_ADAPTER|controller|xCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_ADAPTER|controller|Add0~37_sumout ),
	.cout(\VGA_ADAPTER|controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|Add0~37 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \VGA_ADAPTER|controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N42
cyclonev_lcell_comb \VGA_ADAPTER|controller|Add0~21 (
// Equation(s):
// \VGA_ADAPTER|controller|Add0~21_sumout  = SUM(( \VGA_ADAPTER|controller|xCounter [4] ) + ( GND ) + ( \VGA_ADAPTER|controller|Add0~6  ))
// \VGA_ADAPTER|controller|Add0~22  = CARRY(( \VGA_ADAPTER|controller|xCounter [4] ) + ( GND ) + ( \VGA_ADAPTER|controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_ADAPTER|controller|xCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_ADAPTER|controller|Add0~21_sumout ),
	.cout(\VGA_ADAPTER|controller|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|Add0~21 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_ADAPTER|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N45
cyclonev_lcell_comb \VGA_ADAPTER|controller|Add0~29 (
// Equation(s):
// \VGA_ADAPTER|controller|Add0~29_sumout  = SUM(( \VGA_ADAPTER|controller|xCounter [5] ) + ( GND ) + ( \VGA_ADAPTER|controller|Add0~22  ))
// \VGA_ADAPTER|controller|Add0~30  = CARRY(( \VGA_ADAPTER|controller|xCounter [5] ) + ( GND ) + ( \VGA_ADAPTER|controller|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_ADAPTER|controller|xCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|controller|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_ADAPTER|controller|Add0~29_sumout ),
	.cout(\VGA_ADAPTER|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|Add0~29 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_ADAPTER|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N46
dffeas \VGA_ADAPTER|controller|xCounter[5] (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA_ADAPTER|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VGA_ADAPTER|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA_ADAPTER|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N48
cyclonev_lcell_comb \VGA_ADAPTER|controller|Add0~33 (
// Equation(s):
// \VGA_ADAPTER|controller|Add0~33_sumout  = SUM(( \VGA_ADAPTER|controller|xCounter [6] ) + ( GND ) + ( \VGA_ADAPTER|controller|Add0~30  ))
// \VGA_ADAPTER|controller|Add0~34  = CARRY(( \VGA_ADAPTER|controller|xCounter [6] ) + ( GND ) + ( \VGA_ADAPTER|controller|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_ADAPTER|controller|xCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_ADAPTER|controller|Add0~33_sumout ),
	.cout(\VGA_ADAPTER|controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|Add0~33 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_ADAPTER|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N50
dffeas \VGA_ADAPTER|controller|xCounter[6] (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA_ADAPTER|controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VGA_ADAPTER|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA_ADAPTER|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N24
cyclonev_lcell_comb \VGA_ADAPTER|controller|Equal0~1 (
// Equation(s):
// \VGA_ADAPTER|controller|Equal0~1_combout  = ( !\VGA_ADAPTER|controller|xCounter [6] & ( (\VGA_ADAPTER|controller|xCounter [1] & (\VGA_ADAPTER|controller|xCounter [0] & !\VGA_ADAPTER|controller|xCounter [5])) ) )

	.dataa(gnd),
	.datab(!\VGA_ADAPTER|controller|xCounter [1]),
	.datac(!\VGA_ADAPTER|controller|xCounter [0]),
	.datad(!\VGA_ADAPTER|controller|xCounter [5]),
	.datae(gnd),
	.dataf(!\VGA_ADAPTER|controller|xCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|Equal0~1 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|Equal0~1 .lut_mask = 64'h0300030000000000;
defparam \VGA_ADAPTER|controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N40
dffeas \VGA_ADAPTER|controller|xCounter[3]~DUPLICATE (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA_ADAPTER|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VGA_ADAPTER|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|xCounter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_ADAPTER|controller|xCounter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N24
cyclonev_lcell_comb \VGA_ADAPTER|controller|Equal0~2 (
// Equation(s):
// \VGA_ADAPTER|controller|Equal0~2_combout  = ( \VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q  & ( (\VGA_ADAPTER|controller|Equal0~0_combout  & \VGA_ADAPTER|controller|Equal0~1_combout ) ) )

	.dataa(!\VGA_ADAPTER|controller|Equal0~0_combout ),
	.datab(!\VGA_ADAPTER|controller|Equal0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|Equal0~2 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|Equal0~2 .lut_mask = 64'h0000000011111111;
defparam \VGA_ADAPTER|controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N31
dffeas \VGA_ADAPTER|controller|xCounter[0] (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA_ADAPTER|controller|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VGA_ADAPTER|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA_ADAPTER|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N33
cyclonev_lcell_comb \VGA_ADAPTER|controller|Add0~25 (
// Equation(s):
// \VGA_ADAPTER|controller|Add0~25_sumout  = SUM(( \VGA_ADAPTER|controller|xCounter [1] ) + ( GND ) + ( \VGA_ADAPTER|controller|Add0~38  ))
// \VGA_ADAPTER|controller|Add0~26  = CARRY(( \VGA_ADAPTER|controller|xCounter [1] ) + ( GND ) + ( \VGA_ADAPTER|controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_ADAPTER|controller|xCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_ADAPTER|controller|Add0~25_sumout ),
	.cout(\VGA_ADAPTER|controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|Add0~25 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_ADAPTER|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N34
dffeas \VGA_ADAPTER|controller|xCounter[1] (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA_ADAPTER|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VGA_ADAPTER|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA_ADAPTER|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N36
cyclonev_lcell_comb \VGA_ADAPTER|controller|Add0~1 (
// Equation(s):
// \VGA_ADAPTER|controller|Add0~1_sumout  = SUM(( \VGA_ADAPTER|controller|xCounter [2] ) + ( GND ) + ( \VGA_ADAPTER|controller|Add0~26  ))
// \VGA_ADAPTER|controller|Add0~2  = CARRY(( \VGA_ADAPTER|controller|xCounter [2] ) + ( GND ) + ( \VGA_ADAPTER|controller|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_ADAPTER|controller|xCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_ADAPTER|controller|Add0~1_sumout ),
	.cout(\VGA_ADAPTER|controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|Add0~1 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_ADAPTER|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N37
dffeas \VGA_ADAPTER|controller|xCounter[2] (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA_ADAPTER|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VGA_ADAPTER|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA_ADAPTER|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N39
cyclonev_lcell_comb \VGA_ADAPTER|controller|Add0~5 (
// Equation(s):
// \VGA_ADAPTER|controller|Add0~5_sumout  = SUM(( \VGA_ADAPTER|controller|xCounter [3] ) + ( GND ) + ( \VGA_ADAPTER|controller|Add0~2  ))
// \VGA_ADAPTER|controller|Add0~6  = CARRY(( \VGA_ADAPTER|controller|xCounter [3] ) + ( GND ) + ( \VGA_ADAPTER|controller|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_ADAPTER|controller|xCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_ADAPTER|controller|Add0~5_sumout ),
	.cout(\VGA_ADAPTER|controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|Add0~5 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_ADAPTER|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N41
dffeas \VGA_ADAPTER|controller|xCounter[3] (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA_ADAPTER|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VGA_ADAPTER|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA_ADAPTER|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N43
dffeas \VGA_ADAPTER|controller|xCounter[4] (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA_ADAPTER|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VGA_ADAPTER|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA_ADAPTER|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N51
cyclonev_lcell_comb \VGA_ADAPTER|controller|Add0~17 (
// Equation(s):
// \VGA_ADAPTER|controller|Add0~17_sumout  = SUM(( \VGA_ADAPTER|controller|xCounter [7] ) + ( GND ) + ( \VGA_ADAPTER|controller|Add0~34  ))
// \VGA_ADAPTER|controller|Add0~18  = CARRY(( \VGA_ADAPTER|controller|xCounter [7] ) + ( GND ) + ( \VGA_ADAPTER|controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_ADAPTER|controller|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_ADAPTER|controller|Add0~17_sumout ),
	.cout(\VGA_ADAPTER|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|Add0~17 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_ADAPTER|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N52
dffeas \VGA_ADAPTER|controller|xCounter[7] (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA_ADAPTER|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VGA_ADAPTER|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA_ADAPTER|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N54
cyclonev_lcell_comb \VGA_ADAPTER|controller|Add0~9 (
// Equation(s):
// \VGA_ADAPTER|controller|Add0~9_sumout  = SUM(( \VGA_ADAPTER|controller|xCounter [8] ) + ( GND ) + ( \VGA_ADAPTER|controller|Add0~18  ))
// \VGA_ADAPTER|controller|Add0~10  = CARRY(( \VGA_ADAPTER|controller|xCounter [8] ) + ( GND ) + ( \VGA_ADAPTER|controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_ADAPTER|controller|xCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_ADAPTER|controller|Add0~9_sumout ),
	.cout(\VGA_ADAPTER|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|Add0~9 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_ADAPTER|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N56
dffeas \VGA_ADAPTER|controller|xCounter[8] (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA_ADAPTER|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VGA_ADAPTER|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA_ADAPTER|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N57
cyclonev_lcell_comb \VGA_ADAPTER|controller|Add0~13 (
// Equation(s):
// \VGA_ADAPTER|controller|Add0~13_sumout  = SUM(( \VGA_ADAPTER|controller|xCounter [9] ) + ( GND ) + ( \VGA_ADAPTER|controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_ADAPTER|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_ADAPTER|controller|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|Add0~13 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_ADAPTER|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N58
dffeas \VGA_ADAPTER|controller|xCounter[9] (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA_ADAPTER|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VGA_ADAPTER|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA_ADAPTER|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N21
cyclonev_lcell_comb \VGA_ADAPTER|controller|Equal0~0 (
// Equation(s):
// \VGA_ADAPTER|controller|Equal0~0_combout  = ( \VGA_ADAPTER|controller|xCounter [9] & ( (\VGA_ADAPTER|controller|xCounter [4] & (\VGA_ADAPTER|controller|xCounter [2] & (!\VGA_ADAPTER|controller|xCounter [7] & \VGA_ADAPTER|controller|xCounter [8]))) ) )

	.dataa(!\VGA_ADAPTER|controller|xCounter [4]),
	.datab(!\VGA_ADAPTER|controller|xCounter [2]),
	.datac(!\VGA_ADAPTER|controller|xCounter [7]),
	.datad(!\VGA_ADAPTER|controller|xCounter [8]),
	.datae(gnd),
	.dataf(!\VGA_ADAPTER|controller|xCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|Equal0~0 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|Equal0~0 .lut_mask = 64'h0000000000100010;
defparam \VGA_ADAPTER|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N59
dffeas \VGA_ADAPTER|controller|yCounter[9] (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA_ADAPTER|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VGA_ADAPTER|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\VGA_ADAPTER|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA_ADAPTER|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N54
cyclonev_lcell_comb \VGA_ADAPTER|controller|Add1~5 (
// Equation(s):
// \VGA_ADAPTER|controller|Add1~5_sumout  = SUM(( \VGA_ADAPTER|controller|yCounter [8] ) + ( GND ) + ( \VGA_ADAPTER|controller|Add1~10  ))
// \VGA_ADAPTER|controller|Add1~6  = CARRY(( \VGA_ADAPTER|controller|yCounter [8] ) + ( GND ) + ( \VGA_ADAPTER|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_ADAPTER|controller|yCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_ADAPTER|controller|Add1~5_sumout ),
	.cout(\VGA_ADAPTER|controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|Add1~5 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_ADAPTER|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N57
cyclonev_lcell_comb \VGA_ADAPTER|controller|Add1~1 (
// Equation(s):
// \VGA_ADAPTER|controller|Add1~1_sumout  = SUM(( \VGA_ADAPTER|controller|yCounter [9] ) + ( GND ) + ( \VGA_ADAPTER|controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_ADAPTER|controller|yCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_ADAPTER|controller|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|Add1~1 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_ADAPTER|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N58
dffeas \VGA_ADAPTER|controller|yCounter[9]~DUPLICATE (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA_ADAPTER|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VGA_ADAPTER|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\VGA_ADAPTER|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|controller|yCounter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|yCounter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_ADAPTER|controller|yCounter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N0
cyclonev_lcell_comb \VGA_ADAPTER|controller|always1~0 (
// Equation(s):
// \VGA_ADAPTER|controller|always1~0_combout  = ( !\VGA_ADAPTER|controller|yCounter [7] & ( (!\VGA_ADAPTER|controller|yCounter [6] & (!\VGA_ADAPTER|controller|yCounter [8] & (\VGA_ADAPTER|controller|yCounter[9]~DUPLICATE_q  & 
// !\VGA_ADAPTER|controller|yCounter [5]))) ) )

	.dataa(!\VGA_ADAPTER|controller|yCounter [6]),
	.datab(!\VGA_ADAPTER|controller|yCounter [8]),
	.datac(!\VGA_ADAPTER|controller|yCounter[9]~DUPLICATE_q ),
	.datad(!\VGA_ADAPTER|controller|yCounter [5]),
	.datae(gnd),
	.dataf(!\VGA_ADAPTER|controller|yCounter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|always1~0 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|always1~0 .lut_mask = 64'h0800080000000000;
defparam \VGA_ADAPTER|controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N18
cyclonev_lcell_comb \VGA_ADAPTER|controller|always1~1 (
// Equation(s):
// \VGA_ADAPTER|controller|always1~1_combout  = ( \VGA_ADAPTER|controller|yCounter [2] & ( !\VGA_ADAPTER|controller|yCounter [4] & ( (!\VGA_ADAPTER|controller|yCounter [0] & (!\VGA_ADAPTER|controller|yCounter [1] & \VGA_ADAPTER|controller|yCounter [3])) ) ) 
// )

	.dataa(gnd),
	.datab(!\VGA_ADAPTER|controller|yCounter [0]),
	.datac(!\VGA_ADAPTER|controller|yCounter [1]),
	.datad(!\VGA_ADAPTER|controller|yCounter [3]),
	.datae(!\VGA_ADAPTER|controller|yCounter [2]),
	.dataf(!\VGA_ADAPTER|controller|yCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|controller|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|always1~1 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|always1~1 .lut_mask = 64'h000000C000000000;
defparam \VGA_ADAPTER|controller|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N27
cyclonev_lcell_comb \VGA_ADAPTER|controller|always1~2 (
// Equation(s):
// \VGA_ADAPTER|controller|always1~2_combout  = ( \VGA_ADAPTER|controller|always1~1_combout  & ( (\VGA_ADAPTER|controller|Equal0~0_combout  & (\VGA_ADAPTER|controller|Equal0~1_combout  & (\VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q  & 
// \VGA_ADAPTER|controller|always1~0_combout ))) ) )

	.dataa(!\VGA_ADAPTER|controller|Equal0~0_combout ),
	.datab(!\VGA_ADAPTER|controller|Equal0~1_combout ),
	.datac(!\VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q ),
	.datad(!\VGA_ADAPTER|controller|always1~0_combout ),
	.datae(gnd),
	.dataf(!\VGA_ADAPTER|controller|always1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|controller|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|always1~2 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|always1~2 .lut_mask = 64'h0000000000010001;
defparam \VGA_ADAPTER|controller|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N32
dffeas \VGA_ADAPTER|controller|yCounter[0] (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA_ADAPTER|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VGA_ADAPTER|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\VGA_ADAPTER|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA_ADAPTER|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N33
cyclonev_lcell_comb \VGA_ADAPTER|controller|Add1~33 (
// Equation(s):
// \VGA_ADAPTER|controller|Add1~33_sumout  = SUM(( \VGA_ADAPTER|controller|yCounter [1] ) + ( GND ) + ( \VGA_ADAPTER|controller|Add1~38  ))
// \VGA_ADAPTER|controller|Add1~34  = CARRY(( \VGA_ADAPTER|controller|yCounter [1] ) + ( GND ) + ( \VGA_ADAPTER|controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_ADAPTER|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_ADAPTER|controller|Add1~33_sumout ),
	.cout(\VGA_ADAPTER|controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|Add1~33 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_ADAPTER|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N35
dffeas \VGA_ADAPTER|controller|yCounter[1] (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA_ADAPTER|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VGA_ADAPTER|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\VGA_ADAPTER|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA_ADAPTER|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N36
cyclonev_lcell_comb \VGA_ADAPTER|controller|Add1~29 (
// Equation(s):
// \VGA_ADAPTER|controller|Add1~29_sumout  = SUM(( \VGA_ADAPTER|controller|yCounter [2] ) + ( GND ) + ( \VGA_ADAPTER|controller|Add1~34  ))
// \VGA_ADAPTER|controller|Add1~30  = CARRY(( \VGA_ADAPTER|controller|yCounter [2] ) + ( GND ) + ( \VGA_ADAPTER|controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_ADAPTER|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_ADAPTER|controller|Add1~29_sumout ),
	.cout(\VGA_ADAPTER|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|Add1~29 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_ADAPTER|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N37
dffeas \VGA_ADAPTER|controller|yCounter[2] (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA_ADAPTER|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VGA_ADAPTER|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\VGA_ADAPTER|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA_ADAPTER|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N39
cyclonev_lcell_comb \VGA_ADAPTER|controller|Add1~25 (
// Equation(s):
// \VGA_ADAPTER|controller|Add1~25_sumout  = SUM(( \VGA_ADAPTER|controller|yCounter [3] ) + ( GND ) + ( \VGA_ADAPTER|controller|Add1~30  ))
// \VGA_ADAPTER|controller|Add1~26  = CARRY(( \VGA_ADAPTER|controller|yCounter [3] ) + ( GND ) + ( \VGA_ADAPTER|controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_ADAPTER|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_ADAPTER|controller|Add1~25_sumout ),
	.cout(\VGA_ADAPTER|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|Add1~25 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_ADAPTER|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N41
dffeas \VGA_ADAPTER|controller|yCounter[3] (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA_ADAPTER|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VGA_ADAPTER|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\VGA_ADAPTER|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA_ADAPTER|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N42
cyclonev_lcell_comb \VGA_ADAPTER|controller|Add1~21 (
// Equation(s):
// \VGA_ADAPTER|controller|Add1~21_sumout  = SUM(( \VGA_ADAPTER|controller|yCounter [4] ) + ( GND ) + ( \VGA_ADAPTER|controller|Add1~26  ))
// \VGA_ADAPTER|controller|Add1~22  = CARRY(( \VGA_ADAPTER|controller|yCounter [4] ) + ( GND ) + ( \VGA_ADAPTER|controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_ADAPTER|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_ADAPTER|controller|Add1~21_sumout ),
	.cout(\VGA_ADAPTER|controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|Add1~21 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_ADAPTER|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N44
dffeas \VGA_ADAPTER|controller|yCounter[4] (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA_ADAPTER|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VGA_ADAPTER|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\VGA_ADAPTER|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA_ADAPTER|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N45
cyclonev_lcell_comb \VGA_ADAPTER|controller|Add1~17 (
// Equation(s):
// \VGA_ADAPTER|controller|Add1~17_sumout  = SUM(( \VGA_ADAPTER|controller|yCounter [5] ) + ( GND ) + ( \VGA_ADAPTER|controller|Add1~22  ))
// \VGA_ADAPTER|controller|Add1~18  = CARRY(( \VGA_ADAPTER|controller|yCounter [5] ) + ( GND ) + ( \VGA_ADAPTER|controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_ADAPTER|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_ADAPTER|controller|Add1~17_sumout ),
	.cout(\VGA_ADAPTER|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|Add1~17 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_ADAPTER|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N46
dffeas \VGA_ADAPTER|controller|yCounter[5] (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA_ADAPTER|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VGA_ADAPTER|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\VGA_ADAPTER|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA_ADAPTER|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N48
cyclonev_lcell_comb \VGA_ADAPTER|controller|Add1~13 (
// Equation(s):
// \VGA_ADAPTER|controller|Add1~13_sumout  = SUM(( \VGA_ADAPTER|controller|yCounter [6] ) + ( GND ) + ( \VGA_ADAPTER|controller|Add1~18  ))
// \VGA_ADAPTER|controller|Add1~14  = CARRY(( \VGA_ADAPTER|controller|yCounter [6] ) + ( GND ) + ( \VGA_ADAPTER|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_ADAPTER|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_ADAPTER|controller|Add1~13_sumout ),
	.cout(\VGA_ADAPTER|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|Add1~13 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_ADAPTER|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N49
dffeas \VGA_ADAPTER|controller|yCounter[6] (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA_ADAPTER|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VGA_ADAPTER|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\VGA_ADAPTER|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA_ADAPTER|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N51
cyclonev_lcell_comb \VGA_ADAPTER|controller|Add1~9 (
// Equation(s):
// \VGA_ADAPTER|controller|Add1~9_sumout  = SUM(( \VGA_ADAPTER|controller|yCounter [7] ) + ( GND ) + ( \VGA_ADAPTER|controller|Add1~14  ))
// \VGA_ADAPTER|controller|Add1~10  = CARRY(( \VGA_ADAPTER|controller|yCounter [7] ) + ( GND ) + ( \VGA_ADAPTER|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_ADAPTER|controller|yCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_ADAPTER|controller|Add1~9_sumout ),
	.cout(\VGA_ADAPTER|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|Add1~9 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_ADAPTER|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N53
dffeas \VGA_ADAPTER|controller|yCounter[7] (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA_ADAPTER|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VGA_ADAPTER|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\VGA_ADAPTER|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA_ADAPTER|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N55
dffeas \VGA_ADAPTER|controller|yCounter[8] (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA_ADAPTER|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VGA_ADAPTER|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\VGA_ADAPTER|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA_ADAPTER|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N52
dffeas \VGA_ADAPTER|controller|yCounter[7]~DUPLICATE (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA_ADAPTER|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VGA_ADAPTER|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\VGA_ADAPTER|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|controller|yCounter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|yCounter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_ADAPTER|controller|yCounter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N43
dffeas \VGA_ADAPTER|controller|yCounter[4]~DUPLICATE (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA_ADAPTER|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VGA_ADAPTER|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\VGA_ADAPTER|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|controller|yCounter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|yCounter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_ADAPTER|controller|yCounter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N40
dffeas \VGA_ADAPTER|controller|yCounter[3]~DUPLICATE (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA_ADAPTER|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VGA_ADAPTER|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\VGA_ADAPTER|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|controller|yCounter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|yCounter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_ADAPTER|controller|yCounter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N34
dffeas \VGA_ADAPTER|controller|yCounter[1]~DUPLICATE (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA_ADAPTER|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VGA_ADAPTER|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\VGA_ADAPTER|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|controller|yCounter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|yCounter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_ADAPTER|controller|yCounter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N55
dffeas \VGA_ADAPTER|controller|xCounter[8]~DUPLICATE (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA_ADAPTER|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VGA_ADAPTER|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|controller|xCounter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|xCounter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_ADAPTER|controller|xCounter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N0
cyclonev_lcell_comb \VGA_ADAPTER|controller|controller_translator|Add1~17 (
// Equation(s):
// \VGA_ADAPTER|controller|controller_translator|Add1~17_sumout  = SUM(( !\VGA_ADAPTER|controller|xCounter [7] $ (!\VGA_ADAPTER|controller|yCounter[1]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \VGA_ADAPTER|controller|controller_translator|Add1~18  = CARRY(( !\VGA_ADAPTER|controller|xCounter [7] $ (!\VGA_ADAPTER|controller|yCounter[1]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \VGA_ADAPTER|controller|controller_translator|Add1~19  = SHARE((\VGA_ADAPTER|controller|xCounter [7] & \VGA_ADAPTER|controller|yCounter[1]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\VGA_ADAPTER|controller|xCounter [7]),
	.datac(!\VGA_ADAPTER|controller|yCounter[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_ADAPTER|controller|controller_translator|Add1~17_sumout ),
	.cout(\VGA_ADAPTER|controller|controller_translator|Add1~18 ),
	.shareout(\VGA_ADAPTER|controller|controller_translator|Add1~19 ));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|controller_translator|Add1~17 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|controller_translator|Add1~17 .lut_mask = 64'h0000030300003C3C;
defparam \VGA_ADAPTER|controller|controller_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N3
cyclonev_lcell_comb \VGA_ADAPTER|controller|controller_translator|Add1~21 (
// Equation(s):
// \VGA_ADAPTER|controller|controller_translator|Add1~21_sumout  = SUM(( !\VGA_ADAPTER|controller|yCounter [2] $ (!\VGA_ADAPTER|controller|xCounter[8]~DUPLICATE_q ) ) + ( \VGA_ADAPTER|controller|controller_translator|Add1~19  ) + ( 
// \VGA_ADAPTER|controller|controller_translator|Add1~18  ))
// \VGA_ADAPTER|controller|controller_translator|Add1~22  = CARRY(( !\VGA_ADAPTER|controller|yCounter [2] $ (!\VGA_ADAPTER|controller|xCounter[8]~DUPLICATE_q ) ) + ( \VGA_ADAPTER|controller|controller_translator|Add1~19  ) + ( 
// \VGA_ADAPTER|controller|controller_translator|Add1~18  ))
// \VGA_ADAPTER|controller|controller_translator|Add1~23  = SHARE((\VGA_ADAPTER|controller|yCounter [2] & \VGA_ADAPTER|controller|xCounter[8]~DUPLICATE_q ))

	.dataa(!\VGA_ADAPTER|controller|yCounter [2]),
	.datab(gnd),
	.datac(!\VGA_ADAPTER|controller|xCounter[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|controller|controller_translator|Add1~18 ),
	.sharein(\VGA_ADAPTER|controller|controller_translator|Add1~19 ),
	.combout(),
	.sumout(\VGA_ADAPTER|controller|controller_translator|Add1~21_sumout ),
	.cout(\VGA_ADAPTER|controller|controller_translator|Add1~22 ),
	.shareout(\VGA_ADAPTER|controller|controller_translator|Add1~23 ));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|controller_translator|Add1~21 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|controller_translator|Add1~21 .lut_mask = 64'h0000050500005A5A;
defparam \VGA_ADAPTER|controller|controller_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N6
cyclonev_lcell_comb \VGA_ADAPTER|controller|controller_translator|Add1~25 (
// Equation(s):
// \VGA_ADAPTER|controller|controller_translator|Add1~25_sumout  = SUM(( !\VGA_ADAPTER|controller|xCounter [9] $ (!\VGA_ADAPTER|controller|yCounter[1]~DUPLICATE_q  $ (\VGA_ADAPTER|controller|yCounter[3]~DUPLICATE_q )) ) + ( 
// \VGA_ADAPTER|controller|controller_translator|Add1~23  ) + ( \VGA_ADAPTER|controller|controller_translator|Add1~22  ))
// \VGA_ADAPTER|controller|controller_translator|Add1~26  = CARRY(( !\VGA_ADAPTER|controller|xCounter [9] $ (!\VGA_ADAPTER|controller|yCounter[1]~DUPLICATE_q  $ (\VGA_ADAPTER|controller|yCounter[3]~DUPLICATE_q )) ) + ( 
// \VGA_ADAPTER|controller|controller_translator|Add1~23  ) + ( \VGA_ADAPTER|controller|controller_translator|Add1~22  ))
// \VGA_ADAPTER|controller|controller_translator|Add1~27  = SHARE((!\VGA_ADAPTER|controller|xCounter [9] & (\VGA_ADAPTER|controller|yCounter[1]~DUPLICATE_q  & \VGA_ADAPTER|controller|yCounter[3]~DUPLICATE_q )) # (\VGA_ADAPTER|controller|xCounter [9] & 
// ((\VGA_ADAPTER|controller|yCounter[3]~DUPLICATE_q ) # (\VGA_ADAPTER|controller|yCounter[1]~DUPLICATE_q ))))

	.dataa(gnd),
	.datab(!\VGA_ADAPTER|controller|xCounter [9]),
	.datac(!\VGA_ADAPTER|controller|yCounter[1]~DUPLICATE_q ),
	.datad(!\VGA_ADAPTER|controller|yCounter[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|controller|controller_translator|Add1~22 ),
	.sharein(\VGA_ADAPTER|controller|controller_translator|Add1~23 ),
	.combout(),
	.sumout(\VGA_ADAPTER|controller|controller_translator|Add1~25_sumout ),
	.cout(\VGA_ADAPTER|controller|controller_translator|Add1~26 ),
	.shareout(\VGA_ADAPTER|controller|controller_translator|Add1~27 ));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|controller_translator|Add1~25 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|controller_translator|Add1~25 .lut_mask = 64'h0000033F00003CC3;
defparam \VGA_ADAPTER|controller|controller_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N9
cyclonev_lcell_comb \VGA_ADAPTER|controller|controller_translator|Add1~29 (
// Equation(s):
// \VGA_ADAPTER|controller|controller_translator|Add1~29_sumout  = SUM(( !\VGA_ADAPTER|controller|yCounter [2] $ (!\VGA_ADAPTER|controller|yCounter[4]~DUPLICATE_q ) ) + ( \VGA_ADAPTER|controller|controller_translator|Add1~27  ) + ( 
// \VGA_ADAPTER|controller|controller_translator|Add1~26  ))
// \VGA_ADAPTER|controller|controller_translator|Add1~30  = CARRY(( !\VGA_ADAPTER|controller|yCounter [2] $ (!\VGA_ADAPTER|controller|yCounter[4]~DUPLICATE_q ) ) + ( \VGA_ADAPTER|controller|controller_translator|Add1~27  ) + ( 
// \VGA_ADAPTER|controller|controller_translator|Add1~26  ))
// \VGA_ADAPTER|controller|controller_translator|Add1~31  = SHARE((\VGA_ADAPTER|controller|yCounter [2] & \VGA_ADAPTER|controller|yCounter[4]~DUPLICATE_q ))

	.dataa(!\VGA_ADAPTER|controller|yCounter [2]),
	.datab(gnd),
	.datac(!\VGA_ADAPTER|controller|yCounter[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|controller|controller_translator|Add1~26 ),
	.sharein(\VGA_ADAPTER|controller|controller_translator|Add1~27 ),
	.combout(),
	.sumout(\VGA_ADAPTER|controller|controller_translator|Add1~29_sumout ),
	.cout(\VGA_ADAPTER|controller|controller_translator|Add1~30 ),
	.shareout(\VGA_ADAPTER|controller|controller_translator|Add1~31 ));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|controller_translator|Add1~29 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|controller_translator|Add1~29 .lut_mask = 64'h0000050500005A5A;
defparam \VGA_ADAPTER|controller|controller_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N12
cyclonev_lcell_comb \VGA_ADAPTER|controller|controller_translator|Add1~33 (
// Equation(s):
// \VGA_ADAPTER|controller|controller_translator|Add1~33_sumout  = SUM(( !\VGA_ADAPTER|controller|yCounter[3]~DUPLICATE_q  $ (!\VGA_ADAPTER|controller|yCounter [5]) ) + ( \VGA_ADAPTER|controller|controller_translator|Add1~31  ) + ( 
// \VGA_ADAPTER|controller|controller_translator|Add1~30  ))
// \VGA_ADAPTER|controller|controller_translator|Add1~34  = CARRY(( !\VGA_ADAPTER|controller|yCounter[3]~DUPLICATE_q  $ (!\VGA_ADAPTER|controller|yCounter [5]) ) + ( \VGA_ADAPTER|controller|controller_translator|Add1~31  ) + ( 
// \VGA_ADAPTER|controller|controller_translator|Add1~30  ))
// \VGA_ADAPTER|controller|controller_translator|Add1~35  = SHARE((\VGA_ADAPTER|controller|yCounter[3]~DUPLICATE_q  & \VGA_ADAPTER|controller|yCounter [5]))

	.dataa(gnd),
	.datab(!\VGA_ADAPTER|controller|yCounter[3]~DUPLICATE_q ),
	.datac(!\VGA_ADAPTER|controller|yCounter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|controller|controller_translator|Add1~30 ),
	.sharein(\VGA_ADAPTER|controller|controller_translator|Add1~31 ),
	.combout(),
	.sumout(\VGA_ADAPTER|controller|controller_translator|Add1~33_sumout ),
	.cout(\VGA_ADAPTER|controller|controller_translator|Add1~34 ),
	.shareout(\VGA_ADAPTER|controller|controller_translator|Add1~35 ));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|controller_translator|Add1~33 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|controller_translator|Add1~33 .lut_mask = 64'h0000030300003C3C;
defparam \VGA_ADAPTER|controller|controller_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N15
cyclonev_lcell_comb \VGA_ADAPTER|controller|controller_translator|Add1~37 (
// Equation(s):
// \VGA_ADAPTER|controller|controller_translator|Add1~37_sumout  = SUM(( !\VGA_ADAPTER|controller|yCounter [6] $ (!\VGA_ADAPTER|controller|yCounter[4]~DUPLICATE_q ) ) + ( \VGA_ADAPTER|controller|controller_translator|Add1~35  ) + ( 
// \VGA_ADAPTER|controller|controller_translator|Add1~34  ))
// \VGA_ADAPTER|controller|controller_translator|Add1~38  = CARRY(( !\VGA_ADAPTER|controller|yCounter [6] $ (!\VGA_ADAPTER|controller|yCounter[4]~DUPLICATE_q ) ) + ( \VGA_ADAPTER|controller|controller_translator|Add1~35  ) + ( 
// \VGA_ADAPTER|controller|controller_translator|Add1~34  ))
// \VGA_ADAPTER|controller|controller_translator|Add1~39  = SHARE((\VGA_ADAPTER|controller|yCounter [6] & \VGA_ADAPTER|controller|yCounter[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_ADAPTER|controller|yCounter [6]),
	.datad(!\VGA_ADAPTER|controller|yCounter[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|controller|controller_translator|Add1~34 ),
	.sharein(\VGA_ADAPTER|controller|controller_translator|Add1~35 ),
	.combout(),
	.sumout(\VGA_ADAPTER|controller|controller_translator|Add1~37_sumout ),
	.cout(\VGA_ADAPTER|controller|controller_translator|Add1~38 ),
	.shareout(\VGA_ADAPTER|controller|controller_translator|Add1~39 ));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|controller_translator|Add1~37 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|controller_translator|Add1~37 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA_ADAPTER|controller|controller_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N18
cyclonev_lcell_comb \VGA_ADAPTER|controller|controller_translator|Add1~41 (
// Equation(s):
// \VGA_ADAPTER|controller|controller_translator|Add1~41_sumout  = SUM(( !\VGA_ADAPTER|controller|yCounter [5] $ (!\VGA_ADAPTER|controller|yCounter[7]~DUPLICATE_q ) ) + ( \VGA_ADAPTER|controller|controller_translator|Add1~39  ) + ( 
// \VGA_ADAPTER|controller|controller_translator|Add1~38  ))
// \VGA_ADAPTER|controller|controller_translator|Add1~42  = CARRY(( !\VGA_ADAPTER|controller|yCounter [5] $ (!\VGA_ADAPTER|controller|yCounter[7]~DUPLICATE_q ) ) + ( \VGA_ADAPTER|controller|controller_translator|Add1~39  ) + ( 
// \VGA_ADAPTER|controller|controller_translator|Add1~38  ))
// \VGA_ADAPTER|controller|controller_translator|Add1~43  = SHARE((\VGA_ADAPTER|controller|yCounter [5] & \VGA_ADAPTER|controller|yCounter[7]~DUPLICATE_q ))

	.dataa(!\VGA_ADAPTER|controller|yCounter [5]),
	.datab(!\VGA_ADAPTER|controller|yCounter[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|controller|controller_translator|Add1~38 ),
	.sharein(\VGA_ADAPTER|controller|controller_translator|Add1~39 ),
	.combout(),
	.sumout(\VGA_ADAPTER|controller|controller_translator|Add1~41_sumout ),
	.cout(\VGA_ADAPTER|controller|controller_translator|Add1~42 ),
	.shareout(\VGA_ADAPTER|controller|controller_translator|Add1~43 ));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|controller_translator|Add1~41 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|controller_translator|Add1~41 .lut_mask = 64'h0000111100006666;
defparam \VGA_ADAPTER|controller|controller_translator|Add1~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N21
cyclonev_lcell_comb \VGA_ADAPTER|controller|controller_translator|Add1~1 (
// Equation(s):
// \VGA_ADAPTER|controller|controller_translator|Add1~1_sumout  = SUM(( !\VGA_ADAPTER|controller|yCounter [6] $ (!\VGA_ADAPTER|controller|yCounter [8]) ) + ( \VGA_ADAPTER|controller|controller_translator|Add1~43  ) + ( 
// \VGA_ADAPTER|controller|controller_translator|Add1~42  ))
// \VGA_ADAPTER|controller|controller_translator|Add1~2  = CARRY(( !\VGA_ADAPTER|controller|yCounter [6] $ (!\VGA_ADAPTER|controller|yCounter [8]) ) + ( \VGA_ADAPTER|controller|controller_translator|Add1~43  ) + ( 
// \VGA_ADAPTER|controller|controller_translator|Add1~42  ))
// \VGA_ADAPTER|controller|controller_translator|Add1~3  = SHARE((\VGA_ADAPTER|controller|yCounter [6] & \VGA_ADAPTER|controller|yCounter [8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_ADAPTER|controller|yCounter [6]),
	.datad(!\VGA_ADAPTER|controller|yCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|controller|controller_translator|Add1~42 ),
	.sharein(\VGA_ADAPTER|controller|controller_translator|Add1~43 ),
	.combout(),
	.sumout(\VGA_ADAPTER|controller|controller_translator|Add1~1_sumout ),
	.cout(\VGA_ADAPTER|controller|controller_translator|Add1~2 ),
	.shareout(\VGA_ADAPTER|controller|controller_translator|Add1~3 ));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|controller_translator|Add1~1 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|controller_translator|Add1~1 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA_ADAPTER|controller|controller_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N24
cyclonev_lcell_comb \VGA_ADAPTER|controller|controller_translator|Add1~5 (
// Equation(s):
// \VGA_ADAPTER|controller|controller_translator|Add1~5_sumout  = SUM(( \VGA_ADAPTER|controller|yCounter[7]~DUPLICATE_q  ) + ( \VGA_ADAPTER|controller|controller_translator|Add1~3  ) + ( \VGA_ADAPTER|controller|controller_translator|Add1~2  ))
// \VGA_ADAPTER|controller|controller_translator|Add1~6  = CARRY(( \VGA_ADAPTER|controller|yCounter[7]~DUPLICATE_q  ) + ( \VGA_ADAPTER|controller|controller_translator|Add1~3  ) + ( \VGA_ADAPTER|controller|controller_translator|Add1~2  ))
// \VGA_ADAPTER|controller|controller_translator|Add1~7  = SHARE(GND)

	.dataa(gnd),
	.datab(!\VGA_ADAPTER|controller|yCounter[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|controller|controller_translator|Add1~2 ),
	.sharein(\VGA_ADAPTER|controller|controller_translator|Add1~3 ),
	.combout(),
	.sumout(\VGA_ADAPTER|controller|controller_translator|Add1~5_sumout ),
	.cout(\VGA_ADAPTER|controller|controller_translator|Add1~6 ),
	.shareout(\VGA_ADAPTER|controller|controller_translator|Add1~7 ));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|controller_translator|Add1~5 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|controller_translator|Add1~5 .lut_mask = 64'h0000000000003333;
defparam \VGA_ADAPTER|controller|controller_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N27
cyclonev_lcell_comb \VGA_ADAPTER|controller|controller_translator|Add1~9 (
// Equation(s):
// \VGA_ADAPTER|controller|controller_translator|Add1~9_sumout  = SUM(( \VGA_ADAPTER|controller|yCounter [8] ) + ( \VGA_ADAPTER|controller|controller_translator|Add1~7  ) + ( \VGA_ADAPTER|controller|controller_translator|Add1~6  ))
// \VGA_ADAPTER|controller|controller_translator|Add1~10  = CARRY(( \VGA_ADAPTER|controller|yCounter [8] ) + ( \VGA_ADAPTER|controller|controller_translator|Add1~7  ) + ( \VGA_ADAPTER|controller|controller_translator|Add1~6  ))
// \VGA_ADAPTER|controller|controller_translator|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_ADAPTER|controller|yCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|controller|controller_translator|Add1~6 ),
	.sharein(\VGA_ADAPTER|controller|controller_translator|Add1~7 ),
	.combout(),
	.sumout(\VGA_ADAPTER|controller|controller_translator|Add1~9_sumout ),
	.cout(\VGA_ADAPTER|controller|controller_translator|Add1~10 ),
	.shareout(\VGA_ADAPTER|controller|controller_translator|Add1~11 ));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|controller_translator|Add1~9 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|controller_translator|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_ADAPTER|controller|controller_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X39_Y9_N34
dffeas \VGA_ADAPTER|VideoMemory|auto_generated|address_reg_b[2] (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA_ADAPTER|controller|controller_translator|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|VideoMemory|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N23
dffeas \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b[2] (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA_ADAPTER|VideoMemory|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N0
cyclonev_lcell_comb \VGA_ADAPTER|user_input_translator|Add1~17 (
// Equation(s):
// \VGA_ADAPTER|user_input_translator|Add1~17_sumout  = SUM(( !\MB|REG_J|q [0] $ (!\MB|REG_I|q [6]) ) + ( !VCC ) + ( !VCC ))
// \VGA_ADAPTER|user_input_translator|Add1~18  = CARRY(( !\MB|REG_J|q [0] $ (!\MB|REG_I|q [6]) ) + ( !VCC ) + ( !VCC ))
// \VGA_ADAPTER|user_input_translator|Add1~19  = SHARE((\MB|REG_J|q [0] & \MB|REG_I|q [6]))

	.dataa(gnd),
	.datab(!\MB|REG_J|q [0]),
	.datac(!\MB|REG_I|q [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_ADAPTER|user_input_translator|Add1~17_sumout ),
	.cout(\VGA_ADAPTER|user_input_translator|Add1~18 ),
	.shareout(\VGA_ADAPTER|user_input_translator|Add1~19 ));
// synopsys translate_off
defparam \VGA_ADAPTER|user_input_translator|Add1~17 .extended_lut = "off";
defparam \VGA_ADAPTER|user_input_translator|Add1~17 .lut_mask = 64'h0000030300003C3C;
defparam \VGA_ADAPTER|user_input_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N3
cyclonev_lcell_comb \VGA_ADAPTER|user_input_translator|Add1~21 (
// Equation(s):
// \VGA_ADAPTER|user_input_translator|Add1~21_sumout  = SUM(( !\MB|REG_J|q [1] $ (!\MB|REG_I|q [7]) ) + ( \VGA_ADAPTER|user_input_translator|Add1~19  ) + ( \VGA_ADAPTER|user_input_translator|Add1~18  ))
// \VGA_ADAPTER|user_input_translator|Add1~22  = CARRY(( !\MB|REG_J|q [1] $ (!\MB|REG_I|q [7]) ) + ( \VGA_ADAPTER|user_input_translator|Add1~19  ) + ( \VGA_ADAPTER|user_input_translator|Add1~18  ))
// \VGA_ADAPTER|user_input_translator|Add1~23  = SHARE((\MB|REG_J|q [1] & \MB|REG_I|q [7]))

	.dataa(!\MB|REG_J|q [1]),
	.datab(gnd),
	.datac(!\MB|REG_I|q [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|user_input_translator|Add1~18 ),
	.sharein(\VGA_ADAPTER|user_input_translator|Add1~19 ),
	.combout(),
	.sumout(\VGA_ADAPTER|user_input_translator|Add1~21_sumout ),
	.cout(\VGA_ADAPTER|user_input_translator|Add1~22 ),
	.shareout(\VGA_ADAPTER|user_input_translator|Add1~23 ));
// synopsys translate_off
defparam \VGA_ADAPTER|user_input_translator|Add1~21 .extended_lut = "off";
defparam \VGA_ADAPTER|user_input_translator|Add1~21 .lut_mask = 64'h0000050500005A5A;
defparam \VGA_ADAPTER|user_input_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N6
cyclonev_lcell_comb \VGA_ADAPTER|user_input_translator|Add1~25 (
// Equation(s):
// \VGA_ADAPTER|user_input_translator|Add1~25_sumout  = SUM(( !\MB|REG_J|q [2] $ (!\MB|REG_J|q [0] $ (\MB|REG_I|q [8])) ) + ( \VGA_ADAPTER|user_input_translator|Add1~23  ) + ( \VGA_ADAPTER|user_input_translator|Add1~22  ))
// \VGA_ADAPTER|user_input_translator|Add1~26  = CARRY(( !\MB|REG_J|q [2] $ (!\MB|REG_J|q [0] $ (\MB|REG_I|q [8])) ) + ( \VGA_ADAPTER|user_input_translator|Add1~23  ) + ( \VGA_ADAPTER|user_input_translator|Add1~22  ))
// \VGA_ADAPTER|user_input_translator|Add1~27  = SHARE((!\MB|REG_J|q [2] & (\MB|REG_J|q [0] & \MB|REG_I|q [8])) # (\MB|REG_J|q [2] & ((\MB|REG_I|q [8]) # (\MB|REG_J|q [0]))))

	.dataa(!\MB|REG_J|q [2]),
	.datab(!\MB|REG_J|q [0]),
	.datac(!\MB|REG_I|q [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|user_input_translator|Add1~22 ),
	.sharein(\VGA_ADAPTER|user_input_translator|Add1~23 ),
	.combout(),
	.sumout(\VGA_ADAPTER|user_input_translator|Add1~25_sumout ),
	.cout(\VGA_ADAPTER|user_input_translator|Add1~26 ),
	.shareout(\VGA_ADAPTER|user_input_translator|Add1~27 ));
// synopsys translate_off
defparam \VGA_ADAPTER|user_input_translator|Add1~25 .extended_lut = "off";
defparam \VGA_ADAPTER|user_input_translator|Add1~25 .lut_mask = 64'h0000171700006969;
defparam \VGA_ADAPTER|user_input_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N9
cyclonev_lcell_comb \VGA_ADAPTER|user_input_translator|Add1~29 (
// Equation(s):
// \VGA_ADAPTER|user_input_translator|Add1~29_sumout  = SUM(( !\MB|REG_J|q [3] $ (!\MB|REG_J|q [1]) ) + ( \VGA_ADAPTER|user_input_translator|Add1~27  ) + ( \VGA_ADAPTER|user_input_translator|Add1~26  ))
// \VGA_ADAPTER|user_input_translator|Add1~30  = CARRY(( !\MB|REG_J|q [3] $ (!\MB|REG_J|q [1]) ) + ( \VGA_ADAPTER|user_input_translator|Add1~27  ) + ( \VGA_ADAPTER|user_input_translator|Add1~26  ))
// \VGA_ADAPTER|user_input_translator|Add1~31  = SHARE((\MB|REG_J|q [3] & \MB|REG_J|q [1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_J|q [3]),
	.datad(!\MB|REG_J|q [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|user_input_translator|Add1~26 ),
	.sharein(\VGA_ADAPTER|user_input_translator|Add1~27 ),
	.combout(),
	.sumout(\VGA_ADAPTER|user_input_translator|Add1~29_sumout ),
	.cout(\VGA_ADAPTER|user_input_translator|Add1~30 ),
	.shareout(\VGA_ADAPTER|user_input_translator|Add1~31 ));
// synopsys translate_off
defparam \VGA_ADAPTER|user_input_translator|Add1~29 .extended_lut = "off";
defparam \VGA_ADAPTER|user_input_translator|Add1~29 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA_ADAPTER|user_input_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N12
cyclonev_lcell_comb \VGA_ADAPTER|user_input_translator|Add1~33 (
// Equation(s):
// \VGA_ADAPTER|user_input_translator|Add1~33_sumout  = SUM(( !\MB|REG_J|q [2] $ (!\MB|REG_J|q [4]) ) + ( \VGA_ADAPTER|user_input_translator|Add1~31  ) + ( \VGA_ADAPTER|user_input_translator|Add1~30  ))
// \VGA_ADAPTER|user_input_translator|Add1~34  = CARRY(( !\MB|REG_J|q [2] $ (!\MB|REG_J|q [4]) ) + ( \VGA_ADAPTER|user_input_translator|Add1~31  ) + ( \VGA_ADAPTER|user_input_translator|Add1~30  ))
// \VGA_ADAPTER|user_input_translator|Add1~35  = SHARE((\MB|REG_J|q [2] & \MB|REG_J|q [4]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MB|REG_J|q [2]),
	.datad(!\MB|REG_J|q [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|user_input_translator|Add1~30 ),
	.sharein(\VGA_ADAPTER|user_input_translator|Add1~31 ),
	.combout(),
	.sumout(\VGA_ADAPTER|user_input_translator|Add1~33_sumout ),
	.cout(\VGA_ADAPTER|user_input_translator|Add1~34 ),
	.shareout(\VGA_ADAPTER|user_input_translator|Add1~35 ));
// synopsys translate_off
defparam \VGA_ADAPTER|user_input_translator|Add1~33 .extended_lut = "off";
defparam \VGA_ADAPTER|user_input_translator|Add1~33 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA_ADAPTER|user_input_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N15
cyclonev_lcell_comb \VGA_ADAPTER|user_input_translator|Add1~37 (
// Equation(s):
// \VGA_ADAPTER|user_input_translator|Add1~37_sumout  = SUM(( !\MB|REG_J|q [5] $ (!\MB|REG_J|q [3]) ) + ( \VGA_ADAPTER|user_input_translator|Add1~35  ) + ( \VGA_ADAPTER|user_input_translator|Add1~34  ))
// \VGA_ADAPTER|user_input_translator|Add1~38  = CARRY(( !\MB|REG_J|q [5] $ (!\MB|REG_J|q [3]) ) + ( \VGA_ADAPTER|user_input_translator|Add1~35  ) + ( \VGA_ADAPTER|user_input_translator|Add1~34  ))
// \VGA_ADAPTER|user_input_translator|Add1~39  = SHARE((\MB|REG_J|q [5] & \MB|REG_J|q [3]))

	.dataa(!\MB|REG_J|q [5]),
	.datab(gnd),
	.datac(!\MB|REG_J|q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|user_input_translator|Add1~34 ),
	.sharein(\VGA_ADAPTER|user_input_translator|Add1~35 ),
	.combout(),
	.sumout(\VGA_ADAPTER|user_input_translator|Add1~37_sumout ),
	.cout(\VGA_ADAPTER|user_input_translator|Add1~38 ),
	.shareout(\VGA_ADAPTER|user_input_translator|Add1~39 ));
// synopsys translate_off
defparam \VGA_ADAPTER|user_input_translator|Add1~37 .extended_lut = "off";
defparam \VGA_ADAPTER|user_input_translator|Add1~37 .lut_mask = 64'h0000050500005A5A;
defparam \VGA_ADAPTER|user_input_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N18
cyclonev_lcell_comb \VGA_ADAPTER|user_input_translator|Add1~41 (
// Equation(s):
// \VGA_ADAPTER|user_input_translator|Add1~41_sumout  = SUM(( !\MB|REG_J|q [6] $ (!\MB|REG_J|q [4]) ) + ( \VGA_ADAPTER|user_input_translator|Add1~39  ) + ( \VGA_ADAPTER|user_input_translator|Add1~38  ))
// \VGA_ADAPTER|user_input_translator|Add1~42  = CARRY(( !\MB|REG_J|q [6] $ (!\MB|REG_J|q [4]) ) + ( \VGA_ADAPTER|user_input_translator|Add1~39  ) + ( \VGA_ADAPTER|user_input_translator|Add1~38  ))
// \VGA_ADAPTER|user_input_translator|Add1~43  = SHARE((\MB|REG_J|q [6] & \MB|REG_J|q [4]))

	.dataa(gnd),
	.datab(!\MB|REG_J|q [6]),
	.datac(!\MB|REG_J|q [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|user_input_translator|Add1~38 ),
	.sharein(\VGA_ADAPTER|user_input_translator|Add1~39 ),
	.combout(),
	.sumout(\VGA_ADAPTER|user_input_translator|Add1~41_sumout ),
	.cout(\VGA_ADAPTER|user_input_translator|Add1~42 ),
	.shareout(\VGA_ADAPTER|user_input_translator|Add1~43 ));
// synopsys translate_off
defparam \VGA_ADAPTER|user_input_translator|Add1~41 .extended_lut = "off";
defparam \VGA_ADAPTER|user_input_translator|Add1~41 .lut_mask = 64'h0000030300003C3C;
defparam \VGA_ADAPTER|user_input_translator|Add1~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N21
cyclonev_lcell_comb \VGA_ADAPTER|user_input_translator|Add1~1 (
// Equation(s):
// \VGA_ADAPTER|user_input_translator|Add1~1_sumout  = SUM(( !\MB|REG_J|q [7] $ (!\MB|REG_J|q [5]) ) + ( \VGA_ADAPTER|user_input_translator|Add1~43  ) + ( \VGA_ADAPTER|user_input_translator|Add1~42  ))
// \VGA_ADAPTER|user_input_translator|Add1~2  = CARRY(( !\MB|REG_J|q [7] $ (!\MB|REG_J|q [5]) ) + ( \VGA_ADAPTER|user_input_translator|Add1~43  ) + ( \VGA_ADAPTER|user_input_translator|Add1~42  ))
// \VGA_ADAPTER|user_input_translator|Add1~3  = SHARE((\MB|REG_J|q [7] & \MB|REG_J|q [5]))

	.dataa(!\MB|REG_J|q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\MB|REG_J|q [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|user_input_translator|Add1~42 ),
	.sharein(\VGA_ADAPTER|user_input_translator|Add1~43 ),
	.combout(),
	.sumout(\VGA_ADAPTER|user_input_translator|Add1~1_sumout ),
	.cout(\VGA_ADAPTER|user_input_translator|Add1~2 ),
	.shareout(\VGA_ADAPTER|user_input_translator|Add1~3 ));
// synopsys translate_off
defparam \VGA_ADAPTER|user_input_translator|Add1~1 .extended_lut = "off";
defparam \VGA_ADAPTER|user_input_translator|Add1~1 .lut_mask = 64'h00000055000055AA;
defparam \VGA_ADAPTER|user_input_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N24
cyclonev_lcell_comb \VGA_ADAPTER|user_input_translator|Add1~9 (
// Equation(s):
// \VGA_ADAPTER|user_input_translator|Add1~9_sumout  = SUM(( \MB|REG_J|q [6] ) + ( \VGA_ADAPTER|user_input_translator|Add1~3  ) + ( \VGA_ADAPTER|user_input_translator|Add1~2  ))
// \VGA_ADAPTER|user_input_translator|Add1~10  = CARRY(( \MB|REG_J|q [6] ) + ( \VGA_ADAPTER|user_input_translator|Add1~3  ) + ( \VGA_ADAPTER|user_input_translator|Add1~2  ))
// \VGA_ADAPTER|user_input_translator|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(!\MB|REG_J|q [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|user_input_translator|Add1~2 ),
	.sharein(\VGA_ADAPTER|user_input_translator|Add1~3 ),
	.combout(),
	.sumout(\VGA_ADAPTER|user_input_translator|Add1~9_sumout ),
	.cout(\VGA_ADAPTER|user_input_translator|Add1~10 ),
	.shareout(\VGA_ADAPTER|user_input_translator|Add1~11 ));
// synopsys translate_off
defparam \VGA_ADAPTER|user_input_translator|Add1~9 .extended_lut = "off";
defparam \VGA_ADAPTER|user_input_translator|Add1~9 .lut_mask = 64'h0000000000003333;
defparam \VGA_ADAPTER|user_input_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N27
cyclonev_lcell_comb \VGA_ADAPTER|user_input_translator|Add1~13 (
// Equation(s):
// \VGA_ADAPTER|user_input_translator|Add1~13_sumout  = SUM(( \MB|REG_J|q [7] ) + ( \VGA_ADAPTER|user_input_translator|Add1~11  ) + ( \VGA_ADAPTER|user_input_translator|Add1~10  ))
// \VGA_ADAPTER|user_input_translator|Add1~14  = CARRY(( \MB|REG_J|q [7] ) + ( \VGA_ADAPTER|user_input_translator|Add1~11  ) + ( \VGA_ADAPTER|user_input_translator|Add1~10  ))
// \VGA_ADAPTER|user_input_translator|Add1~15  = SHARE(GND)

	.dataa(!\MB|REG_J|q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|user_input_translator|Add1~10 ),
	.sharein(\VGA_ADAPTER|user_input_translator|Add1~11 ),
	.combout(),
	.sumout(\VGA_ADAPTER|user_input_translator|Add1~13_sumout ),
	.cout(\VGA_ADAPTER|user_input_translator|Add1~14 ),
	.shareout(\VGA_ADAPTER|user_input_translator|Add1~15 ));
// synopsys translate_off
defparam \VGA_ADAPTER|user_input_translator|Add1~13 .extended_lut = "off";
defparam \VGA_ADAPTER|user_input_translator|Add1~13 .lut_mask = 64'h0000000000005555;
defparam \VGA_ADAPTER|user_input_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N30
cyclonev_lcell_comb \VGA_ADAPTER|user_input_translator|Add1~5 (
// Equation(s):
// \VGA_ADAPTER|user_input_translator|Add1~5_sumout  = SUM(( GND ) + ( \VGA_ADAPTER|user_input_translator|Add1~15  ) + ( \VGA_ADAPTER|user_input_translator|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|user_input_translator|Add1~14 ),
	.sharein(\VGA_ADAPTER|user_input_translator|Add1~15 ),
	.combout(),
	.sumout(\VGA_ADAPTER|user_input_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|user_input_translator|Add1~5 .extended_lut = "off";
defparam \VGA_ADAPTER|user_input_translator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \VGA_ADAPTER|user_input_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N3
cyclonev_lcell_comb \VGA_ADAPTER|LessThan3~0 (
// Equation(s):
// \VGA_ADAPTER|LessThan3~0_combout  = ( \MB|REG_J|q [7] & ( (\MB|REG_J|q [5] & (\MB|REG_J|q [6] & \MB|REG_J|q [4])) ) )

	.dataa(!\MB|REG_J|q [5]),
	.datab(gnd),
	.datac(!\MB|REG_J|q [6]),
	.datad(!\MB|REG_J|q [4]),
	.datae(!\MB|REG_J|q [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|LessThan3~0 .extended_lut = "off";
defparam \VGA_ADAPTER|LessThan3~0 .lut_mask = 64'h0000000500000005;
defparam \VGA_ADAPTER|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N48
cyclonev_lcell_comb \VGA_ADAPTER|writeEn~0 (
// Equation(s):
// \VGA_ADAPTER|writeEn~0_combout  = ( !\VGA_ADAPTER|LessThan3~0_combout  & ( \MB|REG_I|q [6] & ( (!\MB|REG_I|q [8] & \MB|SM|current.PLOT~q ) ) ) ) # ( !\VGA_ADAPTER|LessThan3~0_combout  & ( !\MB|REG_I|q [6] & ( (\MB|SM|current.PLOT~q  & ((!\MB|REG_I|q [8]) 
// # (!\MB|REG_I|q [7]))) ) ) )

	.dataa(!\MB|REG_I|q [8]),
	.datab(!\MB|REG_I|q [7]),
	.datac(!\MB|SM|current.PLOT~q ),
	.datad(gnd),
	.datae(!\VGA_ADAPTER|LessThan3~0_combout ),
	.dataf(!\MB|REG_I|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|writeEn~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|writeEn~0 .extended_lut = "off";
defparam \VGA_ADAPTER|writeEn~0 .lut_mask = 64'h0E0E00000A0A0000;
defparam \VGA_ADAPTER|writeEn~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N45
cyclonev_lcell_comb \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode403w[3] (
// Equation(s):
// \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode403w [3] = ( \VGA_ADAPTER|user_input_translator|Add1~1_sumout  & ( (\VGA_ADAPTER|user_input_translator|Add1~9_sumout  & (!\VGA_ADAPTER|user_input_translator|Add1~5_sumout  & 
// (\VGA_ADAPTER|user_input_translator|Add1~13_sumout  & \VGA_ADAPTER|writeEn~0_combout ))) ) )

	.dataa(!\VGA_ADAPTER|user_input_translator|Add1~9_sumout ),
	.datab(!\VGA_ADAPTER|user_input_translator|Add1~5_sumout ),
	.datac(!\VGA_ADAPTER|user_input_translator|Add1~13_sumout ),
	.datad(!\VGA_ADAPTER|writeEn~0_combout ),
	.datae(gnd),
	.dataf(!\VGA_ADAPTER|user_input_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode403w[3] .extended_lut = "off";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode403w[3] .lut_mask = 64'h0000000000040004;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode403w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N30
cyclonev_lcell_comb \VGA_ADAPTER|controller|controller_translator|Add1~13 (
// Equation(s):
// \VGA_ADAPTER|controller|controller_translator|Add1~13_sumout  = SUM(( GND ) + ( \VGA_ADAPTER|controller|controller_translator|Add1~11  ) + ( \VGA_ADAPTER|controller|controller_translator|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_ADAPTER|controller|controller_translator|Add1~10 ),
	.sharein(\VGA_ADAPTER|controller|controller_translator|Add1~11 ),
	.combout(),
	.sumout(\VGA_ADAPTER|controller|controller_translator|Add1~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|controller_translator|Add1~13 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|controller_translator|Add1~13 .lut_mask = 64'h0000000000000000;
defparam \VGA_ADAPTER|controller|controller_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N27
cyclonev_lcell_comb \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 (
// Equation(s):
// \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout  = ( !\VGA_ADAPTER|controller|controller_translator|Add1~13_sumout  & ( \VGA_ADAPTER|controller|controller_translator|Add1~1_sumout  & ( 
// (\VGA_ADAPTER|controller|controller_translator|Add1~5_sumout  & \VGA_ADAPTER|controller|controller_translator|Add1~9_sumout ) ) ) )

	.dataa(!\VGA_ADAPTER|controller|controller_translator|Add1~5_sumout ),
	.datab(gnd),
	.datac(!\VGA_ADAPTER|controller|controller_translator|Add1~9_sumout ),
	.datad(gnd),
	.datae(!\VGA_ADAPTER|controller|controller_translator|Add1~13_sumout ),
	.dataf(!\VGA_ADAPTER|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .extended_lut = "off";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .lut_mask = 64'h0000000005050000;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N13
dffeas \MB|REG_N|q[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\MB|Add14~45_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MB|SM|current.ILOOP~q ),
	.ena(\MB|SM|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MB|REG_N|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MB|REG_N|q[4] .is_wysiwyg = "true";
defparam \MB|REG_N|q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N12
cyclonev_lcell_comb \MB|vga_colour[2]~0 (
// Equation(s):
// \MB|vga_colour[2]~0_combout  = ( \MB|REG_N|q [7] & ( \MB|REG_N|q [5] & ( (\MB|REG_N|q [4] & \MB|REG_N|q [6]) ) ) ) # ( !\MB|REG_N|q [7] & ( \MB|REG_N|q [5] & ( (!\MB|REG_N|q [6]) # (\MB|REG_N|q [3]) ) ) ) # ( \MB|REG_N|q [7] & ( !\MB|REG_N|q [5] & ( 
// (\MB|REG_N|q [6]) # (\MB|REG_N|q [4]) ) ) ) # ( !\MB|REG_N|q [7] & ( !\MB|REG_N|q [5] & ( \MB|REG_N|q [6] ) ) )

	.dataa(gnd),
	.datab(!\MB|REG_N|q [3]),
	.datac(!\MB|REG_N|q [4]),
	.datad(!\MB|REG_N|q [6]),
	.datae(!\MB|REG_N|q [7]),
	.dataf(!\MB|REG_N|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|vga_colour[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|vga_colour[2]~0 .extended_lut = "off";
defparam \MB|vga_colour[2]~0 .lut_mask = 64'h00FF0FFFFF33000F;
defparam \MB|vga_colour[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N49
dffeas \VGA_ADAPTER|controller|xCounter[6]~DUPLICATE (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA_ADAPTER|controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\VGA_ADAPTER|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|xCounter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_ADAPTER|controller|xCounter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23 (
	.portawe(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\MB|vga_colour[2]~0_combout }),
	.portaaddr({\VGA_ADAPTER|user_input_translator|Add1~41_sumout ,\VGA_ADAPTER|user_input_translator|Add1~37_sumout ,\VGA_ADAPTER|user_input_translator|Add1~33_sumout ,\VGA_ADAPTER|user_input_translator|Add1~29_sumout ,\VGA_ADAPTER|user_input_translator|Add1~25_sumout ,
\VGA_ADAPTER|user_input_translator|Add1~21_sumout ,\VGA_ADAPTER|user_input_translator|Add1~17_sumout ,\MB|REG_I|q [5],\MB|REG_I|q [4],\MB|REG_I|q [3],\MB|REG_I|q [2],\MB|REG_I|q [1],\MB|REG_I|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA_ADAPTER|controller|controller_translator|Add1~41_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~37_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~33_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~29_sumout ,
\VGA_ADAPTER|controller|controller_translator|Add1~25_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~21_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~17_sumout ,\VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q ,
\VGA_ADAPTER|controller|xCounter [5],\VGA_ADAPTER|controller|xCounter [4],\VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q ,\VGA_ADAPTER|controller|xCounter [2],\VGA_ADAPTER|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23 .logical_ram_name = "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23 .port_a_first_bit_number = 2;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23 .port_b_first_bit_number = 2;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X42_Y11_N59
dffeas \VGA_ADAPTER|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA_ADAPTER|controller|controller_translator|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N32
dffeas \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA_ADAPTER|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N39
cyclonev_lcell_comb \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode383w[3] (
// Equation(s):
// \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode383w [3] = ( !\VGA_ADAPTER|user_input_translator|Add1~9_sumout  & ( (\VGA_ADAPTER|user_input_translator|Add1~13_sumout  & (!\VGA_ADAPTER|user_input_translator|Add1~5_sumout  & 
// (\VGA_ADAPTER|user_input_translator|Add1~1_sumout  & \VGA_ADAPTER|writeEn~0_combout ))) ) )

	.dataa(!\VGA_ADAPTER|user_input_translator|Add1~13_sumout ),
	.datab(!\VGA_ADAPTER|user_input_translator|Add1~5_sumout ),
	.datac(!\VGA_ADAPTER|user_input_translator|Add1~1_sumout ),
	.datad(!\VGA_ADAPTER|writeEn~0_combout ),
	.datae(gnd),
	.dataf(!\VGA_ADAPTER|user_input_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode383w[3] .extended_lut = "off";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode383w[3] .lut_mask = 64'h0004000400000000;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode383w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N51
cyclonev_lcell_comb \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 (
// Equation(s):
// \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout  = ( \VGA_ADAPTER|controller|controller_translator|Add1~1_sumout  & ( (!\VGA_ADAPTER|controller|controller_translator|Add1~5_sumout  & 
// (\VGA_ADAPTER|controller|controller_translator|Add1~9_sumout  & !\VGA_ADAPTER|controller|controller_translator|Add1~13_sumout )) ) )

	.dataa(!\VGA_ADAPTER|controller|controller_translator|Add1~5_sumout ),
	.datab(!\VGA_ADAPTER|controller|controller_translator|Add1~9_sumout ),
	.datac(gnd),
	.datad(!\VGA_ADAPTER|controller|controller_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\VGA_ADAPTER|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .extended_lut = "off";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .lut_mask = 64'h0000000022002200;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17 (
	.portawe(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\MB|vga_colour[2]~0_combout }),
	.portaaddr({\VGA_ADAPTER|user_input_translator|Add1~41_sumout ,\VGA_ADAPTER|user_input_translator|Add1~37_sumout ,\VGA_ADAPTER|user_input_translator|Add1~33_sumout ,\VGA_ADAPTER|user_input_translator|Add1~29_sumout ,\VGA_ADAPTER|user_input_translator|Add1~25_sumout ,
\VGA_ADAPTER|user_input_translator|Add1~21_sumout ,\VGA_ADAPTER|user_input_translator|Add1~17_sumout ,\MB|REG_I|q [5],\MB|REG_I|q [4],\MB|REG_I|q [3],\MB|REG_I|q [2],\MB|REG_I|q [1],\MB|REG_I|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA_ADAPTER|controller|controller_translator|Add1~41_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~37_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~33_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~29_sumout ,
\VGA_ADAPTER|controller|controller_translator|Add1~25_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~21_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~17_sumout ,\VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q ,
\VGA_ADAPTER|controller|xCounter [5],\VGA_ADAPTER|controller|xCounter [4],\VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q ,\VGA_ADAPTER|controller|xCounter [2],\VGA_ADAPTER|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17 .logical_ram_name = "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17 .port_a_first_bit_number = 2;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17 .port_b_first_bit_number = 2;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X39_Y9_N37
dffeas \VGA_ADAPTER|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA_ADAPTER|controller|controller_translator|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N10
dffeas \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA_ADAPTER|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N42
cyclonev_lcell_comb \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode393w[3] (
// Equation(s):
// \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode393w [3] = ( !\VGA_ADAPTER|user_input_translator|Add1~1_sumout  & ( (\VGA_ADAPTER|user_input_translator|Add1~9_sumout  & (!\VGA_ADAPTER|user_input_translator|Add1~5_sumout  & 
// (\VGA_ADAPTER|user_input_translator|Add1~13_sumout  & \VGA_ADAPTER|writeEn~0_combout ))) ) )

	.dataa(!\VGA_ADAPTER|user_input_translator|Add1~9_sumout ),
	.datab(!\VGA_ADAPTER|user_input_translator|Add1~5_sumout ),
	.datac(!\VGA_ADAPTER|user_input_translator|Add1~13_sumout ),
	.datad(!\VGA_ADAPTER|writeEn~0_combout ),
	.datae(gnd),
	.dataf(!\VGA_ADAPTER|user_input_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode393w[3] .extended_lut = "off";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode393w[3] .lut_mask = 64'h0004000400000000;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode393w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N48
cyclonev_lcell_comb \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 (
// Equation(s):
// \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout  = ( !\VGA_ADAPTER|controller|controller_translator|Add1~1_sumout  & ( (\VGA_ADAPTER|controller|controller_translator|Add1~5_sumout  & 
// (\VGA_ADAPTER|controller|controller_translator|Add1~9_sumout  & !\VGA_ADAPTER|controller|controller_translator|Add1~13_sumout )) ) )

	.dataa(!\VGA_ADAPTER|controller|controller_translator|Add1~5_sumout ),
	.datab(!\VGA_ADAPTER|controller|controller_translator|Add1~9_sumout ),
	.datac(!\VGA_ADAPTER|controller|controller_translator|Add1~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_ADAPTER|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .extended_lut = "off";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .lut_mask = 64'h1010101000000000;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20 (
	.portawe(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\MB|vga_colour[2]~0_combout }),
	.portaaddr({\VGA_ADAPTER|user_input_translator|Add1~41_sumout ,\VGA_ADAPTER|user_input_translator|Add1~37_sumout ,\VGA_ADAPTER|user_input_translator|Add1~33_sumout ,\VGA_ADAPTER|user_input_translator|Add1~29_sumout ,\VGA_ADAPTER|user_input_translator|Add1~25_sumout ,
\VGA_ADAPTER|user_input_translator|Add1~21_sumout ,\VGA_ADAPTER|user_input_translator|Add1~17_sumout ,\MB|REG_I|q [5],\MB|REG_I|q [4],\MB|REG_I|q [3],\MB|REG_I|q [2],\MB|REG_I|q [1],\MB|REG_I|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA_ADAPTER|controller|controller_translator|Add1~41_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~37_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~33_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~29_sumout ,
\VGA_ADAPTER|controller|controller_translator|Add1~25_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~21_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~17_sumout ,\VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q ,
\VGA_ADAPTER|controller|xCounter [5],\VGA_ADAPTER|controller|xCounter [4],\VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q ,\VGA_ADAPTER|controller|xCounter [2],\VGA_ADAPTER|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20 .logical_ram_name = "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20 .port_b_first_bit_number = 2;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N36
cyclonev_lcell_comb \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode373w[3] (
// Equation(s):
// \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode373w [3] = ( !\VGA_ADAPTER|user_input_translator|Add1~1_sumout  & ( (\VGA_ADAPTER|user_input_translator|Add1~13_sumout  & (!\VGA_ADAPTER|user_input_translator|Add1~5_sumout  & 
// (!\VGA_ADAPTER|user_input_translator|Add1~9_sumout  & \VGA_ADAPTER|writeEn~0_combout ))) ) )

	.dataa(!\VGA_ADAPTER|user_input_translator|Add1~13_sumout ),
	.datab(!\VGA_ADAPTER|user_input_translator|Add1~5_sumout ),
	.datac(!\VGA_ADAPTER|user_input_translator|Add1~9_sumout ),
	.datad(!\VGA_ADAPTER|writeEn~0_combout ),
	.datae(gnd),
	.dataf(!\VGA_ADAPTER|user_input_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode373w[3] .extended_lut = "off";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode373w[3] .lut_mask = 64'h0040004000000000;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode373w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N36
cyclonev_lcell_comb \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 (
// Equation(s):
// \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout  = ( !\VGA_ADAPTER|controller|controller_translator|Add1~1_sumout  & ( (!\VGA_ADAPTER|controller|controller_translator|Add1~5_sumout  & 
// (\VGA_ADAPTER|controller|controller_translator|Add1~9_sumout  & !\VGA_ADAPTER|controller|controller_translator|Add1~13_sumout )) ) )

	.dataa(!\VGA_ADAPTER|controller|controller_translator|Add1~5_sumout ),
	.datab(!\VGA_ADAPTER|controller|controller_translator|Add1~9_sumout ),
	.datac(!\VGA_ADAPTER|controller|controller_translator|Add1~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_ADAPTER|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .extended_lut = "off";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .lut_mask = 64'h2020202000000000;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14 (
	.portawe(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\MB|vga_colour[2]~0_combout }),
	.portaaddr({\VGA_ADAPTER|user_input_translator|Add1~41_sumout ,\VGA_ADAPTER|user_input_translator|Add1~37_sumout ,\VGA_ADAPTER|user_input_translator|Add1~33_sumout ,\VGA_ADAPTER|user_input_translator|Add1~29_sumout ,\VGA_ADAPTER|user_input_translator|Add1~25_sumout ,
\VGA_ADAPTER|user_input_translator|Add1~21_sumout ,\VGA_ADAPTER|user_input_translator|Add1~17_sumout ,\MB|REG_I|q [5],\MB|REG_I|q [4],\MB|REG_I|q [3],\MB|REG_I|q [2],\MB|REG_I|q [1],\MB|REG_I|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA_ADAPTER|controller|controller_translator|Add1~41_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~37_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~33_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~29_sumout ,
\VGA_ADAPTER|controller|controller_translator|Add1~25_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~21_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~17_sumout ,\VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q ,
\VGA_ADAPTER|controller|xCounter [5],\VGA_ADAPTER|controller|xCounter [4],\VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q ,\VGA_ADAPTER|controller|xCounter [2],\VGA_ADAPTER|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14 .logical_ram_name = "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14 .port_b_first_bit_number = 2;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N15
cyclonev_lcell_comb \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  = ( \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20~portbdataout  & ( \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14~portbdataout  & ( 
// (!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0]) # ((!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17~portbdataout ))) # 
// (\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23~portbdataout ))) ) ) ) # ( !\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20~portbdataout  & ( 
// \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14~portbdataout  & ( (!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0] & (((!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1])))) # 
// (\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0] & ((!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17~portbdataout ))) # 
// (\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23~portbdataout )))) ) ) ) # ( \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20~portbdataout  & ( 
// !\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14~portbdataout  & ( (!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0] & (((\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1])))) # 
// (\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0] & ((!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17~portbdataout ))) # 
// (\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23~portbdataout )))) ) ) ) # ( !\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20~portbdataout  & ( 
// !\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14~portbdataout  & ( (\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0] & ((!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17~portbdataout ))) # (\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23~portbdataout )))) ) ) )

	.dataa(!\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a23~portbdataout ),
	.datab(!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a17~portbdataout ),
	.datad(!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datae(!\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a20~portbdataout ),
	.dataf(!\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a14~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .lut_mask = 64'h031103DDCF11CFDD;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N54
cyclonev_lcell_comb \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode343w[3] (
// Equation(s):
// \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode343w [3] = ( !\VGA_ADAPTER|user_input_translator|Add1~9_sumout  & ( (!\VGA_ADAPTER|user_input_translator|Add1~13_sumout  & (\VGA_ADAPTER|user_input_translator|Add1~1_sumout  & 
// (\VGA_ADAPTER|writeEn~0_combout  & !\VGA_ADAPTER|user_input_translator|Add1~5_sumout ))) ) )

	.dataa(!\VGA_ADAPTER|user_input_translator|Add1~13_sumout ),
	.datab(!\VGA_ADAPTER|user_input_translator|Add1~1_sumout ),
	.datac(!\VGA_ADAPTER|writeEn~0_combout ),
	.datad(!\VGA_ADAPTER|user_input_translator|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\VGA_ADAPTER|user_input_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode343w[3] .extended_lut = "off";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode343w[3] .lut_mask = 64'h0200020000000000;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode343w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N30
cyclonev_lcell_comb \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 (
// Equation(s):
// \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout  = ( !\VGA_ADAPTER|controller|controller_translator|Add1~13_sumout  & ( (\VGA_ADAPTER|controller|controller_translator|Add1~1_sumout  & 
// (!\VGA_ADAPTER|controller|controller_translator|Add1~9_sumout  & !\VGA_ADAPTER|controller|controller_translator|Add1~5_sumout )) ) )

	.dataa(!\VGA_ADAPTER|controller|controller_translator|Add1~1_sumout ),
	.datab(!\VGA_ADAPTER|controller|controller_translator|Add1~9_sumout ),
	.datac(!\VGA_ADAPTER|controller|controller_translator|Add1~5_sumout ),
	.datad(gnd),
	.datae(!\VGA_ADAPTER|controller|controller_translator|Add1~13_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .extended_lut = "off";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .lut_mask = 64'h4040000040400000;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\MB|vga_colour[2]~0_combout }),
	.portaaddr({\VGA_ADAPTER|user_input_translator|Add1~41_sumout ,\VGA_ADAPTER|user_input_translator|Add1~37_sumout ,\VGA_ADAPTER|user_input_translator|Add1~33_sumout ,\VGA_ADAPTER|user_input_translator|Add1~29_sumout ,\VGA_ADAPTER|user_input_translator|Add1~25_sumout ,
\VGA_ADAPTER|user_input_translator|Add1~21_sumout ,\VGA_ADAPTER|user_input_translator|Add1~17_sumout ,\MB|REG_I|q [5],\MB|REG_I|q [4],\MB|REG_I|q [3],\MB|REG_I|q [2],\MB|REG_I|q [1],\MB|REG_I|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA_ADAPTER|controller|controller_translator|Add1~41_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~37_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~33_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~29_sumout ,
\VGA_ADAPTER|controller|controller_translator|Add1~25_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~21_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~17_sumout ,\VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q ,
\VGA_ADAPTER|controller|xCounter [5],\VGA_ADAPTER|controller|xCounter [4],\VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q ,\VGA_ADAPTER|controller|xCounter [2],\VGA_ADAPTER|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N48
cyclonev_lcell_comb \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode363w[3] (
// Equation(s):
// \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode363w [3] = ( \VGA_ADAPTER|user_input_translator|Add1~9_sumout  & ( (!\VGA_ADAPTER|user_input_translator|Add1~13_sumout  & (\VGA_ADAPTER|user_input_translator|Add1~1_sumout  & 
// (\VGA_ADAPTER|writeEn~0_combout  & !\VGA_ADAPTER|user_input_translator|Add1~5_sumout ))) ) )

	.dataa(!\VGA_ADAPTER|user_input_translator|Add1~13_sumout ),
	.datab(!\VGA_ADAPTER|user_input_translator|Add1~1_sumout ),
	.datac(!\VGA_ADAPTER|writeEn~0_combout ),
	.datad(!\VGA_ADAPTER|user_input_translator|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\VGA_ADAPTER|user_input_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode363w[3] .extended_lut = "off";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode363w[3] .lut_mask = 64'h0000000002000200;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode363w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N45
cyclonev_lcell_comb \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 (
// Equation(s):
// \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout  = ( \VGA_ADAPTER|controller|controller_translator|Add1~1_sumout  & ( (\VGA_ADAPTER|controller|controller_translator|Add1~5_sumout  & 
// (!\VGA_ADAPTER|controller|controller_translator|Add1~9_sumout  & !\VGA_ADAPTER|controller|controller_translator|Add1~13_sumout )) ) )

	.dataa(!\VGA_ADAPTER|controller|controller_translator|Add1~5_sumout ),
	.datab(!\VGA_ADAPTER|controller|controller_translator|Add1~9_sumout ),
	.datac(gnd),
	.datad(!\VGA_ADAPTER|controller|controller_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\VGA_ADAPTER|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .extended_lut = "off";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .lut_mask = 64'h0000000044004400;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11 (
	.portawe(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\MB|vga_colour[2]~0_combout }),
	.portaaddr({\VGA_ADAPTER|user_input_translator|Add1~41_sumout ,\VGA_ADAPTER|user_input_translator|Add1~37_sumout ,\VGA_ADAPTER|user_input_translator|Add1~33_sumout ,\VGA_ADAPTER|user_input_translator|Add1~29_sumout ,\VGA_ADAPTER|user_input_translator|Add1~25_sumout ,
\VGA_ADAPTER|user_input_translator|Add1~21_sumout ,\VGA_ADAPTER|user_input_translator|Add1~17_sumout ,\MB|REG_I|q [5],\MB|REG_I|q [4],\MB|REG_I|q [3],\MB|REG_I|q [2],\MB|REG_I|q [1],\MB|REG_I|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA_ADAPTER|controller|controller_translator|Add1~41_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~37_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~33_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~29_sumout ,
\VGA_ADAPTER|controller|controller_translator|Add1~25_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~21_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~17_sumout ,\VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q ,
\VGA_ADAPTER|controller|xCounter [5],\VGA_ADAPTER|controller|xCounter [4],\VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q ,\VGA_ADAPTER|controller|xCounter [2],\VGA_ADAPTER|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11 .logical_ram_name = "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11 .port_b_first_bit_number = 2;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N51
cyclonev_lcell_comb \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode326w[3] (
// Equation(s):
// \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode326w [3] = ( !\VGA_ADAPTER|user_input_translator|Add1~9_sumout  & ( (!\VGA_ADAPTER|user_input_translator|Add1~13_sumout  & (!\VGA_ADAPTER|user_input_translator|Add1~1_sumout  & 
// (!\VGA_ADAPTER|user_input_translator|Add1~5_sumout  & \VGA_ADAPTER|writeEn~0_combout ))) ) )

	.dataa(!\VGA_ADAPTER|user_input_translator|Add1~13_sumout ),
	.datab(!\VGA_ADAPTER|user_input_translator|Add1~1_sumout ),
	.datac(!\VGA_ADAPTER|user_input_translator|Add1~5_sumout ),
	.datad(!\VGA_ADAPTER|writeEn~0_combout ),
	.datae(gnd),
	.dataf(!\VGA_ADAPTER|user_input_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode326w[3] .extended_lut = "off";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode326w[3] .lut_mask = 64'h0080008000000000;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode326w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N6
cyclonev_lcell_comb \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] (
// Equation(s):
// \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3] = ( !\VGA_ADAPTER|controller|controller_translator|Add1~1_sumout  & ( (!\VGA_ADAPTER|controller|controller_translator|Add1~9_sumout  & 
// (!\VGA_ADAPTER|controller|controller_translator|Add1~5_sumout  & !\VGA_ADAPTER|controller|controller_translator|Add1~13_sumout )) ) )

	.dataa(gnd),
	.datab(!\VGA_ADAPTER|controller|controller_translator|Add1~9_sumout ),
	.datac(!\VGA_ADAPTER|controller|controller_translator|Add1~5_sumout ),
	.datad(!\VGA_ADAPTER|controller|controller_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\VGA_ADAPTER|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .extended_lut = "off";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .lut_mask = 64'hC000C00000000000;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\MB|vga_colour[2]~0_combout }),
	.portaaddr({\VGA_ADAPTER|user_input_translator|Add1~41_sumout ,\VGA_ADAPTER|user_input_translator|Add1~37_sumout ,\VGA_ADAPTER|user_input_translator|Add1~33_sumout ,\VGA_ADAPTER|user_input_translator|Add1~29_sumout ,\VGA_ADAPTER|user_input_translator|Add1~25_sumout ,
\VGA_ADAPTER|user_input_translator|Add1~21_sumout ,\VGA_ADAPTER|user_input_translator|Add1~17_sumout ,\MB|REG_I|q [5],\MB|REG_I|q [4],\MB|REG_I|q [3],\MB|REG_I|q [2],\MB|REG_I|q [1],\MB|REG_I|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA_ADAPTER|controller|controller_translator|Add1~41_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~37_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~33_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~29_sumout ,
\VGA_ADAPTER|controller|controller_translator|Add1~25_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~21_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~17_sumout ,\VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q ,
\VGA_ADAPTER|controller|xCounter [5],\VGA_ADAPTER|controller|xCounter [4],\VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q ,\VGA_ADAPTER|controller|xCounter [2],\VGA_ADAPTER|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N30
cyclonev_lcell_comb \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode353w[3] (
// Equation(s):
// \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode353w [3] = ( \VGA_ADAPTER|writeEn~0_combout  & ( (!\VGA_ADAPTER|user_input_translator|Add1~1_sumout  & (!\VGA_ADAPTER|user_input_translator|Add1~13_sumout  & 
// (!\VGA_ADAPTER|user_input_translator|Add1~5_sumout  & \VGA_ADAPTER|user_input_translator|Add1~9_sumout ))) ) )

	.dataa(!\VGA_ADAPTER|user_input_translator|Add1~1_sumout ),
	.datab(!\VGA_ADAPTER|user_input_translator|Add1~13_sumout ),
	.datac(!\VGA_ADAPTER|user_input_translator|Add1~5_sumout ),
	.datad(!\VGA_ADAPTER|user_input_translator|Add1~9_sumout ),
	.datae(!\VGA_ADAPTER|writeEn~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode353w[3] .extended_lut = "off";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode353w[3] .lut_mask = 64'h0000008000000080;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode353w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N39
cyclonev_lcell_comb \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 (
// Equation(s):
// \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout  = ( !\VGA_ADAPTER|controller|controller_translator|Add1~9_sumout  & ( !\VGA_ADAPTER|controller|controller_translator|Add1~1_sumout  & ( 
// (\VGA_ADAPTER|controller|controller_translator|Add1~5_sumout  & !\VGA_ADAPTER|controller|controller_translator|Add1~13_sumout ) ) ) )

	.dataa(!\VGA_ADAPTER|controller|controller_translator|Add1~5_sumout ),
	.datab(gnd),
	.datac(!\VGA_ADAPTER|controller|controller_translator|Add1~13_sumout ),
	.datad(gnd),
	.datae(!\VGA_ADAPTER|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\VGA_ADAPTER|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .extended_lut = "off";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .lut_mask = 64'h5050000000000000;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8 (
	.portawe(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\MB|vga_colour[2]~0_combout }),
	.portaaddr({\VGA_ADAPTER|user_input_translator|Add1~41_sumout ,\VGA_ADAPTER|user_input_translator|Add1~37_sumout ,\VGA_ADAPTER|user_input_translator|Add1~33_sumout ,\VGA_ADAPTER|user_input_translator|Add1~29_sumout ,\VGA_ADAPTER|user_input_translator|Add1~25_sumout ,
\VGA_ADAPTER|user_input_translator|Add1~21_sumout ,\VGA_ADAPTER|user_input_translator|Add1~17_sumout ,\MB|REG_I|q [5],\MB|REG_I|q [4],\MB|REG_I|q [3],\MB|REG_I|q [2],\MB|REG_I|q [1],\MB|REG_I|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA_ADAPTER|controller|controller_translator|Add1~41_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~37_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~33_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~29_sumout ,
\VGA_ADAPTER|controller|controller_translator|Add1~25_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~21_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~17_sumout ,\VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q ,
\VGA_ADAPTER|controller|xCounter [5],\VGA_ADAPTER|controller|xCounter [4],\VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q ,\VGA_ADAPTER|controller|xCounter [2],\VGA_ADAPTER|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8 .logical_ram_name = "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8 .port_b_first_bit_number = 2;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N24
cyclonev_lcell_comb \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 (
// Equation(s):
// \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  = ( \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8~portbdataout  & ( 
// (!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0]) # ((!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5~portbdataout )) # 
// (\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11~portbdataout )))) ) ) ) # ( !\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( 
// \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8~portbdataout  & ( (!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5~portbdataout  & 
// ((\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0])))) # (\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & (((!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0]) # 
// (\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11~portbdataout )))) ) ) ) # ( \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( !\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8~portbdataout  & ( 
// (!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & (((!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0])) # (\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5~portbdataout ))) # 
// (\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11~portbdataout  & \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0])))) ) ) ) # ( 
// !\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( !\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8~portbdataout  & ( (\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5~portbdataout )) # (\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11~portbdataout ))))) ) ) )

	.dataa(!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datac(!\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a11~portbdataout ),
	.datad(!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datae(!\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.dataf(!\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a8~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .lut_mask = 64'h0027AA275527FF27;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N43
dffeas \VGA_ADAPTER|VideoMemory|auto_generated|address_reg_b[3] (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA_ADAPTER|controller|controller_translator|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|VideoMemory|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N14
dffeas \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b[3] (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA_ADAPTER|VideoMemory|auto_generated|address_reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b[3] .is_wysiwyg = "true";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N0
cyclonev_lcell_comb \VGA_ADAPTER|controller|on_screen~0 (
// Equation(s):
// \VGA_ADAPTER|controller|on_screen~0_combout  = ( \VGA_ADAPTER|controller|xCounter [7] & ( \VGA_ADAPTER|controller|xCounter [9] ) ) # ( !\VGA_ADAPTER|controller|xCounter [7] & ( (\VGA_ADAPTER|controller|xCounter [8] & \VGA_ADAPTER|controller|xCounter [9]) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_ADAPTER|controller|xCounter [8]),
	.datad(!\VGA_ADAPTER|controller|xCounter [9]),
	.datae(gnd),
	.dataf(!\VGA_ADAPTER|controller|xCounter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|controller|on_screen~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|on_screen~0 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|on_screen~0 .lut_mask = 64'h000F000F00FF00FF;
defparam \VGA_ADAPTER|controller|on_screen~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N9
cyclonev_lcell_comb \VGA_ADAPTER|controller|on_screen~1 (
// Equation(s):
// \VGA_ADAPTER|controller|on_screen~1_combout  = ( !\VGA_ADAPTER|controller|xCounter [5] & ( !\VGA_ADAPTER|controller|xCounter [6] & ( (!\VGA_ADAPTER|controller|xCounter [8] & (!\VGA_ADAPTER|controller|xCounter [1] & !\VGA_ADAPTER|controller|xCounter [4])) 
// ) ) )

	.dataa(!\VGA_ADAPTER|controller|xCounter [8]),
	.datab(!\VGA_ADAPTER|controller|xCounter [1]),
	.datac(gnd),
	.datad(!\VGA_ADAPTER|controller|xCounter [4]),
	.datae(!\VGA_ADAPTER|controller|xCounter [5]),
	.dataf(!\VGA_ADAPTER|controller|xCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|controller|on_screen~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|on_screen~1 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|on_screen~1 .lut_mask = 64'h8800000000000000;
defparam \VGA_ADAPTER|controller|on_screen~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N3
cyclonev_lcell_comb \VGA_ADAPTER|controller|LessThan7~0 (
// Equation(s):
// \VGA_ADAPTER|controller|LessThan7~0_combout  = ( \VGA_ADAPTER|controller|yCounter [7] & ( (!\VGA_ADAPTER|controller|yCounter [9] & ((!\VGA_ADAPTER|controller|yCounter [6]) # ((!\VGA_ADAPTER|controller|yCounter [8]) # (!\VGA_ADAPTER|controller|yCounter 
// [5])))) ) ) # ( !\VGA_ADAPTER|controller|yCounter [7] & ( !\VGA_ADAPTER|controller|yCounter [9] ) )

	.dataa(!\VGA_ADAPTER|controller|yCounter [6]),
	.datab(!\VGA_ADAPTER|controller|yCounter [8]),
	.datac(!\VGA_ADAPTER|controller|yCounter [5]),
	.datad(!\VGA_ADAPTER|controller|yCounter [9]),
	.datae(gnd),
	.dataf(!\VGA_ADAPTER|controller|yCounter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|controller|LessThan7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|LessThan7~0 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|LessThan7~0 .lut_mask = 64'hFF00FF00FE00FE00;
defparam \VGA_ADAPTER|controller|LessThan7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N3
cyclonev_lcell_comb \VGA_ADAPTER|controller|on_screen~2 (
// Equation(s):
// \VGA_ADAPTER|controller|on_screen~2_combout  = ( \VGA_ADAPTER|controller|LessThan7~0_combout  & ( (!\VGA_ADAPTER|controller|on_screen~0_combout ) # ((\VGA_ADAPTER|controller|on_screen~1_combout  & (!\VGA_ADAPTER|controller|xCounter [3] & 
// !\VGA_ADAPTER|controller|xCounter [2]))) ) )

	.dataa(!\VGA_ADAPTER|controller|on_screen~0_combout ),
	.datab(!\VGA_ADAPTER|controller|on_screen~1_combout ),
	.datac(!\VGA_ADAPTER|controller|xCounter [3]),
	.datad(!\VGA_ADAPTER|controller|xCounter [2]),
	.datae(gnd),
	.dataf(!\VGA_ADAPTER|controller|LessThan7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|controller|on_screen~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|on_screen~2 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|on_screen~2 .lut_mask = 64'h00000000BAAABAAA;
defparam \VGA_ADAPTER|controller|on_screen~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N31
dffeas \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA_ADAPTER|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N57
cyclonev_lcell_comb \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode433w[3]~0 (
// Equation(s):
// \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout  = ( !\VGA_ADAPTER|user_input_translator|Add1~9_sumout  & ( (!\VGA_ADAPTER|user_input_translator|Add1~13_sumout  & (\VGA_ADAPTER|user_input_translator|Add1~1_sumout  & 
// (\VGA_ADAPTER|user_input_translator|Add1~5_sumout  & \VGA_ADAPTER|writeEn~0_combout ))) ) )

	.dataa(!\VGA_ADAPTER|user_input_translator|Add1~13_sumout ),
	.datab(!\VGA_ADAPTER|user_input_translator|Add1~1_sumout ),
	.datac(!\VGA_ADAPTER|user_input_translator|Add1~5_sumout ),
	.datad(!\VGA_ADAPTER|writeEn~0_combout ),
	.datae(gnd),
	.dataf(!\VGA_ADAPTER|user_input_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode433w[3]~0 .extended_lut = "off";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode433w[3]~0 .lut_mask = 64'h0002000200000000;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode433w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N9
cyclonev_lcell_comb \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] (
// Equation(s):
// \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3] = ( \VGA_ADAPTER|controller|controller_translator|Add1~1_sumout  & ( (!\VGA_ADAPTER|controller|controller_translator|Add1~5_sumout  & 
// (!\VGA_ADAPTER|controller|controller_translator|Add1~9_sumout  & \VGA_ADAPTER|controller|controller_translator|Add1~13_sumout )) ) )

	.dataa(!\VGA_ADAPTER|controller|controller_translator|Add1~5_sumout ),
	.datab(!\VGA_ADAPTER|controller|controller_translator|Add1~9_sumout ),
	.datac(gnd),
	.datad(!\VGA_ADAPTER|controller|controller_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\VGA_ADAPTER|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .extended_lut = "off";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .lut_mask = 64'h0000000000880088;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N21
cyclonev_lcell_comb \MB|vga_colour[1]~1 (
// Equation(s):
// \MB|vga_colour[1]~1_combout  = ( \MB|REG_N|q [7] & ( \MB|REG_N|q [5] & ( (!\MB|REG_N|q [6] & (\MB|REG_N|q [4])) # (\MB|REG_N|q [6] & ((\MB|REG_N|q [3]))) ) ) ) # ( !\MB|REG_N|q [7] & ( \MB|REG_N|q [5] & ( (!\MB|REG_N|q [6]) # (\MB|REG_N|q [4]) ) ) ) # ( 
// \MB|REG_N|q [7] & ( !\MB|REG_N|q [5] & ( (\MB|REG_N|q [3]) # (\MB|REG_N|q [6]) ) ) ) # ( !\MB|REG_N|q [7] & ( !\MB|REG_N|q [5] & ( (\MB|REG_N|q [6]) # (\MB|REG_N|q [4]) ) ) )

	.dataa(!\MB|REG_N|q [4]),
	.datab(!\MB|REG_N|q [6]),
	.datac(!\MB|REG_N|q [3]),
	.datad(gnd),
	.datae(!\MB|REG_N|q [7]),
	.dataf(!\MB|REG_N|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|vga_colour[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|vga_colour[1]~1 .extended_lut = "off";
defparam \MB|vga_colour[1]~1 .lut_mask = 64'h77773F3FDDDD4747;
defparam \MB|vga_colour[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28 (
	.portawe(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout ),
	.ena1(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\MB|vga_colour[2]~0_combout ,\MB|vga_colour[1]~1_combout }),
	.portaaddr({\VGA_ADAPTER|user_input_translator|Add1~37_sumout ,\VGA_ADAPTER|user_input_translator|Add1~33_sumout ,\VGA_ADAPTER|user_input_translator|Add1~29_sumout ,\VGA_ADAPTER|user_input_translator|Add1~25_sumout ,\VGA_ADAPTER|user_input_translator|Add1~21_sumout ,
\VGA_ADAPTER|user_input_translator|Add1~17_sumout ,\MB|REG_I|q [5],\MB|REG_I|q [4],\MB|REG_I|q [3],\MB|REG_I|q [2],\MB|REG_I|q [1],\MB|REG_I|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA_ADAPTER|controller|controller_translator|Add1~37_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~33_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~29_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~25_sumout ,
\VGA_ADAPTER|controller|controller_translator|Add1~21_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~17_sumout ,\VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q ,\VGA_ADAPTER|controller|xCounter [5],\VGA_ADAPTER|controller|xCounter [4],
\VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q ,\VGA_ADAPTER|controller|xCounter [2],\VGA_ADAPTER|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28 .logical_ram_name = "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28 .port_a_first_bit_number = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28 .port_b_first_bit_number = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28 .port_b_last_address = 4095;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X42_Y11_N13
dffeas \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA_ADAPTER|VideoMemory|auto_generated|address_reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N39
cyclonev_lcell_comb \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode422w[3]~0 (
// Equation(s):
// \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout  = ( \VGA_ADAPTER|writeEn~0_combout  & ( \VGA_ADAPTER|user_input_translator|Add1~5_sumout  & ( (!\VGA_ADAPTER|user_input_translator|Add1~1_sumout  & 
// (!\VGA_ADAPTER|user_input_translator|Add1~9_sumout  & !\VGA_ADAPTER|user_input_translator|Add1~13_sumout )) ) ) )

	.dataa(!\VGA_ADAPTER|user_input_translator|Add1~1_sumout ),
	.datab(!\VGA_ADAPTER|user_input_translator|Add1~9_sumout ),
	.datac(!\VGA_ADAPTER|user_input_translator|Add1~13_sumout ),
	.datad(gnd),
	.datae(!\VGA_ADAPTER|writeEn~0_combout ),
	.dataf(!\VGA_ADAPTER|user_input_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode422w[3]~0 .extended_lut = "off";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode422w[3]~0 .lut_mask = 64'h0000000000008080;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode422w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N42
cyclonev_lcell_comb \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] (
// Equation(s):
// \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3] = ( !\VGA_ADAPTER|controller|controller_translator|Add1~1_sumout  & ( (!\VGA_ADAPTER|controller|controller_translator|Add1~9_sumout  & 
// (!\VGA_ADAPTER|controller|controller_translator|Add1~5_sumout  & \VGA_ADAPTER|controller|controller_translator|Add1~13_sumout )) ) )

	.dataa(gnd),
	.datab(!\VGA_ADAPTER|controller|controller_translator|Add1~9_sumout ),
	.datac(!\VGA_ADAPTER|controller|controller_translator|Add1~5_sumout ),
	.datad(!\VGA_ADAPTER|controller|controller_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\VGA_ADAPTER|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .extended_lut = "off";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .lut_mask = 64'h00C000C000000000;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26 (
	.portawe(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.ena1(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\MB|vga_colour[2]~0_combout }),
	.portaaddr({\VGA_ADAPTER|user_input_translator|Add1~41_sumout ,\VGA_ADAPTER|user_input_translator|Add1~37_sumout ,\VGA_ADAPTER|user_input_translator|Add1~33_sumout ,\VGA_ADAPTER|user_input_translator|Add1~29_sumout ,\VGA_ADAPTER|user_input_translator|Add1~25_sumout ,
\VGA_ADAPTER|user_input_translator|Add1~21_sumout ,\VGA_ADAPTER|user_input_translator|Add1~17_sumout ,\MB|REG_I|q [5],\MB|REG_I|q [4],\MB|REG_I|q [3],\MB|REG_I|q [2],\MB|REG_I|q [1],\MB|REG_I|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA_ADAPTER|controller|controller_translator|Add1~41_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~37_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~33_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~29_sumout ,
\VGA_ADAPTER|controller|controller_translator|Add1~25_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~21_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~17_sumout ,\VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q ,
\VGA_ADAPTER|controller|xCounter [5],\VGA_ADAPTER|controller|xCounter [4],\VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q ,\VGA_ADAPTER|controller|xCounter [2],\VGA_ADAPTER|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26 .logical_ram_name = "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N30
cyclonev_lcell_comb \VGA_ADAPTER|controller|VGA_R[0]~0 (
// Equation(s):
// \VGA_ADAPTER|controller|VGA_R[0]~0_combout  = ( \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ( \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26~portbdataout  & ( 
// (!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # (\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a29 ))) ) ) ) # ( 
// \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ( !\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26~portbdataout  & ( (\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a29 )) ) ) )

	.dataa(!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datab(!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a29 ),
	.datad(gnd),
	.datae(!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.dataf(!\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a26~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|controller|VGA_R[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|VGA_R[0]~0 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|VGA_R[0]~0 .lut_mask = 64'h0000040400008C8C;
defparam \VGA_ADAPTER|controller|VGA_R[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N0
cyclonev_lcell_comb \VGA_ADAPTER|controller|VGA_R[0]~1 (
// Equation(s):
// \VGA_ADAPTER|controller|VGA_R[0]~1_combout  = ( \VGA_ADAPTER|controller|on_screen~2_combout  & ( \VGA_ADAPTER|controller|VGA_R[0]~0_combout  & ( (!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [2]) # 
// ((\VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  & !\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [3])) ) ) ) # ( \VGA_ADAPTER|controller|on_screen~2_combout  & ( !\VGA_ADAPTER|controller|VGA_R[0]~0_combout  & ( 
// (!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [3] & ((!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [2] & ((\VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ))) # 
// (\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [2] & (\VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datab(!\VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.datac(!\VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.datad(!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datae(!\VGA_ADAPTER|controller|on_screen~2_combout ),
	.dataf(!\VGA_ADAPTER|controller|VGA_R[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|controller|VGA_R[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|VGA_R[0]~1 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|VGA_R[0]~1 .lut_mask = 64'h00001B000000BBAA;
defparam \VGA_ADAPTER|controller|VGA_R[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25 (
	.portawe(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.ena1(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\MB|vga_colour[1]~1_combout }),
	.portaaddr({\VGA_ADAPTER|user_input_translator|Add1~41_sumout ,\VGA_ADAPTER|user_input_translator|Add1~37_sumout ,\VGA_ADAPTER|user_input_translator|Add1~33_sumout ,\VGA_ADAPTER|user_input_translator|Add1~29_sumout ,\VGA_ADAPTER|user_input_translator|Add1~25_sumout ,
\VGA_ADAPTER|user_input_translator|Add1~21_sumout ,\VGA_ADAPTER|user_input_translator|Add1~17_sumout ,\MB|REG_I|q [5],\MB|REG_I|q [4],\MB|REG_I|q [3],\MB|REG_I|q [2],\MB|REG_I|q [1],\MB|REG_I|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA_ADAPTER|controller|controller_translator|Add1~41_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~37_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~33_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~29_sumout ,
\VGA_ADAPTER|controller|controller_translator|Add1~25_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~21_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~17_sumout ,\VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q ,
\VGA_ADAPTER|controller|xCounter [5],\VGA_ADAPTER|controller|xCounter [4],\VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q ,\VGA_ADAPTER|controller|xCounter [2],\VGA_ADAPTER|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25 .logical_ram_name = "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N48
cyclonev_lcell_comb \VGA_ADAPTER|controller|VGA_G[0]~0 (
// Equation(s):
// \VGA_ADAPTER|controller|VGA_G[0]~0_combout  = ( !\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [3] & ( (!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25~portbdataout )) # (\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28~portbdataout ))) ) ) )

	.dataa(gnd),
	.datab(!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a25~portbdataout ),
	.datad(!\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a28~portbdataout ),
	.datae(!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1]),
	.dataf(!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|controller|VGA_G[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|VGA_G[0]~0 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|VGA_G[0]~0 .lut_mask = 64'h000000000C3F0000;
defparam \VGA_ADAPTER|controller|VGA_G[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13 (
	.portawe(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\MB|vga_colour[1]~1_combout }),
	.portaaddr({\VGA_ADAPTER|user_input_translator|Add1~41_sumout ,\VGA_ADAPTER|user_input_translator|Add1~37_sumout ,\VGA_ADAPTER|user_input_translator|Add1~33_sumout ,\VGA_ADAPTER|user_input_translator|Add1~29_sumout ,\VGA_ADAPTER|user_input_translator|Add1~25_sumout ,
\VGA_ADAPTER|user_input_translator|Add1~21_sumout ,\VGA_ADAPTER|user_input_translator|Add1~17_sumout ,\MB|REG_I|q [5],\MB|REG_I|q [4],\MB|REG_I|q [3],\MB|REG_I|q [2],\MB|REG_I|q [1],\MB|REG_I|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA_ADAPTER|controller|controller_translator|Add1~41_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~37_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~33_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~29_sumout ,
\VGA_ADAPTER|controller|controller_translator|Add1~25_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~21_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~17_sumout ,\VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q ,
\VGA_ADAPTER|controller|xCounter [5],\VGA_ADAPTER|controller|xCounter [4],\VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q ,\VGA_ADAPTER|controller|xCounter [2],\VGA_ADAPTER|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13 .logical_ram_name = "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13 .port_b_first_bit_number = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22 (
	.portawe(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\MB|vga_colour[1]~1_combout }),
	.portaaddr({\VGA_ADAPTER|user_input_translator|Add1~41_sumout ,\VGA_ADAPTER|user_input_translator|Add1~37_sumout ,\VGA_ADAPTER|user_input_translator|Add1~33_sumout ,\VGA_ADAPTER|user_input_translator|Add1~29_sumout ,\VGA_ADAPTER|user_input_translator|Add1~25_sumout ,
\VGA_ADAPTER|user_input_translator|Add1~21_sumout ,\VGA_ADAPTER|user_input_translator|Add1~17_sumout ,\MB|REG_I|q [5],\MB|REG_I|q [4],\MB|REG_I|q [3],\MB|REG_I|q [2],\MB|REG_I|q [1],\MB|REG_I|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA_ADAPTER|controller|controller_translator|Add1~41_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~37_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~33_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~29_sumout ,
\VGA_ADAPTER|controller|controller_translator|Add1~25_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~21_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~17_sumout ,\VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q ,
\VGA_ADAPTER|controller|xCounter [5],\VGA_ADAPTER|controller|xCounter [4],\VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q ,\VGA_ADAPTER|controller|xCounter [2],\VGA_ADAPTER|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22 .logical_ram_name = "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22 .port_a_first_bit_number = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22 .port_b_first_bit_number = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16 (
	.portawe(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\MB|vga_colour[1]~1_combout }),
	.portaaddr({\VGA_ADAPTER|user_input_translator|Add1~41_sumout ,\VGA_ADAPTER|user_input_translator|Add1~37_sumout ,\VGA_ADAPTER|user_input_translator|Add1~33_sumout ,\VGA_ADAPTER|user_input_translator|Add1~29_sumout ,\VGA_ADAPTER|user_input_translator|Add1~25_sumout ,
\VGA_ADAPTER|user_input_translator|Add1~21_sumout ,\VGA_ADAPTER|user_input_translator|Add1~17_sumout ,\MB|REG_I|q [5],\MB|REG_I|q [4],\MB|REG_I|q [3],\MB|REG_I|q [2],\MB|REG_I|q [1],\MB|REG_I|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA_ADAPTER|controller|controller_translator|Add1~41_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~37_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~33_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~29_sumout ,
\VGA_ADAPTER|controller|controller_translator|Add1~25_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~21_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~17_sumout ,\VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q ,
\VGA_ADAPTER|controller|xCounter [5],\VGA_ADAPTER|controller|xCounter [4],\VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q ,\VGA_ADAPTER|controller|xCounter [2],\VGA_ADAPTER|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16 .logical_ram_name = "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16 .port_a_first_bit_number = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16 .port_b_first_bit_number = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19 (
	.portawe(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\MB|vga_colour[1]~1_combout }),
	.portaaddr({\VGA_ADAPTER|user_input_translator|Add1~41_sumout ,\VGA_ADAPTER|user_input_translator|Add1~37_sumout ,\VGA_ADAPTER|user_input_translator|Add1~33_sumout ,\VGA_ADAPTER|user_input_translator|Add1~29_sumout ,\VGA_ADAPTER|user_input_translator|Add1~25_sumout ,
\VGA_ADAPTER|user_input_translator|Add1~21_sumout ,\VGA_ADAPTER|user_input_translator|Add1~17_sumout ,\MB|REG_I|q [5],\MB|REG_I|q [4],\MB|REG_I|q [3],\MB|REG_I|q [2],\MB|REG_I|q [1],\MB|REG_I|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA_ADAPTER|controller|controller_translator|Add1~41_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~37_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~33_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~29_sumout ,
\VGA_ADAPTER|controller|controller_translator|Add1~25_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~21_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~17_sumout ,\VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q ,
\VGA_ADAPTER|controller|xCounter [5],\VGA_ADAPTER|controller|xCounter [4],\VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q ,\VGA_ADAPTER|controller|xCounter [2],\VGA_ADAPTER|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19 .logical_ram_name = "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19 .port_b_first_bit_number = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N36
cyclonev_lcell_comb \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  = ( \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22~portbdataout  ) ) ) # ( !\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16~portbdataout  ) ) ) # ( \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & ( !\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19~portbdataout  ) ) ) # ( !\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & ( !\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13~portbdataout  ) ) )

	.dataa(!\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a13~portbdataout ),
	.datab(!\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a22~portbdataout ),
	.datac(!\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a16~portbdataout ),
	.datad(!\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a19~portbdataout ),
	.datae(!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1]),
	.dataf(!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .lut_mask = 64'h555500FF0F0F3333;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\MB|vga_colour[1]~1_combout }),
	.portaaddr({\VGA_ADAPTER|user_input_translator|Add1~41_sumout ,\VGA_ADAPTER|user_input_translator|Add1~37_sumout ,\VGA_ADAPTER|user_input_translator|Add1~33_sumout ,\VGA_ADAPTER|user_input_translator|Add1~29_sumout ,\VGA_ADAPTER|user_input_translator|Add1~25_sumout ,
\VGA_ADAPTER|user_input_translator|Add1~21_sumout ,\VGA_ADAPTER|user_input_translator|Add1~17_sumout ,\MB|REG_I|q [5],\MB|REG_I|q [4],\MB|REG_I|q [3],\MB|REG_I|q [2],\MB|REG_I|q [1],\MB|REG_I|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA_ADAPTER|controller|controller_translator|Add1~41_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~37_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~33_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~29_sumout ,
\VGA_ADAPTER|controller|controller_translator|Add1~25_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~21_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~17_sumout ,\VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q ,
\VGA_ADAPTER|controller|xCounter [5],\VGA_ADAPTER|controller|xCounter [4],\VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q ,\VGA_ADAPTER|controller|xCounter [2],\VGA_ADAPTER|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\MB|vga_colour[1]~1_combout }),
	.portaaddr({\VGA_ADAPTER|user_input_translator|Add1~41_sumout ,\VGA_ADAPTER|user_input_translator|Add1~37_sumout ,\VGA_ADAPTER|user_input_translator|Add1~33_sumout ,\VGA_ADAPTER|user_input_translator|Add1~29_sumout ,\VGA_ADAPTER|user_input_translator|Add1~25_sumout ,
\VGA_ADAPTER|user_input_translator|Add1~21_sumout ,\VGA_ADAPTER|user_input_translator|Add1~17_sumout ,\MB|REG_I|q [5],\MB|REG_I|q [4],\MB|REG_I|q [3],\MB|REG_I|q [2],\MB|REG_I|q [1],\MB|REG_I|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA_ADAPTER|controller|controller_translator|Add1~41_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~37_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~33_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~29_sumout ,
\VGA_ADAPTER|controller|controller_translator|Add1~25_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~21_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~17_sumout ,\VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q ,
\VGA_ADAPTER|controller|xCounter [5],\VGA_ADAPTER|controller|xCounter [4],\VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q ,\VGA_ADAPTER|controller|xCounter [2],\VGA_ADAPTER|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\MB|vga_colour[1]~1_combout }),
	.portaaddr({\VGA_ADAPTER|user_input_translator|Add1~41_sumout ,\VGA_ADAPTER|user_input_translator|Add1~37_sumout ,\VGA_ADAPTER|user_input_translator|Add1~33_sumout ,\VGA_ADAPTER|user_input_translator|Add1~29_sumout ,\VGA_ADAPTER|user_input_translator|Add1~25_sumout ,
\VGA_ADAPTER|user_input_translator|Add1~21_sumout ,\VGA_ADAPTER|user_input_translator|Add1~17_sumout ,\MB|REG_I|q [5],\MB|REG_I|q [4],\MB|REG_I|q [3],\MB|REG_I|q [2],\MB|REG_I|q [1],\MB|REG_I|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA_ADAPTER|controller|controller_translator|Add1~41_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~37_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~33_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~29_sumout ,
\VGA_ADAPTER|controller|controller_translator|Add1~25_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~21_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~17_sumout ,\VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q ,
\VGA_ADAPTER|controller|xCounter [5],\VGA_ADAPTER|controller|xCounter [4],\VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q ,\VGA_ADAPTER|controller|xCounter [2],\VGA_ADAPTER|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10 (
	.portawe(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\MB|vga_colour[1]~1_combout }),
	.portaaddr({\VGA_ADAPTER|user_input_translator|Add1~41_sumout ,\VGA_ADAPTER|user_input_translator|Add1~37_sumout ,\VGA_ADAPTER|user_input_translator|Add1~33_sumout ,\VGA_ADAPTER|user_input_translator|Add1~29_sumout ,\VGA_ADAPTER|user_input_translator|Add1~25_sumout ,
\VGA_ADAPTER|user_input_translator|Add1~21_sumout ,\VGA_ADAPTER|user_input_translator|Add1~17_sumout ,\MB|REG_I|q [5],\MB|REG_I|q [4],\MB|REG_I|q [3],\MB|REG_I|q [2],\MB|REG_I|q [1],\MB|REG_I|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA_ADAPTER|controller|controller_translator|Add1~41_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~37_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~33_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~29_sumout ,
\VGA_ADAPTER|controller|controller_translator|Add1~25_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~21_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~17_sumout ,\VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q ,
\VGA_ADAPTER|controller|xCounter [5],\VGA_ADAPTER|controller|xCounter [4],\VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q ,\VGA_ADAPTER|controller|xCounter [2],\VGA_ADAPTER|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10 .logical_ram_name = "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10 .port_b_first_bit_number = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N42
cyclonev_lcell_comb \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 (
// Equation(s):
// \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  = ( \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10~portbdataout  & ( \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// (\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4~portbdataout ) # (\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10~portbdataout  & ( 
// \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4~portbdataout ) ) ) ) # ( 
// \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10~portbdataout  & ( !\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1~portbdataout )) # (\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7~portbdataout ))) ) ) ) # ( 
// !\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10~portbdataout  & ( !\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1~portbdataout )) # (\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7~portbdataout ))) ) ) )

	.dataa(!\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datac(!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datae(!\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a10~portbdataout ),
	.dataf(!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .lut_mask = 64'h5353535300F00FFF;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N54
cyclonev_lcell_comb \VGA_ADAPTER|controller|VGA_G[0]~1 (
// Equation(s):
// \VGA_ADAPTER|controller|VGA_G[0]~1_combout  = ( \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  & ( (\VGA_ADAPTER|controller|on_screen~2_combout  
// & ((!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [3]) # ((\VGA_ADAPTER|controller|VGA_G[0]~0_combout  & !\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [2])))) ) ) ) # ( 
// !\VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  & ( (\VGA_ADAPTER|controller|on_screen~2_combout  & 
// (!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [2] & ((!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [3]) # (\VGA_ADAPTER|controller|VGA_G[0]~0_combout )))) ) ) ) # ( 
// \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( !\VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  & ( (\VGA_ADAPTER|controller|on_screen~2_combout  & 
// ((!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [2] & (\VGA_ADAPTER|controller|VGA_G[0]~0_combout )) # (\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [2] & ((!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [3]))))) ) ) 
// ) # ( !\VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( !\VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  & ( (\VGA_ADAPTER|controller|VGA_G[0]~0_combout  & 
// (\VGA_ADAPTER|controller|on_screen~2_combout  & !\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [2])) ) ) )

	.dataa(!\VGA_ADAPTER|controller|VGA_G[0]~0_combout ),
	.datab(!\VGA_ADAPTER|controller|on_screen~2_combout ),
	.datac(!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datad(!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datae(!\VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.dataf(!\VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|controller|VGA_G[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|VGA_G[0]~1 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|VGA_G[0]~1 .lut_mask = 64'h1010131030103310;
defparam \VGA_ADAPTER|controller|VGA_G[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N54
cyclonev_lcell_comb \MB|vga_colour[0]~2 (
// Equation(s):
// \MB|vga_colour[0]~2_combout  = ( \MB|REG_N|q [7] & ( \MB|REG_N|q [5] & ( (\MB|REG_N|q [3] & !\MB|REG_N|q [6]) ) ) ) # ( !\MB|REG_N|q [7] & ( \MB|REG_N|q [5] & ( (!\MB|REG_N|q [6]) # (\MB|REG_N|q [3]) ) ) ) # ( \MB|REG_N|q [7] & ( !\MB|REG_N|q [5] & ( 
// \MB|REG_N|q [6] ) ) ) # ( !\MB|REG_N|q [7] & ( !\MB|REG_N|q [5] & ( (\MB|REG_N|q [3] & !\MB|REG_N|q [6]) ) ) )

	.dataa(gnd),
	.datab(!\MB|REG_N|q [3]),
	.datac(gnd),
	.datad(!\MB|REG_N|q [6]),
	.datae(!\MB|REG_N|q [7]),
	.dataf(!\MB|REG_N|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MB|vga_colour[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MB|vga_colour[0]~2 .extended_lut = "off";
defparam \MB|vga_colour[0]~2 .lut_mask = 64'h330000FFFF333300;
defparam \MB|vga_colour[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15 (
	.portawe(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\MB|vga_colour[0]~2_combout }),
	.portaaddr({\VGA_ADAPTER|user_input_translator|Add1~41_sumout ,\VGA_ADAPTER|user_input_translator|Add1~37_sumout ,\VGA_ADAPTER|user_input_translator|Add1~33_sumout ,\VGA_ADAPTER|user_input_translator|Add1~29_sumout ,\VGA_ADAPTER|user_input_translator|Add1~25_sumout ,
\VGA_ADAPTER|user_input_translator|Add1~21_sumout ,\VGA_ADAPTER|user_input_translator|Add1~17_sumout ,\MB|REG_I|q [5],\MB|REG_I|q [4],\MB|REG_I|q [3],\MB|REG_I|q [2],\MB|REG_I|q [1],\MB|REG_I|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA_ADAPTER|controller|controller_translator|Add1~41_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~37_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~33_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~29_sumout ,
\VGA_ADAPTER|controller|controller_translator|Add1~25_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~21_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~17_sumout ,\VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q ,
\VGA_ADAPTER|controller|xCounter [5],\VGA_ADAPTER|controller|xCounter [4],\VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q ,\VGA_ADAPTER|controller|xCounter [2],\VGA_ADAPTER|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15 .logical_ram_name = "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15 .port_b_first_bit_number = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21 (
	.portawe(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\MB|vga_colour[0]~2_combout }),
	.portaaddr({\VGA_ADAPTER|user_input_translator|Add1~41_sumout ,\VGA_ADAPTER|user_input_translator|Add1~37_sumout ,\VGA_ADAPTER|user_input_translator|Add1~33_sumout ,\VGA_ADAPTER|user_input_translator|Add1~29_sumout ,\VGA_ADAPTER|user_input_translator|Add1~25_sumout ,
\VGA_ADAPTER|user_input_translator|Add1~21_sumout ,\VGA_ADAPTER|user_input_translator|Add1~17_sumout ,\MB|REG_I|q [5],\MB|REG_I|q [4],\MB|REG_I|q [3],\MB|REG_I|q [2],\MB|REG_I|q [1],\MB|REG_I|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA_ADAPTER|controller|controller_translator|Add1~41_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~37_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~33_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~29_sumout ,
\VGA_ADAPTER|controller|controller_translator|Add1~25_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~21_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~17_sumout ,\VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q ,
\VGA_ADAPTER|controller|xCounter [5],\VGA_ADAPTER|controller|xCounter [4],\VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q ,\VGA_ADAPTER|controller|xCounter [2],\VGA_ADAPTER|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21 .logical_ram_name = "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21 .port_b_first_bit_number = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18 (
	.portawe(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\MB|vga_colour[0]~2_combout }),
	.portaaddr({\VGA_ADAPTER|user_input_translator|Add1~41_sumout ,\VGA_ADAPTER|user_input_translator|Add1~37_sumout ,\VGA_ADAPTER|user_input_translator|Add1~33_sumout ,\VGA_ADAPTER|user_input_translator|Add1~29_sumout ,\VGA_ADAPTER|user_input_translator|Add1~25_sumout ,
\VGA_ADAPTER|user_input_translator|Add1~21_sumout ,\VGA_ADAPTER|user_input_translator|Add1~17_sumout ,\MB|REG_I|q [5],\MB|REG_I|q [4],\MB|REG_I|q [3],\MB|REG_I|q [2],\MB|REG_I|q [1],\MB|REG_I|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA_ADAPTER|controller|controller_translator|Add1~41_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~37_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~33_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~29_sumout ,
\VGA_ADAPTER|controller|controller_translator|Add1~25_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~21_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~17_sumout ,\VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q ,
\VGA_ADAPTER|controller|xCounter [5],\VGA_ADAPTER|controller|xCounter [4],\VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q ,\VGA_ADAPTER|controller|xCounter [2],\VGA_ADAPTER|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18 .logical_ram_name = "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18 .port_b_first_bit_number = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12 (
	.portawe(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\MB|vga_colour[0]~2_combout }),
	.portaaddr({\VGA_ADAPTER|user_input_translator|Add1~41_sumout ,\VGA_ADAPTER|user_input_translator|Add1~37_sumout ,\VGA_ADAPTER|user_input_translator|Add1~33_sumout ,\VGA_ADAPTER|user_input_translator|Add1~29_sumout ,\VGA_ADAPTER|user_input_translator|Add1~25_sumout ,
\VGA_ADAPTER|user_input_translator|Add1~21_sumout ,\VGA_ADAPTER|user_input_translator|Add1~17_sumout ,\MB|REG_I|q [5],\MB|REG_I|q [4],\MB|REG_I|q [3],\MB|REG_I|q [2],\MB|REG_I|q [1],\MB|REG_I|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA_ADAPTER|controller|controller_translator|Add1~41_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~37_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~33_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~29_sumout ,
\VGA_ADAPTER|controller|controller_translator|Add1~25_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~21_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~17_sumout ,\VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q ,
\VGA_ADAPTER|controller|xCounter [5],\VGA_ADAPTER|controller|xCounter [4],\VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q ,\VGA_ADAPTER|controller|xCounter [2],\VGA_ADAPTER|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12 .logical_ram_name = "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N18
cyclonev_lcell_comb \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  = ( \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18~portbdataout  & ( \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12~portbdataout  & ( 
// (!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0]) # ((!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15~portbdataout )) # 
// (\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21~portbdataout )))) ) ) ) # ( !\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18~portbdataout  & ( 
// \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12~portbdataout  & ( (!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & (((!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0])) # 
// (\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15~portbdataout ))) # (\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21~portbdataout  & 
// \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0])))) ) ) ) # ( \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18~portbdataout  & ( !\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12~portbdataout  & ( 
// (!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15~portbdataout  & ((\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0])))) # 
// (\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & (((!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21~portbdataout )))) ) ) ) # ( 
// !\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18~portbdataout  & ( !\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12~portbdataout  & ( (\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15~portbdataout )) # (\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21~portbdataout ))))) ) ) )

	.dataa(!\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a15~portbdataout ),
	.datab(!\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a21~portbdataout ),
	.datac(!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datae(!\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a18~portbdataout ),
	.dataf(!\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a12~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .lut_mask = 64'h00530F53F053FF53;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27 (
	.portawe(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout ),
	.ena1(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\MB|vga_colour[0]~2_combout }),
	.portaaddr({\VGA_ADAPTER|user_input_translator|Add1~37_sumout ,\VGA_ADAPTER|user_input_translator|Add1~33_sumout ,\VGA_ADAPTER|user_input_translator|Add1~29_sumout ,\VGA_ADAPTER|user_input_translator|Add1~25_sumout ,\VGA_ADAPTER|user_input_translator|Add1~21_sumout ,
\VGA_ADAPTER|user_input_translator|Add1~17_sumout ,\MB|REG_I|q [5],\MB|REG_I|q [4],\MB|REG_I|q [3],\MB|REG_I|q [2],\MB|REG_I|q [1],\MB|REG_I|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA_ADAPTER|controller|controller_translator|Add1~37_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~33_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~29_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~25_sumout ,
\VGA_ADAPTER|controller|controller_translator|Add1~21_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~17_sumout ,\VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q ,\VGA_ADAPTER|controller|xCounter [5],\VGA_ADAPTER|controller|xCounter [4],
\VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q ,\VGA_ADAPTER|controller|xCounter [2],\VGA_ADAPTER|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27 .logical_ram_name = "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27 .port_b_first_bit_number = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27 .port_b_last_address = 4095;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24 (
	.portawe(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.ena1(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\MB|vga_colour[0]~2_combout }),
	.portaaddr({\VGA_ADAPTER|user_input_translator|Add1~41_sumout ,\VGA_ADAPTER|user_input_translator|Add1~37_sumout ,\VGA_ADAPTER|user_input_translator|Add1~33_sumout ,\VGA_ADAPTER|user_input_translator|Add1~29_sumout ,\VGA_ADAPTER|user_input_translator|Add1~25_sumout ,
\VGA_ADAPTER|user_input_translator|Add1~21_sumout ,\VGA_ADAPTER|user_input_translator|Add1~17_sumout ,\MB|REG_I|q [5],\MB|REG_I|q [4],\MB|REG_I|q [3],\MB|REG_I|q [2],\MB|REG_I|q [1],\MB|REG_I|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA_ADAPTER|controller|controller_translator|Add1~41_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~37_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~33_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~29_sumout ,
\VGA_ADAPTER|controller|controller_translator|Add1~25_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~21_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~17_sumout ,\VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q ,
\VGA_ADAPTER|controller|xCounter [5],\VGA_ADAPTER|controller|xCounter [4],\VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q ,\VGA_ADAPTER|controller|xCounter [2],\VGA_ADAPTER|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24 .logical_ram_name = "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N39
cyclonev_lcell_comb \VGA_ADAPTER|controller|VGA_B[0]~0 (
// Equation(s):
// \VGA_ADAPTER|controller|VGA_B[0]~0_combout  = ( \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ( \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24~portbdataout  & ( 
// (!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # (\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27~portbdataout ))) ) ) ) # ( 
// \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ( !\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24~portbdataout  & ( (\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27~portbdataout )) ) ) )

	.dataa(!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a27~portbdataout ),
	.datae(!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.dataf(!\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a24~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|controller|VGA_B[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|VGA_B[0]~0 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|VGA_B[0]~0 .lut_mask = 64'h000000500000A0F0;
defparam \VGA_ADAPTER|controller|VGA_B[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\MB|vga_colour[0]~2_combout }),
	.portaaddr({\VGA_ADAPTER|user_input_translator|Add1~41_sumout ,\VGA_ADAPTER|user_input_translator|Add1~37_sumout ,\VGA_ADAPTER|user_input_translator|Add1~33_sumout ,\VGA_ADAPTER|user_input_translator|Add1~29_sumout ,\VGA_ADAPTER|user_input_translator|Add1~25_sumout ,
\VGA_ADAPTER|user_input_translator|Add1~21_sumout ,\VGA_ADAPTER|user_input_translator|Add1~17_sumout ,\MB|REG_I|q [5],\MB|REG_I|q [4],\MB|REG_I|q [3],\MB|REG_I|q [2],\MB|REG_I|q [1],\MB|REG_I|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA_ADAPTER|controller|controller_translator|Add1~41_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~37_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~33_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~29_sumout ,
\VGA_ADAPTER|controller|controller_translator|Add1~25_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~21_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~17_sumout ,\VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q ,
\VGA_ADAPTER|controller|xCounter [5],\VGA_ADAPTER|controller|xCounter [4],\VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q ,\VGA_ADAPTER|controller|xCounter [2],\VGA_ADAPTER|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\MB|vga_colour[0]~2_combout }),
	.portaaddr({\VGA_ADAPTER|user_input_translator|Add1~41_sumout ,\VGA_ADAPTER|user_input_translator|Add1~37_sumout ,\VGA_ADAPTER|user_input_translator|Add1~33_sumout ,\VGA_ADAPTER|user_input_translator|Add1~29_sumout ,\VGA_ADAPTER|user_input_translator|Add1~25_sumout ,
\VGA_ADAPTER|user_input_translator|Add1~21_sumout ,\VGA_ADAPTER|user_input_translator|Add1~17_sumout ,\MB|REG_I|q [5],\MB|REG_I|q [4],\MB|REG_I|q [3],\MB|REG_I|q [2],\MB|REG_I|q [1],\MB|REG_I|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA_ADAPTER|controller|controller_translator|Add1~41_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~37_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~33_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~29_sumout ,
\VGA_ADAPTER|controller|controller_translator|Add1~25_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~21_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~17_sumout ,\VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q ,
\VGA_ADAPTER|controller|xCounter [5],\VGA_ADAPTER|controller|xCounter [4],\VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q ,\VGA_ADAPTER|controller|xCounter [2],\VGA_ADAPTER|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9 (
	.portawe(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\MB|vga_colour[0]~2_combout }),
	.portaaddr({\VGA_ADAPTER|user_input_translator|Add1~41_sumout ,\VGA_ADAPTER|user_input_translator|Add1~37_sumout ,\VGA_ADAPTER|user_input_translator|Add1~33_sumout ,\VGA_ADAPTER|user_input_translator|Add1~29_sumout ,\VGA_ADAPTER|user_input_translator|Add1~25_sumout ,
\VGA_ADAPTER|user_input_translator|Add1~21_sumout ,\VGA_ADAPTER|user_input_translator|Add1~17_sumout ,\MB|REG_I|q [5],\MB|REG_I|q [4],\MB|REG_I|q [3],\MB|REG_I|q [2],\MB|REG_I|q [1],\MB|REG_I|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA_ADAPTER|controller|controller_translator|Add1~41_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~37_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~33_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~29_sumout ,
\VGA_ADAPTER|controller|controller_translator|Add1~25_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~21_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~17_sumout ,\VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q ,
\VGA_ADAPTER|controller|xCounter [5],\VGA_ADAPTER|controller|xCounter [4],\VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q ,\VGA_ADAPTER|controller|xCounter [2],\VGA_ADAPTER|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9 .logical_ram_name = "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9 .port_b_first_bit_number = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA_ADAPTER|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\VGA_ADAPTER|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\MB|vga_colour[0]~2_combout }),
	.portaaddr({\VGA_ADAPTER|user_input_translator|Add1~41_sumout ,\VGA_ADAPTER|user_input_translator|Add1~37_sumout ,\VGA_ADAPTER|user_input_translator|Add1~33_sumout ,\VGA_ADAPTER|user_input_translator|Add1~29_sumout ,\VGA_ADAPTER|user_input_translator|Add1~25_sumout ,
\VGA_ADAPTER|user_input_translator|Add1~21_sumout ,\VGA_ADAPTER|user_input_translator|Add1~17_sumout ,\MB|REG_I|q [5],\MB|REG_I|q [4],\MB|REG_I|q [3],\MB|REG_I|q [2],\MB|REG_I|q [1],\MB|REG_I|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA_ADAPTER|controller|controller_translator|Add1~41_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~37_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~33_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~29_sumout ,
\VGA_ADAPTER|controller|controller_translator|Add1~25_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~21_sumout ,\VGA_ADAPTER|controller|controller_translator|Add1~17_sumout ,\VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q ,
\VGA_ADAPTER|controller|xCounter [5],\VGA_ADAPTER|controller|xCounter [4],\VGA_ADAPTER|controller|xCounter[3]~DUPLICATE_q ,\VGA_ADAPTER|controller|xCounter [2],\VGA_ADAPTER|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 76800;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N33
cyclonev_lcell_comb \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 (
// Equation(s):
// \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  = ( \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0~portbdataout  & ( 
// (!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6~portbdataout )) # (\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9~portbdataout ))) ) ) ) # ( !\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0~portbdataout  & ( 
// (!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3~portbdataout ) ) ) ) # ( \VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// !\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0~portbdataout  & ( (!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6~portbdataout )) # 
// (\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9~portbdataout ))) ) ) ) # ( !\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// !\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0~portbdataout  & ( (\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3~portbdataout ) ) ) )

	.dataa(!\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datab(!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datad(!\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a9~portbdataout ),
	.datae(!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [1]),
	.dataf(!\VGA_ADAPTER|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .lut_mask = 64'h03034477CFCF4477;
defparam \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N6
cyclonev_lcell_comb \VGA_ADAPTER|controller|VGA_B[0]~1 (
// Equation(s):
// \VGA_ADAPTER|controller|VGA_B[0]~1_combout  = ( \VGA_ADAPTER|controller|on_screen~2_combout  & ( \VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  & ( (!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [3] & 
// (((!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [2])) # (\VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ))) # (\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [3] & 
// (((!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [2] & \VGA_ADAPTER|controller|VGA_B[0]~0_combout )))) ) ) ) # ( \VGA_ADAPTER|controller|on_screen~2_combout  & ( !\VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  & 
// ( (!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [2] & (((\VGA_ADAPTER|controller|VGA_B[0]~0_combout )))) # (\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [2] & 
// (\VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & (!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [3]))) ) ) )

	.dataa(!\VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.datab(!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datac(!\VGA_ADAPTER|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datad(!\VGA_ADAPTER|controller|VGA_B[0]~0_combout ),
	.datae(!\VGA_ADAPTER|controller|on_screen~2_combout ),
	.dataf(!\VGA_ADAPTER|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|controller|VGA_B[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|VGA_B[0]~1 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|VGA_B[0]~1 .lut_mask = 64'h000004F40000C4F4;
defparam \VGA_ADAPTER|controller|VGA_B[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N18
cyclonev_lcell_comb \VGA_ADAPTER|controller|VGA_HS1~0 (
// Equation(s):
// \VGA_ADAPTER|controller|VGA_HS1~0_combout  = ( \VGA_ADAPTER|controller|xCounter [3] & ( \VGA_ADAPTER|controller|xCounter [4] ) ) # ( !\VGA_ADAPTER|controller|xCounter [3] & ( (\VGA_ADAPTER|controller|xCounter [4] & (((\VGA_ADAPTER|controller|xCounter [0] 
// & \VGA_ADAPTER|controller|xCounter [1])) # (\VGA_ADAPTER|controller|xCounter [2]))) ) )

	.dataa(!\VGA_ADAPTER|controller|xCounter [4]),
	.datab(!\VGA_ADAPTER|controller|xCounter [2]),
	.datac(!\VGA_ADAPTER|controller|xCounter [0]),
	.datad(!\VGA_ADAPTER|controller|xCounter [1]),
	.datae(gnd),
	.dataf(!\VGA_ADAPTER|controller|xCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|controller|VGA_HS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|VGA_HS1~0 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|VGA_HS1~0 .lut_mask = 64'h1115111555555555;
defparam \VGA_ADAPTER|controller|VGA_HS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N12
cyclonev_lcell_comb \VGA_ADAPTER|controller|VGA_HS1~1 (
// Equation(s):
// \VGA_ADAPTER|controller|VGA_HS1~1_combout  = ( \VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q  & ( \VGA_ADAPTER|controller|xCounter [9] & ( ((!\VGA_ADAPTER|controller|xCounter [7]) # ((\VGA_ADAPTER|controller|VGA_HS1~0_combout  & 
// \VGA_ADAPTER|controller|xCounter [5]))) # (\VGA_ADAPTER|controller|xCounter [8]) ) ) ) # ( !\VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q  & ( \VGA_ADAPTER|controller|xCounter [9] & ( ((!\VGA_ADAPTER|controller|xCounter [7]) # 
// ((!\VGA_ADAPTER|controller|VGA_HS1~0_combout  & !\VGA_ADAPTER|controller|xCounter [5]))) # (\VGA_ADAPTER|controller|xCounter [8]) ) ) ) # ( \VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q  & ( !\VGA_ADAPTER|controller|xCounter [9] ) ) # ( 
// !\VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q  & ( !\VGA_ADAPTER|controller|xCounter [9] ) )

	.dataa(!\VGA_ADAPTER|controller|xCounter [8]),
	.datab(!\VGA_ADAPTER|controller|xCounter [7]),
	.datac(!\VGA_ADAPTER|controller|VGA_HS1~0_combout ),
	.datad(!\VGA_ADAPTER|controller|xCounter [5]),
	.datae(!\VGA_ADAPTER|controller|xCounter[6]~DUPLICATE_q ),
	.dataf(!\VGA_ADAPTER|controller|xCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|controller|VGA_HS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|VGA_HS1~1 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|VGA_HS1~1 .lut_mask = 64'hFFFFFFFFFDDDDDDF;
defparam \VGA_ADAPTER|controller|VGA_HS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N13
dffeas \VGA_ADAPTER|controller|VGA_HS1 (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA_ADAPTER|controller|VGA_HS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA_ADAPTER|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N16
dffeas \VGA_ADAPTER|controller|VGA_HS (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA_ADAPTER|controller|VGA_HS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA_ADAPTER|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N12
cyclonev_lcell_comb \VGA_ADAPTER|controller|VGA_VS1~0 (
// Equation(s):
// \VGA_ADAPTER|controller|VGA_VS1~0_combout  = ( \VGA_ADAPTER|controller|yCounter [2] & ( !\VGA_ADAPTER|controller|yCounter [4] & ( (!\VGA_ADAPTER|controller|yCounter[9]~DUPLICATE_q  & (\VGA_ADAPTER|controller|yCounter [3] & 
// (!\VGA_ADAPTER|controller|yCounter [1] $ (!\VGA_ADAPTER|controller|yCounter [0])))) ) ) )

	.dataa(!\VGA_ADAPTER|controller|yCounter [1]),
	.datab(!\VGA_ADAPTER|controller|yCounter [0]),
	.datac(!\VGA_ADAPTER|controller|yCounter[9]~DUPLICATE_q ),
	.datad(!\VGA_ADAPTER|controller|yCounter [3]),
	.datae(!\VGA_ADAPTER|controller|yCounter [2]),
	.dataf(!\VGA_ADAPTER|controller|yCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|controller|VGA_VS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|VGA_VS1~0 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|VGA_VS1~0 .lut_mask = 64'h0000006000000000;
defparam \VGA_ADAPTER|controller|VGA_VS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N6
cyclonev_lcell_comb \VGA_ADAPTER|controller|VGA_VS1~1 (
// Equation(s):
// \VGA_ADAPTER|controller|VGA_VS1~1_combout  = ( \VGA_ADAPTER|controller|yCounter [5] & ( \VGA_ADAPTER|controller|yCounter [6] & ( (!\VGA_ADAPTER|controller|yCounter [7]) # ((!\VGA_ADAPTER|controller|yCounter [8]) # 
// (!\VGA_ADAPTER|controller|VGA_VS1~0_combout )) ) ) ) # ( !\VGA_ADAPTER|controller|yCounter [5] & ( \VGA_ADAPTER|controller|yCounter [6] ) ) # ( \VGA_ADAPTER|controller|yCounter [5] & ( !\VGA_ADAPTER|controller|yCounter [6] ) ) # ( 
// !\VGA_ADAPTER|controller|yCounter [5] & ( !\VGA_ADAPTER|controller|yCounter [6] ) )

	.dataa(!\VGA_ADAPTER|controller|yCounter [7]),
	.datab(!\VGA_ADAPTER|controller|yCounter [8]),
	.datac(gnd),
	.datad(!\VGA_ADAPTER|controller|VGA_VS1~0_combout ),
	.datae(!\VGA_ADAPTER|controller|yCounter [5]),
	.dataf(!\VGA_ADAPTER|controller|yCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|controller|VGA_VS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|VGA_VS1~1 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|VGA_VS1~1 .lut_mask = 64'hFFFFFFFFFFFFFFEE;
defparam \VGA_ADAPTER|controller|VGA_VS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N7
dffeas \VGA_ADAPTER|controller|VGA_VS1 (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA_ADAPTER|controller|VGA_VS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA_ADAPTER|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N10
dffeas \VGA_ADAPTER|controller|VGA_VS (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA_ADAPTER|controller|VGA_VS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA_ADAPTER|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N27
cyclonev_lcell_comb \VGA_ADAPTER|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA_ADAPTER|controller|VGA_BLANK1~0_combout  = ( \VGA_ADAPTER|controller|LessThan7~0_combout  & ( !\VGA_ADAPTER|controller|on_screen~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_ADAPTER|controller|on_screen~0_combout ),
	.datae(gnd),
	.dataf(!\VGA_ADAPTER|controller|LessThan7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_ADAPTER|controller|VGA_BLANK1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_ADAPTER|controller|VGA_BLANK1~0 .extended_lut = "off";
defparam \VGA_ADAPTER|controller|VGA_BLANK1~0 .lut_mask = 64'h00000000FF00FF00;
defparam \VGA_ADAPTER|controller|VGA_BLANK1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N28
dffeas \VGA_ADAPTER|controller|VGA_BLANK1 (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA_ADAPTER|controller|VGA_BLANK1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA_ADAPTER|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N17
dffeas \VGA_ADAPTER|controller|VGA_BLANK (
	.clk(\VGA_ADAPTER|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA_ADAPTER|controller|VGA_BLANK1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_ADAPTER|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_ADAPTER|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA_ADAPTER|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
