GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v'
Analyzing Verilog file 'D:\A_my_project\Gaowin\Briey_SOC\src\Briey_SOC.v'
Analyzing Verilog file 'D:\A_my_project\Gaowin\Briey_SOC\src\gowin_pll\gowin_pll.v'
WARN  (EX3073) : Port 'io_sdram_ADDR' remains unconnected for this instance("D:\A_my_project\Gaowin\Briey_SOC\src\Briey_SOC.v":120)
Compiling module 'Briey_SOC'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey_SOC.v":1)
Compiling module 'Gowin_PLL'("D:\A_my_project\Gaowin\Briey_SOC\src\gowin_pll\gowin_pll.v":10)
Compiling module 'Briey'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":7)
Compiling module 'BufferCC'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12206)
Compiling module 'Axi4SharedOnChipRam'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":11838)
Extracting RAM for identifier 'ram_symbol0'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":11939)
Extracting RAM for identifier 'ram_symbol1'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":11940)
Extracting RAM for identifier 'ram_symbol2'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":11941)
Extracting RAM for identifier 'ram_symbol3'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":11942)
Compiling module 'Axi4SharedSdramCtrl'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":11361)
Compiling module 'SdramCtrl'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":15164)
Compiling module 'StreamFifoLowLatency_3'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":17332)
Compiling module 'StreamFifo_5'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":17481)
Extracting RAM for identifier 'logic_ram'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":17532)
Compiling module 'Axi4SharedToApb3Bridge'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":11135)
Compiling module 'Apb3Gpio'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":11043)
Compiling module 'BufferCC_6'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":15145)
Compiling module 'PinsecTimerCtrl'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":10572)
Compiling module 'BufferCC_4'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":15117)
Compiling module 'Prescaler'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":15094)
Compiling module 'Timer'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":15048)
Compiling module 'Timer_1'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":15002)
Compiling module 'InterruptCtrl'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":14975)
Compiling module 'Apb3UartCtrl'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":10153)
Compiling module 'UartCtrl'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":14846)
Compiling module 'UartCtrlTx'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":17092)
Compiling module 'UartCtrlRx'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":16798)
Compiling module 'BufferCC_14'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":17457)
Compiling module 'StreamFifo'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":14692)
Extracting RAM for identifier 'logic_ram'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":14740)
Compiling module 'Axi4VgaCtrl'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":9803)
Compiling module 'VideoDma'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":14208)
Compiling module 'StreamFifoCC'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":16566)
Extracting RAM for identifier 'ram'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":16648)
Compiling module 'BufferCC_11'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":17433)
Compiling module 'BufferCC_12'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":17409)
Compiling module 'BufferCC_13'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":17385)
Compiling module 'BufferCC_10'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":16547)
Compiling module 'BufferCC_3'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":14189)
Compiling module 'VgaCtrl'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":14063)
Compiling module 'PulseCCByToggle'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":14010)
Compiling module 'BufferCC_8'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":16523)
Compiling module 'BufferCC_9'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":16499)
Compiling module 'VexRiscv'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":4658)
Extracting RAM for identifier 'RegFilePlugin_regFile'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":5928)
Compiling module 'InstructionCache'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":13711)
Extracting RAM for identifier 'banks_0'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":13818)
Extracting RAM for identifier 'ways_0_tags'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":13819)
Compiling module 'DataCache'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12857)
Extracting RAM for identifier 'ways_0_tags'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":13071)
Extracting RAM for identifier 'ways_0_data_symbol0'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":13072)
Extracting RAM for identifier 'ways_0_data_symbol1'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":13073)
Extracting RAM for identifier 'ways_0_data_symbol2'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":13074)
Extracting RAM for identifier 'ways_0_data_symbol3'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":13075)
WARN  (EX3858) : System task 'display' is ignored for synthesis("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":13683)
WARN  (EX1998) : Net 'IBusCachedPlugin_cache_io_cpu_fetch_isRemoved' does not have a driver("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":4722)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SW' does not have a driver("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":4736)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SR' does not have a driver("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":4737)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SO' does not have a driver("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":4738)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SI' does not have a driver("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":4739)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PW' does not have a driver("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":4740)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PR' does not have a driver("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":4741)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PO' does not have a driver("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":4742)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PI' does not have a driver("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":4743)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_FM[3]' does not have a driver("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":4744)
WARN  (EX1998) : Net 'IBusCachedPlugin_mmuBus_rsp_bypassTranslation' does not have a driver("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":5258)
WARN  (EX1998) : Net 'DBusCachedPlugin_mmuBus_rsp_bypassTranslation' does not have a driver("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":5273)
Compiling module 'BufferCC_2'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":4639)
Compiling module 'JtagBridge'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":3911)
Compiling module 'FlowCCUnsafeByToggle'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12785)
Compiling module 'BufferCC_7'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":16473)
Compiling module 'SystemDebugger'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":3824)
Compiling module 'Axi4ReadOnlyDecoder'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":3641)
Compiling module 'Axi4ReadOnlyErrorSlave_1'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12726)
Compiling module 'Axi4SharedDecoder'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":3273)
Compiling module 'Axi4SharedErrorSlave'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12637)
Compiling module 'Axi4ReadOnlyDecoder_1'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":3126)
Compiling module 'Axi4ReadOnlyErrorSlave'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12580)
Compiling module 'Axi4SharedArbiter'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":2798)
Compiling module 'StreamArbiter_2'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12486)
Compiling module 'StreamFifoLowLatency_2'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12451)
Compiling module 'StreamFifo_4'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":16379)
Compiling module 'Axi4SharedArbiter_1'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":2421)
Compiling module 'StreamArbiter_1'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12302)
Compiling module 'Axi4SharedArbiter_2'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":2159)
Compiling module 'StreamArbiter'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12226)
Compiling module 'Apb3Decoder'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":2107)
Compiling module 'Apb3Router'("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":1976)
WARN  (EX1998) : Net 'axi_core_cpu_dBus_rsp_payload_last' does not have a driver("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":52)
WARN  (EX1998) : Net 'gpioA_read[31]' does not have a driver("D:\A_my_project\Gaowin\Briey_SOC\src\Briey_SOC.v":43)
WARN  (EX2565) : Input 'io_sdram_DQ_read[15]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\A_my_project\Gaowin\Briey_SOC\src\Briey_SOC.v":120)
WARN  (EX2565) : Input 'io_sdram_DQ_read[14]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\A_my_project\Gaowin\Briey_SOC\src\Briey_SOC.v":120)
WARN  (EX2565) : Input 'io_sdram_DQ_read[13]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\A_my_project\Gaowin\Briey_SOC\src\Briey_SOC.v":120)
WARN  (EX2565) : Input 'io_sdram_DQ_read[12]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\A_my_project\Gaowin\Briey_SOC\src\Briey_SOC.v":120)
WARN  (EX2565) : Input 'io_sdram_DQ_read[11]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\A_my_project\Gaowin\Briey_SOC\src\Briey_SOC.v":120)
WARN  (EX2565) : Input 'io_sdram_DQ_read[10]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\A_my_project\Gaowin\Briey_SOC\src\Briey_SOC.v":120)
WARN  (EX2565) : Input 'io_sdram_DQ_read[9]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\A_my_project\Gaowin\Briey_SOC\src\Briey_SOC.v":120)
WARN  (EX2565) : Input 'io_sdram_DQ_read[8]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\A_my_project\Gaowin\Briey_SOC\src\Briey_SOC.v":120)
WARN  (EX2565) : Input 'io_sdram_DQ_read[7]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\A_my_project\Gaowin\Briey_SOC\src\Briey_SOC.v":120)
WARN  (EX2565) : Input 'io_sdram_DQ_read[6]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\A_my_project\Gaowin\Briey_SOC\src\Briey_SOC.v":120)
WARN  (EX2565) : Input 'io_sdram_DQ_read[5]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\A_my_project\Gaowin\Briey_SOC\src\Briey_SOC.v":120)
WARN  (EX2565) : Input 'io_sdram_DQ_read[4]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\A_my_project\Gaowin\Briey_SOC\src\Briey_SOC.v":120)
WARN  (EX2565) : Input 'io_sdram_DQ_read[3]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\A_my_project\Gaowin\Briey_SOC\src\Briey_SOC.v":120)
WARN  (EX2565) : Input 'io_sdram_DQ_read[2]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\A_my_project\Gaowin\Briey_SOC\src\Briey_SOC.v":120)
WARN  (EX2565) : Input 'io_sdram_DQ_read[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\A_my_project\Gaowin\Briey_SOC\src\Briey_SOC.v":120)
WARN  (EX2565) : Input 'io_sdram_DQ_read[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\A_my_project\Gaowin\Briey_SOC\src\Briey_SOC.v":120)
NOTE  (EX0101) : Current top module is "Briey_SOC"
WARN  (EX0211) : The output port "io_cpu_writeBack_exclusiveOk" of module "DataCache" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12900)
WARN  (EX0211) : The output port "io_cpu_writesPending" of module "DataCache" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12906)
WARN  (EX0211) : The output port "io_axi_r_payload_data[31]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12736)
WARN  (EX0211) : The output port "io_axi_r_payload_data[30]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12736)
WARN  (EX0211) : The output port "io_axi_r_payload_data[29]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12736)
WARN  (EX0211) : The output port "io_axi_r_payload_data[28]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12736)
WARN  (EX0211) : The output port "io_axi_r_payload_data[27]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12736)
WARN  (EX0211) : The output port "io_axi_r_payload_data[26]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12736)
WARN  (EX0211) : The output port "io_axi_r_payload_data[25]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12736)
WARN  (EX0211) : The output port "io_axi_r_payload_data[24]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12736)
WARN  (EX0211) : The output port "io_axi_r_payload_data[23]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12736)
WARN  (EX0211) : The output port "io_axi_r_payload_data[22]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12736)
WARN  (EX0211) : The output port "io_axi_r_payload_data[21]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12736)
WARN  (EX0211) : The output port "io_axi_r_payload_data[20]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12736)
WARN  (EX0211) : The output port "io_axi_r_payload_data[19]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12736)
WARN  (EX0211) : The output port "io_axi_r_payload_data[18]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12736)
WARN  (EX0211) : The output port "io_axi_r_payload_data[17]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12736)
WARN  (EX0211) : The output port "io_axi_r_payload_data[16]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12736)
WARN  (EX0211) : The output port "io_axi_r_payload_data[15]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12736)
WARN  (EX0211) : The output port "io_axi_r_payload_data[14]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12736)
WARN  (EX0211) : The output port "io_axi_r_payload_data[13]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12736)
WARN  (EX0211) : The output port "io_axi_r_payload_data[12]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12736)
WARN  (EX0211) : The output port "io_axi_r_payload_data[11]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12736)
WARN  (EX0211) : The output port "io_axi_r_payload_data[10]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12736)
WARN  (EX0211) : The output port "io_axi_r_payload_data[9]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12736)
WARN  (EX0211) : The output port "io_axi_r_payload_data[8]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12736)
WARN  (EX0211) : The output port "io_axi_r_payload_data[7]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12736)
WARN  (EX0211) : The output port "io_axi_r_payload_data[6]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12736)
WARN  (EX0211) : The output port "io_axi_r_payload_data[5]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12736)
WARN  (EX0211) : The output port "io_axi_r_payload_data[4]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12736)
WARN  (EX0211) : The output port "io_axi_r_payload_data[3]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12736)
WARN  (EX0211) : The output port "io_axi_r_payload_data[2]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12736)
WARN  (EX0211) : The output port "io_axi_r_payload_data[1]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12736)
WARN  (EX0211) : The output port "io_axi_r_payload_data[0]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12736)
WARN  (EX0211) : The output port "io_axi_r_payload_data[31]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12656)
WARN  (EX0211) : The output port "io_axi_r_payload_data[30]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12656)
WARN  (EX0211) : The output port "io_axi_r_payload_data[29]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12656)
WARN  (EX0211) : The output port "io_axi_r_payload_data[28]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12656)
WARN  (EX0211) : The output port "io_axi_r_payload_data[27]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12656)
WARN  (EX0211) : The output port "io_axi_r_payload_data[26]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12656)
WARN  (EX0211) : The output port "io_axi_r_payload_data[25]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12656)
WARN  (EX0211) : The output port "io_axi_r_payload_data[24]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12656)
WARN  (EX0211) : The output port "io_axi_r_payload_data[23]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12656)
WARN  (EX0211) : The output port "io_axi_r_payload_data[22]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12656)
WARN  (EX0211) : The output port "io_axi_r_payload_data[21]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12656)
WARN  (EX0211) : The output port "io_axi_r_payload_data[20]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12656)
WARN  (EX0211) : The output port "io_axi_r_payload_data[19]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12656)
WARN  (EX0211) : The output port "io_axi_r_payload_data[18]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12656)
WARN  (EX0211) : The output port "io_axi_r_payload_data[17]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12656)
WARN  (EX0211) : The output port "io_axi_r_payload_data[16]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12656)
WARN  (EX0211) : The output port "io_axi_r_payload_data[15]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12656)
WARN  (EX0211) : The output port "io_axi_r_payload_data[14]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12656)
WARN  (EX0211) : The output port "io_axi_r_payload_data[13]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12656)
WARN  (EX0211) : The output port "io_axi_r_payload_data[12]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12656)
WARN  (EX0211) : The output port "io_axi_r_payload_data[11]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12656)
WARN  (EX0211) : The output port "io_axi_r_payload_data[10]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12656)
WARN  (EX0211) : The output port "io_axi_r_payload_data[9]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12656)
WARN  (EX0211) : The output port "io_axi_r_payload_data[8]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12656)
WARN  (EX0211) : The output port "io_axi_r_payload_data[7]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12656)
WARN  (EX0211) : The output port "io_axi_r_payload_data[6]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12656)
WARN  (EX0211) : The output port "io_axi_r_payload_data[5]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12656)
WARN  (EX0211) : The output port "io_axi_r_payload_data[4]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12656)
WARN  (EX0211) : The output port "io_axi_r_payload_data[3]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12656)
WARN  (EX0211) : The output port "io_axi_r_payload_data[2]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12656)
WARN  (EX0211) : The output port "io_axi_r_payload_data[1]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12656)
WARN  (EX0211) : The output port "io_axi_r_payload_data[0]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12656)
WARN  (EX0211) : The output port "io_axi_r_payload_data[31]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12590)
WARN  (EX0211) : The output port "io_axi_r_payload_data[30]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12590)
WARN  (EX0211) : The output port "io_axi_r_payload_data[29]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12590)
WARN  (EX0211) : The output port "io_axi_r_payload_data[28]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12590)
WARN  (EX0211) : The output port "io_axi_r_payload_data[27]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12590)
WARN  (EX0211) : The output port "io_axi_r_payload_data[26]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12590)
WARN  (EX0211) : The output port "io_axi_r_payload_data[25]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12590)
WARN  (EX0211) : The output port "io_axi_r_payload_data[24]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12590)
WARN  (EX0211) : The output port "io_axi_r_payload_data[23]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12590)
WARN  (EX0211) : The output port "io_axi_r_payload_data[22]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12590)
WARN  (EX0211) : The output port "io_axi_r_payload_data[21]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12590)
WARN  (EX0211) : The output port "io_axi_r_payload_data[20]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12590)
WARN  (EX0211) : The output port "io_axi_r_payload_data[19]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12590)
WARN  (EX0211) : The output port "io_axi_r_payload_data[18]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12590)
WARN  (EX0211) : The output port "io_axi_r_payload_data[17]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12590)
WARN  (EX0211) : The output port "io_axi_r_payload_data[16]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12590)
WARN  (EX0211) : The output port "io_axi_r_payload_data[15]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12590)
WARN  (EX0211) : The output port "io_axi_r_payload_data[14]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12590)
WARN  (EX0211) : The output port "io_axi_r_payload_data[13]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12590)
WARN  (EX0211) : The output port "io_axi_r_payload_data[12]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12590)
WARN  (EX0211) : The output port "io_axi_r_payload_data[11]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12590)
WARN  (EX0211) : The output port "io_axi_r_payload_data[10]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12590)
WARN  (EX0211) : The output port "io_axi_r_payload_data[9]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12590)
WARN  (EX0211) : The output port "io_axi_r_payload_data[8]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12590)
WARN  (EX0211) : The output port "io_axi_r_payload_data[7]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12590)
WARN  (EX0211) : The output port "io_axi_r_payload_data[6]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12590)
WARN  (EX0211) : The output port "io_axi_r_payload_data[5]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12590)
WARN  (EX0211) : The output port "io_axi_r_payload_data[4]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12590)
WARN  (EX0211) : The output port "io_axi_r_payload_data[3]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12590)
WARN  (EX0211) : The output port "io_axi_r_payload_data[2]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12590)
WARN  (EX0211) : The output port "io_axi_r_payload_data[1]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12590)
WARN  (EX0211) : The output port "io_axi_r_payload_data[0]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":12590)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "BufferCC_6" instantiated to "io_gpio_read_buffercc" is swept in optimizing("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":11075)
WARN  (NL0002) : The module "BufferCC_6" instantiated to "io_gpio_read_buffercc" is swept in optimizing("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":11075)
WARN  (NL0002) : The module "BufferCC_4" instantiated to "io_external_buffercc" is swept in optimizing("D:\A_my_project\Gaowin\Briey_SOC\src\Briey.v":10653)
[95%] Generate netlist file "D:\A_my_project\Gaowin\Briey_SOC\impl\gwsynthesis\Briey_SOC.vg" completed
[100%] Generate report file "D:\A_my_project\Gaowin\Briey_SOC\impl\gwsynthesis\Briey_SOC_syn.rpt.html" completed
GowinSynthesis finish
