(module "74AUP1G08FZ4-7" (layer F.Cu) (tedit 620D06F6)
  (descr "74AUP1G08FZ4-7, X2-DFN1410-6 Gates ROHS")
  (tags "X2-DFN1410-6 Gates ROHS, Logic ICs, Gates")
  (fp_text reference REF** (at 0 -2.799162) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value 74AUP1G08FZ4-7 (at 0 2.799162) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_circle (center -0.850902 -0.950927) (end -0.725933 -0.950927) (layer F.SilkS) (width 0.254001))
  (fp_circle (center -1.10287 -1.202896) (end -1.072873 -1.202896) (layer F.SilkS) (width 0.059995))
  (fp_line (start -0.501016 0.799162) (end 0.498984 0.799162) (layer F.SilkS) (width 0.127))
  (fp_line (start -0.498984 -0.799162) (end 0.501016 -0.799162) (layer F.SilkS) (width 0.127))
  (pad 1 smd rect (at -0.401067 -0.500838 90) (size 0.250013 0.524994) (layers F.Cu F.Mask F.Paste))
  (pad 2 smd rect (at -0.401067 -0.000965 90) (size 0.250013 0.524994) (layers F.Cu F.Mask F.Paste))
  (pad 3 smd rect (at -0.401067 0.499162 90) (size 0.250013 0.524994) (layers F.Cu F.Mask F.Paste))
  (pad 4 smd rect (at 0.399035 0.499162 90) (size 0.250013 0.524994) (layers F.Cu F.Mask F.Paste))
  (pad 5 smd rect (at 0.399035 -0.000965 90) (size 0.250013 0.524994) (layers F.Cu F.Mask F.Paste))
  (pad 6 smd rect (at 0.399035 -0.500838 90) (size 0.250013 0.524994) (layers F.Cu F.Mask F.Paste))
  (fp_text user REF** (at 0 4.799162) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (model Z:\footprint/lcsc_logic_ics/packages3d/74AUP1G08FZ4-7.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
)