Analysis & Synthesis report for mediKitVerilog
Sun Dec 26 19:04:32 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|key_c0
  9. State Machine - |mediKitVerilog|LEDdriver:b2v_inst32|state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: LEDdriver:b2v_inst32
 16. Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Div3
 17. Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod6
 18. Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Div2
 19. Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod4
 20. Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Div1
 21. Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod2
 22. Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod5
 23. Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod3
 24. Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod1
 25. Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod0
 26. Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Div0
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sun Dec 26 19:04:32 2021       ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; mediKitVerilog                              ;
; Top-level Entity Name       ; mediKitVerilog                              ;
; Family                      ; MAX II                                      ;
; Total logic elements        ; 1,292                                       ;
; Total pins                  ; 83                                          ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EPM1270T144C5      ;                    ;
; Top-level entity name                                            ; mediKitVerilog     ; mediKitVerilog     ;
; Family name                                                      ; MAX II             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; mediKitVerilog.v                 ; yes             ; User Verilog HDL File        ; D:/works/FPGA/mediKitVerilog/mediKitVerilog.v                              ;         ;
; numkeyandsegdriver.v             ; yes             ; User Verilog HDL File        ; D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v                          ;         ;
; main.v                           ; yes             ; User Verilog HDL File        ; D:/works/FPGA/mediKitVerilog/main.v                                        ;         ;
; leddriver.v                      ; yes             ; User Verilog HDL File        ; D:/works/FPGA/mediKitVerilog/leddriver.v                                   ;         ;
; lcddecoder.v                     ; yes             ; User Verilog HDL File        ; D:/works/FPGA/mediKitVerilog/lcddecoder.v                                  ;         ;
; lcd1602driver.v                  ; yes             ; User Verilog HDL File        ; D:/works/FPGA/mediKitVerilog/lcd1602driver.v                               ;         ;
; latticedriver.v                  ; yes             ; User Verilog HDL File        ; D:/works/FPGA/mediKitVerilog/latticedriver.v                               ;         ;
; keyinput.v                       ; yes             ; User Verilog HDL File        ; D:/works/FPGA/mediKitVerilog/keyinput.v                                    ;         ;
; freqdiv_500.v                    ; yes             ; User Verilog HDL File        ; D:/works/FPGA/mediKitVerilog/freqdiv_500.v                                 ;         ;
; freqdiv_250.v                    ; yes             ; User Verilog HDL File        ; D:/works/FPGA/mediKitVerilog/freqdiv_250.v                                 ;         ;
; freqdiv_20.v                     ; yes             ; User Verilog HDL File        ; D:/works/FPGA/mediKitVerilog/freqdiv_20.v                                  ;         ;
; freqdiv_125.v                    ; yes             ; User Verilog HDL File        ; D:/works/FPGA/mediKitVerilog/freqdiv_125.v                                 ;         ;
; freqdiv_1000.v                   ; yes             ; User Verilog HDL File        ; D:/works/FPGA/mediKitVerilog/freqdiv_1000.v                                ;         ;
; buzzerdriver.v                   ; yes             ; User Verilog HDL File        ; D:/works/FPGA/mediKitVerilog/buzzerdriver.v                                ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc      ;         ;
; db/lpm_divide_nvl.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/works/FPGA/mediKitVerilog/db/lpm_divide_nvl.tdf                         ;         ;
; db/sign_div_unsign_8kh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/works/FPGA/mediKitVerilog/db/sign_div_unsign_8kh.tdf                    ;         ;
; db/alt_u_div_bie.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/works/FPGA/mediKitVerilog/db/alt_u_div_bie.tdf                          ;         ;
; db/add_sub_e7c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/works/FPGA/mediKitVerilog/db/add_sub_e7c.tdf                            ;         ;
; db/add_sub_f7c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/works/FPGA/mediKitVerilog/db/add_sub_f7c.tdf                            ;         ;
; db/add_sub_g7c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/works/FPGA/mediKitVerilog/db/add_sub_g7c.tdf                            ;         ;
; db/add_sub_h7c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/works/FPGA/mediKitVerilog/db/add_sub_h7c.tdf                            ;         ;
; db/add_sub_i7c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/works/FPGA/mediKitVerilog/db/add_sub_i7c.tdf                            ;         ;
; db/lpm_divide_qnl.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/works/FPGA/mediKitVerilog/db/lpm_divide_qnl.tdf                         ;         ;
; db/lpm_divide_rnl.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/works/FPGA/mediKitVerilog/db/lpm_divide_rnl.tdf                         ;         ;
; db/sign_div_unsign_9kh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/works/FPGA/mediKitVerilog/db/sign_div_unsign_9kh.tdf                    ;         ;
; db/alt_u_div_die.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/works/FPGA/mediKitVerilog/db/alt_u_div_die.tdf                          ;         ;
; db/lpm_divide_ovl.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/works/FPGA/mediKitVerilog/db/lpm_divide_ovl.tdf                         ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 1292  ;
;     -- Combinational with no register       ; 1160  ;
;     -- Register only                        ; 51    ;
;     -- Combinational with a register        ; 81    ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 581   ;
;     -- 3 input functions                    ; 425   ;
;     -- 2 input functions                    ; 186   ;
;     -- 1 input functions                    ; 49    ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 1215  ;
;     -- arithmetic mode                      ; 77    ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 11    ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 132   ;
; Total logic cells in carry chains           ; 102   ;
; I/O pins                                    ; 83    ;
; Maximum fan-out node                        ; clock ;
; Maximum fan-out                             ; 99    ;
; Total fan-out                               ; 4309  ;
; Average fan-out                             ; 3.13  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                                 ; Entity Name         ; Library Name ;
+-------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |mediKitVerilog                           ; 1292 (0)    ; 132          ; 0          ; 83   ; 0            ; 1160 (0)     ; 51 (0)            ; 81 (0)           ; 102 (0)         ; 0 (0)      ; |mediKitVerilog                                                                                                                                                     ; mediKitVerilog      ; work         ;
;    |LCD1602driver:b2v_inst35|             ; 146 (146)   ; 15           ; 0          ; 0    ; 0            ; 131 (131)    ; 4 (4)             ; 11 (11)          ; 0 (0)           ; 0 (0)      ; |mediKitVerilog|LCD1602driver:b2v_inst35                                                                                                                            ; LCD1602driver       ; work         ;
;    |LCDdecoder:b2v_inst37|                ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |mediKitVerilog|LCDdecoder:b2v_inst37                                                                                                                               ; LCDdecoder          ; work         ;
;    |LCDdecoder:b2v_inst38|                ; 10 (10)     ; 0            ; 0          ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |mediKitVerilog|LCDdecoder:b2v_inst38                                                                                                                               ; LCDdecoder          ; work         ;
;    |LCDdecoder:b2v_inst39|                ; 17 (17)     ; 0            ; 0          ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |mediKitVerilog|LCDdecoder:b2v_inst39                                                                                                                               ; LCDdecoder          ; work         ;
;    |LCDdecoder:b2v_inst40|                ; 12 (12)     ; 0            ; 0          ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |mediKitVerilog|LCDdecoder:b2v_inst40                                                                                                                               ; LCDdecoder          ; work         ;
;    |LCDdecoder:b2v_inst41|                ; 17 (17)     ; 0            ; 0          ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |mediKitVerilog|LCDdecoder:b2v_inst41                                                                                                                               ; LCDdecoder          ; work         ;
;    |LCDdecoder:b2v_inst42|                ; 12 (12)     ; 0            ; 0          ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |mediKitVerilog|LCDdecoder:b2v_inst42                                                                                                                               ; LCDdecoder          ; work         ;
;    |LCDdecoder:b2v_inst43|                ; 17 (17)     ; 0            ; 0          ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |mediKitVerilog|LCDdecoder:b2v_inst43                                                                                                                               ; LCDdecoder          ; work         ;
;    |LCDdecoder:b2v_inst44|                ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |mediKitVerilog|LCDdecoder:b2v_inst44                                                                                                                               ; LCDdecoder          ; work         ;
;    |LCDdecoder:b2v_inst45|                ; 17 (17)     ; 0            ; 0          ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |mediKitVerilog|LCDdecoder:b2v_inst45                                                                                                                               ; LCDdecoder          ; work         ;
;    |LCDdecoder:b2v_inst46|                ; 12 (12)     ; 0            ; 0          ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |mediKitVerilog|LCDdecoder:b2v_inst46                                                                                                                               ; LCDdecoder          ; work         ;
;    |LCDdecoder:b2v_inst47|                ; 17 (17)     ; 0            ; 0          ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |mediKitVerilog|LCDdecoder:b2v_inst47                                                                                                                               ; LCDdecoder          ; work         ;
;    |LEDdriver:b2v_inst32|                 ; 43 (43)     ; 33           ; 0          ; 0    ; 0            ; 10 (10)      ; 18 (18)           ; 15 (15)          ; 0 (0)           ; 0 (0)      ; |mediKitVerilog|LEDdriver:b2v_inst32                                                                                                                                ; LEDdriver           ; work         ;
;    |buzzerDriver:b2v_inst31|              ; 4 (4)       ; 2            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |mediKitVerilog|buzzerDriver:b2v_inst31                                                                                                                             ; buzzerDriver        ; work         ;
;    |freqDiv_1000:b2v_inst23|              ; 19 (19)     ; 9            ; 0          ; 0    ; 0            ; 10 (10)      ; 2 (2)             ; 7 (7)            ; 8 (8)           ; 0 (0)      ; |mediKitVerilog|freqDiv_1000:b2v_inst23                                                                                                                             ; freqDiv_1000        ; work         ;
;    |freqDiv_125:b2v_inst29|               ; 9 (9)       ; 7            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; 6 (6)           ; 0 (0)      ; |mediKitVerilog|freqDiv_125:b2v_inst29                                                                                                                              ; freqDiv_125         ; work         ;
;    |freqDiv_20:b2v_inst4|                 ; 5 (5)       ; 4            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |mediKitVerilog|freqDiv_20:b2v_inst4                                                                                                                                ; freqDiv_20          ; work         ;
;    |freqDiv_250:b2v_inst28|               ; 17 (17)     ; 8            ; 0          ; 0    ; 0            ; 9 (9)        ; 1 (1)             ; 7 (7)            ; 7 (7)           ; 0 (0)      ; |mediKitVerilog|freqDiv_250:b2v_inst28                                                                                                                              ; freqDiv_250         ; work         ;
;    |freqDiv_500:b2v_inst26|               ; 17 (17)     ; 8            ; 0          ; 0    ; 0            ; 9 (9)        ; 1 (1)             ; 7 (7)            ; 7 (7)           ; 0 (0)      ; |mediKitVerilog|freqDiv_500:b2v_inst26                                                                                                                              ; freqDiv_500         ; work         ;
;    |keyInput:b2v_inst|                    ; 18 (18)     ; 12           ; 0          ; 0    ; 0            ; 6 (6)        ; 12 (12)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |mediKitVerilog|keyInput:b2v_inst                                                                                                                                   ; keyInput            ; work         ;
;    |latticeDriver:b2v_inst30|             ; 38 (38)     ; 2            ; 0          ; 0    ; 0            ; 36 (36)      ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |mediKitVerilog|latticeDriver:b2v_inst30                                                                                                                            ; latticeDriver       ; work         ;
;    |main:b2v_inst14|                      ; 267 (267)   ; 1            ; 0          ; 0    ; 0            ; 266 (266)    ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |mediKitVerilog|main:b2v_inst14                                                                                                                                     ; main                ; work         ;
;    |numKeyAndSegDriver:b2v_inst34|        ; 575 (469)   ; 31           ; 0          ; 0    ; 0            ; 544 (438)    ; 13 (13)           ; 18 (18)          ; 74 (6)          ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34                                                                                                                       ; numKeyAndSegDriver  ; work         ;
;       |lpm_divide:Div0|                   ; 32 (0)      ; 0            ; 0          ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; 18 (0)          ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Div0                                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_ovl:auto_generated|  ; 32 (0)      ; 0            ; 0          ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; 18 (0)          ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Div0|lpm_divide_ovl:auto_generated                                                                         ; lpm_divide_ovl      ; work         ;
;             |sign_div_unsign_9kh:divider| ; 32 (0)      ; 0            ; 0          ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; 18 (0)          ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider                                             ; sign_div_unsign_9kh ; work         ;
;                |alt_u_div_die:divider|    ; 32 (14)     ; 0            ; 0          ; 0    ; 0            ; 32 (14)      ; 0 (0)             ; 0 (0)            ; 18 (0)          ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider                       ; alt_u_div_die       ; work         ;
;                   |add_sub_h7c:add_sub_3| ; 6 (6)       ; 0            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3 ; add_sub_h7c         ; work         ;
;                   |add_sub_i7c:add_sub_4| ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4 ; add_sub_i7c         ; work         ;
;                   |add_sub_i7c:add_sub_5| ; 5 (5)       ; 0            ; 0          ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5 ; add_sub_i7c         ; work         ;
;       |lpm_divide:Div1|                   ; 4 (0)       ; 0            ; 0          ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 4 (0)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Div1                                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_nvl:auto_generated|  ; 4 (0)       ; 0            ; 0          ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 4 (0)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Div1|lpm_divide_nvl:auto_generated                                                                         ; lpm_divide_nvl      ; work         ;
;             |sign_div_unsign_8kh:divider| ; 4 (0)       ; 0            ; 0          ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 4 (0)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Div1|lpm_divide_nvl:auto_generated|sign_div_unsign_8kh:divider                                             ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_bie:divider|    ; 4 (0)       ; 0            ; 0          ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 4 (0)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Div1|lpm_divide_nvl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_bie:divider                       ; alt_u_div_bie       ; work         ;
;                   |add_sub_i7c:add_sub_4| ; 4 (4)       ; 0            ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 4 (4)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Div1|lpm_divide_nvl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_bie:divider|add_sub_i7c:add_sub_4 ; add_sub_i7c         ; work         ;
;       |lpm_divide:Div2|                   ; 4 (0)       ; 0            ; 0          ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 4 (0)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Div2                                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_nvl:auto_generated|  ; 4 (0)       ; 0            ; 0          ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 4 (0)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Div2|lpm_divide_nvl:auto_generated                                                                         ; lpm_divide_nvl      ; work         ;
;             |sign_div_unsign_8kh:divider| ; 4 (0)       ; 0            ; 0          ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 4 (0)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Div2|lpm_divide_nvl:auto_generated|sign_div_unsign_8kh:divider                                             ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_bie:divider|    ; 4 (0)       ; 0            ; 0          ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 4 (0)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Div2|lpm_divide_nvl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_bie:divider                       ; alt_u_div_bie       ; work         ;
;                   |add_sub_i7c:add_sub_4| ; 4 (4)       ; 0            ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 4 (4)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Div2|lpm_divide_nvl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_bie:divider|add_sub_i7c:add_sub_4 ; add_sub_i7c         ; work         ;
;       |lpm_divide:Div3|                   ; 4 (0)       ; 0            ; 0          ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 4 (0)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Div3                                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_nvl:auto_generated|  ; 4 (0)       ; 0            ; 0          ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 4 (0)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Div3|lpm_divide_nvl:auto_generated                                                                         ; lpm_divide_nvl      ; work         ;
;             |sign_div_unsign_8kh:divider| ; 4 (0)       ; 0            ; 0          ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 4 (0)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Div3|lpm_divide_nvl:auto_generated|sign_div_unsign_8kh:divider                                             ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_bie:divider|    ; 4 (0)       ; 0            ; 0          ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 4 (0)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Div3|lpm_divide_nvl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_bie:divider                       ; alt_u_div_bie       ; work         ;
;                   |add_sub_i7c:add_sub_4| ; 4 (4)       ; 0            ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 4 (4)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Div3|lpm_divide_nvl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_bie:divider|add_sub_i7c:add_sub_4 ; add_sub_i7c         ; work         ;
;       |lpm_divide:Mod0|                   ; 35 (0)      ; 0            ; 0          ; 0    ; 0            ; 35 (0)       ; 0 (0)             ; 0 (0)            ; 20 (0)          ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod0                                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_rnl:auto_generated|  ; 35 (0)      ; 0            ; 0          ; 0    ; 0            ; 35 (0)       ; 0 (0)             ; 0 (0)            ; 20 (0)          ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod0|lpm_divide_rnl:auto_generated                                                                         ; lpm_divide_rnl      ; work         ;
;             |sign_div_unsign_9kh:divider| ; 35 (0)      ; 0            ; 0          ; 0    ; 0            ; 35 (0)       ; 0 (0)             ; 0 (0)            ; 20 (0)          ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider                                             ; sign_div_unsign_9kh ; work         ;
;                |alt_u_div_die:divider|    ; 35 (15)     ; 0            ; 0          ; 0    ; 0            ; 35 (15)      ; 0 (0)             ; 0 (0)            ; 20 (0)          ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider                       ; alt_u_div_die       ; work         ;
;                   |add_sub_h7c:add_sub_3| ; 6 (6)       ; 0            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3 ; add_sub_h7c         ; work         ;
;                   |add_sub_i7c:add_sub_4| ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4 ; add_sub_i7c         ; work         ;
;                   |add_sub_i7c:add_sub_5| ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5 ; add_sub_i7c         ; work         ;
;       |lpm_divide:Mod1|                   ; 9 (0)       ; 0            ; 0          ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 6 (0)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod1                                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_qnl:auto_generated|  ; 9 (0)       ; 0            ; 0          ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 6 (0)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod1|lpm_divide_qnl:auto_generated                                                                         ; lpm_divide_qnl      ; work         ;
;             |sign_div_unsign_8kh:divider| ; 9 (0)       ; 0            ; 0          ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 6 (0)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod1|lpm_divide_qnl:auto_generated|sign_div_unsign_8kh:divider                                             ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_bie:divider|    ; 9 (3)       ; 0            ; 0          ; 0    ; 0            ; 9 (3)        ; 0 (0)             ; 0 (0)            ; 6 (0)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod1|lpm_divide_qnl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_bie:divider                       ; alt_u_div_bie       ; work         ;
;                   |add_sub_i7c:add_sub_4| ; 6 (6)       ; 0            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod1|lpm_divide_qnl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_bie:divider|add_sub_i7c:add_sub_4 ; add_sub_i7c         ; work         ;
;       |lpm_divide:Mod3|                   ; 9 (0)       ; 0            ; 0          ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 6 (0)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod3                                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_qnl:auto_generated|  ; 9 (0)       ; 0            ; 0          ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 6 (0)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod3|lpm_divide_qnl:auto_generated                                                                         ; lpm_divide_qnl      ; work         ;
;             |sign_div_unsign_8kh:divider| ; 9 (0)       ; 0            ; 0          ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 6 (0)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod3|lpm_divide_qnl:auto_generated|sign_div_unsign_8kh:divider                                             ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_bie:divider|    ; 9 (3)       ; 0            ; 0          ; 0    ; 0            ; 9 (3)        ; 0 (0)             ; 0 (0)            ; 6 (0)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod3|lpm_divide_qnl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_bie:divider                       ; alt_u_div_bie       ; work         ;
;                   |add_sub_i7c:add_sub_4| ; 6 (6)       ; 0            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod3|lpm_divide_qnl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_bie:divider|add_sub_i7c:add_sub_4 ; add_sub_i7c         ; work         ;
;       |lpm_divide:Mod5|                   ; 9 (0)       ; 0            ; 0          ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 6 (0)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod5                                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_qnl:auto_generated|  ; 9 (0)       ; 0            ; 0          ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 6 (0)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod5|lpm_divide_qnl:auto_generated                                                                         ; lpm_divide_qnl      ; work         ;
;             |sign_div_unsign_8kh:divider| ; 9 (0)       ; 0            ; 0          ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 6 (0)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod5|lpm_divide_qnl:auto_generated|sign_div_unsign_8kh:divider                                             ; sign_div_unsign_8kh ; work         ;
;                |alt_u_div_bie:divider|    ; 9 (3)       ; 0            ; 0          ; 0    ; 0            ; 9 (3)        ; 0 (0)             ; 0 (0)            ; 6 (0)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod5|lpm_divide_qnl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_bie:divider                       ; alt_u_div_bie       ; work         ;
;                   |add_sub_i7c:add_sub_4| ; 6 (6)       ; 0            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod5|lpm_divide_qnl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_bie:divider|add_sub_i7c:add_sub_4 ; add_sub_i7c         ; work         ;
+-------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|key_c0 ;
+-------------+-------------+-------------+-------------+--------------+
; Name        ; key_c0.0111 ; key_c0.1011 ; key_c0.1101 ; key_c0.1110  ;
+-------------+-------------+-------------+-------------+--------------+
; key_c0.0111 ; 0           ; 0           ; 0           ; 0            ;
; key_c0.1011 ; 1           ; 1           ; 0           ; 0            ;
; key_c0.1101 ; 1           ; 0           ; 1           ; 0            ;
; key_c0.1110 ; 1           ; 0           ; 0           ; 1            ;
+-------------+-------------+-------------+-------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mediKitVerilog|LEDdriver:b2v_inst32|state                                                                                                                                                                                                                                                                                                                ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+
; Name                ; state.all_state_s15 ; state.all_state_s14 ; state.all_state_s13 ; state.all_state_s12 ; state.all_state_s11 ; state.all_state_s10 ; state.all_state_s9 ; state.all_state_s8 ; state.all_state_s7 ; state.all_state_s6 ; state.all_state_s5 ; state.all_state_s4 ; state.all_state_s3 ; state.all_state_s2 ; state.all_state_s1 ; state.all_state_s0 ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+
; state.all_state_s0  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ;
; state.all_state_s1  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 1                  ;
; state.all_state_s2  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 1                  ;
; state.all_state_s3  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 1                  ;
; state.all_state_s4  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state.all_state_s5  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state.all_state_s6  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state.all_state_s7  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state.all_state_s8  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state.all_state_s9  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state.all_state_s10 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state.all_state_s11 ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state.all_state_s12 ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state.all_state_s13 ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state.all_state_s14 ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; state.all_state_s15 ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                   ;
+------------------------------------------------------+---------------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal                   ; Free of Timing Hazards ;
+------------------------------------------------------+---------------------------------------+------------------------+
; main:b2v_inst14|cur_state.1111_2489                  ; main:b2v_inst14|Selector118           ; yes                    ;
; main:b2v_inst14|cur_state.1011_2567                  ; main:b2v_inst14|Selector118           ; yes                    ;
; main:b2v_inst14|cur_state.0111_2684                  ; main:b2v_inst14|Selector118           ; yes                    ;
; main:b2v_inst14|cur_state.0101_2762                  ; main:b2v_inst14|Selector118           ; yes                    ;
; main:b2v_inst14|cur_state.0011_2840                  ; main:b2v_inst14|Selector118           ; yes                    ;
; main:b2v_inst14|cur_state.0001_2918                  ; main:b2v_inst14|Selector118           ; yes                    ;
; main:b2v_inst14|cur_state.1100_2528                  ; main:b2v_inst14|Selector118           ; yes                    ;
; main:b2v_inst14|cur_state.1000_2645                  ; main:b2v_inst14|Selector118           ; yes                    ;
; main:b2v_inst14|cur_state.0100_2801                  ; main:b2v_inst14|Selector118           ; yes                    ;
; main:b2v_inst14|cur_state.0000_2957                  ; main:b2v_inst14|Selector118           ; yes                    ;
; main:b2v_inst14|cur_state.0110_2723                  ; main:b2v_inst14|Selector118           ; yes                    ;
; main:b2v_inst14|cur_state.1010_2606                  ; main:b2v_inst14|Selector118           ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|p2.count.001_5492      ; numKeyAndSegDriver:b2v_inst34|always3 ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|p2.count.000_5499      ; numKeyAndSegDriver:b2v_inst34|always3 ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|p2.count.110_5457      ; numKeyAndSegDriver:b2v_inst34|always3 ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|p2.count.111_5450      ; numKeyAndSegDriver:b2v_inst34|always3 ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|p2.count.100_5471      ; numKeyAndSegDriver:b2v_inst34|always3 ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|p2.count.101_5464      ; numKeyAndSegDriver:b2v_inst34|always3 ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|p2.count.010_5485      ; numKeyAndSegDriver:b2v_inst34|always3 ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|p2.count.011_5478      ; numKeyAndSegDriver:b2v_inst34|always3 ; yes                    ;
; latticeDriver:b2v_inst30|col_g[3]                    ; latticeDriver:b2v_inst30|col_r[7]     ; yes                    ;
; latticeDriver:b2v_inst30|col_g[4]                    ; latticeDriver:b2v_inst30|col_r[7]     ; yes                    ;
; latticeDriver:b2v_inst30|col_g[6]                    ; latticeDriver:b2v_inst30|col_r[7]     ; yes                    ;
; latticeDriver:b2v_inst30|col_g[7]                    ; latticeDriver:b2v_inst30|col_r[7]     ; yes                    ;
; latticeDriver:b2v_inst30|col_r[0]                    ; latticeDriver:b2v_inst30|col_r[7]     ; yes                    ;
; latticeDriver:b2v_inst30|col_r[1]                    ; latticeDriver:b2v_inst30|col_r[7]     ; yes                    ;
; latticeDriver:b2v_inst30|col_r[6]                    ; latticeDriver:b2v_inst30|col_r[7]     ; yes                    ;
; latticeDriver:b2v_inst30|col_r[7]                    ; latticeDriver:b2v_inst30|col_r[7]     ; yes                    ;
; latticeDriver:b2v_inst30|row[0]                      ; latticeDriver:b2v_inst30|col_r[5]     ; yes                    ;
; latticeDriver:b2v_inst30|row[1]                      ; latticeDriver:b2v_inst30|col_r[5]     ; yes                    ;
; latticeDriver:b2v_inst30|row[2]                      ; latticeDriver:b2v_inst30|col_r[5]     ; yes                    ;
; latticeDriver:b2v_inst30|row[3]                      ; latticeDriver:b2v_inst30|col_r[5]     ; yes                    ;
; latticeDriver:b2v_inst30|row[4]                      ; latticeDriver:b2v_inst30|col_r[5]     ; yes                    ;
; latticeDriver:b2v_inst30|row[5]                      ; latticeDriver:b2v_inst30|col_r[5]     ; yes                    ;
; latticeDriver:b2v_inst30|row[6]                      ; latticeDriver:b2v_inst30|col_r[5]     ; yes                    ;
; latticeDriver:b2v_inst30|row[7]                      ; latticeDriver:b2v_inst30|col_r[5]     ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg[0]                 ; numKeyAndSegDriver:b2v_inst34|seg[6]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg[1]                 ; numKeyAndSegDriver:b2v_inst34|seg[6]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg[2]                 ; numKeyAndSegDriver:b2v_inst34|seg[6]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg[3]                 ; numKeyAndSegDriver:b2v_inst34|seg[6]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg[4]                 ; numKeyAndSegDriver:b2v_inst34|seg[6]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg[5]                 ; numKeyAndSegDriver:b2v_inst34|seg[6]  ; yes                    ;
; numKeyAndSegDriver:b2v_inst34|seg[6]                 ; numKeyAndSegDriver:b2v_inst34|seg[6]  ; yes                    ;
; main:b2v_inst14|cnt_b6[0]                            ; keyInput:b2v_inst|bout6               ; yes                    ;
; main:b2v_inst14|cnt_b5[0]                            ; keyInput:b2v_inst|bout5               ; yes                    ;
; main:b2v_inst14|cnt_b5[1]                            ; keyInput:b2v_inst|bout5               ; yes                    ;
; main:b2v_inst14|cnt_b2[0]                            ; keyInput:b2v_inst|bout2               ; yes                    ;
; main:b2v_inst14|cnt_b4[0]                            ; keyInput:b2v_inst|bout4               ; yes                    ;
; main:b2v_inst14|cnt_b4[1]                            ; keyInput:b2v_inst|bout4               ; yes                    ;
; main:b2v_inst14|cur_state.0010_2879                  ; main:b2v_inst14|Selector118           ; yes                    ;
; main:b2v_inst14|cnt_b1[0]                            ; keyInput:b2v_inst|bout1               ; yes                    ;
; main:b2v_inst14|cnt_b1[1]                            ; keyInput:b2v_inst|bout1               ; yes                    ;
; main:b2v_inst14|gs1[0]                               ; main:b2v_inst14|WideOr8               ; yes                    ;
; main:b2v_inst14|gs1[1]                               ; main:b2v_inst14|WideOr8               ; yes                    ;
; main:b2v_inst14|gs1[2]                               ; main:b2v_inst14|WideOr8               ; yes                    ;
; main:b2v_inst14|gs1[3]                               ; main:b2v_inst14|WideOr8               ; yes                    ;
; main:b2v_inst14|gs1[4]                               ; main:b2v_inst14|WideOr8               ; yes                    ;
; main:b2v_inst14|gs1[5]                               ; main:b2v_inst14|WideOr8               ; yes                    ;
; main:b2v_inst14|gs1[6]                               ; main:b2v_inst14|WideOr8               ; yes                    ;
; main:b2v_inst14|gb1[0]                               ; main:b2v_inst14|WideOr8               ; yes                    ;
; main:b2v_inst14|gb1[1]                               ; main:b2v_inst14|WideOr8               ; yes                    ;
; main:b2v_inst14|gb1[2]                               ; main:b2v_inst14|WideOr8               ; yes                    ;
; main:b2v_inst14|gb1[3]                               ; main:b2v_inst14|WideOr8               ; yes                    ;
; main:b2v_inst14|gb1[4]                               ; main:b2v_inst14|WideOr8               ; yes                    ;
; main:b2v_inst14|gb1[5]                               ; main:b2v_inst14|WideOr8               ; yes                    ;
; main:b2v_inst14|gb1[6]                               ; main:b2v_inst14|WideOr8               ; yes                    ;
; main:b2v_inst14|gs2[0]                               ; main:b2v_inst14|WideOr9               ; yes                    ;
; main:b2v_inst14|gs2[1]                               ; main:b2v_inst14|WideOr9               ; yes                    ;
; main:b2v_inst14|gs2[2]                               ; main:b2v_inst14|WideOr9               ; yes                    ;
; main:b2v_inst14|gs2[3]                               ; main:b2v_inst14|WideOr9               ; yes                    ;
; main:b2v_inst14|gs2[4]                               ; main:b2v_inst14|WideOr9               ; yes                    ;
; main:b2v_inst14|gs2[5]                               ; main:b2v_inst14|WideOr9               ; yes                    ;
; main:b2v_inst14|gs2[6]                               ; main:b2v_inst14|WideOr9               ; yes                    ;
; main:b2v_inst14|gb2[0]                               ; main:b2v_inst14|WideOr9               ; yes                    ;
; main:b2v_inst14|gb2[1]                               ; main:b2v_inst14|WideOr9               ; yes                    ;
; main:b2v_inst14|gb2[2]                               ; main:b2v_inst14|WideOr9               ; yes                    ;
; main:b2v_inst14|gb2[3]                               ; main:b2v_inst14|WideOr9               ; yes                    ;
; main:b2v_inst14|gb2[4]                               ; main:b2v_inst14|WideOr9               ; yes                    ;
; main:b2v_inst14|gb2[5]                               ; main:b2v_inst14|WideOr9               ; yes                    ;
; main:b2v_inst14|gb2[6]                               ; main:b2v_inst14|WideOr9               ; yes                    ;
; main:b2v_inst14|rs1[0]                               ; main:b2v_inst14|WideOr6               ; yes                    ;
; main:b2v_inst14|rs1[1]                               ; main:b2v_inst14|WideOr6               ; yes                    ;
; main:b2v_inst14|rs1[2]                               ; main:b2v_inst14|WideOr6               ; yes                    ;
; main:b2v_inst14|rs1[3]                               ; main:b2v_inst14|WideOr6               ; yes                    ;
; main:b2v_inst14|rs1[4]                               ; main:b2v_inst14|WideOr6               ; yes                    ;
; main:b2v_inst14|rs1[5]                               ; main:b2v_inst14|WideOr6               ; yes                    ;
; main:b2v_inst14|rs1[6]                               ; main:b2v_inst14|WideOr6               ; yes                    ;
; main:b2v_inst14|rb1[0]                               ; main:b2v_inst14|WideOr6               ; yes                    ;
; main:b2v_inst14|rb1[1]                               ; main:b2v_inst14|WideOr6               ; yes                    ;
; main:b2v_inst14|rb1[2]                               ; main:b2v_inst14|WideOr6               ; yes                    ;
; main:b2v_inst14|rb1[3]                               ; main:b2v_inst14|WideOr6               ; yes                    ;
; main:b2v_inst14|rb1[4]                               ; main:b2v_inst14|WideOr6               ; yes                    ;
; main:b2v_inst14|rb1[5]                               ; main:b2v_inst14|WideOr6               ; yes                    ;
; main:b2v_inst14|rb1[6]                               ; main:b2v_inst14|WideOr6               ; yes                    ;
; main:b2v_inst14|rs2[0]                               ; main:b2v_inst14|WideOr7               ; yes                    ;
; main:b2v_inst14|rs2[1]                               ; main:b2v_inst14|WideOr7               ; yes                    ;
; main:b2v_inst14|rs2[2]                               ; main:b2v_inst14|WideOr7               ; yes                    ;
; main:b2v_inst14|rs2[3]                               ; main:b2v_inst14|WideOr7               ; yes                    ;
; main:b2v_inst14|rs2[4]                               ; main:b2v_inst14|WideOr7               ; yes                    ;
; main:b2v_inst14|rs2[5]                               ; main:b2v_inst14|WideOr7               ; yes                    ;
; Number of user-specified and inferred latches = 299  ;                                       ;                        ;
+------------------------------------------------------+---------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                  ;
+--------------------------------------------+--------------------------------------------------------+
; Register name                              ; Reason for Removal                                     ;
+--------------------------------------------+--------------------------------------------------------+
; latticeDriver:b2v_inst30|sel2_2[0]         ; Merged with buzzerDriver:b2v_inst31|count[0]           ;
; numKeyAndSegDriver:b2v_inst34|nums[6]      ; Merged with numKeyAndSegDriver:b2v_inst34|nums[3]      ;
; numKeyAndSegDriver:b2v_inst34|nums_temp[6] ; Merged with numKeyAndSegDriver:b2v_inst34|nums_temp[3] ;
; latticeDriver:b2v_inst30|sel8[0]           ; Merged with buzzerDriver:b2v_inst31|p2.c1[0]           ;
; main:b2v_inst14|cnt_b0[1..3]               ; Lost fanout                                            ;
; latticeDriver:b2v_inst30|sel8[1]           ; Merged with buzzerDriver:b2v_inst31|buz0               ;
; buzzerDriver:b2v_inst31|p2.c1[0]           ; Merged with numKeyAndSegDriver:b2v_inst34|P0.sel4[0]   ;
; freqDiv_20:b2v_inst4|tmp[0]                ; Merged with numKeyAndSegDriver:b2v_inst34|P0.sel4[0]   ;
; LEDdriver:b2v_inst32|state~4               ; Lost fanout                                            ;
; LEDdriver:b2v_inst32|state~5               ; Lost fanout                                            ;
; LEDdriver:b2v_inst32|state~6               ; Lost fanout                                            ;
; LEDdriver:b2v_inst32|state~7               ; Lost fanout                                            ;
; freqDiv_500:b2v_inst26|tmp[0]              ; Merged with numKeyAndSegDriver:b2v_inst34|P0.sel4[0]   ;
; freqDiv_1000:b2v_inst23|tmp[0]             ; Merged with numKeyAndSegDriver:b2v_inst34|P0.sel4[0]   ;
; numKeyAndSegDriver:b2v_inst34|P0.sel4[1]   ; Merged with buzzerDriver:b2v_inst31|buz0               ;
; Total Number of Removed Registers = 17     ;                                                        ;
+--------------------------------------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                           ;
+---------------------------+--------------------+------------------------------------------------------+
; Register name             ; Reason for Removal ; Registers Removed due to This Register               ;
+---------------------------+--------------------+------------------------------------------------------+
; main:b2v_inst14|cnt_b0[1] ; Lost Fanouts       ; main:b2v_inst14|cnt_b0[2], main:b2v_inst14|cnt_b0[3] ;
+---------------------------+--------------------+------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 132   ;
; Number of registers using Synchronous Clear  ; 11    ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 23    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; 64:1               ; 4 bits    ; 168 LEs       ; 72 LEs               ; 96 LEs                 ; Yes        ; |mediKitVerilog|LCD1602driver:b2v_inst35|lcd_data[7]       ;
; 64:1               ; 5 bits    ; 210 LEs       ; 90 LEs               ; 120 LEs                ; Yes        ; |mediKitVerilog|LCD1602driver:b2v_inst35|lcd_data[3]       ;
; 18:1               ; 7 bits    ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; Yes        ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|numb_temp[0] ;
; 66:1               ; 6 bits    ; 264 LEs       ; 36 LEs               ; 228 LEs                ; Yes        ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|nums_temp[2] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|sel61[2]     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mediKitVerilog|main:b2v_inst14|Selector116                ;
; 34:1               ; 7 bits    ; 154 LEs       ; 70 LEs               ; 84 LEs                 ; No         ; |mediKitVerilog|numKeyAndSegDriver:b2v_inst34|Selector222  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LEDdriver:b2v_inst32 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; all_state_s0   ; 0000  ; Unsigned Binary                          ;
; all_state_s1   ; 0001  ; Unsigned Binary                          ;
; all_state_s2   ; 0010  ; Unsigned Binary                          ;
; all_state_s3   ; 0011  ; Unsigned Binary                          ;
; all_state_s4   ; 0100  ; Unsigned Binary                          ;
; all_state_s5   ; 0101  ; Unsigned Binary                          ;
; all_state_s6   ; 0110  ; Unsigned Binary                          ;
; all_state_s7   ; 0111  ; Unsigned Binary                          ;
; all_state_s8   ; 1000  ; Unsigned Binary                          ;
; all_state_s9   ; 1001  ; Unsigned Binary                          ;
; all_state_s10  ; 1010  ; Unsigned Binary                          ;
; all_state_s11  ; 1011  ; Unsigned Binary                          ;
; all_state_s12  ; 1100  ; Unsigned Binary                          ;
; all_state_s13  ; 1101  ; Unsigned Binary                          ;
; all_state_s14  ; 1110  ; Unsigned Binary                          ;
; all_state_s15  ; 1111  ; Unsigned Binary                          ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Div3 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_nvl ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod6 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_qnl ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Div2 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_nvl ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod4 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_qnl ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_nvl ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_qnl ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod5 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_qnl ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod3 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_qnl ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_qnl ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_rnl ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: numKeyAndSegDriver:b2v_inst34|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_ovl ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Dec 26 19:04:12 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mediKitVerilog -c mediKitVerilog
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file medikitverilog.v
    Info (12023): Found entity 1: mediKitVerilog File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file numkeyandsegdriver.v
    Info (12023): Found entity 1: numKeyAndSegDriver File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file main.v
    Info (12023): Found entity 1: main File: D:/works/FPGA/mediKitVerilog/main.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file leddriver.v
    Info (12023): Found entity 1: LEDdriver File: D:/works/FPGA/mediKitVerilog/leddriver.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file lcddecoder.v
    Info (12023): Found entity 1: LCDdecoder File: D:/works/FPGA/mediKitVerilog/lcddecoder.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file lcd1602driver.v
    Info (12023): Found entity 1: LCD1602driver File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file latticedriver.v
    Info (12023): Found entity 1: latticeDriver File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file keyinput.v
    Info (12023): Found entity 1: keyInput File: D:/works/FPGA/mediKitVerilog/keyinput.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file freqdiv_500.v
    Info (12023): Found entity 1: freqDiv_500 File: D:/works/FPGA/mediKitVerilog/freqdiv_500.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file freqdiv_250.v
    Info (12023): Found entity 1: freqDiv_250 File: D:/works/FPGA/mediKitVerilog/freqdiv_250.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file freqdiv_20.v
    Info (12023): Found entity 1: freqDiv_20 File: D:/works/FPGA/mediKitVerilog/freqdiv_20.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file freqdiv_125.v
    Info (12023): Found entity 1: freqDiv_125 File: D:/works/FPGA/mediKitVerilog/freqdiv_125.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file freqdiv_1000.v
    Info (12023): Found entity 1: freqDiv_1000 File: D:/works/FPGA/mediKitVerilog/freqdiv_1000.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file buzzerdriver.v
    Info (12023): Found entity 1: buzzerDriver File: D:/works/FPGA/mediKitVerilog/buzzerdriver.v Line: 2
Info (12127): Elaborating entity "mediKitVerilog" for the top level hierarchy
Info (12128): Elaborating entity "keyInput" for hierarchy "keyInput:b2v_inst" File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 113
Info (12128): Elaborating entity "main" for hierarchy "main:b2v_inst14" File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 142
Warning (10230): Verilog HDL assignment warning at main.v(63): truncated value with size 32 to match size of target (4) File: D:/works/FPGA/mediKitVerilog/main.v Line: 63
Warning (10235): Verilog HDL Always Construct warning at main.v(68): variable "cnt_b0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 68
Warning (10235): Verilog HDL Always Construct warning at main.v(72): variable "cnt_b1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 72
Warning (10235): Verilog HDL Always Construct warning at main.v(75): variable "cnt_b1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 75
Warning (10230): Verilog HDL assignment warning at main.v(75): truncated value with size 32 to match size of target (2) File: D:/works/FPGA/mediKitVerilog/main.v Line: 75
Warning (10240): Verilog HDL Always Construct warning at main.v(67): inferring latch(es) for variable "cnt_b1", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 67
Warning (10235): Verilog HDL Always Construct warning at main.v(80): variable "cnt_b0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 80
Warning (10235): Verilog HDL Always Construct warning at main.v(84): variable "cnt_b4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 84
Warning (10235): Verilog HDL Always Construct warning at main.v(87): variable "cnt_b4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 87
Warning (10230): Verilog HDL assignment warning at main.v(87): truncated value with size 32 to match size of target (2) File: D:/works/FPGA/mediKitVerilog/main.v Line: 87
Warning (10240): Verilog HDL Always Construct warning at main.v(79): inferring latch(es) for variable "cnt_b4", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 79
Warning (10235): Verilog HDL Always Construct warning at main.v(92): variable "cnt_b0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 92
Warning (10235): Verilog HDL Always Construct warning at main.v(96): variable "cnt_b5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 96
Warning (10235): Verilog HDL Always Construct warning at main.v(99): variable "cnt_b5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 99
Warning (10230): Verilog HDL assignment warning at main.v(99): truncated value with size 32 to match size of target (2) File: D:/works/FPGA/mediKitVerilog/main.v Line: 99
Warning (10240): Verilog HDL Always Construct warning at main.v(91): inferring latch(es) for variable "cnt_b5", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 91
Warning (10235): Verilog HDL Always Construct warning at main.v(104): variable "cnt_b0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 104
Warning (10235): Verilog HDL Always Construct warning at main.v(108): variable "cnt_b2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 108
Warning (10235): Verilog HDL Always Construct warning at main.v(111): variable "cnt_b2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 111
Warning (10230): Verilog HDL assignment warning at main.v(111): truncated value with size 32 to match size of target (1) File: D:/works/FPGA/mediKitVerilog/main.v Line: 111
Warning (10240): Verilog HDL Always Construct warning at main.v(103): inferring latch(es) for variable "cnt_b2", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 103
Warning (10235): Verilog HDL Always Construct warning at main.v(116): variable "cnt_b0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 116
Warning (10235): Verilog HDL Always Construct warning at main.v(120): variable "cnt_b6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 120
Warning (10235): Verilog HDL Always Construct warning at main.v(123): variable "cnt_b6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 123
Warning (10230): Verilog HDL assignment warning at main.v(123): truncated value with size 32 to match size of target (1) File: D:/works/FPGA/mediKitVerilog/main.v Line: 123
Warning (10240): Verilog HDL Always Construct warning at main.v(115): inferring latch(es) for variable "cnt_b6", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 115
Warning (10235): Verilog HDL Always Construct warning at main.v(141): variable "cnt_b4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 141
Warning (10235): Verilog HDL Always Construct warning at main.v(146): variable "cnt_b4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 146
Warning (10235): Verilog HDL Always Construct warning at main.v(151): variable "cnt_b5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 151
Warning (10235): Verilog HDL Always Construct warning at main.v(153): variable "cnt_b4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 153
Warning (10235): Verilog HDL Always Construct warning at main.v(158): variable "cnt_b5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 158
Warning (10235): Verilog HDL Always Construct warning at main.v(163): variable "cnt_b5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 163
Warning (10235): Verilog HDL Always Construct warning at main.v(165): variable "cnt_b6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 165
Warning (10235): Verilog HDL Always Construct warning at main.v(170): variable "cnt_b6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 170
Warning (10235): Verilog HDL Always Construct warning at main.v(180): variable "rs1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 180
Warning (10235): Verilog HDL Always Construct warning at main.v(180): variable "rb1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 180
Warning (10235): Verilog HDL Always Construct warning at main.v(180): variable "rs2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 180
Warning (10235): Verilog HDL Always Construct warning at main.v(180): variable "rb2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 180
Warning (10235): Verilog HDL Always Construct warning at main.v(182): variable "gs1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 182
Warning (10235): Verilog HDL Always Construct warning at main.v(182): variable "gb1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 182
Warning (10235): Verilog HDL Always Construct warning at main.v(182): variable "gs2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 182
Warning (10235): Verilog HDL Always Construct warning at main.v(182): variable "gb2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 182
Warning (10235): Verilog HDL Always Construct warning at main.v(184): variable "ys1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 184
Warning (10235): Verilog HDL Always Construct warning at main.v(184): variable "yb1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 184
Warning (10235): Verilog HDL Always Construct warning at main.v(184): variable "ys2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 184
Warning (10235): Verilog HDL Always Construct warning at main.v(184): variable "yb2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 184
Warning (10235): Verilog HDL Always Construct warning at main.v(191): variable "gs1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 191
Warning (10235): Verilog HDL Always Construct warning at main.v(191): variable "gb1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 191
Warning (10235): Verilog HDL Always Construct warning at main.v(191): variable "gs2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 191
Warning (10235): Verilog HDL Always Construct warning at main.v(191): variable "gb2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 191
Warning (10235): Verilog HDL Always Construct warning at main.v(194): variable "cnt_u1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 194
Warning (10230): Verilog HDL assignment warning at main.v(194): truncated value with size 32 to match size of target (4) File: D:/works/FPGA/mediKitVerilog/main.v Line: 194
Warning (10235): Verilog HDL Always Construct warning at main.v(196): variable "ys1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 196
Warning (10235): Verilog HDL Always Construct warning at main.v(196): variable "yb1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 196
Warning (10235): Verilog HDL Always Construct warning at main.v(196): variable "ys2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 196
Warning (10235): Verilog HDL Always Construct warning at main.v(196): variable "yb2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 196
Warning (10235): Verilog HDL Always Construct warning at main.v(199): variable "cnt_u1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 199
Warning (10230): Verilog HDL assignment warning at main.v(199): truncated value with size 32 to match size of target (4) File: D:/works/FPGA/mediKitVerilog/main.v Line: 199
Warning (10235): Verilog HDL Always Construct warning at main.v(204): variable "cnt_u1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 204
Warning (10230): Verilog HDL assignment warning at main.v(204): truncated value with size 32 to match size of target (4) File: D:/works/FPGA/mediKitVerilog/main.v Line: 204
Warning (10235): Verilog HDL Always Construct warning at main.v(213): variable "temp1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 213
Warning (10235): Verilog HDL Always Construct warning at main.v(218): variable "rs1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 218
Warning (10235): Verilog HDL Always Construct warning at main.v(218): variable "rb1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 218
Warning (10235): Verilog HDL Always Construct warning at main.v(218): variable "rs2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 218
Warning (10235): Verilog HDL Always Construct warning at main.v(218): variable "rb2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 218
Warning (10235): Verilog HDL Always Construct warning at main.v(221): variable "cnt_u2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 221
Warning (10230): Verilog HDL assignment warning at main.v(221): truncated value with size 32 to match size of target (4) File: D:/works/FPGA/mediKitVerilog/main.v Line: 221
Warning (10235): Verilog HDL Always Construct warning at main.v(223): variable "ys1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 223
Warning (10235): Verilog HDL Always Construct warning at main.v(223): variable "yb1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 223
Warning (10235): Verilog HDL Always Construct warning at main.v(223): variable "ys2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 223
Warning (10235): Verilog HDL Always Construct warning at main.v(223): variable "yb2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 223
Warning (10235): Verilog HDL Always Construct warning at main.v(226): variable "cnt_u2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 226
Warning (10230): Verilog HDL assignment warning at main.v(226): truncated value with size 32 to match size of target (4) File: D:/works/FPGA/mediKitVerilog/main.v Line: 226
Warning (10235): Verilog HDL Always Construct warning at main.v(231): variable "cnt_u2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 231
Warning (10230): Verilog HDL assignment warning at main.v(231): truncated value with size 32 to match size of target (4) File: D:/works/FPGA/mediKitVerilog/main.v Line: 231
Warning (10235): Verilog HDL Always Construct warning at main.v(240): variable "temp1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 240
Warning (10235): Verilog HDL Always Construct warning at main.v(245): variable "rs1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 245
Warning (10235): Verilog HDL Always Construct warning at main.v(245): variable "rb1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 245
Warning (10235): Verilog HDL Always Construct warning at main.v(245): variable "rs2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 245
Warning (10235): Verilog HDL Always Construct warning at main.v(245): variable "rb2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 245
Warning (10235): Verilog HDL Always Construct warning at main.v(248): variable "cnt_u3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 248
Warning (10230): Verilog HDL assignment warning at main.v(248): truncated value with size 32 to match size of target (4) File: D:/works/FPGA/mediKitVerilog/main.v Line: 248
Warning (10235): Verilog HDL Always Construct warning at main.v(250): variable "gs1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 250
Warning (10235): Verilog HDL Always Construct warning at main.v(250): variable "gb1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 250
Warning (10235): Verilog HDL Always Construct warning at main.v(250): variable "gs2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 250
Warning (10235): Verilog HDL Always Construct warning at main.v(250): variable "gb2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 250
Warning (10235): Verilog HDL Always Construct warning at main.v(253): variable "cnt_u3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 253
Warning (10230): Verilog HDL assignment warning at main.v(253): truncated value with size 32 to match size of target (4) File: D:/works/FPGA/mediKitVerilog/main.v Line: 253
Warning (10235): Verilog HDL Always Construct warning at main.v(258): variable "cnt_u3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 258
Warning (10230): Verilog HDL assignment warning at main.v(258): truncated value with size 32 to match size of target (4) File: D:/works/FPGA/mediKitVerilog/main.v Line: 258
Warning (10235): Verilog HDL Always Construct warning at main.v(267): variable "temp1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 267
Warning (10240): Verilog HDL Always Construct warning at main.v(127): inferring latch(es) for variable "cur_state", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (10240): Verilog HDL Always Construct warning at main.v(127): inferring latch(es) for variable "cnt_u1", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (10240): Verilog HDL Always Construct warning at main.v(127): inferring latch(es) for variable "cnt_u2", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (10240): Verilog HDL Always Construct warning at main.v(127): inferring latch(es) for variable "cnt_u3", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (10240): Verilog HDL Always Construct warning at main.v(276): inferring latch(es) for variable "temp1", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 276
Warning (10235): Verilog HDL Always Construct warning at main.v(309): variable "nums" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 309
Warning (10235): Verilog HDL Always Construct warning at main.v(310): variable "numb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 310
Warning (10235): Verilog HDL Always Construct warning at main.v(314): variable "nums" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 314
Warning (10235): Verilog HDL Always Construct warning at main.v(315): variable "numb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 315
Warning (10235): Verilog HDL Always Construct warning at main.v(319): variable "nums" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 319
Warning (10235): Verilog HDL Always Construct warning at main.v(320): variable "numb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 320
Warning (10235): Verilog HDL Always Construct warning at main.v(324): variable "nums" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 324
Warning (10235): Verilog HDL Always Construct warning at main.v(325): variable "numb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 325
Warning (10235): Verilog HDL Always Construct warning at main.v(329): variable "nums" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 329
Warning (10235): Verilog HDL Always Construct warning at main.v(330): variable "numb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 330
Warning (10235): Verilog HDL Always Construct warning at main.v(334): variable "nums" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 334
Warning (10235): Verilog HDL Always Construct warning at main.v(335): variable "numb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/main.v Line: 335
Info (10264): Verilog HDL Case Statement information at main.v(306): all case item expressions in this case statement are onehot File: D:/works/FPGA/mediKitVerilog/main.v Line: 306
Warning (10240): Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable "rs1", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Warning (10240): Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable "rb1", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Warning (10240): Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable "rs2", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Warning (10240): Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable "rb2", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Warning (10240): Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable "gs1", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Warning (10240): Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable "gb1", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Warning (10240): Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable "gs2", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Warning (10240): Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable "gb2", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Warning (10240): Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable "ys1", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Warning (10240): Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable "yb1", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Warning (10240): Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable "ys2", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Warning (10240): Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable "yb2", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "yb2[0]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "yb2[1]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "yb2[2]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "yb2[3]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "yb2[4]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "yb2[5]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "yb2[6]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "ys2[0]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "ys2[1]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "ys2[2]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "ys2[3]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "ys2[4]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "ys2[5]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "ys2[6]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "yb1[0]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "yb1[1]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "yb1[2]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "yb1[3]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "yb1[4]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "yb1[5]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "yb1[6]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "ys1[0]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "ys1[1]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "ys1[2]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "ys1[3]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "ys1[4]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "ys1[5]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "ys1[6]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "gb2[0]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "gb2[1]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "gb2[2]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "gb2[3]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "gb2[4]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "gb2[5]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "gb2[6]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "gs2[0]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "gs2[1]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "gs2[2]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "gs2[3]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "gs2[4]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "gs2[5]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "gs2[6]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "gb1[0]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "gb1[1]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "gb1[2]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "gb1[3]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "gb1[4]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "gb1[5]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "gb1[6]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "gs1[0]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "gs1[1]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "gs1[2]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "gs1[3]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "gs1[4]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "gs1[5]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "gs1[6]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "rb2[0]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "rb2[1]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "rb2[2]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "rb2[3]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "rb2[4]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "rb2[5]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "rb2[6]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "rs2[0]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "rs2[1]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "rs2[2]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "rs2[3]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "rs2[4]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "rs2[5]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "rs2[6]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "rb1[0]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "rb1[1]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "rb1[2]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "rb1[3]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "rb1[4]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "rb1[5]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "rb1[6]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "rs1[0]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "rs1[1]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "rs1[2]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "rs1[3]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "rs1[4]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "rs1[5]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "rs1[6]" at main.v(304) File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
Info (10041): Inferred latch for "temp1.0101" at main.v(276) File: D:/works/FPGA/mediKitVerilog/main.v Line: 276
Info (10041): Inferred latch for "temp1.0000" at main.v(276) File: D:/works/FPGA/mediKitVerilog/main.v Line: 276
Info (10041): Inferred latch for "cnt_u3[0]" at main.v(127) File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Info (10041): Inferred latch for "cnt_u3[1]" at main.v(127) File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Info (10041): Inferred latch for "cnt_u3[2]" at main.v(127) File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Info (10041): Inferred latch for "cnt_u3[3]" at main.v(127) File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Info (10041): Inferred latch for "cnt_u2[0]" at main.v(127) File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Info (10041): Inferred latch for "cnt_u2[1]" at main.v(127) File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Info (10041): Inferred latch for "cnt_u2[2]" at main.v(127) File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Info (10041): Inferred latch for "cnt_u2[3]" at main.v(127) File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Info (10041): Inferred latch for "cnt_u1[0]" at main.v(127) File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Info (10041): Inferred latch for "cnt_u1[1]" at main.v(127) File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Info (10041): Inferred latch for "cnt_u1[2]" at main.v(127) File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Info (10041): Inferred latch for "cnt_u1[3]" at main.v(127) File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Info (10041): Inferred latch for "cur_state.1111" at main.v(127) File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Info (10041): Inferred latch for "cur_state.1100" at main.v(127) File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Info (10041): Inferred latch for "cur_state.1011" at main.v(127) File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Info (10041): Inferred latch for "cur_state.1010" at main.v(127) File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Info (10041): Inferred latch for "cur_state.1000" at main.v(127) File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Info (10041): Inferred latch for "cur_state.0111" at main.v(127) File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Info (10041): Inferred latch for "cur_state.0110" at main.v(127) File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Info (10041): Inferred latch for "cur_state.0101" at main.v(127) File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Info (10041): Inferred latch for "cur_state.0100" at main.v(127) File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Info (10041): Inferred latch for "cur_state.0011" at main.v(127) File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Info (10041): Inferred latch for "cur_state.0010" at main.v(127) File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Info (10041): Inferred latch for "cur_state.0001" at main.v(127) File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Info (10041): Inferred latch for "cur_state.0000" at main.v(127) File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Info (10041): Inferred latch for "cnt_b6[0]" at main.v(115) File: D:/works/FPGA/mediKitVerilog/main.v Line: 115
Info (10041): Inferred latch for "cnt_b2[0]" at main.v(103) File: D:/works/FPGA/mediKitVerilog/main.v Line: 103
Info (10041): Inferred latch for "cnt_b5[0]" at main.v(91) File: D:/works/FPGA/mediKitVerilog/main.v Line: 91
Info (10041): Inferred latch for "cnt_b5[1]" at main.v(91) File: D:/works/FPGA/mediKitVerilog/main.v Line: 91
Info (10041): Inferred latch for "cnt_b4[0]" at main.v(79) File: D:/works/FPGA/mediKitVerilog/main.v Line: 79
Info (10041): Inferred latch for "cnt_b4[1]" at main.v(79) File: D:/works/FPGA/mediKitVerilog/main.v Line: 79
Info (10041): Inferred latch for "cnt_b1[0]" at main.v(67) File: D:/works/FPGA/mediKitVerilog/main.v Line: 67
Info (10041): Inferred latch for "cnt_b1[1]" at main.v(67) File: D:/works/FPGA/mediKitVerilog/main.v Line: 67
Info (12128): Elaborating entity "freqDiv_1000" for hierarchy "freqDiv_1000:b2v_inst23" File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 147
Warning (10230): Verilog HDL assignment warning at freqdiv_1000.v(18): truncated value with size 32 to match size of target (9) File: D:/works/FPGA/mediKitVerilog/freqdiv_1000.v Line: 18
Info (12128): Elaborating entity "freqDiv_500" for hierarchy "freqDiv_500:b2v_inst26" File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 152
Warning (10230): Verilog HDL assignment warning at freqdiv_500.v(18): truncated value with size 32 to match size of target (8) File: D:/works/FPGA/mediKitVerilog/freqdiv_500.v Line: 18
Info (12128): Elaborating entity "freqDiv_250" for hierarchy "freqDiv_250:b2v_inst28" File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 157
Warning (10230): Verilog HDL assignment warning at freqdiv_250.v(19): truncated value with size 32 to match size of target (7) File: D:/works/FPGA/mediKitVerilog/freqdiv_250.v Line: 19
Info (12128): Elaborating entity "freqDiv_125" for hierarchy "freqDiv_125:b2v_inst29" File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 162
Warning (10230): Verilog HDL assignment warning at freqdiv_125.v(18): truncated value with size 32 to match size of target (6) File: D:/works/FPGA/mediKitVerilog/freqdiv_125.v Line: 18
Info (12128): Elaborating entity "latticeDriver" for hierarchy "latticeDriver:b2v_inst30" File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 174
Warning (10230): Verilog HDL assignment warning at latticedriver.v(29): truncated value with size 32 to match size of target (3) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 29
Warning (10230): Verilog HDL assignment warning at latticedriver.v(36): truncated value with size 32 to match size of target (1) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 36
Warning (10230): Verilog HDL assignment warning at latticedriver.v(43): truncated value with size 32 to match size of target (1) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 43
Warning (10230): Verilog HDL assignment warning at latticedriver.v(50): truncated value with size 32 to match size of target (1) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 50
Warning (10230): Verilog HDL assignment warning at latticedriver.v(57): truncated value with size 32 to match size of target (1) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 57
Warning (10235): Verilog HDL Always Construct warning at latticedriver.v(169): variable "sel2_2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 169
Warning (10235): Verilog HDL Always Construct warning at latticedriver.v(274): variable "sel2_2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 274
Warning (10235): Verilog HDL Always Construct warning at latticedriver.v(379): variable "sel2_2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 379
Warning (10235): Verilog HDL Always Construct warning at latticedriver.v(484): variable "sel2_8" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 484
Warning (10235): Verilog HDL Always Construct warning at latticedriver.v(590): variable "sel2_8" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 590
Warning (10235): Verilog HDL Always Construct warning at latticedriver.v(695): variable "sel2_8" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 695
Warning (10240): Verilog HDL Always Construct warning at latticedriver.v(61): inferring latch(es) for variable "col_r", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Warning (10240): Verilog HDL Always Construct warning at latticedriver.v(61): inferring latch(es) for variable "col_g", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Warning (10240): Verilog HDL Always Construct warning at latticedriver.v(61): inferring latch(es) for variable "row", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "row[0]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "row[1]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "row[2]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "row[3]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "row[4]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "row[5]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "row[6]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "row[7]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "col_g[0]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "col_g[1]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "col_g[2]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "col_g[3]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "col_g[4]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "col_g[5]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "col_g[6]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "col_g[7]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "col_r[0]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "col_r[1]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "col_r[2]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "col_r[3]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "col_r[4]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "col_r[5]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "col_r[6]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (10041): Inferred latch for "col_r[7]" at latticedriver.v(61) File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
Info (12128): Elaborating entity "buzzerDriver" for hierarchy "buzzerDriver:b2v_inst31" File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 181
Warning (10230): Verilog HDL assignment warning at buzzerdriver.v(19): truncated value with size 32 to match size of target (1) File: D:/works/FPGA/mediKitVerilog/buzzerdriver.v Line: 19
Warning (10230): Verilog HDL assignment warning at buzzerdriver.v(35): truncated value with size 32 to match size of target (1) File: D:/works/FPGA/mediKitVerilog/buzzerdriver.v Line: 35
Warning (10235): Verilog HDL Always Construct warning at buzzerdriver.v(43): variable "count" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/buzzerdriver.v Line: 43
Warning (10235): Verilog HDL Always Construct warning at buzzerdriver.v(45): variable "clk_base" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/buzzerdriver.v Line: 45
Warning (10235): Verilog HDL Always Construct warning at buzzerdriver.v(47): variable "buz0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/buzzerdriver.v Line: 47
Info (12128): Elaborating entity "LEDdriver" for hierarchy "LEDdriver:b2v_inst32" File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 187
Info (12128): Elaborating entity "numKeyAndSegDriver" for hierarchy "numKeyAndSegDriver:b2v_inst34" File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 202
Warning (10230): Verilog HDL assignment warning at numkeyandsegdriver.v(68): truncated value with size 32 to match size of target (2) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 68
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(79): variable "state_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 79
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(94): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 94
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(107): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 107
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(120): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 120
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(133): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 133
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(136): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 136
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(75): inferring latch(es) for variable "C", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (10264): Verilog HDL Case Statement information at numkeyandsegdriver.v(146): all case item expressions in this case statement are onehot File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 146
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(246): variable "count" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 246
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(252): variable "seg_temp1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 252
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(254): variable "seg_temp3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 254
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(256): variable "seg_temp5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 256
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(258): variable "seg_temp9" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 258
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(260): variable "seg_temp11" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 260
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(262): variable "seg_temp13" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 262
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(285): variable "seg_temp7" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 285
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(293): variable "seg_temp2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 293
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(295): variable "seg_temp4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 295
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(297): variable "seg_temp6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 297
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(299): variable "seg_temp10" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 299
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(301): variable "seg_temp12" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 301
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(303): variable "seg_temp14" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 303
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(332): variable "seg_temp8" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 332
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(337): variable "cnt_u2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 337
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(362): variable "seg_tempnb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 362
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(367): variable "cnt_u2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 367
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(392): variable "seg_tempna" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 392
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(397): variable "cnt_u3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 397
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(422): variable "seg_tempnb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 422
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(427): variable "cnt_u3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 427
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(452): variable "seg_tempna" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 452
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(457): variable "cnt_u1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 457
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(482): variable "seg_tempnb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 482
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(487): variable "cnt_u1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 487
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(512): variable "seg_tempna" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 512
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(238): inferring latch(es) for variable "count", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(238): inferring latch(es) for variable "seg", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(238): inferring latch(es) for variable "seg_temp7", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(238): inferring latch(es) for variable "seg_temp8", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(238): inferring latch(es) for variable "seg_tempnb", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(238): inferring latch(es) for variable "seg_tempna", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(524): variable "pre" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 524
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(524): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 524
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(528): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 528
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(540): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 540
Info (10264): Verilog HDL Case Statement information at numkeyandsegdriver.v(540): all case item expressions in this case statement are onehot File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 540
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(578): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 578
Info (10264): Verilog HDL Case Statement information at numkeyandsegdriver.v(578): all case item expressions in this case statement are onehot File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 578
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(616): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 616
Info (10264): Verilog HDL Case Statement information at numkeyandsegdriver.v(616): all case item expressions in this case statement are onehot File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 616
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(654): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 654
Info (10264): Verilog HDL Case Statement information at numkeyandsegdriver.v(654): all case item expressions in this case statement are onehot File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 654
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(692): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 692
Info (10264): Verilog HDL Case Statement information at numkeyandsegdriver.v(692): all case item expressions in this case statement are onehot File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 692
Warning (10235): Verilog HDL Always Construct warning at numkeyandsegdriver.v(730): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 730
Info (10264): Verilog HDL Case Statement information at numkeyandsegdriver.v(730): all case item expressions in this case statement are onehot File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 730
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable "pre", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable "seg_temp1", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable "seg_temp2", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable "seg_temp3", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable "seg_temp4", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable "seg_temp5", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable "seg_temp6", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable "seg_temp9", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable "seg_temp10", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable "seg_temp11", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable "seg_temp12", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable "seg_temp13", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable "seg_temp14", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Warning (10230): Verilog HDL assignment warning at numkeyandsegdriver.v(779): truncated value with size 32 to match size of target (6) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 779
Warning (10240): Verilog HDL Always Construct warning at numkeyandsegdriver.v(772): inferring latch(es) for variable "sel61", which holds its previous value in one or more paths through the always construct File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 772
Info (10041): Inferred latch for "sel61[0]" at numkeyandsegdriver.v(772) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 772
Info (10041): Inferred latch for "sel61[1]" at numkeyandsegdriver.v(772) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 772
Info (10041): Inferred latch for "sel61[2]" at numkeyandsegdriver.v(772) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 772
Info (10041): Inferred latch for "sel61[3]" at numkeyandsegdriver.v(772) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 772
Info (10041): Inferred latch for "sel61[4]" at numkeyandsegdriver.v(772) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 772
Info (10041): Inferred latch for "sel61[5]" at numkeyandsegdriver.v(772) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 772
Info (10041): Inferred latch for "seg_temp14[0]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp14[1]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp14[2]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp14[3]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp14[4]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp14[5]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp14[6]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp13[0]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp13[1]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp13[2]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp13[3]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp13[4]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp13[5]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp13[6]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp12[0]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp12[1]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp12[2]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp12[3]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp12[4]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp12[5]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp12[6]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp11[0]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp11[1]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp11[2]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp11[3]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp11[4]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp11[5]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp11[6]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp10[0]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp10[1]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp10[2]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp10[3]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp10[4]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp10[5]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp10[6]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp9[0]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp9[1]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp9[2]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp9[3]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp9[4]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp9[5]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp9[6]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp6[0]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp6[1]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp6[2]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp6[3]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp6[4]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp6[5]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp6[6]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp5[0]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp5[1]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp5[2]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp5[3]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp5[4]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp5[5]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp5[6]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp4[0]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp4[1]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp4[2]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp4[3]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp4[4]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp4[5]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp4[6]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp3[0]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp3[1]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp3[2]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp3[3]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp3[4]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp3[5]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp3[6]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp2[0]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp2[1]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp2[2]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp2[3]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp2[4]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp2[5]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp2[6]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp1[0]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp1[1]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp1[2]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp1[3]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp1[4]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp1[5]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_temp1[6]" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "pre.10000" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "pre.01111" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "pre.01110" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "pre.01101" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "pre.01100" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "pre.01011" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "pre.01010" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "pre.01001" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "pre.01000" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "pre.00111" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "pre.00110" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "pre.00101" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "pre.00100" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "pre.00011" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "pre.00010" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "pre.00001" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "pre.00000" at numkeyandsegdriver.v(522) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
Info (10041): Inferred latch for "seg_tempna[0]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "seg_tempna[1]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "seg_tempna[2]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "seg_tempna[3]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "seg_tempna[4]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "seg_tempna[5]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "seg_tempna[6]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "seg_tempnb[0]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "seg_tempnb[1]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "seg_tempnb[2]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "seg_tempnb[3]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "seg_tempnb[4]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "seg_tempnb[5]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "seg_tempnb[6]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "seg_temp8[0]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "seg_temp8[1]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "seg_temp8[2]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "seg_temp8[3]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "seg_temp8[4]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "seg_temp8[5]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "seg_temp8[6]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "seg_temp7[0]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "seg_temp7[1]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "seg_temp7[2]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "seg_temp7[3]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "seg_temp7[4]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "seg_temp7[5]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "seg_temp7[6]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "seg[0]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "seg[1]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "seg[2]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "seg[3]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "seg[4]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "seg[5]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "seg[6]" at numkeyandsegdriver.v(238) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Info (10041): Inferred latch for "p2.count.111" at numkeyandsegdriver.v(246) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 246
Info (10041): Inferred latch for "p2.count.110" at numkeyandsegdriver.v(246) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 246
Info (10041): Inferred latch for "p2.count.101" at numkeyandsegdriver.v(246) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 246
Info (10041): Inferred latch for "p2.count.100" at numkeyandsegdriver.v(246) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 246
Info (10041): Inferred latch for "p2.count.011" at numkeyandsegdriver.v(246) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 246
Info (10041): Inferred latch for "p2.count.010" at numkeyandsegdriver.v(246) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 246
Info (10041): Inferred latch for "p2.count.001" at numkeyandsegdriver.v(246) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 246
Info (10041): Inferred latch for "p2.count.000" at numkeyandsegdriver.v(246) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 246
Info (10041): Inferred latch for "C.10000" at numkeyandsegdriver.v(75) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (10041): Inferred latch for "C.01111" at numkeyandsegdriver.v(75) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (10041): Inferred latch for "C.01110" at numkeyandsegdriver.v(75) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (10041): Inferred latch for "C.01101" at numkeyandsegdriver.v(75) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (10041): Inferred latch for "C.01100" at numkeyandsegdriver.v(75) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (10041): Inferred latch for "C.01011" at numkeyandsegdriver.v(75) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (10041): Inferred latch for "C.01010" at numkeyandsegdriver.v(75) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (10041): Inferred latch for "C.01001" at numkeyandsegdriver.v(75) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (10041): Inferred latch for "C.01000" at numkeyandsegdriver.v(75) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (10041): Inferred latch for "C.00111" at numkeyandsegdriver.v(75) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (10041): Inferred latch for "C.00110" at numkeyandsegdriver.v(75) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (10041): Inferred latch for "C.00101" at numkeyandsegdriver.v(75) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (10041): Inferred latch for "C.00100" at numkeyandsegdriver.v(75) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (10041): Inferred latch for "C.00011" at numkeyandsegdriver.v(75) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (10041): Inferred latch for "C.00010" at numkeyandsegdriver.v(75) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (10041): Inferred latch for "C.00001" at numkeyandsegdriver.v(75) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (10041): Inferred latch for "C.00000" at numkeyandsegdriver.v(75) File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Info (12128): Elaborating entity "LCD1602driver" for hierarchy "LCD1602driver:b2v_inst35" File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 222
Warning (10230): Verilog HDL assignment warning at lcd1602driver.v(52): truncated value with size 32 to match size of target (6) File: D:/works/FPGA/mediKitVerilog/lcd1602driver.v Line: 52
Info (12128): Elaborating entity "LCDdecoder" for hierarchy "LCDdecoder:b2v_inst36" File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 227
Info (12128): Elaborating entity "freqDiv_20" for hierarchy "freqDiv_20:b2v_inst4" File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 247
Warning (10230): Verilog HDL assignment warning at freqdiv_20.v(19): truncated value with size 32 to match size of target (4) File: D:/works/FPGA/mediKitVerilog/freqdiv_20.v Line: 19
Info (278001): Inferred 11 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "numKeyAndSegDriver:b2v_inst34|Div3" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 487
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "numKeyAndSegDriver:b2v_inst34|Mod6" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 487
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "numKeyAndSegDriver:b2v_inst34|Div2" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 427
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "numKeyAndSegDriver:b2v_inst34|Mod4" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 427
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "numKeyAndSegDriver:b2v_inst34|Div1" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 367
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "numKeyAndSegDriver:b2v_inst34|Mod2" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 367
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "numKeyAndSegDriver:b2v_inst34|Mod5" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 457
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "numKeyAndSegDriver:b2v_inst34|Mod3" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 397
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "numKeyAndSegDriver:b2v_inst34|Mod1" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 337
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "numKeyAndSegDriver:b2v_inst34|Mod0" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 308
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "numKeyAndSegDriver:b2v_inst34|Div0" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 267
Info (12130): Elaborated megafunction instantiation "numKeyAndSegDriver:b2v_inst34|lpm_divide:Div3" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 487
Info (12133): Instantiated megafunction "numKeyAndSegDriver:b2v_inst34|lpm_divide:Div3" with the following parameter: File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 487
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_nvl.tdf
    Info (12023): Found entity 1: lpm_divide_nvl File: D:/works/FPGA/mediKitVerilog/db/lpm_divide_nvl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8kh File: D:/works/FPGA/mediKitVerilog/db/sign_div_unsign_8kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_bie.tdf
    Info (12023): Found entity 1: alt_u_div_bie File: D:/works/FPGA/mediKitVerilog/db/alt_u_div_bie.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf
    Info (12023): Found entity 1: add_sub_e7c File: D:/works/FPGA/mediKitVerilog/db/add_sub_e7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf
    Info (12023): Found entity 1: add_sub_f7c File: D:/works/FPGA/mediKitVerilog/db/add_sub_f7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf
    Info (12023): Found entity 1: add_sub_g7c File: D:/works/FPGA/mediKitVerilog/db/add_sub_g7c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf
    Info (12023): Found entity 1: add_sub_h7c File: D:/works/FPGA/mediKitVerilog/db/add_sub_h7c.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf
    Info (12023): Found entity 1: add_sub_i7c File: D:/works/FPGA/mediKitVerilog/db/add_sub_i7c.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod6" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 487
Info (12133): Instantiated megafunction "numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod6" with the following parameter: File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 487
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_qnl.tdf
    Info (12023): Found entity 1: lpm_divide_qnl File: D:/works/FPGA/mediKitVerilog/db/lpm_divide_qnl.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod5" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 457
Info (12133): Instantiated megafunction "numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod5" with the following parameter: File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 457
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod0" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 308
Info (12133): Instantiated megafunction "numKeyAndSegDriver:b2v_inst34|lpm_divide:Mod0" with the following parameter: File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 308
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rnl.tdf
    Info (12023): Found entity 1: lpm_divide_rnl File: D:/works/FPGA/mediKitVerilog/db/lpm_divide_rnl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: D:/works/FPGA/mediKitVerilog/db/sign_div_unsign_9kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_die.tdf
    Info (12023): Found entity 1: alt_u_div_die File: D:/works/FPGA/mediKitVerilog/db/alt_u_div_die.tdf Line: 33
Info (12130): Elaborated megafunction instantiation "numKeyAndSegDriver:b2v_inst34|lpm_divide:Div0" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 267
Info (12133): Instantiated megafunction "numKeyAndSegDriver:b2v_inst34|lpm_divide:Div0" with the following parameter: File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 267
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ovl.tdf
    Info (12023): Found entity 1: lpm_divide_ovl File: D:/works/FPGA/mediKitVerilog/db/lpm_divide_ovl.tdf Line: 25
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "latticeDriver:b2v_inst30|col_g[4]" merged with LATCH primitive "latticeDriver:b2v_inst30|col_g[3]" File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
    Info (13026): Duplicate LATCH primitive "latticeDriver:b2v_inst30|col_g[7]" merged with LATCH primitive "latticeDriver:b2v_inst30|col_g[6]" File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
    Info (13026): Duplicate LATCH primitive "latticeDriver:b2v_inst30|col_r[7]" merged with LATCH primitive "latticeDriver:b2v_inst30|col_g[6]" File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
    Info (13026): Duplicate LATCH primitive "latticeDriver:b2v_inst30|col_r[6]" merged with LATCH primitive "latticeDriver:b2v_inst30|col_g[6]" File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
    Info (13026): Duplicate LATCH primitive "latticeDriver:b2v_inst30|col_r[1]" merged with LATCH primitive "latticeDriver:b2v_inst30|col_r[0]" File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
    Info (13026): Duplicate LATCH primitive "main:b2v_inst14|gs1[6]" merged with LATCH primitive "main:b2v_inst14|gs1[3]" File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Info (13026): Duplicate LATCH primitive "main:b2v_inst14|gs2[6]" merged with LATCH primitive "main:b2v_inst14|gs2[3]" File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Info (13026): Duplicate LATCH primitive "main:b2v_inst14|rs1[6]" merged with LATCH primitive "main:b2v_inst14|rs1[3]" File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Info (13026): Duplicate LATCH primitive "main:b2v_inst14|rs2[6]" merged with LATCH primitive "main:b2v_inst14|rs2[3]" File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Info (13026): Duplicate LATCH primitive "main:b2v_inst14|ys1[6]" merged with LATCH primitive "main:b2v_inst14|ys1[3]" File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Info (13026): Duplicate LATCH primitive "main:b2v_inst14|ys2[6]" merged with LATCH primitive "main:b2v_inst14|ys2[3]" File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Info (13026): Duplicate LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_tempna[2]" merged with LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_tempna[1]" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
    Info (13026): Duplicate LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_tempna[3]" merged with LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_tempna[1]" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
    Info (13026): Duplicate LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_tempna[6]" merged with LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_tempna[1]" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
    Info (13026): Duplicate LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_temp5[6]" merged with LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_temp5[3]" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Info (13026): Duplicate LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_temp13[6]" merged with LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_temp13[3]" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Info (13026): Duplicate LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_temp3[6]" merged with LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_temp3[3]" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Info (13026): Duplicate LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_temp9[6]" merged with LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_temp9[3]" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Info (13026): Duplicate LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_temp1[6]" merged with LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_temp1[3]" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Info (13026): Duplicate LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_temp11[6]" merged with LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_temp11[3]" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Info (13026): Duplicate LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_temp7[6]" merged with LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_temp7[3]" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
    Info (13026): Duplicate LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_tempna[5]" merged with LATCH primitive "numKeyAndSegDriver:b2v_inst34|seg_tempna[4]" File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
Warning (13012): Latch main:b2v_inst14|cur_state.1111_2489 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.1100_2528 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|cur_state.1011_2567 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0011_2840 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|cur_state.0101_2762 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cnt_b0[0] File: D:/works/FPGA/mediKitVerilog/main.v Line: 57
Warning (13012): Latch main:b2v_inst14|cur_state.0011_2840 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.1010_2606 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|cur_state.0001_2918 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|cur_state.1100_2528 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0100_2801 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|cur_state.0100_2801 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.1011_2567 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|cur_state.0000_2957 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cnt_b0[0] File: D:/works/FPGA/mediKitVerilog/main.v Line: 57
Warning (13012): Latch main:b2v_inst14|cur_state.1010_2606 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0010_2879 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch latticeDriver:b2v_inst30|col_g[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|WideOr3 File: D:/works/FPGA/mediKitVerilog/main.v Line: 298
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14|WideOr3 File: D:/works/FPGA/mediKitVerilog/main.v Line: 298
Warning (13012): Latch latticeDriver:b2v_inst30|col_g[6] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|WideOr3 File: D:/works/FPGA/mediKitVerilog/main.v Line: 298
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14|WideOr3 File: D:/works/FPGA/mediKitVerilog/main.v Line: 298
Warning (13012): Latch latticeDriver:b2v_inst30|col_r[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/latticedriver.v Line: 61
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|WideOr5 File: D:/works/FPGA/mediKitVerilog/main.v Line: 298
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14|WideOr3 File: D:/works/FPGA/mediKitVerilog/main.v Line: 298
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|p2.count.001_5492 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 246
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|WideOr4 File: D:/works/FPGA/mediKitVerilog/main.v Line: 298
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|p2.count.001_5492 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 246
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|WideOr4 File: D:/works/FPGA/mediKitVerilog/main.v Line: 298
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|p2.count.001_5492 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 246
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|WideOr4 File: D:/works/FPGA/mediKitVerilog/main.v Line: 298
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg[6] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|p2.count.001_5492 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 246
Warning (13012): Latch main:b2v_inst14|cur_state.0010_2879 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0001_2918 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|gs1[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|gs1[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|gs1[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|gs1[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|gs1[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|gs1[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|gb1[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|gb1[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|gb1[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|gb1[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|gb1[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|gb1[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|gb1[6] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|gs2[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|gs2[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|gs2[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|gs2[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|gs2[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|gs2[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|gb2[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|gb2[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|gb2[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|gb2[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|gb2[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|gb2[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|gb2[6] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|rs1[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|rs1[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|rs1[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|rs1[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|rs1[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|rs1[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|rb1[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|rb1[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|rb1[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|rb1[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|rb1[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|rb1[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|rb1[6] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|rs2[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|rs2[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|rs2[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|rs2[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|rs2[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|rs2[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|rb2[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|rb2[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|rb2[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|rb2[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|rb2[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|rb2[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|rb2[6] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|ys1[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|ys1[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|ys1[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|ys1[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|ys1[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|ys1[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|yb1[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|yb1[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|yb1[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|yb1[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|yb1[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|yb1[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|yb1[6] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|ys2[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|ys2[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|ys2[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|ys2[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|ys2[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|ys2[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|yb2[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|yb2[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|yb2[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|yb2[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|yb2[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|yb2[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|yb2[6] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 304
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0000_2957 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp5[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00110_5855 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp13[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00110_5855 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp9[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00110_5855 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp3[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00110_5855 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp1[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00110_5855 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp11[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00110_5855 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp7[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel61[5] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 772
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_tempnb[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|p2.count.110_5457 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 246
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp6[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.10000_5735 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp14[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.10000_5735 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp10[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.10000_5735 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp4[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.10000_5735 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp2[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.10000_5735 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp12[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.10000_5735 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp8[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel61[1] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 772
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp5[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00100_5879 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp13[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00100_5879 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp3[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00100_5879 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp9[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00100_5879 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp1[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00100_5879 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp11[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00100_5879 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp7[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel61[5] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 772
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_tempna[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|p2.count.111_5450 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 246
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_tempnb[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|p2.count.110_5457 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 246
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp6[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01110_5759 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp14[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01110_5759 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp10[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01110_5759 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp4[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01110_5759 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp2[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01110_5759 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp12[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01110_5759 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp8[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel61[1] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 772
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp5[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00110_5855 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp13[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00110_5855 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp3[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00110_5855 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp9[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00110_5855 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp1[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00110_5855 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp11[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00110_5855 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp7[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel61[5] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 772
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_tempnb[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|p2.count.110_5457 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 246
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp6[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.10000_5735 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp14[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.10000_5735 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp10[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.10000_5735 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp4[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.10000_5735 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp2[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.10000_5735 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp12[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.10000_5735 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp8[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel61[1] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 772
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp5[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00101_5867 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp13[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00101_5867 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp3[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00101_5867 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp9[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00101_5867 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp1[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00101_5867 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp11[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00101_5867 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp7[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel61[5] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 772
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_tempnb[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|p2.count.110_5457 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 246
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp6[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01110_5759 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp14[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01110_5759 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp10[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01110_5759 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp4[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01110_5759 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp2[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01110_5759 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp12[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01110_5759 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp8[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel61[1] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 772
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_tempna[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|WideOr12 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 246
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp5[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00011_5891 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp13[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00011_5891 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp3[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00011_5891 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp9[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00011_5891 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp1[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00011_5891 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp11[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00011_5891 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp7[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel61[5] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 772
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_tempnb[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|p2.count.110_5457 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 246
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp6[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01001_5819 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp14[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01001_5819 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp10[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01001_5819 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp4[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01001_5819 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp2[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01001_5819 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp12[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01001_5819 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp8[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel61[1] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 772
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp5[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00110_5855 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp13[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00110_5855 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp3[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00110_5855 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp9[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00110_5855 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp1[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00110_5855 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp11[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00110_5855 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp7[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel61[5] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 772
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_tempnb[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|p2.count.110_5457 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 246
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp6[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01101_5771 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp14[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01101_5771 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp10[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01101_5771 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp4[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01101_5771 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp2[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01101_5771 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp12[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01101_5771 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp8[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel61[1] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 772
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_tempnb[6] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|p2.count.110_5457 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 246
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp6[6] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01011_5795 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp14[6] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01011_5795 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp10[6] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01011_5795 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp4[6] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01011_5795 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp2[6] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01011_5795 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp12[6] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01011_5795 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|seg_temp8[6] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 238
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel61[1] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 772
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|C.00110_5855 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
    Warning (13013): Ports D and ENA on the latch are fed by the same signal key_row[2] File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 36
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|C.00101_5867 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
    Warning (13013): Ports D and ENA on the latch are fed by the same signal key_row[2] File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 36
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|C.00100_5879 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
    Warning (13013): Ports D and ENA on the latch are fed by the same signal key_row[0] File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 36
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|C.00011_5891 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
    Warning (13013): Ports D and ENA on the latch are fed by the same signal key_row[0] File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 36
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|pre.10000_4279 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.10000_5735 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|C.10000_5735 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
    Warning (13013): Ports D and ENA on the latch are fed by the same signal key_row[0] File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 36
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|pre.01111_4287 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01111_5747 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|C.01111_5747 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
    Warning (13013): Ports D and ENA on the latch are fed by the same signal key_row[0] File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 36
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|pre.01110_4295 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01110_5759 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|C.01110_5759 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
    Warning (13013): Ports D and ENA on the latch are fed by the same signal key_row[0] File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 36
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|pre.01101_4303 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01101_5771 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|C.01101_5771 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
    Warning (13013): Ports D and ENA on the latch are fed by the same signal key_row[0] File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 36
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|pre.01100_4311 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01100_5783 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|C.01100_5783 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
    Warning (13013): Ports D and ENA on the latch are fed by the same signal key_row[1] File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 36
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|pre.01011_4319 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01011_5795 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|C.01011_5795 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
    Warning (13013): Ports D and ENA on the latch are fed by the same signal key_row[1] File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 36
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|pre.01010_4327 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01010_5807 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|C.01010_5807 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
    Warning (13013): Ports D and ENA on the latch are fed by the same signal key_row[1] File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 36
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|pre.01001_4335 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01001_5819 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|C.01001_5819 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
    Warning (13013): Ports D and ENA on the latch are fed by the same signal key_row[1] File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 36
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|pre.01000_4343 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.01000_5831 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|C.01000_5831 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
    Warning (13013): Ports D and ENA on the latch are fed by the same signal key_row[2] File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 36
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|pre.00111_4351 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00111_5843 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|C.00111_5843 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
    Warning (13013): Ports D and ENA on the latch are fed by the same signal key_row[2] File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 36
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|pre.00110_4359 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00110_5855 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|pre.00101_4367 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00101_5867 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|pre.00100_4375 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00100_5879 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|pre.00011_4383 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00011_5891 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|pre.00010_4391 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00010_5903 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|C.00010_5903 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
    Warning (13013): Ports D and ENA on the latch are fed by the same signal key_row[0] File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 36
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|pre.00001_4399 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00001_5915 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|C.00001_5915 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
    Warning (13013): Ports D and ENA on the latch are fed by the same signal key_row[0] File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 36
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|pre.00000_4407 has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 522
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|C.00000_5925 File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 75
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|sel61[5] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 772
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel61[5] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 772
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14|WideOr5 File: D:/works/FPGA/mediKitVerilog/main.v Line: 298
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|sel61[4] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 772
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel61[5] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 772
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14|WideOr5 File: D:/works/FPGA/mediKitVerilog/main.v Line: 298
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|sel61[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 772
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel61[5] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 772
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14|WideOr5 File: D:/works/FPGA/mediKitVerilog/main.v Line: 298
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|sel61[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 772
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel61[5] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 772
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14|WideOr5 File: D:/works/FPGA/mediKitVerilog/main.v Line: 298
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|sel61[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 772
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel61[5] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 772
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14|WideOr5 File: D:/works/FPGA/mediKitVerilog/main.v Line: 298
Warning (13012): Latch numKeyAndSegDriver:b2v_inst34|sel61[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 772
    Warning (13013): Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34|sel61[5] File: D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v Line: 772
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14|WideOr5 File: D:/works/FPGA/mediKitVerilog/main.v Line: 298
Warning (13012): Latch main:b2v_inst14|cnt_u1[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0110_2723 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|cnt_u1[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0110_2723 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|cnt_u1[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0110_2723 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|cnt_u1[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0110_2723 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|cnt_u3[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.1000_2645 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|cnt_u3[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.1000_2645 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|cnt_u3[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.1000_2645 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|cnt_u3[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.1000_2645 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|cnt_u2[0] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0111_2684 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|cnt_u2[1] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0111_2684 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|cnt_u2[2] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0111_2684 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13012): Latch main:b2v_inst14|cnt_u2[3] has unsafe behavior File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main:b2v_inst14|cur_state.0111_2684 File: D:/works/FPGA/mediKitVerilog/main.v Line: 127
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_RW" is stuck at GND File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 39
    Warning (13410): Pin "col_green[0]" is stuck at GND File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 42
    Warning (13410): Pin "col_green[1]" is stuck at GND File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 42
    Warning (13410): Pin "col_green[2]" is stuck at GND File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 42
    Warning (13410): Pin "col_green[5]" is stuck at GND File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 42
    Warning (13410): Pin "col_red[2]" is stuck at GND File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 43
    Warning (13410): Pin "col_red[3]" is stuck at GND File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 43
    Warning (13410): Pin "col_red[4]" is stuck at GND File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 43
    Warning (13410): Pin "col_red[5]" is stuck at GND File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 43
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "btn3" File: D:/works/FPGA/mediKitVerilog/mediKitVerilog.v Line: 32
Info (21057): Implemented 1375 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 71 output pins
    Info (21061): Implemented 1292 logic cells
Info (144001): Generated suppressed messages file D:/works/FPGA/mediKitVerilog/output_files/mediKitVerilog.map.smsg
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 730 warnings
    Info: Peak virtual memory: 4716 megabytes
    Info: Processing ended: Sun Dec 26 19:04:32 2021
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:37


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/works/FPGA/mediKitVerilog/output_files/mediKitVerilog.map.smsg.


