|C10LPRefKit
serial_tx <= serial_tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_rx => regs0.DATAIN
hyperram_clk <= clk.DB_MAX_OUTPUT_PORT_TYPE
hyperram_rst_n <= <VCC>
hyperram_dq[0] <> hyperram_dq[0]
hyperram_dq[1] <> hyperram_dq[1]
hyperram_dq[2] <> hyperram_dq[2]
hyperram_dq[3] <> hyperram_dq[3]
hyperram_dq[4] <> hyperram_dq[4]
hyperram_dq[5] <> hyperram_dq[5]
hyperram_dq[6] <> hyperram_dq[6]
hyperram_dq[7] <> hyperram_dq[7]
hyperram_cs_n <= cs.DB_MAX_OUTPUT_PORT_TYPE
hyperram_rwds <> hyperram_rwds
Clock => Clock~0.DATAIN
cpu_reset => int_rst.DATAIN
GPIO26 => Uart:Uart.Rx
GPIO27 <= Uart:Uart.Tx
GPIO28 => Uart:Uart_1.Rx
GPIO29 <= Uart:Uart_1.Tx
GPIO30 <= Servomotor:Servomotor.Out
GPIO31 <> GPIO:GPIO.Salida
ArduinoIO0 => Ultrasonido:Ultrasonido.Echo
ArduinoIO1 <= Ultrasonido:Ultrasonido.Trigger
PMOD0 <= Motores:Motores.PWM1
PMOD4 <= Motores:Motores.PWM2
PMOD1 <= Motores:Motores.MotorA[0]
PMOD2 <= Motores:Motores.MotorA[1]
PMOD5 <= Motores:Motores.MotorB[0]
PMOD6 <= Motores:Motores.MotorB[1]
GPIO0 <= CamaraVGADriver:CamaraVGADriver.Vsync
GPIO1 <= CamaraVGADriver:CamaraVGADriver.Hsync
GPIO2 <= CamaraVGADriver:CamaraVGADriver.RGB[0]
GPIO3 <= CamaraVGADriver:CamaraVGADriver.RGB[1]
GPIO4 <= CamaraVGADriver:CamaraVGADriver.RGB[2]
GPIO5 <= CamaraVGADriver:CamaraVGADriver.RGB[3]
GPIO6 <= CamaraVGADriver:CamaraVGADriver.RGB[4]
GPIO7 <= CamaraVGADriver:CamaraVGADriver.RGB[5]
GPIO8 <= CamaraVGADriver:CamaraVGADriver.RGB[6]
GPIO9 <= CamaraVGADriver:CamaraVGADriver.RGB[7]
GPIO10 <= CamaraVGADriver:CamaraVGADriver.RGB[8]
GPIO11 <= CamaraVGADriver:CamaraVGADriver.RGB[9]
GPIO12 <= CamaraVGADriver:CamaraVGADriver.RGB[10]
GPIO13 <= CamaraVGADriver:CamaraVGADriver.RGB[11]
GPIO17 <= CamaraVGADriver:CamaraVGADriver.XClock
GPIO25 => CamaraVGADriver:CamaraVGADriver.Data[0]
GPIO24 => CamaraVGADriver:CamaraVGADriver.Data[1]
GPIO23 => CamaraVGADriver:CamaraVGADriver.Data[2]
GPIO22 => CamaraVGADriver:CamaraVGADriver.Data[3]
GPIO21 => CamaraVGADriver:CamaraVGADriver.Data[4]
GPIO20 => CamaraVGADriver:CamaraVGADriver.Data[5]
GPIO19 => CamaraVGADriver:CamaraVGADriver.Data[6]
GPIO18 => CamaraVGADriver:CamaraVGADriver.Data[7]
GPIO14 => CamaraVGADriver:CamaraVGADriver.Vsync_cam
GPIO15 => CamaraVGADriver:CamaraVGADriver.Href
GPIO16 => CamaraVGADriver:CamaraVGADriver.Pclock


|C10LPRefKit|Uart:Uart
Clock => Clock.IN3
Reset => Reset.IN3
Baudios[0] => Baudios[0].IN1
Baudios[1] => Baudios[1].IN1
Baudios[2] => Baudios[2].IN1
Baudios[3] => Baudios[3].IN1
Baudios[4] => Baudios[4].IN1
Baudios[5] => Baudios[5].IN1
Baudios[6] => Baudios[6].IN1
Baudios[7] => Baudios[7].IN1
Baudios[8] => Baudios[8].IN1
Baudios[9] => Baudios[9].IN1
Baudios[10] => Baudios[10].IN1
Baudios[11] => Baudios[11].IN1
Baudios[12] => Baudios[12].IN1
Baudios[13] => Baudios[13].IN1
Baudios[14] => Baudios[14].IN1
Baudios[15] => Baudios[15].IN1
TxInit => TxInit.IN1
TxData[0] => TxData[0].IN1
TxData[1] => TxData[1].IN1
TxData[2] => TxData[2].IN1
TxData[3] => TxData[3].IN1
TxData[4] => TxData[4].IN1
TxData[5] => TxData[5].IN1
TxData[6] => TxData[6].IN1
TxData[7] => TxData[7].IN1
Rx => Rx.IN1
RxData[0] <= UartRx:Receive.port4
RxData[1] <= UartRx:Receive.port4
RxData[2] <= UartRx:Receive.port4
RxData[3] <= UartRx:Receive.port4
RxData[4] <= UartRx:Receive.port4
RxData[5] <= UartRx:Receive.port4
RxData[6] <= UartRx:Receive.port4
RxData[7] <= UartRx:Receive.port4
Tx <= UartTx:Transmission.port5
TxDone <= UartTx:Transmission.port6
RxAvailable <= UartRx:Receive.port5


|C10LPRefKit|Uart:Uart|UartTx:Transmission
Clock => VarClock.DATAB
ClockBAUD => VarClock.DATAA
Reset => VarClock.OUTPUTSELECT
Reset => Sync.OUTPUTSELECT
Reset => Tx.OUTPUTSELECT
Reset => Dcounter.OUTPUTSELECT
Reset => Dcounter.OUTPUTSELECT
Reset => Dcounter.OUTPUTSELECT
Reset => Dcounter.OUTPUTSELECT
Reset => Data.OUTPUTSELECT
Reset => Data.OUTPUTSELECT
Reset => Data.OUTPUTSELECT
Reset => Data.OUTPUTSELECT
Reset => Data.OUTPUTSELECT
Reset => Data.OUTPUTSELECT
Reset => Data.OUTPUTSELECT
Reset => Data.OUTPUTSELECT
Reset => TxDone.OUTPUTSELECT
Reset => Status.OUTPUTSELECT
Reset => Status.OUTPUTSELECT
Reset => Status.OUTPUTSELECT
Reset => Status.OUTPUTSELECT
TxInit => TxDone.OUTPUTSELECT
TxInit => Status.OUTPUTSELECT
TxInit => Status.OUTPUTSELECT
TxInit => Status.OUTPUTSELECT
TxInit => Status.OUTPUTSELECT
TxData[0] => Selector18.IN2
TxData[1] => Selector17.IN2
TxData[2] => Selector16.IN2
TxData[3] => Selector15.IN2
TxData[4] => Selector14.IN2
TxData[5] => Selector13.IN2
TxData[6] => Selector12.IN2
TxData[7] => Selector11.IN2
Tx <= Tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxDone <= TxDone~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C10LPRefKit|Uart:Uart|UartRx:Receive
Clock => VarClock.DATAB
ClockBAUD => VarClock.DATAA
Reset => VarClock.OUTPUTSELECT
Reset => Sync.OUTPUTSELECT
Reset => RxData.OUTPUTSELECT
Reset => RxData.OUTPUTSELECT
Reset => RxData.OUTPUTSELECT
Reset => RxData.OUTPUTSELECT
Reset => RxData.OUTPUTSELECT
Reset => RxData.OUTPUTSELECT
Reset => RxData.OUTPUTSELECT
Reset => RxData.OUTPUTSELECT
Reset => Dcounter.OUTPUTSELECT
Reset => Dcounter.OUTPUTSELECT
Reset => Dcounter.OUTPUTSELECT
Reset => Dcounter.OUTPUTSELECT
Reset => Status.OUTPUTSELECT
Reset => Status.OUTPUTSELECT
Reset => Status.OUTPUTSELECT
Reset => Status.OUTPUTSELECT
Reset => RxAvailable.OUTPUTSELECT
Rx => RxData.DATAB
Rx => RxAvailable.DATAB
Rx => RxAvailable.OUTPUTSELECT
Rx => RxData.OUTPUTSELECT
Rx => RxData.OUTPUTSELECT
Rx => RxData.OUTPUTSELECT
Rx => RxData.OUTPUTSELECT
Rx => RxData.OUTPUTSELECT
Rx => RxData.OUTPUTSELECT
Rx => RxData.OUTPUTSELECT
Rx => RxData.OUTPUTSELECT
Rx => Status.OUTPUTSELECT
Rx => Status.OUTPUTSELECT
Rx => Status.OUTPUTSELECT
Rx => Status.OUTPUTSELECT
RxData[0] <= RxData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxData[1] <= RxData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxData[2] <= RxData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxData[3] <= RxData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxData[4] <= RxData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxData[5] <= RxData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxData[6] <= RxData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxData[7] <= RxData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxAvailable <= RxAvailable~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C10LPRefKit|Uart:Uart|GeneradorBaudios:Baud
Clock => ClockBAUD~reg0.CLK
Clock => Contador[0].CLK
Clock => Contador[1].CLK
Clock => Contador[2].CLK
Clock => Contador[3].CLK
Clock => Contador[4].CLK
Clock => Contador[5].CLK
Clock => Contador[6].CLK
Clock => Contador[7].CLK
Clock => Contador[8].CLK
Clock => Contador[9].CLK
Clock => Contador[10].CLK
Clock => Contador[11].CLK
Clock => Contador[12].CLK
Clock => Contador[13].CLK
Clock => Contador[14].CLK
Clock => Contador[15].CLK
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => ClockBAUD.OUTPUTSELECT
Baudios[0] => Equal0.IN15
Baudios[1] => Equal0.IN14
Baudios[2] => Equal0.IN13
Baudios[3] => Equal0.IN12
Baudios[4] => Equal0.IN11
Baudios[5] => Equal0.IN10
Baudios[6] => Equal0.IN9
Baudios[7] => Equal0.IN8
Baudios[8] => Equal0.IN7
Baudios[9] => Equal0.IN6
Baudios[10] => Equal0.IN5
Baudios[11] => Equal0.IN4
Baudios[12] => Equal0.IN3
Baudios[13] => Equal0.IN2
Baudios[14] => Equal0.IN1
Baudios[15] => Equal0.IN0
ClockBAUD <= ClockBAUD~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C10LPRefKit|Uart:Uart_1
Clock => Clock.IN3
Reset => Reset.IN3
Baudios[0] => Baudios[0].IN1
Baudios[1] => Baudios[1].IN1
Baudios[2] => Baudios[2].IN1
Baudios[3] => Baudios[3].IN1
Baudios[4] => Baudios[4].IN1
Baudios[5] => Baudios[5].IN1
Baudios[6] => Baudios[6].IN1
Baudios[7] => Baudios[7].IN1
Baudios[8] => Baudios[8].IN1
Baudios[9] => Baudios[9].IN1
Baudios[10] => Baudios[10].IN1
Baudios[11] => Baudios[11].IN1
Baudios[12] => Baudios[12].IN1
Baudios[13] => Baudios[13].IN1
Baudios[14] => Baudios[14].IN1
Baudios[15] => Baudios[15].IN1
TxInit => TxInit.IN1
TxData[0] => TxData[0].IN1
TxData[1] => TxData[1].IN1
TxData[2] => TxData[2].IN1
TxData[3] => TxData[3].IN1
TxData[4] => TxData[4].IN1
TxData[5] => TxData[5].IN1
TxData[6] => TxData[6].IN1
TxData[7] => TxData[7].IN1
Rx => Rx.IN1
RxData[0] <= UartRx:Receive.port4
RxData[1] <= UartRx:Receive.port4
RxData[2] <= UartRx:Receive.port4
RxData[3] <= UartRx:Receive.port4
RxData[4] <= UartRx:Receive.port4
RxData[5] <= UartRx:Receive.port4
RxData[6] <= UartRx:Receive.port4
RxData[7] <= UartRx:Receive.port4
Tx <= UartTx:Transmission.port5
TxDone <= UartTx:Transmission.port6
RxAvailable <= UartRx:Receive.port5


|C10LPRefKit|Uart:Uart_1|UartTx:Transmission
Clock => VarClock.DATAB
ClockBAUD => VarClock.DATAA
Reset => VarClock.OUTPUTSELECT
Reset => Sync.OUTPUTSELECT
Reset => Tx.OUTPUTSELECT
Reset => Dcounter.OUTPUTSELECT
Reset => Dcounter.OUTPUTSELECT
Reset => Dcounter.OUTPUTSELECT
Reset => Dcounter.OUTPUTSELECT
Reset => Data.OUTPUTSELECT
Reset => Data.OUTPUTSELECT
Reset => Data.OUTPUTSELECT
Reset => Data.OUTPUTSELECT
Reset => Data.OUTPUTSELECT
Reset => Data.OUTPUTSELECT
Reset => Data.OUTPUTSELECT
Reset => Data.OUTPUTSELECT
Reset => TxDone.OUTPUTSELECT
Reset => Status.OUTPUTSELECT
Reset => Status.OUTPUTSELECT
Reset => Status.OUTPUTSELECT
Reset => Status.OUTPUTSELECT
TxInit => TxDone.OUTPUTSELECT
TxInit => Status.OUTPUTSELECT
TxInit => Status.OUTPUTSELECT
TxInit => Status.OUTPUTSELECT
TxInit => Status.OUTPUTSELECT
TxData[0] => Selector18.IN2
TxData[1] => Selector17.IN2
TxData[2] => Selector16.IN2
TxData[3] => Selector15.IN2
TxData[4] => Selector14.IN2
TxData[5] => Selector13.IN2
TxData[6] => Selector12.IN2
TxData[7] => Selector11.IN2
Tx <= Tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxDone <= TxDone~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C10LPRefKit|Uart:Uart_1|UartRx:Receive
Clock => VarClock.DATAB
ClockBAUD => VarClock.DATAA
Reset => VarClock.OUTPUTSELECT
Reset => Sync.OUTPUTSELECT
Reset => RxData.OUTPUTSELECT
Reset => RxData.OUTPUTSELECT
Reset => RxData.OUTPUTSELECT
Reset => RxData.OUTPUTSELECT
Reset => RxData.OUTPUTSELECT
Reset => RxData.OUTPUTSELECT
Reset => RxData.OUTPUTSELECT
Reset => RxData.OUTPUTSELECT
Reset => Dcounter.OUTPUTSELECT
Reset => Dcounter.OUTPUTSELECT
Reset => Dcounter.OUTPUTSELECT
Reset => Dcounter.OUTPUTSELECT
Reset => Status.OUTPUTSELECT
Reset => Status.OUTPUTSELECT
Reset => Status.OUTPUTSELECT
Reset => Status.OUTPUTSELECT
Reset => RxAvailable.OUTPUTSELECT
Rx => RxData.DATAB
Rx => RxAvailable.DATAB
Rx => RxAvailable.OUTPUTSELECT
Rx => RxData.OUTPUTSELECT
Rx => RxData.OUTPUTSELECT
Rx => RxData.OUTPUTSELECT
Rx => RxData.OUTPUTSELECT
Rx => RxData.OUTPUTSELECT
Rx => RxData.OUTPUTSELECT
Rx => RxData.OUTPUTSELECT
Rx => RxData.OUTPUTSELECT
Rx => Status.OUTPUTSELECT
Rx => Status.OUTPUTSELECT
Rx => Status.OUTPUTSELECT
Rx => Status.OUTPUTSELECT
RxData[0] <= RxData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxData[1] <= RxData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxData[2] <= RxData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxData[3] <= RxData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxData[4] <= RxData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxData[5] <= RxData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxData[6] <= RxData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxData[7] <= RxData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxAvailable <= RxAvailable~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C10LPRefKit|Uart:Uart_1|GeneradorBaudios:Baud
Clock => ClockBAUD~reg0.CLK
Clock => Contador[0].CLK
Clock => Contador[1].CLK
Clock => Contador[2].CLK
Clock => Contador[3].CLK
Clock => Contador[4].CLK
Clock => Contador[5].CLK
Clock => Contador[6].CLK
Clock => Contador[7].CLK
Clock => Contador[8].CLK
Clock => Contador[9].CLK
Clock => Contador[10].CLK
Clock => Contador[11].CLK
Clock => Contador[12].CLK
Clock => Contador[13].CLK
Clock => Contador[14].CLK
Clock => Contador[15].CLK
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => ClockBAUD.OUTPUTSELECT
Baudios[0] => Equal0.IN15
Baudios[1] => Equal0.IN14
Baudios[2] => Equal0.IN13
Baudios[3] => Equal0.IN12
Baudios[4] => Equal0.IN11
Baudios[5] => Equal0.IN10
Baudios[6] => Equal0.IN9
Baudios[7] => Equal0.IN8
Baudios[8] => Equal0.IN7
Baudios[9] => Equal0.IN6
Baudios[10] => Equal0.IN5
Baudios[11] => Equal0.IN4
Baudios[12] => Equal0.IN3
Baudios[13] => Equal0.IN2
Baudios[14] => Equal0.IN1
Baudios[15] => Equal0.IN0
ClockBAUD <= ClockBAUD~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C10LPRefKit|Servomotor:Servomotor
Clock => Out~reg0.CLK
Clock => Ticks[0].CLK
Clock => Ticks[1].CLK
Clock => Ticks[2].CLK
Clock => Ticks[3].CLK
Clock => Ticks[4].CLK
Clock => Ticks[5].CLK
Clock => Ticks[6].CLK
Clock => Ticks[7].CLK
Clock => Ticks[8].CLK
Clock => Ticks[9].CLK
Clock => Ticks[10].CLK
Clock => Ticks[11].CLK
Clock => BaseCounter[0].CLK
Clock => BaseCounter[1].CLK
Clock => BaseCounter[2].CLK
Clock => BaseCounter[3].CLK
Clock => BaseCounter[4].CLK
Clock => BaseCounter[5].CLK
Clock => BaseCounter[6].CLK
Clock => BaseCounter[7].CLK
Clock => BaseCounter[8].CLK
Clock => BaseCounter[9].CLK
Clock => BaseCounter[10].CLK
Clock => BaseCounter[11].CLK
Clock => BaseCounter[12].CLK
Clock => BaseCounter[13].CLK
Clock => BaseCounter[14].CLK
Clock => BaseCounter[15].CLK
Periodo[0] => Equal0.IN15
Periodo[1] => Equal0.IN14
Periodo[2] => Equal0.IN13
Periodo[3] => Equal0.IN12
Periodo[4] => Equal0.IN11
Periodo[5] => Equal0.IN10
Periodo[6] => Equal0.IN9
Periodo[7] => Equal0.IN8
Periodo[8] => Equal0.IN7
Periodo[9] => Equal0.IN6
Periodo[10] => Equal0.IN5
Periodo[11] => Equal0.IN4
Periodo[12] => Equal0.IN3
Periodo[13] => Equal0.IN2
Periodo[14] => Equal0.IN1
Periodo[15] => Equal0.IN0
Ciclo[0] => Equal2.IN11
Ciclo[0] => Equal3.IN31
Ciclo[1] => Equal2.IN10
Ciclo[1] => Equal3.IN30
Ciclo[2] => Equal2.IN9
Ciclo[2] => Equal3.IN29
Ciclo[3] => Equal2.IN8
Ciclo[3] => Equal3.IN28
Ciclo[4] => Equal2.IN7
Ciclo[4] => Equal3.IN27
Ciclo[5] => Equal2.IN6
Ciclo[5] => Equal3.IN26
Ciclo[6] => Equal2.IN5
Ciclo[6] => Equal3.IN25
Ciclo[7] => Equal2.IN4
Ciclo[7] => Equal3.IN24
Ciclo[8] => Equal2.IN3
Ciclo[8] => Equal3.IN23
Ciclo[9] => Equal2.IN2
Ciclo[9] => Equal3.IN22
Ciclo[10] => Equal2.IN1
Ciclo[10] => Equal3.IN21
Ciclo[11] => Equal2.IN0
Ciclo[11] => Equal3.IN20
Out <= Out~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reset => BaseCounter.OUTPUTSELECT
Reset => BaseCounter.OUTPUTSELECT
Reset => BaseCounter.OUTPUTSELECT
Reset => BaseCounter.OUTPUTSELECT
Reset => BaseCounter.OUTPUTSELECT
Reset => BaseCounter.OUTPUTSELECT
Reset => BaseCounter.OUTPUTSELECT
Reset => BaseCounter.OUTPUTSELECT
Reset => BaseCounter.OUTPUTSELECT
Reset => BaseCounter.OUTPUTSELECT
Reset => BaseCounter.OUTPUTSELECT
Reset => BaseCounter.OUTPUTSELECT
Reset => BaseCounter.OUTPUTSELECT
Reset => BaseCounter.OUTPUTSELECT
Reset => BaseCounter.OUTPUTSELECT
Reset => BaseCounter.OUTPUTSELECT
Reset => Ticks.OUTPUTSELECT
Reset => Ticks.OUTPUTSELECT
Reset => Ticks.OUTPUTSELECT
Reset => Ticks.OUTPUTSELECT
Reset => Ticks.OUTPUTSELECT
Reset => Ticks.OUTPUTSELECT
Reset => Ticks.OUTPUTSELECT
Reset => Ticks.OUTPUTSELECT
Reset => Ticks.OUTPUTSELECT
Reset => Ticks.OUTPUTSELECT
Reset => Ticks.OUTPUTSELECT
Reset => Ticks.OUTPUTSELECT
Reset => Out.OUTPUTSELECT


|C10LPRefKit|GPIO:GPIO
Datain => Salida.DATAIN
Control => Salida.OE
Dataout <= Dataout.DB_MAX_OUTPUT_PORT_TYPE
Salida <> Salida


|C10LPRefKit|Ultrasonido:Ultrasonido
Clock => Clock.IN4
Reset => Reset.IN4
Inicio => Inicio.IN1
Echo => Echo.IN1
Done <= Done.DB_MAX_OUTPUT_PORT_TYPE
Trigger <= GeneradorPulsos:Pulse.port4
Distancia[0] <= ContadorDistancia:Distance.port6
Distancia[1] <= ContadorDistancia:Distance.port6
Distancia[2] <= ContadorDistancia:Distance.port6
Distancia[3] <= ContadorDistancia:Distance.port6
Distancia[4] <= ContadorDistancia:Distance.port6
Distancia[5] <= ContadorDistancia:Distance.port6
Distancia[6] <= ContadorDistancia:Distance.port6
Distancia[7] <= ContadorDistancia:Distance.port6
Distancia[8] <= ContadorDistancia:Distance.port6


|C10LPRefKit|Ultrasonido:Ultrasonido|DivisorFrecuencia1:CLK1M
Clock => Clock1M~reg0.CLK
Clock => Contador[0].CLK
Clock => Contador[1].CLK
Clock => Contador[2].CLK
Clock => Contador[3].CLK
Clock => Contador[4].CLK
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Clock1M.OUTPUTSELECT
Clock1M <= Clock1M~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C10LPRefKit|Ultrasonido:Ultrasonido|GeneradorPulsos:Pulse
Clock => VarClock.DATAB
Clock1M => VarClock.DATAA
Reset => VarClock.OUTPUTSELECT
Reset => always0.IN0
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Done.OUTPUTSELECT
Reset => Trigger.OUTPUTSELECT
Enable => Contador.OUTPUTSELECT
Enable => Contador.OUTPUTSELECT
Enable => Contador.OUTPUTSELECT
Enable => Contador.OUTPUTSELECT
Enable => Done.OUTPUTSELECT
Enable => Trigger.OUTPUTSELECT
Enable => always0.IN1
Trigger <= Trigger~reg0.DB_MAX_OUTPUT_PORT_TYPE
Done <= Done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C10LPRefKit|Ultrasonido:Ultrasonido|ContadorDistancia:Distance
Clock => Varclock.DATAB
Clock1M => Varclock.DATAA
Reset => Varclock.OUTPUTSELECT
Reset => Done.OUTPUTSELECT
Reset => Distancia.OUTPUTSELECT
Reset => Distancia.OUTPUTSELECT
Reset => Distancia.OUTPUTSELECT
Reset => Distancia.OUTPUTSELECT
Reset => Distancia.OUTPUTSELECT
Reset => Distancia.OUTPUTSELECT
Reset => Distancia.OUTPUTSELECT
Reset => Distancia.OUTPUTSELECT
Reset => Distancia.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Reset => Contador.OUTPUTSELECT
Clear => Done.OUTPUTSELECT
Clear => Distancia.OUTPUTSELECT
Clear => Distancia.OUTPUTSELECT
Clear => Distancia.OUTPUTSELECT
Clear => Distancia.OUTPUTSELECT
Clear => Distancia.OUTPUTSELECT
Clear => Distancia.OUTPUTSELECT
Clear => Distancia.OUTPUTSELECT
Clear => Distancia.OUTPUTSELECT
Clear => Distancia.OUTPUTSELECT
Clear => Contador.OUTPUTSELECT
Clear => Contador.OUTPUTSELECT
Clear => Contador.OUTPUTSELECT
Clear => Contador.OUTPUTSELECT
Clear => Contador.OUTPUTSELECT
Clear => Contador.OUTPUTSELECT
Enable => Contador.OUTPUTSELECT
Enable => Contador.OUTPUTSELECT
Enable => Contador.OUTPUTSELECT
Enable => Contador.OUTPUTSELECT
Enable => Contador.OUTPUTSELECT
Enable => Contador.OUTPUTSELECT
Enable => Done.OUTPUTSELECT
Enable => Distancia.OUTPUTSELECT
Enable => Distancia.OUTPUTSELECT
Enable => Distancia.OUTPUTSELECT
Enable => Distancia.OUTPUTSELECT
Enable => Distancia.OUTPUTSELECT
Enable => Distancia.OUTPUTSELECT
Enable => Distancia.OUTPUTSELECT
Enable => Distancia.OUTPUTSELECT
Enable => Distancia.OUTPUTSELECT
Echo => Contador.OUTPUTSELECT
Echo => Contador.OUTPUTSELECT
Echo => Contador.OUTPUTSELECT
Echo => Contador.OUTPUTSELECT
Echo => Contador.OUTPUTSELECT
Echo => Contador.OUTPUTSELECT
Echo => Done.OUTPUTSELECT
Distancia[0] <= Distancia[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Distancia[1] <= Distancia[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Distancia[2] <= Distancia[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Distancia[3] <= Distancia[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Distancia[4] <= Distancia[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Distancia[5] <= Distancia[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Distancia[6] <= Distancia[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Distancia[7] <= Distancia[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Distancia[8] <= Distancia[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Done <= Done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C10LPRefKit|Ultrasonido:Ultrasonido|UnidadControl:Control
Inicio => Status.OUTPUTSELECT
Inicio => Status.OUTPUTSELECT
Inicio => Status.OUTPUTSELECT
Reset => EnablGenPulsos.OUTPUTSELECT
Reset => EnableDistancia.OUTPUTSELECT
Reset => ClearDistancia.OUTPUTSELECT
Reset => Status.OUTPUTSELECT
Reset => Status.OUTPUTSELECT
Reset => Status.OUTPUTSELECT
Clock => ClearDistancia~reg0.CLK
Clock => EnableDistancia~reg0.CLK
Clock => EnablGenPulsos~reg0.CLK
Clock => Status~4.DATAIN
DoneGenPulsos => Status.OUTPUTSELECT
DoneGenPulsos => Status.OUTPUTSELECT
DoneGenPulsos => Status.OUTPUTSELECT
DoneDistancia => Status.OUTPUTSELECT
DoneDistancia => Status.OUTPUTSELECT
DoneDistancia => Status.OUTPUTSELECT
EnablGenPulsos <= EnablGenPulsos~reg0.DB_MAX_OUTPUT_PORT_TYPE
EnableDistancia <= EnableDistancia~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClearDistancia <= ClearDistancia~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C10LPRefKit|Motores:Motores
Clock => Clock.IN2
Reset => Reset.IN2
Movimiento[0] => Movimiento[0].IN1
Movimiento[1] => Movimiento[1].IN1
Movimiento[2] => Movimiento[2].IN1
Duty1[0] => Duty1[0].IN1
Duty1[1] => Duty1[1].IN1
Duty1[2] => Duty1[2].IN1
Duty1[3] => Duty1[3].IN1
Duty1[4] => Duty1[4].IN1
Duty1[5] => Duty1[5].IN1
Duty1[6] => Duty1[6].IN1
Duty2[0] => Duty2[0].IN1
Duty2[1] => Duty2[1].IN1
Duty2[2] => Duty2[2].IN1
Duty2[3] => Duty2[3].IN1
Duty2[4] => Duty2[4].IN1
Duty2[5] => Duty2[5].IN1
Duty2[6] => Duty2[6].IN1
PWM1 <= PWM:First.port3
PWM2 <= PWM:Second.port3
MotorA[0] <= Direcciones:Dir.port1
MotorA[1] <= Direcciones:Dir.port1
MotorB[0] <= Direcciones:Dir.port2
MotorB[1] <= Direcciones:Dir.port2


|C10LPRefKit|Motores:Motores|PWM:First
Clock => PWM~reg0.CLK
Clock => Ticks[0].CLK
Clock => Ticks[1].CLK
Clock => Ticks[2].CLK
Clock => Ticks[3].CLK
Clock => Ticks[4].CLK
Clock => Ticks[5].CLK
Clock => Ticks[6].CLK
Clock => BaseCounter[0].CLK
Clock => BaseCounter[1].CLK
Clock => BaseCounter[2].CLK
Clock => BaseCounter[3].CLK
Clock => BaseCounter[4].CLK
Clock => BaseCounter[5].CLK
Clock => BaseCounter[6].CLK
Clock => BaseCounter[7].CLK
Clock => BaseCounter[8].CLK
Clock => BaseCounter[9].CLK
Reset => BaseCounter.OUTPUTSELECT
Reset => BaseCounter.OUTPUTSELECT
Reset => BaseCounter.OUTPUTSELECT
Reset => BaseCounter.OUTPUTSELECT
Reset => BaseCounter.OUTPUTSELECT
Reset => BaseCounter.OUTPUTSELECT
Reset => BaseCounter.OUTPUTSELECT
Reset => BaseCounter.OUTPUTSELECT
Reset => BaseCounter.OUTPUTSELECT
Reset => BaseCounter.OUTPUTSELECT
Reset => Ticks.OUTPUTSELECT
Reset => Ticks.OUTPUTSELECT
Reset => Ticks.OUTPUTSELECT
Reset => Ticks.OUTPUTSELECT
Reset => Ticks.OUTPUTSELECT
Reset => Ticks.OUTPUTSELECT
Reset => Ticks.OUTPUTSELECT
Reset => PWM.OUTPUTSELECT
Duty[0] => Equal2.IN6
Duty[0] => Equal3.IN31
Duty[1] => Equal2.IN5
Duty[1] => Equal3.IN30
Duty[2] => Equal2.IN4
Duty[2] => Equal3.IN29
Duty[3] => Equal2.IN3
Duty[3] => Equal3.IN28
Duty[4] => Equal2.IN2
Duty[4] => Equal3.IN27
Duty[5] => Equal2.IN1
Duty[5] => Equal3.IN26
Duty[6] => Equal2.IN0
Duty[6] => Equal3.IN25
PWM <= PWM~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C10LPRefKit|Motores:Motores|PWM:Second
Clock => PWM~reg0.CLK
Clock => Ticks[0].CLK
Clock => Ticks[1].CLK
Clock => Ticks[2].CLK
Clock => Ticks[3].CLK
Clock => Ticks[4].CLK
Clock => Ticks[5].CLK
Clock => Ticks[6].CLK
Clock => BaseCounter[0].CLK
Clock => BaseCounter[1].CLK
Clock => BaseCounter[2].CLK
Clock => BaseCounter[3].CLK
Clock => BaseCounter[4].CLK
Clock => BaseCounter[5].CLK
Clock => BaseCounter[6].CLK
Clock => BaseCounter[7].CLK
Clock => BaseCounter[8].CLK
Clock => BaseCounter[9].CLK
Reset => BaseCounter.OUTPUTSELECT
Reset => BaseCounter.OUTPUTSELECT
Reset => BaseCounter.OUTPUTSELECT
Reset => BaseCounter.OUTPUTSELECT
Reset => BaseCounter.OUTPUTSELECT
Reset => BaseCounter.OUTPUTSELECT
Reset => BaseCounter.OUTPUTSELECT
Reset => BaseCounter.OUTPUTSELECT
Reset => BaseCounter.OUTPUTSELECT
Reset => BaseCounter.OUTPUTSELECT
Reset => Ticks.OUTPUTSELECT
Reset => Ticks.OUTPUTSELECT
Reset => Ticks.OUTPUTSELECT
Reset => Ticks.OUTPUTSELECT
Reset => Ticks.OUTPUTSELECT
Reset => Ticks.OUTPUTSELECT
Reset => Ticks.OUTPUTSELECT
Reset => PWM.OUTPUTSELECT
Duty[0] => Equal2.IN6
Duty[0] => Equal3.IN31
Duty[1] => Equal2.IN5
Duty[1] => Equal3.IN30
Duty[2] => Equal2.IN4
Duty[2] => Equal3.IN29
Duty[3] => Equal2.IN3
Duty[3] => Equal3.IN28
Duty[4] => Equal2.IN2
Duty[4] => Equal3.IN27
Duty[5] => Equal2.IN1
Duty[5] => Equal3.IN26
Duty[6] => Equal2.IN0
Duty[6] => Equal3.IN25
PWM <= PWM~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C10LPRefKit|Motores:Motores|Direcciones:Dir
Movimiento[0] => MotorA.IN0
Movimiento[0] => MotorA.IN0
Movimiento[1] => MotorB.IN0
Movimiento[1] => MotorB.IN0
Movimiento[2] => MotorA.IN1
Movimiento[2] => MotorB.IN1
Movimiento[2] => MotorA.IN1
Movimiento[2] => MotorB.IN1
MotorA[0] <= MotorA.DB_MAX_OUTPUT_PORT_TYPE
MotorA[1] <= MotorA.DB_MAX_OUTPUT_PORT_TYPE
MotorB[0] <= MotorB.DB_MAX_OUTPUT_PORT_TYPE
MotorB[1] <= MotorB.DB_MAX_OUTPUT_PORT_TYPE


|C10LPRefKit|CamaraVGADriver:CamaraVGADriver
Clock => Clock.IN3
Reset => Reset.IN3
Pclock => Pclock.IN1
Href => Href.IN1
Vsync_cam => Vsync_cam.IN1
Data[0] => Data[0].IN1
Data[1] => Data[1].IN1
Data[2] => Data[2].IN1
Data[3] => Data[3].IN1
Data[4] => Data[4].IN1
Data[5] => Data[5].IN1
Data[6] => Data[6].IN1
Data[7] => Data[7].IN1
XClock <= XClock.DB_MAX_OUTPUT_PORT_TYPE
MapaData[0] => MapaData[0].IN1
MapaData[1] => MapaData[1].IN1
MapaData[2] => MapaData[2].IN1
MapaData[3] => MapaData[3].IN1
MapaAddr[0] => MapaAddr[0].IN1
MapaAddr[1] => MapaAddr[1].IN1
MapaAddr[2] => MapaAddr[2].IN1
MapaAddr[3] => MapaAddr[3].IN1
MapaAddr[4] => MapaAddr[4].IN1
MapaAddr[5] => MapaAddr[5].IN1
MapaWrite => MapaWrite.IN1
Forma[0] <= OV7670:Cam.port9
Forma[1] <= OV7670:Cam.port9
PromedioColor[0] <= OV7670:Cam.port8
PromedioColor[1] <= OV7670:Cam.port8
RGB[0] <= VGA_Driver640x480:VGA.port3
RGB[1] <= VGA_Driver640x480:VGA.port3
RGB[2] <= VGA_Driver640x480:VGA.port3
RGB[3] <= VGA_Driver640x480:VGA.port3
RGB[4] <= VGA_Driver640x480:VGA.port3
RGB[5] <= VGA_Driver640x480:VGA.port3
RGB[6] <= VGA_Driver640x480:VGA.port3
RGB[7] <= VGA_Driver640x480:VGA.port3
RGB[8] <= VGA_Driver640x480:VGA.port3
RGB[9] <= VGA_Driver640x480:VGA.port3
RGB[10] <= VGA_Driver640x480:VGA.port3
RGB[11] <= VGA_Driver640x480:VGA.port3
Hsync <= VGA_Driver640x480:VGA.port4
Vsync <= VGA_Driver640x480:VGA.port5


|C10LPRefKit|CamaraVGADriver:CamaraVGADriver|ImBufferv2:Mapa
data[0] => ram.data_a[0].DATAIN
data[0] => ram.DATAIN
data[1] => ram.data_a[1].DATAIN
data[1] => ram.DATAIN1
data[2] => ram.data_a[2].DATAIN
data[2] => ram.DATAIN2
data[3] => ram.data_a[3].DATAIN
data[3] => ram.DATAIN3
read_addr[0] => ram.RADDR
read_addr[1] => ram.RADDR1
read_addr[2] => ram.RADDR2
read_addr[3] => ram.RADDR3
read_addr[4] => ram.RADDR4
read_addr[5] => ram.RADDR5
write_addr[0] => ram.waddr_a[0].DATAIN
write_addr[0] => ram.WADDR
write_addr[1] => ram.waddr_a[1].DATAIN
write_addr[1] => ram.WADDR1
write_addr[2] => ram.waddr_a[2].DATAIN
write_addr[2] => ram.WADDR2
write_addr[3] => ram.waddr_a[3].DATAIN
write_addr[3] => ram.WADDR3
write_addr[4] => ram.waddr_a[4].DATAIN
write_addr[4] => ram.WADDR4
write_addr[5] => ram.waddr_a[5].DATAIN
write_addr[5] => ram.WADDR5
we => ram.we_a.DATAIN
we => ram.WE
read_clock => q[0]~reg0.CLK
read_clock => q[1]~reg0.CLK
read_clock => q[2]~reg0.CLK
read_clock => q[3]~reg0.CLK
write_clock => ram.we_a.CLK
write_clock => ram.waddr_a[5].CLK
write_clock => ram.waddr_a[4].CLK
write_clock => ram.waddr_a[3].CLK
write_clock => ram.waddr_a[2].CLK
write_clock => ram.waddr_a[1].CLK
write_clock => ram.waddr_a[0].CLK
write_clock => ram.data_a[3].CLK
write_clock => ram.data_a[2].CLK
write_clock => ram.data_a[1].CLK
write_clock => ram.data_a[0].CLK
write_clock => ram.CLK0
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C10LPRefKit|CamaraVGADriver:CamaraVGADriver|VGA_Driver640x480:VGA
rst => countX.OUTPUTSELECT
rst => countX.OUTPUTSELECT
rst => countX.OUTPUTSELECT
rst => countX.OUTPUTSELECT
rst => countX.OUTPUTSELECT
rst => countX.OUTPUTSELECT
rst => countX.OUTPUTSELECT
rst => countX.OUTPUTSELECT
rst => countX.OUTPUTSELECT
rst => countX.OUTPUTSELECT
rst => countY.OUTPUTSELECT
rst => countY.OUTPUTSELECT
rst => countY.OUTPUTSELECT
rst => countY.OUTPUTSELECT
rst => countY.OUTPUTSELECT
rst => countY.OUTPUTSELECT
rst => countY.OUTPUTSELECT
rst => countY.OUTPUTSELECT
rst => countY.OUTPUTSELECT
clk => countY[0].CLK
clk => countY[1].CLK
clk => countY[2].CLK
clk => countY[3].CLK
clk => countY[4].CLK
clk => countY[5].CLK
clk => countY[6].CLK
clk => countY[7].CLK
clk => countY[8].CLK
clk => countX[0].CLK
clk => countX[1].CLK
clk => countX[2].CLK
clk => countX[3].CLK
clk => countX[4].CLK
clk => countX[5].CLK
clk => countX[6].CLK
clk => countX[7].CLK
clk => countX[8].CLK
clk => countX[9].CLK
pixelIn[0] => pixelOut.DATAB
pixelIn[1] => pixelOut.DATAB
pixelIn[2] => pixelOut.DATAB
pixelIn[3] => pixelOut.DATAB
pixelIn[4] => pixelOut.DATAB
pixelIn[5] => pixelOut.DATAB
pixelIn[6] => pixelOut.DATAB
pixelIn[7] => pixelOut.DATAB
pixelIn[8] => pixelOut.DATAB
pixelIn[9] => pixelOut.DATAB
pixelIn[10] => pixelOut.DATAB
pixelIn[11] => pixelOut.DATAB
pixelOut[0] <= pixelOut.DB_MAX_OUTPUT_PORT_TYPE
pixelOut[1] <= pixelOut.DB_MAX_OUTPUT_PORT_TYPE
pixelOut[2] <= pixelOut.DB_MAX_OUTPUT_PORT_TYPE
pixelOut[3] <= pixelOut.DB_MAX_OUTPUT_PORT_TYPE
pixelOut[4] <= pixelOut.DB_MAX_OUTPUT_PORT_TYPE
pixelOut[5] <= pixelOut.DB_MAX_OUTPUT_PORT_TYPE
pixelOut[6] <= pixelOut.DB_MAX_OUTPUT_PORT_TYPE
pixelOut[7] <= pixelOut.DB_MAX_OUTPUT_PORT_TYPE
pixelOut[8] <= pixelOut.DB_MAX_OUTPUT_PORT_TYPE
pixelOut[9] <= pixelOut.DB_MAX_OUTPUT_PORT_TYPE
pixelOut[10] <= pixelOut.DB_MAX_OUTPUT_PORT_TYPE
pixelOut[11] <= pixelOut.DB_MAX_OUTPUT_PORT_TYPE
Hsync_n <= Hsync_n.DB_MAX_OUTPUT_PORT_TYPE
Vsync_n <= Vsync_n.DB_MAX_OUTPUT_PORT_TYPE
posX[0] <= countX[0].DB_MAX_OUTPUT_PORT_TYPE
posX[1] <= countX[1].DB_MAX_OUTPUT_PORT_TYPE
posX[2] <= countX[2].DB_MAX_OUTPUT_PORT_TYPE
posX[3] <= countX[3].DB_MAX_OUTPUT_PORT_TYPE
posX[4] <= countX[4].DB_MAX_OUTPUT_PORT_TYPE
posX[5] <= countX[5].DB_MAX_OUTPUT_PORT_TYPE
posX[6] <= countX[6].DB_MAX_OUTPUT_PORT_TYPE
posX[7] <= countX[7].DB_MAX_OUTPUT_PORT_TYPE
posX[8] <= countX[8].DB_MAX_OUTPUT_PORT_TYPE
posX[9] <= countX[9].DB_MAX_OUTPUT_PORT_TYPE
posY[0] <= countY[0].DB_MAX_OUTPUT_PORT_TYPE
posY[1] <= countY[1].DB_MAX_OUTPUT_PORT_TYPE
posY[2] <= countY[2].DB_MAX_OUTPUT_PORT_TYPE
posY[3] <= countY[3].DB_MAX_OUTPUT_PORT_TYPE
posY[4] <= countY[4].DB_MAX_OUTPUT_PORT_TYPE
posY[5] <= countY[5].DB_MAX_OUTPUT_PORT_TYPE
posY[6] <= countY[6].DB_MAX_OUTPUT_PORT_TYPE
posY[7] <= countY[7].DB_MAX_OUTPUT_PORT_TYPE
posY[8] <= countY[8].DB_MAX_OUTPUT_PORT_TYPE


|C10LPRefKit|CamaraVGADriver:CamaraVGADriver|DivisorFrecuencia:CLK25
Clock => Clock25M~reg0.CLK
Reset => Clock25M.OUTPUTSELECT
Clock25M <= Clock25M~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C10LPRefKit|CamaraVGADriver:CamaraVGADriver|OV7670:Cam
Reset => WPixel.OUTPUTSELECT
Reset => Href_prev.OUTPUTSELECT
Reset => VSync_prev.OUTPUTSELECT
Reset => XPixel.OUTPUTSELECT
Reset => XPixel.OUTPUTSELECT
Reset => XPixel.OUTPUTSELECT
Reset => XPixel.OUTPUTSELECT
Reset => XPixel.OUTPUTSELECT
Reset => XPixel.OUTPUTSELECT
Reset => XPixel.OUTPUTSELECT
Reset => XPixel.OUTPUTSELECT
Reset => YPixel.OUTPUTSELECT
Reset => YPixel.OUTPUTSELECT
Reset => YPixel.OUTPUTSELECT
Reset => YPixel.OUTPUTSELECT
Reset => YPixel.OUTPUTSELECT
Reset => YPixel.OUTPUTSELECT
Reset => YPixel.OUTPUTSELECT
Reset => YPixel.OUTPUTSELECT
Reset => Sync.OUTPUTSELECT
Reset => PixelData.OUTPUTSELECT
Reset => PixelData.OUTPUTSELECT
Reset => PixelData.OUTPUTSELECT
Reset => PixelData.OUTPUTSELECT
Reset => PixelData.OUTPUTSELECT
Reset => PixelData.OUTPUTSELECT
Reset => PixelData.OUTPUTSELECT
Reset => PixelData.OUTPUTSELECT
Reset => PixelData.OUTPUTSELECT
Reset => PixelData.OUTPUTSELECT
Reset => PixelData.OUTPUTSELECT
Reset => PixelData.OUTPUTSELECT
Reset => PromedioColorR.OUTPUTSELECT
Reset => PromedioColorR.OUTPUTSELECT
Reset => PromedioColorR.OUTPUTSELECT
Reset => PromedioColorR.OUTPUTSELECT
Reset => PromedioColorR.OUTPUTSELECT
Reset => PromedioColorR.OUTPUTSELECT
Reset => PromedioColorR.OUTPUTSELECT
Reset => PromedioColorR.OUTPUTSELECT
Reset => PromedioColorR.OUTPUTSELECT
Reset => PromedioColorR.OUTPUTSELECT
Reset => PromedioColorR.OUTPUTSELECT
Reset => PromedioColorR.OUTPUTSELECT
Reset => PromedioColorG.OUTPUTSELECT
Reset => PromedioColorG.OUTPUTSELECT
Reset => PromedioColorG.OUTPUTSELECT
Reset => PromedioColorG.OUTPUTSELECT
Reset => PromedioColorG.OUTPUTSELECT
Reset => PromedioColorG.OUTPUTSELECT
Reset => PromedioColorG.OUTPUTSELECT
Reset => PromedioColorG.OUTPUTSELECT
Reset => PromedioColorG.OUTPUTSELECT
Reset => PromedioColorG.OUTPUTSELECT
Reset => PromedioColorG.OUTPUTSELECT
Reset => PromedioColorG.OUTPUTSELECT
Reset => PromedioColorB.OUTPUTSELECT
Reset => PromedioColorB.OUTPUTSELECT
Reset => PromedioColorB.OUTPUTSELECT
Reset => PromedioColorB.OUTPUTSELECT
Reset => PromedioColorB.OUTPUTSELECT
Reset => PromedioColorB.OUTPUTSELECT
Reset => PromedioColorB.OUTPUTSELECT
Reset => PromedioColorB.OUTPUTSELECT
Reset => PromedioColorB.OUTPUTSELECT
Reset => PromedioColorB.OUTPUTSELECT
Reset => PromedioColorB.OUTPUTSELECT
Reset => PromedioColorB.OUTPUTSELECT
Reset => Promedio.OUTPUTSELECT
Reset => Promedio.OUTPUTSELECT
Reset => Fila_Valida_R.OUTPUTSELECT
Reset => Fila_Valida_R.OUTPUTSELECT
Reset => Fila_Valida_G.OUTPUTSELECT
Reset => Fila_Valida_G.OUTPUTSELECT
Reset => Fila_Valida_B.OUTPUTSELECT
Reset => Fila_Valida_B.OUTPUTSELECT
Reset => Ancho_R.OUTPUTSELECT
Reset => Ancho_R.OUTPUTSELECT
Reset => Ancho_R.OUTPUTSELECT
Reset => Ancho_R.OUTPUTSELECT
Reset => Ancho_R.OUTPUTSELECT
Reset => Ancho_R.OUTPUTSELECT
Reset => Ancho_G.OUTPUTSELECT
Reset => Ancho_G.OUTPUTSELECT
Reset => Ancho_G.OUTPUTSELECT
Reset => Ancho_G.OUTPUTSELECT
Reset => Ancho_G.OUTPUTSELECT
Reset => Ancho_G.OUTPUTSELECT
Reset => Ancho_B.OUTPUTSELECT
Reset => Ancho_B.OUTPUTSELECT
Reset => Ancho_B.OUTPUTSELECT
Reset => Ancho_B.OUTPUTSELECT
Reset => Ancho_B.OUTPUTSELECT
Reset => Ancho_B.OUTPUTSELECT
Reset => Ancho_R_Prev.OUTPUTSELECT
Reset => Ancho_R_Prev.OUTPUTSELECT
Reset => Ancho_R_Prev.OUTPUTSELECT
Reset => Ancho_R_Prev.OUTPUTSELECT
Reset => Ancho_R_Prev.OUTPUTSELECT
Reset => Ancho_R_Prev.OUTPUTSELECT
Reset => Ancho_G_Prev.OUTPUTSELECT
Reset => Ancho_G_Prev.OUTPUTSELECT
Reset => Ancho_G_Prev.OUTPUTSELECT
Reset => Ancho_G_Prev.OUTPUTSELECT
Reset => Ancho_G_Prev.OUTPUTSELECT
Reset => Ancho_G_Prev.OUTPUTSELECT
Reset => Ancho_B_Prev.OUTPUTSELECT
Reset => Ancho_B_Prev.OUTPUTSELECT
Reset => Ancho_B_Prev.OUTPUTSELECT
Reset => Ancho_B_Prev.OUTPUTSELECT
Reset => Ancho_B_Prev.OUTPUTSELECT
Reset => Ancho_B_Prev.OUTPUTSELECT
Reset => Inc_Ancho_R.OUTPUTSELECT
Reset => Inc_Ancho_R.OUTPUTSELECT
Reset => Inc_Ancho_R.OUTPUTSELECT
Reset => Inc_Ancho_R.OUTPUTSELECT
Reset => Inc_Ancho_R.OUTPUTSELECT
Reset => Inc_Ancho_R.OUTPUTSELECT
Reset => Inc_Ancho_R.OUTPUTSELECT
Reset => Inc_Ancho_R.OUTPUTSELECT
Reset => Inc_Ancho_G.OUTPUTSELECT
Reset => Inc_Ancho_G.OUTPUTSELECT
Reset => Inc_Ancho_G.OUTPUTSELECT
Reset => Inc_Ancho_G.OUTPUTSELECT
Reset => Inc_Ancho_G.OUTPUTSELECT
Reset => Inc_Ancho_G.OUTPUTSELECT
Reset => Inc_Ancho_G.OUTPUTSELECT
Reset => Inc_Ancho_G.OUTPUTSELECT
Reset => Inc_Ancho_B.OUTPUTSELECT
Reset => Inc_Ancho_B.OUTPUTSELECT
Reset => Inc_Ancho_B.OUTPUTSELECT
Reset => Inc_Ancho_B.OUTPUTSELECT
Reset => Inc_Ancho_B.OUTPUTSELECT
Reset => Inc_Ancho_B.OUTPUTSELECT
Reset => Inc_Ancho_B.OUTPUTSELECT
Reset => Inc_Ancho_B.OUTPUTSELECT
Reset => MID_Ancho_R.OUTPUTSELECT
Reset => MID_Ancho_R.OUTPUTSELECT
Reset => MID_Ancho_R.OUTPUTSELECT
Reset => MID_Ancho_R.OUTPUTSELECT
Reset => MID_Ancho_R.OUTPUTSELECT
Reset => MID_Ancho_R.OUTPUTSELECT
Reset => MID_Ancho_R.OUTPUTSELECT
Reset => MID_Ancho_R.OUTPUTSELECT
Reset => MID_Ancho_G.OUTPUTSELECT
Reset => MID_Ancho_G.OUTPUTSELECT
Reset => MID_Ancho_G.OUTPUTSELECT
Reset => MID_Ancho_G.OUTPUTSELECT
Reset => MID_Ancho_G.OUTPUTSELECT
Reset => MID_Ancho_G.OUTPUTSELECT
Reset => MID_Ancho_G.OUTPUTSELECT
Reset => MID_Ancho_G.OUTPUTSELECT
Reset => MID_Ancho_B.OUTPUTSELECT
Reset => MID_Ancho_B.OUTPUTSELECT
Reset => MID_Ancho_B.OUTPUTSELECT
Reset => MID_Ancho_B.OUTPUTSELECT
Reset => MID_Ancho_B.OUTPUTSELECT
Reset => MID_Ancho_B.OUTPUTSELECT
Reset => MID_Ancho_B.OUTPUTSELECT
Reset => MID_Ancho_B.OUTPUTSELECT
Reset => Forma[1]~reg0.ENA
Reset => Forma[0]~reg0.ENA
PixelData[0] <= PixelData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PixelData[1] <= PixelData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PixelData[2] <= PixelData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PixelData[3] <= PixelData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PixelData[4] <= PixelData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PixelData[5] <= PixelData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PixelData[6] <= PixelData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PixelData[7] <= PixelData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PixelData[8] <= PixelData[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PixelData[9] <= PixelData[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PixelData[10] <= PixelData[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PixelData[11] <= PixelData[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PAddress[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PAddress[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PAddress[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PAddress[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PAddress[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PAddress[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PAddress[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PAddress[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PAddress[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PAddress[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PAddress[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PAddress[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PAddress[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PAddress[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PAddress[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
WPixel <= WPixel~reg0.DB_MAX_OUTPUT_PORT_TYPE
Pclock => Forma[0]~reg0.CLK
Pclock => Forma[1]~reg0.CLK
Pclock => MID_Ancho_B[0].CLK
Pclock => MID_Ancho_B[1].CLK
Pclock => MID_Ancho_B[2].CLK
Pclock => MID_Ancho_B[3].CLK
Pclock => MID_Ancho_B[4].CLK
Pclock => MID_Ancho_B[5].CLK
Pclock => MID_Ancho_B[6].CLK
Pclock => MID_Ancho_B[7].CLK
Pclock => MID_Ancho_G[0].CLK
Pclock => MID_Ancho_G[1].CLK
Pclock => MID_Ancho_G[2].CLK
Pclock => MID_Ancho_G[3].CLK
Pclock => MID_Ancho_G[4].CLK
Pclock => MID_Ancho_G[5].CLK
Pclock => MID_Ancho_G[6].CLK
Pclock => MID_Ancho_G[7].CLK
Pclock => MID_Ancho_R[0].CLK
Pclock => MID_Ancho_R[1].CLK
Pclock => MID_Ancho_R[2].CLK
Pclock => MID_Ancho_R[3].CLK
Pclock => MID_Ancho_R[4].CLK
Pclock => MID_Ancho_R[5].CLK
Pclock => MID_Ancho_R[6].CLK
Pclock => MID_Ancho_R[7].CLK
Pclock => Inc_Ancho_B[0].CLK
Pclock => Inc_Ancho_B[1].CLK
Pclock => Inc_Ancho_B[2].CLK
Pclock => Inc_Ancho_B[3].CLK
Pclock => Inc_Ancho_B[4].CLK
Pclock => Inc_Ancho_B[5].CLK
Pclock => Inc_Ancho_B[6].CLK
Pclock => Inc_Ancho_B[7].CLK
Pclock => Inc_Ancho_G[0].CLK
Pclock => Inc_Ancho_G[1].CLK
Pclock => Inc_Ancho_G[2].CLK
Pclock => Inc_Ancho_G[3].CLK
Pclock => Inc_Ancho_G[4].CLK
Pclock => Inc_Ancho_G[5].CLK
Pclock => Inc_Ancho_G[6].CLK
Pclock => Inc_Ancho_G[7].CLK
Pclock => Inc_Ancho_R[0].CLK
Pclock => Inc_Ancho_R[1].CLK
Pclock => Inc_Ancho_R[2].CLK
Pclock => Inc_Ancho_R[3].CLK
Pclock => Inc_Ancho_R[4].CLK
Pclock => Inc_Ancho_R[5].CLK
Pclock => Inc_Ancho_R[6].CLK
Pclock => Inc_Ancho_R[7].CLK
Pclock => Ancho_B_Prev[0].CLK
Pclock => Ancho_B_Prev[1].CLK
Pclock => Ancho_B_Prev[2].CLK
Pclock => Ancho_B_Prev[3].CLK
Pclock => Ancho_B_Prev[4].CLK
Pclock => Ancho_B_Prev[5].CLK
Pclock => Ancho_G_Prev[0].CLK
Pclock => Ancho_G_Prev[1].CLK
Pclock => Ancho_G_Prev[2].CLK
Pclock => Ancho_G_Prev[3].CLK
Pclock => Ancho_G_Prev[4].CLK
Pclock => Ancho_G_Prev[5].CLK
Pclock => Ancho_R_Prev[0].CLK
Pclock => Ancho_R_Prev[1].CLK
Pclock => Ancho_R_Prev[2].CLK
Pclock => Ancho_R_Prev[3].CLK
Pclock => Ancho_R_Prev[4].CLK
Pclock => Ancho_R_Prev[5].CLK
Pclock => Ancho_B[0].CLK
Pclock => Ancho_B[1].CLK
Pclock => Ancho_B[2].CLK
Pclock => Ancho_B[3].CLK
Pclock => Ancho_B[4].CLK
Pclock => Ancho_B[5].CLK
Pclock => Ancho_G[0].CLK
Pclock => Ancho_G[1].CLK
Pclock => Ancho_G[2].CLK
Pclock => Ancho_G[3].CLK
Pclock => Ancho_G[4].CLK
Pclock => Ancho_G[5].CLK
Pclock => Ancho_R[0].CLK
Pclock => Ancho_R[1].CLK
Pclock => Ancho_R[2].CLK
Pclock => Ancho_R[3].CLK
Pclock => Ancho_R[4].CLK
Pclock => Ancho_R[5].CLK
Pclock => Fila_Valida_B[0].CLK
Pclock => Fila_Valida_B[1].CLK
Pclock => Fila_Valida_G[0].CLK
Pclock => Fila_Valida_G[1].CLK
Pclock => Fila_Valida_R[0].CLK
Pclock => Fila_Valida_R[1].CLK
Pclock => Promedio[0]~reg0.CLK
Pclock => Promedio[1]~reg0.CLK
Pclock => PromedioColorB[0].CLK
Pclock => PromedioColorB[1].CLK
Pclock => PromedioColorB[2].CLK
Pclock => PromedioColorB[3].CLK
Pclock => PromedioColorB[4].CLK
Pclock => PromedioColorB[5].CLK
Pclock => PromedioColorB[6].CLK
Pclock => PromedioColorB[7].CLK
Pclock => PromedioColorB[8].CLK
Pclock => PromedioColorB[9].CLK
Pclock => PromedioColorB[10].CLK
Pclock => PromedioColorB[11].CLK
Pclock => PromedioColorG[0].CLK
Pclock => PromedioColorG[1].CLK
Pclock => PromedioColorG[2].CLK
Pclock => PromedioColorG[3].CLK
Pclock => PromedioColorG[4].CLK
Pclock => PromedioColorG[5].CLK
Pclock => PromedioColorG[6].CLK
Pclock => PromedioColorG[7].CLK
Pclock => PromedioColorG[8].CLK
Pclock => PromedioColorG[9].CLK
Pclock => PromedioColorG[10].CLK
Pclock => PromedioColorG[11].CLK
Pclock => PromedioColorR[0].CLK
Pclock => PromedioColorR[1].CLK
Pclock => PromedioColorR[2].CLK
Pclock => PromedioColorR[3].CLK
Pclock => PromedioColorR[4].CLK
Pclock => PromedioColorR[5].CLK
Pclock => PromedioColorR[6].CLK
Pclock => PromedioColorR[7].CLK
Pclock => PromedioColorR[8].CLK
Pclock => PromedioColorR[9].CLK
Pclock => PromedioColorR[10].CLK
Pclock => PromedioColorR[11].CLK
Pclock => PixelData[0]~reg0.CLK
Pclock => PixelData[1]~reg0.CLK
Pclock => PixelData[2]~reg0.CLK
Pclock => PixelData[3]~reg0.CLK
Pclock => PixelData[4]~reg0.CLK
Pclock => PixelData[5]~reg0.CLK
Pclock => PixelData[6]~reg0.CLK
Pclock => PixelData[7]~reg0.CLK
Pclock => PixelData[8]~reg0.CLK
Pclock => PixelData[9]~reg0.CLK
Pclock => PixelData[10]~reg0.CLK
Pclock => PixelData[11]~reg0.CLK
Pclock => Sync.CLK
Pclock => YPixel[0].CLK
Pclock => YPixel[1].CLK
Pclock => YPixel[2].CLK
Pclock => YPixel[3].CLK
Pclock => YPixel[4].CLK
Pclock => YPixel[5].CLK
Pclock => YPixel[6].CLK
Pclock => YPixel[7].CLK
Pclock => XPixel[0].CLK
Pclock => XPixel[1].CLK
Pclock => XPixel[2].CLK
Pclock => XPixel[3].CLK
Pclock => XPixel[4].CLK
Pclock => XPixel[5].CLK
Pclock => XPixel[6].CLK
Pclock => XPixel[7].CLK
Pclock => VSync_prev.CLK
Pclock => Href_prev.CLK
Pclock => WPixel~reg0.CLK
Href => PixelData.OUTPUTSELECT
Href => PixelData.OUTPUTSELECT
Href => PixelData.OUTPUTSELECT
Href => PixelData.OUTPUTSELECT
Href => PixelData.OUTPUTSELECT
Href => PixelData.OUTPUTSELECT
Href => PixelData.OUTPUTSELECT
Href => PixelData.OUTPUTSELECT
Href => PixelData.OUTPUTSELECT
Href => PixelData.OUTPUTSELECT
Href => PixelData.OUTPUTSELECT
Href => PixelData.OUTPUTSELECT
Href => Sync.OUTPUTSELECT
Href => WPixel.OUTPUTSELECT
Href => XPixel.OUTPUTSELECT
Href => XPixel.OUTPUTSELECT
Href => XPixel.OUTPUTSELECT
Href => XPixel.OUTPUTSELECT
Href => XPixel.OUTPUTSELECT
Href => XPixel.OUTPUTSELECT
Href => XPixel.OUTPUTSELECT
Href => XPixel.OUTPUTSELECT
Href => Href_prev.DATAA
Href => always0.IN1
Vsync => Sync.OUTPUTSELECT
Vsync => WPixel.OUTPUTSELECT
Vsync => XPixel.OUTPUTSELECT
Vsync => XPixel.OUTPUTSELECT
Vsync => XPixel.OUTPUTSELECT
Vsync => XPixel.OUTPUTSELECT
Vsync => XPixel.OUTPUTSELECT
Vsync => XPixel.OUTPUTSELECT
Vsync => XPixel.OUTPUTSELECT
Vsync => XPixel.OUTPUTSELECT
Vsync => YPixel.OUTPUTSELECT
Vsync => YPixel.OUTPUTSELECT
Vsync => YPixel.OUTPUTSELECT
Vsync => YPixel.OUTPUTSELECT
Vsync => YPixel.OUTPUTSELECT
Vsync => YPixel.OUTPUTSELECT
Vsync => YPixel.OUTPUTSELECT
Vsync => YPixel.OUTPUTSELECT
Vsync => Inc_Ancho_R.OUTPUTSELECT
Vsync => Inc_Ancho_R.OUTPUTSELECT
Vsync => Inc_Ancho_R.OUTPUTSELECT
Vsync => Inc_Ancho_R.OUTPUTSELECT
Vsync => Inc_Ancho_R.OUTPUTSELECT
Vsync => Inc_Ancho_R.OUTPUTSELECT
Vsync => Inc_Ancho_R.OUTPUTSELECT
Vsync => Inc_Ancho_R.OUTPUTSELECT
Vsync => Inc_Ancho_G.OUTPUTSELECT
Vsync => Inc_Ancho_G.OUTPUTSELECT
Vsync => Inc_Ancho_G.OUTPUTSELECT
Vsync => Inc_Ancho_G.OUTPUTSELECT
Vsync => Inc_Ancho_G.OUTPUTSELECT
Vsync => Inc_Ancho_G.OUTPUTSELECT
Vsync => Inc_Ancho_G.OUTPUTSELECT
Vsync => Inc_Ancho_G.OUTPUTSELECT
Vsync => Inc_Ancho_B.OUTPUTSELECT
Vsync => Inc_Ancho_B.OUTPUTSELECT
Vsync => Inc_Ancho_B.OUTPUTSELECT
Vsync => Inc_Ancho_B.OUTPUTSELECT
Vsync => Inc_Ancho_B.OUTPUTSELECT
Vsync => Inc_Ancho_B.OUTPUTSELECT
Vsync => Inc_Ancho_B.OUTPUTSELECT
Vsync => Inc_Ancho_B.OUTPUTSELECT
Vsync => MID_Ancho_R.OUTPUTSELECT
Vsync => MID_Ancho_R.OUTPUTSELECT
Vsync => MID_Ancho_R.OUTPUTSELECT
Vsync => MID_Ancho_R.OUTPUTSELECT
Vsync => MID_Ancho_R.OUTPUTSELECT
Vsync => MID_Ancho_R.OUTPUTSELECT
Vsync => MID_Ancho_R.OUTPUTSELECT
Vsync => MID_Ancho_R.OUTPUTSELECT
Vsync => MID_Ancho_G.OUTPUTSELECT
Vsync => MID_Ancho_G.OUTPUTSELECT
Vsync => MID_Ancho_G.OUTPUTSELECT
Vsync => MID_Ancho_G.OUTPUTSELECT
Vsync => MID_Ancho_G.OUTPUTSELECT
Vsync => MID_Ancho_G.OUTPUTSELECT
Vsync => MID_Ancho_G.OUTPUTSELECT
Vsync => MID_Ancho_G.OUTPUTSELECT
Vsync => MID_Ancho_B.OUTPUTSELECT
Vsync => MID_Ancho_B.OUTPUTSELECT
Vsync => MID_Ancho_B.OUTPUTSELECT
Vsync => MID_Ancho_B.OUTPUTSELECT
Vsync => MID_Ancho_B.OUTPUTSELECT
Vsync => MID_Ancho_B.OUTPUTSELECT
Vsync => MID_Ancho_B.OUTPUTSELECT
Vsync => MID_Ancho_B.OUTPUTSELECT
Vsync => Ancho_R_Prev.OUTPUTSELECT
Vsync => Ancho_R_Prev.OUTPUTSELECT
Vsync => Ancho_R_Prev.OUTPUTSELECT
Vsync => Ancho_R_Prev.OUTPUTSELECT
Vsync => Ancho_R_Prev.OUTPUTSELECT
Vsync => Ancho_R_Prev.OUTPUTSELECT
Vsync => Ancho_G_Prev.OUTPUTSELECT
Vsync => Ancho_G_Prev.OUTPUTSELECT
Vsync => Ancho_G_Prev.OUTPUTSELECT
Vsync => Ancho_G_Prev.OUTPUTSELECT
Vsync => Ancho_G_Prev.OUTPUTSELECT
Vsync => Ancho_G_Prev.OUTPUTSELECT
Vsync => Ancho_B_Prev.OUTPUTSELECT
Vsync => Ancho_B_Prev.OUTPUTSELECT
Vsync => Ancho_B_Prev.OUTPUTSELECT
Vsync => Ancho_B_Prev.OUTPUTSELECT
Vsync => Ancho_B_Prev.OUTPUTSELECT
Vsync => Ancho_B_Prev.OUTPUTSELECT
Vsync => Ancho_R.OUTPUTSELECT
Vsync => Ancho_R.OUTPUTSELECT
Vsync => Ancho_R.OUTPUTSELECT
Vsync => Ancho_R.OUTPUTSELECT
Vsync => Ancho_R.OUTPUTSELECT
Vsync => Ancho_R.OUTPUTSELECT
Vsync => Ancho_G.OUTPUTSELECT
Vsync => Ancho_G.OUTPUTSELECT
Vsync => Ancho_G.OUTPUTSELECT
Vsync => Ancho_G.OUTPUTSELECT
Vsync => Ancho_G.OUTPUTSELECT
Vsync => Ancho_G.OUTPUTSELECT
Vsync => Ancho_B.OUTPUTSELECT
Vsync => Ancho_B.OUTPUTSELECT
Vsync => Ancho_B.OUTPUTSELECT
Vsync => Ancho_B.OUTPUTSELECT
Vsync => Ancho_B.OUTPUTSELECT
Vsync => Ancho_B.OUTPUTSELECT
Vsync => PixelData.OUTPUTSELECT
Vsync => PixelData.OUTPUTSELECT
Vsync => PixelData.OUTPUTSELECT
Vsync => PixelData.OUTPUTSELECT
Vsync => PixelData.OUTPUTSELECT
Vsync => PixelData.OUTPUTSELECT
Vsync => PixelData.OUTPUTSELECT
Vsync => PixelData.OUTPUTSELECT
Vsync => PixelData.OUTPUTSELECT
Vsync => PixelData.OUTPUTSELECT
Vsync => PixelData.OUTPUTSELECT
Vsync => PixelData.OUTPUTSELECT
Vsync => always0.IN1
Vsync => VSync_prev.DATAA
Vsync => always0.IN1
Data[0] => PixelData.DATAB
Data[1] => PixelData.DATAB
Data[2] => PixelData.DATAB
Data[3] => PixelData.DATAB
Data[4] => PixelData.DATAB
Data[4] => PixelData.DATAA
Data[5] => PixelData.DATAB
Data[5] => PixelData.DATAA
Data[6] => PixelData.DATAB
Data[6] => PixelData.DATAA
Data[7] => PixelData.DATAB
Data[7] => PixelData.DATAA
Promedio[0] <= Promedio[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Promedio[1] <= Promedio[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Forma[0] <= Forma[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Forma[1] <= Forma[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C10LPRefKit|picorv32:picorv32
clk => clk.IN2
resetn => resetn.IN2
trap <= trap~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_valid <= mem_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_instr <= mem_instr~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_ready => mem_xfer.IN1
mem_ready => always5.IN0
mem_addr[0] <= mem_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[1] <= mem_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[2] <= mem_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[3] <= mem_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[4] <= mem_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[5] <= mem_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[6] <= mem_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[7] <= mem_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[8] <= mem_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[9] <= mem_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[10] <= mem_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[11] <= mem_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[12] <= mem_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[13] <= mem_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[14] <= mem_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[15] <= mem_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[16] <= mem_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[17] <= mem_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[18] <= mem_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[19] <= mem_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[20] <= mem_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[21] <= mem_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[22] <= mem_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[23] <= mem_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[24] <= mem_addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[25] <= mem_addr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[26] <= mem_addr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[27] <= mem_addr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[28] <= mem_addr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[29] <= mem_addr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[30] <= mem_addr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[31] <= mem_addr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[0] <= mem_wdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[1] <= mem_wdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[2] <= mem_wdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[3] <= mem_wdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[4] <= mem_wdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[5] <= mem_wdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[6] <= mem_wdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[7] <= mem_wdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[8] <= mem_wdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[9] <= mem_wdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[10] <= mem_wdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[11] <= mem_wdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[12] <= mem_wdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[13] <= mem_wdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[14] <= mem_wdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[15] <= mem_wdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[16] <= mem_wdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[17] <= mem_wdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[18] <= mem_wdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[19] <= mem_wdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[20] <= mem_wdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[21] <= mem_wdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[22] <= mem_wdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[23] <= mem_wdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[24] <= mem_wdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[25] <= mem_wdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[26] <= mem_wdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[27] <= mem_wdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[28] <= mem_wdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[29] <= mem_wdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[30] <= mem_wdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[31] <= mem_wdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wstrb[0] <= mem_wstrb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wstrb[1] <= mem_wstrb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wstrb[2] <= mem_wstrb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_wstrb[3] <= mem_wstrb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[0] => mem_rdata_latched_noshuffle[0].DATAB
mem_rdata[0] => mem_rdata_word.DATAA
mem_rdata[0] => Mux7.IN3
mem_rdata[0] => Selector60.IN2
mem_rdata[1] => mem_rdata_latched_noshuffle[1].DATAB
mem_rdata[1] => mem_rdata_word.DATAA
mem_rdata[1] => Mux6.IN3
mem_rdata[1] => Selector59.IN2
mem_rdata[2] => mem_rdata_latched_noshuffle[2].DATAB
mem_rdata[2] => mem_rdata_word.DATAA
mem_rdata[2] => Mux5.IN3
mem_rdata[2] => Selector58.IN2
mem_rdata[3] => mem_rdata_latched_noshuffle[3].DATAB
mem_rdata[3] => mem_rdata_word.DATAA
mem_rdata[3] => Mux4.IN3
mem_rdata[3] => Selector57.IN2
mem_rdata[4] => mem_rdata_latched_noshuffle[4].DATAB
mem_rdata[4] => mem_rdata_word.DATAA
mem_rdata[4] => Mux3.IN3
mem_rdata[4] => Selector56.IN2
mem_rdata[5] => mem_rdata_latched_noshuffle[5].DATAB
mem_rdata[5] => mem_rdata_word.DATAA
mem_rdata[5] => Mux2.IN3
mem_rdata[5] => Selector55.IN2
mem_rdata[6] => mem_rdata_latched_noshuffle[6].DATAB
mem_rdata[6] => mem_rdata_word.DATAA
mem_rdata[6] => Mux1.IN3
mem_rdata[6] => Selector54.IN2
mem_rdata[7] => mem_rdata_latched_noshuffle[7].DATAB
mem_rdata[7] => mem_rdata_word.DATAA
mem_rdata[7] => Mux0.IN3
mem_rdata[7] => Selector53.IN2
mem_rdata[8] => mem_rdata_latched_noshuffle[8].DATAB
mem_rdata[8] => mem_rdata_word.DATAA
mem_rdata[8] => Mux7.IN2
mem_rdata[8] => Selector52.IN2
mem_rdata[9] => mem_rdata_latched_noshuffle[9].DATAB
mem_rdata[9] => mem_rdata_word.DATAA
mem_rdata[9] => Mux6.IN2
mem_rdata[9] => Selector51.IN2
mem_rdata[10] => mem_rdata_latched_noshuffle[10].DATAB
mem_rdata[10] => mem_rdata_word.DATAA
mem_rdata[10] => Mux5.IN2
mem_rdata[10] => Selector50.IN2
mem_rdata[11] => mem_rdata_latched_noshuffle[11].DATAB
mem_rdata[11] => mem_rdata_word.DATAA
mem_rdata[11] => Mux4.IN2
mem_rdata[11] => Selector49.IN2
mem_rdata[12] => mem_rdata_latched_noshuffle[12].DATAB
mem_rdata[12] => mem_rdata_word.DATAA
mem_rdata[12] => Mux3.IN2
mem_rdata[12] => Selector48.IN2
mem_rdata[13] => mem_rdata_latched_noshuffle[13].DATAB
mem_rdata[13] => mem_rdata_word.DATAA
mem_rdata[13] => Mux2.IN2
mem_rdata[13] => Selector47.IN2
mem_rdata[14] => mem_rdata_latched_noshuffle[14].DATAB
mem_rdata[14] => mem_rdata_word.DATAA
mem_rdata[14] => Mux1.IN2
mem_rdata[14] => Selector46.IN2
mem_rdata[15] => mem_rdata_latched_noshuffle[15].DATAB
mem_rdata[15] => mem_rdata_word.DATAA
mem_rdata[15] => Mux0.IN2
mem_rdata[15] => Selector45.IN2
mem_rdata[16] => mem_rdata_latched_noshuffle[16].DATAB
mem_rdata[16] => mem_rdata_word.DATAB
mem_rdata[16] => Mux7.IN1
mem_rdata[16] => mem_rdata_word[16].DATAB
mem_rdata[17] => mem_rdata_latched_noshuffle[17].DATAB
mem_rdata[17] => mem_rdata_word.DATAB
mem_rdata[17] => Mux6.IN1
mem_rdata[17] => mem_rdata_word[17].DATAB
mem_rdata[18] => mem_rdata_latched_noshuffle[18].DATAB
mem_rdata[18] => mem_rdata_word.DATAB
mem_rdata[18] => Mux5.IN1
mem_rdata[18] => mem_rdata_word[18].DATAB
mem_rdata[19] => mem_rdata_latched_noshuffle[19].DATAB
mem_rdata[19] => mem_rdata_word.DATAB
mem_rdata[19] => Mux4.IN1
mem_rdata[19] => mem_rdata_word[19].DATAB
mem_rdata[20] => mem_rdata_latched_noshuffle[20].DATAB
mem_rdata[20] => mem_rdata_word.DATAB
mem_rdata[20] => Mux3.IN1
mem_rdata[20] => mem_rdata_word[20].DATAB
mem_rdata[21] => mem_rdata_latched_noshuffle[21].DATAB
mem_rdata[21] => mem_rdata_word.DATAB
mem_rdata[21] => Mux2.IN1
mem_rdata[21] => mem_rdata_word[21].DATAB
mem_rdata[22] => mem_rdata_latched_noshuffle[22].DATAB
mem_rdata[22] => mem_rdata_word.DATAB
mem_rdata[22] => Mux1.IN1
mem_rdata[22] => mem_rdata_word[22].DATAB
mem_rdata[23] => mem_rdata_latched_noshuffle[23].DATAB
mem_rdata[23] => mem_rdata_word.DATAB
mem_rdata[23] => Mux0.IN1
mem_rdata[23] => mem_rdata_word[23].DATAB
mem_rdata[24] => mem_rdata_latched_noshuffle[24].DATAB
mem_rdata[24] => mem_rdata_word.DATAB
mem_rdata[24] => Mux7.IN0
mem_rdata[24] => mem_rdata_word[24].DATAB
mem_rdata[25] => mem_rdata_latched_noshuffle[25].DATAB
mem_rdata[25] => mem_rdata_word.DATAB
mem_rdata[25] => Mux6.IN0
mem_rdata[25] => mem_rdata_word[25].DATAB
mem_rdata[26] => mem_rdata_latched_noshuffle[26].DATAB
mem_rdata[26] => mem_rdata_word.DATAB
mem_rdata[26] => Mux5.IN0
mem_rdata[26] => mem_rdata_word[26].DATAB
mem_rdata[27] => mem_rdata_latched_noshuffle[27].DATAB
mem_rdata[27] => mem_rdata_word.DATAB
mem_rdata[27] => Mux4.IN0
mem_rdata[27] => mem_rdata_word[27].DATAB
mem_rdata[28] => mem_rdata_latched_noshuffle[28].DATAB
mem_rdata[28] => mem_rdata_word.DATAB
mem_rdata[28] => Mux3.IN0
mem_rdata[28] => mem_rdata_word[28].DATAB
mem_rdata[29] => mem_rdata_latched_noshuffle[29].DATAB
mem_rdata[29] => mem_rdata_word.DATAB
mem_rdata[29] => Mux2.IN0
mem_rdata[29] => mem_rdata_word[29].DATAB
mem_rdata[30] => mem_rdata_latched_noshuffle[30].DATAB
mem_rdata[30] => mem_rdata_word.DATAB
mem_rdata[30] => Mux1.IN0
mem_rdata[30] => mem_rdata_word[30].DATAB
mem_rdata[31] => mem_rdata_latched_noshuffle[31].DATAB
mem_rdata[31] => mem_rdata_word.DATAB
mem_rdata[31] => Mux0.IN0
mem_rdata[31] => mem_rdata_word[31].DATAB
mem_la_read <= mem_la_read.DB_MAX_OUTPUT_PORT_TYPE
mem_la_write <= mem_la_write.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[0] <= <GND>
mem_la_addr[1] <= <GND>
mem_la_addr[2] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[3] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[4] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[5] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[6] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[7] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[8] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[9] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[10] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[11] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[12] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[13] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[14] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[15] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[16] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[17] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[18] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[19] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[20] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[21] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[22] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[23] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[24] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[25] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[26] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[27] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[28] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[29] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[30] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_addr[31] <= mem_la_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[0] <= mem_la_wdata[0].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[1] <= mem_la_wdata[1].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[2] <= mem_la_wdata[2].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[3] <= mem_la_wdata[3].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[4] <= mem_la_wdata[4].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[5] <= mem_la_wdata[5].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[6] <= mem_la_wdata[6].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[7] <= mem_la_wdata[7].DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[8] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[9] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[10] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[11] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[12] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[13] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[14] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[15] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[16] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[17] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[18] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[19] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[20] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[21] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[22] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[23] <= mem_la_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[24] <= Selector40.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[25] <= Selector39.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[26] <= Selector38.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[27] <= Selector37.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[28] <= Selector36.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[29] <= Selector35.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[30] <= Selector34.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wdata[31] <= Selector33.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wstrb[0] <= Selector44.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wstrb[1] <= Selector43.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wstrb[2] <= Selector42.DB_MAX_OUTPUT_PORT_TYPE
mem_la_wstrb[3] <= Selector41.DB_MAX_OUTPUT_PORT_TYPE
pcpi_valid <= pcpi_valid.DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[0] <= pcpi_insn[0].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[1] <= pcpi_insn[1].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[2] <= pcpi_insn[2].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[3] <= pcpi_insn[3].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[4] <= pcpi_insn[4].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[5] <= pcpi_insn[5].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[6] <= pcpi_insn[6].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[7] <= pcpi_insn[7].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[8] <= pcpi_insn[8].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[9] <= pcpi_insn[9].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[10] <= pcpi_insn[10].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[11] <= pcpi_insn[11].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[12] <= pcpi_insn[12].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[13] <= pcpi_insn[13].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[14] <= pcpi_insn[14].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[15] <= pcpi_insn[15].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[16] <= pcpi_insn[16].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[17] <= pcpi_insn[17].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[18] <= pcpi_insn[18].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[19] <= pcpi_insn[19].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[20] <= pcpi_insn[20].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[21] <= pcpi_insn[21].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[22] <= pcpi_insn[22].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[23] <= pcpi_insn[23].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[24] <= pcpi_insn[24].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[25] <= pcpi_insn[25].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[26] <= pcpi_insn[26].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[27] <= pcpi_insn[27].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[28] <= pcpi_insn[28].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[29] <= pcpi_insn[29].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[30] <= pcpi_insn[30].DB_MAX_OUTPUT_PORT_TYPE
pcpi_insn[31] <= pcpi_insn[31].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[0] <= pcpi_rs1[0].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[1] <= pcpi_rs1[1].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[2] <= pcpi_rs1[2].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[3] <= pcpi_rs1[3].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[4] <= pcpi_rs1[4].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[5] <= pcpi_rs1[5].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[6] <= pcpi_rs1[6].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[7] <= pcpi_rs1[7].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[8] <= pcpi_rs1[8].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[9] <= pcpi_rs1[9].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[10] <= pcpi_rs1[10].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[11] <= pcpi_rs1[11].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[12] <= pcpi_rs1[12].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[13] <= pcpi_rs1[13].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[14] <= pcpi_rs1[14].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[15] <= pcpi_rs1[15].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[16] <= pcpi_rs1[16].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[17] <= pcpi_rs1[17].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[18] <= pcpi_rs1[18].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[19] <= pcpi_rs1[19].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[20] <= pcpi_rs1[20].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[21] <= pcpi_rs1[21].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[22] <= pcpi_rs1[22].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[23] <= pcpi_rs1[23].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[24] <= pcpi_rs1[24].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[25] <= pcpi_rs1[25].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[26] <= pcpi_rs1[26].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[27] <= pcpi_rs1[27].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[28] <= pcpi_rs1[28].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[29] <= pcpi_rs1[29].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[30] <= pcpi_rs1[30].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs1[31] <= pcpi_rs1[31].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[0] <= mem_la_wdata[0].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[1] <= mem_la_wdata[1].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[2] <= mem_la_wdata[2].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[3] <= mem_la_wdata[3].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[4] <= mem_la_wdata[4].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[5] <= mem_la_wdata[5].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[6] <= mem_la_wdata[6].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[7] <= mem_la_wdata[7].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[8] <= pcpi_rs2[8].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[9] <= pcpi_rs2[9].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[10] <= pcpi_rs2[10].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[11] <= pcpi_rs2[11].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[12] <= pcpi_rs2[12].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[13] <= pcpi_rs2[13].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[14] <= pcpi_rs2[14].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[15] <= pcpi_rs2[15].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[16] <= pcpi_rs2[16].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[17] <= pcpi_rs2[17].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[18] <= pcpi_rs2[18].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[19] <= pcpi_rs2[19].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[20] <= pcpi_rs2[20].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[21] <= pcpi_rs2[21].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[22] <= pcpi_rs2[22].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[23] <= pcpi_rs2[23].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[24] <= pcpi_rs2[24].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[25] <= pcpi_rs2[25].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[26] <= pcpi_rs2[26].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[27] <= pcpi_rs2[27].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[28] <= pcpi_rs2[28].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[29] <= pcpi_rs2[29].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[30] <= pcpi_rs2[30].DB_MAX_OUTPUT_PORT_TYPE
pcpi_rs2[31] <= pcpi_rs2[31].DB_MAX_OUTPUT_PORT_TYPE
pcpi_wr => ~NO_FANOUT~
pcpi_rd[0] => ~NO_FANOUT~
pcpi_rd[1] => ~NO_FANOUT~
pcpi_rd[2] => ~NO_FANOUT~
pcpi_rd[3] => ~NO_FANOUT~
pcpi_rd[4] => ~NO_FANOUT~
pcpi_rd[5] => ~NO_FANOUT~
pcpi_rd[6] => ~NO_FANOUT~
pcpi_rd[7] => ~NO_FANOUT~
pcpi_rd[8] => ~NO_FANOUT~
pcpi_rd[9] => ~NO_FANOUT~
pcpi_rd[10] => ~NO_FANOUT~
pcpi_rd[11] => ~NO_FANOUT~
pcpi_rd[12] => ~NO_FANOUT~
pcpi_rd[13] => ~NO_FANOUT~
pcpi_rd[14] => ~NO_FANOUT~
pcpi_rd[15] => ~NO_FANOUT~
pcpi_rd[16] => ~NO_FANOUT~
pcpi_rd[17] => ~NO_FANOUT~
pcpi_rd[18] => ~NO_FANOUT~
pcpi_rd[19] => ~NO_FANOUT~
pcpi_rd[20] => ~NO_FANOUT~
pcpi_rd[21] => ~NO_FANOUT~
pcpi_rd[22] => ~NO_FANOUT~
pcpi_rd[23] => ~NO_FANOUT~
pcpi_rd[24] => ~NO_FANOUT~
pcpi_rd[25] => ~NO_FANOUT~
pcpi_rd[26] => ~NO_FANOUT~
pcpi_rd[27] => ~NO_FANOUT~
pcpi_rd[28] => ~NO_FANOUT~
pcpi_rd[29] => ~NO_FANOUT~
pcpi_rd[30] => ~NO_FANOUT~
pcpi_rd[31] => ~NO_FANOUT~
pcpi_wait => ~NO_FANOUT~
pcpi_ready => ~NO_FANOUT~
irq[0] => next_irq_pending.IN1
irq[1] => next_irq_pending.IN1
irq[2] => next_irq_pending.IN1
irq[3] => next_irq_pending.IN1
irq[4] => next_irq_pending.IN1
irq[5] => next_irq_pending.IN1
irq[6] => next_irq_pending.IN1
irq[7] => next_irq_pending.IN1
irq[8] => next_irq_pending.IN1
irq[9] => next_irq_pending.IN1
irq[10] => next_irq_pending.IN1
irq[11] => next_irq_pending.IN1
irq[12] => next_irq_pending.IN1
irq[13] => next_irq_pending.IN1
irq[14] => next_irq_pending.IN1
irq[15] => next_irq_pending.IN1
irq[16] => next_irq_pending.IN1
irq[17] => next_irq_pending.IN1
irq[18] => next_irq_pending.IN1
irq[19] => next_irq_pending.IN1
irq[20] => next_irq_pending.IN1
irq[21] => next_irq_pending.IN1
irq[22] => next_irq_pending.IN1
irq[23] => next_irq_pending.IN1
irq[24] => next_irq_pending.IN1
irq[25] => next_irq_pending.IN1
irq[26] => next_irq_pending.IN1
irq[27] => next_irq_pending.IN1
irq[28] => next_irq_pending.IN1
irq[29] => next_irq_pending.IN1
irq[30] => next_irq_pending.IN1
irq[31] => next_irq_pending.IN1
eoi[0] <= eoi[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[1] <= eoi[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[2] <= eoi[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[3] <= eoi[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[4] <= eoi[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[5] <= eoi[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[6] <= eoi[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[7] <= eoi[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[8] <= eoi[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[9] <= eoi[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[10] <= eoi[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[11] <= eoi[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[12] <= eoi[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[13] <= eoi[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[14] <= eoi[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[15] <= eoi[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[16] <= eoi[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[17] <= eoi[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[18] <= eoi[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[19] <= eoi[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[20] <= eoi[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[21] <= eoi[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[22] <= eoi[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[23] <= eoi[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[24] <= eoi[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[25] <= eoi[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[26] <= eoi[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[27] <= eoi[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[28] <= eoi[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[29] <= eoi[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[30] <= eoi[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eoi[31] <= eoi[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_valid <= trace_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[0] <= trace_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[1] <= trace_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[2] <= trace_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[3] <= trace_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[4] <= trace_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[5] <= trace_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[6] <= trace_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[7] <= trace_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[8] <= trace_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[9] <= trace_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[10] <= trace_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[11] <= trace_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[12] <= trace_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[13] <= trace_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[14] <= trace_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[15] <= trace_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[16] <= trace_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[17] <= trace_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[18] <= trace_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[19] <= trace_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[20] <= trace_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[21] <= trace_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[22] <= trace_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[23] <= trace_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[24] <= trace_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[25] <= trace_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[26] <= trace_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[27] <= trace_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[28] <= trace_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[29] <= trace_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[30] <= trace_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[31] <= trace_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[32] <= trace_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[33] <= trace_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[34] <= trace_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_data[35] <= trace_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C10LPRefKit|picorv32:picorv32|picorv32_pcpi_mul:pcpi_mul
clk => pcpi_rd[0]~reg0.CLK
clk => pcpi_rd[1]~reg0.CLK
clk => pcpi_rd[2]~reg0.CLK
clk => pcpi_rd[3]~reg0.CLK
clk => pcpi_rd[4]~reg0.CLK
clk => pcpi_rd[5]~reg0.CLK
clk => pcpi_rd[6]~reg0.CLK
clk => pcpi_rd[7]~reg0.CLK
clk => pcpi_rd[8]~reg0.CLK
clk => pcpi_rd[9]~reg0.CLK
clk => pcpi_rd[10]~reg0.CLK
clk => pcpi_rd[11]~reg0.CLK
clk => pcpi_rd[12]~reg0.CLK
clk => pcpi_rd[13]~reg0.CLK
clk => pcpi_rd[14]~reg0.CLK
clk => pcpi_rd[15]~reg0.CLK
clk => pcpi_rd[16]~reg0.CLK
clk => pcpi_rd[17]~reg0.CLK
clk => pcpi_rd[18]~reg0.CLK
clk => pcpi_rd[19]~reg0.CLK
clk => pcpi_rd[20]~reg0.CLK
clk => pcpi_rd[21]~reg0.CLK
clk => pcpi_rd[22]~reg0.CLK
clk => pcpi_rd[23]~reg0.CLK
clk => pcpi_rd[24]~reg0.CLK
clk => pcpi_rd[25]~reg0.CLK
clk => pcpi_rd[26]~reg0.CLK
clk => pcpi_rd[27]~reg0.CLK
clk => pcpi_rd[28]~reg0.CLK
clk => pcpi_rd[29]~reg0.CLK
clk => pcpi_rd[30]~reg0.CLK
clk => pcpi_rd[31]~reg0.CLK
clk => pcpi_ready~reg0.CLK
clk => pcpi_wr~reg0.CLK
clk => mul_counter[0].CLK
clk => mul_counter[1].CLK
clk => mul_counter[2].CLK
clk => mul_counter[3].CLK
clk => mul_counter[4].CLK
clk => mul_counter[5].CLK
clk => mul_counter[6].CLK
clk => rdx[0].CLK
clk => rdx[1].CLK
clk => rdx[2].CLK
clk => rdx[3].CLK
clk => rdx[4].CLK
clk => rdx[5].CLK
clk => rdx[6].CLK
clk => rdx[7].CLK
clk => rdx[8].CLK
clk => rdx[9].CLK
clk => rdx[10].CLK
clk => rdx[11].CLK
clk => rdx[12].CLK
clk => rdx[13].CLK
clk => rdx[14].CLK
clk => rdx[15].CLK
clk => rdx[16].CLK
clk => rdx[17].CLK
clk => rdx[18].CLK
clk => rdx[19].CLK
clk => rdx[20].CLK
clk => rdx[21].CLK
clk => rdx[22].CLK
clk => rdx[23].CLK
clk => rdx[24].CLK
clk => rdx[25].CLK
clk => rdx[26].CLK
clk => rdx[27].CLK
clk => rdx[28].CLK
clk => rdx[29].CLK
clk => rdx[30].CLK
clk => rdx[31].CLK
clk => rdx[32].CLK
clk => rdx[33].CLK
clk => rdx[34].CLK
clk => rdx[35].CLK
clk => rdx[36].CLK
clk => rdx[37].CLK
clk => rdx[38].CLK
clk => rdx[39].CLK
clk => rdx[40].CLK
clk => rdx[41].CLK
clk => rdx[42].CLK
clk => rdx[43].CLK
clk => rdx[44].CLK
clk => rdx[45].CLK
clk => rdx[46].CLK
clk => rdx[47].CLK
clk => rdx[48].CLK
clk => rdx[49].CLK
clk => rdx[50].CLK
clk => rdx[51].CLK
clk => rdx[52].CLK
clk => rdx[53].CLK
clk => rdx[54].CLK
clk => rdx[55].CLK
clk => rdx[56].CLK
clk => rdx[57].CLK
clk => rdx[58].CLK
clk => rdx[59].CLK
clk => rdx[60].CLK
clk => rdx[61].CLK
clk => rdx[62].CLK
clk => rdx[63].CLK
clk => rd[0].CLK
clk => rd[1].CLK
clk => rd[2].CLK
clk => rd[3].CLK
clk => rd[4].CLK
clk => rd[5].CLK
clk => rd[6].CLK
clk => rd[7].CLK
clk => rd[8].CLK
clk => rd[9].CLK
clk => rd[10].CLK
clk => rd[11].CLK
clk => rd[12].CLK
clk => rd[13].CLK
clk => rd[14].CLK
clk => rd[15].CLK
clk => rd[16].CLK
clk => rd[17].CLK
clk => rd[18].CLK
clk => rd[19].CLK
clk => rd[20].CLK
clk => rd[21].CLK
clk => rd[22].CLK
clk => rd[23].CLK
clk => rd[24].CLK
clk => rd[25].CLK
clk => rd[26].CLK
clk => rd[27].CLK
clk => rd[28].CLK
clk => rd[29].CLK
clk => rd[30].CLK
clk => rd[31].CLK
clk => rd[32].CLK
clk => rd[33].CLK
clk => rd[34].CLK
clk => rd[35].CLK
clk => rd[36].CLK
clk => rd[37].CLK
clk => rd[38].CLK
clk => rd[39].CLK
clk => rd[40].CLK
clk => rd[41].CLK
clk => rd[42].CLK
clk => rd[43].CLK
clk => rd[44].CLK
clk => rd[45].CLK
clk => rd[46].CLK
clk => rd[47].CLK
clk => rd[48].CLK
clk => rd[49].CLK
clk => rd[50].CLK
clk => rd[51].CLK
clk => rd[52].CLK
clk => rd[53].CLK
clk => rd[54].CLK
clk => rd[55].CLK
clk => rd[56].CLK
clk => rd[57].CLK
clk => rd[58].CLK
clk => rd[59].CLK
clk => rd[60].CLK
clk => rd[61].CLK
clk => rd[62].CLK
clk => rd[63].CLK
clk => rs2[0].CLK
clk => rs2[1].CLK
clk => rs2[2].CLK
clk => rs2[3].CLK
clk => rs2[4].CLK
clk => rs2[5].CLK
clk => rs2[6].CLK
clk => rs2[7].CLK
clk => rs2[8].CLK
clk => rs2[9].CLK
clk => rs2[10].CLK
clk => rs2[11].CLK
clk => rs2[12].CLK
clk => rs2[13].CLK
clk => rs2[14].CLK
clk => rs2[15].CLK
clk => rs2[16].CLK
clk => rs2[17].CLK
clk => rs2[18].CLK
clk => rs2[19].CLK
clk => rs2[20].CLK
clk => rs2[21].CLK
clk => rs2[22].CLK
clk => rs2[23].CLK
clk => rs2[24].CLK
clk => rs2[25].CLK
clk => rs2[26].CLK
clk => rs2[27].CLK
clk => rs2[28].CLK
clk => rs2[29].CLK
clk => rs2[30].CLK
clk => rs2[31].CLK
clk => rs2[32].CLK
clk => rs2[33].CLK
clk => rs2[34].CLK
clk => rs2[35].CLK
clk => rs2[36].CLK
clk => rs2[37].CLK
clk => rs2[38].CLK
clk => rs2[39].CLK
clk => rs2[40].CLK
clk => rs2[41].CLK
clk => rs2[42].CLK
clk => rs2[43].CLK
clk => rs2[44].CLK
clk => rs2[45].CLK
clk => rs2[46].CLK
clk => rs2[47].CLK
clk => rs2[48].CLK
clk => rs2[49].CLK
clk => rs2[50].CLK
clk => rs2[51].CLK
clk => rs2[52].CLK
clk => rs2[53].CLK
clk => rs2[54].CLK
clk => rs2[55].CLK
clk => rs2[56].CLK
clk => rs2[57].CLK
clk => rs2[58].CLK
clk => rs2[59].CLK
clk => rs2[60].CLK
clk => rs2[61].CLK
clk => rs2[62].CLK
clk => rs2[63].CLK
clk => rs1[0].CLK
clk => rs1[1].CLK
clk => rs1[2].CLK
clk => rs1[3].CLK
clk => rs1[4].CLK
clk => rs1[5].CLK
clk => rs1[6].CLK
clk => rs1[7].CLK
clk => rs1[8].CLK
clk => rs1[9].CLK
clk => rs1[10].CLK
clk => rs1[11].CLK
clk => rs1[12].CLK
clk => rs1[13].CLK
clk => rs1[14].CLK
clk => rs1[15].CLK
clk => rs1[16].CLK
clk => rs1[17].CLK
clk => rs1[18].CLK
clk => rs1[19].CLK
clk => rs1[20].CLK
clk => rs1[21].CLK
clk => rs1[22].CLK
clk => rs1[23].CLK
clk => rs1[24].CLK
clk => rs1[25].CLK
clk => rs1[26].CLK
clk => rs1[27].CLK
clk => rs1[28].CLK
clk => rs1[29].CLK
clk => rs1[30].CLK
clk => rs1[31].CLK
clk => rs1[32].CLK
clk => rs1[33].CLK
clk => rs1[34].CLK
clk => rs1[35].CLK
clk => rs1[36].CLK
clk => rs1[37].CLK
clk => rs1[38].CLK
clk => rs1[39].CLK
clk => rs1[40].CLK
clk => rs1[41].CLK
clk => rs1[42].CLK
clk => rs1[43].CLK
clk => rs1[44].CLK
clk => rs1[45].CLK
clk => rs1[46].CLK
clk => rs1[47].CLK
clk => rs1[48].CLK
clk => rs1[49].CLK
clk => rs1[50].CLK
clk => rs1[51].CLK
clk => rs1[52].CLK
clk => rs1[53].CLK
clk => rs1[54].CLK
clk => rs1[55].CLK
clk => rs1[56].CLK
clk => rs1[57].CLK
clk => rs1[58].CLK
clk => rs1[59].CLK
clk => rs1[60].CLK
clk => rs1[61].CLK
clk => rs1[62].CLK
clk => rs1[63].CLK
clk => mul_waiting.CLK
clk => mul_finish.CLK
clk => pcpi_wait_q.CLK
clk => pcpi_wait~reg0.CLK
clk => instr_mulhu.CLK
clk => instr_mulhsu.CLK
clk => instr_mulh.CLK
clk => instr_mul.CLK
resetn => always0.IN0
resetn => always3.IN1
resetn => mul_waiting.OUTPUTSELECT
resetn => mul_finish.OUTPUTSELECT
resetn => rdx[9].ENA
resetn => rdx[8].ENA
resetn => rdx[7].ENA
resetn => rdx[6].ENA
resetn => rdx[5].ENA
resetn => rdx[4].ENA
resetn => rdx[3].ENA
resetn => rdx[2].ENA
resetn => rdx[1].ENA
resetn => rdx[0].ENA
resetn => mul_counter[6].ENA
resetn => mul_counter[5].ENA
resetn => mul_counter[4].ENA
resetn => mul_counter[3].ENA
resetn => mul_counter[2].ENA
resetn => mul_counter[1].ENA
resetn => mul_counter[0].ENA
resetn => rdx[10].ENA
resetn => rdx[11].ENA
resetn => rdx[12].ENA
resetn => rdx[13].ENA
resetn => rdx[14].ENA
resetn => rdx[15].ENA
resetn => rdx[16].ENA
resetn => rdx[17].ENA
resetn => rdx[18].ENA
resetn => rdx[19].ENA
resetn => rdx[20].ENA
resetn => rdx[21].ENA
resetn => rdx[22].ENA
resetn => rdx[23].ENA
resetn => rdx[24].ENA
resetn => rdx[25].ENA
resetn => rdx[26].ENA
resetn => rdx[27].ENA
resetn => rdx[28].ENA
resetn => rdx[29].ENA
resetn => rdx[30].ENA
resetn => rdx[31].ENA
resetn => rdx[32].ENA
resetn => rdx[33].ENA
resetn => rdx[34].ENA
resetn => rdx[35].ENA
resetn => rdx[36].ENA
resetn => rdx[37].ENA
resetn => rdx[38].ENA
resetn => rdx[39].ENA
resetn => rdx[40].ENA
resetn => rdx[41].ENA
resetn => rdx[42].ENA
resetn => rdx[43].ENA
resetn => rdx[44].ENA
resetn => rdx[45].ENA
resetn => rdx[46].ENA
resetn => rdx[47].ENA
resetn => rdx[48].ENA
resetn => rdx[49].ENA
resetn => rdx[50].ENA
resetn => rdx[51].ENA
resetn => rdx[52].ENA
resetn => rdx[53].ENA
resetn => rdx[54].ENA
resetn => rdx[55].ENA
resetn => rdx[56].ENA
resetn => rdx[57].ENA
resetn => rdx[58].ENA
resetn => rdx[59].ENA
resetn => rdx[60].ENA
resetn => rdx[61].ENA
resetn => rdx[62].ENA
resetn => rdx[63].ENA
resetn => rd[0].ENA
resetn => rd[1].ENA
resetn => rd[2].ENA
resetn => rd[3].ENA
resetn => rd[4].ENA
resetn => rd[5].ENA
resetn => rd[6].ENA
resetn => rd[7].ENA
resetn => rd[8].ENA
resetn => rd[9].ENA
resetn => rd[10].ENA
resetn => rd[11].ENA
resetn => rd[12].ENA
resetn => rd[13].ENA
resetn => rd[14].ENA
resetn => rd[15].ENA
resetn => rd[16].ENA
resetn => rd[17].ENA
resetn => rd[18].ENA
resetn => rd[19].ENA
resetn => rd[20].ENA
resetn => rd[21].ENA
resetn => rd[22].ENA
resetn => rd[23].ENA
resetn => rd[24].ENA
resetn => rd[25].ENA
resetn => rd[26].ENA
resetn => rd[27].ENA
resetn => rd[28].ENA
resetn => rd[29].ENA
resetn => rd[30].ENA
resetn => rd[31].ENA
resetn => rd[32].ENA
resetn => rd[33].ENA
resetn => rd[34].ENA
resetn => rd[35].ENA
resetn => rd[36].ENA
resetn => rd[37].ENA
resetn => rd[38].ENA
resetn => rd[39].ENA
resetn => rd[40].ENA
resetn => rd[41].ENA
resetn => rd[42].ENA
resetn => rd[43].ENA
resetn => rd[44].ENA
resetn => rd[45].ENA
resetn => rd[46].ENA
resetn => rd[47].ENA
resetn => rd[48].ENA
resetn => rd[49].ENA
resetn => rd[50].ENA
resetn => rd[51].ENA
resetn => rd[52].ENA
resetn => rd[53].ENA
resetn => rd[54].ENA
resetn => rd[55].ENA
resetn => rd[56].ENA
resetn => rd[57].ENA
resetn => rd[58].ENA
resetn => rd[59].ENA
resetn => rd[60].ENA
resetn => rd[61].ENA
resetn => rd[62].ENA
resetn => rd[63].ENA
resetn => rs2[0].ENA
resetn => rs2[1].ENA
resetn => rs2[2].ENA
resetn => rs2[3].ENA
resetn => rs2[4].ENA
resetn => rs2[5].ENA
resetn => rs2[6].ENA
resetn => rs2[7].ENA
resetn => rs2[8].ENA
resetn => rs2[9].ENA
resetn => rs2[10].ENA
resetn => rs2[11].ENA
resetn => rs2[12].ENA
resetn => rs2[13].ENA
resetn => rs2[14].ENA
resetn => rs2[15].ENA
resetn => rs2[16].ENA
resetn => rs2[17].ENA
resetn => rs2[18].ENA
resetn => rs2[19].ENA
resetn => rs2[20].ENA
resetn => rs2[21].ENA
resetn => rs2[22].ENA
resetn => rs2[23].ENA
resetn => rs2[24].ENA
resetn => rs2[25].ENA
resetn => rs2[26].ENA
resetn => rs2[27].ENA
resetn => rs2[28].ENA
resetn => rs2[29].ENA
resetn => rs2[30].ENA
resetn => rs2[31].ENA
resetn => rs2[32].ENA
resetn => rs2[33].ENA
resetn => rs2[34].ENA
resetn => rs2[35].ENA
resetn => rs2[36].ENA
resetn => rs2[37].ENA
resetn => rs2[38].ENA
resetn => rs2[39].ENA
resetn => rs2[40].ENA
resetn => rs2[41].ENA
resetn => rs2[42].ENA
resetn => rs2[43].ENA
resetn => rs2[44].ENA
resetn => rs2[45].ENA
resetn => rs2[46].ENA
resetn => rs2[47].ENA
resetn => rs2[48].ENA
resetn => rs2[49].ENA
resetn => rs2[50].ENA
resetn => rs2[51].ENA
resetn => rs2[52].ENA
resetn => rs2[53].ENA
resetn => rs2[54].ENA
resetn => rs2[55].ENA
resetn => rs2[56].ENA
resetn => rs2[57].ENA
resetn => rs2[58].ENA
resetn => rs2[59].ENA
resetn => rs2[60].ENA
resetn => rs2[61].ENA
resetn => rs2[62].ENA
resetn => rs2[63].ENA
resetn => rs1[0].ENA
resetn => rs1[1].ENA
resetn => rs1[2].ENA
resetn => rs1[3].ENA
resetn => rs1[4].ENA
resetn => rs1[5].ENA
resetn => rs1[6].ENA
resetn => rs1[7].ENA
resetn => rs1[8].ENA
resetn => rs1[9].ENA
resetn => rs1[10].ENA
resetn => rs1[11].ENA
resetn => rs1[12].ENA
resetn => rs1[13].ENA
resetn => rs1[14].ENA
resetn => rs1[15].ENA
resetn => rs1[16].ENA
resetn => rs1[17].ENA
resetn => rs1[18].ENA
resetn => rs1[19].ENA
resetn => rs1[20].ENA
resetn => rs1[21].ENA
resetn => rs1[22].ENA
resetn => rs1[23].ENA
resetn => rs1[24].ENA
resetn => rs1[25].ENA
resetn => rs1[26].ENA
resetn => rs1[27].ENA
resetn => rs1[28].ENA
resetn => rs1[29].ENA
resetn => rs1[30].ENA
resetn => rs1[31].ENA
resetn => rs1[32].ENA
resetn => rs1[33].ENA
resetn => rs1[34].ENA
resetn => rs1[35].ENA
resetn => rs1[36].ENA
resetn => rs1[37].ENA
resetn => rs1[38].ENA
resetn => rs1[39].ENA
resetn => rs1[40].ENA
resetn => rs1[41].ENA
resetn => rs1[42].ENA
resetn => rs1[43].ENA
resetn => rs1[44].ENA
resetn => rs1[45].ENA
resetn => rs1[46].ENA
resetn => rs1[47].ENA
resetn => rs1[48].ENA
resetn => rs1[49].ENA
resetn => rs1[50].ENA
resetn => rs1[51].ENA
resetn => rs1[52].ENA
resetn => rs1[53].ENA
resetn => rs1[54].ENA
resetn => rs1[55].ENA
resetn => rs1[56].ENA
resetn => rs1[57].ENA
resetn => rs1[58].ENA
resetn => rs1[59].ENA
resetn => rs1[60].ENA
resetn => rs1[61].ENA
resetn => rs1[62].ENA
resetn => rs1[63].ENA
pcpi_valid => always0.IN1
pcpi_insn[0] => Equal0.IN3
pcpi_insn[1] => Equal0.IN2
pcpi_insn[2] => Equal0.IN6
pcpi_insn[3] => Equal0.IN5
pcpi_insn[4] => Equal0.IN1
pcpi_insn[5] => Equal0.IN0
pcpi_insn[6] => Equal0.IN4
pcpi_insn[7] => ~NO_FANOUT~
pcpi_insn[8] => ~NO_FANOUT~
pcpi_insn[9] => ~NO_FANOUT~
pcpi_insn[10] => ~NO_FANOUT~
pcpi_insn[11] => ~NO_FANOUT~
pcpi_insn[12] => Decoder0.IN2
pcpi_insn[13] => Decoder0.IN1
pcpi_insn[14] => Decoder0.IN0
pcpi_insn[15] => ~NO_FANOUT~
pcpi_insn[16] => ~NO_FANOUT~
pcpi_insn[17] => ~NO_FANOUT~
pcpi_insn[18] => ~NO_FANOUT~
pcpi_insn[19] => ~NO_FANOUT~
pcpi_insn[20] => ~NO_FANOUT~
pcpi_insn[21] => ~NO_FANOUT~
pcpi_insn[22] => ~NO_FANOUT~
pcpi_insn[23] => ~NO_FANOUT~
pcpi_insn[24] => ~NO_FANOUT~
pcpi_insn[25] => Equal1.IN0
pcpi_insn[26] => Equal1.IN6
pcpi_insn[27] => Equal1.IN5
pcpi_insn[28] => Equal1.IN4
pcpi_insn[29] => Equal1.IN3
pcpi_insn[30] => Equal1.IN2
pcpi_insn[31] => Equal1.IN1
pcpi_rs1[0] => rs1.DATAB
pcpi_rs1[1] => rs1.DATAB
pcpi_rs1[2] => rs1.DATAB
pcpi_rs1[3] => rs1.DATAB
pcpi_rs1[4] => rs1.DATAB
pcpi_rs1[5] => rs1.DATAB
pcpi_rs1[6] => rs1.DATAB
pcpi_rs1[7] => rs1.DATAB
pcpi_rs1[8] => rs1.DATAB
pcpi_rs1[9] => rs1.DATAB
pcpi_rs1[10] => rs1.DATAB
pcpi_rs1[11] => rs1.DATAB
pcpi_rs1[12] => rs1.DATAB
pcpi_rs1[13] => rs1.DATAB
pcpi_rs1[14] => rs1.DATAB
pcpi_rs1[15] => rs1.DATAB
pcpi_rs1[16] => rs1.DATAB
pcpi_rs1[17] => rs1.DATAB
pcpi_rs1[18] => rs1.DATAB
pcpi_rs1[19] => rs1.DATAB
pcpi_rs1[20] => rs1.DATAB
pcpi_rs1[21] => rs1.DATAB
pcpi_rs1[22] => rs1.DATAB
pcpi_rs1[23] => rs1.DATAB
pcpi_rs1[24] => rs1.DATAB
pcpi_rs1[25] => rs1.DATAB
pcpi_rs1[26] => rs1.DATAB
pcpi_rs1[27] => rs1.DATAB
pcpi_rs1[28] => rs1.DATAB
pcpi_rs1[29] => rs1.DATAB
pcpi_rs1[30] => rs1.DATAB
pcpi_rs1[31] => rs1.DATAB
pcpi_rs1[31] => rs1.DATAB
pcpi_rs2[0] => rs2.DATAB
pcpi_rs2[1] => rs2.DATAB
pcpi_rs2[2] => rs2.DATAB
pcpi_rs2[3] => rs2.DATAB
pcpi_rs2[4] => rs2.DATAB
pcpi_rs2[5] => rs2.DATAB
pcpi_rs2[6] => rs2.DATAB
pcpi_rs2[7] => rs2.DATAB
pcpi_rs2[8] => rs2.DATAB
pcpi_rs2[9] => rs2.DATAB
pcpi_rs2[10] => rs2.DATAB
pcpi_rs2[11] => rs2.DATAB
pcpi_rs2[12] => rs2.DATAB
pcpi_rs2[13] => rs2.DATAB
pcpi_rs2[14] => rs2.DATAB
pcpi_rs2[15] => rs2.DATAB
pcpi_rs2[16] => rs2.DATAB
pcpi_rs2[17] => rs2.DATAB
pcpi_rs2[18] => rs2.DATAB
pcpi_rs2[19] => rs2.DATAB
pcpi_rs2[20] => rs2.DATAB
pcpi_rs2[21] => rs2.DATAB
pcpi_rs2[22] => rs2.DATAB
pcpi_rs2[23] => rs2.DATAB
pcpi_rs2[24] => rs2.DATAB
pcpi_rs2[25] => rs2.DATAB
pcpi_rs2[26] => rs2.DATAB
pcpi_rs2[27] => rs2.DATAB
pcpi_rs2[28] => rs2.DATAB
pcpi_rs2[29] => rs2.DATAB
pcpi_rs2[30] => rs2.DATAB
pcpi_rs2[31] => rs2.DATAB
pcpi_rs2[31] => rs2.DATAB
pcpi_wr <= pcpi_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[0] <= pcpi_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[1] <= pcpi_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[2] <= pcpi_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[3] <= pcpi_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[4] <= pcpi_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[5] <= pcpi_rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[6] <= pcpi_rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[7] <= pcpi_rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[8] <= pcpi_rd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[9] <= pcpi_rd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[10] <= pcpi_rd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[11] <= pcpi_rd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[12] <= pcpi_rd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[13] <= pcpi_rd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[14] <= pcpi_rd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[15] <= pcpi_rd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[16] <= pcpi_rd[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[17] <= pcpi_rd[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[18] <= pcpi_rd[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[19] <= pcpi_rd[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[20] <= pcpi_rd[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[21] <= pcpi_rd[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[22] <= pcpi_rd[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[23] <= pcpi_rd[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[24] <= pcpi_rd[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[25] <= pcpi_rd[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[26] <= pcpi_rd[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[27] <= pcpi_rd[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[28] <= pcpi_rd[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[29] <= pcpi_rd[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[30] <= pcpi_rd[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[31] <= pcpi_rd[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_wait <= pcpi_wait~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_ready <= pcpi_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C10LPRefKit|picorv32:picorv32|picorv32_pcpi_div:pcpi_div
clk => quotient_msk[0].CLK
clk => quotient_msk[1].CLK
clk => quotient_msk[2].CLK
clk => quotient_msk[3].CLK
clk => quotient_msk[4].CLK
clk => quotient_msk[5].CLK
clk => quotient_msk[6].CLK
clk => quotient_msk[7].CLK
clk => quotient_msk[8].CLK
clk => quotient_msk[9].CLK
clk => quotient_msk[10].CLK
clk => quotient_msk[11].CLK
clk => quotient_msk[12].CLK
clk => quotient_msk[13].CLK
clk => quotient_msk[14].CLK
clk => quotient_msk[15].CLK
clk => quotient_msk[16].CLK
clk => quotient_msk[17].CLK
clk => quotient_msk[18].CLK
clk => quotient_msk[19].CLK
clk => quotient_msk[20].CLK
clk => quotient_msk[21].CLK
clk => quotient_msk[22].CLK
clk => quotient_msk[23].CLK
clk => quotient_msk[24].CLK
clk => quotient_msk[25].CLK
clk => quotient_msk[26].CLK
clk => quotient_msk[27].CLK
clk => quotient_msk[28].CLK
clk => quotient_msk[29].CLK
clk => quotient_msk[30].CLK
clk => quotient_msk[31].CLK
clk => quotient[0].CLK
clk => quotient[1].CLK
clk => quotient[2].CLK
clk => quotient[3].CLK
clk => quotient[4].CLK
clk => quotient[5].CLK
clk => quotient[6].CLK
clk => quotient[7].CLK
clk => quotient[8].CLK
clk => quotient[9].CLK
clk => quotient[10].CLK
clk => quotient[11].CLK
clk => quotient[12].CLK
clk => quotient[13].CLK
clk => quotient[14].CLK
clk => quotient[15].CLK
clk => quotient[16].CLK
clk => quotient[17].CLK
clk => quotient[18].CLK
clk => quotient[19].CLK
clk => quotient[20].CLK
clk => quotient[21].CLK
clk => quotient[22].CLK
clk => quotient[23].CLK
clk => quotient[24].CLK
clk => quotient[25].CLK
clk => quotient[26].CLK
clk => quotient[27].CLK
clk => quotient[28].CLK
clk => quotient[29].CLK
clk => quotient[30].CLK
clk => quotient[31].CLK
clk => outsign.CLK
clk => divisor[0].CLK
clk => divisor[1].CLK
clk => divisor[2].CLK
clk => divisor[3].CLK
clk => divisor[4].CLK
clk => divisor[5].CLK
clk => divisor[6].CLK
clk => divisor[7].CLK
clk => divisor[8].CLK
clk => divisor[9].CLK
clk => divisor[10].CLK
clk => divisor[11].CLK
clk => divisor[12].CLK
clk => divisor[13].CLK
clk => divisor[14].CLK
clk => divisor[15].CLK
clk => divisor[16].CLK
clk => divisor[17].CLK
clk => divisor[18].CLK
clk => divisor[19].CLK
clk => divisor[20].CLK
clk => divisor[21].CLK
clk => divisor[22].CLK
clk => divisor[23].CLK
clk => divisor[24].CLK
clk => divisor[25].CLK
clk => divisor[26].CLK
clk => divisor[27].CLK
clk => divisor[28].CLK
clk => divisor[29].CLK
clk => divisor[30].CLK
clk => divisor[31].CLK
clk => divisor[32].CLK
clk => divisor[33].CLK
clk => divisor[34].CLK
clk => divisor[35].CLK
clk => divisor[36].CLK
clk => divisor[37].CLK
clk => divisor[38].CLK
clk => divisor[39].CLK
clk => divisor[40].CLK
clk => divisor[41].CLK
clk => divisor[42].CLK
clk => divisor[43].CLK
clk => divisor[44].CLK
clk => divisor[45].CLK
clk => divisor[46].CLK
clk => divisor[47].CLK
clk => divisor[48].CLK
clk => divisor[49].CLK
clk => divisor[50].CLK
clk => divisor[51].CLK
clk => divisor[52].CLK
clk => divisor[53].CLK
clk => divisor[54].CLK
clk => divisor[55].CLK
clk => divisor[56].CLK
clk => divisor[57].CLK
clk => divisor[58].CLK
clk => divisor[59].CLK
clk => divisor[60].CLK
clk => divisor[61].CLK
clk => divisor[62].CLK
clk => dividend[0].CLK
clk => dividend[1].CLK
clk => dividend[2].CLK
clk => dividend[3].CLK
clk => dividend[4].CLK
clk => dividend[5].CLK
clk => dividend[6].CLK
clk => dividend[7].CLK
clk => dividend[8].CLK
clk => dividend[9].CLK
clk => dividend[10].CLK
clk => dividend[11].CLK
clk => dividend[12].CLK
clk => dividend[13].CLK
clk => dividend[14].CLK
clk => dividend[15].CLK
clk => dividend[16].CLK
clk => dividend[17].CLK
clk => dividend[18].CLK
clk => dividend[19].CLK
clk => dividend[20].CLK
clk => dividend[21].CLK
clk => dividend[22].CLK
clk => dividend[23].CLK
clk => dividend[24].CLK
clk => dividend[25].CLK
clk => dividend[26].CLK
clk => dividend[27].CLK
clk => dividend[28].CLK
clk => dividend[29].CLK
clk => dividend[30].CLK
clk => dividend[31].CLK
clk => running.CLK
clk => pcpi_rd[0]~reg0.CLK
clk => pcpi_rd[1]~reg0.CLK
clk => pcpi_rd[2]~reg0.CLK
clk => pcpi_rd[3]~reg0.CLK
clk => pcpi_rd[4]~reg0.CLK
clk => pcpi_rd[5]~reg0.CLK
clk => pcpi_rd[6]~reg0.CLK
clk => pcpi_rd[7]~reg0.CLK
clk => pcpi_rd[8]~reg0.CLK
clk => pcpi_rd[9]~reg0.CLK
clk => pcpi_rd[10]~reg0.CLK
clk => pcpi_rd[11]~reg0.CLK
clk => pcpi_rd[12]~reg0.CLK
clk => pcpi_rd[13]~reg0.CLK
clk => pcpi_rd[14]~reg0.CLK
clk => pcpi_rd[15]~reg0.CLK
clk => pcpi_rd[16]~reg0.CLK
clk => pcpi_rd[17]~reg0.CLK
clk => pcpi_rd[18]~reg0.CLK
clk => pcpi_rd[19]~reg0.CLK
clk => pcpi_rd[20]~reg0.CLK
clk => pcpi_rd[21]~reg0.CLK
clk => pcpi_rd[22]~reg0.CLK
clk => pcpi_rd[23]~reg0.CLK
clk => pcpi_rd[24]~reg0.CLK
clk => pcpi_rd[25]~reg0.CLK
clk => pcpi_rd[26]~reg0.CLK
clk => pcpi_rd[27]~reg0.CLK
clk => pcpi_rd[28]~reg0.CLK
clk => pcpi_rd[29]~reg0.CLK
clk => pcpi_rd[30]~reg0.CLK
clk => pcpi_rd[31]~reg0.CLK
clk => pcpi_wr~reg0.CLK
clk => pcpi_ready~reg0.CLK
clk => pcpi_wait_q.CLK
clk => pcpi_wait~reg0.CLK
clk => instr_remu.CLK
clk => instr_rem.CLK
clk => instr_divu.CLK
clk => instr_div.CLK
resetn => always0.IN0
resetn => pcpi_wait.IN1
resetn => pcpi_wait_q.IN1
resetn => running.OUTPUTSELECT
resetn => pcpi_wr.OUTPUTSELECT
resetn => quotient_msk[4].ENA
resetn => quotient_msk[3].ENA
resetn => quotient_msk[2].ENA
resetn => quotient_msk[1].ENA
resetn => quotient_msk[0].ENA
resetn => quotient_msk[5].ENA
resetn => quotient_msk[6].ENA
resetn => quotient_msk[7].ENA
resetn => quotient_msk[8].ENA
resetn => quotient_msk[9].ENA
resetn => quotient_msk[10].ENA
resetn => quotient_msk[11].ENA
resetn => quotient_msk[12].ENA
resetn => quotient_msk[13].ENA
resetn => quotient_msk[14].ENA
resetn => quotient_msk[15].ENA
resetn => quotient_msk[16].ENA
resetn => quotient_msk[17].ENA
resetn => quotient_msk[18].ENA
resetn => quotient_msk[19].ENA
resetn => quotient_msk[20].ENA
resetn => quotient_msk[21].ENA
resetn => quotient_msk[22].ENA
resetn => quotient_msk[23].ENA
resetn => quotient_msk[24].ENA
resetn => quotient_msk[25].ENA
resetn => quotient_msk[26].ENA
resetn => quotient_msk[27].ENA
resetn => quotient_msk[28].ENA
resetn => quotient_msk[29].ENA
resetn => quotient_msk[30].ENA
resetn => quotient_msk[31].ENA
resetn => quotient[0].ENA
resetn => quotient[1].ENA
resetn => quotient[2].ENA
resetn => quotient[3].ENA
resetn => quotient[4].ENA
resetn => quotient[5].ENA
resetn => quotient[6].ENA
resetn => quotient[7].ENA
resetn => quotient[8].ENA
resetn => quotient[9].ENA
resetn => quotient[10].ENA
resetn => quotient[11].ENA
resetn => quotient[12].ENA
resetn => quotient[13].ENA
resetn => quotient[14].ENA
resetn => quotient[15].ENA
resetn => quotient[16].ENA
resetn => quotient[17].ENA
resetn => quotient[18].ENA
resetn => quotient[19].ENA
resetn => quotient[20].ENA
resetn => quotient[21].ENA
resetn => quotient[22].ENA
resetn => quotient[23].ENA
resetn => quotient[24].ENA
resetn => quotient[25].ENA
resetn => quotient[26].ENA
resetn => quotient[27].ENA
resetn => quotient[28].ENA
resetn => quotient[29].ENA
resetn => quotient[30].ENA
resetn => quotient[31].ENA
resetn => outsign.ENA
resetn => divisor[0].ENA
resetn => divisor[1].ENA
resetn => divisor[2].ENA
resetn => divisor[3].ENA
resetn => divisor[4].ENA
resetn => divisor[5].ENA
resetn => divisor[6].ENA
resetn => divisor[7].ENA
resetn => divisor[8].ENA
resetn => divisor[9].ENA
resetn => divisor[10].ENA
resetn => divisor[11].ENA
resetn => divisor[12].ENA
resetn => divisor[13].ENA
resetn => divisor[14].ENA
resetn => divisor[15].ENA
resetn => divisor[16].ENA
resetn => divisor[17].ENA
resetn => divisor[18].ENA
resetn => divisor[19].ENA
resetn => divisor[20].ENA
resetn => divisor[21].ENA
resetn => divisor[22].ENA
resetn => divisor[23].ENA
resetn => divisor[24].ENA
resetn => divisor[25].ENA
resetn => divisor[26].ENA
resetn => divisor[27].ENA
resetn => divisor[28].ENA
resetn => divisor[29].ENA
resetn => divisor[30].ENA
resetn => divisor[31].ENA
resetn => divisor[32].ENA
resetn => divisor[33].ENA
resetn => divisor[34].ENA
resetn => divisor[35].ENA
resetn => divisor[36].ENA
resetn => divisor[37].ENA
resetn => divisor[38].ENA
resetn => divisor[39].ENA
resetn => divisor[40].ENA
resetn => divisor[41].ENA
resetn => divisor[42].ENA
resetn => divisor[43].ENA
resetn => divisor[44].ENA
resetn => divisor[45].ENA
resetn => divisor[46].ENA
resetn => divisor[47].ENA
resetn => divisor[48].ENA
resetn => divisor[49].ENA
resetn => divisor[50].ENA
resetn => divisor[51].ENA
resetn => divisor[52].ENA
resetn => divisor[53].ENA
resetn => divisor[54].ENA
resetn => divisor[55].ENA
resetn => divisor[56].ENA
resetn => divisor[57].ENA
resetn => divisor[58].ENA
resetn => divisor[59].ENA
resetn => divisor[60].ENA
resetn => divisor[61].ENA
resetn => divisor[62].ENA
resetn => dividend[0].ENA
resetn => dividend[1].ENA
resetn => dividend[2].ENA
resetn => dividend[3].ENA
resetn => dividend[4].ENA
resetn => dividend[5].ENA
resetn => dividend[6].ENA
resetn => dividend[7].ENA
resetn => dividend[8].ENA
resetn => dividend[9].ENA
resetn => dividend[10].ENA
resetn => dividend[11].ENA
resetn => dividend[12].ENA
resetn => dividend[13].ENA
resetn => dividend[14].ENA
resetn => dividend[15].ENA
resetn => dividend[16].ENA
resetn => dividend[17].ENA
resetn => dividend[18].ENA
resetn => dividend[19].ENA
resetn => dividend[20].ENA
resetn => dividend[21].ENA
resetn => dividend[22].ENA
resetn => dividend[23].ENA
resetn => dividend[24].ENA
resetn => dividend[25].ENA
resetn => dividend[26].ENA
resetn => dividend[27].ENA
resetn => dividend[28].ENA
resetn => dividend[29].ENA
resetn => dividend[30].ENA
resetn => dividend[31].ENA
pcpi_valid => always0.IN1
pcpi_insn[0] => Equal0.IN3
pcpi_insn[1] => Equal0.IN2
pcpi_insn[2] => Equal0.IN6
pcpi_insn[3] => Equal0.IN5
pcpi_insn[4] => Equal0.IN1
pcpi_insn[5] => Equal0.IN0
pcpi_insn[6] => Equal0.IN4
pcpi_insn[7] => ~NO_FANOUT~
pcpi_insn[8] => ~NO_FANOUT~
pcpi_insn[9] => ~NO_FANOUT~
pcpi_insn[10] => ~NO_FANOUT~
pcpi_insn[11] => ~NO_FANOUT~
pcpi_insn[12] => Decoder0.IN2
pcpi_insn[13] => Decoder0.IN1
pcpi_insn[14] => Decoder0.IN0
pcpi_insn[15] => ~NO_FANOUT~
pcpi_insn[16] => ~NO_FANOUT~
pcpi_insn[17] => ~NO_FANOUT~
pcpi_insn[18] => ~NO_FANOUT~
pcpi_insn[19] => ~NO_FANOUT~
pcpi_insn[20] => ~NO_FANOUT~
pcpi_insn[21] => ~NO_FANOUT~
pcpi_insn[22] => ~NO_FANOUT~
pcpi_insn[23] => ~NO_FANOUT~
pcpi_insn[24] => ~NO_FANOUT~
pcpi_insn[25] => Equal1.IN0
pcpi_insn[26] => Equal1.IN6
pcpi_insn[27] => Equal1.IN5
pcpi_insn[28] => Equal1.IN4
pcpi_insn[29] => Equal1.IN3
pcpi_insn[30] => Equal1.IN2
pcpi_insn[31] => Equal1.IN1
pcpi_rs1[0] => dividend.DATAA
pcpi_rs1[0] => Add0.IN33
pcpi_rs1[1] => dividend.DATAA
pcpi_rs1[1] => Add0.IN32
pcpi_rs1[2] => dividend.DATAA
pcpi_rs1[2] => Add0.IN31
pcpi_rs1[3] => dividend.DATAA
pcpi_rs1[3] => Add0.IN30
pcpi_rs1[4] => dividend.DATAA
pcpi_rs1[4] => Add0.IN29
pcpi_rs1[5] => dividend.DATAA
pcpi_rs1[5] => Add0.IN28
pcpi_rs1[6] => dividend.DATAA
pcpi_rs1[6] => Add0.IN27
pcpi_rs1[7] => dividend.DATAA
pcpi_rs1[7] => Add0.IN26
pcpi_rs1[8] => dividend.DATAA
pcpi_rs1[8] => Add0.IN25
pcpi_rs1[9] => dividend.DATAA
pcpi_rs1[9] => Add0.IN24
pcpi_rs1[10] => dividend.DATAA
pcpi_rs1[10] => Add0.IN23
pcpi_rs1[11] => dividend.DATAA
pcpi_rs1[11] => Add0.IN22
pcpi_rs1[12] => dividend.DATAA
pcpi_rs1[12] => Add0.IN21
pcpi_rs1[13] => dividend.DATAA
pcpi_rs1[13] => Add0.IN20
pcpi_rs1[14] => dividend.DATAA
pcpi_rs1[14] => Add0.IN19
pcpi_rs1[15] => dividend.DATAA
pcpi_rs1[15] => Add0.IN18
pcpi_rs1[16] => dividend.DATAA
pcpi_rs1[16] => Add0.IN17
pcpi_rs1[17] => dividend.DATAA
pcpi_rs1[17] => Add0.IN16
pcpi_rs1[18] => dividend.DATAA
pcpi_rs1[18] => Add0.IN15
pcpi_rs1[19] => dividend.DATAA
pcpi_rs1[19] => Add0.IN14
pcpi_rs1[20] => dividend.DATAA
pcpi_rs1[20] => Add0.IN13
pcpi_rs1[21] => dividend.DATAA
pcpi_rs1[21] => Add0.IN12
pcpi_rs1[22] => dividend.DATAA
pcpi_rs1[22] => Add0.IN11
pcpi_rs1[23] => dividend.DATAA
pcpi_rs1[23] => Add0.IN10
pcpi_rs1[24] => dividend.DATAA
pcpi_rs1[24] => Add0.IN9
pcpi_rs1[25] => dividend.DATAA
pcpi_rs1[25] => Add0.IN8
pcpi_rs1[26] => dividend.DATAA
pcpi_rs1[26] => Add0.IN7
pcpi_rs1[27] => dividend.DATAA
pcpi_rs1[27] => Add0.IN6
pcpi_rs1[28] => dividend.DATAA
pcpi_rs1[28] => Add0.IN5
pcpi_rs1[29] => dividend.DATAA
pcpi_rs1[29] => Add0.IN4
pcpi_rs1[30] => dividend.DATAA
pcpi_rs1[30] => Add0.IN3
pcpi_rs1[31] => dividend.IN1
pcpi_rs1[31] => dividend.DATAA
pcpi_rs1[31] => outsign.IN0
pcpi_rs1[31] => outsign.IN1
pcpi_rs1[31] => Add0.IN2
pcpi_rs2[0] => divisor.DATAA
pcpi_rs2[0] => WideOr1.IN0
pcpi_rs2[0] => Add1.IN64
pcpi_rs2[1] => divisor.DATAA
pcpi_rs2[1] => WideOr1.IN1
pcpi_rs2[1] => Add1.IN63
pcpi_rs2[2] => divisor.DATAA
pcpi_rs2[2] => WideOr1.IN2
pcpi_rs2[2] => Add1.IN62
pcpi_rs2[3] => divisor.DATAA
pcpi_rs2[3] => WideOr1.IN3
pcpi_rs2[3] => Add1.IN61
pcpi_rs2[4] => divisor.DATAA
pcpi_rs2[4] => WideOr1.IN4
pcpi_rs2[4] => Add1.IN60
pcpi_rs2[5] => divisor.DATAA
pcpi_rs2[5] => WideOr1.IN5
pcpi_rs2[5] => Add1.IN59
pcpi_rs2[6] => divisor.DATAA
pcpi_rs2[6] => WideOr1.IN6
pcpi_rs2[6] => Add1.IN58
pcpi_rs2[7] => divisor.DATAA
pcpi_rs2[7] => WideOr1.IN7
pcpi_rs2[7] => Add1.IN57
pcpi_rs2[8] => divisor.DATAA
pcpi_rs2[8] => WideOr1.IN8
pcpi_rs2[8] => Add1.IN56
pcpi_rs2[9] => divisor.DATAA
pcpi_rs2[9] => WideOr1.IN9
pcpi_rs2[9] => Add1.IN55
pcpi_rs2[10] => divisor.DATAA
pcpi_rs2[10] => WideOr1.IN10
pcpi_rs2[10] => Add1.IN54
pcpi_rs2[11] => divisor.DATAA
pcpi_rs2[11] => WideOr1.IN11
pcpi_rs2[11] => Add1.IN53
pcpi_rs2[12] => divisor.DATAA
pcpi_rs2[12] => WideOr1.IN12
pcpi_rs2[12] => Add1.IN52
pcpi_rs2[13] => divisor.DATAA
pcpi_rs2[13] => WideOr1.IN13
pcpi_rs2[13] => Add1.IN51
pcpi_rs2[14] => divisor.DATAA
pcpi_rs2[14] => WideOr1.IN14
pcpi_rs2[14] => Add1.IN50
pcpi_rs2[15] => divisor.DATAA
pcpi_rs2[15] => WideOr1.IN15
pcpi_rs2[15] => Add1.IN49
pcpi_rs2[16] => divisor.DATAA
pcpi_rs2[16] => WideOr1.IN16
pcpi_rs2[16] => Add1.IN48
pcpi_rs2[17] => divisor.DATAA
pcpi_rs2[17] => WideOr1.IN17
pcpi_rs2[17] => Add1.IN47
pcpi_rs2[18] => divisor.DATAA
pcpi_rs2[18] => WideOr1.IN18
pcpi_rs2[18] => Add1.IN46
pcpi_rs2[19] => divisor.DATAA
pcpi_rs2[19] => WideOr1.IN19
pcpi_rs2[19] => Add1.IN45
pcpi_rs2[20] => divisor.DATAA
pcpi_rs2[20] => WideOr1.IN20
pcpi_rs2[20] => Add1.IN44
pcpi_rs2[21] => divisor.DATAA
pcpi_rs2[21] => WideOr1.IN21
pcpi_rs2[21] => Add1.IN43
pcpi_rs2[22] => divisor.DATAA
pcpi_rs2[22] => WideOr1.IN22
pcpi_rs2[22] => Add1.IN42
pcpi_rs2[23] => divisor.DATAA
pcpi_rs2[23] => WideOr1.IN23
pcpi_rs2[23] => Add1.IN41
pcpi_rs2[24] => divisor.DATAA
pcpi_rs2[24] => WideOr1.IN24
pcpi_rs2[24] => Add1.IN40
pcpi_rs2[25] => divisor.DATAA
pcpi_rs2[25] => WideOr1.IN25
pcpi_rs2[25] => Add1.IN39
pcpi_rs2[26] => divisor.DATAA
pcpi_rs2[26] => WideOr1.IN26
pcpi_rs2[26] => Add1.IN38
pcpi_rs2[27] => divisor.DATAA
pcpi_rs2[27] => WideOr1.IN27
pcpi_rs2[27] => Add1.IN37
pcpi_rs2[28] => divisor.DATAA
pcpi_rs2[28] => WideOr1.IN28
pcpi_rs2[28] => Add1.IN36
pcpi_rs2[29] => divisor.DATAA
pcpi_rs2[29] => WideOr1.IN29
pcpi_rs2[29] => Add1.IN35
pcpi_rs2[30] => divisor.DATAA
pcpi_rs2[30] => WideOr1.IN30
pcpi_rs2[30] => Add1.IN34
pcpi_rs2[31] => divisor.IN1
pcpi_rs2[31] => divisor.DATAA
pcpi_rs2[31] => outsign.IN1
pcpi_rs2[31] => WideOr1.IN31
pcpi_rs2[31] => Add1.IN33
pcpi_wr <= pcpi_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[0] <= pcpi_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[1] <= pcpi_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[2] <= pcpi_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[3] <= pcpi_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[4] <= pcpi_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[5] <= pcpi_rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[6] <= pcpi_rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[7] <= pcpi_rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[8] <= pcpi_rd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[9] <= pcpi_rd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[10] <= pcpi_rd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[11] <= pcpi_rd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[12] <= pcpi_rd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[13] <= pcpi_rd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[14] <= pcpi_rd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[15] <= pcpi_rd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[16] <= pcpi_rd[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[17] <= pcpi_rd[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[18] <= pcpi_rd[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[19] <= pcpi_rd[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[20] <= pcpi_rd[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[21] <= pcpi_rd[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[22] <= pcpi_rd[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[23] <= pcpi_rd[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[24] <= pcpi_rd[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[25] <= pcpi_rd[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[26] <= pcpi_rd[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[27] <= pcpi_rd[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[28] <= pcpi_rd[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[29] <= pcpi_rd[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[30] <= pcpi_rd[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_rd[31] <= pcpi_rd[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_wait <= pcpi_wait~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcpi_ready <= pcpi_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C10LPRefKit|altsyncram:mem_1[0][31]__1
wren_a => altsyncram_p2h1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_p2h1:auto_generated.data_a[0]
data_a[1] => altsyncram_p2h1:auto_generated.data_a[1]
data_a[2] => altsyncram_p2h1:auto_generated.data_a[2]
data_a[3] => altsyncram_p2h1:auto_generated.data_a[3]
data_a[4] => altsyncram_p2h1:auto_generated.data_a[4]
data_a[5] => altsyncram_p2h1:auto_generated.data_a[5]
data_a[6] => altsyncram_p2h1:auto_generated.data_a[6]
data_a[7] => altsyncram_p2h1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_p2h1:auto_generated.address_a[0]
address_a[1] => altsyncram_p2h1:auto_generated.address_a[1]
address_a[2] => altsyncram_p2h1:auto_generated.address_a[2]
address_a[3] => altsyncram_p2h1:auto_generated.address_a[3]
address_a[4] => altsyncram_p2h1:auto_generated.address_a[4]
address_a[5] => altsyncram_p2h1:auto_generated.address_a[5]
address_a[6] => altsyncram_p2h1:auto_generated.address_a[6]
address_a[7] => altsyncram_p2h1:auto_generated.address_a[7]
address_a[8] => altsyncram_p2h1:auto_generated.address_a[8]
address_a[9] => altsyncram_p2h1:auto_generated.address_a[9]
address_a[10] => altsyncram_p2h1:auto_generated.address_a[10]
address_b[0] => altsyncram_p2h1:auto_generated.address_b[0]
address_b[1] => altsyncram_p2h1:auto_generated.address_b[1]
address_b[2] => altsyncram_p2h1:auto_generated.address_b[2]
address_b[3] => altsyncram_p2h1:auto_generated.address_b[3]
address_b[4] => altsyncram_p2h1:auto_generated.address_b[4]
address_b[5] => altsyncram_p2h1:auto_generated.address_b[5]
address_b[6] => altsyncram_p2h1:auto_generated.address_b[6]
address_b[7] => altsyncram_p2h1:auto_generated.address_b[7]
address_b[8] => altsyncram_p2h1:auto_generated.address_b[8]
address_b[9] => altsyncram_p2h1:auto_generated.address_b[9]
address_b[10] => altsyncram_p2h1:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_p2h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_p2h1:auto_generated.q_b[0]
q_b[1] <= altsyncram_p2h1:auto_generated.q_b[1]
q_b[2] <= altsyncram_p2h1:auto_generated.q_b[2]
q_b[3] <= altsyncram_p2h1:auto_generated.q_b[3]
q_b[4] <= altsyncram_p2h1:auto_generated.q_b[4]
q_b[5] <= altsyncram_p2h1:auto_generated.q_b[5]
q_b[6] <= altsyncram_p2h1:auto_generated.q_b[6]
q_b[7] <= altsyncram_p2h1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|C10LPRefKit|altsyncram:mem_1[0][31]__1|altsyncram_p2h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|C10LPRefKit|altsyncram:mem_1[0][23]__2
wren_a => altsyncram_p2h1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_p2h1:auto_generated.data_a[0]
data_a[1] => altsyncram_p2h1:auto_generated.data_a[1]
data_a[2] => altsyncram_p2h1:auto_generated.data_a[2]
data_a[3] => altsyncram_p2h1:auto_generated.data_a[3]
data_a[4] => altsyncram_p2h1:auto_generated.data_a[4]
data_a[5] => altsyncram_p2h1:auto_generated.data_a[5]
data_a[6] => altsyncram_p2h1:auto_generated.data_a[6]
data_a[7] => altsyncram_p2h1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_p2h1:auto_generated.address_a[0]
address_a[1] => altsyncram_p2h1:auto_generated.address_a[1]
address_a[2] => altsyncram_p2h1:auto_generated.address_a[2]
address_a[3] => altsyncram_p2h1:auto_generated.address_a[3]
address_a[4] => altsyncram_p2h1:auto_generated.address_a[4]
address_a[5] => altsyncram_p2h1:auto_generated.address_a[5]
address_a[6] => altsyncram_p2h1:auto_generated.address_a[6]
address_a[7] => altsyncram_p2h1:auto_generated.address_a[7]
address_a[8] => altsyncram_p2h1:auto_generated.address_a[8]
address_a[9] => altsyncram_p2h1:auto_generated.address_a[9]
address_a[10] => altsyncram_p2h1:auto_generated.address_a[10]
address_b[0] => altsyncram_p2h1:auto_generated.address_b[0]
address_b[1] => altsyncram_p2h1:auto_generated.address_b[1]
address_b[2] => altsyncram_p2h1:auto_generated.address_b[2]
address_b[3] => altsyncram_p2h1:auto_generated.address_b[3]
address_b[4] => altsyncram_p2h1:auto_generated.address_b[4]
address_b[5] => altsyncram_p2h1:auto_generated.address_b[5]
address_b[6] => altsyncram_p2h1:auto_generated.address_b[6]
address_b[7] => altsyncram_p2h1:auto_generated.address_b[7]
address_b[8] => altsyncram_p2h1:auto_generated.address_b[8]
address_b[9] => altsyncram_p2h1:auto_generated.address_b[9]
address_b[10] => altsyncram_p2h1:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_p2h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_p2h1:auto_generated.q_b[0]
q_b[1] <= altsyncram_p2h1:auto_generated.q_b[1]
q_b[2] <= altsyncram_p2h1:auto_generated.q_b[2]
q_b[3] <= altsyncram_p2h1:auto_generated.q_b[3]
q_b[4] <= altsyncram_p2h1:auto_generated.q_b[4]
q_b[5] <= altsyncram_p2h1:auto_generated.q_b[5]
q_b[6] <= altsyncram_p2h1:auto_generated.q_b[6]
q_b[7] <= altsyncram_p2h1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|C10LPRefKit|altsyncram:mem_1[0][23]__2|altsyncram_p2h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|C10LPRefKit|altsyncram:mem_1[0][15]__3
wren_a => altsyncram_p2h1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_p2h1:auto_generated.data_a[0]
data_a[1] => altsyncram_p2h1:auto_generated.data_a[1]
data_a[2] => altsyncram_p2h1:auto_generated.data_a[2]
data_a[3] => altsyncram_p2h1:auto_generated.data_a[3]
data_a[4] => altsyncram_p2h1:auto_generated.data_a[4]
data_a[5] => altsyncram_p2h1:auto_generated.data_a[5]
data_a[6] => altsyncram_p2h1:auto_generated.data_a[6]
data_a[7] => altsyncram_p2h1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_p2h1:auto_generated.address_a[0]
address_a[1] => altsyncram_p2h1:auto_generated.address_a[1]
address_a[2] => altsyncram_p2h1:auto_generated.address_a[2]
address_a[3] => altsyncram_p2h1:auto_generated.address_a[3]
address_a[4] => altsyncram_p2h1:auto_generated.address_a[4]
address_a[5] => altsyncram_p2h1:auto_generated.address_a[5]
address_a[6] => altsyncram_p2h1:auto_generated.address_a[6]
address_a[7] => altsyncram_p2h1:auto_generated.address_a[7]
address_a[8] => altsyncram_p2h1:auto_generated.address_a[8]
address_a[9] => altsyncram_p2h1:auto_generated.address_a[9]
address_a[10] => altsyncram_p2h1:auto_generated.address_a[10]
address_b[0] => altsyncram_p2h1:auto_generated.address_b[0]
address_b[1] => altsyncram_p2h1:auto_generated.address_b[1]
address_b[2] => altsyncram_p2h1:auto_generated.address_b[2]
address_b[3] => altsyncram_p2h1:auto_generated.address_b[3]
address_b[4] => altsyncram_p2h1:auto_generated.address_b[4]
address_b[5] => altsyncram_p2h1:auto_generated.address_b[5]
address_b[6] => altsyncram_p2h1:auto_generated.address_b[6]
address_b[7] => altsyncram_p2h1:auto_generated.address_b[7]
address_b[8] => altsyncram_p2h1:auto_generated.address_b[8]
address_b[9] => altsyncram_p2h1:auto_generated.address_b[9]
address_b[10] => altsyncram_p2h1:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_p2h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_p2h1:auto_generated.q_b[0]
q_b[1] <= altsyncram_p2h1:auto_generated.q_b[1]
q_b[2] <= altsyncram_p2h1:auto_generated.q_b[2]
q_b[3] <= altsyncram_p2h1:auto_generated.q_b[3]
q_b[4] <= altsyncram_p2h1:auto_generated.q_b[4]
q_b[5] <= altsyncram_p2h1:auto_generated.q_b[5]
q_b[6] <= altsyncram_p2h1:auto_generated.q_b[6]
q_b[7] <= altsyncram_p2h1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|C10LPRefKit|altsyncram:mem_1[0][15]__3|altsyncram_p2h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|C10LPRefKit|altsyncram:mem_1[0][7]__4
wren_a => altsyncram_p2h1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_p2h1:auto_generated.data_a[0]
data_a[1] => altsyncram_p2h1:auto_generated.data_a[1]
data_a[2] => altsyncram_p2h1:auto_generated.data_a[2]
data_a[3] => altsyncram_p2h1:auto_generated.data_a[3]
data_a[4] => altsyncram_p2h1:auto_generated.data_a[4]
data_a[5] => altsyncram_p2h1:auto_generated.data_a[5]
data_a[6] => altsyncram_p2h1:auto_generated.data_a[6]
data_a[7] => altsyncram_p2h1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_p2h1:auto_generated.address_a[0]
address_a[1] => altsyncram_p2h1:auto_generated.address_a[1]
address_a[2] => altsyncram_p2h1:auto_generated.address_a[2]
address_a[3] => altsyncram_p2h1:auto_generated.address_a[3]
address_a[4] => altsyncram_p2h1:auto_generated.address_a[4]
address_a[5] => altsyncram_p2h1:auto_generated.address_a[5]
address_a[6] => altsyncram_p2h1:auto_generated.address_a[6]
address_a[7] => altsyncram_p2h1:auto_generated.address_a[7]
address_a[8] => altsyncram_p2h1:auto_generated.address_a[8]
address_a[9] => altsyncram_p2h1:auto_generated.address_a[9]
address_a[10] => altsyncram_p2h1:auto_generated.address_a[10]
address_b[0] => altsyncram_p2h1:auto_generated.address_b[0]
address_b[1] => altsyncram_p2h1:auto_generated.address_b[1]
address_b[2] => altsyncram_p2h1:auto_generated.address_b[2]
address_b[3] => altsyncram_p2h1:auto_generated.address_b[3]
address_b[4] => altsyncram_p2h1:auto_generated.address_b[4]
address_b[5] => altsyncram_p2h1:auto_generated.address_b[5]
address_b[6] => altsyncram_p2h1:auto_generated.address_b[6]
address_b[7] => altsyncram_p2h1:auto_generated.address_b[7]
address_b[8] => altsyncram_p2h1:auto_generated.address_b[8]
address_b[9] => altsyncram_p2h1:auto_generated.address_b[9]
address_b[10] => altsyncram_p2h1:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_p2h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_p2h1:auto_generated.q_b[0]
q_b[1] <= altsyncram_p2h1:auto_generated.q_b[1]
q_b[2] <= altsyncram_p2h1:auto_generated.q_b[2]
q_b[3] <= altsyncram_p2h1:auto_generated.q_b[3]
q_b[4] <= altsyncram_p2h1:auto_generated.q_b[4]
q_b[5] <= altsyncram_p2h1:auto_generated.q_b[5]
q_b[6] <= altsyncram_p2h1:auto_generated.q_b[6]
q_b[7] <= altsyncram_p2h1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|C10LPRefKit|altsyncram:mem_1[0][7]__4|altsyncram_p2h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|C10LPRefKit|altsyncram:mem_2[0][31]__5
wren_a => altsyncram_53h1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_53h1:auto_generated.data_a[0]
data_a[1] => altsyncram_53h1:auto_generated.data_a[1]
data_a[2] => altsyncram_53h1:auto_generated.data_a[2]
data_a[3] => altsyncram_53h1:auto_generated.data_a[3]
data_a[4] => altsyncram_53h1:auto_generated.data_a[4]
data_a[5] => altsyncram_53h1:auto_generated.data_a[5]
data_a[6] => altsyncram_53h1:auto_generated.data_a[6]
data_a[7] => altsyncram_53h1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_53h1:auto_generated.address_a[0]
address_a[1] => altsyncram_53h1:auto_generated.address_a[1]
address_a[2] => altsyncram_53h1:auto_generated.address_a[2]
address_a[3] => altsyncram_53h1:auto_generated.address_a[3]
address_a[4] => altsyncram_53h1:auto_generated.address_a[4]
address_a[5] => altsyncram_53h1:auto_generated.address_a[5]
address_a[6] => altsyncram_53h1:auto_generated.address_a[6]
address_a[7] => altsyncram_53h1:auto_generated.address_a[7]
address_a[8] => altsyncram_53h1:auto_generated.address_a[8]
address_a[9] => altsyncram_53h1:auto_generated.address_a[9]
address_a[10] => altsyncram_53h1:auto_generated.address_a[10]
address_a[11] => altsyncram_53h1:auto_generated.address_a[11]
address_b[0] => altsyncram_53h1:auto_generated.address_b[0]
address_b[1] => altsyncram_53h1:auto_generated.address_b[1]
address_b[2] => altsyncram_53h1:auto_generated.address_b[2]
address_b[3] => altsyncram_53h1:auto_generated.address_b[3]
address_b[4] => altsyncram_53h1:auto_generated.address_b[4]
address_b[5] => altsyncram_53h1:auto_generated.address_b[5]
address_b[6] => altsyncram_53h1:auto_generated.address_b[6]
address_b[7] => altsyncram_53h1:auto_generated.address_b[7]
address_b[8] => altsyncram_53h1:auto_generated.address_b[8]
address_b[9] => altsyncram_53h1:auto_generated.address_b[9]
address_b[10] => altsyncram_53h1:auto_generated.address_b[10]
address_b[11] => altsyncram_53h1:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_53h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_53h1:auto_generated.q_b[0]
q_b[1] <= altsyncram_53h1:auto_generated.q_b[1]
q_b[2] <= altsyncram_53h1:auto_generated.q_b[2]
q_b[3] <= altsyncram_53h1:auto_generated.q_b[3]
q_b[4] <= altsyncram_53h1:auto_generated.q_b[4]
q_b[5] <= altsyncram_53h1:auto_generated.q_b[5]
q_b[6] <= altsyncram_53h1:auto_generated.q_b[6]
q_b[7] <= altsyncram_53h1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|C10LPRefKit|altsyncram:mem_2[0][31]__5|altsyncram_53h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|C10LPRefKit|altsyncram:mem_2[0][23]__6
wren_a => altsyncram_53h1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_53h1:auto_generated.data_a[0]
data_a[1] => altsyncram_53h1:auto_generated.data_a[1]
data_a[2] => altsyncram_53h1:auto_generated.data_a[2]
data_a[3] => altsyncram_53h1:auto_generated.data_a[3]
data_a[4] => altsyncram_53h1:auto_generated.data_a[4]
data_a[5] => altsyncram_53h1:auto_generated.data_a[5]
data_a[6] => altsyncram_53h1:auto_generated.data_a[6]
data_a[7] => altsyncram_53h1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_53h1:auto_generated.address_a[0]
address_a[1] => altsyncram_53h1:auto_generated.address_a[1]
address_a[2] => altsyncram_53h1:auto_generated.address_a[2]
address_a[3] => altsyncram_53h1:auto_generated.address_a[3]
address_a[4] => altsyncram_53h1:auto_generated.address_a[4]
address_a[5] => altsyncram_53h1:auto_generated.address_a[5]
address_a[6] => altsyncram_53h1:auto_generated.address_a[6]
address_a[7] => altsyncram_53h1:auto_generated.address_a[7]
address_a[8] => altsyncram_53h1:auto_generated.address_a[8]
address_a[9] => altsyncram_53h1:auto_generated.address_a[9]
address_a[10] => altsyncram_53h1:auto_generated.address_a[10]
address_a[11] => altsyncram_53h1:auto_generated.address_a[11]
address_b[0] => altsyncram_53h1:auto_generated.address_b[0]
address_b[1] => altsyncram_53h1:auto_generated.address_b[1]
address_b[2] => altsyncram_53h1:auto_generated.address_b[2]
address_b[3] => altsyncram_53h1:auto_generated.address_b[3]
address_b[4] => altsyncram_53h1:auto_generated.address_b[4]
address_b[5] => altsyncram_53h1:auto_generated.address_b[5]
address_b[6] => altsyncram_53h1:auto_generated.address_b[6]
address_b[7] => altsyncram_53h1:auto_generated.address_b[7]
address_b[8] => altsyncram_53h1:auto_generated.address_b[8]
address_b[9] => altsyncram_53h1:auto_generated.address_b[9]
address_b[10] => altsyncram_53h1:auto_generated.address_b[10]
address_b[11] => altsyncram_53h1:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_53h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_53h1:auto_generated.q_b[0]
q_b[1] <= altsyncram_53h1:auto_generated.q_b[1]
q_b[2] <= altsyncram_53h1:auto_generated.q_b[2]
q_b[3] <= altsyncram_53h1:auto_generated.q_b[3]
q_b[4] <= altsyncram_53h1:auto_generated.q_b[4]
q_b[5] <= altsyncram_53h1:auto_generated.q_b[5]
q_b[6] <= altsyncram_53h1:auto_generated.q_b[6]
q_b[7] <= altsyncram_53h1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|C10LPRefKit|altsyncram:mem_2[0][23]__6|altsyncram_53h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|C10LPRefKit|altsyncram:mem_2[0][15]__7
wren_a => altsyncram_53h1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_53h1:auto_generated.data_a[0]
data_a[1] => altsyncram_53h1:auto_generated.data_a[1]
data_a[2] => altsyncram_53h1:auto_generated.data_a[2]
data_a[3] => altsyncram_53h1:auto_generated.data_a[3]
data_a[4] => altsyncram_53h1:auto_generated.data_a[4]
data_a[5] => altsyncram_53h1:auto_generated.data_a[5]
data_a[6] => altsyncram_53h1:auto_generated.data_a[6]
data_a[7] => altsyncram_53h1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_53h1:auto_generated.address_a[0]
address_a[1] => altsyncram_53h1:auto_generated.address_a[1]
address_a[2] => altsyncram_53h1:auto_generated.address_a[2]
address_a[3] => altsyncram_53h1:auto_generated.address_a[3]
address_a[4] => altsyncram_53h1:auto_generated.address_a[4]
address_a[5] => altsyncram_53h1:auto_generated.address_a[5]
address_a[6] => altsyncram_53h1:auto_generated.address_a[6]
address_a[7] => altsyncram_53h1:auto_generated.address_a[7]
address_a[8] => altsyncram_53h1:auto_generated.address_a[8]
address_a[9] => altsyncram_53h1:auto_generated.address_a[9]
address_a[10] => altsyncram_53h1:auto_generated.address_a[10]
address_a[11] => altsyncram_53h1:auto_generated.address_a[11]
address_b[0] => altsyncram_53h1:auto_generated.address_b[0]
address_b[1] => altsyncram_53h1:auto_generated.address_b[1]
address_b[2] => altsyncram_53h1:auto_generated.address_b[2]
address_b[3] => altsyncram_53h1:auto_generated.address_b[3]
address_b[4] => altsyncram_53h1:auto_generated.address_b[4]
address_b[5] => altsyncram_53h1:auto_generated.address_b[5]
address_b[6] => altsyncram_53h1:auto_generated.address_b[6]
address_b[7] => altsyncram_53h1:auto_generated.address_b[7]
address_b[8] => altsyncram_53h1:auto_generated.address_b[8]
address_b[9] => altsyncram_53h1:auto_generated.address_b[9]
address_b[10] => altsyncram_53h1:auto_generated.address_b[10]
address_b[11] => altsyncram_53h1:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_53h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_53h1:auto_generated.q_b[0]
q_b[1] <= altsyncram_53h1:auto_generated.q_b[1]
q_b[2] <= altsyncram_53h1:auto_generated.q_b[2]
q_b[3] <= altsyncram_53h1:auto_generated.q_b[3]
q_b[4] <= altsyncram_53h1:auto_generated.q_b[4]
q_b[5] <= altsyncram_53h1:auto_generated.q_b[5]
q_b[6] <= altsyncram_53h1:auto_generated.q_b[6]
q_b[7] <= altsyncram_53h1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|C10LPRefKit|altsyncram:mem_2[0][15]__7|altsyncram_53h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|C10LPRefKit|altsyncram:mem_2[0][7]__8
wren_a => altsyncram_53h1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_53h1:auto_generated.data_a[0]
data_a[1] => altsyncram_53h1:auto_generated.data_a[1]
data_a[2] => altsyncram_53h1:auto_generated.data_a[2]
data_a[3] => altsyncram_53h1:auto_generated.data_a[3]
data_a[4] => altsyncram_53h1:auto_generated.data_a[4]
data_a[5] => altsyncram_53h1:auto_generated.data_a[5]
data_a[6] => altsyncram_53h1:auto_generated.data_a[6]
data_a[7] => altsyncram_53h1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_53h1:auto_generated.address_a[0]
address_a[1] => altsyncram_53h1:auto_generated.address_a[1]
address_a[2] => altsyncram_53h1:auto_generated.address_a[2]
address_a[3] => altsyncram_53h1:auto_generated.address_a[3]
address_a[4] => altsyncram_53h1:auto_generated.address_a[4]
address_a[5] => altsyncram_53h1:auto_generated.address_a[5]
address_a[6] => altsyncram_53h1:auto_generated.address_a[6]
address_a[7] => altsyncram_53h1:auto_generated.address_a[7]
address_a[8] => altsyncram_53h1:auto_generated.address_a[8]
address_a[9] => altsyncram_53h1:auto_generated.address_a[9]
address_a[10] => altsyncram_53h1:auto_generated.address_a[10]
address_a[11] => altsyncram_53h1:auto_generated.address_a[11]
address_b[0] => altsyncram_53h1:auto_generated.address_b[0]
address_b[1] => altsyncram_53h1:auto_generated.address_b[1]
address_b[2] => altsyncram_53h1:auto_generated.address_b[2]
address_b[3] => altsyncram_53h1:auto_generated.address_b[3]
address_b[4] => altsyncram_53h1:auto_generated.address_b[4]
address_b[5] => altsyncram_53h1:auto_generated.address_b[5]
address_b[6] => altsyncram_53h1:auto_generated.address_b[6]
address_b[7] => altsyncram_53h1:auto_generated.address_b[7]
address_b[8] => altsyncram_53h1:auto_generated.address_b[8]
address_b[9] => altsyncram_53h1:auto_generated.address_b[9]
address_b[10] => altsyncram_53h1:auto_generated.address_b[10]
address_b[11] => altsyncram_53h1:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_53h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_53h1:auto_generated.q_b[0]
q_b[1] <= altsyncram_53h1:auto_generated.q_b[1]
q_b[2] <= altsyncram_53h1:auto_generated.q_b[2]
q_b[3] <= altsyncram_53h1:auto_generated.q_b[3]
q_b[4] <= altsyncram_53h1:auto_generated.q_b[4]
q_b[5] <= altsyncram_53h1:auto_generated.q_b[5]
q_b[6] <= altsyncram_53h1:auto_generated.q_b[6]
q_b[7] <= altsyncram_53h1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|C10LPRefKit|altsyncram:mem_2[0][7]__8|altsyncram_53h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


