time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
27,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]","[None, None]"
27,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
29,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]","[None, None]"
29,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
31,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]","[None, None]"
31,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
33,2 added to ready queue,enqueue,2,,['2'],[],"['1', None]","[None, None]"
33,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['2', '1']",[],"[None, None]","[None, None]"
33,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['1'],[],"['2', None]","[None, None]"
33,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['2', '1']","[None, None]"
34,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,['1'],[],"['2', None]","[None, None]"
34,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['2', '1']","[None, None]"
35,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, '1']","[None, None]"
35,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['2', '1']",[],"[None, None]","[None, None]"
35,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['1'],[],"['2', None]","[None, None]"
35,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['2', '1']","[None, None]"
37,2 finished CPU → wait queue,cpu_to_io,2,CPU0,[],['2'],"[None, '1']","[None, None]"
37,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],['2'],"[None, None]","[None, None]"
37,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],['2'],"['1', None]","[None, None]"
37,2 dispatched to IO0,dispatch_io,2,IO0,[],[],"['1', None]","['2', None]"
38,3 added to ready queue,enqueue,3,,['3'],[],"['1', None]","['2', None]"
38,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['1', '3']","['2', None]"
39,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, '3']","['2', None]"
39,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '3']","['2', None]"
40,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],[],"['1', None]","['2', None]"
40,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['1', '3']","['2', None]"
41,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, '3']","['2', None]"
41,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '3']","['2', None]"
42,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],[],"['1', None]","['2', None]"
42,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['1', '3']","['2', None]"
43,4 added to ready queue,enqueue,4,,['4'],[],"['1', '3']","['2', None]"
43,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['4', '1']",[],"[None, '3']","['2', None]"
43,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['1'],[],"['4', '3']","['2', None]"
44,5 added to ready queue,enqueue,5,,"['1', '5']",[],"['4', '3']","['2', None]"
44,6 added to ready queue,enqueue,6,,"['1', '5', '6']",[],"['4', '3']","['2', None]"
44,7 added to ready queue,enqueue,7,,"['1', '5', '6', '7']",[],"['4', '3']","['2', None]"
44,8 added to ready queue,enqueue,8,,"['1', '5', '6', '7', '8']",[],"['4', '3']","['2', None]"
44,9 added to ready queue,enqueue,9,,"['1', '5', '6', '7', '8', '9']",[],"['4', '3']","['2', None]"
44,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['1', '5', '6', '7', '8', '9', '3']",[],"['4', None]","['2', None]"
44,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['5', '6', '7', '8', '9', '3']",[],"['4', '1']","['2', None]"
45,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['5', '6', '7', '8', '9', '3', '4']",[],"[None, '1']","['2', None]"
45,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['6', '7', '8', '9', '3', '4']",[],"['5', '1']","['2', None]"
46,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['6', '7', '8', '9', '3', '4']",['1'],"['5', None]","['2', None]"
46,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['7', '8', '9', '3', '4']",['1'],"['5', '6']","['2', None]"
46,1 dispatched to IO1,dispatch_io,1,IO1,"['7', '8', '9', '3', '4']",[],"['5', '6']","['2', '1']"
47,10 added to ready queue,enqueue,10,,"['7', '8', '9', '3', '4', '10']",[],"['5', '6']","['2', '1']"
47,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['7', '8', '9', '3', '4', '10', '5']",[],"[None, '6']","['2', '1']"
47,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['8', '9', '3', '4', '10', '5']",[],"['7', '6']","['2', '1']"
48,11 added to ready queue,enqueue,11,,"['8', '9', '3', '4', '10', '5', '11']",[],"['7', '6']","['2', '1']"
48,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['8', '9', '3', '4', '10', '5', '11', '6']",[],"['7', None]","['2', '1']"
48,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['9', '3', '4', '10', '5', '11', '6']",[],"['7', '8']","['2', '1']"
49,12 added to ready queue,enqueue,12,,"['9', '3', '4', '10', '5', '11', '6', '12']",[],"['7', '8']","['2', '1']"
49,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['9', '3', '4', '10', '5', '11', '6', '12', '7']",[],"[None, '8']","['2', '1']"
49,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['3', '4', '10', '5', '11', '6', '12', '7']",[],"['9', '8']","['2', '1']"
50,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['3', '4', '10', '5', '11', '6', '12', '7']",['9'],"[None, '8']","['2', '1']"
50,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['3', '4', '10', '5', '11', '6', '12', '7', '8']",['9'],"[None, None]","['2', '1']"
50,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['4', '10', '5', '11', '6', '12', '7', '8']",['9'],"['3', None]","['2', '1']"
50,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['10', '5', '11', '6', '12', '7', '8']",['9'],"['3', '4']","['2', '1']"
51,13 added to ready queue,enqueue,13,,"['10', '5', '11', '6', '12', '7', '8', '13']",['9'],"['3', '4']","['2', '1']"
52,3 finished CPU → wait queue,cpu_to_io,3,CPU0,"['10', '5', '11', '6', '12', '7', '8', '13']","['9', '3']","[None, '4']","['2', '1']"
52,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['10', '5', '11', '6', '12', '7', '8', '13', '4']","['9', '3']","[None, None]","['2', '1']"
52,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['5', '11', '6', '12', '7', '8', '13', '4']","['9', '3']","['10', None]","['2', '1']"
52,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['11', '6', '12', '7', '8', '13', '4']","['9', '3']","['10', '5']","['2', '1']"
53,2 finished I/O → ready queue,io_to_ready,2,IO0,"['11', '6', '12', '7', '8', '13', '4', '2']","['9', '3']","['10', '5']","[None, '1']"
53,9 dispatched to IO0,dispatch_io,9,IO0,"['11', '6', '12', '7', '8', '13', '4', '2']",['3'],"['10', '5']","['9', '1']"
54,14 added to ready queue,enqueue,14,,"['11', '6', '12', '7', '8', '13', '4', '2', '14']",['3'],"['10', '5']","['9', '1']"
54,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['11', '6', '12', '7', '8', '13', '4', '2', '14', '10']",['3'],"[None, '5']","['9', '1']"
54,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['11', '6', '12', '7', '8', '13', '4', '2', '14', '10', '5']",['3'],"[None, None]","['9', '1']"
54,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['6', '12', '7', '8', '13', '4', '2', '14', '10', '5']",['3'],"['11', None]","['9', '1']"
54,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['12', '7', '8', '13', '4', '2', '14', '10', '5']",['3'],"['11', '6']","['9', '1']"
55,15 added to ready queue,enqueue,15,,"['12', '7', '8', '13', '4', '2', '14', '10', '5', '15']",['3'],"['11', '6']","['9', '1']"
55,16 added to ready queue,enqueue,16,,"['12', '7', '8', '13', '4', '2', '14', '10', '5', '15', '16']",['3'],"['11', '6']","['9', '1']"
56,17 added to ready queue,enqueue,17,,"['12', '7', '8', '13', '4', '2', '14', '10', '5', '15', '16', '17']",['3'],"['11', '6']","['9', '1']"
56,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['12', '7', '8', '13', '4', '2', '14', '10', '5', '15', '16', '17']","['3', '11']","[None, '6']","['9', '1']"
56,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['12', '7', '8', '13', '4', '2', '14', '10', '5', '15', '16', '17', '6']","['3', '11']","[None, None]","['9', '1']"
56,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['7', '8', '13', '4', '2', '14', '10', '5', '15', '16', '17', '6']","['3', '11']","['12', None]","['9', '1']"
56,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['8', '13', '4', '2', '14', '10', '5', '15', '16', '17', '6']","['3', '11']","['12', '7']","['9', '1']"
58,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['8', '13', '4', '2', '14', '10', '5', '15', '16', '17', '6', '12']","['3', '11']","[None, '7']","['9', '1']"
58,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['8', '13', '4', '2', '14', '10', '5', '15', '16', '17', '6', '12', '7']","['3', '11']","[None, None]","['9', '1']"
58,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['13', '4', '2', '14', '10', '5', '15', '16', '17', '6', '12', '7']","['3', '11']","['8', None]","['9', '1']"
58,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['4', '2', '14', '10', '5', '15', '16', '17', '6', '12', '7']","['3', '11']","['8', '13']","['9', '1']"
60,18 added to ready queue,enqueue,18,,"['4', '2', '14', '10', '5', '15', '16', '17', '6', '12', '7', '18']","['3', '11']","['8', '13']","['9', '1']"
60,19 added to ready queue,enqueue,19,,"['4', '2', '14', '10', '5', '15', '16', '17', '6', '12', '7', '18', '19']","['3', '11']","['8', '13']","['9', '1']"
60,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['4', '2', '14', '10', '5', '15', '16', '17', '6', '12', '7', '18', '19', '8']","['3', '11']","[None, '13']","['9', '1']"
60,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['4', '2', '14', '10', '5', '15', '16', '17', '6', '12', '7', '18', '19', '8', '13']","['3', '11']","[None, None]","['9', '1']"
60,1 finished I/O → ready queue,io_to_ready,1,IO1,"['4', '2', '14', '10', '5', '15', '16', '17', '6', '12', '7', '18', '19', '8', '13', '1']","['3', '11']","[None, None]","['9', None]"
60,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['2', '14', '10', '5', '15', '16', '17', '6', '12', '7', '18', '19', '8', '13', '1']","['3', '11']","['4', None]","['9', None]"
60,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['14', '10', '5', '15', '16', '17', '6', '12', '7', '18', '19', '8', '13', '1']","['3', '11']","['4', '2']","['9', None]"
60,3 dispatched to IO1,dispatch_io,3,IO1,"['14', '10', '5', '15', '16', '17', '6', '12', '7', '18', '19', '8', '13', '1']",['11'],"['4', '2']","['9', '3']"
61,20 added to ready queue,enqueue,20,,"['14', '10', '5', '15', '16', '17', '6', '12', '7', '18', '19', '8', '13', '1', '20']",['11'],"['4', '2']","['9', '3']"
62,21 added to ready queue,enqueue,21,,"['14', '10', '5', '15', '16', '17', '6', '12', '7', '18', '19', '8', '13', '1', '20', '21']",['11'],"['4', '2']","['9', '3']"
62,22 added to ready queue,enqueue,22,,"['14', '10', '5', '15', '16', '17', '6', '12', '7', '18', '19', '8', '13', '1', '20', '21', '22']",['11'],"['4', '2']","['9', '3']"
62,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['14', '10', '5', '15', '16', '17', '6', '12', '7', '18', '19', '8', '13', '1', '20', '21', '22', '4']",['11'],"[None, '2']","['9', '3']"
62,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['14', '10', '5', '15', '16', '17', '6', '12', '7', '18', '19', '8', '13', '1', '20', '21', '22', '4', '2']",['11'],"[None, None]","['9', '3']"
62,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['10', '5', '15', '16', '17', '6', '12', '7', '18', '19', '8', '13', '1', '20', '21', '22', '4', '2']",['11'],"['14', None]","['9', '3']"
62,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['5', '15', '16', '17', '6', '12', '7', '18', '19', '8', '13', '1', '20', '21', '22', '4', '2']",['11'],"['14', '10']","['9', '3']"
64,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['5', '15', '16', '17', '6', '12', '7', '18', '19', '8', '13', '1', '20', '21', '22', '4', '2', '14']",['11'],"[None, '10']","['9', '3']"
64,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['5', '15', '16', '17', '6', '12', '7', '18', '19', '8', '13', '1', '20', '21', '22', '4', '2', '14', '10']",['11'],"[None, None]","['9', '3']"
64,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['15', '16', '17', '6', '12', '7', '18', '19', '8', '13', '1', '20', '21', '22', '4', '2', '14', '10']",['11'],"['5', None]","['9', '3']"
64,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['16', '17', '6', '12', '7', '18', '19', '8', '13', '1', '20', '21', '22', '4', '2', '14', '10']",['11'],"['5', '15']","['9', '3']"
65,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['16', '17', '6', '12', '7', '18', '19', '8', '13', '1', '20', '21', '22', '4', '2', '14', '10', '5']",['11'],"[None, '15']","['9', '3']"
65,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['17', '6', '12', '7', '18', '19', '8', '13', '1', '20', '21', '22', '4', '2', '14', '10', '5']",['11'],"['16', '15']","['9', '3']"
66,23 added to ready queue,enqueue,23,,"['17', '6', '12', '7', '18', '19', '8', '13', '1', '20', '21', '22', '4', '2', '14', '10', '5', '23']",['11'],"['16', '15']","['9', '3']"
66,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['17', '6', '12', '7', '18', '19', '8', '13', '1', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15']",['11'],"['16', None]","['9', '3']"
66,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['6', '12', '7', '18', '19', '8', '13', '1', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15']",['11'],"['16', '17']","['9', '3']"
67,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['6', '12', '7', '18', '19', '8', '13', '1', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15']","['11', '16']","[None, '17']","['9', '3']"
67,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['12', '7', '18', '19', '8', '13', '1', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15']","['11', '16']","['6', '17']","['9', '3']"
68,24 added to ready queue,enqueue,24,,"['12', '7', '18', '19', '8', '13', '1', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '24']","['11', '16']","['6', '17']","['9', '3']"
68,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['12', '7', '18', '19', '8', '13', '1', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '24', '17']","['11', '16']","['6', None]","['9', '3']"
68,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['7', '18', '19', '8', '13', '1', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '24', '17']","['11', '16']","['6', '12']","['9', '3']"
69,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['7', '18', '19', '8', '13', '1', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '24', '17', '6']","['11', '16']","[None, '12']","['9', '3']"
69,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['7', '18', '19', '8', '13', '1', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '24', '17', '6', '12']","['11', '16']","[None, None]","['9', '3']"
69,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['18', '19', '8', '13', '1', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '24', '17', '6', '12']","['11', '16']","['7', None]","['9', '3']"
69,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['19', '8', '13', '1', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '24', '17', '6', '12']","['11', '16']","['7', '18']","['9', '3']"
70,9 finished I/O → ready queue,io_to_ready,9,IO0,"['19', '8', '13', '1', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '24', '17', '6', '12', '9']","['11', '16']","['7', '18']","[None, '3']"
70,11 dispatched to IO0,dispatch_io,11,IO0,"['19', '8', '13', '1', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '24', '17', '6', '12', '9']",['16'],"['7', '18']","['11', '3']"
71,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['19', '8', '13', '1', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '24', '17', '6', '12', '9', '7']",['16'],"[None, '18']","['11', '3']"
71,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['19', '8', '13', '1', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '24', '17', '6', '12', '9', '7', '18']",['16'],"[None, None]","['11', '3']"
71,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['8', '13', '1', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '24', '17', '6', '12', '9', '7', '18']",['16'],"['19', None]","['11', '3']"
71,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['13', '1', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '24', '17', '6', '12', '9', '7', '18']",['16'],"['19', '8']","['11', '3']"
73,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['13', '1', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '24', '17', '6', '12', '9', '7', '18', '19']",['16'],"[None, '8']","['11', '3']"
73,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['13', '1', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '24', '17', '6', '12', '9', '7', '18', '19', '8']",['16'],"[None, None]","['11', '3']"
73,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['1', '20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '24', '17', '6', '12', '9', '7', '18', '19', '8']",['16'],"['13', None]","['11', '3']"
73,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '24', '17', '6', '12', '9', '7', '18', '19', '8']",['16'],"['13', '1']","['11', '3']"
75,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '24', '17', '6', '12', '9', '7', '18', '19', '8', '13']",['16'],"[None, '1']","['11', '3']"
75,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['20', '21', '22', '4', '2', '14', '10', '5', '23', '15', '24', '17', '6', '12', '9', '7', '18', '19', '8', '13', '1']",['16'],"[None, None]","['11', '3']"
75,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['21', '22', '4', '2', '14', '10', '5', '23', '15', '24', '17', '6', '12', '9', '7', '18', '19', '8', '13', '1']",['16'],"['20', None]","['11', '3']"
75,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['22', '4', '2', '14', '10', '5', '23', '15', '24', '17', '6', '12', '9', '7', '18', '19', '8', '13', '1']",['16'],"['20', '21']","['11', '3']"
77,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['22', '4', '2', '14', '10', '5', '23', '15', '24', '17', '6', '12', '9', '7', '18', '19', '8', '13', '1', '20']",['16'],"[None, '21']","['11', '3']"
77,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['22', '4', '2', '14', '10', '5', '23', '15', '24', '17', '6', '12', '9', '7', '18', '19', '8', '13', '1', '20', '21']",['16'],"[None, None]","['11', '3']"
77,3 finished I/O → ready queue,io_to_ready,3,IO1,"['22', '4', '2', '14', '10', '5', '23', '15', '24', '17', '6', '12', '9', '7', '18', '19', '8', '13', '1', '20', '21', '3']",['16'],"[None, None]","['11', None]"
77,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['4', '2', '14', '10', '5', '23', '15', '24', '17', '6', '12', '9', '7', '18', '19', '8', '13', '1', '20', '21', '3']",['16'],"['22', None]","['11', None]"
77,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['2', '14', '10', '5', '23', '15', '24', '17', '6', '12', '9', '7', '18', '19', '8', '13', '1', '20', '21', '3']",['16'],"['22', '4']","['11', None]"
77,16 dispatched to IO1,dispatch_io,16,IO1,"['2', '14', '10', '5', '23', '15', '24', '17', '6', '12', '9', '7', '18', '19', '8', '13', '1', '20', '21', '3']",[],"['22', '4']","['11', '16']"
78,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['2', '14', '10', '5', '23', '15', '24', '17', '6', '12', '9', '7', '18', '19', '8', '13', '1', '20', '21', '3']",['4'],"['22', None]","['11', '16']"
78,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['14', '10', '5', '23', '15', '24', '17', '6', '12', '9', '7', '18', '19', '8', '13', '1', '20', '21', '3']",['4'],"['22', '2']","['11', '16']"
79,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['14', '10', '5', '23', '15', '24', '17', '6', '12', '9', '7', '18', '19', '8', '13', '1', '20', '21', '3', '22']",['4'],"[None, '2']","['11', '16']"
79,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['10', '5', '23', '15', '24', '17', '6', '12', '9', '7', '18', '19', '8', '13', '1', '20', '21', '3', '22']",['4'],"['14', '2']","['11', '16']"
80,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['10', '5', '23', '15', '24', '17', '6', '12', '9', '7', '18', '19', '8', '13', '1', '20', '21', '3', '22', '2']",['4'],"['14', None]","['11', '16']"
80,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['5', '23', '15', '24', '17', '6', '12', '9', '7', '18', '19', '8', '13', '1', '20', '21', '3', '22', '2']",['4'],"['14', '10']","['11', '16']"
81,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['5', '23', '15', '24', '17', '6', '12', '9', '7', '18', '19', '8', '13', '1', '20', '21', '3', '22', '2', '14']",['4'],"[None, '10']","['11', '16']"
81,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['23', '15', '24', '17', '6', '12', '9', '7', '18', '19', '8', '13', '1', '20', '21', '3', '22', '2', '14']",['4'],"['5', '10']","['11', '16']"
82,25 added to ready queue,enqueue,25,,"['23', '15', '24', '17', '6', '12', '9', '7', '18', '19', '8', '13', '1', '20', '21', '3', '22', '2', '14', '25']",['4'],"['5', '10']","['11', '16']"
82,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['23', '15', '24', '17', '6', '12', '9', '7', '18', '19', '8', '13', '1', '20', '21', '3', '22', '2', '14', '25', '10']",['4'],"['5', None]","['11', '16']"
82,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['15', '24', '17', '6', '12', '9', '7', '18', '19', '8', '13', '1', '20', '21', '3', '22', '2', '14', '25', '10']",['4'],"['5', '23']","['11', '16']"
83,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['15', '24', '17', '6', '12', '9', '7', '18', '19', '8', '13', '1', '20', '21', '3', '22', '2', '14', '25', '10', '5']",['4'],"[None, '23']","['11', '16']"
83,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['24', '17', '6', '12', '9', '7', '18', '19', '8', '13', '1', '20', '21', '3', '22', '2', '14', '25', '10', '5']",['4'],"['15', '23']","['11', '16']"
84,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['24', '17', '6', '12', '9', '7', '18', '19', '8', '13', '1', '20', '21', '3', '22', '2', '14', '25', '10', '5', '23']",['4'],"['15', None]","['11', '16']"
84,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['17', '6', '12', '9', '7', '18', '19', '8', '13', '1', '20', '21', '3', '22', '2', '14', '25', '10', '5', '23']",['4'],"['15', '24']","['11', '16']"
85,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['17', '6', '12', '9', '7', '18', '19', '8', '13', '1', '20', '21', '3', '22', '2', '14', '25', '10', '5', '23', '15']",['4'],"[None, '24']","['11', '16']"
85,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['6', '12', '9', '7', '18', '19', '8', '13', '1', '20', '21', '3', '22', '2', '14', '25', '10', '5', '23', '15']",['4'],"['17', '24']","['11', '16']"
86,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['6', '12', '9', '7', '18', '19', '8', '13', '1', '20', '21', '3', '22', '2', '14', '25', '10', '5', '23', '15', '24']",['4'],"['17', None]","['11', '16']"
86,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['12', '9', '7', '18', '19', '8', '13', '1', '20', '21', '3', '22', '2', '14', '25', '10', '5', '23', '15', '24']",['4'],"['17', '6']","['11', '16']"
87,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['12', '9', '7', '18', '19', '8', '13', '1', '20', '21', '3', '22', '2', '14', '25', '10', '5', '23', '15', '24']","['4', '17']","[None, '6']","['11', '16']"
87,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['9', '7', '18', '19', '8', '13', '1', '20', '21', '3', '22', '2', '14', '25', '10', '5', '23', '15', '24']","['4', '17']","['12', '6']","['11', '16']"
88,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['9', '7', '18', '19', '8', '13', '1', '20', '21', '3', '22', '2', '14', '25', '10', '5', '23', '15', '24', '6']","['4', '17']","['12', None]","['11', '16']"
88,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['7', '18', '19', '8', '13', '1', '20', '21', '3', '22', '2', '14', '25', '10', '5', '23', '15', '24', '6']","['4', '17']","['12', '9']","['11', '16']"
89,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['7', '18', '19', '8', '13', '1', '20', '21', '3', '22', '2', '14', '25', '10', '5', '23', '15', '24', '6', '12']","['4', '17']","[None, '9']","['11', '16']"
89,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['18', '19', '8', '13', '1', '20', '21', '3', '22', '2', '14', '25', '10', '5', '23', '15', '24', '6', '12']","['4', '17']","['7', '9']","['11', '16']"
90,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['18', '19', '8', '13', '1', '20', '21', '3', '22', '2', '14', '25', '10', '5', '23', '15', '24', '6', '12', '9']","['4', '17']","['7', None]","['11', '16']"
90,16 finished I/O → ready queue,io_to_ready,16,IO1,"['18', '19', '8', '13', '1', '20', '21', '3', '22', '2', '14', '25', '10', '5', '23', '15', '24', '6', '12', '9', '16']","['4', '17']","['7', None]","['11', None]"
90,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['19', '8', '13', '1', '20', '21', '3', '22', '2', '14', '25', '10', '5', '23', '15', '24', '6', '12', '9', '16']","['4', '17']","['7', '18']","['11', None]"
90,4 dispatched to IO1,dispatch_io,4,IO1,"['19', '8', '13', '1', '20', '21', '3', '22', '2', '14', '25', '10', '5', '23', '15', '24', '6', '12', '9', '16']",['17'],"['7', '18']","['11', '4']"
91,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['19', '8', '13', '1', '20', '21', '3', '22', '2', '14', '25', '10', '5', '23', '15', '24', '6', '12', '9', '16']","['17', '7']","[None, '18']","['11', '4']"
91,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['8', '13', '1', '20', '21', '3', '22', '2', '14', '25', '10', '5', '23', '15', '24', '6', '12', '9', '16']","['17', '7']","['19', '18']","['11', '4']"
92,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['8', '13', '1', '20', '21', '3', '22', '2', '14', '25', '10', '5', '23', '15', '24', '6', '12', '9', '16', '18']","['17', '7']","['19', None]","['11', '4']"
92,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['13', '1', '20', '21', '3', '22', '2', '14', '25', '10', '5', '23', '15', '24', '6', '12', '9', '16', '18']","['17', '7']","['19', '8']","['11', '4']"
93,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['13', '1', '20', '21', '3', '22', '2', '14', '25', '10', '5', '23', '15', '24', '6', '12', '9', '16', '18', '19']","['17', '7']","[None, '8']","['11', '4']"
93,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['1', '20', '21', '3', '22', '2', '14', '25', '10', '5', '23', '15', '24', '6', '12', '9', '16', '18', '19']","['17', '7']","['13', '8']","['11', '4']"
94,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['1', '20', '21', '3', '22', '2', '14', '25', '10', '5', '23', '15', '24', '6', '12', '9', '16', '18', '19', '8']","['17', '7']","['13', None]","['11', '4']"
94,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['20', '21', '3', '22', '2', '14', '25', '10', '5', '23', '15', '24', '6', '12', '9', '16', '18', '19', '8']","['17', '7']","['13', '1']","['11', '4']"
95,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['20', '21', '3', '22', '2', '14', '25', '10', '5', '23', '15', '24', '6', '12', '9', '16', '18', '19', '8', '13']","['17', '7']","[None, '1']","['11', '4']"
95,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['21', '3', '22', '2', '14', '25', '10', '5', '23', '15', '24', '6', '12', '9', '16', '18', '19', '8', '13']","['17', '7']","['20', '1']","['11', '4']"
96,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['21', '3', '22', '2', '14', '25', '10', '5', '23', '15', '24', '6', '12', '9', '16', '18', '19', '8', '13', '1']","['17', '7']","['20', None]","['11', '4']"
96,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['3', '22', '2', '14', '25', '10', '5', '23', '15', '24', '6', '12', '9', '16', '18', '19', '8', '13', '1']","['17', '7']","['20', '21']","['11', '4']"
97,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['3', '22', '2', '14', '25', '10', '5', '23', '15', '24', '6', '12', '9', '16', '18', '19', '8', '13', '1', '20']","['17', '7']","[None, '21']","['11', '4']"
97,11 finished I/O → ready queue,io_to_ready,11,IO0,"['3', '22', '2', '14', '25', '10', '5', '23', '15', '24', '6', '12', '9', '16', '18', '19', '8', '13', '1', '20', '11']","['17', '7']","[None, '21']","[None, '4']"
97,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['22', '2', '14', '25', '10', '5', '23', '15', '24', '6', '12', '9', '16', '18', '19', '8', '13', '1', '20', '11']","['17', '7']","['3', '21']","[None, '4']"
97,17 dispatched to IO0,dispatch_io,17,IO0,"['22', '2', '14', '25', '10', '5', '23', '15', '24', '6', '12', '9', '16', '18', '19', '8', '13', '1', '20', '11']",['7'],"['3', '21']","['17', '4']"
98,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['22', '2', '14', '25', '10', '5', '23', '15', '24', '6', '12', '9', '16', '18', '19', '8', '13', '1', '20', '11', '21']",['7'],"['3', None]","['17', '4']"
98,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['2', '14', '25', '10', '5', '23', '15', '24', '6', '12', '9', '16', '18', '19', '8', '13', '1', '20', '11', '21']",['7'],"['3', '22']","['17', '4']"
99,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['2', '14', '25', '10', '5', '23', '15', '24', '6', '12', '9', '16', '18', '19', '8', '13', '1', '20', '11', '21', '3']",['7'],"[None, '22']","['17', '4']"
99,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['14', '25', '10', '5', '23', '15', '24', '6', '12', '9', '16', '18', '19', '8', '13', '1', '20', '11', '21', '3']",['7'],"['2', '22']","['17', '4']"
100,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['14', '25', '10', '5', '23', '15', '24', '6', '12', '9', '16', '18', '19', '8', '13', '1', '20', '11', '21', '3', '22']",['7'],"['2', None]","['17', '4']"
100,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['25', '10', '5', '23', '15', '24', '6', '12', '9', '16', '18', '19', '8', '13', '1', '20', '11', '21', '3', '22']",['7'],"['2', '14']","['17', '4']"
101,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['25', '10', '5', '23', '15', '24', '6', '12', '9', '16', '18', '19', '8', '13', '1', '20', '11', '21', '3', '22']","['7', '2']","[None, '14']","['17', '4']"
101,17 finished I/O → ready queue,io_to_ready,17,IO0,"['25', '10', '5', '23', '15', '24', '6', '12', '9', '16', '18', '19', '8', '13', '1', '20', '11', '21', '3', '22', '17']","['7', '2']","[None, '14']","[None, '4']"
101,4 finished I/O → ready queue,io_to_ready,4,IO1,"['25', '10', '5', '23', '15', '24', '6', '12', '9', '16', '18', '19', '8', '13', '1', '20', '11', '21', '3', '22', '17', '4']","['7', '2']","[None, '14']","[None, None]"
101,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['10', '5', '23', '15', '24', '6', '12', '9', '16', '18', '19', '8', '13', '1', '20', '11', '21', '3', '22', '17', '4']","['7', '2']","['25', '14']","[None, None]"
101,7 dispatched to IO0,dispatch_io,7,IO0,"['10', '5', '23', '15', '24', '6', '12', '9', '16', '18', '19', '8', '13', '1', '20', '11', '21', '3', '22', '17', '4']",['2'],"['25', '14']","['7', None]"
101,2 dispatched to IO1,dispatch_io,2,IO1,"['10', '5', '23', '15', '24', '6', '12', '9', '16', '18', '19', '8', '13', '1', '20', '11', '21', '3', '22', '17', '4']",[],"['25', '14']","['7', '2']"
102,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['10', '5', '23', '15', '24', '6', '12', '9', '16', '18', '19', '8', '13', '1', '20', '11', '21', '3', '22', '17', '4', '14']",[],"['25', None]","['7', '2']"
102,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['5', '23', '15', '24', '6', '12', '9', '16', '18', '19', '8', '13', '1', '20', '11', '21', '3', '22', '17', '4', '14']",[],"['25', '10']","['7', '2']"
103,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['5', '23', '15', '24', '6', '12', '9', '16', '18', '19', '8', '13', '1', '20', '11', '21', '3', '22', '17', '4', '14', '25']",[],"[None, '10']","['7', '2']"
103,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['23', '15', '24', '6', '12', '9', '16', '18', '19', '8', '13', '1', '20', '11', '21', '3', '22', '17', '4', '14', '25']",[],"['5', '10']","['7', '2']"
104,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['23', '15', '24', '6', '12', '9', '16', '18', '19', '8', '13', '1', '20', '11', '21', '3', '22', '17', '4', '14', '25']",['10'],"['5', None]","['7', '2']"
104,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['15', '24', '6', '12', '9', '16', '18', '19', '8', '13', '1', '20', '11', '21', '3', '22', '17', '4', '14', '25']",['10'],"['5', '23']","['7', '2']"
105,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['15', '24', '6', '12', '9', '16', '18', '19', '8', '13', '1', '20', '11', '21', '3', '22', '17', '4', '14', '25', '5']",['10'],"[None, '23']","['7', '2']"
105,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['24', '6', '12', '9', '16', '18', '19', '8', '13', '1', '20', '11', '21', '3', '22', '17', '4', '14', '25', '5']",['10'],"['15', '23']","['7', '2']"
106,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['24', '6', '12', '9', '16', '18', '19', '8', '13', '1', '20', '11', '21', '3', '22', '17', '4', '14', '25', '5', '23']",['10'],"['15', None]","['7', '2']"
106,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['6', '12', '9', '16', '18', '19', '8', '13', '1', '20', '11', '21', '3', '22', '17', '4', '14', '25', '5', '23']",['10'],"['15', '24']","['7', '2']"
107,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['6', '12', '9', '16', '18', '19', '8', '13', '1', '20', '11', '21', '3', '22', '17', '4', '14', '25', '5', '23', '15']",['10'],"[None, '24']","['7', '2']"
107,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['12', '9', '16', '18', '19', '8', '13', '1', '20', '11', '21', '3', '22', '17', '4', '14', '25', '5', '23', '15']",['10'],"['6', '24']","['7', '2']"
108,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['12', '9', '16', '18', '19', '8', '13', '1', '20', '11', '21', '3', '22', '17', '4', '14', '25', '5', '23', '15', '24']",['10'],"['6', None]","['7', '2']"
108,2 finished I/O → ready queue,io_to_ready,2,IO1,"['12', '9', '16', '18', '19', '8', '13', '1', '20', '11', '21', '3', '22', '17', '4', '14', '25', '5', '23', '15', '24', '2']",['10'],"['6', None]","['7', None]"
108,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['9', '16', '18', '19', '8', '13', '1', '20', '11', '21', '3', '22', '17', '4', '14', '25', '5', '23', '15', '24', '2']",['10'],"['6', '12']","['7', None]"
108,10 dispatched to IO1,dispatch_io,10,IO1,"['9', '16', '18', '19', '8', '13', '1', '20', '11', '21', '3', '22', '17', '4', '14', '25', '5', '23', '15', '24', '2']",[],"['6', '12']","['7', '10']"
109,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['9', '16', '18', '19', '8', '13', '1', '20', '11', '21', '3', '22', '17', '4', '14', '25', '5', '23', '15', '24', '2', '6']",[],"[None, '12']","['7', '10']"
109,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['16', '18', '19', '8', '13', '1', '20', '11', '21', '3', '22', '17', '4', '14', '25', '5', '23', '15', '24', '2', '6']",[],"['9', '12']","['7', '10']"
110,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['16', '18', '19', '8', '13', '1', '20', '11', '21', '3', '22', '17', '4', '14', '25', '5', '23', '15', '24', '2', '6', '12']",[],"['9', None]","['7', '10']"
110,10 finished I/O → ready queue,io_to_ready,10,IO1,"['16', '18', '19', '8', '13', '1', '20', '11', '21', '3', '22', '17', '4', '14', '25', '5', '23', '15', '24', '2', '6', '12', '10']",[],"['9', None]","['7', None]"
110,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['18', '19', '8', '13', '1', '20', '11', '21', '3', '22', '17', '4', '14', '25', '5', '23', '15', '24', '2', '6', '12', '10']",[],"['9', '16']","['7', None]"
111,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['18', '19', '8', '13', '1', '20', '11', '21', '3', '22', '17', '4', '14', '25', '5', '23', '15', '24', '2', '6', '12', '10', '9']",[],"[None, '16']","['7', None]"
111,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['19', '8', '13', '1', '20', '11', '21', '3', '22', '17', '4', '14', '25', '5', '23', '15', '24', '2', '6', '12', '10', '9']",[],"['18', '16']","['7', None]"
112,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['19', '8', '13', '1', '20', '11', '21', '3', '22', '17', '4', '14', '25', '5', '23', '15', '24', '2', '6', '12', '10', '9', '16']",[],"['18', None]","['7', None]"
112,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['8', '13', '1', '20', '11', '21', '3', '22', '17', '4', '14', '25', '5', '23', '15', '24', '2', '6', '12', '10', '9', '16']",[],"['18', '19']","['7', None]"
113,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['8', '13', '1', '20', '11', '21', '3', '22', '17', '4', '14', '25', '5', '23', '15', '24', '2', '6', '12', '10', '9', '16', '18']",[],"[None, '19']","['7', None]"
113,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['13', '1', '20', '11', '21', '3', '22', '17', '4', '14', '25', '5', '23', '15', '24', '2', '6', '12', '10', '9', '16', '18']",[],"['8', '19']","['7', None]"
114,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['13', '1', '20', '11', '21', '3', '22', '17', '4', '14', '25', '5', '23', '15', '24', '2', '6', '12', '10', '9', '16', '18', '8']",[],"[None, '19']","['7', None]"
114,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['13', '1', '20', '11', '21', '3', '22', '17', '4', '14', '25', '5', '23', '15', '24', '2', '6', '12', '10', '9', '16', '18', '8', '19']",[],"[None, None]","['7', None]"
114,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['1', '20', '11', '21', '3', '22', '17', '4', '14', '25', '5', '23', '15', '24', '2', '6', '12', '10', '9', '16', '18', '8', '19']",[],"['13', None]","['7', None]"
114,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['20', '11', '21', '3', '22', '17', '4', '14', '25', '5', '23', '15', '24', '2', '6', '12', '10', '9', '16', '18', '8', '19']",[],"['13', '1']","['7', None]"
116,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['20', '11', '21', '3', '22', '17', '4', '14', '25', '5', '23', '15', '24', '2', '6', '12', '10', '9', '16', '18', '8', '19', '13']",[],"[None, '1']","['7', None]"
116,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['20', '11', '21', '3', '22', '17', '4', '14', '25', '5', '23', '15', '24', '2', '6', '12', '10', '9', '16', '18', '8', '19', '13', '1']",[],"[None, None]","['7', None]"
116,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['11', '21', '3', '22', '17', '4', '14', '25', '5', '23', '15', '24', '2', '6', '12', '10', '9', '16', '18', '8', '19', '13', '1']",[],"['20', None]","['7', None]"
116,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['21', '3', '22', '17', '4', '14', '25', '5', '23', '15', '24', '2', '6', '12', '10', '9', '16', '18', '8', '19', '13', '1']",[],"['20', '11']","['7', None]"
118,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['21', '3', '22', '17', '4', '14', '25', '5', '23', '15', '24', '2', '6', '12', '10', '9', '16', '18', '8', '19', '13', '1', '20']",[],"[None, '11']","['7', None]"
118,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['21', '3', '22', '17', '4', '14', '25', '5', '23', '15', '24', '2', '6', '12', '10', '9', '16', '18', '8', '19', '13', '1', '20', '11']",[],"[None, None]","['7', None]"
118,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['3', '22', '17', '4', '14', '25', '5', '23', '15', '24', '2', '6', '12', '10', '9', '16', '18', '8', '19', '13', '1', '20', '11']",[],"['21', None]","['7', None]"
118,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['22', '17', '4', '14', '25', '5', '23', '15', '24', '2', '6', '12', '10', '9', '16', '18', '8', '19', '13', '1', '20', '11']",[],"['21', '3']","['7', None]"
119,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['22', '17', '4', '14', '25', '5', '23', '15', '24', '2', '6', '12', '10', '9', '16', '18', '8', '19', '13', '1', '20', '11']",['3'],"['21', None]","['7', None]"
119,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['17', '4', '14', '25', '5', '23', '15', '24', '2', '6', '12', '10', '9', '16', '18', '8', '19', '13', '1', '20', '11']",['3'],"['21', '22']","['7', None]"
119,3 dispatched to IO1,dispatch_io,3,IO1,"['17', '4', '14', '25', '5', '23', '15', '24', '2', '6', '12', '10', '9', '16', '18', '8', '19', '13', '1', '20', '11']",[],"['21', '22']","['7', '3']"
120,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['17', '4', '14', '25', '5', '23', '15', '24', '2', '6', '12', '10', '9', '16', '18', '8', '19', '13', '1', '20', '11', '21']",[],"[None, '22']","['7', '3']"
120,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['4', '14', '25', '5', '23', '15', '24', '2', '6', '12', '10', '9', '16', '18', '8', '19', '13', '1', '20', '11', '21']",[],"['17', '22']","['7', '3']"
121,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['4', '14', '25', '5', '23', '15', '24', '2', '6', '12', '10', '9', '16', '18', '8', '19', '13', '1', '20', '11', '21', '22']",[],"['17', None]","['7', '3']"
121,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['14', '25', '5', '23', '15', '24', '2', '6', '12', '10', '9', '16', '18', '8', '19', '13', '1', '20', '11', '21', '22']",[],"['17', '4']","['7', '3']"
122,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['14', '25', '5', '23', '15', '24', '2', '6', '12', '10', '9', '16', '18', '8', '19', '13', '1', '20', '11', '21', '22', '17']",[],"[None, '4']","['7', '3']"
122,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['25', '5', '23', '15', '24', '2', '6', '12', '10', '9', '16', '18', '8', '19', '13', '1', '20', '11', '21', '22', '17']",[],"['14', '4']","['7', '3']"
123,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['25', '5', '23', '15', '24', '2', '6', '12', '10', '9', '16', '18', '8', '19', '13', '1', '20', '11', '21', '22', '17', '4']",[],"['14', None]","['7', '3']"
123,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['5', '23', '15', '24', '2', '6', '12', '10', '9', '16', '18', '8', '19', '13', '1', '20', '11', '21', '22', '17', '4']",[],"['14', '25']","['7', '3']"
124,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['5', '23', '15', '24', '2', '6', '12', '10', '9', '16', '18', '8', '19', '13', '1', '20', '11', '21', '22', '17', '4', '14']",[],"[None, '25']","['7', '3']"
124,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['23', '15', '24', '2', '6', '12', '10', '9', '16', '18', '8', '19', '13', '1', '20', '11', '21', '22', '17', '4', '14']",[],"['5', '25']","['7', '3']"
125,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['23', '15', '24', '2', '6', '12', '10', '9', '16', '18', '8', '19', '13', '1', '20', '11', '21', '22', '17', '4', '14', '25']",[],"['5', None]","['7', '3']"
125,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['15', '24', '2', '6', '12', '10', '9', '16', '18', '8', '19', '13', '1', '20', '11', '21', '22', '17', '4', '14', '25']",[],"['5', '23']","['7', '3']"
126,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['15', '24', '2', '6', '12', '10', '9', '16', '18', '8', '19', '13', '1', '20', '11', '21', '22', '17', '4', '14', '25', '5']",[],"[None, '23']","['7', '3']"
126,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['24', '2', '6', '12', '10', '9', '16', '18', '8', '19', '13', '1', '20', '11', '21', '22', '17', '4', '14', '25', '5']",[],"['15', '23']","['7', '3']"
127,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['24', '2', '6', '12', '10', '9', '16', '18', '8', '19', '13', '1', '20', '11', '21', '22', '17', '4', '14', '25', '5', '23']",[],"['15', None]","['7', '3']"
127,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['2', '6', '12', '10', '9', '16', '18', '8', '19', '13', '1', '20', '11', '21', '22', '17', '4', '14', '25', '5', '23']",[],"['15', '24']","['7', '3']"
128,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['2', '6', '12', '10', '9', '16', '18', '8', '19', '13', '1', '20', '11', '21', '22', '17', '4', '14', '25', '5', '23', '15']",[],"[None, '24']","['7', '3']"
128,7 finished I/O → ready queue,io_to_ready,7,IO0,"['2', '6', '12', '10', '9', '16', '18', '8', '19', '13', '1', '20', '11', '21', '22', '17', '4', '14', '25', '5', '23', '15', '7']",[],"[None, '24']","[None, '3']"
128,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['6', '12', '10', '9', '16', '18', '8', '19', '13', '1', '20', '11', '21', '22', '17', '4', '14', '25', '5', '23', '15', '7']",[],"['2', '24']","[None, '3']"
129,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['6', '12', '10', '9', '16', '18', '8', '19', '13', '1', '20', '11', '21', '22', '17', '4', '14', '25', '5', '23', '15', '7', '24']",[],"['2', None]","[None, '3']"
129,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['12', '10', '9', '16', '18', '8', '19', '13', '1', '20', '11', '21', '22', '17', '4', '14', '25', '5', '23', '15', '7', '24']",[],"['2', '6']","[None, '3']"
130,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['12', '10', '9', '16', '18', '8', '19', '13', '1', '20', '11', '21', '22', '17', '4', '14', '25', '5', '23', '15', '7', '24', '2']",[],"[None, '6']","[None, '3']"
130,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['10', '9', '16', '18', '8', '19', '13', '1', '20', '11', '21', '22', '17', '4', '14', '25', '5', '23', '15', '7', '24', '2']",[],"['12', '6']","[None, '3']"
131,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['10', '9', '16', '18', '8', '19', '13', '1', '20', '11', '21', '22', '17', '4', '14', '25', '5', '23', '15', '7', '24', '2']",['12'],"[None, '6']","[None, '3']"
131,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['10', '9', '16', '18', '8', '19', '13', '1', '20', '11', '21', '22', '17', '4', '14', '25', '5', '23', '15', '7', '24', '2', '6']",['12'],"[None, None]","[None, '3']"
131,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['9', '16', '18', '8', '19', '13', '1', '20', '11', '21', '22', '17', '4', '14', '25', '5', '23', '15', '7', '24', '2', '6']",['12'],"['10', None]","[None, '3']"
131,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['16', '18', '8', '19', '13', '1', '20', '11', '21', '22', '17', '4', '14', '25', '5', '23', '15', '7', '24', '2', '6']",['12'],"['10', '9']","[None, '3']"
131,12 dispatched to IO0,dispatch_io,12,IO0,"['16', '18', '8', '19', '13', '1', '20', '11', '21', '22', '17', '4', '14', '25', '5', '23', '15', '7', '24', '2', '6']",[],"['10', '9']","['12', '3']"
132,3 finished I/O → ready queue,io_to_ready,3,IO1,"['16', '18', '8', '19', '13', '1', '20', '11', '21', '22', '17', '4', '14', '25', '5', '23', '15', '7', '24', '2', '6', '3']",[],"['10', '9']","['12', None]"
133,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['16', '18', '8', '19', '13', '1', '20', '11', '21', '22', '17', '4', '14', '25', '5', '23', '15', '7', '24', '2', '6', '3', '10']",[],"[None, '9']","['12', None]"
133,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['16', '18', '8', '19', '13', '1', '20', '11', '21', '22', '17', '4', '14', '25', '5', '23', '15', '7', '24', '2', '6', '3', '10', '9']",[],"[None, None]","['12', None]"
133,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['18', '8', '19', '13', '1', '20', '11', '21', '22', '17', '4', '14', '25', '5', '23', '15', '7', '24', '2', '6', '3', '10', '9']",[],"['16', None]","['12', None]"
133,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['8', '19', '13', '1', '20', '11', '21', '22', '17', '4', '14', '25', '5', '23', '15', '7', '24', '2', '6', '3', '10', '9']",[],"['16', '18']","['12', None]"
135,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['8', '19', '13', '1', '20', '11', '21', '22', '17', '4', '14', '25', '5', '23', '15', '7', '24', '2', '6', '3', '10', '9', '16']",[],"[None, '18']","['12', None]"
135,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['8', '19', '13', '1', '20', '11', '21', '22', '17', '4', '14', '25', '5', '23', '15', '7', '24', '2', '6', '3', '10', '9', '16', '18']",[],"[None, None]","['12', None]"
135,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['19', '13', '1', '20', '11', '21', '22', '17', '4', '14', '25', '5', '23', '15', '7', '24', '2', '6', '3', '10', '9', '16', '18']",[],"['8', None]","['12', None]"
135,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['13', '1', '20', '11', '21', '22', '17', '4', '14', '25', '5', '23', '15', '7', '24', '2', '6', '3', '10', '9', '16', '18']",[],"['8', '19']","['12', None]"
137,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['13', '1', '20', '11', '21', '22', '17', '4', '14', '25', '5', '23', '15', '7', '24', '2', '6', '3', '10', '9', '16', '18', '8']",[],"[None, '19']","['12', None]"
137,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['13', '1', '20', '11', '21', '22', '17', '4', '14', '25', '5', '23', '15', '7', '24', '2', '6', '3', '10', '9', '16', '18', '8', '19']",[],"[None, None]","['12', None]"
137,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['1', '20', '11', '21', '22', '17', '4', '14', '25', '5', '23', '15', '7', '24', '2', '6', '3', '10', '9', '16', '18', '8', '19']",[],"['13', None]","['12', None]"
137,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['20', '11', '21', '22', '17', '4', '14', '25', '5', '23', '15', '7', '24', '2', '6', '3', '10', '9', '16', '18', '8', '19']",[],"['13', '1']","['12', None]"
139,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['20', '11', '21', '22', '17', '4', '14', '25', '5', '23', '15', '7', '24', '2', '6', '3', '10', '9', '16', '18', '8', '19', '13']",[],"[None, '1']","['12', None]"
139,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['20', '11', '21', '22', '17', '4', '14', '25', '5', '23', '15', '7', '24', '2', '6', '3', '10', '9', '16', '18', '8', '19', '13']",['1'],"[None, None]","['12', None]"
139,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['11', '21', '22', '17', '4', '14', '25', '5', '23', '15', '7', '24', '2', '6', '3', '10', '9', '16', '18', '8', '19', '13']",['1'],"['20', None]","['12', None]"
139,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['21', '22', '17', '4', '14', '25', '5', '23', '15', '7', '24', '2', '6', '3', '10', '9', '16', '18', '8', '19', '13']",['1'],"['20', '11']","['12', None]"
139,1 dispatched to IO1,dispatch_io,1,IO1,"['21', '22', '17', '4', '14', '25', '5', '23', '15', '7', '24', '2', '6', '3', '10', '9', '16', '18', '8', '19', '13']",[],"['20', '11']","['12', '1']"
141,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['21', '22', '17', '4', '14', '25', '5', '23', '15', '7', '24', '2', '6', '3', '10', '9', '16', '18', '8', '19', '13', '20']",[],"[None, '11']","['12', '1']"
141,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['21', '22', '17', '4', '14', '25', '5', '23', '15', '7', '24', '2', '6', '3', '10', '9', '16', '18', '8', '19', '13', '20', '11']",[],"[None, None]","['12', '1']"
141,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['22', '17', '4', '14', '25', '5', '23', '15', '7', '24', '2', '6', '3', '10', '9', '16', '18', '8', '19', '13', '20', '11']",[],"['21', None]","['12', '1']"
141,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['17', '4', '14', '25', '5', '23', '15', '7', '24', '2', '6', '3', '10', '9', '16', '18', '8', '19', '13', '20', '11']",[],"['21', '22']","['12', '1']"
142,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['17', '4', '14', '25', '5', '23', '15', '7', '24', '2', '6', '3', '10', '9', '16', '18', '8', '19', '13', '20', '11']",['21'],"[None, '22']","['12', '1']"
142,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['4', '14', '25', '5', '23', '15', '7', '24', '2', '6', '3', '10', '9', '16', '18', '8', '19', '13', '20', '11']",['21'],"['17', '22']","['12', '1']"
143,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['4', '14', '25', '5', '23', '15', '7', '24', '2', '6', '3', '10', '9', '16', '18', '8', '19', '13', '20', '11', '22']",['21'],"['17', None]","['12', '1']"
143,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['14', '25', '5', '23', '15', '7', '24', '2', '6', '3', '10', '9', '16', '18', '8', '19', '13', '20', '11', '22']",['21'],"['17', '4']","['12', '1']"
144,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['14', '25', '5', '23', '15', '7', '24', '2', '6', '3', '10', '9', '16', '18', '8', '19', '13', '20', '11', '22']","['21', '17']","[None, '4']","['12', '1']"
144,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['25', '5', '23', '15', '7', '24', '2', '6', '3', '10', '9', '16', '18', '8', '19', '13', '20', '11', '22']","['21', '17']","['14', '4']","['12', '1']"
145,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['25', '5', '23', '15', '7', '24', '2', '6', '3', '10', '9', '16', '18', '8', '19', '13', '20', '11', '22', '4']","['21', '17']","['14', None]","['12', '1']"
145,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['5', '23', '15', '7', '24', '2', '6', '3', '10', '9', '16', '18', '8', '19', '13', '20', '11', '22', '4']","['21', '17']","['14', '25']","['12', '1']"
146,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['5', '23', '15', '7', '24', '2', '6', '3', '10', '9', '16', '18', '8', '19', '13', '20', '11', '22', '4', '14']","['21', '17']","[None, '25']","['12', '1']"
146,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['23', '15', '7', '24', '2', '6', '3', '10', '9', '16', '18', '8', '19', '13', '20', '11', '22', '4', '14']","['21', '17']","['5', '25']","['12', '1']"
147,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['23', '15', '7', '24', '2', '6', '3', '10', '9', '16', '18', '8', '19', '13', '20', '11', '22', '4', '14', '25']","['21', '17']","['5', None]","['12', '1']"
147,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['15', '7', '24', '2', '6', '3', '10', '9', '16', '18', '8', '19', '13', '20', '11', '22', '4', '14', '25']","['21', '17']","['5', '23']","['12', '1']"
148,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['15', '7', '24', '2', '6', '3', '10', '9', '16', '18', '8', '19', '13', '20', '11', '22', '4', '14', '25', '5']","['21', '17']","[None, '23']","['12', '1']"
148,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['7', '24', '2', '6', '3', '10', '9', '16', '18', '8', '19', '13', '20', '11', '22', '4', '14', '25', '5']","['21', '17']","['15', '23']","['12', '1']"
149,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['7', '24', '2', '6', '3', '10', '9', '16', '18', '8', '19', '13', '20', '11', '22', '4', '14', '25', '5', '23']","['21', '17']","['15', None]","['12', '1']"
149,1 finished I/O → ready queue,io_to_ready,1,IO1,"['7', '24', '2', '6', '3', '10', '9', '16', '18', '8', '19', '13', '20', '11', '22', '4', '14', '25', '5', '23', '1']","['21', '17']","['15', None]","['12', None]"
149,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['24', '2', '6', '3', '10', '9', '16', '18', '8', '19', '13', '20', '11', '22', '4', '14', '25', '5', '23', '1']","['21', '17']","['15', '7']","['12', None]"
149,21 dispatched to IO1,dispatch_io,21,IO1,"['24', '2', '6', '3', '10', '9', '16', '18', '8', '19', '13', '20', '11', '22', '4', '14', '25', '5', '23', '1']",['17'],"['15', '7']","['12', '21']"
150,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['24', '2', '6', '3', '10', '9', '16', '18', '8', '19', '13', '20', '11', '22', '4', '14', '25', '5', '23', '1', '15']",['17'],"[None, '7']","['12', '21']"
150,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['2', '6', '3', '10', '9', '16', '18', '8', '19', '13', '20', '11', '22', '4', '14', '25', '5', '23', '1', '15']",['17'],"['24', '7']","['12', '21']"
151,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['2', '6', '3', '10', '9', '16', '18', '8', '19', '13', '20', '11', '22', '4', '14', '25', '5', '23', '1', '15', '7']",['17'],"['24', None]","['12', '21']"
151,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['6', '3', '10', '9', '16', '18', '8', '19', '13', '20', '11', '22', '4', '14', '25', '5', '23', '1', '15', '7']",['17'],"['24', '2']","['12', '21']"
152,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['6', '3', '10', '9', '16', '18', '8', '19', '13', '20', '11', '22', '4', '14', '25', '5', '23', '1', '15', '7', '24']",['17'],"[None, '2']","['12', '21']"
152,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['3', '10', '9', '16', '18', '8', '19', '13', '20', '11', '22', '4', '14', '25', '5', '23', '1', '15', '7', '24']",['17'],"['6', '2']","['12', '21']"
153,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['3', '10', '9', '16', '18', '8', '19', '13', '20', '11', '22', '4', '14', '25', '5', '23', '1', '15', '7', '24', '2']",['17'],"['6', None]","['12', '21']"
153,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['10', '9', '16', '18', '8', '19', '13', '20', '11', '22', '4', '14', '25', '5', '23', '1', '15', '7', '24', '2']",['17'],"['6', '3']","['12', '21']"
154,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['10', '9', '16', '18', '8', '19', '13', '20', '11', '22', '4', '14', '25', '5', '23', '1', '15', '7', '24', '2', '6']",['17'],"[None, '3']","['12', '21']"
154,21 finished I/O → ready queue,io_to_ready,21,IO1,"['10', '9', '16', '18', '8', '19', '13', '20', '11', '22', '4', '14', '25', '5', '23', '1', '15', '7', '24', '2', '6', '21']",['17'],"[None, '3']","['12', None]"
154,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['9', '16', '18', '8', '19', '13', '20', '11', '22', '4', '14', '25', '5', '23', '1', '15', '7', '24', '2', '6', '21']",['17'],"['10', '3']","['12', None]"
154,17 dispatched to IO1,dispatch_io,17,IO1,"['9', '16', '18', '8', '19', '13', '20', '11', '22', '4', '14', '25', '5', '23', '1', '15', '7', '24', '2', '6', '21']",[],"['10', '3']","['12', '17']"
155,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['9', '16', '18', '8', '19', '13', '20', '11', '22', '4', '14', '25', '5', '23', '1', '15', '7', '24', '2', '6', '21', '10']",[],"[None, '3']","['12', '17']"
155,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['9', '16', '18', '8', '19', '13', '20', '11', '22', '4', '14', '25', '5', '23', '1', '15', '7', '24', '2', '6', '21', '10', '3']",[],"[None, None]","['12', '17']"
155,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['16', '18', '8', '19', '13', '20', '11', '22', '4', '14', '25', '5', '23', '1', '15', '7', '24', '2', '6', '21', '10', '3']",[],"['9', None]","['12', '17']"
155,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['18', '8', '19', '13', '20', '11', '22', '4', '14', '25', '5', '23', '1', '15', '7', '24', '2', '6', '21', '10', '3']",[],"['9', '16']","['12', '17']"
156,16 finished CPU → wait queue,cpu_to_io,16,CPU1,"['18', '8', '19', '13', '20', '11', '22', '4', '14', '25', '5', '23', '1', '15', '7', '24', '2', '6', '21', '10', '3']",['16'],"['9', None]","['12', '17']"
156,12 finished I/O → ready queue,io_to_ready,12,IO0,"['18', '8', '19', '13', '20', '11', '22', '4', '14', '25', '5', '23', '1', '15', '7', '24', '2', '6', '21', '10', '3', '12']",['16'],"['9', None]","[None, '17']"
156,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['8', '19', '13', '20', '11', '22', '4', '14', '25', '5', '23', '1', '15', '7', '24', '2', '6', '21', '10', '3', '12']",['16'],"['9', '18']","[None, '17']"
156,16 dispatched to IO0,dispatch_io,16,IO0,"['8', '19', '13', '20', '11', '22', '4', '14', '25', '5', '23', '1', '15', '7', '24', '2', '6', '21', '10', '3', '12']",[],"['9', '18']","['16', '17']"
157,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['8', '19', '13', '20', '11', '22', '4', '14', '25', '5', '23', '1', '15', '7', '24', '2', '6', '21', '10', '3', '12', '9']",[],"[None, '18']","['16', '17']"
157,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['19', '13', '20', '11', '22', '4', '14', '25', '5', '23', '1', '15', '7', '24', '2', '6', '21', '10', '3', '12', '9']",[],"['8', '18']","['16', '17']"
158,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['19', '13', '20', '11', '22', '4', '14', '25', '5', '23', '1', '15', '7', '24', '2', '6', '21', '10', '3', '12', '9', '18']",[],"['8', None]","['16', '17']"
158,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['13', '20', '11', '22', '4', '14', '25', '5', '23', '1', '15', '7', '24', '2', '6', '21', '10', '3', '12', '9', '18']",[],"['8', '19']","['16', '17']"
159,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['13', '20', '11', '22', '4', '14', '25', '5', '23', '1', '15', '7', '24', '2', '6', '21', '10', '3', '12', '9', '18', '8']",[],"[None, '19']","['16', '17']"
159,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['20', '11', '22', '4', '14', '25', '5', '23', '1', '15', '7', '24', '2', '6', '21', '10', '3', '12', '9', '18', '8']",[],"['13', '19']","['16', '17']"
160,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['20', '11', '22', '4', '14', '25', '5', '23', '1', '15', '7', '24', '2', '6', '21', '10', '3', '12', '9', '18', '8', '19']",[],"['13', None]","['16', '17']"
160,17 finished I/O → ready queue,io_to_ready,17,IO1,"['20', '11', '22', '4', '14', '25', '5', '23', '1', '15', '7', '24', '2', '6', '21', '10', '3', '12', '9', '18', '8', '19', '17']",[],"['13', None]","['16', None]"
160,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['11', '22', '4', '14', '25', '5', '23', '1', '15', '7', '24', '2', '6', '21', '10', '3', '12', '9', '18', '8', '19', '17']",[],"['13', '20']","['16', None]"
161,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['11', '22', '4', '14', '25', '5', '23', '1', '15', '7', '24', '2', '6', '21', '10', '3', '12', '9', '18', '8', '19', '17', '13']",[],"[None, '20']","['16', None]"
161,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['22', '4', '14', '25', '5', '23', '1', '15', '7', '24', '2', '6', '21', '10', '3', '12', '9', '18', '8', '19', '17', '13']",[],"['11', '20']","['16', None]"
162,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['22', '4', '14', '25', '5', '23', '1', '15', '7', '24', '2', '6', '21', '10', '3', '12', '9', '18', '8', '19', '17', '13', '20']",[],"['11', None]","['16', None]"
162,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['4', '14', '25', '5', '23', '1', '15', '7', '24', '2', '6', '21', '10', '3', '12', '9', '18', '8', '19', '17', '13', '20']",[],"['11', '22']","['16', None]"
163,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['4', '14', '25', '5', '23', '1', '15', '7', '24', '2', '6', '21', '10', '3', '12', '9', '18', '8', '19', '17', '13', '20', '11']",[],"[None, '22']","['16', None]"
163,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['14', '25', '5', '23', '1', '15', '7', '24', '2', '6', '21', '10', '3', '12', '9', '18', '8', '19', '17', '13', '20', '11']",[],"['4', '22']","['16', None]"
164,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['14', '25', '5', '23', '1', '15', '7', '24', '2', '6', '21', '10', '3', '12', '9', '18', '8', '19', '17', '13', '20', '11', '4']",[],"[None, '22']","['16', None]"
164,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['14', '25', '5', '23', '1', '15', '7', '24', '2', '6', '21', '10', '3', '12', '9', '18', '8', '19', '17', '13', '20', '11', '4', '22']",[],"[None, None]","['16', None]"
164,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['25', '5', '23', '1', '15', '7', '24', '2', '6', '21', '10', '3', '12', '9', '18', '8', '19', '17', '13', '20', '11', '4', '22']",[],"['14', None]","['16', None]"
164,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['5', '23', '1', '15', '7', '24', '2', '6', '21', '10', '3', '12', '9', '18', '8', '19', '17', '13', '20', '11', '4', '22']",[],"['14', '25']","['16', None]"
165,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['5', '23', '1', '15', '7', '24', '2', '6', '21', '10', '3', '12', '9', '18', '8', '19', '17', '13', '20', '11', '4', '22']",['14'],"[None, '25']","['16', None]"
165,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['23', '1', '15', '7', '24', '2', '6', '21', '10', '3', '12', '9', '18', '8', '19', '17', '13', '20', '11', '4', '22']",['14'],"['5', '25']","['16', None]"
165,14 dispatched to IO1,dispatch_io,14,IO1,"['23', '1', '15', '7', '24', '2', '6', '21', '10', '3', '12', '9', '18', '8', '19', '17', '13', '20', '11', '4', '22']",[],"['5', '25']","['16', '14']"
166,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['23', '1', '15', '7', '24', '2', '6', '21', '10', '3', '12', '9', '18', '8', '19', '17', '13', '20', '11', '4', '22']",['5'],"[None, '25']","['16', '14']"
166,25 finished CPU → wait queue,cpu_to_io,25,CPU1,"['23', '1', '15', '7', '24', '2', '6', '21', '10', '3', '12', '9', '18', '8', '19', '17', '13', '20', '11', '4', '22']","['5', '25']","[None, None]","['16', '14']"
166,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['1', '15', '7', '24', '2', '6', '21', '10', '3', '12', '9', '18', '8', '19', '17', '13', '20', '11', '4', '22']","['5', '25']","['23', None]","['16', '14']"
166,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['15', '7', '24', '2', '6', '21', '10', '3', '12', '9', '18', '8', '19', '17', '13', '20', '11', '4', '22']","['5', '25']","['23', '1']","['16', '14']"
167,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['15', '7', '24', '2', '6', '21', '10', '3', '12', '9', '18', '8', '19', '17', '13', '20', '11', '4', '22']","['5', '25', '23']","[None, '1']","['16', '14']"
167,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['7', '24', '2', '6', '21', '10', '3', '12', '9', '18', '8', '19', '17', '13', '20', '11', '4', '22']","['5', '25', '23']","['15', '1']","['16', '14']"
168,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['7', '24', '2', '6', '21', '10', '3', '12', '9', '18', '8', '19', '17', '13', '20', '11', '4', '22', '1']","['5', '25', '23']","['15', None]","['16', '14']"
168,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['24', '2', '6', '21', '10', '3', '12', '9', '18', '8', '19', '17', '13', '20', '11', '4', '22', '1']","['5', '25', '23']","['15', '7']","['16', '14']"
169,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['24', '2', '6', '21', '10', '3', '12', '9', '18', '8', '19', '17', '13', '20', '11', '4', '22', '1', '15']","['5', '25', '23']","[None, '7']","['16', '14']"
169,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['2', '6', '21', '10', '3', '12', '9', '18', '8', '19', '17', '13', '20', '11', '4', '22', '1', '15']","['5', '25', '23']","['24', '7']","['16', '14']"
170,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['2', '6', '21', '10', '3', '12', '9', '18', '8', '19', '17', '13', '20', '11', '4', '22', '1', '15', '7']","['5', '25', '23']","['24', None]","['16', '14']"
170,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['6', '21', '10', '3', '12', '9', '18', '8', '19', '17', '13', '20', '11', '4', '22', '1', '15', '7']","['5', '25', '23']","['24', '2']","['16', '14']"
171,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['6', '21', '10', '3', '12', '9', '18', '8', '19', '17', '13', '20', '11', '4', '22', '1', '15', '7', '24']","['5', '25', '23']","[None, '2']","['16', '14']"
171,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['21', '10', '3', '12', '9', '18', '8', '19', '17', '13', '20', '11', '4', '22', '1', '15', '7', '24']","['5', '25', '23']","['6', '2']","['16', '14']"
172,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['21', '10', '3', '12', '9', '18', '8', '19', '17', '13', '20', '11', '4', '22', '1', '15', '7', '24', '2']","['5', '25', '23']","['6', None]","['16', '14']"
172,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['10', '3', '12', '9', '18', '8', '19', '17', '13', '20', '11', '4', '22', '1', '15', '7', '24', '2']","['5', '25', '23']","['6', '21']","['16', '14']"
173,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['10', '3', '12', '9', '18', '8', '19', '17', '13', '20', '11', '4', '22', '1', '15', '7', '24', '2', '6']","['5', '25', '23']","[None, '21']","['16', '14']"
173,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['10', '3', '12', '9', '18', '8', '19', '17', '13', '20', '11', '4', '22', '1', '15', '7', '24', '2', '6']","['5', '25', '23', '21']","[None, None]","['16', '14']"
173,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['3', '12', '9', '18', '8', '19', '17', '13', '20', '11', '4', '22', '1', '15', '7', '24', '2', '6']","['5', '25', '23', '21']","['10', None]","['16', '14']"
173,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['12', '9', '18', '8', '19', '17', '13', '20', '11', '4', '22', '1', '15', '7', '24', '2', '6']","['5', '25', '23', '21']","['10', '3']","['16', '14']"
175,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['12', '9', '18', '8', '19', '17', '13', '20', '11', '4', '22', '1', '15', '7', '24', '2', '6', '10']","['5', '25', '23', '21']","[None, '3']","['16', '14']"
175,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['12', '9', '18', '8', '19', '17', '13', '20', '11', '4', '22', '1', '15', '7', '24', '2', '6', '10', '3']","['5', '25', '23', '21']","[None, None]","['16', '14']"
175,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['9', '18', '8', '19', '17', '13', '20', '11', '4', '22', '1', '15', '7', '24', '2', '6', '10', '3']","['5', '25', '23', '21']","['12', None]","['16', '14']"
175,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['18', '8', '19', '17', '13', '20', '11', '4', '22', '1', '15', '7', '24', '2', '6', '10', '3']","['5', '25', '23', '21']","['12', '9']","['16', '14']"
177,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['18', '8', '19', '17', '13', '20', '11', '4', '22', '1', '15', '7', '24', '2', '6', '10', '3', '12']","['5', '25', '23', '21']","[None, '9']","['16', '14']"
177,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['18', '8', '19', '17', '13', '20', '11', '4', '22', '1', '15', '7', '24', '2', '6', '10', '3', '12', '9']","['5', '25', '23', '21']","[None, None]","['16', '14']"
177,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['8', '19', '17', '13', '20', '11', '4', '22', '1', '15', '7', '24', '2', '6', '10', '3', '12', '9']","['5', '25', '23', '21']","['18', None]","['16', '14']"
177,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['19', '17', '13', '20', '11', '4', '22', '1', '15', '7', '24', '2', '6', '10', '3', '12', '9']","['5', '25', '23', '21']","['18', '8']","['16', '14']"
178,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['19', '17', '13', '20', '11', '4', '22', '1', '15', '7', '24', '2', '6', '10', '3', '12', '9', '8']","['5', '25', '23', '21']","['18', None]","['16', '14']"
178,16 finished I/O → ready queue,io_to_ready,16,IO0,"['19', '17', '13', '20', '11', '4', '22', '1', '15', '7', '24', '2', '6', '10', '3', '12', '9', '8', '16']","['5', '25', '23', '21']","['18', None]","[None, '14']"
178,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['17', '13', '20', '11', '4', '22', '1', '15', '7', '24', '2', '6', '10', '3', '12', '9', '8', '16']","['5', '25', '23', '21']","['18', '19']","[None, '14']"
178,5 dispatched to IO0,dispatch_io,5,IO0,"['17', '13', '20', '11', '4', '22', '1', '15', '7', '24', '2', '6', '10', '3', '12', '9', '8', '16']","['25', '23', '21']","['18', '19']","['5', '14']"
179,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['17', '13', '20', '11', '4', '22', '1', '15', '7', '24', '2', '6', '10', '3', '12', '9', '8', '16', '18']","['25', '23', '21']","[None, '19']","['5', '14']"
179,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['17', '13', '20', '11', '4', '22', '1', '15', '7', '24', '2', '6', '10', '3', '12', '9', '8', '16', '18', '19']","['25', '23', '21']","[None, None]","['5', '14']"
179,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['13', '20', '11', '4', '22', '1', '15', '7', '24', '2', '6', '10', '3', '12', '9', '8', '16', '18', '19']","['25', '23', '21']","['17', None]","['5', '14']"
179,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['20', '11', '4', '22', '1', '15', '7', '24', '2', '6', '10', '3', '12', '9', '8', '16', '18', '19']","['25', '23', '21']","['17', '13']","['5', '14']"
180,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['20', '11', '4', '22', '1', '15', '7', '24', '2', '6', '10', '3', '12', '9', '8', '16', '18', '19']","['25', '23', '21', '13']","['17', None]","['5', '14']"
180,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['11', '4', '22', '1', '15', '7', '24', '2', '6', '10', '3', '12', '9', '8', '16', '18', '19']","['25', '23', '21', '13']","['17', '20']","['5', '14']"
181,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['11', '4', '22', '1', '15', '7', '24', '2', '6', '10', '3', '12', '9', '8', '16', '18', '19', '17']","['25', '23', '21', '13']","[None, '20']","['5', '14']"
181,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['4', '22', '1', '15', '7', '24', '2', '6', '10', '3', '12', '9', '8', '16', '18', '19', '17']","['25', '23', '21', '13']","['11', '20']","['5', '14']"
182,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['4', '22', '1', '15', '7', '24', '2', '6', '10', '3', '12', '9', '8', '16', '18', '19', '17', '20']","['25', '23', '21', '13']","['11', None]","['5', '14']"
182,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['22', '1', '15', '7', '24', '2', '6', '10', '3', '12', '9', '8', '16', '18', '19', '17', '20']","['25', '23', '21', '13']","['11', '4']","['5', '14']"
183,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['22', '1', '15', '7', '24', '2', '6', '10', '3', '12', '9', '8', '16', '18', '19', '17', '20', '11']","['25', '23', '21', '13']","[None, '4']","['5', '14']"
183,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['1', '15', '7', '24', '2', '6', '10', '3', '12', '9', '8', '16', '18', '19', '17', '20', '11']","['25', '23', '21', '13']","['22', '4']","['5', '14']"
184,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '15', '7', '24', '2', '6', '10', '3', '12', '9', '8', '16', '18', '19', '17', '20', '11', '4']","['25', '23', '21', '13']","['22', None]","['5', '14']"
184,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['15', '7', '24', '2', '6', '10', '3', '12', '9', '8', '16', '18', '19', '17', '20', '11', '4']","['25', '23', '21', '13']","['22', '1']","['5', '14']"
185,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['15', '7', '24', '2', '6', '10', '3', '12', '9', '8', '16', '18', '19', '17', '20', '11', '4', '22']","['25', '23', '21', '13']","[None, '1']","['5', '14']"
185,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['7', '24', '2', '6', '10', '3', '12', '9', '8', '16', '18', '19', '17', '20', '11', '4', '22']","['25', '23', '21', '13']","['15', '1']","['5', '14']"
186,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['7', '24', '2', '6', '10', '3', '12', '9', '8', '16', '18', '19', '17', '20', '11', '4', '22', '15']","['25', '23', '21', '13']","[None, '1']","['5', '14']"
186,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['7', '24', '2', '6', '10', '3', '12', '9', '8', '16', '18', '19', '17', '20', '11', '4', '22', '15', '1']","['25', '23', '21', '13']","[None, None]","['5', '14']"
186,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['24', '2', '6', '10', '3', '12', '9', '8', '16', '18', '19', '17', '20', '11', '4', '22', '15', '1']","['25', '23', '21', '13']","['7', None]","['5', '14']"
186,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['2', '6', '10', '3', '12', '9', '8', '16', '18', '19', '17', '20', '11', '4', '22', '15', '1']","['25', '23', '21', '13']","['7', '24']","['5', '14']"
187,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['2', '6', '10', '3', '12', '9', '8', '16', '18', '19', '17', '20', '11', '4', '22', '15', '1']","['25', '23', '21', '13', '7']","[None, '24']","['5', '14']"
187,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['6', '10', '3', '12', '9', '8', '16', '18', '19', '17', '20', '11', '4', '22', '15', '1']","['25', '23', '21', '13', '7']","['2', '24']","['5', '14']"
188,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['6', '10', '3', '12', '9', '8', '16', '18', '19', '17', '20', '11', '4', '22', '15', '1', '2']","['25', '23', '21', '13', '7']","[None, '24']","['5', '14']"
188,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['6', '10', '3', '12', '9', '8', '16', '18', '19', '17', '20', '11', '4', '22', '15', '1', '2', '24']","['25', '23', '21', '13', '7']","[None, None]","['5', '14']"
188,14 finished I/O → ready queue,io_to_ready,14,IO1,"['6', '10', '3', '12', '9', '8', '16', '18', '19', '17', '20', '11', '4', '22', '15', '1', '2', '24', '14']","['25', '23', '21', '13', '7']","[None, None]","['5', None]"
188,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['10', '3', '12', '9', '8', '16', '18', '19', '17', '20', '11', '4', '22', '15', '1', '2', '24', '14']","['25', '23', '21', '13', '7']","['6', None]","['5', None]"
188,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['3', '12', '9', '8', '16', '18', '19', '17', '20', '11', '4', '22', '15', '1', '2', '24', '14']","['25', '23', '21', '13', '7']","['6', '10']","['5', None]"
188,25 dispatched to IO1,dispatch_io,25,IO1,"['3', '12', '9', '8', '16', '18', '19', '17', '20', '11', '4', '22', '15', '1', '2', '24', '14']","['23', '21', '13', '7']","['6', '10']","['5', '25']"
189,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['3', '12', '9', '8', '16', '18', '19', '17', '20', '11', '4', '22', '15', '1', '2', '24', '14', '10']","['23', '21', '13', '7']","['6', None]","['5', '25']"
189,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['12', '9', '8', '16', '18', '19', '17', '20', '11', '4', '22', '15', '1', '2', '24', '14', '10']","['23', '21', '13', '7']","['6', '3']","['5', '25']"
190,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['12', '9', '8', '16', '18', '19', '17', '20', '11', '4', '22', '15', '1', '2', '24', '14', '10', '6']","['23', '21', '13', '7']","[None, '3']","['5', '25']"
190,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['9', '8', '16', '18', '19', '17', '20', '11', '4', '22', '15', '1', '2', '24', '14', '10', '6']","['23', '21', '13', '7']","['12', '3']","['5', '25']"
191,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['9', '8', '16', '18', '19', '17', '20', '11', '4', '22', '15', '1', '2', '24', '14', '10', '6', '3']","['23', '21', '13', '7']","['12', None]","['5', '25']"
191,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['8', '16', '18', '19', '17', '20', '11', '4', '22', '15', '1', '2', '24', '14', '10', '6', '3']","['23', '21', '13', '7']","['12', '9']","['5', '25']"
192,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['8', '16', '18', '19', '17', '20', '11', '4', '22', '15', '1', '2', '24', '14', '10', '6', '3', '12']","['23', '21', '13', '7']","[None, '9']","['5', '25']"
192,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['16', '18', '19', '17', '20', '11', '4', '22', '15', '1', '2', '24', '14', '10', '6', '3', '12']","['23', '21', '13', '7']","['8', '9']","['5', '25']"
193,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['16', '18', '19', '17', '20', '11', '4', '22', '15', '1', '2', '24', '14', '10', '6', '3', '12']","['23', '21', '13', '7', '9']","['8', None]","['5', '25']"
193,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['18', '19', '17', '20', '11', '4', '22', '15', '1', '2', '24', '14', '10', '6', '3', '12']","['23', '21', '13', '7', '9']","['8', '16']","['5', '25']"
194,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['18', '19', '17', '20', '11', '4', '22', '15', '1', '2', '24', '14', '10', '6', '3', '12', '8']","['23', '21', '13', '7', '9']","[None, '16']","['5', '25']"
194,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['19', '17', '20', '11', '4', '22', '15', '1', '2', '24', '14', '10', '6', '3', '12', '8']","['23', '21', '13', '7', '9']","['18', '16']","['5', '25']"
195,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['19', '17', '20', '11', '4', '22', '15', '1', '2', '24', '14', '10', '6', '3', '12', '8', '16']","['23', '21', '13', '7', '9']","['18', None]","['5', '25']"
195,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['17', '20', '11', '4', '22', '15', '1', '2', '24', '14', '10', '6', '3', '12', '8', '16']","['23', '21', '13', '7', '9']","['18', '19']","['5', '25']"
196,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['17', '20', '11', '4', '22', '15', '1', '2', '24', '14', '10', '6', '3', '12', '8', '16', '18']","['23', '21', '13', '7', '9']","[None, '19']","['5', '25']"
196,5 finished I/O → ready queue,io_to_ready,5,IO0,"['17', '20', '11', '4', '22', '15', '1', '2', '24', '14', '10', '6', '3', '12', '8', '16', '18', '5']","['23', '21', '13', '7', '9']","[None, '19']","[None, '25']"
196,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['20', '11', '4', '22', '15', '1', '2', '24', '14', '10', '6', '3', '12', '8', '16', '18', '5']","['23', '21', '13', '7', '9']","['17', '19']","[None, '25']"
196,23 dispatched to IO0,dispatch_io,23,IO0,"['20', '11', '4', '22', '15', '1', '2', '24', '14', '10', '6', '3', '12', '8', '16', '18', '5']","['21', '13', '7', '9']","['17', '19']","['23', '25']"
197,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['20', '11', '4', '22', '15', '1', '2', '24', '14', '10', '6', '3', '12', '8', '16', '18', '5', '19']","['21', '13', '7', '9']","['17', None]","['23', '25']"
197,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['11', '4', '22', '15', '1', '2', '24', '14', '10', '6', '3', '12', '8', '16', '18', '5', '19']","['21', '13', '7', '9']","['17', '20']","['23', '25']"
198,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['11', '4', '22', '15', '1', '2', '24', '14', '10', '6', '3', '12', '8', '16', '18', '5', '19', '17']","['21', '13', '7', '9']","[None, '20']","['23', '25']"
198,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['4', '22', '15', '1', '2', '24', '14', '10', '6', '3', '12', '8', '16', '18', '5', '19', '17']","['21', '13', '7', '9']","['11', '20']","['23', '25']"
199,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['4', '22', '15', '1', '2', '24', '14', '10', '6', '3', '12', '8', '16', '18', '5', '19', '17']","['21', '13', '7', '9', '20']","['11', None]","['23', '25']"
199,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['22', '15', '1', '2', '24', '14', '10', '6', '3', '12', '8', '16', '18', '5', '19', '17']","['21', '13', '7', '9', '20']","['11', '4']","['23', '25']"
200,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['22', '15', '1', '2', '24', '14', '10', '6', '3', '12', '8', '16', '18', '5', '19', '17', '11']","['21', '13', '7', '9', '20']","[None, '4']","['23', '25']"
200,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['15', '1', '2', '24', '14', '10', '6', '3', '12', '8', '16', '18', '5', '19', '17', '11']","['21', '13', '7', '9', '20']","['22', '4']","['23', '25']"
201,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['15', '1', '2', '24', '14', '10', '6', '3', '12', '8', '16', '18', '5', '19', '17', '11', '22']","['21', '13', '7', '9', '20']","[None, '4']","['23', '25']"
201,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['15', '1', '2', '24', '14', '10', '6', '3', '12', '8', '16', '18', '5', '19', '17', '11', '22', '4']","['21', '13', '7', '9', '20']","[None, None]","['23', '25']"
201,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['1', '2', '24', '14', '10', '6', '3', '12', '8', '16', '18', '5', '19', '17', '11', '22', '4']","['21', '13', '7', '9', '20']","['15', None]","['23', '25']"
201,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['2', '24', '14', '10', '6', '3', '12', '8', '16', '18', '5', '19', '17', '11', '22', '4']","['21', '13', '7', '9', '20']","['15', '1']","['23', '25']"
203,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['2', '24', '14', '10', '6', '3', '12', '8', '16', '18', '5', '19', '17', '11', '22', '4', '15']","['21', '13', '7', '9', '20']","[None, '1']","['23', '25']"
203,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['2', '24', '14', '10', '6', '3', '12', '8', '16', '18', '5', '19', '17', '11', '22', '4', '15', '1']","['21', '13', '7', '9', '20']","[None, None]","['23', '25']"
203,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['24', '14', '10', '6', '3', '12', '8', '16', '18', '5', '19', '17', '11', '22', '4', '15', '1']","['21', '13', '7', '9', '20']","['2', None]","['23', '25']"
203,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['14', '10', '6', '3', '12', '8', '16', '18', '5', '19', '17', '11', '22', '4', '15', '1']","['21', '13', '7', '9', '20']","['2', '24']","['23', '25']"
204,25 finished I/O → ready queue,io_to_ready,25,IO1,"['14', '10', '6', '3', '12', '8', '16', '18', '5', '19', '17', '11', '22', '4', '15', '1', '25']","['21', '13', '7', '9', '20']","['2', '24']","['23', None]"
204,21 dispatched to IO1,dispatch_io,21,IO1,"['14', '10', '6', '3', '12', '8', '16', '18', '5', '19', '17', '11', '22', '4', '15', '1', '25']","['13', '7', '9', '20']","['2', '24']","['23', '21']"
205,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['14', '10', '6', '3', '12', '8', '16', '18', '5', '19', '17', '11', '22', '4', '15', '1', '25', '2']","['13', '7', '9', '20']","[None, '24']","['23', '21']"
205,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['14', '10', '6', '3', '12', '8', '16', '18', '5', '19', '17', '11', '22', '4', '15', '1', '25', '2', '24']","['13', '7', '9', '20']","[None, None]","['23', '21']"
205,21 finished I/O → ready queue,io_to_ready,21,IO1,"['14', '10', '6', '3', '12', '8', '16', '18', '5', '19', '17', '11', '22', '4', '15', '1', '25', '2', '24', '21']","['13', '7', '9', '20']","[None, None]","['23', None]"
205,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['10', '6', '3', '12', '8', '16', '18', '5', '19', '17', '11', '22', '4', '15', '1', '25', '2', '24', '21']","['13', '7', '9', '20']","['14', None]","['23', None]"
205,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['6', '3', '12', '8', '16', '18', '5', '19', '17', '11', '22', '4', '15', '1', '25', '2', '24', '21']","['13', '7', '9', '20']","['14', '10']","['23', None]"
205,13 dispatched to IO1,dispatch_io,13,IO1,"['6', '3', '12', '8', '16', '18', '5', '19', '17', '11', '22', '4', '15', '1', '25', '2', '24', '21']","['7', '9', '20']","['14', '10']","['23', '13']"
207,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['6', '3', '12', '8', '16', '18', '5', '19', '17', '11', '22', '4', '15', '1', '25', '2', '24', '21', '14']","['7', '9', '20']","[None, '10']","['23', '13']"
207,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['6', '3', '12', '8', '16', '18', '5', '19', '17', '11', '22', '4', '15', '1', '25', '2', '24', '21', '14', '10']","['7', '9', '20']","[None, None]","['23', '13']"
207,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['3', '12', '8', '16', '18', '5', '19', '17', '11', '22', '4', '15', '1', '25', '2', '24', '21', '14', '10']","['7', '9', '20']","['6', None]","['23', '13']"
207,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['12', '8', '16', '18', '5', '19', '17', '11', '22', '4', '15', '1', '25', '2', '24', '21', '14', '10']","['7', '9', '20']","['6', '3']","['23', '13']"
209,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['12', '8', '16', '18', '5', '19', '17', '11', '22', '4', '15', '1', '25', '2', '24', '21', '14', '10', '6']","['7', '9', '20']","[None, '3']","['23', '13']"
209,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['12', '8', '16', '18', '5', '19', '17', '11', '22', '4', '15', '1', '25', '2', '24', '21', '14', '10', '6', '3']","['7', '9', '20']","[None, None]","['23', '13']"
209,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['8', '16', '18', '5', '19', '17', '11', '22', '4', '15', '1', '25', '2', '24', '21', '14', '10', '6', '3']","['7', '9', '20']","['12', None]","['23', '13']"
209,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['16', '18', '5', '19', '17', '11', '22', '4', '15', '1', '25', '2', '24', '21', '14', '10', '6', '3']","['7', '9', '20']","['12', '8']","['23', '13']"
210,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['16', '18', '5', '19', '17', '11', '22', '4', '15', '1', '25', '2', '24', '21', '14', '10', '6', '3']","['7', '9', '20', '12']","[None, '8']","['23', '13']"
210,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['18', '5', '19', '17', '11', '22', '4', '15', '1', '25', '2', '24', '21', '14', '10', '6', '3']","['7', '9', '20', '12']","['16', '8']","['23', '13']"
211,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['18', '5', '19', '17', '11', '22', '4', '15', '1', '25', '2', '24', '21', '14', '10', '6', '3', '8']","['7', '9', '20', '12']","['16', None]","['23', '13']"
211,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['5', '19', '17', '11', '22', '4', '15', '1', '25', '2', '24', '21', '14', '10', '6', '3', '8']","['7', '9', '20', '12']","['16', '18']","['23', '13']"
212,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['5', '19', '17', '11', '22', '4', '15', '1', '25', '2', '24', '21', '14', '10', '6', '3', '8', '16']","['7', '9', '20', '12']","[None, '18']","['23', '13']"
212,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['19', '17', '11', '22', '4', '15', '1', '25', '2', '24', '21', '14', '10', '6', '3', '8', '16']","['7', '9', '20', '12']","['5', '18']","['23', '13']"
213,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['19', '17', '11', '22', '4', '15', '1', '25', '2', '24', '21', '14', '10', '6', '3', '8', '16', '18']","['7', '9', '20', '12']","['5', None]","['23', '13']"
213,23 finished I/O → ready queue,io_to_ready,23,IO0,"['19', '17', '11', '22', '4', '15', '1', '25', '2', '24', '21', '14', '10', '6', '3', '8', '16', '18', '23']","['7', '9', '20', '12']","['5', None]","[None, '13']"
213,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['17', '11', '22', '4', '15', '1', '25', '2', '24', '21', '14', '10', '6', '3', '8', '16', '18', '23']","['7', '9', '20', '12']","['5', '19']","[None, '13']"
213,7 dispatched to IO0,dispatch_io,7,IO0,"['17', '11', '22', '4', '15', '1', '25', '2', '24', '21', '14', '10', '6', '3', '8', '16', '18', '23']","['9', '20', '12']","['5', '19']","['7', '13']"
214,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['17', '11', '22', '4', '15', '1', '25', '2', '24', '21', '14', '10', '6', '3', '8', '16', '18', '23', '5']","['9', '20', '12']","[None, '19']","['7', '13']"
214,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['11', '22', '4', '15', '1', '25', '2', '24', '21', '14', '10', '6', '3', '8', '16', '18', '23', '5']","['9', '20', '12']","['17', '19']","['7', '13']"
215,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['11', '22', '4', '15', '1', '25', '2', '24', '21', '14', '10', '6', '3', '8', '16', '18', '23', '5']","['9', '20', '12', '17']","[None, '19']","['7', '13']"
215,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['11', '22', '4', '15', '1', '25', '2', '24', '21', '14', '10', '6', '3', '8', '16', '18', '23', '5', '19']","['9', '20', '12', '17']","[None, None]","['7', '13']"
215,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['22', '4', '15', '1', '25', '2', '24', '21', '14', '10', '6', '3', '8', '16', '18', '23', '5', '19']","['9', '20', '12', '17']","['11', None]","['7', '13']"
215,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['4', '15', '1', '25', '2', '24', '21', '14', '10', '6', '3', '8', '16', '18', '23', '5', '19']","['9', '20', '12', '17']","['11', '22']","['7', '13']"
217,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['4', '15', '1', '25', '2', '24', '21', '14', '10', '6', '3', '8', '16', '18', '23', '5', '19', '11']","['9', '20', '12', '17']","[None, '22']","['7', '13']"
217,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['4', '15', '1', '25', '2', '24', '21', '14', '10', '6', '3', '8', '16', '18', '23', '5', '19', '11', '22']","['9', '20', '12', '17']","[None, None]","['7', '13']"
217,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['15', '1', '25', '2', '24', '21', '14', '10', '6', '3', '8', '16', '18', '23', '5', '19', '11', '22']","['9', '20', '12', '17']","['4', None]","['7', '13']"
217,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['1', '25', '2', '24', '21', '14', '10', '6', '3', '8', '16', '18', '23', '5', '19', '11', '22']","['9', '20', '12', '17']","['4', '15']","['7', '13']"
218,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['1', '25', '2', '24', '21', '14', '10', '6', '3', '8', '16', '18', '23', '5', '19', '11', '22']","['9', '20', '12', '17', '4']","[None, '15']","['7', '13']"
218,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['25', '2', '24', '21', '14', '10', '6', '3', '8', '16', '18', '23', '5', '19', '11', '22']","['9', '20', '12', '17', '4']","['1', '15']","['7', '13']"
219,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['25', '2', '24', '21', '14', '10', '6', '3', '8', '16', '18', '23', '5', '19', '11', '22', '15']","['9', '20', '12', '17', '4']","['1', None]","['7', '13']"
219,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['2', '24', '21', '14', '10', '6', '3', '8', '16', '18', '23', '5', '19', '11', '22', '15']","['9', '20', '12', '17', '4']","['1', '25']","['7', '13']"
220,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['2', '24', '21', '14', '10', '6', '3', '8', '16', '18', '23', '5', '19', '11', '22', '15', '1']","['9', '20', '12', '17', '4']","[None, '25']","['7', '13']"
220,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['24', '21', '14', '10', '6', '3', '8', '16', '18', '23', '5', '19', '11', '22', '15', '1']","['9', '20', '12', '17', '4']","['2', '25']","['7', '13']"
221,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['24', '21', '14', '10', '6', '3', '8', '16', '18', '23', '5', '19', '11', '22', '15', '1', '25']","['9', '20', '12', '17', '4']","['2', None]","['7', '13']"
221,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['21', '14', '10', '6', '3', '8', '16', '18', '23', '5', '19', '11', '22', '15', '1', '25']","['9', '20', '12', '17', '4']","['2', '24']","['7', '13']"
222,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['21', '14', '10', '6', '3', '8', '16', '18', '23', '5', '19', '11', '22', '15', '1', '25', '2']","['9', '20', '12', '17', '4']","[None, '24']","['7', '13']"
222,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['14', '10', '6', '3', '8', '16', '18', '23', '5', '19', '11', '22', '15', '1', '25', '2']","['9', '20', '12', '17', '4']","['21', '24']","['7', '13']"
223,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['14', '10', '6', '3', '8', '16', '18', '23', '5', '19', '11', '22', '15', '1', '25', '2', '24']","['9', '20', '12', '17', '4']","['21', None]","['7', '13']"
223,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['10', '6', '3', '8', '16', '18', '23', '5', '19', '11', '22', '15', '1', '25', '2', '24']","['9', '20', '12', '17', '4']","['21', '14']","['7', '13']"
224,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['10', '6', '3', '8', '16', '18', '23', '5', '19', '11', '22', '15', '1', '25', '2', '24', '21']","['9', '20', '12', '17', '4']","[None, '14']","['7', '13']"
224,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['6', '3', '8', '16', '18', '23', '5', '19', '11', '22', '15', '1', '25', '2', '24', '21']","['9', '20', '12', '17', '4']","['10', '14']","['7', '13']"
225,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['6', '3', '8', '16', '18', '23', '5', '19', '11', '22', '15', '1', '25', '2', '24', '21', '10']","['9', '20', '12', '17', '4']","[None, '14']","['7', '13']"
225,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['6', '3', '8', '16', '18', '23', '5', '19', '11', '22', '15', '1', '25', '2', '24', '21', '10', '14']","['9', '20', '12', '17', '4']","[None, None]","['7', '13']"
225,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['3', '8', '16', '18', '23', '5', '19', '11', '22', '15', '1', '25', '2', '24', '21', '10', '14']","['9', '20', '12', '17', '4']","['6', None]","['7', '13']"
225,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['8', '16', '18', '23', '5', '19', '11', '22', '15', '1', '25', '2', '24', '21', '10', '14']","['9', '20', '12', '17', '4']","['6', '3']","['7', '13']"
226,13 finished I/O → ready queue,io_to_ready,13,IO1,"['8', '16', '18', '23', '5', '19', '11', '22', '15', '1', '25', '2', '24', '21', '10', '14', '13']","['9', '20', '12', '17', '4']","['6', '3']","['7', None]"
226,9 dispatched to IO1,dispatch_io,9,IO1,"['8', '16', '18', '23', '5', '19', '11', '22', '15', '1', '25', '2', '24', '21', '10', '14', '13']","['20', '12', '17', '4']","['6', '3']","['7', '9']"
227,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['8', '16', '18', '23', '5', '19', '11', '22', '15', '1', '25', '2', '24', '21', '10', '14', '13', '6']","['20', '12', '17', '4']","[None, '3']","['7', '9']"
227,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['8', '16', '18', '23', '5', '19', '11', '22', '15', '1', '25', '2', '24', '21', '10', '14', '13', '6', '3']","['20', '12', '17', '4']","[None, None]","['7', '9']"
227,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['16', '18', '23', '5', '19', '11', '22', '15', '1', '25', '2', '24', '21', '10', '14', '13', '6', '3']","['20', '12', '17', '4']","['8', None]","['7', '9']"
227,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['18', '23', '5', '19', '11', '22', '15', '1', '25', '2', '24', '21', '10', '14', '13', '6', '3']","['20', '12', '17', '4']","['8', '16']","['7', '9']"
229,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['18', '23', '5', '19', '11', '22', '15', '1', '25', '2', '24', '21', '10', '14', '13', '6', '3', '8']","['20', '12', '17', '4']","[None, '16']","['7', '9']"
229,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['18', '23', '5', '19', '11', '22', '15', '1', '25', '2', '24', '21', '10', '14', '13', '6', '3', '8', '16']","['20', '12', '17', '4']","[None, None]","['7', '9']"
229,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['23', '5', '19', '11', '22', '15', '1', '25', '2', '24', '21', '10', '14', '13', '6', '3', '8', '16']","['20', '12', '17', '4']","['18', None]","['7', '9']"
229,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['5', '19', '11', '22', '15', '1', '25', '2', '24', '21', '10', '14', '13', '6', '3', '8', '16']","['20', '12', '17', '4']","['18', '23']","['7', '9']"
231,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['5', '19', '11', '22', '15', '1', '25', '2', '24', '21', '10', '14', '13', '6', '3', '8', '16', '18']","['20', '12', '17', '4']","[None, '23']","['7', '9']"
231,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['5', '19', '11', '22', '15', '1', '25', '2', '24', '21', '10', '14', '13', '6', '3', '8', '16', '18', '23']","['20', '12', '17', '4']","[None, None]","['7', '9']"
231,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['19', '11', '22', '15', '1', '25', '2', '24', '21', '10', '14', '13', '6', '3', '8', '16', '18', '23']","['20', '12', '17', '4']","['5', None]","['7', '9']"
231,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['11', '22', '15', '1', '25', '2', '24', '21', '10', '14', '13', '6', '3', '8', '16', '18', '23']","['20', '12', '17', '4']","['5', '19']","['7', '9']"
233,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['11', '22', '15', '1', '25', '2', '24', '21', '10', '14', '13', '6', '3', '8', '16', '18', '23', '5']","['20', '12', '17', '4']","[None, '19']","['7', '9']"
233,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['11', '22', '15', '1', '25', '2', '24', '21', '10', '14', '13', '6', '3', '8', '16', '18', '23', '5', '19']","['20', '12', '17', '4']","[None, None]","['7', '9']"
233,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['22', '15', '1', '25', '2', '24', '21', '10', '14', '13', '6', '3', '8', '16', '18', '23', '5', '19']","['20', '12', '17', '4']","['11', None]","['7', '9']"
233,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['15', '1', '25', '2', '24', '21', '10', '14', '13', '6', '3', '8', '16', '18', '23', '5', '19']","['20', '12', '17', '4']","['11', '22']","['7', '9']"
234,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['15', '1', '25', '2', '24', '21', '10', '14', '13', '6', '3', '8', '16', '18', '23', '5', '19']","['20', '12', '17', '4', '22']","['11', None]","['7', '9']"
234,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['1', '25', '2', '24', '21', '10', '14', '13', '6', '3', '8', '16', '18', '23', '5', '19']","['20', '12', '17', '4', '22']","['11', '15']","['7', '9']"
235,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['1', '25', '2', '24', '21', '10', '14', '13', '6', '3', '8', '16', '18', '23', '5', '19', '11']","['20', '12', '17', '4', '22']","[None, '15']","['7', '9']"
235,7 finished I/O → ready queue,io_to_ready,7,IO0,"['1', '25', '2', '24', '21', '10', '14', '13', '6', '3', '8', '16', '18', '23', '5', '19', '11', '7']","['20', '12', '17', '4', '22']","[None, '15']","[None, '9']"
235,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['25', '2', '24', '21', '10', '14', '13', '6', '3', '8', '16', '18', '23', '5', '19', '11', '7']","['20', '12', '17', '4', '22']","['1', '15']","[None, '9']"
235,20 dispatched to IO0,dispatch_io,20,IO0,"['25', '2', '24', '21', '10', '14', '13', '6', '3', '8', '16', '18', '23', '5', '19', '11', '7']","['12', '17', '4', '22']","['1', '15']","['20', '9']"
236,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['25', '2', '24', '21', '10', '14', '13', '6', '3', '8', '16', '18', '23', '5', '19', '11', '7', '1']","['12', '17', '4', '22']","[None, '15']","['20', '9']"
236,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['25', '2', '24', '21', '10', '14', '13', '6', '3', '8', '16', '18', '23', '5', '19', '11', '7', '1']","['12', '17', '4', '22', '15']","[None, None]","['20', '9']"
236,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['2', '24', '21', '10', '14', '13', '6', '3', '8', '16', '18', '23', '5', '19', '11', '7', '1']","['12', '17', '4', '22', '15']","['25', None]","['20', '9']"
236,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['24', '21', '10', '14', '13', '6', '3', '8', '16', '18', '23', '5', '19', '11', '7', '1']","['12', '17', '4', '22', '15']","['25', '2']","['20', '9']"
237,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['24', '21', '10', '14', '13', '6', '3', '8', '16', '18', '23', '5', '19', '11', '7', '1', '2']","['12', '17', '4', '22', '15']","['25', None]","['20', '9']"
237,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['21', '10', '14', '13', '6', '3', '8', '16', '18', '23', '5', '19', '11', '7', '1', '2']","['12', '17', '4', '22', '15']","['25', '24']","['20', '9']"
238,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['21', '10', '14', '13', '6', '3', '8', '16', '18', '23', '5', '19', '11', '7', '1', '2', '25']","['12', '17', '4', '22', '15']","[None, '24']","['20', '9']"
238,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['21', '10', '14', '13', '6', '3', '8', '16', '18', '23', '5', '19', '11', '7', '1', '2', '25']","['12', '17', '4', '22', '15', '24']","[None, None]","['20', '9']"
238,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['10', '14', '13', '6', '3', '8', '16', '18', '23', '5', '19', '11', '7', '1', '2', '25']","['12', '17', '4', '22', '15', '24']","['21', None]","['20', '9']"
238,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['14', '13', '6', '3', '8', '16', '18', '23', '5', '19', '11', '7', '1', '2', '25']","['12', '17', '4', '22', '15', '24']","['21', '10']","['20', '9']"
239,9 finished I/O → ready queue,io_to_ready,9,IO1,"['14', '13', '6', '3', '8', '16', '18', '23', '5', '19', '11', '7', '1', '2', '25', '9']","['12', '17', '4', '22', '15', '24']","['21', '10']","['20', None]"
239,12 dispatched to IO1,dispatch_io,12,IO1,"['14', '13', '6', '3', '8', '16', '18', '23', '5', '19', '11', '7', '1', '2', '25', '9']","['17', '4', '22', '15', '24']","['21', '10']","['20', '12']"
240,21 finished all bursts,finished,21,CPU0,"['14', '13', '6', '3', '8', '16', '18', '23', '5', '19', '11', '7', '1', '2', '25', '9']","['17', '4', '22', '15', '24']","[None, '10']","['20', '12']"
240,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['14', '13', '6', '3', '8', '16', '18', '23', '5', '19', '11', '7', '1', '2', '25', '9', '10']","['17', '4', '22', '15', '24']","[None, None]","['20', '12']"
240,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['13', '6', '3', '8', '16', '18', '23', '5', '19', '11', '7', '1', '2', '25', '9', '10']","['17', '4', '22', '15', '24']","['14', None]","['20', '12']"
240,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['6', '3', '8', '16', '18', '23', '5', '19', '11', '7', '1', '2', '25', '9', '10']","['17', '4', '22', '15', '24']","['14', '13']","['20', '12']"
242,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['6', '3', '8', '16', '18', '23', '5', '19', '11', '7', '1', '2', '25', '9', '10']","['17', '4', '22', '15', '24', '14']","[None, '13']","['20', '12']"
242,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['6', '3', '8', '16', '18', '23', '5', '19', '11', '7', '1', '2', '25', '9', '10', '13']","['17', '4', '22', '15', '24', '14']","[None, None]","['20', '12']"
242,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['3', '8', '16', '18', '23', '5', '19', '11', '7', '1', '2', '25', '9', '10', '13']","['17', '4', '22', '15', '24', '14']","['6', None]","['20', '12']"
242,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['8', '16', '18', '23', '5', '19', '11', '7', '1', '2', '25', '9', '10', '13']","['17', '4', '22', '15', '24', '14']","['6', '3']","['20', '12']"
243,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['8', '16', '18', '23', '5', '19', '11', '7', '1', '2', '25', '9', '10', '13']","['17', '4', '22', '15', '24', '14', '6']","[None, '3']","['20', '12']"
243,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['16', '18', '23', '5', '19', '11', '7', '1', '2', '25', '9', '10', '13']","['17', '4', '22', '15', '24', '14', '6']","['8', '3']","['20', '12']"
244,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['16', '18', '23', '5', '19', '11', '7', '1', '2', '25', '9', '10', '13', '3']","['17', '4', '22', '15', '24', '14', '6']","['8', None]","['20', '12']"
244,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['18', '23', '5', '19', '11', '7', '1', '2', '25', '9', '10', '13', '3']","['17', '4', '22', '15', '24', '14', '6']","['8', '16']","['20', '12']"
245,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['18', '23', '5', '19', '11', '7', '1', '2', '25', '9', '10', '13', '3', '8']","['17', '4', '22', '15', '24', '14', '6']","[None, '16']","['20', '12']"
245,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,"['18', '23', '5', '19', '11', '7', '1', '2', '25', '9', '10', '13', '3', '8', '16']","['17', '4', '22', '15', '24', '14', '6']","[None, None]","['20', '12']"
245,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['23', '5', '19', '11', '7', '1', '2', '25', '9', '10', '13', '3', '8', '16']","['17', '4', '22', '15', '24', '14', '6']","['18', None]","['20', '12']"
245,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['5', '19', '11', '7', '1', '2', '25', '9', '10', '13', '3', '8', '16']","['17', '4', '22', '15', '24', '14', '6']","['18', '23']","['20', '12']"
247,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['5', '19', '11', '7', '1', '2', '25', '9', '10', '13', '3', '8', '16', '18']","['17', '4', '22', '15', '24', '14', '6']","[None, '23']","['20', '12']"
247,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['5', '19', '11', '7', '1', '2', '25', '9', '10', '13', '3', '8', '16', '18', '23']","['17', '4', '22', '15', '24', '14', '6']","[None, None]","['20', '12']"
247,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['19', '11', '7', '1', '2', '25', '9', '10', '13', '3', '8', '16', '18', '23']","['17', '4', '22', '15', '24', '14', '6']","['5', None]","['20', '12']"
247,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['11', '7', '1', '2', '25', '9', '10', '13', '3', '8', '16', '18', '23']","['17', '4', '22', '15', '24', '14', '6']","['5', '19']","['20', '12']"
248,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['11', '7', '1', '2', '25', '9', '10', '13', '3', '8', '16', '18', '23', '5']","['17', '4', '22', '15', '24', '14', '6']","[None, '19']","['20', '12']"
248,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['7', '1', '2', '25', '9', '10', '13', '3', '8', '16', '18', '23', '5']","['17', '4', '22', '15', '24', '14', '6']","['11', '19']","['20', '12']"
249,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['7', '1', '2', '25', '9', '10', '13', '3', '8', '16', '18', '23', '5', '19']","['17', '4', '22', '15', '24', '14', '6']","['11', None]","['20', '12']"
249,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['1', '2', '25', '9', '10', '13', '3', '8', '16', '18', '23', '5', '19']","['17', '4', '22', '15', '24', '14', '6']","['11', '7']","['20', '12']"
250,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['1', '2', '25', '9', '10', '13', '3', '8', '16', '18', '23', '5', '19', '11']","['17', '4', '22', '15', '24', '14', '6']","[None, '7']","['20', '12']"
250,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['2', '25', '9', '10', '13', '3', '8', '16', '18', '23', '5', '19', '11']","['17', '4', '22', '15', '24', '14', '6']","['1', '7']","['20', '12']"
251,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['2', '25', '9', '10', '13', '3', '8', '16', '18', '23', '5', '19', '11', '7']","['17', '4', '22', '15', '24', '14', '6']","['1', None]","['20', '12']"
251,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['25', '9', '10', '13', '3', '8', '16', '18', '23', '5', '19', '11', '7']","['17', '4', '22', '15', '24', '14', '6']","['1', '2']","['20', '12']"
252,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['25', '9', '10', '13', '3', '8', '16', '18', '23', '5', '19', '11', '7', '1']","['17', '4', '22', '15', '24', '14', '6']","[None, '2']","['20', '12']"
252,20 finished I/O → ready queue,io_to_ready,20,IO0,"['25', '9', '10', '13', '3', '8', '16', '18', '23', '5', '19', '11', '7', '1', '20']","['17', '4', '22', '15', '24', '14', '6']","[None, '2']","[None, '12']"
252,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['9', '10', '13', '3', '8', '16', '18', '23', '5', '19', '11', '7', '1', '20']","['17', '4', '22', '15', '24', '14', '6']","['25', '2']","[None, '12']"
252,17 dispatched to IO0,dispatch_io,17,IO0,"['9', '10', '13', '3', '8', '16', '18', '23', '5', '19', '11', '7', '1', '20']","['4', '22', '15', '24', '14', '6']","['25', '2']","['17', '12']"
253,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,"['9', '10', '13', '3', '8', '16', '18', '23', '5', '19', '11', '7', '1', '20', '25']","['4', '22', '15', '24', '14', '6']","[None, '2']","['17', '12']"
253,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['9', '10', '13', '3', '8', '16', '18', '23', '5', '19', '11', '7', '1', '20', '25', '2']","['4', '22', '15', '24', '14', '6']","[None, None]","['17', '12']"
253,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['10', '13', '3', '8', '16', '18', '23', '5', '19', '11', '7', '1', '20', '25', '2']","['4', '22', '15', '24', '14', '6']","['9', None]","['17', '12']"
253,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['13', '3', '8', '16', '18', '23', '5', '19', '11', '7', '1', '20', '25', '2']","['4', '22', '15', '24', '14', '6']","['9', '10']","['17', '12']"
254,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['13', '3', '8', '16', '18', '23', '5', '19', '11', '7', '1', '20', '25', '2']","['4', '22', '15', '24', '14', '6', '9']","[None, '10']","['17', '12']"
254,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['13', '3', '8', '16', '18', '23', '5', '19', '11', '7', '1', '20', '25', '2']","['4', '22', '15', '24', '14', '6', '9', '10']","[None, None]","['17', '12']"
254,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['3', '8', '16', '18', '23', '5', '19', '11', '7', '1', '20', '25', '2']","['4', '22', '15', '24', '14', '6', '9', '10']","['13', None]","['17', '12']"
254,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['8', '16', '18', '23', '5', '19', '11', '7', '1', '20', '25', '2']","['4', '22', '15', '24', '14', '6', '9', '10']","['13', '3']","['17', '12']"
255,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['8', '16', '18', '23', '5', '19', '11', '7', '1', '20', '25', '2', '3']","['4', '22', '15', '24', '14', '6', '9', '10']","['13', None]","['17', '12']"
255,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['16', '18', '23', '5', '19', '11', '7', '1', '20', '25', '2', '3']","['4', '22', '15', '24', '14', '6', '9', '10']","['13', '8']","['17', '12']"
256,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['16', '18', '23', '5', '19', '11', '7', '1', '20', '25', '2', '3', '13']","['4', '22', '15', '24', '14', '6', '9', '10']","[None, '8']","['17', '12']"
256,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['18', '23', '5', '19', '11', '7', '1', '20', '25', '2', '3', '13']","['4', '22', '15', '24', '14', '6', '9', '10']","['16', '8']","['17', '12']"
257,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['18', '23', '5', '19', '11', '7', '1', '20', '25', '2', '3', '13', '8']","['4', '22', '15', '24', '14', '6', '9', '10']","['16', None]","['17', '12']"
257,17 finished I/O → ready queue,io_to_ready,17,IO0,"['18', '23', '5', '19', '11', '7', '1', '20', '25', '2', '3', '13', '8', '17']","['4', '22', '15', '24', '14', '6', '9', '10']","['16', None]","[None, '12']"
257,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['23', '5', '19', '11', '7', '1', '20', '25', '2', '3', '13', '8', '17']","['4', '22', '15', '24', '14', '6', '9', '10']","['16', '18']","[None, '12']"
257,4 dispatched to IO0,dispatch_io,4,IO0,"['23', '5', '19', '11', '7', '1', '20', '25', '2', '3', '13', '8', '17']","['22', '15', '24', '14', '6', '9', '10']","['16', '18']","['4', '12']"
258,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['23', '5', '19', '11', '7', '1', '20', '25', '2', '3', '13', '8', '17', '16']","['22', '15', '24', '14', '6', '9', '10']","[None, '18']","['4', '12']"
258,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['23', '5', '19', '11', '7', '1', '20', '25', '2', '3', '13', '8', '17', '16']","['22', '15', '24', '14', '6', '9', '10', '18']","[None, None]","['4', '12']"
258,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['5', '19', '11', '7', '1', '20', '25', '2', '3', '13', '8', '17', '16']","['22', '15', '24', '14', '6', '9', '10', '18']","['23', None]","['4', '12']"
258,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['19', '11', '7', '1', '20', '25', '2', '3', '13', '8', '17', '16']","['22', '15', '24', '14', '6', '9', '10', '18']","['23', '5']","['4', '12']"
260,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['19', '11', '7', '1', '20', '25', '2', '3', '13', '8', '17', '16', '23']","['22', '15', '24', '14', '6', '9', '10', '18']","[None, '5']","['4', '12']"
260,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['19', '11', '7', '1', '20', '25', '2', '3', '13', '8', '17', '16', '23', '5']","['22', '15', '24', '14', '6', '9', '10', '18']","[None, None]","['4', '12']"
260,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['11', '7', '1', '20', '25', '2', '3', '13', '8', '17', '16', '23', '5']","['22', '15', '24', '14', '6', '9', '10', '18']","['19', None]","['4', '12']"
260,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['7', '1', '20', '25', '2', '3', '13', '8', '17', '16', '23', '5']","['22', '15', '24', '14', '6', '9', '10', '18']","['19', '11']","['4', '12']"
262,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['7', '1', '20', '25', '2', '3', '13', '8', '17', '16', '23', '5', '19']","['22', '15', '24', '14', '6', '9', '10', '18']","[None, '11']","['4', '12']"
262,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['7', '1', '20', '25', '2', '3', '13', '8', '17', '16', '23', '5', '19', '11']","['22', '15', '24', '14', '6', '9', '10', '18']","[None, None]","['4', '12']"
262,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['1', '20', '25', '2', '3', '13', '8', '17', '16', '23', '5', '19', '11']","['22', '15', '24', '14', '6', '9', '10', '18']","['7', None]","['4', '12']"
262,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['20', '25', '2', '3', '13', '8', '17', '16', '23', '5', '19', '11']","['22', '15', '24', '14', '6', '9', '10', '18']","['7', '1']","['4', '12']"
263,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['20', '25', '2', '3', '13', '8', '17', '16', '23', '5', '19', '11', '1']","['22', '15', '24', '14', '6', '9', '10', '18']","['7', None]","['4', '12']"
263,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['25', '2', '3', '13', '8', '17', '16', '23', '5', '19', '11', '1']","['22', '15', '24', '14', '6', '9', '10', '18']","['7', '20']","['4', '12']"
264,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['25', '2', '3', '13', '8', '17', '16', '23', '5', '19', '11', '1', '7']","['22', '15', '24', '14', '6', '9', '10', '18']","[None, '20']","['4', '12']"
264,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['2', '3', '13', '8', '17', '16', '23', '5', '19', '11', '1', '7']","['22', '15', '24', '14', '6', '9', '10', '18']","['25', '20']","['4', '12']"
265,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['2', '3', '13', '8', '17', '16', '23', '5', '19', '11', '1', '7', '20']","['22', '15', '24', '14', '6', '9', '10', '18']","['25', None]","['4', '12']"
265,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['3', '13', '8', '17', '16', '23', '5', '19', '11', '1', '7', '20']","['22', '15', '24', '14', '6', '9', '10', '18']","['25', '2']","['4', '12']"
266,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['3', '13', '8', '17', '16', '23', '5', '19', '11', '1', '7', '20', '25']","['22', '15', '24', '14', '6', '9', '10', '18']","[None, '2']","['4', '12']"
266,2 finished all bursts,finished,2,CPU1,"['3', '13', '8', '17', '16', '23', '5', '19', '11', '1', '7', '20', '25']","['22', '15', '24', '14', '6', '9', '10', '18']","[None, None]","['4', '12']"
266,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['13', '8', '17', '16', '23', '5', '19', '11', '1', '7', '20', '25']","['22', '15', '24', '14', '6', '9', '10', '18']","['3', None]","['4', '12']"
266,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['8', '17', '16', '23', '5', '19', '11', '1', '7', '20', '25']","['22', '15', '24', '14', '6', '9', '10', '18']","['3', '13']","['4', '12']"
268,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['8', '17', '16', '23', '5', '19', '11', '1', '7', '20', '25', '3']","['22', '15', '24', '14', '6', '9', '10', '18']","[None, '13']","['4', '12']"
268,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['8', '17', '16', '23', '5', '19', '11', '1', '7', '20', '25', '3', '13']","['22', '15', '24', '14', '6', '9', '10', '18']","[None, None]","['4', '12']"
268,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['17', '16', '23', '5', '19', '11', '1', '7', '20', '25', '3', '13']","['22', '15', '24', '14', '6', '9', '10', '18']","['8', None]","['4', '12']"
268,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['16', '23', '5', '19', '11', '1', '7', '20', '25', '3', '13']","['22', '15', '24', '14', '6', '9', '10', '18']","['8', '17']","['4', '12']"
269,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['16', '23', '5', '19', '11', '1', '7', '20', '25', '3', '13', '8']","['22', '15', '24', '14', '6', '9', '10', '18']","[None, '17']","['4', '12']"
269,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['23', '5', '19', '11', '1', '7', '20', '25', '3', '13', '8']","['22', '15', '24', '14', '6', '9', '10', '18']","['16', '17']","['4', '12']"
270,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['23', '5', '19', '11', '1', '7', '20', '25', '3', '13', '8', '17']","['22', '15', '24', '14', '6', '9', '10', '18']","['16', None]","['4', '12']"
270,4 finished I/O → ready queue,io_to_ready,4,IO0,"['23', '5', '19', '11', '1', '7', '20', '25', '3', '13', '8', '17', '4']","['22', '15', '24', '14', '6', '9', '10', '18']","['16', None]","[None, '12']"
270,12 finished I/O → ready queue,io_to_ready,12,IO1,"['23', '5', '19', '11', '1', '7', '20', '25', '3', '13', '8', '17', '4', '12']","['22', '15', '24', '14', '6', '9', '10', '18']","['16', None]","[None, None]"
270,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['5', '19', '11', '1', '7', '20', '25', '3', '13', '8', '17', '4', '12']","['22', '15', '24', '14', '6', '9', '10', '18']","['16', '23']","[None, None]"
270,22 dispatched to IO0,dispatch_io,22,IO0,"['5', '19', '11', '1', '7', '20', '25', '3', '13', '8', '17', '4', '12']","['15', '24', '14', '6', '9', '10', '18']","['16', '23']","['22', None]"
270,15 dispatched to IO1,dispatch_io,15,IO1,"['5', '19', '11', '1', '7', '20', '25', '3', '13', '8', '17', '4', '12']","['24', '14', '6', '9', '10', '18']","['16', '23']","['22', '15']"
271,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['5', '19', '11', '1', '7', '20', '25', '3', '13', '8', '17', '4', '12', '16']","['24', '14', '6', '9', '10', '18']","[None, '23']","['22', '15']"
271,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['19', '11', '1', '7', '20', '25', '3', '13', '8', '17', '4', '12', '16']","['24', '14', '6', '9', '10', '18']","['5', '23']","['22', '15']"
272,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['19', '11', '1', '7', '20', '25', '3', '13', '8', '17', '4', '12', '16', '23']","['24', '14', '6', '9', '10', '18']","['5', None]","['22', '15']"
272,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['11', '1', '7', '20', '25', '3', '13', '8', '17', '4', '12', '16', '23']","['24', '14', '6', '9', '10', '18']","['5', '19']","['22', '15']"
273,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['11', '1', '7', '20', '25', '3', '13', '8', '17', '4', '12', '16', '23', '5']","['24', '14', '6', '9', '10', '18']","[None, '19']","['22', '15']"
273,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['1', '7', '20', '25', '3', '13', '8', '17', '4', '12', '16', '23', '5']","['24', '14', '6', '9', '10', '18']","['11', '19']","['22', '15']"
274,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['1', '7', '20', '25', '3', '13', '8', '17', '4', '12', '16', '23', '5', '19']","['24', '14', '6', '9', '10', '18']","['11', None]","['22', '15']"
274,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['7', '20', '25', '3', '13', '8', '17', '4', '12', '16', '23', '5', '19']","['24', '14', '6', '9', '10', '18']","['11', '1']","['22', '15']"
275,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['7', '20', '25', '3', '13', '8', '17', '4', '12', '16', '23', '5', '19', '11']","['24', '14', '6', '9', '10', '18']","[None, '1']","['22', '15']"
275,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['20', '25', '3', '13', '8', '17', '4', '12', '16', '23', '5', '19', '11']","['24', '14', '6', '9', '10', '18']","['7', '1']","['22', '15']"
276,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,"['20', '25', '3', '13', '8', '17', '4', '12', '16', '23', '5', '19', '11', '7']","['24', '14', '6', '9', '10', '18']","[None, '1']","['22', '15']"
276,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['20', '25', '3', '13', '8', '17', '4', '12', '16', '23', '5', '19', '11', '7', '1']","['24', '14', '6', '9', '10', '18']","[None, None]","['22', '15']"
276,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['25', '3', '13', '8', '17', '4', '12', '16', '23', '5', '19', '11', '7', '1']","['24', '14', '6', '9', '10', '18']","['20', None]","['22', '15']"
276,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['3', '13', '8', '17', '4', '12', '16', '23', '5', '19', '11', '7', '1']","['24', '14', '6', '9', '10', '18']","['20', '25']","['22', '15']"
278,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['3', '13', '8', '17', '4', '12', '16', '23', '5', '19', '11', '7', '1', '20']","['24', '14', '6', '9', '10', '18']","[None, '25']","['22', '15']"
278,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['3', '13', '8', '17', '4', '12', '16', '23', '5', '19', '11', '7', '1', '20', '25']","['24', '14', '6', '9', '10', '18']","[None, None]","['22', '15']"
278,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['13', '8', '17', '4', '12', '16', '23', '5', '19', '11', '7', '1', '20', '25']","['24', '14', '6', '9', '10', '18']","['3', None]","['22', '15']"
278,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['8', '17', '4', '12', '16', '23', '5', '19', '11', '7', '1', '20', '25']","['24', '14', '6', '9', '10', '18']","['3', '13']","['22', '15']"
280,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['8', '17', '4', '12', '16', '23', '5', '19', '11', '7', '1', '20', '25', '3']","['24', '14', '6', '9', '10', '18']","[None, '13']","['22', '15']"
280,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['8', '17', '4', '12', '16', '23', '5', '19', '11', '7', '1', '20', '25', '3', '13']","['24', '14', '6', '9', '10', '18']","[None, None]","['22', '15']"
280,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['17', '4', '12', '16', '23', '5', '19', '11', '7', '1', '20', '25', '3', '13']","['24', '14', '6', '9', '10', '18']","['8', None]","['22', '15']"
280,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['4', '12', '16', '23', '5', '19', '11', '7', '1', '20', '25', '3', '13']","['24', '14', '6', '9', '10', '18']","['8', '17']","['22', '15']"
281,17 finished CPU → ready queue,cpu_to_ready,17,CPU1,"['4', '12', '16', '23', '5', '19', '11', '7', '1', '20', '25', '3', '13', '17']","['24', '14', '6', '9', '10', '18']","['8', None]","['22', '15']"
281,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['12', '16', '23', '5', '19', '11', '7', '1', '20', '25', '3', '13', '17']","['24', '14', '6', '9', '10', '18']","['8', '4']","['22', '15']"
282,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['12', '16', '23', '5', '19', '11', '7', '1', '20', '25', '3', '13', '17', '8']","['24', '14', '6', '9', '10', '18']","[None, '4']","['22', '15']"
282,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['16', '23', '5', '19', '11', '7', '1', '20', '25', '3', '13', '17', '8']","['24', '14', '6', '9', '10', '18']","['12', '4']","['22', '15']"
283,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['16', '23', '5', '19', '11', '7', '1', '20', '25', '3', '13', '17', '8', '4']","['24', '14', '6', '9', '10', '18']","['12', None]","['22', '15']"
283,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['23', '5', '19', '11', '7', '1', '20', '25', '3', '13', '17', '8', '4']","['24', '14', '6', '9', '10', '18']","['12', '16']","['22', '15']"
284,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['23', '5', '19', '11', '7', '1', '20', '25', '3', '13', '17', '8', '4', '12']","['24', '14', '6', '9', '10', '18']","[None, '16']","['22', '15']"
284,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['5', '19', '11', '7', '1', '20', '25', '3', '13', '17', '8', '4', '12']","['24', '14', '6', '9', '10', '18']","['23', '16']","['22', '15']"
285,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['5', '19', '11', '7', '1', '20', '25', '3', '13', '17', '8', '4', '12', '16']","['24', '14', '6', '9', '10', '18']","['23', None]","['22', '15']"
285,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['19', '11', '7', '1', '20', '25', '3', '13', '17', '8', '4', '12', '16']","['24', '14', '6', '9', '10', '18']","['23', '5']","['22', '15']"
286,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['19', '11', '7', '1', '20', '25', '3', '13', '17', '8', '4', '12', '16', '23']","['24', '14', '6', '9', '10', '18']","[None, '5']","['22', '15']"
286,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['11', '7', '1', '20', '25', '3', '13', '17', '8', '4', '12', '16', '23']","['24', '14', '6', '9', '10', '18']","['19', '5']","['22', '15']"
287,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['11', '7', '1', '20', '25', '3', '13', '17', '8', '4', '12', '16', '23', '5']","['24', '14', '6', '9', '10', '18']","['19', None]","['22', '15']"
287,15 finished I/O → ready queue,io_to_ready,15,IO1,"['11', '7', '1', '20', '25', '3', '13', '17', '8', '4', '12', '16', '23', '5', '15']","['24', '14', '6', '9', '10', '18']","['19', None]","['22', None]"
287,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['7', '1', '20', '25', '3', '13', '17', '8', '4', '12', '16', '23', '5', '15']","['24', '14', '6', '9', '10', '18']","['19', '11']","['22', None]"
287,24 dispatched to IO1,dispatch_io,24,IO1,"['7', '1', '20', '25', '3', '13', '17', '8', '4', '12', '16', '23', '5', '15']","['14', '6', '9', '10', '18']","['19', '11']","['22', '24']"
288,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['7', '1', '20', '25', '3', '13', '17', '8', '4', '12', '16', '23', '5', '15', '19']","['14', '6', '9', '10', '18']","[None, '11']","['22', '24']"
288,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['1', '20', '25', '3', '13', '17', '8', '4', '12', '16', '23', '5', '15', '19']","['14', '6', '9', '10', '18']","['7', '11']","['22', '24']"
289,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['1', '20', '25', '3', '13', '17', '8', '4', '12', '16', '23', '5', '15', '19', '11']","['14', '6', '9', '10', '18']","['7', None]","['22', '24']"
289,22 finished I/O → ready queue,io_to_ready,22,IO0,"['1', '20', '25', '3', '13', '17', '8', '4', '12', '16', '23', '5', '15', '19', '11', '22']","['14', '6', '9', '10', '18']","['7', None]","[None, '24']"
289,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['20', '25', '3', '13', '17', '8', '4', '12', '16', '23', '5', '15', '19', '11', '22']","['14', '6', '9', '10', '18']","['7', '1']","[None, '24']"
289,14 dispatched to IO0,dispatch_io,14,IO0,"['20', '25', '3', '13', '17', '8', '4', '12', '16', '23', '5', '15', '19', '11', '22']","['6', '9', '10', '18']","['7', '1']","['14', '24']"
290,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['20', '25', '3', '13', '17', '8', '4', '12', '16', '23', '5', '15', '19', '11', '22', '7']","['6', '9', '10', '18']","[None, '1']","['14', '24']"
290,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['25', '3', '13', '17', '8', '4', '12', '16', '23', '5', '15', '19', '11', '22', '7']","['6', '9', '10', '18']","['20', '1']","['14', '24']"
291,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['25', '3', '13', '17', '8', '4', '12', '16', '23', '5', '15', '19', '11', '22', '7']","['6', '9', '10', '18', '20']","[None, '1']","['14', '24']"
291,1 finished all bursts,finished,1,CPU1,"['25', '3', '13', '17', '8', '4', '12', '16', '23', '5', '15', '19', '11', '22', '7']","['6', '9', '10', '18', '20']","[None, None]","['14', '24']"
291,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['3', '13', '17', '8', '4', '12', '16', '23', '5', '15', '19', '11', '22', '7']","['6', '9', '10', '18', '20']","['25', None]","['14', '24']"
291,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['13', '17', '8', '4', '12', '16', '23', '5', '15', '19', '11', '22', '7']","['6', '9', '10', '18', '20']","['25', '3']","['14', '24']"
292,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['13', '17', '8', '4', '12', '16', '23', '5', '15', '19', '11', '22', '7']","['6', '9', '10', '18', '20', '25']","[None, '3']","['14', '24']"
292,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['17', '8', '4', '12', '16', '23', '5', '15', '19', '11', '22', '7']","['6', '9', '10', '18', '20', '25']","['13', '3']","['14', '24']"
293,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['17', '8', '4', '12', '16', '23', '5', '15', '19', '11', '22', '7', '3']","['6', '9', '10', '18', '20', '25']","['13', None]","['14', '24']"
293,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['8', '4', '12', '16', '23', '5', '15', '19', '11', '22', '7', '3']","['6', '9', '10', '18', '20', '25']","['13', '17']","['14', '24']"
294,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['8', '4', '12', '16', '23', '5', '15', '19', '11', '22', '7', '3', '13']","['6', '9', '10', '18', '20', '25']","[None, '17']","['14', '24']"
294,17 finished all bursts,finished,17,CPU1,"['8', '4', '12', '16', '23', '5', '15', '19', '11', '22', '7', '3', '13']","['6', '9', '10', '18', '20', '25']","[None, None]","['14', '24']"
294,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['4', '12', '16', '23', '5', '15', '19', '11', '22', '7', '3', '13']","['6', '9', '10', '18', '20', '25']","['8', None]","['14', '24']"
294,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['12', '16', '23', '5', '15', '19', '11', '22', '7', '3', '13']","['6', '9', '10', '18', '20', '25']","['8', '4']","['14', '24']"
296,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['12', '16', '23', '5', '15', '19', '11', '22', '7', '3', '13', '8']","['6', '9', '10', '18', '20', '25']","[None, '4']","['14', '24']"
296,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['12', '16', '23', '5', '15', '19', '11', '22', '7', '3', '13', '8', '4']","['6', '9', '10', '18', '20', '25']","[None, None]","['14', '24']"
296,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['16', '23', '5', '15', '19', '11', '22', '7', '3', '13', '8', '4']","['6', '9', '10', '18', '20', '25']","['12', None]","['14', '24']"
296,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['23', '5', '15', '19', '11', '22', '7', '3', '13', '8', '4']","['6', '9', '10', '18', '20', '25']","['12', '16']","['14', '24']"
298,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['23', '5', '15', '19', '11', '22', '7', '3', '13', '8', '4', '12']","['6', '9', '10', '18', '20', '25']","[None, '16']","['14', '24']"
298,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['23', '5', '15', '19', '11', '22', '7', '3', '13', '8', '4', '12', '16']","['6', '9', '10', '18', '20', '25']","[None, None]","['14', '24']"
298,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['5', '15', '19', '11', '22', '7', '3', '13', '8', '4', '12', '16']","['6', '9', '10', '18', '20', '25']","['23', None]","['14', '24']"
298,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['15', '19', '11', '22', '7', '3', '13', '8', '4', '12', '16']","['6', '9', '10', '18', '20', '25']","['23', '5']","['14', '24']"
300,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['15', '19', '11', '22', '7', '3', '13', '8', '4', '12', '16', '23']","['6', '9', '10', '18', '20', '25']","[None, '5']","['14', '24']"
300,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['15', '19', '11', '22', '7', '3', '13', '8', '4', '12', '16', '23', '5']","['6', '9', '10', '18', '20', '25']","[None, None]","['14', '24']"
300,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['19', '11', '22', '7', '3', '13', '8', '4', '12', '16', '23', '5']","['6', '9', '10', '18', '20', '25']","['15', None]","['14', '24']"
300,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['11', '22', '7', '3', '13', '8', '4', '12', '16', '23', '5']","['6', '9', '10', '18', '20', '25']","['15', '19']","['14', '24']"
301,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['11', '22', '7', '3', '13', '8', '4', '12', '16', '23', '5', '19']","['6', '9', '10', '18', '20', '25']","['15', None]","['14', '24']"
301,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['22', '7', '3', '13', '8', '4', '12', '16', '23', '5', '19']","['6', '9', '10', '18', '20', '25']","['15', '11']","['14', '24']"
302,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['22', '7', '3', '13', '8', '4', '12', '16', '23', '5', '19', '15']","['6', '9', '10', '18', '20', '25']","[None, '11']","['14', '24']"
302,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,"['22', '7', '3', '13', '8', '4', '12', '16', '23', '5', '19', '15', '11']","['6', '9', '10', '18', '20', '25']","[None, None]","['14', '24']"
302,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['7', '3', '13', '8', '4', '12', '16', '23', '5', '19', '15', '11']","['6', '9', '10', '18', '20', '25']","['22', None]","['14', '24']"
302,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['3', '13', '8', '4', '12', '16', '23', '5', '19', '15', '11']","['6', '9', '10', '18', '20', '25']","['22', '7']","['14', '24']"
304,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['3', '13', '8', '4', '12', '16', '23', '5', '19', '15', '11', '22']","['6', '9', '10', '18', '20', '25']","[None, '7']","['14', '24']"
304,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['3', '13', '8', '4', '12', '16', '23', '5', '19', '15', '11', '22', '7']","['6', '9', '10', '18', '20', '25']","[None, None]","['14', '24']"
304,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['13', '8', '4', '12', '16', '23', '5', '19', '15', '11', '22', '7']","['6', '9', '10', '18', '20', '25']","['3', None]","['14', '24']"
304,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['8', '4', '12', '16', '23', '5', '19', '15', '11', '22', '7']","['6', '9', '10', '18', '20', '25']","['3', '13']","['14', '24']"
305,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['8', '4', '12', '16', '23', '5', '19', '15', '11', '22', '7']","['6', '9', '10', '18', '20', '25', '13']","['3', None]","['14', '24']"
305,24 finished I/O → ready queue,io_to_ready,24,IO1,"['8', '4', '12', '16', '23', '5', '19', '15', '11', '22', '7', '24']","['6', '9', '10', '18', '20', '25', '13']","['3', None]","['14', None]"
305,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['4', '12', '16', '23', '5', '19', '15', '11', '22', '7', '24']","['6', '9', '10', '18', '20', '25', '13']","['3', '8']","['14', None]"
305,6 dispatched to IO1,dispatch_io,6,IO1,"['4', '12', '16', '23', '5', '19', '15', '11', '22', '7', '24']","['9', '10', '18', '20', '25', '13']","['3', '8']","['14', '6']"
306,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['4', '12', '16', '23', '5', '19', '15', '11', '22', '7', '24', '3']","['9', '10', '18', '20', '25', '13']","[None, '8']","['14', '6']"
306,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['12', '16', '23', '5', '19', '15', '11', '22', '7', '24', '3']","['9', '10', '18', '20', '25', '13']","['4', '8']","['14', '6']"
307,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['12', '16', '23', '5', '19', '15', '11', '22', '7', '24', '3', '8']","['9', '10', '18', '20', '25', '13']","['4', None]","['14', '6']"
307,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['16', '23', '5', '19', '15', '11', '22', '7', '24', '3', '8']","['9', '10', '18', '20', '25', '13']","['4', '12']","['14', '6']"
308,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['16', '23', '5', '19', '15', '11', '22', '7', '24', '3', '8', '4']","['9', '10', '18', '20', '25', '13']","[None, '12']","['14', '6']"
308,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['23', '5', '19', '15', '11', '22', '7', '24', '3', '8', '4']","['9', '10', '18', '20', '25', '13']","['16', '12']","['14', '6']"
309,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['23', '5', '19', '15', '11', '22', '7', '24', '3', '8', '4', '16']","['9', '10', '18', '20', '25', '13']","[None, '12']","['14', '6']"
309,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['23', '5', '19', '15', '11', '22', '7', '24', '3', '8', '4', '16']","['9', '10', '18', '20', '25', '13', '12']","[None, None]","['14', '6']"
309,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['5', '19', '15', '11', '22', '7', '24', '3', '8', '4', '16']","['9', '10', '18', '20', '25', '13', '12']","['23', None]","['14', '6']"
309,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['19', '15', '11', '22', '7', '24', '3', '8', '4', '16']","['9', '10', '18', '20', '25', '13', '12']","['23', '5']","['14', '6']"
310,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['19', '15', '11', '22', '7', '24', '3', '8', '4', '16', '5']","['9', '10', '18', '20', '25', '13', '12']","['23', None]","['14', '6']"
310,14 finished I/O → ready queue,io_to_ready,14,IO0,"['19', '15', '11', '22', '7', '24', '3', '8', '4', '16', '5', '14']","['9', '10', '18', '20', '25', '13', '12']","['23', None]","[None, '6']"
310,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['15', '11', '22', '7', '24', '3', '8', '4', '16', '5', '14']","['9', '10', '18', '20', '25', '13', '12']","['23', '19']","[None, '6']"
310,9 dispatched to IO0,dispatch_io,9,IO0,"['15', '11', '22', '7', '24', '3', '8', '4', '16', '5', '14']","['10', '18', '20', '25', '13', '12']","['23', '19']","['9', '6']"
311,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['15', '11', '22', '7', '24', '3', '8', '4', '16', '5', '14', '23']","['10', '18', '20', '25', '13', '12']","[None, '19']","['9', '6']"
311,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['11', '22', '7', '24', '3', '8', '4', '16', '5', '14', '23']","['10', '18', '20', '25', '13', '12']","['15', '19']","['9', '6']"
312,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['11', '22', '7', '24', '3', '8', '4', '16', '5', '14', '23', '19']","['10', '18', '20', '25', '13', '12']","['15', None]","['9', '6']"
312,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['22', '7', '24', '3', '8', '4', '16', '5', '14', '23', '19']","['10', '18', '20', '25', '13', '12']","['15', '11']","['9', '6']"
313,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['22', '7', '24', '3', '8', '4', '16', '5', '14', '23', '19', '15']","['10', '18', '20', '25', '13', '12']","[None, '11']","['9', '6']"
313,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['7', '24', '3', '8', '4', '16', '5', '14', '23', '19', '15']","['10', '18', '20', '25', '13', '12']","['22', '11']","['9', '6']"
314,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['7', '24', '3', '8', '4', '16', '5', '14', '23', '19', '15', '11']","['10', '18', '20', '25', '13', '12']","['22', None]","['9', '6']"
314,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['24', '3', '8', '4', '16', '5', '14', '23', '19', '15', '11']","['10', '18', '20', '25', '13', '12']","['22', '7']","['9', '6']"
315,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['24', '3', '8', '4', '16', '5', '14', '23', '19', '15', '11', '22']","['10', '18', '20', '25', '13', '12']","[None, '7']","['9', '6']"
315,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['3', '8', '4', '16', '5', '14', '23', '19', '15', '11', '22']","['10', '18', '20', '25', '13', '12']","['24', '7']","['9', '6']"
316,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['3', '8', '4', '16', '5', '14', '23', '19', '15', '11', '22', '7']","['10', '18', '20', '25', '13', '12']","['24', None]","['9', '6']"
316,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['8', '4', '16', '5', '14', '23', '19', '15', '11', '22', '7']","['10', '18', '20', '25', '13', '12']","['24', '3']","['9', '6']"
317,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['8', '4', '16', '5', '14', '23', '19', '15', '11', '22', '7', '24']","['10', '18', '20', '25', '13', '12']","[None, '3']","['9', '6']"
317,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['4', '16', '5', '14', '23', '19', '15', '11', '22', '7', '24']","['10', '18', '20', '25', '13', '12']","['8', '3']","['9', '6']"
318,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['4', '16', '5', '14', '23', '19', '15', '11', '22', '7', '24']","['10', '18', '20', '25', '13', '12', '8']","[None, '3']","['9', '6']"
318,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['4', '16', '5', '14', '23', '19', '15', '11', '22', '7', '24', '3']","['10', '18', '20', '25', '13', '12', '8']","[None, None]","['9', '6']"
318,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['16', '5', '14', '23', '19', '15', '11', '22', '7', '24', '3']","['10', '18', '20', '25', '13', '12', '8']","['4', None]","['9', '6']"
318,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['5', '14', '23', '19', '15', '11', '22', '7', '24', '3']","['10', '18', '20', '25', '13', '12', '8']","['4', '16']","['9', '6']"
320,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['5', '14', '23', '19', '15', '11', '22', '7', '24', '3', '4']","['10', '18', '20', '25', '13', '12', '8']","[None, '16']","['9', '6']"
320,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['5', '14', '23', '19', '15', '11', '22', '7', '24', '3', '4', '16']","['10', '18', '20', '25', '13', '12', '8']","[None, None]","['9', '6']"
320,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['14', '23', '19', '15', '11', '22', '7', '24', '3', '4', '16']","['10', '18', '20', '25', '13', '12', '8']","['5', None]","['9', '6']"
320,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['23', '19', '15', '11', '22', '7', '24', '3', '4', '16']","['10', '18', '20', '25', '13', '12', '8']","['5', '14']","['9', '6']"
322,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['23', '19', '15', '11', '22', '7', '24', '3', '4', '16', '5']","['10', '18', '20', '25', '13', '12', '8']","[None, '14']","['9', '6']"
322,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['23', '19', '15', '11', '22', '7', '24', '3', '4', '16', '5', '14']","['10', '18', '20', '25', '13', '12', '8']","[None, None]","['9', '6']"
322,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['19', '15', '11', '22', '7', '24', '3', '4', '16', '5', '14']","['10', '18', '20', '25', '13', '12', '8']","['23', None]","['9', '6']"
322,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['15', '11', '22', '7', '24', '3', '4', '16', '5', '14']","['10', '18', '20', '25', '13', '12', '8']","['23', '19']","['9', '6']"
324,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['15', '11', '22', '7', '24', '3', '4', '16', '5', '14', '23']","['10', '18', '20', '25', '13', '12', '8']","[None, '19']","['9', '6']"
324,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['15', '11', '22', '7', '24', '3', '4', '16', '5', '14', '23', '19']","['10', '18', '20', '25', '13', '12', '8']","[None, None]","['9', '6']"
324,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['11', '22', '7', '24', '3', '4', '16', '5', '14', '23', '19']","['10', '18', '20', '25', '13', '12', '8']","['15', None]","['9', '6']"
324,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['22', '7', '24', '3', '4', '16', '5', '14', '23', '19']","['10', '18', '20', '25', '13', '12', '8']","['15', '11']","['9', '6']"
325,6 finished I/O → ready queue,io_to_ready,6,IO1,"['22', '7', '24', '3', '4', '16', '5', '14', '23', '19', '6']","['10', '18', '20', '25', '13', '12', '8']","['15', '11']","['9', None]"
325,10 dispatched to IO1,dispatch_io,10,IO1,"['22', '7', '24', '3', '4', '16', '5', '14', '23', '19', '6']","['18', '20', '25', '13', '12', '8']","['15', '11']","['9', '10']"
326,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['22', '7', '24', '3', '4', '16', '5', '14', '23', '19', '6']","['18', '20', '25', '13', '12', '8', '15']","[None, '11']","['9', '10']"
326,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['22', '7', '24', '3', '4', '16', '5', '14', '23', '19', '6', '11']","['18', '20', '25', '13', '12', '8', '15']","[None, None]","['9', '10']"
326,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['7', '24', '3', '4', '16', '5', '14', '23', '19', '6', '11']","['18', '20', '25', '13', '12', '8', '15']","['22', None]","['9', '10']"
326,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['24', '3', '4', '16', '5', '14', '23', '19', '6', '11']","['18', '20', '25', '13', '12', '8', '15']","['22', '7']","['9', '10']"
328,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['24', '3', '4', '16', '5', '14', '23', '19', '6', '11', '22']","['18', '20', '25', '13', '12', '8', '15']","[None, '7']","['9', '10']"
328,7 finished CPU → ready queue,cpu_to_ready,7,CPU1,"['24', '3', '4', '16', '5', '14', '23', '19', '6', '11', '22', '7']","['18', '20', '25', '13', '12', '8', '15']","[None, None]","['9', '10']"
328,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['3', '4', '16', '5', '14', '23', '19', '6', '11', '22', '7']","['18', '20', '25', '13', '12', '8', '15']","['24', None]","['9', '10']"
328,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['4', '16', '5', '14', '23', '19', '6', '11', '22', '7']","['18', '20', '25', '13', '12', '8', '15']","['24', '3']","['9', '10']"
329,9 finished I/O → ready queue,io_to_ready,9,IO0,"['4', '16', '5', '14', '23', '19', '6', '11', '22', '7', '9']","['18', '20', '25', '13', '12', '8', '15']","['24', '3']","[None, '10']"
329,18 dispatched to IO0,dispatch_io,18,IO0,"['4', '16', '5', '14', '23', '19', '6', '11', '22', '7', '9']","['20', '25', '13', '12', '8', '15']","['24', '3']","['18', '10']"
330,24 finished CPU → wait queue,cpu_to_io,24,CPU0,"['4', '16', '5', '14', '23', '19', '6', '11', '22', '7', '9']","['20', '25', '13', '12', '8', '15', '24']","[None, '3']","['18', '10']"
330,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['4', '16', '5', '14', '23', '19', '6', '11', '22', '7', '9', '3']","['20', '25', '13', '12', '8', '15', '24']","[None, None]","['18', '10']"
330,10 finished I/O → ready queue,io_to_ready,10,IO1,"['4', '16', '5', '14', '23', '19', '6', '11', '22', '7', '9', '3', '10']","['20', '25', '13', '12', '8', '15', '24']","[None, None]","['18', None]"
330,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['16', '5', '14', '23', '19', '6', '11', '22', '7', '9', '3', '10']","['20', '25', '13', '12', '8', '15', '24']","['4', None]","['18', None]"
330,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['5', '14', '23', '19', '6', '11', '22', '7', '9', '3', '10']","['20', '25', '13', '12', '8', '15', '24']","['4', '16']","['18', None]"
330,20 dispatched to IO1,dispatch_io,20,IO1,"['5', '14', '23', '19', '6', '11', '22', '7', '9', '3', '10']","['25', '13', '12', '8', '15', '24']","['4', '16']","['18', '20']"
332,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['5', '14', '23', '19', '6', '11', '22', '7', '9', '3', '10', '4']","['25', '13', '12', '8', '15', '24']","[None, '16']","['18', '20']"
332,16 finished CPU → wait queue,cpu_to_io,16,CPU1,"['5', '14', '23', '19', '6', '11', '22', '7', '9', '3', '10', '4']","['25', '13', '12', '8', '15', '24', '16']","[None, None]","['18', '20']"
332,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['14', '23', '19', '6', '11', '22', '7', '9', '3', '10', '4']","['25', '13', '12', '8', '15', '24', '16']","['5', None]","['18', '20']"
332,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['23', '19', '6', '11', '22', '7', '9', '3', '10', '4']","['25', '13', '12', '8', '15', '24', '16']","['5', '14']","['18', '20']"
334,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['23', '19', '6', '11', '22', '7', '9', '3', '10', '4', '5']","['25', '13', '12', '8', '15', '24', '16']","[None, '14']","['18', '20']"
334,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['23', '19', '6', '11', '22', '7', '9', '3', '10', '4', '5', '14']","['25', '13', '12', '8', '15', '24', '16']","[None, None]","['18', '20']"
334,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['19', '6', '11', '22', '7', '9', '3', '10', '4', '5', '14']","['25', '13', '12', '8', '15', '24', '16']","['23', None]","['18', '20']"
334,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['6', '11', '22', '7', '9', '3', '10', '4', '5', '14']","['25', '13', '12', '8', '15', '24', '16']","['23', '19']","['18', '20']"
335,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['6', '11', '22', '7', '9', '3', '10', '4', '5', '14']","['25', '13', '12', '8', '15', '24', '16', '23']","[None, '19']","['18', '20']"
335,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['11', '22', '7', '9', '3', '10', '4', '5', '14']","['25', '13', '12', '8', '15', '24', '16', '23']","['6', '19']","['18', '20']"
336,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['11', '22', '7', '9', '3', '10', '4', '5', '14']","['25', '13', '12', '8', '15', '24', '16', '23', '19']","['6', None]","['18', '20']"
336,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['22', '7', '9', '3', '10', '4', '5', '14']","['25', '13', '12', '8', '15', '24', '16', '23', '19']","['6', '11']","['18', '20']"
337,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['22', '7', '9', '3', '10', '4', '5', '14', '6']","['25', '13', '12', '8', '15', '24', '16', '23', '19']","[None, '11']","['18', '20']"
337,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['7', '9', '3', '10', '4', '5', '14', '6']","['25', '13', '12', '8', '15', '24', '16', '23', '19']","['22', '11']","['18', '20']"
338,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['7', '9', '3', '10', '4', '5', '14', '6', '11']","['25', '13', '12', '8', '15', '24', '16', '23', '19']","['22', None]","['18', '20']"
338,20 finished I/O → ready queue,io_to_ready,20,IO1,"['7', '9', '3', '10', '4', '5', '14', '6', '11', '20']","['25', '13', '12', '8', '15', '24', '16', '23', '19']","['22', None]","['18', None]"
338,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['9', '3', '10', '4', '5', '14', '6', '11', '20']","['25', '13', '12', '8', '15', '24', '16', '23', '19']","['22', '7']","['18', None]"
338,25 dispatched to IO1,dispatch_io,25,IO1,"['9', '3', '10', '4', '5', '14', '6', '11', '20']","['13', '12', '8', '15', '24', '16', '23', '19']","['22', '7']","['18', '25']"
339,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['9', '3', '10', '4', '5', '14', '6', '11', '20', '22']","['13', '12', '8', '15', '24', '16', '23', '19']","[None, '7']","['18', '25']"
339,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['3', '10', '4', '5', '14', '6', '11', '20', '22']","['13', '12', '8', '15', '24', '16', '23', '19']","['9', '7']","['18', '25']"
340,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['3', '10', '4', '5', '14', '6', '11', '20', '22', '7']","['13', '12', '8', '15', '24', '16', '23', '19']","['9', None]","['18', '25']"
340,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['10', '4', '5', '14', '6', '11', '20', '22', '7']","['13', '12', '8', '15', '24', '16', '23', '19']","['9', '3']","['18', '25']"
341,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['10', '4', '5', '14', '6', '11', '20', '22', '7', '9']","['13', '12', '8', '15', '24', '16', '23', '19']","[None, '3']","['18', '25']"
341,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['4', '5', '14', '6', '11', '20', '22', '7', '9']","['13', '12', '8', '15', '24', '16', '23', '19']","['10', '3']","['18', '25']"
342,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['4', '5', '14', '6', '11', '20', '22', '7', '9', '3']","['13', '12', '8', '15', '24', '16', '23', '19']","['10', None]","['18', '25']"
342,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['5', '14', '6', '11', '20', '22', '7', '9', '3']","['13', '12', '8', '15', '24', '16', '23', '19']","['10', '4']","['18', '25']"
343,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['5', '14', '6', '11', '20', '22', '7', '9', '3', '10']","['13', '12', '8', '15', '24', '16', '23', '19']","[None, '4']","['18', '25']"
343,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['14', '6', '11', '20', '22', '7', '9', '3', '10']","['13', '12', '8', '15', '24', '16', '23', '19']","['5', '4']","['18', '25']"
344,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['14', '6', '11', '20', '22', '7', '9', '3', '10', '4']","['13', '12', '8', '15', '24', '16', '23', '19']","['5', None]","['18', '25']"
344,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['6', '11', '20', '22', '7', '9', '3', '10', '4']","['13', '12', '8', '15', '24', '16', '23', '19']","['5', '14']","['18', '25']"
345,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['6', '11', '20', '22', '7', '9', '3', '10', '4', '5']","['13', '12', '8', '15', '24', '16', '23', '19']","[None, '14']","['18', '25']"
345,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['11', '20', '22', '7', '9', '3', '10', '4', '5']","['13', '12', '8', '15', '24', '16', '23', '19']","['6', '14']","['18', '25']"
346,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['11', '20', '22', '7', '9', '3', '10', '4', '5', '14']","['13', '12', '8', '15', '24', '16', '23', '19']","['6', None]","['18', '25']"
346,25 finished I/O → ready queue,io_to_ready,25,IO1,"['11', '20', '22', '7', '9', '3', '10', '4', '5', '14', '25']","['13', '12', '8', '15', '24', '16', '23', '19']","['6', None]","['18', None]"
346,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['20', '22', '7', '9', '3', '10', '4', '5', '14', '25']","['13', '12', '8', '15', '24', '16', '23', '19']","['6', '11']","['18', None]"
346,13 dispatched to IO1,dispatch_io,13,IO1,"['20', '22', '7', '9', '3', '10', '4', '5', '14', '25']","['12', '8', '15', '24', '16', '23', '19']","['6', '11']","['18', '13']"
347,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['20', '22', '7', '9', '3', '10', '4', '5', '14', '25', '6']","['12', '8', '15', '24', '16', '23', '19']","[None, '11']","['18', '13']"
347,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['22', '7', '9', '3', '10', '4', '5', '14', '25', '6']","['12', '8', '15', '24', '16', '23', '19']","['20', '11']","['18', '13']"
348,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['22', '7', '9', '3', '10', '4', '5', '14', '25', '6', '11']","['12', '8', '15', '24', '16', '23', '19']","['20', None]","['18', '13']"
348,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['7', '9', '3', '10', '4', '5', '14', '25', '6', '11']","['12', '8', '15', '24', '16', '23', '19']","['20', '22']","['18', '13']"
349,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['7', '9', '3', '10', '4', '5', '14', '25', '6', '11', '20']","['12', '8', '15', '24', '16', '23', '19']","[None, '22']","['18', '13']"
349,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['9', '3', '10', '4', '5', '14', '25', '6', '11', '20']","['12', '8', '15', '24', '16', '23', '19']","['7', '22']","['18', '13']"
350,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['9', '3', '10', '4', '5', '14', '25', '6', '11', '20', '22']","['12', '8', '15', '24', '16', '23', '19']","['7', None]","['18', '13']"
350,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['3', '10', '4', '5', '14', '25', '6', '11', '20', '22']","['12', '8', '15', '24', '16', '23', '19']","['7', '9']","['18', '13']"
351,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['3', '10', '4', '5', '14', '25', '6', '11', '20', '22', '7']","['12', '8', '15', '24', '16', '23', '19']","[None, '9']","['18', '13']"
351,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['10', '4', '5', '14', '25', '6', '11', '20', '22', '7']","['12', '8', '15', '24', '16', '23', '19']","['3', '9']","['18', '13']"
352,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['10', '4', '5', '14', '25', '6', '11', '20', '22', '7', '9']","['12', '8', '15', '24', '16', '23', '19']","['3', None]","['18', '13']"
352,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['4', '5', '14', '25', '6', '11', '20', '22', '7', '9']","['12', '8', '15', '24', '16', '23', '19']","['3', '10']","['18', '13']"
353,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['4', '5', '14', '25', '6', '11', '20', '22', '7', '9', '3']","['12', '8', '15', '24', '16', '23', '19']","[None, '10']","['18', '13']"
353,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['4', '5', '14', '25', '6', '11', '20', '22', '7', '9', '3', '10']","['12', '8', '15', '24', '16', '23', '19']","[None, None]","['18', '13']"
353,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['5', '14', '25', '6', '11', '20', '22', '7', '9', '3', '10']","['12', '8', '15', '24', '16', '23', '19']","['4', None]","['18', '13']"
353,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['14', '25', '6', '11', '20', '22', '7', '9', '3', '10']","['12', '8', '15', '24', '16', '23', '19']","['4', '5']","['18', '13']"
354,18 finished I/O → ready queue,io_to_ready,18,IO0,"['14', '25', '6', '11', '20', '22', '7', '9', '3', '10', '18']","['12', '8', '15', '24', '16', '23', '19']","['4', '5']","[None, '13']"
354,12 dispatched to IO0,dispatch_io,12,IO0,"['14', '25', '6', '11', '20', '22', '7', '9', '3', '10', '18']","['8', '15', '24', '16', '23', '19']","['4', '5']","['12', '13']"
355,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['14', '25', '6', '11', '20', '22', '7', '9', '3', '10', '18', '4']","['8', '15', '24', '16', '23', '19']","[None, '5']","['12', '13']"
355,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['14', '25', '6', '11', '20', '22', '7', '9', '3', '10', '18', '4']","['8', '15', '24', '16', '23', '19', '5']","[None, None]","['12', '13']"
355,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['25', '6', '11', '20', '22', '7', '9', '3', '10', '18', '4']","['8', '15', '24', '16', '23', '19', '5']","['14', None]","['12', '13']"
355,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['6', '11', '20', '22', '7', '9', '3', '10', '18', '4']","['8', '15', '24', '16', '23', '19', '5']","['14', '25']","['12', '13']"
357,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['6', '11', '20', '22', '7', '9', '3', '10', '18', '4']","['8', '15', '24', '16', '23', '19', '5', '14']","[None, '25']","['12', '13']"
357,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['6', '11', '20', '22', '7', '9', '3', '10', '18', '4', '25']","['8', '15', '24', '16', '23', '19', '5', '14']","[None, None]","['12', '13']"
357,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['11', '20', '22', '7', '9', '3', '10', '18', '4', '25']","['8', '15', '24', '16', '23', '19', '5', '14']","['6', None]","['12', '13']"
357,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['20', '22', '7', '9', '3', '10', '18', '4', '25']","['8', '15', '24', '16', '23', '19', '5', '14']","['6', '11']","['12', '13']"
359,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['20', '22', '7', '9', '3', '10', '18', '4', '25', '6']","['8', '15', '24', '16', '23', '19', '5', '14']","[None, '11']","['12', '13']"
359,11 finished all bursts,finished,11,CPU1,"['20', '22', '7', '9', '3', '10', '18', '4', '25', '6']","['8', '15', '24', '16', '23', '19', '5', '14']","[None, None]","['12', '13']"
359,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['22', '7', '9', '3', '10', '18', '4', '25', '6']","['8', '15', '24', '16', '23', '19', '5', '14']","['20', None]","['12', '13']"
359,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['7', '9', '3', '10', '18', '4', '25', '6']","['8', '15', '24', '16', '23', '19', '5', '14']","['20', '22']","['12', '13']"
361,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['7', '9', '3', '10', '18', '4', '25', '6', '20']","['8', '15', '24', '16', '23', '19', '5', '14']","[None, '22']","['12', '13']"
361,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['7', '9', '3', '10', '18', '4', '25', '6', '20', '22']","['8', '15', '24', '16', '23', '19', '5', '14']","[None, None]","['12', '13']"
361,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['9', '3', '10', '18', '4', '25', '6', '20', '22']","['8', '15', '24', '16', '23', '19', '5', '14']","['7', None]","['12', '13']"
361,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['3', '10', '18', '4', '25', '6', '20', '22']","['8', '15', '24', '16', '23', '19', '5', '14']","['7', '9']","['12', '13']"
363,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['3', '10', '18', '4', '25', '6', '20', '22', '7']","['8', '15', '24', '16', '23', '19', '5', '14']","[None, '9']","['12', '13']"
363,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['3', '10', '18', '4', '25', '6', '20', '22', '7', '9']","['8', '15', '24', '16', '23', '19', '5', '14']","[None, None]","['12', '13']"
363,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['10', '18', '4', '25', '6', '20', '22', '7', '9']","['8', '15', '24', '16', '23', '19', '5', '14']","['3', None]","['12', '13']"
363,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['18', '4', '25', '6', '20', '22', '7', '9']","['8', '15', '24', '16', '23', '19', '5', '14']","['3', '10']","['12', '13']"
364,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['18', '4', '25', '6', '20', '22', '7', '9', '3']","['8', '15', '24', '16', '23', '19', '5', '14']","[None, '10']","['12', '13']"
364,10 finished all bursts,finished,10,CPU1,"['18', '4', '25', '6', '20', '22', '7', '9', '3']","['8', '15', '24', '16', '23', '19', '5', '14']","[None, None]","['12', '13']"
364,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['4', '25', '6', '20', '22', '7', '9', '3']","['8', '15', '24', '16', '23', '19', '5', '14']","['18', None]","['12', '13']"
364,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['25', '6', '20', '22', '7', '9', '3']","['8', '15', '24', '16', '23', '19', '5', '14']","['18', '4']","['12', '13']"
365,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['25', '6', '20', '22', '7', '9', '3', '4']","['8', '15', '24', '16', '23', '19', '5', '14']","['18', None]","['12', '13']"
365,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['6', '20', '22', '7', '9', '3', '4']","['8', '15', '24', '16', '23', '19', '5', '14']","['18', '25']","['12', '13']"
366,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['6', '20', '22', '7', '9', '3', '4', '18']","['8', '15', '24', '16', '23', '19', '5', '14']","[None, '25']","['12', '13']"
366,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['20', '22', '7', '9', '3', '4', '18']","['8', '15', '24', '16', '23', '19', '5', '14']","['6', '25']","['12', '13']"
367,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['20', '22', '7', '9', '3', '4', '18', '25']","['8', '15', '24', '16', '23', '19', '5', '14']","['6', None]","['12', '13']"
367,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['22', '7', '9', '3', '4', '18', '25']","['8', '15', '24', '16', '23', '19', '5', '14']","['6', '20']","['12', '13']"
368,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['22', '7', '9', '3', '4', '18', '25', '6']","['8', '15', '24', '16', '23', '19', '5', '14']","[None, '20']","['12', '13']"
368,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['7', '9', '3', '4', '18', '25', '6']","['8', '15', '24', '16', '23', '19', '5', '14']","['22', '20']","['12', '13']"
369,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['7', '9', '3', '4', '18', '25', '6', '20']","['8', '15', '24', '16', '23', '19', '5', '14']","['22', None]","['12', '13']"
369,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['9', '3', '4', '18', '25', '6', '20']","['8', '15', '24', '16', '23', '19', '5', '14']","['22', '7']","['12', '13']"
370,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['9', '3', '4', '18', '25', '6', '20', '22']","['8', '15', '24', '16', '23', '19', '5', '14']","[None, '7']","['12', '13']"
370,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['3', '4', '18', '25', '6', '20', '22']","['8', '15', '24', '16', '23', '19', '5', '14']","['9', '7']","['12', '13']"
371,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['3', '4', '18', '25', '6', '20', '22', '7']","['8', '15', '24', '16', '23', '19', '5', '14']","['9', None]","['12', '13']"
371,13 finished I/O → ready queue,io_to_ready,13,IO1,"['3', '4', '18', '25', '6', '20', '22', '7', '13']","['8', '15', '24', '16', '23', '19', '5', '14']","['9', None]","['12', None]"
371,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['4', '18', '25', '6', '20', '22', '7', '13']","['8', '15', '24', '16', '23', '19', '5', '14']","['9', '3']","['12', None]"
371,8 dispatched to IO1,dispatch_io,8,IO1,"['4', '18', '25', '6', '20', '22', '7', '13']","['15', '24', '16', '23', '19', '5', '14']","['9', '3']","['12', '8']"
372,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['4', '18', '25', '6', '20', '22', '7', '13']","['15', '24', '16', '23', '19', '5', '14', '9']","[None, '3']","['12', '8']"
372,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['18', '25', '6', '20', '22', '7', '13']","['15', '24', '16', '23', '19', '5', '14', '9']","['4', '3']","['12', '8']"
373,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['18', '25', '6', '20', '22', '7', '13', '3']","['15', '24', '16', '23', '19', '5', '14', '9']","['4', None]","['12', '8']"
373,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['25', '6', '20', '22', '7', '13', '3']","['15', '24', '16', '23', '19', '5', '14', '9']","['4', '18']","['12', '8']"
374,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['25', '6', '20', '22', '7', '13', '3', '4']","['15', '24', '16', '23', '19', '5', '14', '9']","[None, '18']","['12', '8']"
374,12 finished I/O → ready queue,io_to_ready,12,IO0,"['25', '6', '20', '22', '7', '13', '3', '4', '12']","['15', '24', '16', '23', '19', '5', '14', '9']","[None, '18']","[None, '8']"
374,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['6', '20', '22', '7', '13', '3', '4', '12']","['15', '24', '16', '23', '19', '5', '14', '9']","['25', '18']","[None, '8']"
374,15 dispatched to IO0,dispatch_io,15,IO0,"['6', '20', '22', '7', '13', '3', '4', '12']","['24', '16', '23', '19', '5', '14', '9']","['25', '18']","['15', '8']"
375,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['6', '20', '22', '7', '13', '3', '4', '12', '18']","['24', '16', '23', '19', '5', '14', '9']","['25', None]","['15', '8']"
375,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['20', '22', '7', '13', '3', '4', '12', '18']","['24', '16', '23', '19', '5', '14', '9']","['25', '6']","['15', '8']"
376,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['20', '22', '7', '13', '3', '4', '12', '18', '25']","['24', '16', '23', '19', '5', '14', '9']","[None, '6']","['15', '8']"
376,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['22', '7', '13', '3', '4', '12', '18', '25']","['24', '16', '23', '19', '5', '14', '9']","['20', '6']","['15', '8']"
377,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['22', '7', '13', '3', '4', '12', '18', '25', '6']","['24', '16', '23', '19', '5', '14', '9']","['20', None]","['15', '8']"
377,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['7', '13', '3', '4', '12', '18', '25', '6']","['24', '16', '23', '19', '5', '14', '9']","['20', '22']","['15', '8']"
378,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['7', '13', '3', '4', '12', '18', '25', '6', '20']","['24', '16', '23', '19', '5', '14', '9']","[None, '22']","['15', '8']"
378,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['13', '3', '4', '12', '18', '25', '6', '20']","['24', '16', '23', '19', '5', '14', '9']","['7', '22']","['15', '8']"
379,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['13', '3', '4', '12', '18', '25', '6', '20']","['24', '16', '23', '19', '5', '14', '9', '7']","[None, '22']","['15', '8']"
379,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['13', '3', '4', '12', '18', '25', '6', '20', '22']","['24', '16', '23', '19', '5', '14', '9', '7']","[None, None]","['15', '8']"
379,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['3', '4', '12', '18', '25', '6', '20', '22']","['24', '16', '23', '19', '5', '14', '9', '7']","['13', None]","['15', '8']"
379,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['4', '12', '18', '25', '6', '20', '22']","['24', '16', '23', '19', '5', '14', '9', '7']","['13', '3']","['15', '8']"
381,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['4', '12', '18', '25', '6', '20', '22', '13']","['24', '16', '23', '19', '5', '14', '9', '7']","[None, '3']","['15', '8']"
381,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['4', '12', '18', '25', '6', '20', '22', '13', '3']","['24', '16', '23', '19', '5', '14', '9', '7']","[None, None]","['15', '8']"
381,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['12', '18', '25', '6', '20', '22', '13', '3']","['24', '16', '23', '19', '5', '14', '9', '7']","['4', None]","['15', '8']"
381,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['18', '25', '6', '20', '22', '13', '3']","['24', '16', '23', '19', '5', '14', '9', '7']","['4', '12']","['15', '8']"
383,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['18', '25', '6', '20', '22', '13', '3', '4']","['24', '16', '23', '19', '5', '14', '9', '7']","[None, '12']","['15', '8']"
383,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['18', '25', '6', '20', '22', '13', '3', '4', '12']","['24', '16', '23', '19', '5', '14', '9', '7']","[None, None]","['15', '8']"
383,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['25', '6', '20', '22', '13', '3', '4', '12']","['24', '16', '23', '19', '5', '14', '9', '7']","['18', None]","['15', '8']"
383,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['6', '20', '22', '13', '3', '4', '12']","['24', '16', '23', '19', '5', '14', '9', '7']","['18', '25']","['15', '8']"
384,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['6', '20', '22', '13', '3', '4', '12', '25']","['24', '16', '23', '19', '5', '14', '9', '7']","['18', None]","['15', '8']"
384,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['20', '22', '13', '3', '4', '12', '25']","['24', '16', '23', '19', '5', '14', '9', '7']","['18', '6']","['15', '8']"
385,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['20', '22', '13', '3', '4', '12', '25', '18']","['24', '16', '23', '19', '5', '14', '9', '7']","[None, '6']","['15', '8']"
385,6 finished all bursts,finished,6,CPU1,"['20', '22', '13', '3', '4', '12', '25', '18']","['24', '16', '23', '19', '5', '14', '9', '7']","[None, None]","['15', '8']"
385,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['22', '13', '3', '4', '12', '25', '18']","['24', '16', '23', '19', '5', '14', '9', '7']","['20', None]","['15', '8']"
385,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['13', '3', '4', '12', '25', '18']","['24', '16', '23', '19', '5', '14', '9', '7']","['20', '22']","['15', '8']"
386,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['13', '3', '4', '12', '25', '18']","['24', '16', '23', '19', '5', '14', '9', '7', '20']","[None, '22']","['15', '8']"
386,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['3', '4', '12', '25', '18']","['24', '16', '23', '19', '5', '14', '9', '7', '20']","['13', '22']","['15', '8']"
387,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['3', '4', '12', '25', '18']","['24', '16', '23', '19', '5', '14', '9', '7', '20', '22']","['13', None]","['15', '8']"
387,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['4', '12', '25', '18']","['24', '16', '23', '19', '5', '14', '9', '7', '20', '22']","['13', '3']","['15', '8']"
388,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['4', '12', '25', '18', '13']","['24', '16', '23', '19', '5', '14', '9', '7', '20', '22']","[None, '3']","['15', '8']"
388,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['12', '25', '18', '13']","['24', '16', '23', '19', '5', '14', '9', '7', '20', '22']","['4', '3']","['15', '8']"
389,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['12', '25', '18', '13', '3']","['24', '16', '23', '19', '5', '14', '9', '7', '20', '22']","['4', None]","['15', '8']"
389,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['25', '18', '13', '3']","['24', '16', '23', '19', '5', '14', '9', '7', '20', '22']","['4', '12']","['15', '8']"
390,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['25', '18', '13', '3', '4']","['24', '16', '23', '19', '5', '14', '9', '7', '20', '22']","[None, '12']","['15', '8']"
390,8 finished I/O → ready queue,io_to_ready,8,IO1,"['25', '18', '13', '3', '4', '8']","['24', '16', '23', '19', '5', '14', '9', '7', '20', '22']","[None, '12']","['15', None]"
390,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['18', '13', '3', '4', '8']","['24', '16', '23', '19', '5', '14', '9', '7', '20', '22']","['25', '12']","['15', None]"
390,24 dispatched to IO1,dispatch_io,24,IO1,"['18', '13', '3', '4', '8']","['16', '23', '19', '5', '14', '9', '7', '20', '22']","['25', '12']","['15', '24']"
391,25 finished all bursts,finished,25,CPU0,"['18', '13', '3', '4', '8']","['16', '23', '19', '5', '14', '9', '7', '20', '22']","[None, '12']","['15', '24']"
391,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['18', '13', '3', '4', '8', '12']","['16', '23', '19', '5', '14', '9', '7', '20', '22']","[None, None]","['15', '24']"
391,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['13', '3', '4', '8', '12']","['16', '23', '19', '5', '14', '9', '7', '20', '22']","['18', None]","['15', '24']"
391,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['3', '4', '8', '12']","['16', '23', '19', '5', '14', '9', '7', '20', '22']","['18', '13']","['15', '24']"
392,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['3', '4', '8', '12', '18']","['16', '23', '19', '5', '14', '9', '7', '20', '22']","[None, '13']","['15', '24']"
392,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['4', '8', '12', '18']","['16', '23', '19', '5', '14', '9', '7', '20', '22']","['3', '13']","['15', '24']"
393,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['4', '8', '12', '18', '13']","['16', '23', '19', '5', '14', '9', '7', '20', '22']","['3', None]","['15', '24']"
393,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['8', '12', '18', '13']","['16', '23', '19', '5', '14', '9', '7', '20', '22']","['3', '4']","['15', '24']"
394,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['8', '12', '18', '13', '3']","['16', '23', '19', '5', '14', '9', '7', '20', '22']","[None, '4']","['15', '24']"
394,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['12', '18', '13', '3']","['16', '23', '19', '5', '14', '9', '7', '20', '22']","['8', '4']","['15', '24']"
395,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['12', '18', '13', '3', '4']","['16', '23', '19', '5', '14', '9', '7', '20', '22']","['8', None]","['15', '24']"
395,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['18', '13', '3', '4']","['16', '23', '19', '5', '14', '9', '7', '20', '22']","['8', '12']","['15', '24']"
396,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['18', '13', '3', '4', '8']","['16', '23', '19', '5', '14', '9', '7', '20', '22']","[None, '12']","['15', '24']"
396,15 finished I/O → ready queue,io_to_ready,15,IO0,"['18', '13', '3', '4', '8', '15']","['16', '23', '19', '5', '14', '9', '7', '20', '22']","[None, '12']","[None, '24']"
396,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['13', '3', '4', '8', '15']","['16', '23', '19', '5', '14', '9', '7', '20', '22']","['18', '12']","[None, '24']"
396,16 dispatched to IO0,dispatch_io,16,IO0,"['13', '3', '4', '8', '15']","['23', '19', '5', '14', '9', '7', '20', '22']","['18', '12']","['16', '24']"
397,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['13', '3', '4', '8', '15']","['23', '19', '5', '14', '9', '7', '20', '22', '12']","['18', None]","['16', '24']"
397,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['3', '4', '8', '15']","['23', '19', '5', '14', '9', '7', '20', '22', '12']","['18', '13']","['16', '24']"
398,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['3', '4', '8', '15', '18']","['23', '19', '5', '14', '9', '7', '20', '22', '12']","[None, '13']","['16', '24']"
398,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['4', '8', '15', '18']","['23', '19', '5', '14', '9', '7', '20', '22', '12']","['3', '13']","['16', '24']"
399,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['4', '8', '15', '18', '13']","['23', '19', '5', '14', '9', '7', '20', '22', '12']","['3', None]","['16', '24']"
399,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['8', '15', '18', '13']","['23', '19', '5', '14', '9', '7', '20', '22', '12']","['3', '4']","['16', '24']"
400,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['8', '15', '18', '13', '3']","['23', '19', '5', '14', '9', '7', '20', '22', '12']","[None, '4']","['16', '24']"
400,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['15', '18', '13', '3']","['23', '19', '5', '14', '9', '7', '20', '22', '12']","['8', '4']","['16', '24']"
401,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['15', '18', '13', '3', '4']","['23', '19', '5', '14', '9', '7', '20', '22', '12']","['8', None]","['16', '24']"
401,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['18', '13', '3', '4']","['23', '19', '5', '14', '9', '7', '20', '22', '12']","['8', '15']","['16', '24']"
402,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['18', '13', '3', '4', '8']","['23', '19', '5', '14', '9', '7', '20', '22', '12']","[None, '15']","['16', '24']"
402,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['13', '3', '4', '8']","['23', '19', '5', '14', '9', '7', '20', '22', '12']","['18', '15']","['16', '24']"
403,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['13', '3', '4', '8', '15']","['23', '19', '5', '14', '9', '7', '20', '22', '12']","['18', None]","['16', '24']"
403,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['3', '4', '8', '15']","['23', '19', '5', '14', '9', '7', '20', '22', '12']","['18', '13']","['16', '24']"
404,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['3', '4', '8', '15', '18']","['23', '19', '5', '14', '9', '7', '20', '22', '12']","[None, '13']","['16', '24']"
404,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['3', '4', '8', '15', '18']","['23', '19', '5', '14', '9', '7', '20', '22', '12', '13']","[None, None]","['16', '24']"
404,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['4', '8', '15', '18']","['23', '19', '5', '14', '9', '7', '20', '22', '12', '13']","['3', None]","['16', '24']"
404,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['8', '15', '18']","['23', '19', '5', '14', '9', '7', '20', '22', '12', '13']","['3', '4']","['16', '24']"
406,3 finished all bursts,finished,3,CPU0,"['8', '15', '18']","['23', '19', '5', '14', '9', '7', '20', '22', '12', '13']","[None, '4']","['16', '24']"
406,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['8', '15', '18', '4']","['23', '19', '5', '14', '9', '7', '20', '22', '12', '13']","[None, None]","['16', '24']"
406,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['15', '18', '4']","['23', '19', '5', '14', '9', '7', '20', '22', '12', '13']","['8', None]","['16', '24']"
406,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['18', '4']","['23', '19', '5', '14', '9', '7', '20', '22', '12', '13']","['8', '15']","['16', '24']"
408,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['18', '4', '8']","['23', '19', '5', '14', '9', '7', '20', '22', '12', '13']","[None, '15']","['16', '24']"
408,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['18', '4', '8', '15']","['23', '19', '5', '14', '9', '7', '20', '22', '12', '13']","[None, None]","['16', '24']"
408,24 finished I/O → ready queue,io_to_ready,24,IO1,"['18', '4', '8', '15', '24']","['23', '19', '5', '14', '9', '7', '20', '22', '12', '13']","[None, None]","['16', None]"
408,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['4', '8', '15', '24']","['23', '19', '5', '14', '9', '7', '20', '22', '12', '13']","['18', None]","['16', None]"
408,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['8', '15', '24']","['23', '19', '5', '14', '9', '7', '20', '22', '12', '13']","['18', '4']","['16', None]"
408,23 dispatched to IO1,dispatch_io,23,IO1,"['8', '15', '24']","['19', '5', '14', '9', '7', '20', '22', '12', '13']","['18', '4']","['16', '23']"
409,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['8', '15', '24', '18']","['19', '5', '14', '9', '7', '20', '22', '12', '13']","[None, '4']","['16', '23']"
409,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['15', '24', '18']","['19', '5', '14', '9', '7', '20', '22', '12', '13']","['8', '4']","['16', '23']"
410,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['15', '24', '18', '4']","['19', '5', '14', '9', '7', '20', '22', '12', '13']","['8', None]","['16', '23']"
410,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['24', '18', '4']","['19', '5', '14', '9', '7', '20', '22', '12', '13']","['8', '15']","['16', '23']"
411,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['24', '18', '4', '8']","['19', '5', '14', '9', '7', '20', '22', '12', '13']","[None, '15']","['16', '23']"
411,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['18', '4', '8']","['19', '5', '14', '9', '7', '20', '22', '12', '13']","['24', '15']","['16', '23']"
412,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['18', '4', '8', '15']","['19', '5', '14', '9', '7', '20', '22', '12', '13']","['24', None]","['16', '23']"
412,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['4', '8', '15']","['19', '5', '14', '9', '7', '20', '22', '12', '13']","['24', '18']","['16', '23']"
413,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['4', '8', '15', '24']","['19', '5', '14', '9', '7', '20', '22', '12', '13']","[None, '18']","['16', '23']"
413,16 finished I/O → ready queue,io_to_ready,16,IO0,"['4', '8', '15', '24', '16']","['19', '5', '14', '9', '7', '20', '22', '12', '13']","[None, '18']","[None, '23']"
413,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['8', '15', '24', '16']","['19', '5', '14', '9', '7', '20', '22', '12', '13']","['4', '18']","[None, '23']"
413,19 dispatched to IO0,dispatch_io,19,IO0,"['8', '15', '24', '16']","['5', '14', '9', '7', '20', '22', '12', '13']","['4', '18']","['19', '23']"
414,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['8', '15', '24', '16', '18']","['5', '14', '9', '7', '20', '22', '12', '13']","['4', None]","['19', '23']"
414,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['15', '24', '16', '18']","['5', '14', '9', '7', '20', '22', '12', '13']","['4', '8']","['19', '23']"
415,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['15', '24', '16', '18', '4']","['5', '14', '9', '7', '20', '22', '12', '13']","[None, '8']","['19', '23']"
415,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['15', '24', '16', '18', '4']","['5', '14', '9', '7', '20', '22', '12', '13', '8']","[None, None]","['19', '23']"
415,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['24', '16', '18', '4']","['5', '14', '9', '7', '20', '22', '12', '13', '8']","['15', None]","['19', '23']"
415,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['16', '18', '4']","['5', '14', '9', '7', '20', '22', '12', '13', '8']","['15', '24']","['19', '23']"
417,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['16', '18', '4', '15']","['5', '14', '9', '7', '20', '22', '12', '13', '8']","[None, '24']","['19', '23']"
417,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['16', '18', '4', '15', '24']","['5', '14', '9', '7', '20', '22', '12', '13', '8']","[None, None]","['19', '23']"
417,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['18', '4', '15', '24']","['5', '14', '9', '7', '20', '22', '12', '13', '8']","['16', None]","['19', '23']"
417,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['4', '15', '24']","['5', '14', '9', '7', '20', '22', '12', '13', '8']","['16', '18']","['19', '23']"
418,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['4', '15', '24']","['5', '14', '9', '7', '20', '22', '12', '13', '8', '16']","[None, '18']","['19', '23']"
418,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['15', '24']","['5', '14', '9', '7', '20', '22', '12', '13', '8', '16']","['4', '18']","['19', '23']"
419,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['15', '24', '18']","['5', '14', '9', '7', '20', '22', '12', '13', '8', '16']","['4', None]","['19', '23']"
419,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['24', '18']","['5', '14', '9', '7', '20', '22', '12', '13', '8', '16']","['4', '15']","['19', '23']"
420,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['24', '18', '4']","['5', '14', '9', '7', '20', '22', '12', '13', '8', '16']","[None, '15']","['19', '23']"
420,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['18', '4']","['5', '14', '9', '7', '20', '22', '12', '13', '8', '16']","['24', '15']","['19', '23']"
421,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['18', '4', '15']","['5', '14', '9', '7', '20', '22', '12', '13', '8', '16']","['24', None]","['19', '23']"
421,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['4', '15']","['5', '14', '9', '7', '20', '22', '12', '13', '8', '16']","['24', '18']","['19', '23']"
422,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['4', '15', '24']","['5', '14', '9', '7', '20', '22', '12', '13', '8', '16']","[None, '18']","['19', '23']"
422,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['15', '24']","['5', '14', '9', '7', '20', '22', '12', '13', '8', '16']","['4', '18']","['19', '23']"
423,4 finished all bursts,finished,4,CPU0,"['15', '24']","['5', '14', '9', '7', '20', '22', '12', '13', '8', '16']","[None, '18']","['19', '23']"
423,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['15', '24', '18']","['5', '14', '9', '7', '20', '22', '12', '13', '8', '16']","[None, None]","['19', '23']"
423,23 finished I/O → ready queue,io_to_ready,23,IO1,"['15', '24', '18', '23']","['5', '14', '9', '7', '20', '22', '12', '13', '8', '16']","[None, None]","['19', None]"
423,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['24', '18', '23']","['5', '14', '9', '7', '20', '22', '12', '13', '8', '16']","['15', None]","['19', None]"
423,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['18', '23']","['5', '14', '9', '7', '20', '22', '12', '13', '8', '16']","['15', '24']","['19', None]"
423,5 dispatched to IO1,dispatch_io,5,IO1,"['18', '23']","['14', '9', '7', '20', '22', '12', '13', '8', '16']","['15', '24']","['19', '5']"
424,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['18', '23', '15']","['14', '9', '7', '20', '22', '12', '13', '8', '16']","[None, '24']","['19', '5']"
424,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['23', '15']","['14', '9', '7', '20', '22', '12', '13', '8', '16']","['18', '24']","['19', '5']"
425,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['23', '15', '24']","['14', '9', '7', '20', '22', '12', '13', '8', '16']","['18', None]","['19', '5']"
425,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['15', '24']","['14', '9', '7', '20', '22', '12', '13', '8', '16']","['18', '23']","['19', '5']"
426,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['15', '24', '18']","['14', '9', '7', '20', '22', '12', '13', '8', '16']","[None, '23']","['19', '5']"
426,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['24', '18']","['14', '9', '7', '20', '22', '12', '13', '8', '16']","['15', '23']","['19', '5']"
427,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['24', '18', '23']","['14', '9', '7', '20', '22', '12', '13', '8', '16']","['15', None]","['19', '5']"
427,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['18', '23']","['14', '9', '7', '20', '22', '12', '13', '8', '16']","['15', '24']","['19', '5']"
428,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['18', '23', '15']","['14', '9', '7', '20', '22', '12', '13', '8', '16']","[None, '24']","['19', '5']"
428,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['23', '15']","['14', '9', '7', '20', '22', '12', '13', '8', '16']","['18', '24']","['19', '5']"
429,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['23', '15']","['14', '9', '7', '20', '22', '12', '13', '8', '16', '24']","['18', None]","['19', '5']"
429,23 dispatched to CPU1,dispatch_cpu,23,CPU1,['15'],"['14', '9', '7', '20', '22', '12', '13', '8', '16', '24']","['18', '23']","['19', '5']"
430,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['15', '18']","['14', '9', '7', '20', '22', '12', '13', '8', '16', '24']","[None, '23']","['19', '5']"
430,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['18'],"['14', '9', '7', '20', '22', '12', '13', '8', '16', '24']","['15', '23']","['19', '5']"
431,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['18', '23']","['14', '9', '7', '20', '22', '12', '13', '8', '16', '24']","['15', None]","['19', '5']"
431,18 dispatched to CPU1,dispatch_cpu,18,CPU1,['23'],"['14', '9', '7', '20', '22', '12', '13', '8', '16', '24']","['15', '18']","['19', '5']"
432,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['23', '15']","['14', '9', '7', '20', '22', '12', '13', '8', '16', '24']","[None, '18']","['19', '5']"
432,23 dispatched to CPU0,dispatch_cpu,23,CPU0,['15'],"['14', '9', '7', '20', '22', '12', '13', '8', '16', '24']","['23', '18']","['19', '5']"
433,18 finished CPU → wait queue,cpu_to_io,18,CPU1,['15'],"['14', '9', '7', '20', '22', '12', '13', '8', '16', '24', '18']","['23', None]","['19', '5']"
433,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['14', '9', '7', '20', '22', '12', '13', '8', '16', '24', '18']","['23', '15']","['19', '5']"
434,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['14', '9', '7', '20', '22', '12', '13', '8', '16', '24', '18']","[None, '15']","['19', '5']"
434,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['14', '9', '7', '20', '22', '12', '13', '8', '16', '24', '18']","['23', '15']","['19', '5']"
435,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,['15'],"['14', '9', '7', '20', '22', '12', '13', '8', '16', '24', '18']","['23', None]","['19', '5']"
435,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['14', '9', '7', '20', '22', '12', '13', '8', '16', '24', '18']","['23', '15']","['19', '5']"
436,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['14', '9', '7', '20', '22', '12', '13', '8', '16', '24', '18', '23']","[None, '15']","['19', '5']"
436,19 finished I/O → ready queue,io_to_ready,19,IO0,['19'],"['14', '9', '7', '20', '22', '12', '13', '8', '16', '24', '18', '23']","[None, '15']","[None, '5']"
436,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['14', '9', '7', '20', '22', '12', '13', '8', '16', '24', '18', '23']","['19', '15']","[None, '5']"
436,14 dispatched to IO0,dispatch_io,14,IO0,[],"['9', '7', '20', '22', '12', '13', '8', '16', '24', '18', '23']","['19', '15']","['14', '5']"
437,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,['15'],"['9', '7', '20', '22', '12', '13', '8', '16', '24', '18', '23']","['19', None]","['14', '5']"
437,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['9', '7', '20', '22', '12', '13', '8', '16', '24', '18', '23']","['19', '15']","['14', '5']"
438,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['9', '7', '20', '22', '12', '13', '8', '16', '24', '18', '23']","[None, '15']","['14', '5']"
438,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['9', '7', '20', '22', '12', '13', '8', '16', '24', '18', '23']","['19', '15']","['14', '5']"
439,15 finished all bursts,finished,15,CPU1,[],"['9', '7', '20', '22', '12', '13', '8', '16', '24', '18', '23']","['19', None]","['14', '5']"
440,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['9', '7', '20', '22', '12', '13', '8', '16', '24', '18', '23']","[None, None]","['14', '5']"
440,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['9', '7', '20', '22', '12', '13', '8', '16', '24', '18', '23']","['19', None]","['14', '5']"
442,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['9', '7', '20', '22', '12', '13', '8', '16', '24', '18', '23']","[None, None]","['14', '5']"
442,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['9', '7', '20', '22', '12', '13', '8', '16', '24', '18', '23']","['19', None]","['14', '5']"
443,19 finished all bursts,finished,19,CPU0,[],"['9', '7', '20', '22', '12', '13', '8', '16', '24', '18', '23']","[None, None]","['14', '5']"
444,5 finished I/O → ready queue,io_to_ready,5,IO1,['5'],"['9', '7', '20', '22', '12', '13', '8', '16', '24', '18', '23']","[None, None]","['14', None]"
444,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['9', '7', '20', '22', '12', '13', '8', '16', '24', '18', '23']","['5', None]","['14', None]"
444,9 dispatched to IO1,dispatch_io,9,IO1,[],"['7', '20', '22', '12', '13', '8', '16', '24', '18', '23']","['5', None]","['14', '9']"
446,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['7', '20', '22', '12', '13', '8', '16', '24', '18', '23']","[None, None]","['14', '9']"
446,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['7', '20', '22', '12', '13', '8', '16', '24', '18', '23']","['5', None]","['14', '9']"
448,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['7', '20', '22', '12', '13', '8', '16', '24', '18', '23']","[None, None]","['14', '9']"
448,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['7', '20', '22', '12', '13', '8', '16', '24', '18', '23']","['5', None]","['14', '9']"
450,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['7', '20', '22', '12', '13', '8', '16', '24', '18', '23']","[None, None]","['14', '9']"
450,14 finished I/O → ready queue,io_to_ready,14,IO0,"['5', '14']","['7', '20', '22', '12', '13', '8', '16', '24', '18', '23']","[None, None]","[None, '9']"
450,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['14'],"['7', '20', '22', '12', '13', '8', '16', '24', '18', '23']","['5', None]","[None, '9']"
450,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['7', '20', '22', '12', '13', '8', '16', '24', '18', '23']","['5', '14']","[None, '9']"
450,7 dispatched to IO0,dispatch_io,7,IO0,[],"['20', '22', '12', '13', '8', '16', '24', '18', '23']","['5', '14']","['7', '9']"
452,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['20', '22', '12', '13', '8', '16', '24', '18', '23']","[None, '14']","['7', '9']"
452,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['5', '14']","['20', '22', '12', '13', '8', '16', '24', '18', '23']","[None, None]","['7', '9']"
452,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['14'],"['20', '22', '12', '13', '8', '16', '24', '18', '23']","['5', None]","['7', '9']"
452,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['20', '22', '12', '13', '8', '16', '24', '18', '23']","['5', '14']","['7', '9']"
454,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['20', '22', '12', '13', '8', '16', '24', '18', '23']","[None, '14']","['7', '9']"
454,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['5', '14']","['20', '22', '12', '13', '8', '16', '24', '18', '23']","[None, None]","['7', '9']"
454,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['14'],"['20', '22', '12', '13', '8', '16', '24', '18', '23']","['5', None]","['7', '9']"
454,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['20', '22', '12', '13', '8', '16', '24', '18', '23']","['5', '14']","['7', '9']"
456,5 finished CPU → wait queue,cpu_to_io,5,CPU0,[],"['20', '22', '12', '13', '8', '16', '24', '18', '23', '5']","[None, '14']","['7', '9']"
456,14 finished all bursts,finished,14,CPU1,[],"['20', '22', '12', '13', '8', '16', '24', '18', '23', '5']","[None, None]","['7', '9']"
457,9 finished I/O → ready queue,io_to_ready,9,IO1,['9'],"['20', '22', '12', '13', '8', '16', '24', '18', '23', '5']","[None, None]","['7', None]"
457,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['20', '22', '12', '13', '8', '16', '24', '18', '23', '5']","['9', None]","['7', None]"
457,20 dispatched to IO1,dispatch_io,20,IO1,[],"['22', '12', '13', '8', '16', '24', '18', '23', '5']","['9', None]","['7', '20']"
459,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['22', '12', '13', '8', '16', '24', '18', '23', '5']","[None, None]","['7', '20']"
459,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['22', '12', '13', '8', '16', '24', '18', '23', '5']","['9', None]","['7', '20']"
461,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['22', '12', '13', '8', '16', '24', '18', '23', '5']","[None, None]","['7', '20']"
461,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['22', '12', '13', '8', '16', '24', '18', '23', '5']","['9', None]","['7', '20']"
462,9 finished CPU → wait queue,cpu_to_io,9,CPU0,[],"['22', '12', '13', '8', '16', '24', '18', '23', '5', '9']","[None, None]","['7', '20']"
473,7 finished I/O → ready queue,io_to_ready,7,IO0,['7'],"['22', '12', '13', '8', '16', '24', '18', '23', '5', '9']","[None, None]","[None, '20']"
473,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['22', '12', '13', '8', '16', '24', '18', '23', '5', '9']","['7', None]","[None, '20']"
473,22 dispatched to IO0,dispatch_io,22,IO0,[],"['12', '13', '8', '16', '24', '18', '23', '5', '9']","['7', None]","['22', '20']"
475,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['12', '13', '8', '16', '24', '18', '23', '5', '9']","[None, None]","['22', '20']"
475,20 finished I/O → ready queue,io_to_ready,20,IO1,"['7', '20']","['12', '13', '8', '16', '24', '18', '23', '5', '9']","[None, None]","['22', None]"
475,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['20'],"['12', '13', '8', '16', '24', '18', '23', '5', '9']","['7', None]","['22', None]"
475,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['12', '13', '8', '16', '24', '18', '23', '5', '9']","['7', '20']","['22', None]"
475,12 dispatched to IO1,dispatch_io,12,IO1,[],"['13', '8', '16', '24', '18', '23', '5', '9']","['7', '20']","['22', '12']"
477,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['13', '8', '16', '24', '18', '23', '5', '9', '7']","[None, '20']","['22', '12']"
477,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,['20'],"['13', '8', '16', '24', '18', '23', '5', '9', '7']","[None, None]","['22', '12']"
477,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['13', '8', '16', '24', '18', '23', '5', '9', '7']","['20', None]","['22', '12']"
479,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['13', '8', '16', '24', '18', '23', '5', '9', '7']","[None, None]","['22', '12']"
479,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['13', '8', '16', '24', '18', '23', '5', '9', '7']","['20', None]","['22', '12']"
481,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['13', '8', '16', '24', '18', '23', '5', '9', '7']","[None, None]","['22', '12']"
481,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['13', '8', '16', '24', '18', '23', '5', '9', '7']","['20', None]","['22', '12']"
483,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['13', '8', '16', '24', '18', '23', '5', '9', '7']","[None, None]","['22', '12']"
483,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['13', '8', '16', '24', '18', '23', '5', '9', '7']","['20', None]","['22', '12']"
485,20 finished CPU → wait queue,cpu_to_io,20,CPU0,[],"['13', '8', '16', '24', '18', '23', '5', '9', '7', '20']","[None, None]","['22', '12']"
487,12 finished I/O → ready queue,io_to_ready,12,IO1,['12'],"['13', '8', '16', '24', '18', '23', '5', '9', '7', '20']","[None, None]","['22', None]"
487,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['13', '8', '16', '24', '18', '23', '5', '9', '7', '20']","['12', None]","['22', None]"
487,13 dispatched to IO1,dispatch_io,13,IO1,[],"['8', '16', '24', '18', '23', '5', '9', '7', '20']","['12', None]","['22', '13']"
488,22 finished I/O → ready queue,io_to_ready,22,IO0,['22'],"['8', '16', '24', '18', '23', '5', '9', '7', '20']","['12', None]","[None, '13']"
488,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['8', '16', '24', '18', '23', '5', '9', '7', '20']","['12', '22']","[None, '13']"
488,8 dispatched to IO0,dispatch_io,8,IO0,[],"['16', '24', '18', '23', '5', '9', '7', '20']","['12', '22']","['8', '13']"
489,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['16', '24', '18', '23', '5', '9', '7', '20']","[None, '22']","['8', '13']"
489,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['16', '24', '18', '23', '5', '9', '7', '20']","['12', '22']","['8', '13']"
490,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,['22'],"['16', '24', '18', '23', '5', '9', '7', '20']","['12', None]","['8', '13']"
490,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['16', '24', '18', '23', '5', '9', '7', '20']","['12', '22']","['8', '13']"
491,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['16', '24', '18', '23', '5', '9', '7', '20']","[None, '22']","['8', '13']"
491,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['16', '24', '18', '23', '5', '9', '7', '20']","['12', '22']","['8', '13']"
492,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,['12'],"['16', '24', '18', '23', '5', '9', '7', '20']","[None, '22']","['8', '13']"
492,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['12', '22']","['16', '24', '18', '23', '5', '9', '7', '20']","[None, None]","['8', '13']"
492,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['22'],"['16', '24', '18', '23', '5', '9', '7', '20']","['12', None]","['8', '13']"
492,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['16', '24', '18', '23', '5', '9', '7', '20']","['12', '22']","['8', '13']"
493,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['16', '24', '18', '23', '5', '9', '7', '20', '12']","[None, '22']","['8', '13']"
494,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,['22'],"['16', '24', '18', '23', '5', '9', '7', '20', '12']","[None, None]","['8', '13']"
494,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['16', '24', '18', '23', '5', '9', '7', '20', '12']","['22', None]","['8', '13']"
496,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,['22'],"['16', '24', '18', '23', '5', '9', '7', '20', '12']","[None, None]","['8', '13']"
496,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['16', '24', '18', '23', '5', '9', '7', '20', '12']","['22', None]","['8', '13']"
497,13 finished I/O → ready queue,io_to_ready,13,IO1,['13'],"['16', '24', '18', '23', '5', '9', '7', '20', '12']","['22', None]","['8', None]"
497,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['16', '24', '18', '23', '5', '9', '7', '20', '12']","['22', '13']","['8', None]"
497,16 dispatched to IO1,dispatch_io,16,IO1,[],"['24', '18', '23', '5', '9', '7', '20', '12']","['22', '13']","['8', '16']"
498,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['24', '18', '23', '5', '9', '7', '20', '12']","[None, '13']","['8', '16']"
498,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['24', '18', '23', '5', '9', '7', '20', '12']","['22', '13']","['8', '16']"
499,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,['13'],"['24', '18', '23', '5', '9', '7', '20', '12']","['22', None]","['8', '16']"
499,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['24', '18', '23', '5', '9', '7', '20', '12']","['22', '13']","['8', '16']"
500,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['24', '18', '23', '5', '9', '7', '20', '12']","[None, '13']","['8', '16']"
500,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['24', '18', '23', '5', '9', '7', '20', '12']","['22', '13']","['8', '16']"
501,22 finished CPU → wait queue,cpu_to_io,22,CPU0,[],"['24', '18', '23', '5', '9', '7', '20', '12', '22']","[None, '13']","['8', '16']"
501,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,['13'],"['24', '18', '23', '5', '9', '7', '20', '12', '22']","[None, None]","['8', '16']"
501,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['24', '18', '23', '5', '9', '7', '20', '12', '22']","['13', None]","['8', '16']"
503,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['24', '18', '23', '5', '9', '7', '20', '12', '22']","[None, None]","['8', '16']"
503,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['24', '18', '23', '5', '9', '7', '20', '12', '22']","['13', None]","['8', '16']"
504,13 finished CPU → wait queue,cpu_to_io,13,CPU0,[],"['24', '18', '23', '5', '9', '7', '20', '12', '22', '13']","[None, None]","['8', '16']"
510,8 finished I/O → ready queue,io_to_ready,8,IO0,['8'],"['24', '18', '23', '5', '9', '7', '20', '12', '22', '13']","[None, None]","[None, '16']"
510,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['24', '18', '23', '5', '9', '7', '20', '12', '22', '13']","['8', None]","[None, '16']"
510,24 dispatched to IO0,dispatch_io,24,IO0,[],"['18', '23', '5', '9', '7', '20', '12', '22', '13']","['8', None]","['24', '16']"
512,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['18', '23', '5', '9', '7', '20', '12', '22', '13']","[None, None]","['24', '16']"
512,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['18', '23', '5', '9', '7', '20', '12', '22', '13']","['8', None]","['24', '16']"
514,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['18', '23', '5', '9', '7', '20', '12', '22', '13']","[None, None]","['24', '16']"
514,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['18', '23', '5', '9', '7', '20', '12', '22', '13']","['8', None]","['24', '16']"
516,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['18', '23', '5', '9', '7', '20', '12', '22', '13']","[None, None]","['24', '16']"
516,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['18', '23', '5', '9', '7', '20', '12', '22', '13']","['8', None]","['24', '16']"
518,8 finished CPU → wait queue,cpu_to_io,8,CPU0,[],"['18', '23', '5', '9', '7', '20', '12', '22', '13', '8']","[None, None]","['24', '16']"
519,16 finished I/O → ready queue,io_to_ready,16,IO1,['16'],"['18', '23', '5', '9', '7', '20', '12', '22', '13', '8']","[None, None]","['24', None]"
519,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['18', '23', '5', '9', '7', '20', '12', '22', '13', '8']","['16', None]","['24', None]"
519,18 dispatched to IO1,dispatch_io,18,IO1,[],"['23', '5', '9', '7', '20', '12', '22', '13', '8']","['16', None]","['24', '18']"
521,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['23', '5', '9', '7', '20', '12', '22', '13', '8']","[None, None]","['24', '18']"
521,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['23', '5', '9', '7', '20', '12', '22', '13', '8']","['16', None]","['24', '18']"
523,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['23', '5', '9', '7', '20', '12', '22', '13', '8']","[None, None]","['24', '18']"
523,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['23', '5', '9', '7', '20', '12', '22', '13', '8']","['16', None]","['24', '18']"
524,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,['16'],"['23', '5', '9', '7', '20', '12', '22', '13', '8']","[None, None]","['24', '18']"
524,24 finished I/O → ready queue,io_to_ready,24,IO0,"['16', '24']","['23', '5', '9', '7', '20', '12', '22', '13', '8']","[None, None]","[None, '18']"
524,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['24'],"['23', '5', '9', '7', '20', '12', '22', '13', '8']","['16', None]","[None, '18']"
524,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['23', '5', '9', '7', '20', '12', '22', '13', '8']","['16', '24']","[None, '18']"
524,23 dispatched to IO0,dispatch_io,23,IO0,[],"['5', '9', '7', '20', '12', '22', '13', '8']","['16', '24']","['23', '18']"
526,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['5', '9', '7', '20', '12', '22', '13', '8']","[None, '24']","['23', '18']"
526,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['16', '24']","['5', '9', '7', '20', '12', '22', '13', '8']","[None, None]","['23', '18']"
526,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['24'],"['5', '9', '7', '20', '12', '22', '13', '8']","['16', None]","['23', '18']"
526,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['5', '9', '7', '20', '12', '22', '13', '8']","['16', '24']","['23', '18']"
528,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['5', '9', '7', '20', '12', '22', '13', '8']","[None, '24']","['23', '18']"
528,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['16', '24']","['5', '9', '7', '20', '12', '22', '13', '8']","[None, None]","['23', '18']"
528,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['24'],"['5', '9', '7', '20', '12', '22', '13', '8']","['16', None]","['23', '18']"
528,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['5', '9', '7', '20', '12', '22', '13', '8']","['16', '24']","['23', '18']"
530,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['5', '9', '7', '20', '12', '22', '13', '8']","[None, '24']","['23', '18']"
530,24 finished CPU → wait queue,cpu_to_io,24,CPU1,['16'],"['5', '9', '7', '20', '12', '22', '13', '8', '24']","[None, None]","['23', '18']"
530,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['5', '9', '7', '20', '12', '22', '13', '8', '24']","['16', None]","['23', '18']"
532,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['5', '9', '7', '20', '12', '22', '13', '8', '24']","[None, None]","['23', '18']"
532,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['5', '9', '7', '20', '12', '22', '13', '8', '24']","['16', None]","['23', '18']"
534,16 finished CPU → wait queue,cpu_to_io,16,CPU0,[],"['5', '9', '7', '20', '12', '22', '13', '8', '24', '16']","[None, None]","['23', '18']"
542,23 finished I/O → ready queue,io_to_ready,23,IO0,['23'],"['5', '9', '7', '20', '12', '22', '13', '8', '24', '16']","[None, None]","[None, '18']"
542,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['5', '9', '7', '20', '12', '22', '13', '8', '24', '16']","['23', None]","[None, '18']"
542,5 dispatched to IO0,dispatch_io,5,IO0,[],"['9', '7', '20', '12', '22', '13', '8', '24', '16']","['23', None]","['5', '18']"
544,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['9', '7', '20', '12', '22', '13', '8', '24', '16']","[None, None]","['5', '18']"
544,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['9', '7', '20', '12', '22', '13', '8', '24', '16']","['23', None]","['5', '18']"
545,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,['23'],"['9', '7', '20', '12', '22', '13', '8', '24', '16']","[None, None]","['5', '18']"
545,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['9', '7', '20', '12', '22', '13', '8', '24', '16']","['23', None]","['5', '18']"
547,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['9', '7', '20', '12', '22', '13', '8', '24', '16']","[None, None]","['5', '18']"
547,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['9', '7', '20', '12', '22', '13', '8', '24', '16']","['23', None]","['5', '18']"
549,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['9', '7', '20', '12', '22', '13', '8', '24', '16', '23']","[None, None]","['5', '18']"
549,18 finished I/O → ready queue,io_to_ready,18,IO1,['18'],"['9', '7', '20', '12', '22', '13', '8', '24', '16', '23']","[None, None]","['5', None]"
549,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['9', '7', '20', '12', '22', '13', '8', '24', '16', '23']","['18', None]","['5', None]"
549,9 dispatched to IO1,dispatch_io,9,IO1,[],"['7', '20', '12', '22', '13', '8', '24', '16', '23']","['18', None]","['5', '9']"
551,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['7', '20', '12', '22', '13', '8', '24', '16', '23']","[None, None]","['5', '9']"
551,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['7', '20', '12', '22', '13', '8', '24', '16', '23']","['18', None]","['5', '9']"
553,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['7', '20', '12', '22', '13', '8', '24', '16', '23']","[None, None]","['5', '9']"
553,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['7', '20', '12', '22', '13', '8', '24', '16', '23']","['18', None]","['5', '9']"
555,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['7', '20', '12', '22', '13', '8', '24', '16', '23']","[None, None]","['5', '9']"
555,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['7', '20', '12', '22', '13', '8', '24', '16', '23']","['18', None]","['5', '9']"
557,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['7', '20', '12', '22', '13', '8', '24', '16', '23']","[None, None]","['5', '9']"
557,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['7', '20', '12', '22', '13', '8', '24', '16', '23']","['18', None]","['5', '9']"
559,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['7', '20', '12', '22', '13', '8', '24', '16', '23']","[None, None]","['5', '9']"
559,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['7', '20', '12', '22', '13', '8', '24', '16', '23']","['18', None]","['5', '9']"
561,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['7', '20', '12', '22', '13', '8', '24', '16', '23']","[None, None]","['5', '9']"
561,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['7', '20', '12', '22', '13', '8', '24', '16', '23']","['18', None]","['5', '9']"
563,18 finished all bursts,finished,18,CPU0,[],"['7', '20', '12', '22', '13', '8', '24', '16', '23']","[None, None]","['5', '9']"
568,5 finished I/O → ready queue,io_to_ready,5,IO0,['5'],"['7', '20', '12', '22', '13', '8', '24', '16', '23']","[None, None]","[None, '9']"
568,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['7', '20', '12', '22', '13', '8', '24', '16', '23']","['5', None]","[None, '9']"
568,7 dispatched to IO0,dispatch_io,7,IO0,[],"['20', '12', '22', '13', '8', '24', '16', '23']","['5', None]","['7', '9']"
570,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['20', '12', '22', '13', '8', '24', '16', '23']","[None, None]","['7', '9']"
570,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['20', '12', '22', '13', '8', '24', '16', '23']","['5', None]","['7', '9']"
572,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['20', '12', '22', '13', '8', '24', '16', '23']","[None, None]","['7', '9']"
572,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['20', '12', '22', '13', '8', '24', '16', '23']","['5', None]","['7', '9']"
573,9 finished I/O → ready queue,io_to_ready,9,IO1,['9'],"['20', '12', '22', '13', '8', '24', '16', '23']","['5', None]","['7', None]"
573,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['20', '12', '22', '13', '8', '24', '16', '23']","['5', '9']","['7', None]"
573,20 dispatched to IO1,dispatch_io,20,IO1,[],"['12', '22', '13', '8', '24', '16', '23']","['5', '9']","['7', '20']"
574,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['12', '22', '13', '8', '24', '16', '23']","[None, '9']","['7', '20']"
574,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['12', '22', '13', '8', '24', '16', '23']","['5', '9']","['7', '20']"
575,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,['9'],"['12', '22', '13', '8', '24', '16', '23']","['5', None]","['7', '20']"
575,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['12', '22', '13', '8', '24', '16', '23']","['5', '9']","['7', '20']"
576,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['12', '22', '13', '8', '24', '16', '23']","[None, '9']","['7', '20']"
576,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['12', '22', '13', '8', '24', '16', '23']","['5', '9']","['7', '20']"
577,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,['9'],"['12', '22', '13', '8', '24', '16', '23']","['5', None]","['7', '20']"
577,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['12', '22', '13', '8', '24', '16', '23']","['5', '9']","['7', '20']"
578,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['12', '22', '13', '8', '24', '16', '23']","[None, '9']","['7', '20']"
578,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['12', '22', '13', '8', '24', '16', '23']","['5', '9']","['7', '20']"
579,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,['9'],"['12', '22', '13', '8', '24', '16', '23']","['5', None]","['7', '20']"
579,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['12', '22', '13', '8', '24', '16', '23']","['5', '9']","['7', '20']"
580,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['12', '22', '13', '8', '24', '16', '23']","[None, '9']","['7', '20']"
580,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['12', '22', '13', '8', '24', '16', '23']","['5', '9']","['7', '20']"
581,5 finished CPU → wait queue,cpu_to_io,5,CPU0,[],"['12', '22', '13', '8', '24', '16', '23', '5']","[None, '9']","['7', '20']"
581,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,['9'],"['12', '22', '13', '8', '24', '16', '23', '5']","[None, None]","['7', '20']"
581,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['12', '22', '13', '8', '24', '16', '23', '5']","['9', None]","['7', '20']"
583,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['12', '22', '13', '8', '24', '16', '23', '5']","[None, None]","['7', '20']"
583,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['12', '22', '13', '8', '24', '16', '23', '5']","['9', None]","['7', '20']"
584,9 finished CPU → wait queue,cpu_to_io,9,CPU0,[],"['12', '22', '13', '8', '24', '16', '23', '5', '9']","[None, None]","['7', '20']"
584,7 finished I/O → ready queue,io_to_ready,7,IO0,['7'],"['12', '22', '13', '8', '24', '16', '23', '5', '9']","[None, None]","[None, '20']"
584,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['12', '22', '13', '8', '24', '16', '23', '5', '9']","['7', None]","[None, '20']"
584,12 dispatched to IO0,dispatch_io,12,IO0,[],"['22', '13', '8', '24', '16', '23', '5', '9']","['7', None]","['12', '20']"
586,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['22', '13', '8', '24', '16', '23', '5', '9']","[None, None]","['12', '20']"
586,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['22', '13', '8', '24', '16', '23', '5', '9']","['7', None]","['12', '20']"
587,20 finished I/O → ready queue,io_to_ready,20,IO1,['20'],"['22', '13', '8', '24', '16', '23', '5', '9']","['7', None]","['12', None]"
587,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['22', '13', '8', '24', '16', '23', '5', '9']","['7', '20']","['12', None]"
587,22 dispatched to IO1,dispatch_io,22,IO1,[],"['13', '8', '24', '16', '23', '5', '9']","['7', '20']","['12', '22']"
588,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['13', '8', '24', '16', '23', '5', '9']","[None, '20']","['12', '22']"
588,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['13', '8', '24', '16', '23', '5', '9']","['7', '20']","['12', '22']"
589,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,['20'],"['13', '8', '24', '16', '23', '5', '9']","['7', None]","['12', '22']"
589,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['13', '8', '24', '16', '23', '5', '9']","['7', '20']","['12', '22']"
590,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,['7'],"['13', '8', '24', '16', '23', '5', '9']","[None, '20']","['12', '22']"
590,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['13', '8', '24', '16', '23', '5', '9']","['7', '20']","['12', '22']"
591,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,['20'],"['13', '8', '24', '16', '23', '5', '9']","['7', None]","['12', '22']"
591,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['13', '8', '24', '16', '23', '5', '9']","['7', '20']","['12', '22']"
592,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['13', '8', '24', '16', '23', '5', '9']","[None, '20']","['12', '22']"
592,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['13', '8', '24', '16', '23', '5', '9']","['7', '20']","['12', '22']"
593,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,['20'],"['13', '8', '24', '16', '23', '5', '9']","['7', None]","['12', '22']"
593,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['13', '8', '24', '16', '23', '5', '9']","['7', '20']","['12', '22']"
594,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['13', '8', '24', '16', '23', '5', '9']","[None, '20']","['12', '22']"
594,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['13', '8', '24', '16', '23', '5', '9']","['7', '20']","['12', '22']"
595,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,['20'],"['13', '8', '24', '16', '23', '5', '9']","['7', None]","['12', '22']"
595,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['13', '8', '24', '16', '23', '5', '9']","['7', '20']","['12', '22']"
596,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['13', '8', '24', '16', '23', '5', '9']","[None, '20']","['12', '22']"
596,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['13', '8', '24', '16', '23', '5', '9']","['7', '20']","['12', '22']"
597,20 finished CPU → wait queue,cpu_to_io,20,CPU1,[],"['13', '8', '24', '16', '23', '5', '9', '20']","['7', None]","['12', '22']"
598,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['13', '8', '24', '16', '23', '5', '9', '20']","[None, None]","['12', '22']"
598,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['13', '8', '24', '16', '23', '5', '9', '20']","['7', None]","['12', '22']"
600,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['13', '8', '24', '16', '23', '5', '9', '20']","[None, None]","['12', '22']"
600,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['13', '8', '24', '16', '23', '5', '9', '20']","['7', None]","['12', '22']"
601,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['13', '8', '24', '16', '23', '5', '9', '20', '7']","[None, None]","['12', '22']"
601,22 finished I/O → ready queue,io_to_ready,22,IO1,['22'],"['13', '8', '24', '16', '23', '5', '9', '20', '7']","[None, None]","['12', None]"
601,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['13', '8', '24', '16', '23', '5', '9', '20', '7']","['22', None]","['12', None]"
601,13 dispatched to IO1,dispatch_io,13,IO1,[],"['8', '24', '16', '23', '5', '9', '20', '7']","['22', None]","['12', '13']"
603,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['8', '24', '16', '23', '5', '9', '20', '7']","[None, None]","['12', '13']"
603,12 finished I/O → ready queue,io_to_ready,12,IO0,"['22', '12']","['8', '24', '16', '23', '5', '9', '20', '7']","[None, None]","[None, '13']"
603,22 dispatched to CPU0,dispatch_cpu,22,CPU0,['12'],"['8', '24', '16', '23', '5', '9', '20', '7']","['22', None]","[None, '13']"
603,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['8', '24', '16', '23', '5', '9', '20', '7']","['22', '12']","[None, '13']"
603,8 dispatched to IO0,dispatch_io,8,IO0,[],"['24', '16', '23', '5', '9', '20', '7']","['22', '12']","['8', '13']"
604,22 finished all bursts,finished,22,CPU0,[],"['24', '16', '23', '5', '9', '20', '7']","[None, '12']","['8', '13']"
605,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,['12'],"['24', '16', '23', '5', '9', '20', '7']","[None, None]","['8', '13']"
605,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['24', '16', '23', '5', '9', '20', '7']","['12', None]","['8', '13']"
607,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['24', '16', '23', '5', '9', '20', '7']","[None, None]","['8', '13']"
607,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['24', '16', '23', '5', '9', '20', '7']","['12', None]","['8', '13']"
609,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['24', '16', '23', '5', '9', '20', '7']","[None, None]","['8', '13']"
609,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['24', '16', '23', '5', '9', '20', '7']","['12', None]","['8', '13']"
611,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['24', '16', '23', '5', '9', '20', '7']","[None, None]","['8', '13']"
611,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['24', '16', '23', '5', '9', '20', '7']","['12', None]","['8', '13']"
613,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['24', '16', '23', '5', '9', '20', '7']","[None, None]","['8', '13']"
613,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['24', '16', '23', '5', '9', '20', '7']","['12', None]","['8', '13']"
615,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['24', '16', '23', '5', '9', '20', '7']","[None, None]","['8', '13']"
615,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['24', '16', '23', '5', '9', '20', '7']","['12', None]","['8', '13']"
616,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['24', '16', '23', '5', '9', '20', '7', '12']","[None, None]","['8', '13']"
617,8 finished I/O → ready queue,io_to_ready,8,IO0,['8'],"['24', '16', '23', '5', '9', '20', '7', '12']","[None, None]","[None, '13']"
617,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['24', '16', '23', '5', '9', '20', '7', '12']","['8', None]","[None, '13']"
617,24 dispatched to IO0,dispatch_io,24,IO0,[],"['16', '23', '5', '9', '20', '7', '12']","['8', None]","['24', '13']"
618,13 finished I/O → ready queue,io_to_ready,13,IO1,['13'],"['16', '23', '5', '9', '20', '7', '12']","['8', None]","['24', None]"
618,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['16', '23', '5', '9', '20', '7', '12']","['8', '13']","['24', None]"
618,16 dispatched to IO1,dispatch_io,16,IO1,[],"['23', '5', '9', '20', '7', '12']","['8', '13']","['24', '16']"
619,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['23', '5', '9', '20', '7', '12']","[None, '13']","['24', '16']"
619,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['23', '5', '9', '20', '7', '12']","['8', '13']","['24', '16']"
620,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,['13'],"['23', '5', '9', '20', '7', '12']","['8', None]","['24', '16']"
620,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['23', '5', '9', '20', '7', '12']","['8', '13']","['24', '16']"
621,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['23', '5', '9', '20', '7', '12']","[None, '13']","['24', '16']"
621,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['23', '5', '9', '20', '7', '12']","['8', '13']","['24', '16']"
622,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,['13'],"['23', '5', '9', '20', '7', '12']","['8', None]","['24', '16']"
622,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['23', '5', '9', '20', '7', '12']","['8', '13']","['24', '16']"
623,8 finished CPU → wait queue,cpu_to_io,8,CPU0,[],"['23', '5', '9', '20', '7', '12', '8']","[None, '13']","['24', '16']"
624,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,['13'],"['23', '5', '9', '20', '7', '12', '8']","[None, None]","['24', '16']"
624,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['23', '5', '9', '20', '7', '12', '8']","['13', None]","['24', '16']"
626,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['23', '5', '9', '20', '7', '12', '8']","[None, None]","['24', '16']"
626,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['23', '5', '9', '20', '7', '12', '8']","['13', None]","['24', '16']"
627,13 finished CPU → wait queue,cpu_to_io,13,CPU0,[],"['23', '5', '9', '20', '7', '12', '8', '13']","[None, None]","['24', '16']"
637,24 finished I/O → ready queue,io_to_ready,24,IO0,['24'],"['23', '5', '9', '20', '7', '12', '8', '13']","[None, None]","[None, '16']"
637,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['23', '5', '9', '20', '7', '12', '8', '13']","['24', None]","[None, '16']"
637,23 dispatched to IO0,dispatch_io,23,IO0,[],"['5', '9', '20', '7', '12', '8', '13']","['24', None]","['23', '16']"
638,16 finished I/O → ready queue,io_to_ready,16,IO1,['16'],"['5', '9', '20', '7', '12', '8', '13']","['24', None]","['23', None]"
638,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['5', '9', '20', '7', '12', '8', '13']","['24', '16']","['23', None]"
638,5 dispatched to IO1,dispatch_io,5,IO1,[],"['9', '20', '7', '12', '8', '13']","['24', '16']","['23', '5']"
639,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['9', '20', '7', '12', '8', '13']","[None, '16']","['23', '5']"
639,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['9', '20', '7', '12', '8', '13']","['24', '16']","['23', '5']"
640,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,['16'],"['9', '20', '7', '12', '8', '13']","['24', None]","['23', '5']"
640,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['9', '20', '7', '12', '8', '13']","['24', '16']","['23', '5']"
641,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['9', '20', '7', '12', '8', '13']","[None, '16']","['23', '5']"
641,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['9', '20', '7', '12', '8', '13']","['24', '16']","['23', '5']"
642,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,['16'],"['9', '20', '7', '12', '8', '13']","['24', None]","['23', '5']"
642,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['9', '20', '7', '12', '8', '13']","['24', '16']","['23', '5']"
643,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['9', '20', '7', '12', '8', '13']","[None, '16']","['23', '5']"
643,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['9', '20', '7', '12', '8', '13']","['24', '16']","['23', '5']"
644,16 finished CPU → wait queue,cpu_to_io,16,CPU1,[],"['9', '20', '7', '12', '8', '13', '16']","['24', None]","['23', '5']"
645,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['9', '20', '7', '12', '8', '13', '16']","[None, None]","['23', '5']"
645,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['9', '20', '7', '12', '8', '13', '16']","['24', None]","['23', '5']"
646,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,['24'],"['9', '20', '7', '12', '8', '13', '16']","[None, None]","['23', '5']"
646,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['9', '20', '7', '12', '8', '13', '16']","['24', None]","['23', '5']"
648,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['9', '20', '7', '12', '8', '13', '16']","[None, None]","['23', '5']"
648,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['9', '20', '7', '12', '8', '13', '16']","['24', None]","['23', '5']"
650,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['9', '20', '7', '12', '8', '13', '16']","[None, None]","['23', '5']"
650,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['9', '20', '7', '12', '8', '13', '16']","['24', None]","['23', '5']"
652,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['9', '20', '7', '12', '8', '13', '16']","[None, None]","['23', '5']"
652,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['9', '20', '7', '12', '8', '13', '16']","['24', None]","['23', '5']"
653,23 finished I/O → ready queue,io_to_ready,23,IO0,['23'],"['9', '20', '7', '12', '8', '13', '16']","['24', None]","[None, '5']"
653,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['9', '20', '7', '12', '8', '13', '16']","['24', '23']","[None, '5']"
653,9 dispatched to IO0,dispatch_io,9,IO0,[],"['20', '7', '12', '8', '13', '16']","['24', '23']","['9', '5']"
654,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['20', '7', '12', '8', '13', '16']","[None, '23']","['9', '5']"
654,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['20', '7', '12', '8', '13', '16']","['24', '23']","['9', '5']"
655,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,['23'],"['20', '7', '12', '8', '13', '16']","['24', None]","['9', '5']"
655,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['20', '7', '12', '8', '13', '16']","['24', '23']","['9', '5']"
656,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['20', '7', '12', '8', '13', '16']","[None, '23']","['9', '5']"
656,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['20', '7', '12', '8', '13', '16']","['24', '23']","['9', '5']"
657,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,['23'],"['20', '7', '12', '8', '13', '16']","['24', None]","['9', '5']"
657,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['20', '7', '12', '8', '13', '16']","['24', '23']","['9', '5']"
658,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['20', '7', '12', '8', '13', '16']","[None, '23']","['9', '5']"
658,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['20', '7', '12', '8', '13', '16']","['24', '23']","['9', '5']"
659,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],"['20', '7', '12', '8', '13', '16', '24']","[None, '23']","['9', '5']"
659,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,['23'],"['20', '7', '12', '8', '13', '16', '24']","[None, None]","['9', '5']"
659,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['20', '7', '12', '8', '13', '16', '24']","['23', None]","['9', '5']"
661,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['20', '7', '12', '8', '13', '16', '24']","[None, None]","['9', '5']"
661,5 finished I/O → ready queue,io_to_ready,5,IO1,"['23', '5']","['20', '7', '12', '8', '13', '16', '24']","[None, None]","['9', None]"
661,23 dispatched to CPU0,dispatch_cpu,23,CPU0,['5'],"['20', '7', '12', '8', '13', '16', '24']","['23', None]","['9', None]"
661,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['20', '7', '12', '8', '13', '16', '24']","['23', '5']","['9', None]"
661,20 dispatched to IO1,dispatch_io,20,IO1,[],"['7', '12', '8', '13', '16', '24']","['23', '5']","['9', '20']"
663,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['7', '12', '8', '13', '16', '24']","[None, '5']","['9', '20']"
663,5 finished all bursts,finished,5,CPU1,['23'],"['7', '12', '8', '13', '16', '24']","[None, None]","['9', '20']"
663,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['7', '12', '8', '13', '16', '24']","['23', None]","['9', '20']"
664,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['7', '12', '8', '13', '16', '24', '23']","[None, None]","['9', '20']"
669,9 finished I/O → ready queue,io_to_ready,9,IO0,['9'],"['7', '12', '8', '13', '16', '24', '23']","[None, None]","[None, '20']"
669,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['7', '12', '8', '13', '16', '24', '23']","['9', None]","[None, '20']"
669,7 dispatched to IO0,dispatch_io,7,IO0,[],"['12', '8', '13', '16', '24', '23']","['9', None]","['7', '20']"
671,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['12', '8', '13', '16', '24', '23']","[None, None]","['7', '20']"
671,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['12', '8', '13', '16', '24', '23']","['9', None]","['7', '20']"
673,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['12', '8', '13', '16', '24', '23']","[None, None]","['7', '20']"
673,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['12', '8', '13', '16', '24', '23']","['9', None]","['7', '20']"
675,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['12', '8', '13', '16', '24', '23']","[None, None]","['7', '20']"
675,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['12', '8', '13', '16', '24', '23']","['9', None]","['7', '20']"
677,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['12', '8', '13', '16', '24', '23']","[None, None]","['7', '20']"
677,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['12', '8', '13', '16', '24', '23']","['9', None]","['7', '20']"
679,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['12', '8', '13', '16', '24', '23']","[None, None]","['7', '20']"
679,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['12', '8', '13', '16', '24', '23']","['9', None]","['7', '20']"
680,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,['9'],"['12', '8', '13', '16', '24', '23']","[None, None]","['7', '20']"
680,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['12', '8', '13', '16', '24', '23']","['9', None]","['7', '20']"
682,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['12', '8', '13', '16', '24', '23']","[None, None]","['7', '20']"
682,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['12', '8', '13', '16', '24', '23']","['9', None]","['7', '20']"
683,20 finished I/O → ready queue,io_to_ready,20,IO1,['20'],"['12', '8', '13', '16', '24', '23']","['9', None]","['7', None]"
683,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['12', '8', '13', '16', '24', '23']","['9', '20']","['7', None]"
683,12 dispatched to IO1,dispatch_io,12,IO1,[],"['8', '13', '16', '24', '23']","['9', '20']","['7', '12']"
684,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['8', '13', '16', '24', '23']","[None, '20']","['7', '12']"
684,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['8', '13', '16', '24', '23']","['9', '20']","['7', '12']"
685,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,['20'],"['8', '13', '16', '24', '23']","['9', None]","['7', '12']"
685,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['8', '13', '16', '24', '23']","['9', '20']","['7', '12']"
686,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['8', '13', '16', '24', '23']","[None, '20']","['7', '12']"
686,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['8', '13', '16', '24', '23']","['9', '20']","['7', '12']"
687,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,['9'],"['8', '13', '16', '24', '23']","[None, '20']","['7', '12']"
687,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['9', '20']","['8', '13', '16', '24', '23']","[None, None]","['7', '12']"
687,9 dispatched to CPU0,dispatch_cpu,9,CPU0,['20'],"['8', '13', '16', '24', '23']","['9', None]","['7', '12']"
687,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['8', '13', '16', '24', '23']","['9', '20']","['7', '12']"
688,9 finished all bursts,finished,9,CPU0,[],"['8', '13', '16', '24', '23']","[None, '20']","['7', '12']"
689,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,['20'],"['8', '13', '16', '24', '23']","[None, None]","['7', '12']"
689,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['8', '13', '16', '24', '23']","['20', None]","['7', '12']"
691,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['8', '13', '16', '24', '23']","[None, None]","['7', '12']"
691,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['8', '13', '16', '24', '23']","['20', None]","['7', '12']"
692,7 finished I/O → ready queue,io_to_ready,7,IO0,['7'],"['8', '13', '16', '24', '23']","['20', None]","[None, '12']"
692,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['8', '13', '16', '24', '23']","['20', '7']","[None, '12']"
692,8 dispatched to IO0,dispatch_io,8,IO0,[],"['13', '16', '24', '23']","['20', '7']","['8', '12']"
693,20 finished all bursts,finished,20,CPU0,[],"['13', '16', '24', '23']","[None, '7']","['8', '12']"
694,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['13', '16', '24', '23']","[None, None]","['8', '12']"
694,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['13', '16', '24', '23']","['7', None]","['8', '12']"
696,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['13', '16', '24', '23']","[None, None]","['8', '12']"
696,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['13', '16', '24', '23']","['7', None]","['8', '12']"
697,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['13', '16', '24', '23', '7']","[None, None]","['8', '12']"
710,12 finished I/O → ready queue,io_to_ready,12,IO1,['12'],"['13', '16', '24', '23', '7']","[None, None]","['8', None]"
710,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['13', '16', '24', '23', '7']","['12', None]","['8', None]"
710,13 dispatched to IO1,dispatch_io,13,IO1,[],"['16', '24', '23', '7']","['12', None]","['8', '13']"
712,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['16', '24', '23', '7']","[None, None]","['8', '13']"
712,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['16', '24', '23', '7']","['12', None]","['8', '13']"
714,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['16', '24', '23', '7']","[None, None]","['8', '13']"
714,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['16', '24', '23', '7']","['12', None]","['8', '13']"
716,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['16', '24', '23', '7', '12']","[None, None]","['8', '13']"
716,8 finished I/O → ready queue,io_to_ready,8,IO0,['8'],"['16', '24', '23', '7', '12']","[None, None]","[None, '13']"
716,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['16', '24', '23', '7', '12']","['8', None]","[None, '13']"
716,16 dispatched to IO0,dispatch_io,16,IO0,[],"['24', '23', '7', '12']","['8', None]","['16', '13']"
718,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['24', '23', '7', '12']","[None, None]","['16', '13']"
718,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['24', '23', '7', '12']","['8', None]","['16', '13']"
720,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['24', '23', '7', '12']","[None, None]","['16', '13']"
720,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['24', '23', '7', '12']","['8', None]","['16', '13']"
722,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['24', '23', '7', '12']","[None, None]","['16', '13']"
722,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['24', '23', '7', '12']","['8', None]","['16', '13']"
724,8 finished all bursts,finished,8,CPU0,[],"['24', '23', '7', '12']","[None, None]","['16', '13']"
729,13 finished I/O → ready queue,io_to_ready,13,IO1,['13'],"['24', '23', '7', '12']","[None, None]","['16', None]"
729,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['24', '23', '7', '12']","['13', None]","['16', None]"
729,24 dispatched to IO1,dispatch_io,24,IO1,[],"['23', '7', '12']","['13', None]","['16', '24']"
731,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['23', '7', '12']","[None, None]","['16', '24']"
731,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['23', '7', '12']","['13', None]","['16', '24']"
733,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['23', '7', '12']","[None, None]","['16', '24']"
733,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['23', '7', '12']","['13', None]","['16', '24']"
735,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['23', '7', '12']","[None, None]","['16', '24']"
735,16 finished I/O → ready queue,io_to_ready,16,IO0,"['13', '16']","['23', '7', '12']","[None, None]","[None, '24']"
735,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['16'],"['23', '7', '12']","['13', None]","[None, '24']"
735,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['23', '7', '12']","['13', '16']","[None, '24']"
735,23 dispatched to IO0,dispatch_io,23,IO0,[],"['7', '12']","['13', '16']","['23', '24']"
737,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['7', '12']","[None, '16']","['23', '24']"
737,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['13', '16']","['7', '12']","[None, None]","['23', '24']"
737,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['16'],"['7', '12']","['13', None]","['23', '24']"
737,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['7', '12']","['13', '16']","['23', '24']"
738,13 finished all bursts,finished,13,CPU0,[],"['7', '12']","[None, '16']","['23', '24']"
739,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,['16'],"['7', '12']","[None, None]","['23', '24']"
739,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['7', '12']","['16', None]","['23', '24']"
741,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['7', '12']","[None, None]","['23', '24']"
741,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['7', '12']","['16', None]","['23', '24']"
742,24 finished I/O → ready queue,io_to_ready,24,IO1,['24'],"['7', '12']","['16', None]","['23', None]"
742,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['7', '12']","['16', '24']","['23', None]"
742,7 dispatched to IO1,dispatch_io,7,IO1,[],['12'],"['16', '24']","['23', '7']"
743,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],['12'],"[None, '24']","['23', '7']"
743,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],['12'],"['16', '24']","['23', '7']"
744,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],['12'],"['16', None]","['23', '7']"
744,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],['12'],"['16', '24']","['23', '7']"
745,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],['12'],"[None, '24']","['23', '7']"
745,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],['12'],"['16', '24']","['23', '7']"
746,16 finished all bursts,finished,16,CPU0,[],['12'],"[None, '24']","['23', '7']"
746,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],['12'],"[None, None]","['23', '7']"
746,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],['12'],"['24', None]","['23', '7']"
748,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],['12'],"[None, None]","['23', '7']"
748,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],['12'],"['24', None]","['23', '7']"
749,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],"['12', '24']","[None, None]","['23', '7']"
755,23 finished I/O → ready queue,io_to_ready,23,IO0,['23'],"['12', '24']","[None, None]","[None, '7']"
755,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['12', '24']","['23', None]","[None, '7']"
755,12 dispatched to IO0,dispatch_io,12,IO0,[],['24'],"['23', None]","['12', '7']"
756,23 finished all bursts,finished,23,CPU0,[],['24'],"[None, None]","['12', '7']"
760,7 finished I/O → ready queue,io_to_ready,7,IO1,['7'],['24'],"[None, None]","['12', None]"
760,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],['24'],"['7', None]","['12', None]"
760,24 dispatched to IO1,dispatch_io,24,IO1,[],[],"['7', None]","['12', '24']"
762,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],[],"[None, None]","['12', '24']"
762,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],[],"['7', None]","['12', '24']"
764,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],[],"[None, None]","['12', '24']"
764,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],[],"['7', None]","['12', '24']"
766,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],[],"[None, None]","['12', '24']"
766,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],[],"['7', None]","['12', '24']"
767,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],['7'],"[None, None]","['12', '24']"
772,24 finished I/O → ready queue,io_to_ready,24,IO1,['24'],['7'],"[None, None]","['12', None]"
772,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],['7'],"['24', None]","['12', None]"
772,7 dispatched to IO1,dispatch_io,7,IO1,[],[],"['24', None]","['12', '7']"
774,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],[],"[None, None]","['12', '7']"
774,12 finished I/O → ready queue,io_to_ready,12,IO0,"['24', '12']",[],"[None, None]","[None, '7']"
774,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['12'],[],"['24', None]","[None, '7']"
774,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],[],"['24', '12']","[None, '7']"
776,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],[],"[None, '12']","[None, '7']"
776,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['24', '12']",[],"[None, None]","[None, '7']"
776,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['12'],[],"['24', None]","[None, '7']"
776,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],[],"['24', '12']","[None, '7']"
778,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],[],"[None, '12']","[None, '7']"
778,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['24', '12']",[],"[None, None]","[None, '7']"
778,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['12'],[],"['24', None]","[None, '7']"
778,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],[],"['24', '12']","[None, '7']"
780,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],[],"[None, '12']","[None, '7']"
780,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['24', '12']",[],"[None, None]","[None, '7']"
780,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['12'],[],"['24', None]","[None, '7']"
780,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],[],"['24', '12']","[None, '7']"
782,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],[],"[None, '12']","[None, '7']"
782,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['24', '12']",[],"[None, None]","[None, '7']"
782,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['12'],[],"['24', None]","[None, '7']"
782,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],[],"['24', '12']","[None, '7']"
783,12 finished all bursts,finished,12,CPU1,[],[],"['24', None]","[None, '7']"
784,24 finished all bursts,finished,24,CPU0,[],[],"[None, None]","[None, '7']"
794,7 finished all bursts,finished,7,IO1,[],[],"[None, None]","[None, None]"
