

================================================================
== Vivado HLS Report for 'cache_module'
================================================================
* Date:           Thu Jul 31 13:47:36 2014

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        cache_module
* Solution:       cache_module
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|     11.19|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  339|  361|  340|  362|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  300|  303|        15|          -|          -|    20|    no    |
        | + Loop 1.1  |   11|   11|         8|          1|          1|     5|    yes   |
        |- Loop 2     |    7|    7|         7|          1|          1|     1|    yes   |
        |- Loop 3     |    7|    7|         7|          1|          1|     1|    yes   |
        |- Loop 4     |   33|   33|        13|          7|          1|     4|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    434|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    244|
|Register         |        -|      -|     853|      -|
|ShiftMemory      |        -|      -|       0|      6|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      0|     853|    684|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    +--------+-------------------+---------+------+-----+------+-------------+
    | Memory |       Module      | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +--------+-------------------+---------+------+-----+------+-------------+
    |buff_U  |cache_module_buff  |        1|     5|   32|     1|          160|
    +--------+-------------------+---------+------+-----+------+-------------+
    |Total   |                   |        1|     5|   32|     1|          160|
    +--------+-------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |exitcond2_reg_738  |  0|   1|    1|          0|
    |indvar1_reg_313    |  0|   1|    1|          0|
    |indvar9_reg_276    |  0|   1|    1|          0|
    |indvar_reg_264     |  0|   3|    3|          0|
    +-------------------+---+----+-----+-----------+
    |Total              |  0|   6|    6|          0|
    +-------------------+---+----+-----+-----------+

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_455_p2          |     +    |      0|  0|   5|           5|           1|
    |i_3_fu_653_p2          |     +    |      0|  0|   3|           3|           1|
    |indvar_next_fu_522_p2  |     +    |      0|  0|   3|           3|           1|
    |tmp1_fu_485_p2         |     +    |      0|  0|  33|          33|          33|
    |tmp_10_fu_585_p2       |     +    |      0|  0|  32|          32|          32|
    |tmp_19_fu_679_p2       |     +    |      0|  0|  32|          32|          32|
    |tmp_2_fu_439_p2        |     +    |      0|  0|  32|          32|           4|
    |tmp_6_fu_490_p2        |     +    |      0|  0|  33|          33|          33|
    |ap_sig_bdd_252         |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_284         |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_314         |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_454         |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_567         |    and   |      0|  0|   1|           1|           1|
    |exitcond2_fu_516_p2    |   icmp   |      0|  0|   3|           3|           3|
    |exitcond_fu_647_p2     |   icmp   |      0|  0|   4|           3|           4|
    |isIter0_fu_528_p2      |   icmp   |      0|  0|   3|           3|           1|
    |tmp_13_fu_610_p2       |   icmp   |      0|  0|  40|          32|           1|
    |tmp_14_fu_615_p2       |   icmp   |      0|  0|  40|          32|           1|
    |tmp_15_fu_621_p2       |   icmp   |      0|  0|  40|          32|           1|
    |tmp_1_fu_449_p2        |   icmp   |      0|  0|   5|           5|           5|
    |tmp_4_fu_568_p2        |   icmp   |      0|  0|  40|          32|           1|
    |tmp_9_fu_539_p2        |   icmp   |      0|  0|  40|          32|          32|
    |tmp_s_fu_544_p2        |   icmp   |      0|  0|  40|          32|           1|
    |ap_sig_bdd_735         |    or    |      0|  0|   1|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 434|         385|         193|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |a_address                   |  32|          6|   32|        192|
    |a_size                      |  32|          3|   32|         96|
    |buff_address0               |   3|          5|    3|         15|
    |i_2_phi_fu_420_p8           |   3|          2|    3|          6|
    |i_2_reg_416                 |   3|          2|    3|          6|
    |i_reg_253                   |   5|          2|    5|         10|
    |indvar_phi_fu_268_p4        |   3|          2|    3|          6|
    |indvar_reg_264              |   3|          2|    3|          6|
    |temp_outAppID1_reg_338      |  32|          2|   32|         64|
    |temp_outHWSW1_reg_383       |  32|          2|   32|         64|
    |temp_outLogAddr_reg_368     |  32|          2|   32|         64|
    |temp_outReadIndex1_reg_401  |  32|          2|   32|         64|
    |temp_outStateAddr_reg_353   |  32|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 244|         34|  244|        657|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+-----+-----------+
    |                  Name                 | FF | Bits| Const Bits|
    +---------------------------------------+----+-----+-----------+
    |a_addr_1_reg_794                       |  30|   32|          2|
    |a_addr_2_reg_803                       |  30|   32|          2|
    |a_addr_3_reg_827                       |  30|   32|          2|
    |a_addr_reg_732                         |  31|   32|          1|
    |ap_CS_fsm                              |   5|    5|          0|
    |ap_reg_ppiten_pp0_it0                  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it1                  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it2                  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it3                  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it4                  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it5                  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it6                  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it7                  |   1|    1|          0|
    |ap_reg_ppiten_pp1_it0                  |   1|    1|          0|
    |ap_reg_ppiten_pp1_it1                  |   1|    1|          0|
    |ap_reg_ppiten_pp1_it2                  |   1|    1|          0|
    |ap_reg_ppiten_pp1_it3                  |   1|    1|          0|
    |ap_reg_ppiten_pp1_it4                  |   1|    1|          0|
    |ap_reg_ppiten_pp1_it5                  |   1|    1|          0|
    |ap_reg_ppiten_pp1_it6                  |   1|    1|          0|
    |ap_reg_ppiten_pp2_it0                  |   1|    1|          0|
    |ap_reg_ppiten_pp2_it1                  |   1|    1|          0|
    |ap_reg_ppiten_pp2_it2                  |   1|    1|          0|
    |ap_reg_ppiten_pp2_it3                  |   1|    1|          0|
    |ap_reg_ppiten_pp2_it4                  |   1|    1|          0|
    |ap_reg_ppiten_pp2_it5                  |   1|    1|          0|
    |ap_reg_ppiten_pp2_it6                  |   1|    1|          0|
    |ap_reg_ppiten_pp3_it0                  |   1|    1|          0|
    |ap_reg_ppiten_pp3_it1                  |   1|    1|          0|
    |ap_reg_ppstg_exitcond_reg_833_pp3_it1  |   1|    1|          0|
    |applist_base_addr0data_reg             |  32|   32|          0|
    |applist_base_addr0vld_reg              |   0|    1|          1|
    |buff_addr_reg_714                      |   0|    3|          3|
    |exitcond2_reg_738                      |   1|    1|          0|
    |exitcond_reg_833                       |   1|    1|          0|
    |hb_cache_0_log_addr_reg_777            |  32|   32|          0|
    |hb_cache_0_state_addr_reg_759          |  32|   32|          0|
    |i_1_reg_727                            |   5|    5|          0|
    |i_2_reg_416                            |   3|    3|          0|
    |i_3_reg_837                            |   3|    3|          0|
    |i_reg_253                              |   5|    5|          0|
    |inAppID0data_reg                       |  32|   32|          0|
    |inAppID0vld_reg                        |   0|    1|          1|
    |indvar1_reg_313                        |   1|    1|          0|
    |indvar9_reg_276                        |   1|    1|          0|
    |indvar_next_reg_742                    |   3|    3|          0|
    |indvar_reg_264                         |   3|    3|          0|
    |isIter0_reg_747                        |   1|    1|          0|
    |outAppID1data_reg                      |  32|   32|          0|
    |outAppID1vld_reg                       |   0|    1|          1|
    |outHWSW1data_reg                       |  32|   32|          0|
    |outHWSW1vld_reg                        |   0|    1|          1|
    |outLogAddr1data_reg                    |  32|   32|          0|
    |outLogAddr1vld_reg                     |   0|    1|          1|
    |outReadIndex1data_reg                  |  32|   32|          0|
    |outReadIndex1vld_reg                   |   0|    1|          1|
    |outStateAddr1data_reg                  |  32|   32|          0|
    |outStateAddr1vld_reg                   |   0|    1|          1|
    |read_index_load4_reg_289               |  32|   32|          0|
    |read_index_load_reg_301                |  32|   32|          0|
    |refresher_read_index_1_fu_144          |  32|   32|          0|
    |reg_432                                |  32|   32|          0|
    |temp_outAppID1_reg_338                 |  32|   32|          0|
    |temp_outHWSW1_reg_383                  |  32|   32|          0|
    |temp_outHWSW2_reg_326                  |  32|   32|          0|
    |temp_outLogAddr_reg_368                |  32|   32|          0|
    |temp_outReadIndex1_reg_401             |  32|   32|          0|
    |temp_outReadIndex_reg_785              |  32|   32|          0|
    |temp_outStateAddr_reg_353              |  32|   32|          0|
    |tmp_13_reg_815                         |   1|    1|          0|
    |tmp_14_reg_819                         |   1|    1|          0|
    |tmp_15_reg_823                         |   1|    1|          0|
    |tmp_3_cast_reg_719                     |  32|   33|          1|
    +---------------------------------------+----+-----+-----------+
    |Total                                  | 853|  871|         18|
    +---------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------+-----+-----+------------+-------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    cache_module   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    cache_module   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    cache_module   | return value |
|ap_done            | out |    1| ap_ctrl_hs |    cache_module   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    cache_module   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    cache_module   | return value |
|a_req_din          | out |    1|   ap_bus   |         a         |    pointer   |
|a_req_full_n       |  in |    1|   ap_bus   |         a         |    pointer   |
|a_req_write        | out |    1|   ap_bus   |         a         |    pointer   |
|a_rsp_empty_n      |  in |    1|   ap_bus   |         a         |    pointer   |
|a_rsp_read         | out |    1|   ap_bus   |         a         |    pointer   |
|a_address          | out |   32|   ap_bus   |         a         |    pointer   |
|a_datain           |  in |   32|   ap_bus   |         a         |    pointer   |
|a_dataout          | out |   32|   ap_bus   |         a         |    pointer   |
|a_size             | out |   32|   ap_bus   |         a         |    pointer   |
|applist_base_addr  |  in |   32|   ap_none  | applist_base_addr |    scalar    |
|outAppID           | out |   32|   ap_none  |      outAppID     |    pointer   |
|outHWSW            | out |   32|   ap_none  |      outHWSW      |    pointer   |
|outStateAddr       | out |   32|   ap_none  |    outStateAddr   |    pointer   |
|outLogAddr         | out |   32|   ap_none  |     outLogAddr    |    pointer   |
|outReadIndex       | out |   32|   ap_none  |    outReadIndex   |    pointer   |
|inAppID            |  in |   32|   ap_none  |      inAppID      |    scalar    |
+-------------------+-----+-----+------------+-------------------+--------------+

