// Seed: 2362110530
module module_0 ();
  logic id_1;
  wire [1 : 1] id_2;
  wire id_3;
  logic id_4 = id_2;
  wire id_5;
  ;
  logic id_6 = id_6;
endmodule
module module_1 #(
    parameter id_4 = 32'd37
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  inout wire id_3;
  inout wire id_2;
  inout supply1 id_1;
  wire id_5;
  module_0 modCall_1 ();
  wire  id_6;
  logic id_7;
  assign id_1 = (1) ? id_3 : 1;
  logic [1 : !  id_4] id_8;
  ;
endmodule
