module top_module(
    input a,
    input b,
    input c,
    input d,
    output out);
    
    assign out = (~d)&(~a) | (~b)&(~c) | (c&d)*(a|b);
	
endmodule
