Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Sat Jan 11 19:24:15 2025
| Host              : e16fpga01 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file SAMPA_PON_v2_0_timing_summary_routed.rpt -pb SAMPA_PON_v2_0_timing_summary_routed.pb -rpx SAMPA_PON_v2_0_timing_summary_routed.rpx -warn_on_violation
| Design            : SAMPA_PON_v2_0
| Device            : xcau15p-sbvb484
| Speed File        : -1  PRODUCTION 1.29 03-25-2022
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  170         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (170)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (504)
5. checking no_input_delay (46)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (170)
--------------------------
 There are 170 register/latch pins with no clock driven by root clock pin: s00_axi_aclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (504)
--------------------------------------------------
 There are 504 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (46)
-------------------------------
 There are 46 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  542          inf        0.000                      0                  542           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           542 Endpoints
Min Delay           542 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s00_axi_awvalid
                            (input port)
  Destination:            SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.138ns  (logic 1.396ns (27.163%)  route 3.743ns (72.837%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D11                                               0.000     0.000 r  s00_axi_awvalid (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_awvalid_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.039     1.039 r  s00_axi_awvalid_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.039    s00_axi_awvalid_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.039 r  s00_axi_awvalid_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           1.700     2.739    SAMPA_PON_v2_0_S00_AXI_inst/s00_axi_awvalid_IBUF
    SLICE_X17Y83         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.178     2.917 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.292     4.209    SAMPA_PON_v2_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X3Y110         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.388 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.751     5.138    SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X1Y115         FDRE                                         r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_awvalid
                            (input port)
  Destination:            SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.138ns  (logic 1.396ns (27.163%)  route 3.743ns (72.837%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D11                                               0.000     0.000 r  s00_axi_awvalid (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_awvalid_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.039     1.039 r  s00_axi_awvalid_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.039    s00_axi_awvalid_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.039 r  s00_axi_awvalid_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           1.700     2.739    SAMPA_PON_v2_0_S00_AXI_inst/s00_axi_awvalid_IBUF
    SLICE_X17Y83         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.178     2.917 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.292     4.209    SAMPA_PON_v2_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X3Y110         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.388 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.751     5.138    SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X1Y115         FDRE                                         r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_awvalid
                            (input port)
  Destination:            SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.082ns  (logic 1.396ns (27.463%)  route 3.687ns (72.537%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D11                                               0.000     0.000 r  s00_axi_awvalid (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_awvalid_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.039     1.039 r  s00_axi_awvalid_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.039    s00_axi_awvalid_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.039 r  s00_axi_awvalid_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           1.700     2.739    SAMPA_PON_v2_0_S00_AXI_inst/s00_axi_awvalid_IBUF
    SLICE_X17Y83         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.178     2.917 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.292     4.209    SAMPA_PON_v2_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X3Y110         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.388 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.695     5.082    SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X2Y114         FDRE                                         r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_awvalid
                            (input port)
  Destination:            SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.074ns  (logic 1.396ns (27.509%)  route 3.678ns (72.491%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D11                                               0.000     0.000 r  s00_axi_awvalid (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_awvalid_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.039     1.039 r  s00_axi_awvalid_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.039    s00_axi_awvalid_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.039 r  s00_axi_awvalid_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           1.700     2.739    SAMPA_PON_v2_0_S00_AXI_inst/s00_axi_awvalid_IBUF
    SLICE_X17Y83         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.178     2.917 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.292     4.209    SAMPA_PON_v2_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X3Y110         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.388 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.686     5.074    SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X3Y115         FDRE                                         r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_awvalid
                            (input port)
  Destination:            SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.074ns  (logic 1.396ns (27.509%)  route 3.678ns (72.491%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D11                                               0.000     0.000 r  s00_axi_awvalid (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_awvalid_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.039     1.039 r  s00_axi_awvalid_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.039    s00_axi_awvalid_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.039 r  s00_axi_awvalid_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           1.700     2.739    SAMPA_PON_v2_0_S00_AXI_inst/s00_axi_awvalid_IBUF
    SLICE_X17Y83         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.178     2.917 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.292     4.209    SAMPA_PON_v2_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X3Y110         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.388 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.686     5.074    SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X3Y115         FDRE                                         r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_awvalid
                            (input port)
  Destination:            SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.074ns  (logic 1.396ns (27.509%)  route 3.678ns (72.491%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D11                                               0.000     0.000 r  s00_axi_awvalid (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_awvalid_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.039     1.039 r  s00_axi_awvalid_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.039    s00_axi_awvalid_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.039 r  s00_axi_awvalid_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           1.700     2.739    SAMPA_PON_v2_0_S00_AXI_inst/s00_axi_awvalid_IBUF
    SLICE_X17Y83         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.178     2.917 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.292     4.209    SAMPA_PON_v2_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X3Y110         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.388 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.686     5.074    SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X3Y115         FDRE                                         r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_awvalid
                            (input port)
  Destination:            SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.074ns  (logic 1.396ns (27.509%)  route 3.678ns (72.491%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D11                                               0.000     0.000 r  s00_axi_awvalid (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_awvalid_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.039     1.039 r  s00_axi_awvalid_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.039    s00_axi_awvalid_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.039 r  s00_axi_awvalid_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           1.700     2.739    SAMPA_PON_v2_0_S00_AXI_inst/s00_axi_awvalid_IBUF
    SLICE_X17Y83         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.178     2.917 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.292     4.209    SAMPA_PON_v2_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X3Y110         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     4.388 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.686     5.074    SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X3Y115         FDRE                                         r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_awvalid
                            (input port)
  Destination:            SAMPA_PON_v2_0_S00_AXI_inst/slv_reg0_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.000ns  (logic 1.399ns (27.976%)  route 3.601ns (72.024%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D11                                               0.000     0.000 r  s00_axi_awvalid (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_awvalid_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.039     1.039 r  s00_axi_awvalid_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.039    s00_axi_awvalid_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.039 r  s00_axi_awvalid_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           1.700     2.739    SAMPA_PON_v2_0_S00_AXI_inst/s00_axi_awvalid_IBUF
    SLICE_X17Y83         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.178     2.917 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.301     4.218    SAMPA_PON_v2_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X3Y110         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     4.400 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.600     5.000    SAMPA_PON_v2_0_S00_AXI_inst/p_1_in[0]
    SLICE_X2Y114         FDRE                                         r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_awvalid
                            (input port)
  Destination:            SAMPA_PON_v2_0_S00_AXI_inst/slv_reg0_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.000ns  (logic 1.399ns (27.976%)  route 3.601ns (72.024%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D11                                               0.000     0.000 r  s00_axi_awvalid (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_awvalid_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.039     1.039 r  s00_axi_awvalid_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.039    s00_axi_awvalid_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.039 r  s00_axi_awvalid_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           1.700     2.739    SAMPA_PON_v2_0_S00_AXI_inst/s00_axi_awvalid_IBUF
    SLICE_X17Y83         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.178     2.917 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.301     4.218    SAMPA_PON_v2_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X3Y110         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     4.400 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.600     5.000    SAMPA_PON_v2_0_S00_AXI_inst/p_1_in[0]
    SLICE_X2Y114         FDRE                                         r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg0_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axi_awvalid
                            (input port)
  Destination:            SAMPA_PON_v2_0_S00_AXI_inst/slv_reg3_reg[16]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.984ns  (logic 1.365ns (27.386%)  route 3.619ns (72.614%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D11                                               0.000     0.000 r  s00_axi_awvalid (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_awvalid_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.039     1.039 r  s00_axi_awvalid_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.039    s00_axi_awvalid_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.039 r  s00_axi_awvalid_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           1.700     2.739    SAMPA_PON_v2_0_S00_AXI_inst/s00_axi_awvalid_IBUF
    SLICE_X17Y83         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.178     2.917 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.255     4.172    SAMPA_PON_v2_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X4Y110         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     4.320 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.664     4.984    SAMPA_PON_v2_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0
    SLICE_X2Y113         FDRE                                         r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg3_reg[16]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SAMPA_PON_v2_0_S00_AXI_inst/axi_rdata_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.100ns  (logic 0.061ns (61.000%)  route 0.039ns (39.000%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE                         0.000     0.000 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1_reg[29]/C
    SLICE_X2Y111         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.039 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1_reg[29]/Q
                         net (fo=1, routed)           0.023     0.062    SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1[29]
    SLICE_X2Y111         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     0.084 r  SAMPA_PON_v2_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.016     0.100    SAMPA_PON_v2_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X2Y111         FDRE                                         r  SAMPA_PON_v2_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SAMPA_PON_v2_0_S00_AXI_inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SAMPA_PON_v2_0_S00_AXI_inst/axi_rdata_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.100ns  (logic 0.061ns (61.000%)  route 0.039ns (39.000%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDRE                         0.000     0.000 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg0_reg[7]/C
    SLICE_X2Y114         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.039 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg0_reg[7]/Q
                         net (fo=1, routed)           0.023     0.062    SAMPA_PON_v2_0_S00_AXI_inst/slv_reg0[7]
    SLICE_X2Y114         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     0.084 r  SAMPA_PON_v2_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.016     0.100    SAMPA_PON_v2_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X2Y114         FDRE                                         r  SAMPA_PON_v2_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SAMPA_PON_v2_0_S00_AXI_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SAMPA_PON_v2_0_S00_AXI_inst/axi_bvalid_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.108ns  (logic 0.052ns (48.283%)  route 0.056ns (51.717%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y83         FDRE                         0.000     0.000 r  SAMPA_PON_v2_0_S00_AXI_inst/axi_bvalid_reg/C
    SLICE_X17Y83         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.038 r  SAMPA_PON_v2_0_S00_AXI_inst/axi_bvalid_reg/Q
                         net (fo=3, routed)           0.032     0.070    SAMPA_PON_v2_0_S00_AXI_inst/s00_axi_bvalid_OBUF
    SLICE_X17Y83         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.014     0.084 r  SAMPA_PON_v2_0_S00_AXI_inst/axi_bvalid_i_1/O
                         net (fo=1, routed)           0.024     0.108    SAMPA_PON_v2_0_S00_AXI_inst/axi_bvalid_i_1_n_0
    SLICE_X17Y83         FDRE                                         r  SAMPA_PON_v2_0_S00_AXI_inst/axi_bvalid_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SAMPA_PON_v2_0_S00_AXI_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SAMPA_PON_v2_0_S00_AXI_inst/aw_en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.110ns  (logic 0.052ns (47.402%)  route 0.058ns (52.598%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y83         FDRE                         0.000     0.000 r  SAMPA_PON_v2_0_S00_AXI_inst/axi_bvalid_reg/C
    SLICE_X17Y83         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.038 r  SAMPA_PON_v2_0_S00_AXI_inst/axi_bvalid_reg/Q
                         net (fo=3, routed)           0.032     0.070    SAMPA_PON_v2_0_S00_AXI_inst/s00_axi_bvalid_OBUF
    SLICE_X17Y83         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.014     0.084 r  SAMPA_PON_v2_0_S00_AXI_inst/aw_en_i_1/O
                         net (fo=1, routed)           0.026     0.110    SAMPA_PON_v2_0_S00_AXI_inst/aw_en_i_1_n_0
    SLICE_X17Y83         FDSE                                         r  SAMPA_PON_v2_0_S00_AXI_inst/aw_en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SAMPA_PON_v2_0_S00_AXI_inst/slv_reg0_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SAMPA_PON_v2_0_S00_AXI_inst/axi_rdata_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.112ns  (logic 0.061ns (54.464%)  route 0.051ns (45.536%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE                         0.000     0.000 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg0_reg[18]/C
    SLICE_X1Y113         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.039 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=1, routed)           0.025     0.064    SAMPA_PON_v2_0_S00_AXI_inst/slv_reg0[18]
    SLICE_X1Y113         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     0.086 r  SAMPA_PON_v2_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.026     0.112    SAMPA_PON_v2_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X1Y113         FDRE                                         r  SAMPA_PON_v2_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SAMPA_PON_v2_0_S00_AXI_inst/slv_reg0_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SAMPA_PON_v2_0_S00_AXI_inst/axi_rdata_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.112ns  (logic 0.061ns (54.464%)  route 0.051ns (45.536%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE                         0.000     0.000 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg0_reg[27]/C
    SLICE_X3Y111         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.039 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg0_reg[27]/Q
                         net (fo=1, routed)           0.025     0.064    SAMPA_PON_v2_0_S00_AXI_inst/slv_reg0[27]
    SLICE_X3Y111         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     0.086 r  SAMPA_PON_v2_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.026     0.112    SAMPA_PON_v2_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X3Y111         FDRE                                         r  SAMPA_PON_v2_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SAMPA_PON_v2_0_S00_AXI_inst/slv_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SAMPA_PON_v2_0_S00_AXI_inst/axi_rdata_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.112ns  (logic 0.061ns (54.464%)  route 0.051ns (45.536%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE                         0.000     0.000 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg3_reg[2]/C
    SLICE_X3Y115         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.039 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg3_reg[2]/Q
                         net (fo=1, routed)           0.025     0.064    SAMPA_PON_v2_0_S00_AXI_inst/slv_reg3[2]
    SLICE_X3Y115         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.022     0.086 r  SAMPA_PON_v2_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.026     0.112    SAMPA_PON_v2_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X3Y115         FDRE                                         r  SAMPA_PON_v2_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SAMPA_PON_v2_0_S00_AXI_inst/slv_reg3_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SAMPA_PON_v2_0_S00_AXI_inst/axi_rdata_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.119ns  (logic 0.061ns (51.261%)  route 0.058ns (48.739%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE                         0.000     0.000 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg3_reg[10]/C
    SLICE_X2Y108         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg3_reg[10]/Q
                         net (fo=1, routed)           0.042     0.081    SAMPA_PON_v2_0_S00_AXI_inst/slv_reg3[10]
    SLICE_X2Y108         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     0.103 r  SAMPA_PON_v2_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.016     0.119    SAMPA_PON_v2_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X2Y108         FDRE                                         r  SAMPA_PON_v2_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SAMPA_PON_v2_0_S00_AXI_inst/slv_reg2_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SAMPA_PON_v2_0_S00_AXI_inst/axi_rdata_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.125ns  (logic 0.054ns (43.200%)  route 0.071ns (56.800%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE                         0.000     0.000 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg2_reg[11]/C
    SLICE_X2Y108         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.040 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg2_reg[11]/Q
                         net (fo=1, routed)           0.054     0.094    SAMPA_PON_v2_0_S00_AXI_inst/slv_reg2[11]
    SLICE_X2Y108         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     0.108 r  SAMPA_PON_v2_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.017     0.125    SAMPA_PON_v2_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X2Y108         FDRE                                         r  SAMPA_PON_v2_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SAMPA_PON_v2_0_S00_AXI_inst/axi_rdata_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.125ns  (logic 0.054ns (43.200%)  route 0.071ns (56.800%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE                         0.000     0.000 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1_reg[21]/C
    SLICE_X2Y113         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.040 r  SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1_reg[21]/Q
                         net (fo=1, routed)           0.054     0.094    SAMPA_PON_v2_0_S00_AXI_inst/slv_reg1[21]
    SLICE_X2Y113         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     0.108 r  SAMPA_PON_v2_0_S00_AXI_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.017     0.125    SAMPA_PON_v2_0_S00_AXI_inst/reg_data_out[21]
    SLICE_X2Y113         FDRE                                         r  SAMPA_PON_v2_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------





