// Seed: 3349388773
module module_0 (
    id_1
);
  output wire id_1;
  logic [7:0] id_2;
  id_3(
      .id_0(1), .id_1(1)
  );
  assign id_3 = !id_2[1];
endmodule
module module_1;
  id_1 :
  assert property (@(posedge {1{id_1}} or posedge 1) 1)
  else;
  module_0(
      id_1
  );
endmodule
module module_2 (
    input wor id_0,
    input tri0 id_1,
    inout supply1 id_2
);
  wire id_4;
  module_0(
      id_4
  );
  always assert (id_4);
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
