Decomposition of instruction decoders for low-power designs