design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/project3,ZeroToFiveCounter,RUN_2025.05.20_20.08.17,flow completed,0h1m5s0ms,0h0m45s0ms,73203.29580327359,0.006338512425,36601.647901636796,-1,53.792399999999994,491.03,214,0,0,0,0,0,0,0,0,0,0,0,3344,1400,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1782083.0,0.0,18.44,18.94,1.21,1.63,0.0,119,184,5,41,0,0,0,174,3,27,19,12,19,23,6,4,32,62,7,192,50,0,91,232,565,3942.5312000000004,0.00018,4.02e-05,1.52e-06,0.000228,5.21e-05,2.99e-08,0.000263,6.22e-05,3.06e-08,0.69,10.0,100.0,10.0,1,50,15.635,15.755,0.3,1,10,0.6,0,sky130_fd_sc_hd,AREA 0
