{
  "module_name": "pipeline.json",
  "hash_id": "d02715c22b82119c835ce9cf0fe70ba9f006a0a2a602c2ec42b2a281e5e107da",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/arm64/arm/cortex-a53/pipeline.json",
  "human_readable_source": "[\n  {\n    \"EventCode\": \"0xC7\",\n    \"EventName\": \"STALL_SB_FULL\",\n    \"BriefDescription\": \"Data Write operation that stalls the pipeline because the store buffer is full\"\n  },\n  {\n    \"EventCode\": \"0xE0\",\n    \"EventName\": \"OTHER_IQ_DEP_STALL\",\n    \"BriefDescription\": \"Cycles that the DPU IQ is empty and that is not because of a recent micro-TLB miss, instruction cache miss or pre-decode error\"\n  },\n  {\n    \"EventCode\": \"0xE1\",\n    \"EventName\": \"IC_DEP_STALL\",\n    \"BriefDescription\": \"Cycles the DPU IQ is empty and there is an instruction cache miss being processed\"\n  },\n  {\n    \"EventCode\": \"0xE2\",\n    \"EventName\": \"IUTLB_DEP_STALL\",\n    \"BriefDescription\": \"Cycles the DPU IQ is empty and there is an instruction micro-TLB miss being processed\"\n  },\n  {\n    \"EventCode\": \"0xE3\",\n    \"EventName\": \"DECODE_DEP_STALL\",\n    \"BriefDescription\": \"Cycles the DPU IQ is empty and there is a pre-decode error being processed\"\n  },\n  {\n    \"EventCode\": \"0xE4\",\n    \"EventName\": \"OTHER_INTERLOCK_STALL\",\n    \"BriefDescription\": \"Cycles there is an interlock other than  Advanced SIMD/Floating-point instructions or load/store instruction\"\n  },\n  {\n    \"EventCode\": \"0xE5\",\n    \"EventName\": \"AGU_DEP_STALL\",\n    \"BriefDescription\": \"Cycles there is an interlock for a load/store instruction waiting for data to calculate the address in the AGU\"\n  },\n  {\n    \"EventCode\": \"0xE6\",\n    \"EventName\": \"SIMD_DEP_STALL\",\n    \"BriefDescription\": \"Cycles there is an interlock for an Advanced SIMD/Floating-point operation.\"\n  },\n  {\n    \"EventCode\": \"0xE7\",\n    \"EventName\": \"LD_DEP_STALL\",\n    \"BriefDescription\": \"Cycles there is a stall in the Wr stage because of a load miss\"\n  },\n  {\n    \"EventCode\": \"0xE8\",\n    \"EventName\": \"ST_DEP_STALL\",\n    \"BriefDescription\": \"Cycles there is a stall in the Wr stage because of a store\"\n  }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}