# 4-bit-signed-parallel-multiplier-verilog-

![image](https://github.com/user-attachments/assets/1f7c2f67-fcdf-4425-a2df-d844c7f4020d)

![image](https://github.com/user-attachments/assets/6fbc506a-7367-4f99-bdc4-466c75541728)

