<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\GoWin\lab4_spi\impl\gwsynthesis\lab4_spi.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\GoWin\lab4_spi\src\lab4_spi.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.09</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Nov 30 11:31:39 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>974</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>830</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>11</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;">47.352(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-1.385</td>
<td>3</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.559</td>
<td>spi_master_inst/i_0_s1/Q</td>
<td>spi_master_inst/recieved_data_7_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>10.000</td>
<td>-0.273</td>
<td>10.800</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.515</td>
<td>spi_master_inst/i_0_s1/Q</td>
<td>spi_master_inst/recieved_data_5_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>10.000</td>
<td>-0.273</td>
<td>10.755</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.311</td>
<td>spi_master_inst/i_0_s1/Q</td>
<td>spi_master_inst/recieved_data_3_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>10.000</td>
<td>-0.273</td>
<td>10.552</td>
</tr>
<tr>
<td>4</td>
<td>0.167</td>
<td>spi_master_inst/i_0_s1/Q</td>
<td>spi_master_inst/recieved_data_1_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>10.000</td>
<td>-0.273</td>
<td>10.074</td>
</tr>
<tr>
<td>5</td>
<td>4.293</td>
<td>spi_master_inst/recieved_data_1_s1/Q</td>
<td>spi_master_inst/MOSI_s0/D</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.273</td>
<td>5.138</td>
</tr>
<tr>
<td>6</td>
<td>9.014</td>
<td>uart_rx_inst/count_9_s1/Q</td>
<td>uart_rx_inst/i_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.690</td>
</tr>
<tr>
<td>7</td>
<td>9.014</td>
<td>uart_rx_inst/count_9_s1/Q</td>
<td>uart_rx_inst/i_27_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.690</td>
</tr>
<tr>
<td>8</td>
<td>9.238</td>
<td>uart_rx_inst/count_9_s1/Q</td>
<td>uart_rx_inst/i_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.465</td>
</tr>
<tr>
<td>9</td>
<td>9.405</td>
<td>uart_rx_inst/count_9_s1/Q</td>
<td>uart_rx_inst/i_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.298</td>
</tr>
<tr>
<td>10</td>
<td>9.419</td>
<td>uart_rx_inst/count_9_s1/Q</td>
<td>uart_rx_inst/i_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.284</td>
</tr>
<tr>
<td>11</td>
<td>9.419</td>
<td>uart_rx_inst/count_9_s1/Q</td>
<td>uart_rx_inst/i_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.284</td>
</tr>
<tr>
<td>12</td>
<td>9.419</td>
<td>uart_rx_inst/count_9_s1/Q</td>
<td>uart_rx_inst/i_28_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.284</td>
</tr>
<tr>
<td>13</td>
<td>9.435</td>
<td>uart_rx_inst/count_9_s1/Q</td>
<td>uart_rx_inst/i_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.269</td>
</tr>
<tr>
<td>14</td>
<td>9.533</td>
<td>uart_rx_inst/count_9_s1/Q</td>
<td>uart_rx_inst/i_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.171</td>
</tr>
<tr>
<td>15</td>
<td>9.533</td>
<td>uart_rx_inst/count_9_s1/Q</td>
<td>uart_rx_inst/i_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.171</td>
</tr>
<tr>
<td>16</td>
<td>9.582</td>
<td>uart_rx_inst/count_9_s1/Q</td>
<td>uart_rx_inst/i_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.122</td>
</tr>
<tr>
<td>17</td>
<td>9.718</td>
<td>uart_rx_inst/count_9_s1/Q</td>
<td>uart_rx_inst/i_21_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.985</td>
</tr>
<tr>
<td>18</td>
<td>9.834</td>
<td>uart_rx_inst/count_9_s1/Q</td>
<td>uart_rx_inst/i_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.870</td>
</tr>
<tr>
<td>19</td>
<td>9.941</td>
<td>uart_rx_inst/count_9_s1/Q</td>
<td>uart_rx_inst/i_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.763</td>
</tr>
<tr>
<td>20</td>
<td>9.951</td>
<td>uart_rx_inst/count_9_s1/Q</td>
<td>uart_rx_inst/i_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.752</td>
</tr>
<tr>
<td>21</td>
<td>9.963</td>
<td>uart_rx_inst/count_9_s1/Q</td>
<td>uart_rx_inst/i_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.740</td>
</tr>
<tr>
<td>22</td>
<td>10.013</td>
<td>uart_rx_inst/count_9_s1/Q</td>
<td>uart_rx_inst/i_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.691</td>
</tr>
<tr>
<td>23</td>
<td>10.013</td>
<td>uart_rx_inst/count_9_s1/Q</td>
<td>uart_rx_inst/i_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.691</td>
</tr>
<tr>
<td>24</td>
<td>10.013</td>
<td>uart_rx_inst/count_9_s1/Q</td>
<td>uart_rx_inst/i_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.691</td>
</tr>
<tr>
<td>25</td>
<td>10.023</td>
<td>uart_rx_inst/count_9_s1/Q</td>
<td>uart_rx_inst/i_22_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.680</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.524</td>
<td>led_inst/counter_0_s1/Q</td>
<td>led_inst/counter_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>2</td>
<td>0.524</td>
<td>led_inst/flash_counter_7_s0/Q</td>
<td>led_inst/flash_counter_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>3</td>
<td>0.524</td>
<td>uart_tx_inst/count_17_s0/Q</td>
<td>uart_tx_inst/count_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>4</td>
<td>0.524</td>
<td>uart_tx_inst/count_20_s0/Q</td>
<td>uart_tx_inst/count_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>5</td>
<td>0.524</td>
<td>uart_tx_inst/count_23_s0/Q</td>
<td>uart_tx_inst/count_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>6</td>
<td>0.524</td>
<td>spi_slave_inst/i_19_s0/Q</td>
<td>spi_slave_inst/i_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>7</td>
<td>0.524</td>
<td>spi_slave_inst/i_22_s0/Q</td>
<td>spi_slave_inst/i_22_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>8</td>
<td>0.524</td>
<td>data_reader_inst/button2_counter_3_s0/Q</td>
<td>data_reader_inst/button2_counter_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>9</td>
<td>0.524</td>
<td>data_reader_inst/button2_counter_10_s0/Q</td>
<td>data_reader_inst/button2_counter_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>10</td>
<td>0.524</td>
<td>data_reader_inst/button1_counter_12_s0/Q</td>
<td>data_reader_inst/button1_counter_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>11</td>
<td>0.524</td>
<td>data_reader_inst/button1_counter_18_s0/Q</td>
<td>data_reader_inst/button1_counter_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>12</td>
<td>0.525</td>
<td>led_inst/flash_counter_5_s0/Q</td>
<td>led_inst/flash_counter_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>13</td>
<td>0.525</td>
<td>uart_rx_inst/count_25_s1/Q</td>
<td>uart_rx_inst/count_25_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>14</td>
<td>0.525</td>
<td>uart_rx_inst/count_0_s1/Q</td>
<td>uart_rx_inst/count_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>15</td>
<td>0.525</td>
<td>uart_rx_inst/count_5_s1/Q</td>
<td>uart_rx_inst/count_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>16</td>
<td>0.525</td>
<td>uart_rx_inst/count_7_s1/Q</td>
<td>uart_rx_inst/count_7_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>17</td>
<td>0.525</td>
<td>uart_rx_inst/count_13_s1/Q</td>
<td>uart_rx_inst/count_13_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>18</td>
<td>0.525</td>
<td>uart_rx_inst/count_14_s1/Q</td>
<td>uart_rx_inst/count_14_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>19</td>
<td>0.525</td>
<td>uart_rx_inst/count_17_s1/Q</td>
<td>uart_rx_inst/count_17_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>20</td>
<td>0.525</td>
<td>uart_rx_inst/count_21_s1/Q</td>
<td>uart_rx_inst/count_21_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>21</td>
<td>0.525</td>
<td>uart_rx_inst/count_23_s1/Q</td>
<td>uart_rx_inst/count_23_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>22</td>
<td>0.525</td>
<td>uart_tx_inst/count_6_s1/Q</td>
<td>uart_tx_inst/count_6_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>23</td>
<td>0.525</td>
<td>uart_tx_inst/count_21_s1/Q</td>
<td>uart_tx_inst/count_21_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>24</td>
<td>0.525</td>
<td>uart_tx_inst/count_2_s0/Q</td>
<td>uart_tx_inst/count_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>25</td>
<td>0.525</td>
<td>uart_tx_inst/count_3_s0/Q</td>
<td>uart_tx_inst/count_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.406</td>
<td>9.333</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>data_reader_inst/button1_counter_18_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.406</td>
<td>9.333</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>data_reader_inst/button1_counter_16_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.406</td>
<td>9.333</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>data_reader_inst/button1_counter_12_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.406</td>
<td>9.333</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>data_reader_inst/button1_counter_4_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.406</td>
<td>9.333</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>data_reader_inst/button2_counter_16_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.406</td>
<td>9.333</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>spi_master_inst/i_30_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.406</td>
<td>9.333</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>spi_slave_inst/data_update_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.406</td>
<td>9.333</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>uart_rx_inst/i_11_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.406</td>
<td>9.333</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>uart_rx_inst/i_12_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.406</td>
<td>9.333</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>spi_slave_inst/i_5_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.536</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/i_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/recieved_data_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>spi_master_inst/i_0_s1/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R11C8[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/i_0_s1/Q</td>
</tr>
<tr>
<td>3.045</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][A]</td>
<td>spi_master_inst/n258_s3/I0</td>
</tr>
<tr>
<td>3.640</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C7[3][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n258_s3/F</td>
</tr>
<tr>
<td>3.956</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[3][B]</td>
<td>spi_master_inst/n252_s4/I2</td>
</tr>
<tr>
<td>4.770</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C8[3][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n252_s4/F</td>
</tr>
<tr>
<td>5.146</td>
<td>0.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][A]</td>
<td>spi_master_inst/n241_s4/I0</td>
</tr>
<tr>
<td>5.910</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C10[3][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n241_s4/F</td>
</tr>
<tr>
<td>6.522</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][B]</td>
<td>spi_master_inst/n240_s4/I1</td>
</tr>
<tr>
<td>6.986</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C11[3][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n240_s4/F</td>
</tr>
<tr>
<td>6.994</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>spi_master_inst/n237_s6/I0</td>
</tr>
<tr>
<td>7.759</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C11[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n237_s6/F</td>
</tr>
<tr>
<td>8.382</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>spi_master_inst/n235_s4/I2</td>
</tr>
<tr>
<td>9.142</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n235_s4/F</td>
</tr>
<tr>
<td>9.452</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C12[0][A]</td>
<td>spi_master_inst/n234_s3/I1</td>
</tr>
<tr>
<td>10.227</td>
<td>0.774</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n234_s3/COUT</td>
</tr>
<tr>
<td>10.227</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td>spi_master_inst/n233_s3/CIN</td>
</tr>
<tr>
<td>10.269</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n233_s3/COUT</td>
</tr>
<tr>
<td>10.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[1][A]</td>
<td>spi_master_inst/n232_s3/CIN</td>
</tr>
<tr>
<td>10.311</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n232_s3/COUT</td>
</tr>
<tr>
<td>10.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[1][B]</td>
<td>spi_master_inst/n231_s3/CIN</td>
</tr>
<tr>
<td>10.353</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n231_s3/COUT</td>
</tr>
<tr>
<td>10.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[2][A]</td>
<td>spi_master_inst/n230_s2/CIN</td>
</tr>
<tr>
<td>10.396</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C12[2][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n230_s2/COUT</td>
</tr>
<tr>
<td>11.420</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>spi_master_inst/n407_s3/I2</td>
</tr>
<tr>
<td>12.015</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n407_s3/F</td>
</tr>
<tr>
<td>12.536</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/recieved_data_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.009</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>spi_master_inst/recieved_data_7_s1/CLK</td>
</tr>
<tr>
<td>11.977</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>spi_master_inst/recieved_data_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.700, 52.776%; route: 4.760, 44.079%; tC2Q: 0.340, 3.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.729, 36.306%; route: 1.280, 63.694%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/i_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/recieved_data_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>spi_master_inst/i_0_s1/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R11C8[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/i_0_s1/Q</td>
</tr>
<tr>
<td>3.045</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][A]</td>
<td>spi_master_inst/n258_s3/I0</td>
</tr>
<tr>
<td>3.640</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C7[3][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n258_s3/F</td>
</tr>
<tr>
<td>3.956</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[3][B]</td>
<td>spi_master_inst/n252_s4/I2</td>
</tr>
<tr>
<td>4.770</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C8[3][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n252_s4/F</td>
</tr>
<tr>
<td>5.146</td>
<td>0.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][A]</td>
<td>spi_master_inst/n241_s4/I0</td>
</tr>
<tr>
<td>5.910</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C10[3][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n241_s4/F</td>
</tr>
<tr>
<td>6.522</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][B]</td>
<td>spi_master_inst/n240_s4/I1</td>
</tr>
<tr>
<td>6.986</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C11[3][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n240_s4/F</td>
</tr>
<tr>
<td>6.994</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>spi_master_inst/n237_s6/I0</td>
</tr>
<tr>
<td>7.759</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C11[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n237_s6/F</td>
</tr>
<tr>
<td>8.382</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>spi_master_inst/n235_s4/I2</td>
</tr>
<tr>
<td>9.142</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n235_s4/F</td>
</tr>
<tr>
<td>9.452</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C12[0][A]</td>
<td>spi_master_inst/n234_s3/I1</td>
</tr>
<tr>
<td>10.227</td>
<td>0.774</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n234_s3/COUT</td>
</tr>
<tr>
<td>10.227</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td>spi_master_inst/n233_s3/CIN</td>
</tr>
<tr>
<td>10.269</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n233_s3/COUT</td>
</tr>
<tr>
<td>10.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[1][A]</td>
<td>spi_master_inst/n232_s3/CIN</td>
</tr>
<tr>
<td>10.311</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n232_s3/COUT</td>
</tr>
<tr>
<td>10.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[1][B]</td>
<td>spi_master_inst/n231_s3/CIN</td>
</tr>
<tr>
<td>10.353</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n231_s3/COUT</td>
</tr>
<tr>
<td>10.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[2][A]</td>
<td>spi_master_inst/n230_s2/CIN</td>
</tr>
<tr>
<td>10.396</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C12[2][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n230_s2/COUT</td>
</tr>
<tr>
<td>11.184</td>
<td>0.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>spi_master_inst/n409_s1/I2</td>
</tr>
<tr>
<td>11.970</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n409_s1/F</td>
</tr>
<tr>
<td>12.492</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" font-weight:bold;">spi_master_inst/recieved_data_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.009</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td>spi_master_inst/recieved_data_5_s1/CLK</td>
</tr>
<tr>
<td>11.977</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C12[2][B]</td>
<td>spi_master_inst/recieved_data_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.892, 54.778%; route: 4.524, 42.064%; tC2Q: 0.340, 3.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.729, 36.306%; route: 1.280, 63.694%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/i_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/recieved_data_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>spi_master_inst/i_0_s1/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R11C8[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/i_0_s1/Q</td>
</tr>
<tr>
<td>3.045</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][A]</td>
<td>spi_master_inst/n258_s3/I0</td>
</tr>
<tr>
<td>3.640</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C7[3][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n258_s3/F</td>
</tr>
<tr>
<td>3.956</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[3][B]</td>
<td>spi_master_inst/n252_s4/I2</td>
</tr>
<tr>
<td>4.770</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C8[3][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n252_s4/F</td>
</tr>
<tr>
<td>5.146</td>
<td>0.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][A]</td>
<td>spi_master_inst/n241_s4/I0</td>
</tr>
<tr>
<td>5.910</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C10[3][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n241_s4/F</td>
</tr>
<tr>
<td>6.522</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][B]</td>
<td>spi_master_inst/n240_s4/I1</td>
</tr>
<tr>
<td>6.986</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C11[3][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n240_s4/F</td>
</tr>
<tr>
<td>6.994</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>spi_master_inst/n237_s6/I0</td>
</tr>
<tr>
<td>7.759</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C11[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n237_s6/F</td>
</tr>
<tr>
<td>8.382</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>spi_master_inst/n235_s4/I2</td>
</tr>
<tr>
<td>9.142</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n235_s4/F</td>
</tr>
<tr>
<td>9.452</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C12[0][A]</td>
<td>spi_master_inst/n234_s3/I1</td>
</tr>
<tr>
<td>10.227</td>
<td>0.774</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n234_s3/COUT</td>
</tr>
<tr>
<td>10.227</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td>spi_master_inst/n233_s3/CIN</td>
</tr>
<tr>
<td>10.269</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n233_s3/COUT</td>
</tr>
<tr>
<td>10.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[1][A]</td>
<td>spi_master_inst/n232_s3/CIN</td>
</tr>
<tr>
<td>10.311</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n232_s3/COUT</td>
</tr>
<tr>
<td>10.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[1][B]</td>
<td>spi_master_inst/n231_s3/CIN</td>
</tr>
<tr>
<td>10.353</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n231_s3/COUT</td>
</tr>
<tr>
<td>10.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[2][A]</td>
<td>spi_master_inst/n230_s2/CIN</td>
</tr>
<tr>
<td>10.396</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C12[2][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n230_s2/COUT</td>
</tr>
<tr>
<td>11.420</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>spi_master_inst/n411_s1/I2</td>
</tr>
<tr>
<td>12.015</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n411_s1/F</td>
</tr>
<tr>
<td>12.288</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td style=" font-weight:bold;">spi_master_inst/recieved_data_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.009</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>spi_master_inst/recieved_data_3_s1/CLK</td>
</tr>
<tr>
<td>11.977</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>spi_master_inst/recieved_data_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.700, 54.016%; route: 4.513, 42.766%; tC2Q: 0.340, 3.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.729, 36.306%; route: 1.280, 63.694%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/i_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/recieved_data_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>spi_master_inst/i_0_s1/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R11C8[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/i_0_s1/Q</td>
</tr>
<tr>
<td>3.045</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][A]</td>
<td>spi_master_inst/n258_s3/I0</td>
</tr>
<tr>
<td>3.640</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C7[3][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n258_s3/F</td>
</tr>
<tr>
<td>3.956</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[3][B]</td>
<td>spi_master_inst/n252_s4/I2</td>
</tr>
<tr>
<td>4.770</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C8[3][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n252_s4/F</td>
</tr>
<tr>
<td>5.146</td>
<td>0.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][A]</td>
<td>spi_master_inst/n241_s4/I0</td>
</tr>
<tr>
<td>5.910</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C10[3][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n241_s4/F</td>
</tr>
<tr>
<td>6.522</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][B]</td>
<td>spi_master_inst/n240_s4/I1</td>
</tr>
<tr>
<td>6.986</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C11[3][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n240_s4/F</td>
</tr>
<tr>
<td>6.994</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>spi_master_inst/n237_s6/I0</td>
</tr>
<tr>
<td>7.759</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C11[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n237_s6/F</td>
</tr>
<tr>
<td>8.382</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>spi_master_inst/n235_s4/I2</td>
</tr>
<tr>
<td>9.142</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n235_s4/F</td>
</tr>
<tr>
<td>9.452</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C12[0][A]</td>
<td>spi_master_inst/n234_s3/I1</td>
</tr>
<tr>
<td>10.227</td>
<td>0.774</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n234_s3/COUT</td>
</tr>
<tr>
<td>10.227</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td>spi_master_inst/n233_s3/CIN</td>
</tr>
<tr>
<td>10.269</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n233_s3/COUT</td>
</tr>
<tr>
<td>10.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[1][A]</td>
<td>spi_master_inst/n232_s3/CIN</td>
</tr>
<tr>
<td>10.311</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n232_s3/COUT</td>
</tr>
<tr>
<td>10.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[1][B]</td>
<td>spi_master_inst/n231_s3/CIN</td>
</tr>
<tr>
<td>10.353</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n231_s3/COUT</td>
</tr>
<tr>
<td>10.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C12[2][A]</td>
<td>spi_master_inst/n230_s2/CIN</td>
</tr>
<tr>
<td>10.393</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C12[2][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n230_s2/COUT</td>
</tr>
<tr>
<td>11.098</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>spi_master_inst/n413_s3/I0</td>
</tr>
<tr>
<td>11.561</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n413_s3/F</td>
</tr>
<tr>
<td>11.810</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td style=" font-weight:bold;">spi_master_inst/recieved_data_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.009</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>spi_master_inst/recieved_data_1_s1/CLK</td>
</tr>
<tr>
<td>11.977</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>spi_master_inst/recieved_data_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.566, 55.256%; route: 4.168, 41.373%; tC2Q: 0.340, 3.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.729, 36.306%; route: 1.280, 63.694%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.293</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/recieved_data_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/MOSI_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.009</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>spi_master_inst/recieved_data_1_s1/CLK</td>
</tr>
<tr>
<td>12.349</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td style=" font-weight:bold;">spi_master_inst/recieved_data_1_s1/Q</td>
</tr>
<tr>
<td>12.956</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[0][A]</td>
<td>spi_master_inst/n48_s/I1</td>
</tr>
<tr>
<td>13.363</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n48_s/COUT</td>
</tr>
<tr>
<td>13.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C13[0][B]</td>
<td>spi_master_inst/n47_s/CIN</td>
</tr>
<tr>
<td>13.406</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n47_s/COUT</td>
</tr>
<tr>
<td>13.406</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[1][A]</td>
<td>spi_master_inst/n46_s/CIN</td>
</tr>
<tr>
<td>13.448</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n46_s/COUT</td>
</tr>
<tr>
<td>13.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[1][B]</td>
<td>spi_master_inst/n45_s/CIN</td>
</tr>
<tr>
<td>13.490</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n45_s/COUT</td>
</tr>
<tr>
<td>13.490</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[2][A]</td>
<td>spi_master_inst/n44_s/CIN</td>
</tr>
<tr>
<td>13.532</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n44_s/COUT</td>
</tr>
<tr>
<td>13.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C13[2][B]</td>
<td>spi_master_inst/n43_s/CIN</td>
</tr>
<tr>
<td>13.575</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[2][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n43_s/COUT</td>
</tr>
<tr>
<td>13.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C14[0][A]</td>
<td>spi_master_inst/n42_s/CIN</td>
</tr>
<tr>
<td>13.617</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n42_s/COUT</td>
</tr>
<tr>
<td>13.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C14[0][B]</td>
<td>spi_master_inst/n41_s/CIN</td>
</tr>
<tr>
<td>14.034</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C14[0][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n41_s/SUM</td>
</tr>
<tr>
<td>14.760</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>spi_master_inst/n61_s26/I0</td>
</tr>
<tr>
<td>15.369</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n61_s26/F</td>
</tr>
<tr>
<td>16.683</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>spi_master_inst/n61_s25/I1</td>
</tr>
<tr>
<td>17.147</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n61_s25/F</td>
</tr>
<tr>
<td>17.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/MOSI_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>spi_master_inst/MOSI_s0/CLK</td>
</tr>
<tr>
<td>21.440</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>spi_master_inst/MOSI_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.273</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 36.306%; route: 1.280, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.151, 41.870%; route: 2.647, 51.520%; tC2Q: 0.340, 6.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/count_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/i_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>uart_rx_inst/count_9_s1/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_9_s1/Q</td>
</tr>
<tr>
<td>2.688</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td>uart_rx_inst/n876_s30/I3</td>
</tr>
<tr>
<td>3.453</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s30/F</td>
</tr>
<tr>
<td>4.412</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[3][A]</td>
<td>uart_rx_inst/n876_s24/I2</td>
</tr>
<tr>
<td>5.021</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C7[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s24/F</td>
</tr>
<tr>
<td>5.886</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>uart_rx_inst/n876_s21/I1</td>
</tr>
<tr>
<td>6.650</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s21/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[3][A]</td>
<td>uart_rx_inst/state_1_s13/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C5[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/state_1_s13/F</td>
</tr>
<tr>
<td>9.789</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>uart_rx_inst/n908_s11/I0</td>
</tr>
<tr>
<td>10.253</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n908_s11/F</td>
</tr>
<tr>
<td>11.611</td>
<td>1.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[1][A]</td>
<td>uart_rx_inst/n902_s9/I1</td>
</tr>
<tr>
<td>12.426</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C4[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n902_s9/F</td>
</tr>
<tr>
<td>12.426</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/i_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[1][A]</td>
<td>uart_rx_inst/i_9_s0/CLK</td>
</tr>
<tr>
<td>21.440</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C4[1][A]</td>
<td>uart_rx_inst/i_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.231, 39.582%; route: 6.119, 57.241%; tC2Q: 0.340, 3.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/count_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/i_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>uart_rx_inst/count_9_s1/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_9_s1/Q</td>
</tr>
<tr>
<td>2.688</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td>uart_rx_inst/n876_s30/I3</td>
</tr>
<tr>
<td>3.453</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s30/F</td>
</tr>
<tr>
<td>4.412</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[3][A]</td>
<td>uart_rx_inst/n876_s24/I2</td>
</tr>
<tr>
<td>5.021</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C7[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s24/F</td>
</tr>
<tr>
<td>5.886</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>uart_rx_inst/n876_s21/I1</td>
</tr>
<tr>
<td>6.650</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s21/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[3][A]</td>
<td>uart_rx_inst/state_1_s13/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C5[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/state_1_s13/F</td>
</tr>
<tr>
<td>9.789</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>uart_rx_inst/n908_s11/I0</td>
</tr>
<tr>
<td>10.253</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n908_s11/F</td>
</tr>
<tr>
<td>11.611</td>
<td>1.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[1][B]</td>
<td>uart_rx_inst/n884_s9/I1</td>
</tr>
<tr>
<td>12.426</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C4[1][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n884_s9/F</td>
</tr>
<tr>
<td>12.426</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[1][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/i_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[1][B]</td>
<td>uart_rx_inst/i_27_s0/CLK</td>
</tr>
<tr>
<td>21.440</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C4[1][B]</td>
<td>uart_rx_inst/i_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.231, 39.582%; route: 6.119, 57.241%; tC2Q: 0.340, 3.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/count_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/i_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>uart_rx_inst/count_9_s1/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_9_s1/Q</td>
</tr>
<tr>
<td>2.688</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td>uart_rx_inst/n876_s30/I3</td>
</tr>
<tr>
<td>3.453</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s30/F</td>
</tr>
<tr>
<td>4.412</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[3][A]</td>
<td>uart_rx_inst/n876_s24/I2</td>
</tr>
<tr>
<td>5.021</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C7[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s24/F</td>
</tr>
<tr>
<td>5.886</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>uart_rx_inst/n876_s21/I1</td>
</tr>
<tr>
<td>6.650</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s21/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[3][A]</td>
<td>uart_rx_inst/state_1_s13/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C5[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/state_1_s13/F</td>
</tr>
<tr>
<td>9.789</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>uart_rx_inst/n908_s11/I0</td>
</tr>
<tr>
<td>10.253</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n908_s11/F</td>
</tr>
<tr>
<td>11.387</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[1][B]</td>
<td>uart_rx_inst/n895_s9/I1</td>
</tr>
<tr>
<td>12.202</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C2[1][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n895_s9/F</td>
</tr>
<tr>
<td>12.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[1][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/i_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[1][B]</td>
<td>uart_rx_inst/i_16_s0/CLK</td>
</tr>
<tr>
<td>21.440</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C2[1][B]</td>
<td>uart_rx_inst/i_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.231, 40.430%; route: 5.895, 56.325%; tC2Q: 0.340, 3.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/count_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/i_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>uart_rx_inst/count_9_s1/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_9_s1/Q</td>
</tr>
<tr>
<td>2.688</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td>uart_rx_inst/n876_s30/I3</td>
</tr>
<tr>
<td>3.453</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s30/F</td>
</tr>
<tr>
<td>4.412</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[3][A]</td>
<td>uart_rx_inst/n876_s24/I2</td>
</tr>
<tr>
<td>5.021</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C7[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s24/F</td>
</tr>
<tr>
<td>5.886</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>uart_rx_inst/n876_s21/I1</td>
</tr>
<tr>
<td>6.650</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s21/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[3][A]</td>
<td>uart_rx_inst/state_1_s13/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C5[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/state_1_s13/F</td>
</tr>
<tr>
<td>9.789</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>uart_rx_inst/n908_s11/I0</td>
</tr>
<tr>
<td>10.253</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n908_s11/F</td>
</tr>
<tr>
<td>11.270</td>
<td>1.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[0][B]</td>
<td>uart_rx_inst/n905_s9/I1</td>
</tr>
<tr>
<td>12.034</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[0][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n905_s9/F</td>
</tr>
<tr>
<td>12.034</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[0][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/i_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][B]</td>
<td>uart_rx_inst/i_6_s0/CLK</td>
</tr>
<tr>
<td>21.440</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C3[0][B]</td>
<td>uart_rx_inst/i_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.181, 40.604%; route: 5.777, 56.098%; tC2Q: 0.340, 3.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/count_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/i_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>uart_rx_inst/count_9_s1/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_9_s1/Q</td>
</tr>
<tr>
<td>2.688</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td>uart_rx_inst/n876_s30/I3</td>
</tr>
<tr>
<td>3.453</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s30/F</td>
</tr>
<tr>
<td>4.412</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[3][A]</td>
<td>uart_rx_inst/n876_s24/I2</td>
</tr>
<tr>
<td>5.021</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C7[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s24/F</td>
</tr>
<tr>
<td>5.886</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>uart_rx_inst/n876_s21/I1</td>
</tr>
<tr>
<td>6.650</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s21/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[3][A]</td>
<td>uart_rx_inst/state_1_s13/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C5[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/state_1_s13/F</td>
</tr>
<tr>
<td>9.789</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>uart_rx_inst/n908_s11/I0</td>
</tr>
<tr>
<td>10.253</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n908_s11/F</td>
</tr>
<tr>
<td>11.256</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[2][B]</td>
<td>uart_rx_inst/n899_s9/I1</td>
</tr>
<tr>
<td>12.020</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C9[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n899_s9/F</td>
</tr>
<tr>
<td>12.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[2][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/i_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][B]</td>
<td>uart_rx_inst/i_12_s0/CLK</td>
</tr>
<tr>
<td>21.440</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C9[2][B]</td>
<td>uart_rx_inst/i_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.181, 40.659%; route: 5.763, 56.038%; tC2Q: 0.340, 3.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/count_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/i_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>uart_rx_inst/count_9_s1/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_9_s1/Q</td>
</tr>
<tr>
<td>2.688</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td>uart_rx_inst/n876_s30/I3</td>
</tr>
<tr>
<td>3.453</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s30/F</td>
</tr>
<tr>
<td>4.412</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[3][A]</td>
<td>uart_rx_inst/n876_s24/I2</td>
</tr>
<tr>
<td>5.021</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C7[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s24/F</td>
</tr>
<tr>
<td>5.886</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>uart_rx_inst/n876_s21/I1</td>
</tr>
<tr>
<td>6.650</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s21/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[3][A]</td>
<td>uart_rx_inst/state_1_s13/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C5[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/state_1_s13/F</td>
</tr>
<tr>
<td>9.789</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>uart_rx_inst/n908_s11/I0</td>
</tr>
<tr>
<td>10.253</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n908_s11/F</td>
</tr>
<tr>
<td>11.256</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>uart_rx_inst/n888_s9/I1</td>
</tr>
<tr>
<td>12.020</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n888_s9/F</td>
</tr>
<tr>
<td>12.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/i_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>uart_rx_inst/i_23_s0/CLK</td>
</tr>
<tr>
<td>21.440</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>uart_rx_inst/i_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.181, 40.659%; route: 5.763, 56.038%; tC2Q: 0.340, 3.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/count_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/i_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>uart_rx_inst/count_9_s1/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_9_s1/Q</td>
</tr>
<tr>
<td>2.688</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td>uart_rx_inst/n876_s30/I3</td>
</tr>
<tr>
<td>3.453</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s30/F</td>
</tr>
<tr>
<td>4.412</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[3][A]</td>
<td>uart_rx_inst/n876_s24/I2</td>
</tr>
<tr>
<td>5.021</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C7[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s24/F</td>
</tr>
<tr>
<td>5.886</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>uart_rx_inst/n876_s21/I1</td>
</tr>
<tr>
<td>6.650</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s21/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[3][A]</td>
<td>uart_rx_inst/state_1_s13/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C5[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/state_1_s13/F</td>
</tr>
<tr>
<td>9.789</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>uart_rx_inst/n908_s11/I0</td>
</tr>
<tr>
<td>10.253</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n908_s11/F</td>
</tr>
<tr>
<td>11.256</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][B]</td>
<td>uart_rx_inst/n883_s9/I1</td>
</tr>
<tr>
<td>12.020</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n883_s9/F</td>
</tr>
<tr>
<td>12.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/i_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][B]</td>
<td>uart_rx_inst/i_28_s0/CLK</td>
</tr>
<tr>
<td>21.440</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C9[0][B]</td>
<td>uart_rx_inst/i_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.181, 40.659%; route: 5.763, 56.038%; tC2Q: 0.340, 3.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/count_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/i_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>uart_rx_inst/count_9_s1/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_9_s1/Q</td>
</tr>
<tr>
<td>2.688</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td>uart_rx_inst/n876_s30/I3</td>
</tr>
<tr>
<td>3.453</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s30/F</td>
</tr>
<tr>
<td>4.412</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[3][A]</td>
<td>uart_rx_inst/n876_s24/I2</td>
</tr>
<tr>
<td>5.021</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C7[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s24/F</td>
</tr>
<tr>
<td>5.886</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>uart_rx_inst/n876_s21/I1</td>
</tr>
<tr>
<td>6.650</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s21/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[3][A]</td>
<td>uart_rx_inst/state_1_s13/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C5[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/state_1_s13/F</td>
</tr>
<tr>
<td>9.789</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>uart_rx_inst/n908_s11/I0</td>
</tr>
<tr>
<td>10.253</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n908_s11/F</td>
</tr>
<tr>
<td>11.241</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[1][B]</td>
<td>uart_rx_inst/n904_s9/I1</td>
</tr>
<tr>
<td>12.005</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C6[1][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n904_s9/F</td>
</tr>
<tr>
<td>12.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[1][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/i_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[1][B]</td>
<td>uart_rx_inst/i_7_s0/CLK</td>
</tr>
<tr>
<td>21.440</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C6[1][B]</td>
<td>uart_rx_inst/i_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.181, 40.719%; route: 5.748, 55.974%; tC2Q: 0.340, 3.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/count_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/i_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>uart_rx_inst/count_9_s1/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_9_s1/Q</td>
</tr>
<tr>
<td>2.688</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td>uart_rx_inst/n876_s30/I3</td>
</tr>
<tr>
<td>3.453</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s30/F</td>
</tr>
<tr>
<td>4.412</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[3][A]</td>
<td>uart_rx_inst/n876_s24/I2</td>
</tr>
<tr>
<td>5.021</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C7[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s24/F</td>
</tr>
<tr>
<td>5.886</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>uart_rx_inst/n876_s21/I1</td>
</tr>
<tr>
<td>6.650</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s21/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[3][A]</td>
<td>uart_rx_inst/state_1_s13/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C5[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/state_1_s13/F</td>
</tr>
<tr>
<td>9.789</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>uart_rx_inst/n908_s11/I0</td>
</tr>
<tr>
<td>10.253</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n908_s11/F</td>
</tr>
<tr>
<td>11.142</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][B]</td>
<td>uart_rx_inst/n907_s9/I1</td>
</tr>
<tr>
<td>11.907</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n907_s9/F</td>
</tr>
<tr>
<td>11.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/i_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][B]</td>
<td>uart_rx_inst/i_4_s0/CLK</td>
</tr>
<tr>
<td>21.440</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C2[0][B]</td>
<td>uart_rx_inst/i_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.181, 41.114%; route: 5.649, 55.547%; tC2Q: 0.340, 3.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/count_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/i_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>uart_rx_inst/count_9_s1/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_9_s1/Q</td>
</tr>
<tr>
<td>2.688</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td>uart_rx_inst/n876_s30/I3</td>
</tr>
<tr>
<td>3.453</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s30/F</td>
</tr>
<tr>
<td>4.412</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[3][A]</td>
<td>uart_rx_inst/n876_s24/I2</td>
</tr>
<tr>
<td>5.021</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C7[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s24/F</td>
</tr>
<tr>
<td>5.886</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>uart_rx_inst/n876_s21/I1</td>
</tr>
<tr>
<td>6.650</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s21/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[3][A]</td>
<td>uart_rx_inst/state_1_s13/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C5[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/state_1_s13/F</td>
</tr>
<tr>
<td>9.789</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>uart_rx_inst/n908_s11/I0</td>
</tr>
<tr>
<td>10.253</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n908_s11/F</td>
</tr>
<tr>
<td>11.142</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>uart_rx_inst/n901_s9/I1</td>
</tr>
<tr>
<td>11.907</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n901_s9/F</td>
</tr>
<tr>
<td>11.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/i_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>uart_rx_inst/i_10_s0/CLK</td>
</tr>
<tr>
<td>21.440</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>uart_rx_inst/i_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.181, 41.114%; route: 5.649, 55.547%; tC2Q: 0.340, 3.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/count_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/i_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>uart_rx_inst/count_9_s1/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_9_s1/Q</td>
</tr>
<tr>
<td>2.688</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td>uart_rx_inst/n876_s30/I3</td>
</tr>
<tr>
<td>3.453</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s30/F</td>
</tr>
<tr>
<td>4.412</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[3][A]</td>
<td>uart_rx_inst/n876_s24/I2</td>
</tr>
<tr>
<td>5.021</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C7[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s24/F</td>
</tr>
<tr>
<td>5.886</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>uart_rx_inst/n876_s21/I1</td>
</tr>
<tr>
<td>6.650</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s21/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[3][A]</td>
<td>uart_rx_inst/state_1_s13/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C5[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/state_1_s13/F</td>
</tr>
<tr>
<td>9.789</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>uart_rx_inst/n908_s11/I0</td>
</tr>
<tr>
<td>10.253</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n908_s11/F</td>
</tr>
<tr>
<td>11.249</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[1][A]</td>
<td>uart_rx_inst/n891_s9/I1</td>
</tr>
<tr>
<td>11.858</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n891_s9/F</td>
</tr>
<tr>
<td>11.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/i_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[1][A]</td>
<td>uart_rx_inst/i_20_s0/CLK</td>
</tr>
<tr>
<td>21.440</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C5[1][A]</td>
<td>uart_rx_inst/i_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.026, 39.774%; route: 5.756, 56.871%; tC2Q: 0.340, 3.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/count_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/i_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>uart_rx_inst/count_9_s1/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_9_s1/Q</td>
</tr>
<tr>
<td>2.688</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td>uart_rx_inst/n876_s30/I3</td>
</tr>
<tr>
<td>3.453</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s30/F</td>
</tr>
<tr>
<td>4.412</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[3][A]</td>
<td>uart_rx_inst/n876_s24/I2</td>
</tr>
<tr>
<td>5.021</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C7[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s24/F</td>
</tr>
<tr>
<td>5.886</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>uart_rx_inst/n876_s21/I1</td>
</tr>
<tr>
<td>6.650</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s21/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[3][A]</td>
<td>uart_rx_inst/state_1_s13/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C5[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/state_1_s13/F</td>
</tr>
<tr>
<td>9.789</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>uart_rx_inst/n908_s11/I0</td>
</tr>
<tr>
<td>10.253</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n908_s11/F</td>
</tr>
<tr>
<td>10.907</td>
<td>0.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td>uart_rx_inst/n890_s9/I1</td>
</tr>
<tr>
<td>11.722</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n890_s9/F</td>
</tr>
<tr>
<td>11.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/i_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td>uart_rx_inst/i_21_s0/CLK</td>
</tr>
<tr>
<td>21.440</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C5[2][B]</td>
<td>uart_rx_inst/i_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.231, 42.373%; route: 5.415, 54.226%; tC2Q: 0.340, 3.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/count_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/i_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>uart_rx_inst/count_9_s1/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_9_s1/Q</td>
</tr>
<tr>
<td>2.688</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td>uart_rx_inst/n876_s30/I3</td>
</tr>
<tr>
<td>3.453</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s30/F</td>
</tr>
<tr>
<td>4.412</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[3][A]</td>
<td>uart_rx_inst/n876_s24/I2</td>
</tr>
<tr>
<td>5.021</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C7[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s24/F</td>
</tr>
<tr>
<td>5.886</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>uart_rx_inst/n876_s21/I1</td>
</tr>
<tr>
<td>6.650</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s21/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[3][A]</td>
<td>uart_rx_inst/state_1_s13/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C5[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/state_1_s13/F</td>
</tr>
<tr>
<td>9.789</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>uart_rx_inst/n908_s11/I0</td>
</tr>
<tr>
<td>10.253</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n908_s11/F</td>
</tr>
<tr>
<td>11.142</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[2][B]</td>
<td>uart_rx_inst/n908_s9/I1</td>
</tr>
<tr>
<td>11.606</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C2[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n908_s9/F</td>
</tr>
<tr>
<td>11.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[2][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/i_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[2][B]</td>
<td>uart_rx_inst/i_3_s0/CLK</td>
</tr>
<tr>
<td>21.440</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C2[2][B]</td>
<td>uart_rx_inst/i_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.881, 39.319%; route: 5.649, 57.240%; tC2Q: 0.340, 3.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/count_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/i_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>uart_rx_inst/count_9_s1/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_9_s1/Q</td>
</tr>
<tr>
<td>2.688</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td>uart_rx_inst/n876_s30/I3</td>
</tr>
<tr>
<td>3.453</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s30/F</td>
</tr>
<tr>
<td>4.412</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[3][A]</td>
<td>uart_rx_inst/n876_s24/I2</td>
</tr>
<tr>
<td>5.021</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C7[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s24/F</td>
</tr>
<tr>
<td>5.886</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>uart_rx_inst/n876_s21/I1</td>
</tr>
<tr>
<td>6.650</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s21/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[3][A]</td>
<td>uart_rx_inst/state_1_s13/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C5[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/state_1_s13/F</td>
</tr>
<tr>
<td>9.789</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>uart_rx_inst/n908_s11/I0</td>
</tr>
<tr>
<td>10.253</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n908_s11/F</td>
</tr>
<tr>
<td>10.890</td>
<td>0.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td>uart_rx_inst/n887_s9/I1</td>
</tr>
<tr>
<td>11.499</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n887_s9/F</td>
</tr>
<tr>
<td>11.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/i_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td>uart_rx_inst/i_24_s0/CLK</td>
</tr>
<tr>
<td>21.440</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[2][B]</td>
<td>uart_rx_inst/i_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.026, 41.237%; route: 5.397, 55.284%; tC2Q: 0.340, 3.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/count_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/i_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>uart_rx_inst/count_9_s1/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_9_s1/Q</td>
</tr>
<tr>
<td>2.688</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td>uart_rx_inst/n876_s30/I3</td>
</tr>
<tr>
<td>3.453</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s30/F</td>
</tr>
<tr>
<td>4.412</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[3][A]</td>
<td>uart_rx_inst/n876_s24/I2</td>
</tr>
<tr>
<td>5.021</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C7[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s24/F</td>
</tr>
<tr>
<td>5.886</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>uart_rx_inst/n876_s21/I1</td>
</tr>
<tr>
<td>6.650</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s21/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[3][A]</td>
<td>uart_rx_inst/state_1_s13/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C5[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/state_1_s13/F</td>
</tr>
<tr>
<td>9.789</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>uart_rx_inst/n908_s11/I0</td>
</tr>
<tr>
<td>10.253</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n908_s11/F</td>
</tr>
<tr>
<td>11.025</td>
<td>0.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[1][B]</td>
<td>uart_rx_inst/n903_s9/I1</td>
</tr>
<tr>
<td>11.488</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C3[1][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n903_s9/F</td>
</tr>
<tr>
<td>11.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[1][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/i_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[1][B]</td>
<td>uart_rx_inst/i_8_s0/CLK</td>
</tr>
<tr>
<td>21.440</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C3[1][B]</td>
<td>uart_rx_inst/i_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.881, 39.792%; route: 5.532, 56.725%; tC2Q: 0.340, 3.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.963</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/count_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/i_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>uart_rx_inst/count_9_s1/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_9_s1/Q</td>
</tr>
<tr>
<td>2.688</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td>uart_rx_inst/n876_s30/I3</td>
</tr>
<tr>
<td>3.453</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s30/F</td>
</tr>
<tr>
<td>4.412</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[3][A]</td>
<td>uart_rx_inst/n876_s24/I2</td>
</tr>
<tr>
<td>5.021</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C7[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s24/F</td>
</tr>
<tr>
<td>5.886</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>uart_rx_inst/n876_s21/I1</td>
</tr>
<tr>
<td>6.650</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s21/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[3][A]</td>
<td>uart_rx_inst/state_1_s13/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C5[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/state_1_s13/F</td>
</tr>
<tr>
<td>9.789</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>uart_rx_inst/n908_s11/I0</td>
</tr>
<tr>
<td>10.253</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n908_s11/F</td>
</tr>
<tr>
<td>11.013</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[0][B]</td>
<td>uart_rx_inst/n906_s9/I1</td>
</tr>
<tr>
<td>11.476</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C2[0][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n906_s9/F</td>
</tr>
<tr>
<td>11.476</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[0][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/i_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][B]</td>
<td>uart_rx_inst/i_5_s0/CLK</td>
</tr>
<tr>
<td>21.440</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C2[0][B]</td>
<td>uart_rx_inst/i_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.881, 39.842%; route: 5.520, 56.672%; tC2Q: 0.340, 3.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/count_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/i_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>uart_rx_inst/count_9_s1/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_9_s1/Q</td>
</tr>
<tr>
<td>2.688</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td>uart_rx_inst/n876_s30/I3</td>
</tr>
<tr>
<td>3.453</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s30/F</td>
</tr>
<tr>
<td>4.412</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[3][A]</td>
<td>uart_rx_inst/n876_s24/I2</td>
</tr>
<tr>
<td>5.021</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C7[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s24/F</td>
</tr>
<tr>
<td>5.886</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>uart_rx_inst/n876_s21/I1</td>
</tr>
<tr>
<td>6.650</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s21/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[3][A]</td>
<td>uart_rx_inst/state_1_s13/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C5[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/state_1_s13/F</td>
</tr>
<tr>
<td>9.789</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>uart_rx_inst/n908_s11/I0</td>
</tr>
<tr>
<td>10.253</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n908_s11/F</td>
</tr>
<tr>
<td>10.662</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>uart_rx_inst/n896_s9/I1</td>
</tr>
<tr>
<td>11.427</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n896_s9/F</td>
</tr>
<tr>
<td>11.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/i_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>uart_rx_inst/i_15_s0/CLK</td>
</tr>
<tr>
<td>21.440</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>uart_rx_inst/i_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.181, 43.150%; route: 5.170, 53.346%; tC2Q: 0.340, 3.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/count_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/i_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>uart_rx_inst/count_9_s1/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_9_s1/Q</td>
</tr>
<tr>
<td>2.688</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td>uart_rx_inst/n876_s30/I3</td>
</tr>
<tr>
<td>3.453</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s30/F</td>
</tr>
<tr>
<td>4.412</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[3][A]</td>
<td>uart_rx_inst/n876_s24/I2</td>
</tr>
<tr>
<td>5.021</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C7[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s24/F</td>
</tr>
<tr>
<td>5.886</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>uart_rx_inst/n876_s21/I1</td>
</tr>
<tr>
<td>6.650</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s21/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[3][A]</td>
<td>uart_rx_inst/state_1_s13/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C5[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/state_1_s13/F</td>
</tr>
<tr>
<td>9.789</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>uart_rx_inst/n908_s11/I0</td>
</tr>
<tr>
<td>10.253</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n908_s11/F</td>
</tr>
<tr>
<td>10.662</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td>uart_rx_inst/n894_s9/I1</td>
</tr>
<tr>
<td>11.427</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n894_s9/F</td>
</tr>
<tr>
<td>11.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/i_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td>uart_rx_inst/i_17_s0/CLK</td>
</tr>
<tr>
<td>21.440</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C5[1][A]</td>
<td>uart_rx_inst/i_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.181, 43.150%; route: 5.170, 53.346%; tC2Q: 0.340, 3.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/count_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/i_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>uart_rx_inst/count_9_s1/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_9_s1/Q</td>
</tr>
<tr>
<td>2.688</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td>uart_rx_inst/n876_s30/I3</td>
</tr>
<tr>
<td>3.453</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s30/F</td>
</tr>
<tr>
<td>4.412</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[3][A]</td>
<td>uart_rx_inst/n876_s24/I2</td>
</tr>
<tr>
<td>5.021</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C7[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s24/F</td>
</tr>
<tr>
<td>5.886</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>uart_rx_inst/n876_s21/I1</td>
</tr>
<tr>
<td>6.650</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s21/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[3][A]</td>
<td>uart_rx_inst/state_1_s13/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C5[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/state_1_s13/F</td>
</tr>
<tr>
<td>9.789</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>uart_rx_inst/n908_s11/I0</td>
</tr>
<tr>
<td>10.253</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n908_s11/F</td>
</tr>
<tr>
<td>10.662</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>uart_rx_inst/n893_s9/I1</td>
</tr>
<tr>
<td>11.427</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n893_s9/F</td>
</tr>
<tr>
<td>11.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/i_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>uart_rx_inst/i_18_s0/CLK</td>
</tr>
<tr>
<td>21.440</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>uart_rx_inst/i_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.181, 43.150%; route: 5.170, 53.346%; tC2Q: 0.340, 3.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.023</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/count_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/i_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>uart_rx_inst/count_9_s1/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_9_s1/Q</td>
</tr>
<tr>
<td>2.688</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td>uart_rx_inst/n876_s30/I3</td>
</tr>
<tr>
<td>3.453</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s30/F</td>
</tr>
<tr>
<td>4.412</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[3][A]</td>
<td>uart_rx_inst/n876_s24/I2</td>
</tr>
<tr>
<td>5.021</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R6C7[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s24/F</td>
</tr>
<tr>
<td>5.886</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>uart_rx_inst/n876_s21/I1</td>
</tr>
<tr>
<td>6.650</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n876_s21/F</td>
</tr>
<tr>
<td>8.000</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[3][A]</td>
<td>uart_rx_inst/state_1_s13/I0</td>
</tr>
<tr>
<td>8.815</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C5[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/state_1_s13/F</td>
</tr>
<tr>
<td>9.789</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>uart_rx_inst/n908_s11/I0</td>
</tr>
<tr>
<td>10.253</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n908_s11/F</td>
</tr>
<tr>
<td>10.652</td>
<td>0.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td>uart_rx_inst/n889_s9/I1</td>
</tr>
<tr>
<td>11.417</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n889_s9/F</td>
</tr>
<tr>
<td>11.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td style=" font-weight:bold;">uart_rx_inst/i_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td>uart_rx_inst/i_22_s0/CLK</td>
</tr>
<tr>
<td>21.440</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C6[0][B]</td>
<td>uart_rx_inst/i_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.181, 43.195%; route: 5.159, 53.297%; tC2Q: 0.340, 3.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>led_inst/counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">led_inst/counter_0_s1/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>led_inst/n57_s3/I0</td>
</tr>
<tr>
<td>1.866</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" background: #97FFFF;">led_inst/n57_s3/F</td>
</tr>
<tr>
<td>1.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">led_inst/counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>led_inst/counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>led_inst/counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/flash_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/flash_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>led_inst/flash_counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">led_inst/flash_counter_7_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>led_inst/n25_s2/I2</td>
</tr>
<tr>
<td>1.866</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">led_inst/n25_s2/F</td>
</tr>
<tr>
<td>1.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">led_inst/flash_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>led_inst/flash_counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>led_inst/flash_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/count_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/count_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C2[0][A]</td>
<td>uart_tx_inst/count_17_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C2[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/count_17_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C2[0][A]</td>
<td>uart_tx_inst/n62_s3/I2</td>
</tr>
<tr>
<td>1.866</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C2[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n62_s3/F</td>
</tr>
<tr>
<td>1.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/count_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C2[0][A]</td>
<td>uart_tx_inst/count_17_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C2[0][A]</td>
<td>uart_tx_inst/count_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/count_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/count_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][A]</td>
<td>uart_tx_inst/count_20_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C4[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/count_20_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][A]</td>
<td>uart_tx_inst/n59_s5/I0</td>
</tr>
<tr>
<td>1.866</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C4[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n59_s5/F</td>
</tr>
<tr>
<td>1.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C4[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/count_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][A]</td>
<td>uart_tx_inst/count_20_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C4[1][A]</td>
<td>uart_tx_inst/count_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/count_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/count_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C3[1][A]</td>
<td>uart_tx_inst/count_23_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C3[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/count_23_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C3[1][A]</td>
<td>uart_tx_inst/n56_s5/I3</td>
</tr>
<tr>
<td>1.866</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C3[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n56_s5/F</td>
</tr>
<tr>
<td>1.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C3[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/count_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C3[1][A]</td>
<td>uart_tx_inst/count_23_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C3[1][A]</td>
<td>uart_tx_inst/count_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slave_inst/i_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slave_inst/i_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>spi_slave_inst/i_19_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C9[0][A]</td>
<td style=" font-weight:bold;">spi_slave_inst/i_19_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>spi_slave_inst/n158_s4/I2</td>
</tr>
<tr>
<td>1.866</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td style=" background: #97FFFF;">spi_slave_inst/n158_s4/F</td>
</tr>
<tr>
<td>1.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td style=" font-weight:bold;">spi_slave_inst/i_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>spi_slave_inst/i_19_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>spi_slave_inst/i_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slave_inst/i_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slave_inst/i_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>spi_slave_inst/i_22_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C12[1][A]</td>
<td style=" font-weight:bold;">spi_slave_inst/i_22_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>spi_slave_inst/n155_s4/I0</td>
</tr>
<tr>
<td>1.866</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">spi_slave_inst/n155_s4/F</td>
</tr>
<tr>
<td>1.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" font-weight:bold;">spi_slave_inst/i_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>spi_slave_inst/i_22_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>spi_slave_inst/i_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_reader_inst/button2_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_reader_inst/button2_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td>data_reader_inst/button2_counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C13[1][A]</td>
<td style=" font-weight:bold;">data_reader_inst/button2_counter_3_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td>data_reader_inst/n134_s3/I3</td>
</tr>
<tr>
<td>1.866</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td style=" background: #97FFFF;">data_reader_inst/n134_s3/F</td>
</tr>
<tr>
<td>1.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td style=" font-weight:bold;">data_reader_inst/button2_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td>data_reader_inst/button2_counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C13[1][A]</td>
<td>data_reader_inst/button2_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_reader_inst/button2_counter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_reader_inst/button2_counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[1][A]</td>
<td>data_reader_inst/button2_counter_10_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C12[1][A]</td>
<td style=" font-weight:bold;">data_reader_inst/button2_counter_10_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[1][A]</td>
<td>data_reader_inst/n127_s3/I2</td>
</tr>
<tr>
<td>1.866</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C12[1][A]</td>
<td style=" background: #97FFFF;">data_reader_inst/n127_s3/F</td>
</tr>
<tr>
<td>1.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[1][A]</td>
<td style=" font-weight:bold;">data_reader_inst/button2_counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[1][A]</td>
<td>data_reader_inst/button2_counter_10_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C12[1][A]</td>
<td>data_reader_inst/button2_counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_reader_inst/button1_counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_reader_inst/button1_counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td>data_reader_inst/button1_counter_12_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C10[0][A]</td>
<td style=" font-weight:bold;">data_reader_inst/button1_counter_12_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td>data_reader_inst/n14_s3/I3</td>
</tr>
<tr>
<td>1.866</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td style=" background: #97FFFF;">data_reader_inst/n14_s3/F</td>
</tr>
<tr>
<td>1.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td style=" font-weight:bold;">data_reader_inst/button1_counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[0][A]</td>
<td>data_reader_inst/button1_counter_12_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C10[0][A]</td>
<td>data_reader_inst/button1_counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_reader_inst/button1_counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_reader_inst/button1_counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>data_reader_inst/button1_counter_18_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C9[0][A]</td>
<td style=" font-weight:bold;">data_reader_inst/button1_counter_18_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>data_reader_inst/n8_s2/I2</td>
</tr>
<tr>
<td>1.866</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td style=" background: #97FFFF;">data_reader_inst/n8_s2/F</td>
</tr>
<tr>
<td>1.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td style=" font-weight:bold;">data_reader_inst/button1_counter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>data_reader_inst/button1_counter_18_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>data_reader_inst/button1_counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/flash_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/flash_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>led_inst/flash_counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C6[0][A]</td>
<td style=" font-weight:bold;">led_inst/flash_counter_5_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>led_inst/n27_s4/I0</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">led_inst/n27_s4/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" font-weight:bold;">led_inst/flash_counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>led_inst/flash_counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>led_inst/flash_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/count_25_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/count_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>uart_rx_inst/count_25_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C6[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_25_s1/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>uart_rx_inst/n849_s13/I3</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n849_s13/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_25_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>uart_rx_inst/count_25_s1/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>uart_rx_inst/count_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td>uart_rx_inst/count_0_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R6C8[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_0_s1/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td>uart_rx_inst/n874_s13/I0</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n874_s13/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td>uart_rx_inst/count_0_s1/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C8[1][A]</td>
<td>uart_rx_inst/count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/count_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][A]</td>
<td>uart_rx_inst/count_5_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R6C8[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_5_s1/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][A]</td>
<td>uart_rx_inst/n869_s13/I1</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[0][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n869_s13/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][A]</td>
<td>uart_rx_inst/count_5_s1/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C8[0][A]</td>
<td>uart_rx_inst/count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/count_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/count_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>uart_rx_inst/count_7_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C8[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_7_s1/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>uart_rx_inst/n867_s13/I3</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n867_s13/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>uart_rx_inst/count_7_s1/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>uart_rx_inst/count_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/count_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/count_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>uart_rx_inst/count_13_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R7C7[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_13_s1/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>uart_rx_inst/n861_s13/I1</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n861_s13/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>uart_rx_inst/count_13_s1/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>uart_rx_inst/count_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/count_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/count_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>uart_rx_inst/count_14_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C7[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_14_s1/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>uart_rx_inst/n860_s13/I3</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n860_s13/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>uart_rx_inst/count_14_s1/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>uart_rx_inst/count_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/count_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/count_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>uart_rx_inst/count_17_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_17_s1/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>uart_rx_inst/n857_s13/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n857_s13/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>uart_rx_inst/count_17_s1/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>uart_rx_inst/count_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/count_21_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/count_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>uart_rx_inst/count_21_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_21_s1/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>uart_rx_inst/n853_s14/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n853_s14/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>uart_rx_inst/count_21_s1/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>uart_rx_inst/count_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_rx_inst/count_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/count_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>uart_rx_inst/count_23_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C6[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_23_s1/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>uart_rx_inst/n851_s15/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n851_s15/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/count_23_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>uart_rx_inst/count_23_s1/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>uart_rx_inst/count_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/count_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/count_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C2[1][A]</td>
<td>uart_tx_inst/count_6_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C2[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/count_6_s1/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C2[1][A]</td>
<td>uart_tx_inst/n73_s8/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C2[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n73_s8/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/count_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C2[1][A]</td>
<td>uart_tx_inst/count_6_s1/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C2[1][A]</td>
<td>uart_tx_inst/count_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/count_21_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/count_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[0][A]</td>
<td>uart_tx_inst/count_21_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R16C3[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/count_21_s1/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[0][A]</td>
<td>uart_tx_inst/n58_s7/I0</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C3[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n58_s7/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C3[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/count_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[0][A]</td>
<td>uart_tx_inst/count_21_s1/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C3[0][A]</td>
<td>uart_tx_inst/count_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td>uart_tx_inst/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C4[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/count_2_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td>uart_tx_inst/n77_s3/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n77_s3/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td>uart_tx_inst/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C4[0][A]</td>
<td>uart_tx_inst/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td>uart_tx_inst/count_3_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C4[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/count_3_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td>uart_tx_inst/n76_s5/I0</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n76_s5/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>337</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td>uart_tx_inst/count_3_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C4[0][A]</td>
<td>uart_tx_inst/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.333</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>data_reader_inst/button1_counter_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.009</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>data_reader_inst/button1_counter_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>data_reader_inst/button1_counter_18_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.333</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>data_reader_inst/button1_counter_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.009</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>data_reader_inst/button1_counter_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>data_reader_inst/button1_counter_16_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.333</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>data_reader_inst/button1_counter_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.009</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>data_reader_inst/button1_counter_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>data_reader_inst/button1_counter_12_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.333</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>data_reader_inst/button1_counter_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.009</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>data_reader_inst/button1_counter_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>data_reader_inst/button1_counter_4_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.333</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>data_reader_inst/button2_counter_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.009</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>data_reader_inst/button2_counter_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>data_reader_inst/button2_counter_16_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.333</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_master_inst/i_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.009</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>spi_master_inst/i_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>spi_master_inst/i_30_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.333</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_slave_inst/data_update_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.009</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>spi_slave_inst/data_update_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>spi_slave_inst/data_update_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.333</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_rx_inst/i_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.009</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>uart_rx_inst/i_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>uart_rx_inst/i_11_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.333</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_rx_inst/i_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.009</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>uart_rx_inst/i_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>uart_rx_inst/i_12_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.333</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_slave_inst/i_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.009</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>spi_slave_inst/i_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>spi_slave_inst/i_5_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>337</td>
<td>clk_d</td>
<td>-0.559</td>
<td>1.280</td>
</tr>
<tr>
<td>43</td>
<td>state[0]</td>
<td>12.245</td>
<td>3.509</td>
</tr>
<tr>
<td>39</td>
<td>n77_3</td>
<td>12.190</td>
<td>1.133</td>
</tr>
<tr>
<td>38</td>
<td>n188_6</td>
<td>13.733</td>
<td>1.118</td>
</tr>
<tr>
<td>37</td>
<td>SS_Z</td>
<td>7.770</td>
<td>1.462</td>
</tr>
<tr>
<td>34</td>
<td>n96_7</td>
<td>10.415</td>
<td>1.357</td>
</tr>
<tr>
<td>34</td>
<td>n210_8</td>
<td>13.925</td>
<td>2.323</td>
</tr>
<tr>
<td>33</td>
<td>i_31_6</td>
<td>12.584</td>
<td>2.082</td>
</tr>
<tr>
<td>32</td>
<td>n5_5</td>
<td>16.468</td>
<td>1.349</td>
</tr>
<tr>
<td>32</td>
<td>n47_3</td>
<td>13.663</td>
<td>1.012</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R8C11</td>
<td>87.50%</td>
</tr>
<tr>
<td>R8C8</td>
<td>86.11%</td>
</tr>
<tr>
<td>R3C10</td>
<td>84.72%</td>
</tr>
<tr>
<td>R3C9</td>
<td>84.72%</td>
</tr>
<tr>
<td>R8C9</td>
<td>84.72%</td>
</tr>
<tr>
<td>R8C10</td>
<td>83.33%</td>
</tr>
<tr>
<td>R16C7</td>
<td>83.33%</td>
</tr>
<tr>
<td>R3C11</td>
<td>81.94%</td>
</tr>
<tr>
<td>R16C9</td>
<td>81.94%</td>
</tr>
<tr>
<td>R16C10</td>
<td>81.94%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
