#-----------------------------------------------------------
# PlanAhead v12.4
# Build 108585 by hdbuild on Tue Nov  9 17:32:56 MST 2010
# Start of session at: Thu Jun 07 14:49:44 2012
# Process ID: 5576
# Log file: C:/B610_sinhron/planAhead_run_1/planAhead.log
# Journal file: C:/B610_sinhron/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui -source C:/B610_sinhron/pa.fromHdl.tcl
# create_project -name B610_sinhron -dir "C:/B610_sinhron/planAhead_run_1" -part xc3s500epq208-5
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property top MainPage1 $srcset
# set_param project.paUcfFile  "list1.ucf"
# set hdlfile [add_files [list {time_1us_2us.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {p_reset.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {dcm_main1.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {arbitr_dcm.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ram_read_control_dds.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ram_read_control.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ram16x256_v1.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {PPI_Resiver.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Clock_watcher.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {clock_nuke.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {clk_dcm_blok.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MainPage1.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# add_files "list1.ucf" -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500epq208-5
startgroup
set_property loc PAD31 [get_ports F20MHz]
set_property is_fixed true  [get_ports F20MHz]
endgroup
startgroup
set_property loc IPAD29 [get_ports F64MHz]
set_property is_fixed true  [get_ports F64MHz]
endgroup
startgroup
set_property loc IPAD152 [get_ports T_5MIN_sinhro]
set_property is_fixed true  [get_ports T_5MIN_sinhro]
endgroup
startgroup
set_property loc PAD61 [get_ports Tki]
set_property is_fixed true  [get_ports Tki]
endgroup
startgroup
set_property loc PAD63 [get_ports Tkp]
set_property is_fixed true  [get_ports Tkp]
endgroup
startgroup
set_property loc PAD96 [get_ports Tnc]
set_property is_fixed true  [get_ports Tnc]
endgroup
startgroup
set_property loc PAD60 [get_ports Tni]
set_property is_fixed true  [get_ports Tni]
endgroup
set_property IOSTANDARD LVCMOS33 [get_ports Tni]
set_property IOSTANDARD LVCMOS33 [get_ports Tnc]
set_property IOSTANDARD LVCMOS33 [get_ports Tkp]
set_property IOSTANDARD LVCMOS33 [get_ports Tki]
set_property IOSTANDARD LVCMOS33 [get_ports T_5MIN_sinhro]
set_property IOSTANDARD LVCMOS33 [get_ports F64MHz]
set_property IOSTANDARD LVCMOS33 [get_ports F20MHz]
set_property IOSTANDARD LVCMOS33 [get_ports Tno]
startgroup
set_property loc PAD95 [get_ports Tno]
set_property is_fixed true  [get_ports Tno]
endgroup
set_property IOSTANDARD LVCMOS33 [get_ports Tnp]
startgroup
set_property loc PAD62 [get_ports Tnp]
set_property is_fixed true  [get_ports Tnp]
endgroup
set_property IOSTANDARD LVCMOS33 [get_ports clk8_spi]
startgroup
set_property loc PAD71 [get_ports clk8_spi]
set_property is_fixed true  [get_ports clk8_spi]
endgroup
set_property IOSTANDARD LVCMOS33 [get_ports clk_ppi]
startgroup
set_property loc PAD27 [get_ports clk_ppi]
set_property is_fixed true  [get_ports clk_ppi]
endgroup
set_property IOSTANDARD LVCMOS33 [get_ports cs_615]
startgroup
set_property loc PAD53 [get_ports cs_615]
set_property is_fixed true  [get_ports cs_615]
endgroup
startgroup
set_property loc PAD52 [get_ports cs_get]
set_property is_fixed true  [get_ports cs_get]
endgroup
set_property IOSTANDARD LVCMOS33 [get_ports cs_get]
set_property IOSTANDARD LVCMOS33 [get_ports cs_izl]
startgroup
set_property loc PAD49 [get_ports cs_izl]
set_property is_fixed true  [get_ports cs_izl]
endgroup
startgroup
set_property loc IPAD145 [get_ports f5MHz]
set_property is_fixed true  [get_ports f5MHz]
endgroup
set_property IOSTANDARD LVCMOS33 [get_ports f5MHz]
startgroup
set_property loc PAD25 [get_ports fs1]
set_property is_fixed true  [get_ports fs1]
endgroup
set_property IOSTANDARD LVCMOS33 [get_ports fs1]
set_property IOSTANDARD LVCMOS33 [get_ports fs2]
startgroup
set_property loc PAD24 [get_ports fs2]
set_property is_fixed true  [get_ports fs2]
endgroup
startgroup
set_property loc PAD23 [get_ports fs3]
set_property is_fixed true  [get_ports fs3]
endgroup
set_property IOSTANDARD LVCMOS33 [get_ports fs3]
set_property IOSTANDARD LVCMOS33 [get_ports {data_ppi[0]}]
startgroup
set_property loc PAD2 [get_ports {data_ppi[0]}]
set_property is_fixed true  [get_ports {data_ppi[0]}]
endgroup
startgroup
set_property loc PAD4 [get_ports {data_ppi[1]}]
set_property is_fixed true  [get_ports {data_ppi[1]}]
endgroup
set_property IOSTANDARD LVCMOS33 [get_ports {data_ppi[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {data_ppi[2]}]
startgroup
set_property loc PAD5 [get_ports {data_ppi[2]}]
set_property is_fixed true  [get_ports {data_ppi[2]}]
endgroup
startgroup
set_property loc PAD7 [get_ports {data_ppi[3]}]
set_property is_fixed true  [get_ports {data_ppi[3]}]
endgroup
set_property IOSTANDARD LVCMOS33 [get_ports {data_ppi[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {data_ppi[4]}]
startgroup
set_property loc PAD8 [get_ports {data_ppi[4]}]
set_property is_fixed true  [get_ports {data_ppi[4]}]
endgroup
startgroup
set_property loc PAD11 [get_ports {data_ppi[5]}]
set_property is_fixed true  [get_ports {data_ppi[5]}]
endgroup
set_property IOSTANDARD LVCMOS33 [get_ports {data_ppi[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {data_ppi[6]}]
startgroup
set_property loc PAD12 [get_ports {data_ppi[6]}]
set_property is_fixed true  [get_ports {data_ppi[6]}]
endgroup
startgroup
set_property loc PAD16 [get_ports {data_ppi[7]}]
set_property is_fixed true  [get_ports {data_ppi[7]}]
endgroup
set_property IOSTANDARD LVCMOS33 [get_ports {data_ppi[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {data_ppi[8]}]
startgroup
set_property loc IPAD28 [get_ports {data_ppi[8]}]
set_property is_fixed true  [get_ports {data_ppi[8]}]
endgroup
startgroup
set_property loc PAD30 [get_ports {data_ppi[9]}]
set_property is_fixed true  [get_ports {data_ppi[9]}]
endgroup
set_property IOSTANDARD LVCMOS33 [get_ports {data_ppi[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {data_ppi[10]}]
startgroup
set_property loc IPAD3 [get_ports {data_ppi[10]}]
set_property is_fixed true  [get_ports {data_ppi[10]}]
endgroup
startgroup
set_property loc IPAD13 [get_ports {data_ppi[11]}]
set_property is_fixed true  [get_ports {data_ppi[11]}]
endgroup
set_property IOSTANDARD LVCMOS33 [get_ports {data_ppi[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {data_ppi[12]}]
startgroup
set_property loc PAD32 [get_ports {data_ppi[12]}]
set_property is_fixed true  [get_ports {data_ppi[12]}]
endgroup
set_property IOSTANDARD LVCMOS33 [get_ports {data_ppi[13]}]
startgroup
set_property loc PAD34 [get_ports {data_ppi[13]}]
set_property is_fixed true  [get_ports {data_ppi[13]}]
endgroup
startgroup
set_property loc PAD40 [get_ports {data_ppi[14]}]
set_property is_fixed true  [get_ports {data_ppi[14]}]
endgroup
set_property IOSTANDARD LVCMOS33 [get_ports {data_ppi[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {data_ppi[15]}]
startgroup
set_property loc PAD41 [get_ports {data_ppi[15]}]
set_property is_fixed true  [get_ports {data_ppi[15]}]
endgroup
startgroup
set_property loc PAD79 [get_ports {data8_spi[0]}]
set_property is_fixed true  [get_ports {data8_spi[0]}]
endgroup
set_property IOSTANDARD LVCMOS33 [get_ports {data8_spi[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {data8_spi[1]}]
startgroup
set_property loc PAD80 [get_ports {data8_spi[1]}]
set_property is_fixed true  [get_ports {data8_spi[1]}]
endgroup
startgroup
set_property loc PAD81 [get_ports {data8_spi[2]}]
set_property is_fixed true  [get_ports {data8_spi[2]}]
endgroup
set_property IOSTANDARD LVCMOS33 [get_ports {data8_spi[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {data8_spi[3]}]
startgroup
set_property loc PAD82 [get_ports {data8_spi[3]}]
set_property is_fixed true  [get_ports {data8_spi[3]}]
endgroup
startgroup
set_property loc PAD84 [get_ports {data8_spi[4]}]
set_property is_fixed true  [get_ports {data8_spi[4]}]
endgroup
set_property IOSTANDARD LVCMOS33 [get_ports {data8_spi[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {data8_spi[5]}]
startgroup
set_property loc PAD85 [get_ports {data8_spi[5]}]
set_property is_fixed true  [get_ports {data8_spi[5]}]
endgroup
startgroup
set_property loc PAD86 [get_ports {data8_spi[6]}]
set_property is_fixed true  [get_ports {data8_spi[6]}]
endgroup
set_property IOSTANDARD LVCMOS33 [get_ports {data8_spi[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {data8_spi[7]}]
startgroup
set_property loc PAD87 [get_ports {data8_spi[7]}]
set_property is_fixed true  [get_ports {data8_spi[7]}]
endgroup
save_design
