5 18 101 51 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (fsm3.vcd) 2 -o (fsm3.cdd) 2 -y (lib) 2 -v (fsm3.v) 2 -F (main=state,next_state) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 fsm3.v 1 66 1
2 1 1 16 110013 33 100c 0 0 1 1 clk
2 2 27 16 90013 4d 100a 1 0 1 18 0 1 0 0 0 0
2 3 1 16 34003d 7 1008 0 0 16 1 next_state
2 4 32 16 270030 1 1008 0 0 16 1 STATE_IDLE
2 5 1a 16 1f0030 9 1208 3 4 16 18 0 ffff ffff 1111 0 0
2 6 1 16 1f0023 2 100c 0 0 1 1 reset
2 7 19 16 1f003d 9 1008 5 6 16 18 0 ffff ffff 1111 0 0
2 8 1 16 16001a 0 1410 0 0 16 1 state
2 9 38 16 16003d 19 a 7 8
2 10 1 18 230026 5 100c 0 0 1 1 tail
2 11 29 18 230026 5 1008 10 0 1 18 0 1 0 0 0 0
2 12 1 18 1a001e 3 100c 0 0 1 1 valid
2 13 29 18 1a001e 3 1008 12 0 1 18 0 1 0 0 0 0
2 14 1 18 120015 5 100c 0 0 1 1 head
2 15 29 18 120015 5 1008 14 0 1 18 0 1 0 0 0 0
2 16 1 18 9000d 7 1008 0 0 16 1 state
2 17 29 18 9000d 7 1008 16 0 1 18 0 1 0 0 0 0
2 18 2b 18 90015 9 1008 15 17 1 18 0 1 0 0 0 0
2 19 2b 18 9001e 9 1008 13 18 1 18 0 1 0 0 0 0
2 20 2b 18 90026 15 100a 11 19 1 18 0 1 0 0 0 0
2 21 3d 19 20006 a 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 22 3d 61 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u2
2 23 1 0 0 a 100a 0 0 16 1 next_state
2 24 1 0 0 8 100a 0 0 16 1 state
1 clk 1 8 107000c 1 0 0 0 1 17 0 1 0 1 1 0
1 reset 2 9 7000c 1 0 0 0 1 17 0 1 0 0 1 0
1 head 3 10 7000c 1 0 0 0 1 17 0 1 0 1 1 0
1 tail 4 11 7000c 1 0 0 0 1 17 0 1 0 1 1 0
1 valid 5 12 7000c 1 0 0 0 1 17 0 1 0 1 1 0
1 state 6 13 7000c 1 0 15 0 16 17 0 ffff 0 1111 1111 0
1 next_state 7 14 107000c 1 0 15 0 16 17 0 ffff 0 1111 1111 0
1 STATE_IDLE 8 0 c0000 1 0 31 0 16 17 1 0 0 0 0 0
1 STATE_HEAD 9 0 c0000 1 0 31 0 16 17 10 0 0 0 0 0
1 STATE_DATA 10 0 c0000 1 0 31 0 16 17 100 0 0 0 0 0
1 STATE_TAIL 11 0 c0000 1 0 31 0 16 17 1000 0 0 0 0 0
4 23 0 0 f 23 23 0
4 24 0 0 f 24 24 0
4 2 16 9 1 9 0 2
4 9 16 22 6 2 2 2
4 20 18 9 1 21 0 20
4 21 19 2 6 20 0 20
4 22 61 8 1 0 0 22
6 0 24 23 1  0 4 4 16 16 1 0  16 16 10 0  16 16 100 0  16 16 1000 0  16 16 1 0  16 16 10 0  16 16 100 0  16 16 1000 0   8  0 0 1  0 1 1  1 2 1  2 2 1  2 3 1  3 1 1  1 3 1  3 0 1
3 1 main.$u0 "main.$u0" 0 fsm3.v 0 26 1
2 25 32 21 5000e 1 1008 0 0 16 1 STATE_IDLE
2 26 1 20 9000d 19 100a 0 0 16 1 state
2 27 2d 21 0 a 120e 25 26 1 18 0 1 1 1 0 0
2 28 32 22 5000e 1 1008 0 0 16 1 STATE_HEAD
2 29 2d 22 0 7 120e 28 26 1 18 0 1 1 1 0 0
2 30 32 23 5000e 1 1008 0 0 16 1 STATE_DATA
2 31 2d 23 0 5 120e 30 26 1 18 0 1 1 1 0 0
2 32 32 24 5000e 1 1008 0 0 16 1 STATE_TAIL
2 33 2d 24 0 3 120e 32 26 1 18 0 1 1 1 0 0
2 34 32 24 3d0046 1 1008 0 0 16 1 STATE_IDLE
2 35 32 24 300039 1 1008 0 0 16 1 STATE_HEAD
2 36 1a 24 1f0039 2 1208 34 35 16 18 0 ffff ffff 11 0 0
2 37 1 24 28002b 2 100c 0 0 1 1 head
2 38 1 24 200024 2 100c 0 0 1 1 valid
2 39 8 24 20002b 2 20124c 37 38 1 18 0 1 1 1 1 0
2 40 19 24 1f0046 2 1008 36 39 16 18 0 ffff ffff 11 0 0
2 41 1 24 12001b 0 1410 0 0 16 1 next_state
2 42 37 24 120046 2 1a 40 41
2 43 32 23 3d0046 1 1008 0 0 16 1 STATE_DATA
2 44 32 23 300039 1 1008 0 0 16 1 STATE_TAIL
2 45 1a 23 1f0039 2 1208 43 44 16 18 0 ffff ffff 1100 0 0
2 46 1 23 28002b 2 101c 0 0 1 1 tail
2 47 1 23 200024 1 1018 0 0 1 1 valid
2 48 8 23 20002b 2 20133c 46 47 1 18 0 1 0 1 1 0
2 49 19 23 1f0046 2 1038 45 48 16 18 0 ffff ffff 1100 0 0
2 50 1 23 12001b 0 1410 0 0 16 1 next_state
2 51 37 23 120046 2 3a 49 50
2 52 32 22 3d0046 1 1008 0 0 16 1 STATE_DATA
2 53 32 22 300039 1 1008 0 0 16 1 STATE_TAIL
2 54 1a 22 1f0039 2 1208 52 53 16 18 0 ffff ffff 1100 0 0
2 55 1 22 28002b 2 101c 0 0 1 1 tail
2 56 1 22 200024 1 1018 0 0 1 1 valid
2 57 8 22 20002b 2 20133c 55 56 1 18 0 1 0 1 1 0
2 58 19 22 1f0046 2 1038 54 57 16 18 0 ffff ffff 1100 0 0
2 59 1 22 12001b 0 1410 0 0 16 1 next_state
2 60 37 22 120046 2 3a 58 59
2 61 32 21 3d0046 1 1008 0 0 16 1 STATE_IDLE
2 62 32 21 300039 1 1008 0 0 16 1 STATE_HEAD
2 63 1a 21 1f0039 3 1208 61 62 16 18 0 ffff ffff 11 0 0
2 64 1 21 28002b 3 100c 0 0 1 1 head
2 65 1 21 200024 3 100c 0 0 1 1 valid
2 66 8 21 20002b 3 20124c 64 65 1 18 0 1 1 1 1 0
2 67 19 21 1f0046 3 1008 63 66 16 18 0 ffff ffff 11 0 0
2 68 1 21 12001b 0 1410 0 0 16 1 next_state
2 69 37 21 120046 3 a 67 68
4 27 21 0 11 69 29 27
4 69 21 18 0 0 0 27
4 29 22 0 0 60 31 27
4 60 22 18 0 0 0 27
4 31 23 0 0 51 33 27
4 51 23 18 0 0 0 27
4 33 24 0 0 42 0 27
4 42 24 18 0 0 0 27
3 1 main.$u1 "main.$u1" 0 fsm3.v 0 59 1
3 1 main.$u2 "main.$u2" 0 fsm3.v 0 64 1
2 70 0 62 7000a 1 21004 0 0 1 16 0 0
2 71 1 62 10003 0 1410 0 0 1 1 clk
2 72 37 62 1000a 1 16 70 71
2 73 68 63 8000e 1 1002 0 0 1 18 0 1 0 0 0 0
2 74 0 63 120012 1 1008 0 0 32 48 2 0
2 75 2c 63 100013 65 900a 74 0 32 18 0 ffffffff 0 0 0 0
2 76 1 63 1c001e 32 101c 0 0 1 1 clk
2 77 1b 63 1b001b 32 102c 76 0 1 18 0 1 1 1 0 0
2 78 1 63 150017 0 1410 0 0 1 1 clk
2 79 37 63 15001e 32 3e 77 78
4 72 62 1 11 73 73 72
4 73 63 8 0 0 75 72
4 75 63 16 0 79 0 72
4 79 63 21 6 75 75 72
