# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1753 \
    name sum \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum \
    op interface \
    ports { sum { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1754 \
    name p_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_reload \
    op interface \
    ports { p_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1755 \
    name add186_1231_i_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add186_1231_i_reload \
    op interface \
    ports { add186_1231_i_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1756 \
    name add186_2236_i_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add186_2236_i_reload \
    op interface \
    ports { add186_2236_i_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1757 \
    name add186_3241_i_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add186_3241_i_reload \
    op interface \
    ports { add186_3241_i_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1758 \
    name add186_4246_i_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add186_4246_i_reload \
    op interface \
    ports { add186_4246_i_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1759 \
    name add186_1194227_i_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add186_1194227_i_reload \
    op interface \
    ports { add186_1194227_i_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1760 \
    name add186_1_1232_i_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add186_1_1232_i_reload \
    op interface \
    ports { add186_1_1232_i_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1761 \
    name add186_2_1237_i_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add186_2_1237_i_reload \
    op interface \
    ports { add186_2_1237_i_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1762 \
    name add186_3_1242_i_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add186_3_1242_i_reload \
    op interface \
    ports { add186_3_1242_i_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1763 \
    name add186_4_1247_i_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add186_4_1247_i_reload \
    op interface \
    ports { add186_4_1247_i_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1764 \
    name add186_2204228_i_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add186_2204228_i_reload \
    op interface \
    ports { add186_2204228_i_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1765 \
    name add186_1_2233_i_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add186_1_2233_i_reload \
    op interface \
    ports { add186_1_2233_i_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1766 \
    name add186_2_2238_i_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add186_2_2238_i_reload \
    op interface \
    ports { add186_2_2238_i_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1767 \
    name add186_3_2243_i_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add186_3_2243_i_reload \
    op interface \
    ports { add186_3_2243_i_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1768 \
    name add186_4_2248_i_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add186_4_2248_i_reload \
    op interface \
    ports { add186_4_2248_i_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1769 \
    name add186_3214229_i_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add186_3214229_i_reload \
    op interface \
    ports { add186_3214229_i_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1770 \
    name add186_1_3234_i_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add186_1_3234_i_reload \
    op interface \
    ports { add186_1_3234_i_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1771 \
    name add186_2_3239_i_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add186_2_3239_i_reload \
    op interface \
    ports { add186_2_3239_i_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1772 \
    name add186_3_3244_i_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add186_3_3244_i_reload \
    op interface \
    ports { add186_3_3244_i_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1773 \
    name add186_4_3249_i_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add186_4_3249_i_reload \
    op interface \
    ports { add186_4_3249_i_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1774 \
    name add186_4224230_i_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add186_4224230_i_reload \
    op interface \
    ports { add186_4224230_i_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1775 \
    name add186_1_4235_i_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add186_1_4235_i_reload \
    op interface \
    ports { add186_1_4235_i_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1776 \
    name add186_2_4240_i_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add186_2_4240_i_reload \
    op interface \
    ports { add186_2_4240_i_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1777 \
    name add186_3_4245_i_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add186_3_4245_i_reload \
    op interface \
    ports { add186_3_4245_i_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1778 \
    name add186_4_4250_i_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add186_4_4250_i_reload \
    op interface \
    ports { add186_4_4250_i_reload { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1779 \
    name sum_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_1_out \
    op interface \
    ports { sum_1_out { O 32 vector } sum_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName srcnn_flow_control_loop_pipe_sequential_init_U
set CompName srcnn_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix srcnn_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


