
lower_to_upper_letters_Via_USART2_IT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001f04  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  0800208c  0800208c  0000308c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080020e4  080020e4  00004010  2**0
                  CONTENTS
  4 .ARM          00000008  080020e4  080020e4  000030e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080020ec  080020ec  00004010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080020ec  080020ec  000030ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080020f0  080020f0  000030f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  080020f4  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00004010  2**0
                  CONTENTS
 10 .bss          000000d8  20000010  20000010  00004010  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200000e8  200000e8  00004010  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00004010  2**0
                  CONTENTS, READONLY
 13 .debug_info   00007dd2  00000000  00000000  00004040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000015d1  00000000  00000000  0000be12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000670  00000000  00000000  0000d3e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000004eb  00000000  00000000  0000da58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002027b  00000000  00000000  0000df43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00008c56  00000000  00000000  0002e1be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c331e  00000000  00000000  00036e14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000fa132  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001960  00000000  00000000  000fa178  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000069  00000000  00000000  000fbad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002074 	.word	0x08002074

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	08002074 	.word	0x08002074

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b96a 	b.w	80004c4 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	460c      	mov	r4, r1
 8000210:	2b00      	cmp	r3, #0
 8000212:	d14e      	bne.n	80002b2 <__udivmoddi4+0xaa>
 8000214:	4694      	mov	ip, r2
 8000216:	458c      	cmp	ip, r1
 8000218:	4686      	mov	lr, r0
 800021a:	fab2 f282 	clz	r2, r2
 800021e:	d962      	bls.n	80002e6 <__udivmoddi4+0xde>
 8000220:	b14a      	cbz	r2, 8000236 <__udivmoddi4+0x2e>
 8000222:	f1c2 0320 	rsb	r3, r2, #32
 8000226:	4091      	lsls	r1, r2
 8000228:	fa20 f303 	lsr.w	r3, r0, r3
 800022c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000230:	4319      	orrs	r1, r3
 8000232:	fa00 fe02 	lsl.w	lr, r0, r2
 8000236:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800023a:	fa1f f68c 	uxth.w	r6, ip
 800023e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000242:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000246:	fb07 1114 	mls	r1, r7, r4, r1
 800024a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800024e:	fb04 f106 	mul.w	r1, r4, r6
 8000252:	4299      	cmp	r1, r3
 8000254:	d90a      	bls.n	800026c <__udivmoddi4+0x64>
 8000256:	eb1c 0303 	adds.w	r3, ip, r3
 800025a:	f104 30ff 	add.w	r0, r4, #4294967295
 800025e:	f080 8112 	bcs.w	8000486 <__udivmoddi4+0x27e>
 8000262:	4299      	cmp	r1, r3
 8000264:	f240 810f 	bls.w	8000486 <__udivmoddi4+0x27e>
 8000268:	3c02      	subs	r4, #2
 800026a:	4463      	add	r3, ip
 800026c:	1a59      	subs	r1, r3, r1
 800026e:	fa1f f38e 	uxth.w	r3, lr
 8000272:	fbb1 f0f7 	udiv	r0, r1, r7
 8000276:	fb07 1110 	mls	r1, r7, r0, r1
 800027a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800027e:	fb00 f606 	mul.w	r6, r0, r6
 8000282:	429e      	cmp	r6, r3
 8000284:	d90a      	bls.n	800029c <__udivmoddi4+0x94>
 8000286:	eb1c 0303 	adds.w	r3, ip, r3
 800028a:	f100 31ff 	add.w	r1, r0, #4294967295
 800028e:	f080 80fc 	bcs.w	800048a <__udivmoddi4+0x282>
 8000292:	429e      	cmp	r6, r3
 8000294:	f240 80f9 	bls.w	800048a <__udivmoddi4+0x282>
 8000298:	4463      	add	r3, ip
 800029a:	3802      	subs	r0, #2
 800029c:	1b9b      	subs	r3, r3, r6
 800029e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002a2:	2100      	movs	r1, #0
 80002a4:	b11d      	cbz	r5, 80002ae <__udivmoddi4+0xa6>
 80002a6:	40d3      	lsrs	r3, r2
 80002a8:	2200      	movs	r2, #0
 80002aa:	e9c5 3200 	strd	r3, r2, [r5]
 80002ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b2:	428b      	cmp	r3, r1
 80002b4:	d905      	bls.n	80002c2 <__udivmoddi4+0xba>
 80002b6:	b10d      	cbz	r5, 80002bc <__udivmoddi4+0xb4>
 80002b8:	e9c5 0100 	strd	r0, r1, [r5]
 80002bc:	2100      	movs	r1, #0
 80002be:	4608      	mov	r0, r1
 80002c0:	e7f5      	b.n	80002ae <__udivmoddi4+0xa6>
 80002c2:	fab3 f183 	clz	r1, r3
 80002c6:	2900      	cmp	r1, #0
 80002c8:	d146      	bne.n	8000358 <__udivmoddi4+0x150>
 80002ca:	42a3      	cmp	r3, r4
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xcc>
 80002ce:	4290      	cmp	r0, r2
 80002d0:	f0c0 80f0 	bcc.w	80004b4 <__udivmoddi4+0x2ac>
 80002d4:	1a86      	subs	r6, r0, r2
 80002d6:	eb64 0303 	sbc.w	r3, r4, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	2d00      	cmp	r5, #0
 80002de:	d0e6      	beq.n	80002ae <__udivmoddi4+0xa6>
 80002e0:	e9c5 6300 	strd	r6, r3, [r5]
 80002e4:	e7e3      	b.n	80002ae <__udivmoddi4+0xa6>
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	f040 8090 	bne.w	800040c <__udivmoddi4+0x204>
 80002ec:	eba1 040c 	sub.w	r4, r1, ip
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	fa1f f78c 	uxth.w	r7, ip
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb4 f6f8 	udiv	r6, r4, r8
 80002fe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000302:	fb08 4416 	mls	r4, r8, r6, r4
 8000306:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800030a:	fb07 f006 	mul.w	r0, r7, r6
 800030e:	4298      	cmp	r0, r3
 8000310:	d908      	bls.n	8000324 <__udivmoddi4+0x11c>
 8000312:	eb1c 0303 	adds.w	r3, ip, r3
 8000316:	f106 34ff 	add.w	r4, r6, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0x11a>
 800031c:	4298      	cmp	r0, r3
 800031e:	f200 80cd 	bhi.w	80004bc <__udivmoddi4+0x2b4>
 8000322:	4626      	mov	r6, r4
 8000324:	1a1c      	subs	r4, r3, r0
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb4 f0f8 	udiv	r0, r4, r8
 800032e:	fb08 4410 	mls	r4, r8, r0, r4
 8000332:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000336:	fb00 f707 	mul.w	r7, r0, r7
 800033a:	429f      	cmp	r7, r3
 800033c:	d908      	bls.n	8000350 <__udivmoddi4+0x148>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 34ff 	add.w	r4, r0, #4294967295
 8000346:	d202      	bcs.n	800034e <__udivmoddi4+0x146>
 8000348:	429f      	cmp	r7, r3
 800034a:	f200 80b0 	bhi.w	80004ae <__udivmoddi4+0x2a6>
 800034e:	4620      	mov	r0, r4
 8000350:	1bdb      	subs	r3, r3, r7
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	e7a5      	b.n	80002a4 <__udivmoddi4+0x9c>
 8000358:	f1c1 0620 	rsb	r6, r1, #32
 800035c:	408b      	lsls	r3, r1
 800035e:	fa22 f706 	lsr.w	r7, r2, r6
 8000362:	431f      	orrs	r7, r3
 8000364:	fa20 fc06 	lsr.w	ip, r0, r6
 8000368:	fa04 f301 	lsl.w	r3, r4, r1
 800036c:	ea43 030c 	orr.w	r3, r3, ip
 8000370:	40f4      	lsrs	r4, r6
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	0c38      	lsrs	r0, r7, #16
 8000378:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800037c:	fbb4 fef0 	udiv	lr, r4, r0
 8000380:	fa1f fc87 	uxth.w	ip, r7
 8000384:	fb00 441e 	mls	r4, r0, lr, r4
 8000388:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800038c:	fb0e f90c 	mul.w	r9, lr, ip
 8000390:	45a1      	cmp	r9, r4
 8000392:	fa02 f201 	lsl.w	r2, r2, r1
 8000396:	d90a      	bls.n	80003ae <__udivmoddi4+0x1a6>
 8000398:	193c      	adds	r4, r7, r4
 800039a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800039e:	f080 8084 	bcs.w	80004aa <__udivmoddi4+0x2a2>
 80003a2:	45a1      	cmp	r9, r4
 80003a4:	f240 8081 	bls.w	80004aa <__udivmoddi4+0x2a2>
 80003a8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003ac:	443c      	add	r4, r7
 80003ae:	eba4 0409 	sub.w	r4, r4, r9
 80003b2:	fa1f f983 	uxth.w	r9, r3
 80003b6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003ba:	fb00 4413 	mls	r4, r0, r3, r4
 80003be:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003c2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d907      	bls.n	80003da <__udivmoddi4+0x1d2>
 80003ca:	193c      	adds	r4, r7, r4
 80003cc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003d0:	d267      	bcs.n	80004a2 <__udivmoddi4+0x29a>
 80003d2:	45a4      	cmp	ip, r4
 80003d4:	d965      	bls.n	80004a2 <__udivmoddi4+0x29a>
 80003d6:	3b02      	subs	r3, #2
 80003d8:	443c      	add	r4, r7
 80003da:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003de:	fba0 9302 	umull	r9, r3, r0, r2
 80003e2:	eba4 040c 	sub.w	r4, r4, ip
 80003e6:	429c      	cmp	r4, r3
 80003e8:	46ce      	mov	lr, r9
 80003ea:	469c      	mov	ip, r3
 80003ec:	d351      	bcc.n	8000492 <__udivmoddi4+0x28a>
 80003ee:	d04e      	beq.n	800048e <__udivmoddi4+0x286>
 80003f0:	b155      	cbz	r5, 8000408 <__udivmoddi4+0x200>
 80003f2:	ebb8 030e 	subs.w	r3, r8, lr
 80003f6:	eb64 040c 	sbc.w	r4, r4, ip
 80003fa:	fa04 f606 	lsl.w	r6, r4, r6
 80003fe:	40cb      	lsrs	r3, r1
 8000400:	431e      	orrs	r6, r3
 8000402:	40cc      	lsrs	r4, r1
 8000404:	e9c5 6400 	strd	r6, r4, [r5]
 8000408:	2100      	movs	r1, #0
 800040a:	e750      	b.n	80002ae <__udivmoddi4+0xa6>
 800040c:	f1c2 0320 	rsb	r3, r2, #32
 8000410:	fa20 f103 	lsr.w	r1, r0, r3
 8000414:	fa0c fc02 	lsl.w	ip, ip, r2
 8000418:	fa24 f303 	lsr.w	r3, r4, r3
 800041c:	4094      	lsls	r4, r2
 800041e:	430c      	orrs	r4, r1
 8000420:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000424:	fa00 fe02 	lsl.w	lr, r0, r2
 8000428:	fa1f f78c 	uxth.w	r7, ip
 800042c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000430:	fb08 3110 	mls	r1, r8, r0, r3
 8000434:	0c23      	lsrs	r3, r4, #16
 8000436:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800043a:	fb00 f107 	mul.w	r1, r0, r7
 800043e:	4299      	cmp	r1, r3
 8000440:	d908      	bls.n	8000454 <__udivmoddi4+0x24c>
 8000442:	eb1c 0303 	adds.w	r3, ip, r3
 8000446:	f100 36ff 	add.w	r6, r0, #4294967295
 800044a:	d22c      	bcs.n	80004a6 <__udivmoddi4+0x29e>
 800044c:	4299      	cmp	r1, r3
 800044e:	d92a      	bls.n	80004a6 <__udivmoddi4+0x29e>
 8000450:	3802      	subs	r0, #2
 8000452:	4463      	add	r3, ip
 8000454:	1a5b      	subs	r3, r3, r1
 8000456:	b2a4      	uxth	r4, r4
 8000458:	fbb3 f1f8 	udiv	r1, r3, r8
 800045c:	fb08 3311 	mls	r3, r8, r1, r3
 8000460:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000464:	fb01 f307 	mul.w	r3, r1, r7
 8000468:	42a3      	cmp	r3, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x276>
 800046c:	eb1c 0404 	adds.w	r4, ip, r4
 8000470:	f101 36ff 	add.w	r6, r1, #4294967295
 8000474:	d213      	bcs.n	800049e <__udivmoddi4+0x296>
 8000476:	42a3      	cmp	r3, r4
 8000478:	d911      	bls.n	800049e <__udivmoddi4+0x296>
 800047a:	3902      	subs	r1, #2
 800047c:	4464      	add	r4, ip
 800047e:	1ae4      	subs	r4, r4, r3
 8000480:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000484:	e739      	b.n	80002fa <__udivmoddi4+0xf2>
 8000486:	4604      	mov	r4, r0
 8000488:	e6f0      	b.n	800026c <__udivmoddi4+0x64>
 800048a:	4608      	mov	r0, r1
 800048c:	e706      	b.n	800029c <__udivmoddi4+0x94>
 800048e:	45c8      	cmp	r8, r9
 8000490:	d2ae      	bcs.n	80003f0 <__udivmoddi4+0x1e8>
 8000492:	ebb9 0e02 	subs.w	lr, r9, r2
 8000496:	eb63 0c07 	sbc.w	ip, r3, r7
 800049a:	3801      	subs	r0, #1
 800049c:	e7a8      	b.n	80003f0 <__udivmoddi4+0x1e8>
 800049e:	4631      	mov	r1, r6
 80004a0:	e7ed      	b.n	800047e <__udivmoddi4+0x276>
 80004a2:	4603      	mov	r3, r0
 80004a4:	e799      	b.n	80003da <__udivmoddi4+0x1d2>
 80004a6:	4630      	mov	r0, r6
 80004a8:	e7d4      	b.n	8000454 <__udivmoddi4+0x24c>
 80004aa:	46d6      	mov	lr, sl
 80004ac:	e77f      	b.n	80003ae <__udivmoddi4+0x1a6>
 80004ae:	4463      	add	r3, ip
 80004b0:	3802      	subs	r0, #2
 80004b2:	e74d      	b.n	8000350 <__udivmoddi4+0x148>
 80004b4:	4606      	mov	r6, r0
 80004b6:	4623      	mov	r3, r4
 80004b8:	4608      	mov	r0, r1
 80004ba:	e70f      	b.n	80002dc <__udivmoddi4+0xd4>
 80004bc:	3e02      	subs	r6, #2
 80004be:	4463      	add	r3, ip
 80004c0:	e730      	b.n	8000324 <__udivmoddi4+0x11c>
 80004c2:	bf00      	nop

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <main>:
uint8_t data_container[100];
uint8_t rcvd_data;
int32_t count = 0;
uint8_t reception_completed = FALSE;

int main(void){
 80004c8:	b598      	push	{r3, r4, r7, lr}
 80004ca:	af00      	add	r7, sp, #0

 	HAL_Init();
 80004cc:	f000 f966 	bl	800079c <HAL_Init>
	SystemClockConfig();
 80004d0:	f000 f82a 	bl	8000528 <SystemClockConfig>
	UART2_Init();
 80004d4:	f000 f830 	bl	8000538 <UART2_Init>

	if(HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY)!= HAL_OK){
 80004d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000518 <main+0x50>)
 80004da:	681c      	ldr	r4, [r3, #0]
 80004dc:	4b0e      	ldr	r3, [pc, #56]	@ (8000518 <main+0x50>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	4618      	mov	r0, r3
 80004e2:	f7ff fe71 	bl	80001c8 <strlen>
 80004e6:	4603      	mov	r3, r0
 80004e8:	b29a      	uxth	r2, r3
 80004ea:	f04f 33ff 	mov.w	r3, #4294967295
 80004ee:	4621      	mov	r1, r4
 80004f0:	480a      	ldr	r0, [pc, #40]	@ (800051c <main+0x54>)
 80004f2:	f000 fd95 	bl	8001020 <HAL_UART_Transmit>
 80004f6:	4603      	mov	r3, r0
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d007      	beq.n	800050c <main+0x44>
		// Something went wrong!
		Error_handler();
 80004fc:	f000 f891 	bl	8000622 <Error_handler>
	}

	while(reception_completed != TRUE){
 8000500:	e004      	b.n	800050c <main+0x44>
		HAL_UART_Receive_IT(&huart2, &rcvd_data, 1);
 8000502:	2201      	movs	r2, #1
 8000504:	4906      	ldr	r1, [pc, #24]	@ (8000520 <main+0x58>)
 8000506:	4805      	ldr	r0, [pc, #20]	@ (800051c <main+0x54>)
 8000508:	f000 fe15 	bl	8001136 <HAL_UART_Receive_IT>
	while(reception_completed != TRUE){
 800050c:	4b05      	ldr	r3, [pc, #20]	@ (8000524 <main+0x5c>)
 800050e:	781b      	ldrb	r3, [r3, #0]
 8000510:	2b01      	cmp	r3, #1
 8000512:	d1f6      	bne.n	8000502 <main+0x3a>
	}




	while(1);
 8000514:	bf00      	nop
 8000516:	e7fd      	b.n	8000514 <main+0x4c>
 8000518:	20000000 	.word	0x20000000
 800051c:	2000002c 	.word	0x2000002c
 8000520:	200000d8 	.word	0x200000d8
 8000524:	200000e0 	.word	0x200000e0

08000528 <SystemClockConfig>:
	return 0;

}


void SystemClockConfig(void){
 8000528:	b480      	push	{r7}
 800052a:	af00      	add	r7, sp, #0

}
 800052c:	bf00      	nop
 800052e:	46bd      	mov	sp, r7
 8000530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000534:	4770      	bx	lr
	...

08000538 <UART2_Init>:

void UART2_Init(){
 8000538:	b580      	push	{r7, lr}
 800053a:	af00      	add	r7, sp, #0
/********************* a) INITIALIZE HIGH LEVEL INITS FOR USART2 PERIPHERAL, PARAMETER INITIALIZATION *******************/
	// Handle variable linked with USART2
	huart2.Instance = USART2;
 800053c:	4b0f      	ldr	r3, [pc, #60]	@ (800057c <UART2_Init+0x44>)
 800053e:	4a10      	ldr	r2, [pc, #64]	@ (8000580 <UART2_Init+0x48>)
 8000540:	601a      	str	r2, [r3, #0]

	//Parameter Initialization
	huart2.Init.BaudRate = 115200;
 8000542:	4b0e      	ldr	r3, [pc, #56]	@ (800057c <UART2_Init+0x44>)
 8000544:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000548:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800054a:	4b0c      	ldr	r3, [pc, #48]	@ (800057c <UART2_Init+0x44>)
 800054c:	2200      	movs	r2, #0
 800054e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000550:	4b0a      	ldr	r3, [pc, #40]	@ (800057c <UART2_Init+0x44>)
 8000552:	2200      	movs	r2, #0
 8000554:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000556:	4b09      	ldr	r3, [pc, #36]	@ (800057c <UART2_Init+0x44>)
 8000558:	2200      	movs	r2, #0
 800055a:	611a      	str	r2, [r3, #16]
	huart2.Init.HwFlowCtl =  UART_HWCONTROL_NONE;
 800055c:	4b07      	ldr	r3, [pc, #28]	@ (800057c <UART2_Init+0x44>)
 800055e:	2200      	movs	r2, #0
 8000560:	619a      	str	r2, [r3, #24]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000562:	4b06      	ldr	r3, [pc, #24]	@ (800057c <UART2_Init+0x44>)
 8000564:	220c      	movs	r2, #12
 8000566:	615a      	str	r2, [r3, #20]

	//Initialize UART with HAL API
	if(HAL_UART_Init(&huart2) != HAL_OK){
 8000568:	4804      	ldr	r0, [pc, #16]	@ (800057c <UART2_Init+0x44>)
 800056a:	f000 fd09 	bl	8000f80 <HAL_UART_Init>
 800056e:	4603      	mov	r3, r0
 8000570:	2b00      	cmp	r3, #0
 8000572:	d001      	beq.n	8000578 <UART2_Init+0x40>
		// Something went wrong!
		Error_handler();
 8000574:	f000 f855 	bl	8000622 <Error_handler>
	}
}
 8000578:	bf00      	nop
 800057a:	bd80      	pop	{r7, pc}
 800057c:	2000002c 	.word	0x2000002c
 8000580:	40004400 	.word	0x40004400

08000584 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000584:	b590      	push	{r4, r7, lr}
 8000586:	b083      	sub	sp, #12
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
	if(rcvd_data == '\r'){
 800058c:	4b15      	ldr	r3, [pc, #84]	@ (80005e4 <HAL_UART_RxCpltCallback+0x60>)
 800058e:	781b      	ldrb	r3, [r3, #0]
 8000590:	2b0d      	cmp	r3, #13
 8000592:	d114      	bne.n	80005be <HAL_UART_RxCpltCallback+0x3a>


		data_container[count++] = '\r';
 8000594:	4b14      	ldr	r3, [pc, #80]	@ (80005e8 <HAL_UART_RxCpltCallback+0x64>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	1c5a      	adds	r2, r3, #1
 800059a:	4913      	ldr	r1, [pc, #76]	@ (80005e8 <HAL_UART_RxCpltCallback+0x64>)
 800059c:	600a      	str	r2, [r1, #0]
 800059e:	4a13      	ldr	r2, [pc, #76]	@ (80005ec <HAL_UART_RxCpltCallback+0x68>)
 80005a0:	210d      	movs	r1, #13
 80005a2:	54d1      	strb	r1, [r2, r3]

		HAL_UART_Transmit(&huart2, data_container, count, HAL_MAX_DELAY);
 80005a4:	4b10      	ldr	r3, [pc, #64]	@ (80005e8 <HAL_UART_RxCpltCallback+0x64>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	b29a      	uxth	r2, r3
 80005aa:	f04f 33ff 	mov.w	r3, #4294967295
 80005ae:	490f      	ldr	r1, [pc, #60]	@ (80005ec <HAL_UART_RxCpltCallback+0x68>)
 80005b0:	480f      	ldr	r0, [pc, #60]	@ (80005f0 <HAL_UART_RxCpltCallback+0x6c>)
 80005b2:	f000 fd35 	bl	8001020 <HAL_UART_Transmit>
		reception_completed = TRUE;
 80005b6:	4b0f      	ldr	r3, [pc, #60]	@ (80005f4 <HAL_UART_RxCpltCallback+0x70>)
 80005b8:	2201      	movs	r2, #1
 80005ba:	701a      	strb	r2, [r3, #0]
	}else{
		data_container[count++] = Convert_to_Capital(rcvd_data);

	}

}
 80005bc:	e00d      	b.n	80005da <HAL_UART_RxCpltCallback+0x56>
		data_container[count++] = Convert_to_Capital(rcvd_data);
 80005be:	4b09      	ldr	r3, [pc, #36]	@ (80005e4 <HAL_UART_RxCpltCallback+0x60>)
 80005c0:	781a      	ldrb	r2, [r3, #0]
 80005c2:	4b09      	ldr	r3, [pc, #36]	@ (80005e8 <HAL_UART_RxCpltCallback+0x64>)
 80005c4:	681c      	ldr	r4, [r3, #0]
 80005c6:	1c63      	adds	r3, r4, #1
 80005c8:	4907      	ldr	r1, [pc, #28]	@ (80005e8 <HAL_UART_RxCpltCallback+0x64>)
 80005ca:	600b      	str	r3, [r1, #0]
 80005cc:	4610      	mov	r0, r2
 80005ce:	f000 f813 	bl	80005f8 <Convert_to_Capital>
 80005d2:	4603      	mov	r3, r0
 80005d4:	461a      	mov	r2, r3
 80005d6:	4b05      	ldr	r3, [pc, #20]	@ (80005ec <HAL_UART_RxCpltCallback+0x68>)
 80005d8:	551a      	strb	r2, [r3, r4]
}
 80005da:	bf00      	nop
 80005dc:	370c      	adds	r7, #12
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd90      	pop	{r4, r7, pc}
 80005e2:	bf00      	nop
 80005e4:	200000d8 	.word	0x200000d8
 80005e8:	200000dc 	.word	0x200000dc
 80005ec:	20000074 	.word	0x20000074
 80005f0:	2000002c 	.word	0x2000002c
 80005f4:	200000e0 	.word	0x200000e0

080005f8 <Convert_to_Capital>:

uint8_t Convert_to_Capital(uint8_t rcvd_data){
 80005f8:	b480      	push	{r7}
 80005fa:	b083      	sub	sp, #12
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	4603      	mov	r3, r0
 8000600:	71fb      	strb	r3, [r7, #7]
	if(rcvd_data >= 'a' && rcvd_data <= 'z'){
 8000602:	79fb      	ldrb	r3, [r7, #7]
 8000604:	2b60      	cmp	r3, #96	@ 0x60
 8000606:	d905      	bls.n	8000614 <Convert_to_Capital+0x1c>
 8000608:	79fb      	ldrb	r3, [r7, #7]
 800060a:	2b7a      	cmp	r3, #122	@ 0x7a
 800060c:	d802      	bhi.n	8000614 <Convert_to_Capital+0x1c>
		rcvd_data = rcvd_data - ('a' - 'A');
 800060e:	79fb      	ldrb	r3, [r7, #7]
 8000610:	3b20      	subs	r3, #32
 8000612:	71fb      	strb	r3, [r7, #7]
	}
	return rcvd_data;
 8000614:	79fb      	ldrb	r3, [r7, #7]
}
 8000616:	4618      	mov	r0, r3
 8000618:	370c      	adds	r7, #12
 800061a:	46bd      	mov	sp, r7
 800061c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000620:	4770      	bx	lr

08000622 <Error_handler>:

void Error_handler(){
 8000622:	b480      	push	{r7}
 8000624:	af00      	add	r7, sp, #0
	while(1);
 8000626:	bf00      	nop
 8000628:	e7fd      	b.n	8000626 <Error_handler+0x4>

0800062a <SysTick_Handler>:

#include "interrupts.h"

extern UART_HandleTypeDef huart2;

void SysTick_Handler(void){
 800062a:	b580      	push	{r7, lr}
 800062c:	af00      	add	r7, sp, #0
	HAL_IncTick();
 800062e:	f000 f907 	bl	8000840 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8000632:	f000 fa36 	bl	8000aa2 <HAL_SYSTICK_IRQHandler>
}
 8000636:	bf00      	nop
 8000638:	bd80      	pop	{r7, pc}
	...

0800063c <USART2_IRQHandler>:


void USART2_IRQHandler(void){
 800063c:	b580      	push	{r7, lr}
 800063e:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&huart2);
 8000640:	4802      	ldr	r0, [pc, #8]	@ (800064c <USART2_IRQHandler+0x10>)
 8000642:	f000 fd9d 	bl	8001180 <HAL_UART_IRQHandler>
}
 8000646:	bf00      	nop
 8000648:	bd80      	pop	{r7, pc}
 800064a:	bf00      	nop
 800064c:	2000002c 	.word	0x2000002c

08000650 <HAL_MspInit>:
 */

#include "stm32f4xx_hal.h"


void HAL_MspInit(void){
 8000650:	b580      	push	{r7, lr}
 8000652:	af00      	add	r7, sp, #0
   * 1. Setup grouping of ARM-CORTEX Mx Processor
   * 2. Enable required system exceptions of the ARM-CORTEX Mx Processor
   * 3.	Configure priority for system exceptions*/

	// 1. Setup grouping
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000654:	2003      	movs	r0, #3
 8000656:	f000 f9e3 	bl	8000a20 <HAL_NVIC_SetPriorityGrouping>

	// 2. Enable required system exceptions
	SCB->SHCSR |= 0x7 << 16; // usage fault, memory fault and bus fault
 800065a:	4b0d      	ldr	r3, [pc, #52]	@ (8000690 <HAL_MspInit+0x40>)
 800065c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800065e:	4a0c      	ldr	r2, [pc, #48]	@ (8000690 <HAL_MspInit+0x40>)
 8000660:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8000664:	6253      	str	r3, [r2, #36]	@ 0x24

	// 3. Configure priority for system exceptions
	HAL_NVIC_SetPriority(MemoryManagement_IRQn,0, 0);
 8000666:	2200      	movs	r2, #0
 8000668:	2100      	movs	r1, #0
 800066a:	f06f 000b 	mvn.w	r0, #11
 800066e:	f000 f9e2 	bl	8000a36 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8000672:	2200      	movs	r2, #0
 8000674:	2100      	movs	r1, #0
 8000676:	f06f 000a 	mvn.w	r0, #10
 800067a:	f000 f9dc 	bl	8000a36 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800067e:	2200      	movs	r2, #0
 8000680:	2100      	movs	r1, #0
 8000682:	f06f 0009 	mvn.w	r0, #9
 8000686:	f000 f9d6 	bl	8000a36 <HAL_NVIC_SetPriority>

}
 800068a:	bf00      	nop
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	e000ed00 	.word	0xe000ed00

08000694 <HAL_UART_MspInit>:


void HAL_UART_MspInit(UART_HandleTypeDef *huart){
 8000694:	b580      	push	{r7, lr}
 8000696:	b08a      	sub	sp, #40	@ 0x28
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
	 * 1. Enable USART2 Peripheral clock
	 * 2. Do Pin Muxing Configuration
	 * 3. Enable IRQ and setup interrupt (NVIC Settings)*/

	// 1. Enable USART2 and GPIOA Peripheral clock
	__HAL_RCC_USART2_CLK_ENABLE();
 800069c:	2300      	movs	r3, #0
 800069e:	613b      	str	r3, [r7, #16]
 80006a0:	4b1e      	ldr	r3, [pc, #120]	@ (800071c <HAL_UART_MspInit+0x88>)
 80006a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006a4:	4a1d      	ldr	r2, [pc, #116]	@ (800071c <HAL_UART_MspInit+0x88>)
 80006a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80006aa:	6413      	str	r3, [r2, #64]	@ 0x40
 80006ac:	4b1b      	ldr	r3, [pc, #108]	@ (800071c <HAL_UART_MspInit+0x88>)
 80006ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80006b4:	613b      	str	r3, [r7, #16]
 80006b6:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80006b8:	2300      	movs	r3, #0
 80006ba:	60fb      	str	r3, [r7, #12]
 80006bc:	4b17      	ldr	r3, [pc, #92]	@ (800071c <HAL_UART_MspInit+0x88>)
 80006be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006c0:	4a16      	ldr	r2, [pc, #88]	@ (800071c <HAL_UART_MspInit+0x88>)
 80006c2:	f043 0301 	orr.w	r3, r3, #1
 80006c6:	6313      	str	r3, [r2, #48]	@ 0x30
 80006c8:	4b14      	ldr	r3, [pc, #80]	@ (800071c <HAL_UART_MspInit+0x88>)
 80006ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006cc:	f003 0301 	and.w	r3, r3, #1
 80006d0:	60fb      	str	r3, [r7, #12]
 80006d2:	68fb      	ldr	r3, [r7, #12]

	// 2. Pin Muxing Configuration
	gpio_uart.Pin = GPIO_PIN_2; // UART2 Tx
 80006d4:	2304      	movs	r3, #4
 80006d6:	617b      	str	r3, [r7, #20]
	gpio_uart.Mode = GPIO_MODE_AF_PP;
 80006d8:	2302      	movs	r3, #2
 80006da:	61bb      	str	r3, [r7, #24]
	gpio_uart.Pull = GPIO_PULLUP;
 80006dc:	2301      	movs	r3, #1
 80006de:	61fb      	str	r3, [r7, #28]
	gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 80006e0:	2300      	movs	r3, #0
 80006e2:	623b      	str	r3, [r7, #32]
	gpio_uart.Alternate = GPIO_AF7_USART2;
 80006e4:	2307      	movs	r3, #7
 80006e6:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOA, &gpio_uart);
 80006e8:	f107 0314 	add.w	r3, r7, #20
 80006ec:	4619      	mov	r1, r3
 80006ee:	480c      	ldr	r0, [pc, #48]	@ (8000720 <HAL_UART_MspInit+0x8c>)
 80006f0:	f000 fa76 	bl	8000be0 <HAL_GPIO_Init>

	gpio_uart.Pin = GPIO_PIN_3; // UART2 Rx
 80006f4:	2308      	movs	r3, #8
 80006f6:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &gpio_uart);
 80006f8:	f107 0314 	add.w	r3, r7, #20
 80006fc:	4619      	mov	r1, r3
 80006fe:	4808      	ldr	r0, [pc, #32]	@ (8000720 <HAL_UART_MspInit+0x8c>)
 8000700:	f000 fa6e 	bl	8000be0 <HAL_GPIO_Init>

	// 3. Enable IRQ and setup interrupt (NVIC Settings)
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000704:	2026      	movs	r0, #38	@ 0x26
 8000706:	f000 f9b2 	bl	8000a6e <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(USART2_IRQn, 15, 0);
 800070a:	2200      	movs	r2, #0
 800070c:	210f      	movs	r1, #15
 800070e:	2026      	movs	r0, #38	@ 0x26
 8000710:	f000 f991 	bl	8000a36 <HAL_NVIC_SetPriority>

}
 8000714:	bf00      	nop
 8000716:	3728      	adds	r7, #40	@ 0x28
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}
 800071c:	40023800 	.word	0x40023800
 8000720:	40020000 	.word	0x40020000

08000724 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000724:	b480      	push	{r7}
 8000726:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000728:	4b06      	ldr	r3, [pc, #24]	@ (8000744 <SystemInit+0x20>)
 800072a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800072e:	4a05      	ldr	r2, [pc, #20]	@ (8000744 <SystemInit+0x20>)
 8000730:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000734:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000738:	bf00      	nop
 800073a:	46bd      	mov	sp, r7
 800073c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000740:	4770      	bx	lr
 8000742:	bf00      	nop
 8000744:	e000ed00 	.word	0xe000ed00

08000748 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000748:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000780 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800074c:	f7ff ffea 	bl	8000724 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000750:	480c      	ldr	r0, [pc, #48]	@ (8000784 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000752:	490d      	ldr	r1, [pc, #52]	@ (8000788 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000754:	4a0d      	ldr	r2, [pc, #52]	@ (800078c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000756:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000758:	e002      	b.n	8000760 <LoopCopyDataInit>

0800075a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800075a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800075c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800075e:	3304      	adds	r3, #4

08000760 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000760:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000762:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000764:	d3f9      	bcc.n	800075a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000766:	4a0a      	ldr	r2, [pc, #40]	@ (8000790 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000768:	4c0a      	ldr	r4, [pc, #40]	@ (8000794 <LoopFillZerobss+0x22>)
  movs r3, #0
 800076a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800076c:	e001      	b.n	8000772 <LoopFillZerobss>

0800076e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800076e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000770:	3204      	adds	r2, #4

08000772 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000772:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000774:	d3fb      	bcc.n	800076e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000776:	f001 fc59 	bl	800202c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800077a:	f7ff fea5 	bl	80004c8 <main>
  bx  lr    
 800077e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000780:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000784:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000788:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 800078c:	080020f4 	.word	0x080020f4
  ldr r2, =_sbss
 8000790:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000794:	200000e8 	.word	0x200000e8

08000798 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000798:	e7fe      	b.n	8000798 <ADC_IRQHandler>
	...

0800079c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80007a0:	4b0e      	ldr	r3, [pc, #56]	@ (80007dc <HAL_Init+0x40>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	4a0d      	ldr	r2, [pc, #52]	@ (80007dc <HAL_Init+0x40>)
 80007a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80007aa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80007ac:	4b0b      	ldr	r3, [pc, #44]	@ (80007dc <HAL_Init+0x40>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	4a0a      	ldr	r2, [pc, #40]	@ (80007dc <HAL_Init+0x40>)
 80007b2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80007b6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007b8:	4b08      	ldr	r3, [pc, #32]	@ (80007dc <HAL_Init+0x40>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	4a07      	ldr	r2, [pc, #28]	@ (80007dc <HAL_Init+0x40>)
 80007be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80007c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007c4:	2003      	movs	r0, #3
 80007c6:	f000 f92b 	bl	8000a20 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007ca:	2000      	movs	r0, #0
 80007cc:	f000 f808 	bl	80007e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007d0:	f7ff ff3e 	bl	8000650 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007d4:	2300      	movs	r3, #0
}
 80007d6:	4618      	mov	r0, r3
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	40023c00 	.word	0x40023c00

080007e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b082      	sub	sp, #8
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007e8:	4b12      	ldr	r3, [pc, #72]	@ (8000834 <HAL_InitTick+0x54>)
 80007ea:	681a      	ldr	r2, [r3, #0]
 80007ec:	4b12      	ldr	r3, [pc, #72]	@ (8000838 <HAL_InitTick+0x58>)
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	4619      	mov	r1, r3
 80007f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80007fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80007fe:	4618      	mov	r0, r3
 8000800:	f000 f943 	bl	8000a8a <HAL_SYSTICK_Config>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d001      	beq.n	800080e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800080a:	2301      	movs	r3, #1
 800080c:	e00e      	b.n	800082c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	2b0f      	cmp	r3, #15
 8000812:	d80a      	bhi.n	800082a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000814:	2200      	movs	r2, #0
 8000816:	6879      	ldr	r1, [r7, #4]
 8000818:	f04f 30ff 	mov.w	r0, #4294967295
 800081c:	f000 f90b 	bl	8000a36 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000820:	4a06      	ldr	r2, [pc, #24]	@ (800083c <HAL_InitTick+0x5c>)
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000826:	2300      	movs	r3, #0
 8000828:	e000      	b.n	800082c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800082a:	2301      	movs	r3, #1
}
 800082c:	4618      	mov	r0, r3
 800082e:	3708      	adds	r7, #8
 8000830:	46bd      	mov	sp, r7
 8000832:	bd80      	pop	{r7, pc}
 8000834:	20000004 	.word	0x20000004
 8000838:	2000000c 	.word	0x2000000c
 800083c:	20000008 	.word	0x20000008

08000840 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000840:	b480      	push	{r7}
 8000842:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000844:	4b06      	ldr	r3, [pc, #24]	@ (8000860 <HAL_IncTick+0x20>)
 8000846:	781b      	ldrb	r3, [r3, #0]
 8000848:	461a      	mov	r2, r3
 800084a:	4b06      	ldr	r3, [pc, #24]	@ (8000864 <HAL_IncTick+0x24>)
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	4413      	add	r3, r2
 8000850:	4a04      	ldr	r2, [pc, #16]	@ (8000864 <HAL_IncTick+0x24>)
 8000852:	6013      	str	r3, [r2, #0]
}
 8000854:	bf00      	nop
 8000856:	46bd      	mov	sp, r7
 8000858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085c:	4770      	bx	lr
 800085e:	bf00      	nop
 8000860:	2000000c 	.word	0x2000000c
 8000864:	200000e4 	.word	0x200000e4

08000868 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000868:	b480      	push	{r7}
 800086a:	af00      	add	r7, sp, #0
  return uwTick;
 800086c:	4b03      	ldr	r3, [pc, #12]	@ (800087c <HAL_GetTick+0x14>)
 800086e:	681b      	ldr	r3, [r3, #0]
}
 8000870:	4618      	mov	r0, r3
 8000872:	46bd      	mov	sp, r7
 8000874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000878:	4770      	bx	lr
 800087a:	bf00      	nop
 800087c:	200000e4 	.word	0x200000e4

08000880 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000880:	b480      	push	{r7}
 8000882:	b085      	sub	sp, #20
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	f003 0307 	and.w	r3, r3, #7
 800088e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000890:	4b0c      	ldr	r3, [pc, #48]	@ (80008c4 <__NVIC_SetPriorityGrouping+0x44>)
 8000892:	68db      	ldr	r3, [r3, #12]
 8000894:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000896:	68ba      	ldr	r2, [r7, #8]
 8000898:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800089c:	4013      	ands	r3, r2
 800089e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008a4:	68bb      	ldr	r3, [r7, #8]
 80008a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80008ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80008b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008b2:	4a04      	ldr	r2, [pc, #16]	@ (80008c4 <__NVIC_SetPriorityGrouping+0x44>)
 80008b4:	68bb      	ldr	r3, [r7, #8]
 80008b6:	60d3      	str	r3, [r2, #12]
}
 80008b8:	bf00      	nop
 80008ba:	3714      	adds	r7, #20
 80008bc:	46bd      	mov	sp, r7
 80008be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c2:	4770      	bx	lr
 80008c4:	e000ed00 	.word	0xe000ed00

080008c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008c8:	b480      	push	{r7}
 80008ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008cc:	4b04      	ldr	r3, [pc, #16]	@ (80008e0 <__NVIC_GetPriorityGrouping+0x18>)
 80008ce:	68db      	ldr	r3, [r3, #12]
 80008d0:	0a1b      	lsrs	r3, r3, #8
 80008d2:	f003 0307 	and.w	r3, r3, #7
}
 80008d6:	4618      	mov	r0, r3
 80008d8:	46bd      	mov	sp, r7
 80008da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008de:	4770      	bx	lr
 80008e0:	e000ed00 	.word	0xe000ed00

080008e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008e4:	b480      	push	{r7}
 80008e6:	b083      	sub	sp, #12
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	4603      	mov	r3, r0
 80008ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	db0b      	blt.n	800090e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008f6:	79fb      	ldrb	r3, [r7, #7]
 80008f8:	f003 021f 	and.w	r2, r3, #31
 80008fc:	4907      	ldr	r1, [pc, #28]	@ (800091c <__NVIC_EnableIRQ+0x38>)
 80008fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000902:	095b      	lsrs	r3, r3, #5
 8000904:	2001      	movs	r0, #1
 8000906:	fa00 f202 	lsl.w	r2, r0, r2
 800090a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800090e:	bf00      	nop
 8000910:	370c      	adds	r7, #12
 8000912:	46bd      	mov	sp, r7
 8000914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000918:	4770      	bx	lr
 800091a:	bf00      	nop
 800091c:	e000e100 	.word	0xe000e100

08000920 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000920:	b480      	push	{r7}
 8000922:	b083      	sub	sp, #12
 8000924:	af00      	add	r7, sp, #0
 8000926:	4603      	mov	r3, r0
 8000928:	6039      	str	r1, [r7, #0]
 800092a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800092c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000930:	2b00      	cmp	r3, #0
 8000932:	db0a      	blt.n	800094a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000934:	683b      	ldr	r3, [r7, #0]
 8000936:	b2da      	uxtb	r2, r3
 8000938:	490c      	ldr	r1, [pc, #48]	@ (800096c <__NVIC_SetPriority+0x4c>)
 800093a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800093e:	0112      	lsls	r2, r2, #4
 8000940:	b2d2      	uxtb	r2, r2
 8000942:	440b      	add	r3, r1
 8000944:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000948:	e00a      	b.n	8000960 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800094a:	683b      	ldr	r3, [r7, #0]
 800094c:	b2da      	uxtb	r2, r3
 800094e:	4908      	ldr	r1, [pc, #32]	@ (8000970 <__NVIC_SetPriority+0x50>)
 8000950:	79fb      	ldrb	r3, [r7, #7]
 8000952:	f003 030f 	and.w	r3, r3, #15
 8000956:	3b04      	subs	r3, #4
 8000958:	0112      	lsls	r2, r2, #4
 800095a:	b2d2      	uxtb	r2, r2
 800095c:	440b      	add	r3, r1
 800095e:	761a      	strb	r2, [r3, #24]
}
 8000960:	bf00      	nop
 8000962:	370c      	adds	r7, #12
 8000964:	46bd      	mov	sp, r7
 8000966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096a:	4770      	bx	lr
 800096c:	e000e100 	.word	0xe000e100
 8000970:	e000ed00 	.word	0xe000ed00

08000974 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000974:	b480      	push	{r7}
 8000976:	b089      	sub	sp, #36	@ 0x24
 8000978:	af00      	add	r7, sp, #0
 800097a:	60f8      	str	r0, [r7, #12]
 800097c:	60b9      	str	r1, [r7, #8]
 800097e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	f003 0307 	and.w	r3, r3, #7
 8000986:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000988:	69fb      	ldr	r3, [r7, #28]
 800098a:	f1c3 0307 	rsb	r3, r3, #7
 800098e:	2b04      	cmp	r3, #4
 8000990:	bf28      	it	cs
 8000992:	2304      	movcs	r3, #4
 8000994:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000996:	69fb      	ldr	r3, [r7, #28]
 8000998:	3304      	adds	r3, #4
 800099a:	2b06      	cmp	r3, #6
 800099c:	d902      	bls.n	80009a4 <NVIC_EncodePriority+0x30>
 800099e:	69fb      	ldr	r3, [r7, #28]
 80009a0:	3b03      	subs	r3, #3
 80009a2:	e000      	b.n	80009a6 <NVIC_EncodePriority+0x32>
 80009a4:	2300      	movs	r3, #0
 80009a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009a8:	f04f 32ff 	mov.w	r2, #4294967295
 80009ac:	69bb      	ldr	r3, [r7, #24]
 80009ae:	fa02 f303 	lsl.w	r3, r2, r3
 80009b2:	43da      	mvns	r2, r3
 80009b4:	68bb      	ldr	r3, [r7, #8]
 80009b6:	401a      	ands	r2, r3
 80009b8:	697b      	ldr	r3, [r7, #20]
 80009ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009bc:	f04f 31ff 	mov.w	r1, #4294967295
 80009c0:	697b      	ldr	r3, [r7, #20]
 80009c2:	fa01 f303 	lsl.w	r3, r1, r3
 80009c6:	43d9      	mvns	r1, r3
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009cc:	4313      	orrs	r3, r2
         );
}
 80009ce:	4618      	mov	r0, r3
 80009d0:	3724      	adds	r7, #36	@ 0x24
 80009d2:	46bd      	mov	sp, r7
 80009d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d8:	4770      	bx	lr
	...

080009dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b082      	sub	sp, #8
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	3b01      	subs	r3, #1
 80009e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80009ec:	d301      	bcc.n	80009f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009ee:	2301      	movs	r3, #1
 80009f0:	e00f      	b.n	8000a12 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009f2:	4a0a      	ldr	r2, [pc, #40]	@ (8000a1c <SysTick_Config+0x40>)
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	3b01      	subs	r3, #1
 80009f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009fa:	210f      	movs	r1, #15
 80009fc:	f04f 30ff 	mov.w	r0, #4294967295
 8000a00:	f7ff ff8e 	bl	8000920 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a04:	4b05      	ldr	r3, [pc, #20]	@ (8000a1c <SysTick_Config+0x40>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a0a:	4b04      	ldr	r3, [pc, #16]	@ (8000a1c <SysTick_Config+0x40>)
 8000a0c:	2207      	movs	r2, #7
 8000a0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a10:	2300      	movs	r3, #0
}
 8000a12:	4618      	mov	r0, r3
 8000a14:	3708      	adds	r7, #8
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	e000e010 	.word	0xe000e010

08000a20 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a28:	6878      	ldr	r0, [r7, #4]
 8000a2a:	f7ff ff29 	bl	8000880 <__NVIC_SetPriorityGrouping>
}
 8000a2e:	bf00      	nop
 8000a30:	3708      	adds	r7, #8
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}

08000a36 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a36:	b580      	push	{r7, lr}
 8000a38:	b086      	sub	sp, #24
 8000a3a:	af00      	add	r7, sp, #0
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	60b9      	str	r1, [r7, #8]
 8000a40:	607a      	str	r2, [r7, #4]
 8000a42:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a44:	2300      	movs	r3, #0
 8000a46:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a48:	f7ff ff3e 	bl	80008c8 <__NVIC_GetPriorityGrouping>
 8000a4c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a4e:	687a      	ldr	r2, [r7, #4]
 8000a50:	68b9      	ldr	r1, [r7, #8]
 8000a52:	6978      	ldr	r0, [r7, #20]
 8000a54:	f7ff ff8e 	bl	8000974 <NVIC_EncodePriority>
 8000a58:	4602      	mov	r2, r0
 8000a5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a5e:	4611      	mov	r1, r2
 8000a60:	4618      	mov	r0, r3
 8000a62:	f7ff ff5d 	bl	8000920 <__NVIC_SetPriority>
}
 8000a66:	bf00      	nop
 8000a68:	3718      	adds	r7, #24
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}

08000a6e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a6e:	b580      	push	{r7, lr}
 8000a70:	b082      	sub	sp, #8
 8000a72:	af00      	add	r7, sp, #0
 8000a74:	4603      	mov	r3, r0
 8000a76:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f7ff ff31 	bl	80008e4 <__NVIC_EnableIRQ>
}
 8000a82:	bf00      	nop
 8000a84:	3708      	adds	r7, #8
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}

08000a8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a8a:	b580      	push	{r7, lr}
 8000a8c:	b082      	sub	sp, #8
 8000a8e:	af00      	add	r7, sp, #0
 8000a90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a92:	6878      	ldr	r0, [r7, #4]
 8000a94:	f7ff ffa2 	bl	80009dc <SysTick_Config>
 8000a98:	4603      	mov	r3, r0
}
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	3708      	adds	r7, #8
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}

08000aa2 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000aa2:	b580      	push	{r7, lr}
 8000aa4:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000aa6:	f000 f802 	bl	8000aae <HAL_SYSTICK_Callback>
}
 8000aaa:	bf00      	nop
 8000aac:	bd80      	pop	{r7, pc}

08000aae <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000aae:	b480      	push	{r7}
 8000ab0:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000ab2:	bf00      	nop
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aba:	4770      	bx	lr

08000abc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b084      	sub	sp, #16
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ac8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000aca:	f7ff fecd 	bl	8000868 <HAL_GetTick>
 8000ace:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000ad6:	b2db      	uxtb	r3, r3
 8000ad8:	2b02      	cmp	r3, #2
 8000ada:	d008      	beq.n	8000aee <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	2280      	movs	r2, #128	@ 0x80
 8000ae0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8000aea:	2301      	movs	r3, #1
 8000aec:	e052      	b.n	8000b94 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	681a      	ldr	r2, [r3, #0]
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	f022 0216 	bic.w	r2, r2, #22
 8000afc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	695a      	ldr	r2, [r3, #20]
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000b0c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d103      	bne.n	8000b1e <HAL_DMA_Abort+0x62>
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d007      	beq.n	8000b2e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	681a      	ldr	r2, [r3, #0]
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	f022 0208 	bic.w	r2, r2, #8
 8000b2c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	681a      	ldr	r2, [r3, #0]
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	f022 0201 	bic.w	r2, r2, #1
 8000b3c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000b3e:	e013      	b.n	8000b68 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000b40:	f7ff fe92 	bl	8000868 <HAL_GetTick>
 8000b44:	4602      	mov	r2, r0
 8000b46:	68bb      	ldr	r3, [r7, #8]
 8000b48:	1ad3      	subs	r3, r2, r3
 8000b4a:	2b05      	cmp	r3, #5
 8000b4c:	d90c      	bls.n	8000b68 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	2220      	movs	r2, #32
 8000b52:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	2203      	movs	r2, #3
 8000b58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	2200      	movs	r2, #0
 8000b60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8000b64:	2303      	movs	r3, #3
 8000b66:	e015      	b.n	8000b94 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	f003 0301 	and.w	r3, r3, #1
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d1e4      	bne.n	8000b40 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000b7a:	223f      	movs	r2, #63	@ 0x3f
 8000b7c:	409a      	lsls	r2, r3
 8000b7e:	68fb      	ldr	r3, [r7, #12]
 8000b80:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	2201      	movs	r2, #1
 8000b86:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8000b92:	2300      	movs	r3, #0
}
 8000b94:	4618      	mov	r0, r3
 8000b96:	3710      	adds	r7, #16
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}

08000b9c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b083      	sub	sp, #12
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000baa:	b2db      	uxtb	r3, r3
 8000bac:	2b02      	cmp	r3, #2
 8000bae:	d004      	beq.n	8000bba <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	2280      	movs	r2, #128	@ 0x80
 8000bb4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	e00c      	b.n	8000bd4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	2205      	movs	r2, #5
 8000bbe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	681a      	ldr	r2, [r3, #0]
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	f022 0201 	bic.w	r2, r2, #1
 8000bd0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000bd2:	2300      	movs	r3, #0
}
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	370c      	adds	r7, #12
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr

08000be0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000be0:	b480      	push	{r7}
 8000be2:	b089      	sub	sp, #36	@ 0x24
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
 8000be8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000bea:	2300      	movs	r3, #0
 8000bec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	61fb      	str	r3, [r7, #28]
 8000bfa:	e16b      	b.n	8000ed4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	69fb      	ldr	r3, [r7, #28]
 8000c00:	fa02 f303 	lsl.w	r3, r2, r3
 8000c04:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	697a      	ldr	r2, [r7, #20]
 8000c0c:	4013      	ands	r3, r2
 8000c0e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000c10:	693a      	ldr	r2, [r7, #16]
 8000c12:	697b      	ldr	r3, [r7, #20]
 8000c14:	429a      	cmp	r2, r3
 8000c16:	f040 815a 	bne.w	8000ece <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	685b      	ldr	r3, [r3, #4]
 8000c1e:	f003 0303 	and.w	r3, r3, #3
 8000c22:	2b01      	cmp	r3, #1
 8000c24:	d005      	beq.n	8000c32 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c26:	683b      	ldr	r3, [r7, #0]
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000c2e:	2b02      	cmp	r3, #2
 8000c30:	d130      	bne.n	8000c94 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	689b      	ldr	r3, [r3, #8]
 8000c36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000c38:	69fb      	ldr	r3, [r7, #28]
 8000c3a:	005b      	lsls	r3, r3, #1
 8000c3c:	2203      	movs	r2, #3
 8000c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c42:	43db      	mvns	r3, r3
 8000c44:	69ba      	ldr	r2, [r7, #24]
 8000c46:	4013      	ands	r3, r2
 8000c48:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	68da      	ldr	r2, [r3, #12]
 8000c4e:	69fb      	ldr	r3, [r7, #28]
 8000c50:	005b      	lsls	r3, r3, #1
 8000c52:	fa02 f303 	lsl.w	r3, r2, r3
 8000c56:	69ba      	ldr	r2, [r7, #24]
 8000c58:	4313      	orrs	r3, r2
 8000c5a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	69ba      	ldr	r2, [r7, #24]
 8000c60:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	685b      	ldr	r3, [r3, #4]
 8000c66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c68:	2201      	movs	r2, #1
 8000c6a:	69fb      	ldr	r3, [r7, #28]
 8000c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c70:	43db      	mvns	r3, r3
 8000c72:	69ba      	ldr	r2, [r7, #24]
 8000c74:	4013      	ands	r3, r2
 8000c76:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	685b      	ldr	r3, [r3, #4]
 8000c7c:	091b      	lsrs	r3, r3, #4
 8000c7e:	f003 0201 	and.w	r2, r3, #1
 8000c82:	69fb      	ldr	r3, [r7, #28]
 8000c84:	fa02 f303 	lsl.w	r3, r2, r3
 8000c88:	69ba      	ldr	r2, [r7, #24]
 8000c8a:	4313      	orrs	r3, r2
 8000c8c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	69ba      	ldr	r2, [r7, #24]
 8000c92:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	685b      	ldr	r3, [r3, #4]
 8000c98:	f003 0303 	and.w	r3, r3, #3
 8000c9c:	2b03      	cmp	r3, #3
 8000c9e:	d017      	beq.n	8000cd0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	68db      	ldr	r3, [r3, #12]
 8000ca4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000ca6:	69fb      	ldr	r3, [r7, #28]
 8000ca8:	005b      	lsls	r3, r3, #1
 8000caa:	2203      	movs	r2, #3
 8000cac:	fa02 f303 	lsl.w	r3, r2, r3
 8000cb0:	43db      	mvns	r3, r3
 8000cb2:	69ba      	ldr	r2, [r7, #24]
 8000cb4:	4013      	ands	r3, r2
 8000cb6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000cb8:	683b      	ldr	r3, [r7, #0]
 8000cba:	689a      	ldr	r2, [r3, #8]
 8000cbc:	69fb      	ldr	r3, [r7, #28]
 8000cbe:	005b      	lsls	r3, r3, #1
 8000cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc4:	69ba      	ldr	r2, [r7, #24]
 8000cc6:	4313      	orrs	r3, r2
 8000cc8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	69ba      	ldr	r2, [r7, #24]
 8000cce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000cd0:	683b      	ldr	r3, [r7, #0]
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	f003 0303 	and.w	r3, r3, #3
 8000cd8:	2b02      	cmp	r3, #2
 8000cda:	d123      	bne.n	8000d24 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000cdc:	69fb      	ldr	r3, [r7, #28]
 8000cde:	08da      	lsrs	r2, r3, #3
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	3208      	adds	r2, #8
 8000ce4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ce8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000cea:	69fb      	ldr	r3, [r7, #28]
 8000cec:	f003 0307 	and.w	r3, r3, #7
 8000cf0:	009b      	lsls	r3, r3, #2
 8000cf2:	220f      	movs	r2, #15
 8000cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf8:	43db      	mvns	r3, r3
 8000cfa:	69ba      	ldr	r2, [r7, #24]
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	691a      	ldr	r2, [r3, #16]
 8000d04:	69fb      	ldr	r3, [r7, #28]
 8000d06:	f003 0307 	and.w	r3, r3, #7
 8000d0a:	009b      	lsls	r3, r3, #2
 8000d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d10:	69ba      	ldr	r2, [r7, #24]
 8000d12:	4313      	orrs	r3, r2
 8000d14:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000d16:	69fb      	ldr	r3, [r7, #28]
 8000d18:	08da      	lsrs	r2, r3, #3
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	3208      	adds	r2, #8
 8000d1e:	69b9      	ldr	r1, [r7, #24]
 8000d20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000d2a:	69fb      	ldr	r3, [r7, #28]
 8000d2c:	005b      	lsls	r3, r3, #1
 8000d2e:	2203      	movs	r2, #3
 8000d30:	fa02 f303 	lsl.w	r3, r2, r3
 8000d34:	43db      	mvns	r3, r3
 8000d36:	69ba      	ldr	r2, [r7, #24]
 8000d38:	4013      	ands	r3, r2
 8000d3a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d3c:	683b      	ldr	r3, [r7, #0]
 8000d3e:	685b      	ldr	r3, [r3, #4]
 8000d40:	f003 0203 	and.w	r2, r3, #3
 8000d44:	69fb      	ldr	r3, [r7, #28]
 8000d46:	005b      	lsls	r3, r3, #1
 8000d48:	fa02 f303 	lsl.w	r3, r2, r3
 8000d4c:	69ba      	ldr	r2, [r7, #24]
 8000d4e:	4313      	orrs	r3, r2
 8000d50:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	69ba      	ldr	r2, [r7, #24]
 8000d56:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000d58:	683b      	ldr	r3, [r7, #0]
 8000d5a:	685b      	ldr	r3, [r3, #4]
 8000d5c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	f000 80b4 	beq.w	8000ece <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d66:	2300      	movs	r3, #0
 8000d68:	60fb      	str	r3, [r7, #12]
 8000d6a:	4b60      	ldr	r3, [pc, #384]	@ (8000eec <HAL_GPIO_Init+0x30c>)
 8000d6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d6e:	4a5f      	ldr	r2, [pc, #380]	@ (8000eec <HAL_GPIO_Init+0x30c>)
 8000d70:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d74:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d76:	4b5d      	ldr	r3, [pc, #372]	@ (8000eec <HAL_GPIO_Init+0x30c>)
 8000d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d7e:	60fb      	str	r3, [r7, #12]
 8000d80:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000d82:	4a5b      	ldr	r2, [pc, #364]	@ (8000ef0 <HAL_GPIO_Init+0x310>)
 8000d84:	69fb      	ldr	r3, [r7, #28]
 8000d86:	089b      	lsrs	r3, r3, #2
 8000d88:	3302      	adds	r3, #2
 8000d8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000d90:	69fb      	ldr	r3, [r7, #28]
 8000d92:	f003 0303 	and.w	r3, r3, #3
 8000d96:	009b      	lsls	r3, r3, #2
 8000d98:	220f      	movs	r2, #15
 8000d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d9e:	43db      	mvns	r3, r3
 8000da0:	69ba      	ldr	r2, [r7, #24]
 8000da2:	4013      	ands	r3, r2
 8000da4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	4a52      	ldr	r2, [pc, #328]	@ (8000ef4 <HAL_GPIO_Init+0x314>)
 8000daa:	4293      	cmp	r3, r2
 8000dac:	d02b      	beq.n	8000e06 <HAL_GPIO_Init+0x226>
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	4a51      	ldr	r2, [pc, #324]	@ (8000ef8 <HAL_GPIO_Init+0x318>)
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d025      	beq.n	8000e02 <HAL_GPIO_Init+0x222>
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	4a50      	ldr	r2, [pc, #320]	@ (8000efc <HAL_GPIO_Init+0x31c>)
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d01f      	beq.n	8000dfe <HAL_GPIO_Init+0x21e>
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	4a4f      	ldr	r2, [pc, #316]	@ (8000f00 <HAL_GPIO_Init+0x320>)
 8000dc2:	4293      	cmp	r3, r2
 8000dc4:	d019      	beq.n	8000dfa <HAL_GPIO_Init+0x21a>
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	4a4e      	ldr	r2, [pc, #312]	@ (8000f04 <HAL_GPIO_Init+0x324>)
 8000dca:	4293      	cmp	r3, r2
 8000dcc:	d013      	beq.n	8000df6 <HAL_GPIO_Init+0x216>
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	4a4d      	ldr	r2, [pc, #308]	@ (8000f08 <HAL_GPIO_Init+0x328>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	d00d      	beq.n	8000df2 <HAL_GPIO_Init+0x212>
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	4a4c      	ldr	r2, [pc, #304]	@ (8000f0c <HAL_GPIO_Init+0x32c>)
 8000dda:	4293      	cmp	r3, r2
 8000ddc:	d007      	beq.n	8000dee <HAL_GPIO_Init+0x20e>
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	4a4b      	ldr	r2, [pc, #300]	@ (8000f10 <HAL_GPIO_Init+0x330>)
 8000de2:	4293      	cmp	r3, r2
 8000de4:	d101      	bne.n	8000dea <HAL_GPIO_Init+0x20a>
 8000de6:	2307      	movs	r3, #7
 8000de8:	e00e      	b.n	8000e08 <HAL_GPIO_Init+0x228>
 8000dea:	2308      	movs	r3, #8
 8000dec:	e00c      	b.n	8000e08 <HAL_GPIO_Init+0x228>
 8000dee:	2306      	movs	r3, #6
 8000df0:	e00a      	b.n	8000e08 <HAL_GPIO_Init+0x228>
 8000df2:	2305      	movs	r3, #5
 8000df4:	e008      	b.n	8000e08 <HAL_GPIO_Init+0x228>
 8000df6:	2304      	movs	r3, #4
 8000df8:	e006      	b.n	8000e08 <HAL_GPIO_Init+0x228>
 8000dfa:	2303      	movs	r3, #3
 8000dfc:	e004      	b.n	8000e08 <HAL_GPIO_Init+0x228>
 8000dfe:	2302      	movs	r3, #2
 8000e00:	e002      	b.n	8000e08 <HAL_GPIO_Init+0x228>
 8000e02:	2301      	movs	r3, #1
 8000e04:	e000      	b.n	8000e08 <HAL_GPIO_Init+0x228>
 8000e06:	2300      	movs	r3, #0
 8000e08:	69fa      	ldr	r2, [r7, #28]
 8000e0a:	f002 0203 	and.w	r2, r2, #3
 8000e0e:	0092      	lsls	r2, r2, #2
 8000e10:	4093      	lsls	r3, r2
 8000e12:	69ba      	ldr	r2, [r7, #24]
 8000e14:	4313      	orrs	r3, r2
 8000e16:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000e18:	4935      	ldr	r1, [pc, #212]	@ (8000ef0 <HAL_GPIO_Init+0x310>)
 8000e1a:	69fb      	ldr	r3, [r7, #28]
 8000e1c:	089b      	lsrs	r3, r3, #2
 8000e1e:	3302      	adds	r3, #2
 8000e20:	69ba      	ldr	r2, [r7, #24]
 8000e22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e26:	4b3b      	ldr	r3, [pc, #236]	@ (8000f14 <HAL_GPIO_Init+0x334>)
 8000e28:	689b      	ldr	r3, [r3, #8]
 8000e2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e2c:	693b      	ldr	r3, [r7, #16]
 8000e2e:	43db      	mvns	r3, r3
 8000e30:	69ba      	ldr	r2, [r7, #24]
 8000e32:	4013      	ands	r3, r2
 8000e34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	685b      	ldr	r3, [r3, #4]
 8000e3a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d003      	beq.n	8000e4a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000e42:	69ba      	ldr	r2, [r7, #24]
 8000e44:	693b      	ldr	r3, [r7, #16]
 8000e46:	4313      	orrs	r3, r2
 8000e48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000e4a:	4a32      	ldr	r2, [pc, #200]	@ (8000f14 <HAL_GPIO_Init+0x334>)
 8000e4c:	69bb      	ldr	r3, [r7, #24]
 8000e4e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000e50:	4b30      	ldr	r3, [pc, #192]	@ (8000f14 <HAL_GPIO_Init+0x334>)
 8000e52:	68db      	ldr	r3, [r3, #12]
 8000e54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e56:	693b      	ldr	r3, [r7, #16]
 8000e58:	43db      	mvns	r3, r3
 8000e5a:	69ba      	ldr	r2, [r7, #24]
 8000e5c:	4013      	ands	r3, r2
 8000e5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d003      	beq.n	8000e74 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000e6c:	69ba      	ldr	r2, [r7, #24]
 8000e6e:	693b      	ldr	r3, [r7, #16]
 8000e70:	4313      	orrs	r3, r2
 8000e72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000e74:	4a27      	ldr	r2, [pc, #156]	@ (8000f14 <HAL_GPIO_Init+0x334>)
 8000e76:	69bb      	ldr	r3, [r7, #24]
 8000e78:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000e7a:	4b26      	ldr	r3, [pc, #152]	@ (8000f14 <HAL_GPIO_Init+0x334>)
 8000e7c:	685b      	ldr	r3, [r3, #4]
 8000e7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e80:	693b      	ldr	r3, [r7, #16]
 8000e82:	43db      	mvns	r3, r3
 8000e84:	69ba      	ldr	r2, [r7, #24]
 8000e86:	4013      	ands	r3, r2
 8000e88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	685b      	ldr	r3, [r3, #4]
 8000e8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d003      	beq.n	8000e9e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8000e96:	69ba      	ldr	r2, [r7, #24]
 8000e98:	693b      	ldr	r3, [r7, #16]
 8000e9a:	4313      	orrs	r3, r2
 8000e9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000e9e:	4a1d      	ldr	r2, [pc, #116]	@ (8000f14 <HAL_GPIO_Init+0x334>)
 8000ea0:	69bb      	ldr	r3, [r7, #24]
 8000ea2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000ea4:	4b1b      	ldr	r3, [pc, #108]	@ (8000f14 <HAL_GPIO_Init+0x334>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000eaa:	693b      	ldr	r3, [r7, #16]
 8000eac:	43db      	mvns	r3, r3
 8000eae:	69ba      	ldr	r2, [r7, #24]
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	685b      	ldr	r3, [r3, #4]
 8000eb8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d003      	beq.n	8000ec8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8000ec0:	69ba      	ldr	r2, [r7, #24]
 8000ec2:	693b      	ldr	r3, [r7, #16]
 8000ec4:	4313      	orrs	r3, r2
 8000ec6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000ec8:	4a12      	ldr	r2, [pc, #72]	@ (8000f14 <HAL_GPIO_Init+0x334>)
 8000eca:	69bb      	ldr	r3, [r7, #24]
 8000ecc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	3301      	adds	r3, #1
 8000ed2:	61fb      	str	r3, [r7, #28]
 8000ed4:	69fb      	ldr	r3, [r7, #28]
 8000ed6:	2b0f      	cmp	r3, #15
 8000ed8:	f67f ae90 	bls.w	8000bfc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000edc:	bf00      	nop
 8000ede:	bf00      	nop
 8000ee0:	3724      	adds	r7, #36	@ 0x24
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop
 8000eec:	40023800 	.word	0x40023800
 8000ef0:	40013800 	.word	0x40013800
 8000ef4:	40020000 	.word	0x40020000
 8000ef8:	40020400 	.word	0x40020400
 8000efc:	40020800 	.word	0x40020800
 8000f00:	40020c00 	.word	0x40020c00
 8000f04:	40021000 	.word	0x40021000
 8000f08:	40021400 	.word	0x40021400
 8000f0c:	40021800 	.word	0x40021800
 8000f10:	40021c00 	.word	0x40021c00
 8000f14:	40013c00 	.word	0x40013c00

08000f18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000f1c:	4b03      	ldr	r3, [pc, #12]	@ (8000f2c <HAL_RCC_GetHCLKFreq+0x14>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop
 8000f2c:	20000004 	.word	0x20000004

08000f30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000f34:	f7ff fff0 	bl	8000f18 <HAL_RCC_GetHCLKFreq>
 8000f38:	4602      	mov	r2, r0
 8000f3a:	4b05      	ldr	r3, [pc, #20]	@ (8000f50 <HAL_RCC_GetPCLK1Freq+0x20>)
 8000f3c:	689b      	ldr	r3, [r3, #8]
 8000f3e:	0a9b      	lsrs	r3, r3, #10
 8000f40:	f003 0307 	and.w	r3, r3, #7
 8000f44:	4903      	ldr	r1, [pc, #12]	@ (8000f54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000f46:	5ccb      	ldrb	r3, [r1, r3]
 8000f48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	40023800 	.word	0x40023800
 8000f54:	080020dc 	.word	0x080020dc

08000f58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000f5c:	f7ff ffdc 	bl	8000f18 <HAL_RCC_GetHCLKFreq>
 8000f60:	4602      	mov	r2, r0
 8000f62:	4b05      	ldr	r3, [pc, #20]	@ (8000f78 <HAL_RCC_GetPCLK2Freq+0x20>)
 8000f64:	689b      	ldr	r3, [r3, #8]
 8000f66:	0b5b      	lsrs	r3, r3, #13
 8000f68:	f003 0307 	and.w	r3, r3, #7
 8000f6c:	4903      	ldr	r1, [pc, #12]	@ (8000f7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8000f6e:	5ccb      	ldrb	r3, [r1, r3]
 8000f70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	40023800 	.word	0x40023800
 8000f7c:	080020dc 	.word	0x080020dc

08000f80 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d101      	bne.n	8000f92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8000f8e:	2301      	movs	r3, #1
 8000f90:	e042      	b.n	8001018 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8000f98:	b2db      	uxtb	r3, r3
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d106      	bne.n	8000fac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8000fa6:	6878      	ldr	r0, [r7, #4]
 8000fa8:	f7ff fb74 	bl	8000694 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	2224      	movs	r2, #36	@ 0x24
 8000fb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	68da      	ldr	r2, [r3, #12]
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8000fc2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8000fc4:	6878      	ldr	r0, [r7, #4]
 8000fc6:	f000 fdbd 	bl	8001b44 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	691a      	ldr	r2, [r3, #16]
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8000fd8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	695a      	ldr	r2, [r3, #20]
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8000fe8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	68da      	ldr	r2, [r3, #12]
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8000ff8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	2220      	movs	r2, #32
 8001004:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	2220      	movs	r2, #32
 800100c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	2200      	movs	r2, #0
 8001014:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001016:	2300      	movs	r3, #0
}
 8001018:	4618      	mov	r0, r3
 800101a:	3708      	adds	r7, #8
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}

08001020 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b08a      	sub	sp, #40	@ 0x28
 8001024:	af02      	add	r7, sp, #8
 8001026:	60f8      	str	r0, [r7, #12]
 8001028:	60b9      	str	r1, [r7, #8]
 800102a:	603b      	str	r3, [r7, #0]
 800102c:	4613      	mov	r3, r2
 800102e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001030:	2300      	movs	r3, #0
 8001032:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800103a:	b2db      	uxtb	r3, r3
 800103c:	2b20      	cmp	r3, #32
 800103e:	d175      	bne.n	800112c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001040:	68bb      	ldr	r3, [r7, #8]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d002      	beq.n	800104c <HAL_UART_Transmit+0x2c>
 8001046:	88fb      	ldrh	r3, [r7, #6]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d101      	bne.n	8001050 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800104c:	2301      	movs	r3, #1
 800104e:	e06e      	b.n	800112e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	2200      	movs	r2, #0
 8001054:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	2221      	movs	r2, #33	@ 0x21
 800105a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800105e:	f7ff fc03 	bl	8000868 <HAL_GetTick>
 8001062:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	88fa      	ldrh	r2, [r7, #6]
 8001068:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	88fa      	ldrh	r2, [r7, #6]
 800106e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	689b      	ldr	r3, [r3, #8]
 8001074:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001078:	d108      	bne.n	800108c <HAL_UART_Transmit+0x6c>
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	691b      	ldr	r3, [r3, #16]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d104      	bne.n	800108c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001082:	2300      	movs	r3, #0
 8001084:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001086:	68bb      	ldr	r3, [r7, #8]
 8001088:	61bb      	str	r3, [r7, #24]
 800108a:	e003      	b.n	8001094 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800108c:	68bb      	ldr	r3, [r7, #8]
 800108e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001090:	2300      	movs	r3, #0
 8001092:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001094:	e02e      	b.n	80010f4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	9300      	str	r3, [sp, #0]
 800109a:	697b      	ldr	r3, [r7, #20]
 800109c:	2200      	movs	r2, #0
 800109e:	2180      	movs	r1, #128	@ 0x80
 80010a0:	68f8      	ldr	r0, [r7, #12]
 80010a2:	f000 fb1f 	bl	80016e4 <UART_WaitOnFlagUntilTimeout>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d005      	beq.n	80010b8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	2220      	movs	r2, #32
 80010b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80010b4:	2303      	movs	r3, #3
 80010b6:	e03a      	b.n	800112e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80010b8:	69fb      	ldr	r3, [r7, #28]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d10b      	bne.n	80010d6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80010be:	69bb      	ldr	r3, [r7, #24]
 80010c0:	881b      	ldrh	r3, [r3, #0]
 80010c2:	461a      	mov	r2, r3
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80010cc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80010ce:	69bb      	ldr	r3, [r7, #24]
 80010d0:	3302      	adds	r3, #2
 80010d2:	61bb      	str	r3, [r7, #24]
 80010d4:	e007      	b.n	80010e6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80010d6:	69fb      	ldr	r3, [r7, #28]
 80010d8:	781a      	ldrb	r2, [r3, #0]
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80010e0:	69fb      	ldr	r3, [r7, #28]
 80010e2:	3301      	adds	r3, #1
 80010e4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80010ea:	b29b      	uxth	r3, r3
 80010ec:	3b01      	subs	r3, #1
 80010ee:	b29a      	uxth	r2, r3
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80010f8:	b29b      	uxth	r3, r3
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d1cb      	bne.n	8001096 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	9300      	str	r3, [sp, #0]
 8001102:	697b      	ldr	r3, [r7, #20]
 8001104:	2200      	movs	r2, #0
 8001106:	2140      	movs	r1, #64	@ 0x40
 8001108:	68f8      	ldr	r0, [r7, #12]
 800110a:	f000 faeb 	bl	80016e4 <UART_WaitOnFlagUntilTimeout>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d005      	beq.n	8001120 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	2220      	movs	r2, #32
 8001118:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800111c:	2303      	movs	r3, #3
 800111e:	e006      	b.n	800112e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	2220      	movs	r2, #32
 8001124:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8001128:	2300      	movs	r3, #0
 800112a:	e000      	b.n	800112e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800112c:	2302      	movs	r3, #2
  }
}
 800112e:	4618      	mov	r0, r3
 8001130:	3720      	adds	r7, #32
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}

08001136 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001136:	b580      	push	{r7, lr}
 8001138:	b084      	sub	sp, #16
 800113a:	af00      	add	r7, sp, #0
 800113c:	60f8      	str	r0, [r7, #12]
 800113e:	60b9      	str	r1, [r7, #8]
 8001140:	4613      	mov	r3, r2
 8001142:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800114a:	b2db      	uxtb	r3, r3
 800114c:	2b20      	cmp	r3, #32
 800114e:	d112      	bne.n	8001176 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8001150:	68bb      	ldr	r3, [r7, #8]
 8001152:	2b00      	cmp	r3, #0
 8001154:	d002      	beq.n	800115c <HAL_UART_Receive_IT+0x26>
 8001156:	88fb      	ldrh	r3, [r7, #6]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d101      	bne.n	8001160 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800115c:	2301      	movs	r3, #1
 800115e:	e00b      	b.n	8001178 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	2200      	movs	r2, #0
 8001164:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8001166:	88fb      	ldrh	r3, [r7, #6]
 8001168:	461a      	mov	r2, r3
 800116a:	68b9      	ldr	r1, [r7, #8]
 800116c:	68f8      	ldr	r0, [r7, #12]
 800116e:	f000 fb12 	bl	8001796 <UART_Start_Receive_IT>
 8001172:	4603      	mov	r3, r0
 8001174:	e000      	b.n	8001178 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8001176:	2302      	movs	r3, #2
  }
}
 8001178:	4618      	mov	r0, r3
 800117a:	3710      	adds	r7, #16
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}

08001180 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b0ba      	sub	sp, #232	@ 0xe8
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	68db      	ldr	r3, [r3, #12]
 8001198:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	695b      	ldr	r3, [r3, #20]
 80011a2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80011a6:	2300      	movs	r3, #0
 80011a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80011ac:	2300      	movs	r3, #0
 80011ae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80011b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80011b6:	f003 030f 	and.w	r3, r3, #15
 80011ba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80011be:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d10f      	bne.n	80011e6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80011c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80011ca:	f003 0320 	and.w	r3, r3, #32
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d009      	beq.n	80011e6 <HAL_UART_IRQHandler+0x66>
 80011d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80011d6:	f003 0320 	and.w	r3, r3, #32
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d003      	beq.n	80011e6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80011de:	6878      	ldr	r0, [r7, #4]
 80011e0:	f000 fbf2 	bl	80019c8 <UART_Receive_IT>
      return;
 80011e4:	e25b      	b.n	800169e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80011e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	f000 80de 	beq.w	80013ac <HAL_UART_IRQHandler+0x22c>
 80011f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80011f4:	f003 0301 	and.w	r3, r3, #1
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d106      	bne.n	800120a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80011fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001200:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8001204:	2b00      	cmp	r3, #0
 8001206:	f000 80d1 	beq.w	80013ac <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800120a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800120e:	f003 0301 	and.w	r3, r3, #1
 8001212:	2b00      	cmp	r3, #0
 8001214:	d00b      	beq.n	800122e <HAL_UART_IRQHandler+0xae>
 8001216:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800121a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800121e:	2b00      	cmp	r3, #0
 8001220:	d005      	beq.n	800122e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001226:	f043 0201 	orr.w	r2, r3, #1
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800122e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001232:	f003 0304 	and.w	r3, r3, #4
 8001236:	2b00      	cmp	r3, #0
 8001238:	d00b      	beq.n	8001252 <HAL_UART_IRQHandler+0xd2>
 800123a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800123e:	f003 0301 	and.w	r3, r3, #1
 8001242:	2b00      	cmp	r3, #0
 8001244:	d005      	beq.n	8001252 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800124a:	f043 0202 	orr.w	r2, r3, #2
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001252:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001256:	f003 0302 	and.w	r3, r3, #2
 800125a:	2b00      	cmp	r3, #0
 800125c:	d00b      	beq.n	8001276 <HAL_UART_IRQHandler+0xf6>
 800125e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001262:	f003 0301 	and.w	r3, r3, #1
 8001266:	2b00      	cmp	r3, #0
 8001268:	d005      	beq.n	8001276 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800126e:	f043 0204 	orr.w	r2, r3, #4
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8001276:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800127a:	f003 0308 	and.w	r3, r3, #8
 800127e:	2b00      	cmp	r3, #0
 8001280:	d011      	beq.n	80012a6 <HAL_UART_IRQHandler+0x126>
 8001282:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001286:	f003 0320 	and.w	r3, r3, #32
 800128a:	2b00      	cmp	r3, #0
 800128c:	d105      	bne.n	800129a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800128e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001292:	f003 0301 	and.w	r3, r3, #1
 8001296:	2b00      	cmp	r3, #0
 8001298:	d005      	beq.n	80012a6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800129e:	f043 0208 	orr.w	r2, r3, #8
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	f000 81f2 	beq.w	8001694 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80012b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80012b4:	f003 0320 	and.w	r3, r3, #32
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d008      	beq.n	80012ce <HAL_UART_IRQHandler+0x14e>
 80012bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80012c0:	f003 0320 	and.w	r3, r3, #32
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d002      	beq.n	80012ce <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80012c8:	6878      	ldr	r0, [r7, #4]
 80012ca:	f000 fb7d 	bl	80019c8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	695b      	ldr	r3, [r3, #20]
 80012d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012d8:	2b40      	cmp	r3, #64	@ 0x40
 80012da:	bf0c      	ite	eq
 80012dc:	2301      	moveq	r3, #1
 80012de:	2300      	movne	r3, #0
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012ea:	f003 0308 	and.w	r3, r3, #8
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d103      	bne.n	80012fa <HAL_UART_IRQHandler+0x17a>
 80012f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d04f      	beq.n	800139a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80012fa:	6878      	ldr	r0, [r7, #4]
 80012fc:	f000 fa85 	bl	800180a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	695b      	ldr	r3, [r3, #20]
 8001306:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800130a:	2b40      	cmp	r3, #64	@ 0x40
 800130c:	d141      	bne.n	8001392 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	3314      	adds	r3, #20
 8001314:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001318:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800131c:	e853 3f00 	ldrex	r3, [r3]
 8001320:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8001324:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001328:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800132c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	3314      	adds	r3, #20
 8001336:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800133a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800133e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001342:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8001346:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800134a:	e841 2300 	strex	r3, r2, [r1]
 800134e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8001352:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d1d9      	bne.n	800130e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800135e:	2b00      	cmp	r3, #0
 8001360:	d013      	beq.n	800138a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001366:	4a7e      	ldr	r2, [pc, #504]	@ (8001560 <HAL_UART_IRQHandler+0x3e0>)
 8001368:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800136e:	4618      	mov	r0, r3
 8001370:	f7ff fc14 	bl	8000b9c <HAL_DMA_Abort_IT>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d016      	beq.n	80013a8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800137e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001380:	687a      	ldr	r2, [r7, #4]
 8001382:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001384:	4610      	mov	r0, r2
 8001386:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001388:	e00e      	b.n	80013a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800138a:	6878      	ldr	r0, [r7, #4]
 800138c:	f000 f994 	bl	80016b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001390:	e00a      	b.n	80013a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001392:	6878      	ldr	r0, [r7, #4]
 8001394:	f000 f990 	bl	80016b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001398:	e006      	b.n	80013a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800139a:	6878      	ldr	r0, [r7, #4]
 800139c:	f000 f98c 	bl	80016b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	2200      	movs	r2, #0
 80013a4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80013a6:	e175      	b.n	8001694 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80013a8:	bf00      	nop
    return;
 80013aa:	e173      	b.n	8001694 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	f040 814f 	bne.w	8001654 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80013b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80013ba:	f003 0310 	and.w	r3, r3, #16
 80013be:	2b00      	cmp	r3, #0
 80013c0:	f000 8148 	beq.w	8001654 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80013c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80013c8:	f003 0310 	and.w	r3, r3, #16
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	f000 8141 	beq.w	8001654 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80013d2:	2300      	movs	r3, #0
 80013d4:	60bb      	str	r3, [r7, #8]
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	60bb      	str	r3, [r7, #8]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	60bb      	str	r3, [r7, #8]
 80013e6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	695b      	ldr	r3, [r3, #20]
 80013ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80013f2:	2b40      	cmp	r3, #64	@ 0x40
 80013f4:	f040 80b6 	bne.w	8001564 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8001404:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8001408:	2b00      	cmp	r3, #0
 800140a:	f000 8145 	beq.w	8001698 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8001412:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8001416:	429a      	cmp	r2, r3
 8001418:	f080 813e 	bcs.w	8001698 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8001422:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001428:	69db      	ldr	r3, [r3, #28]
 800142a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800142e:	f000 8088 	beq.w	8001542 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	330c      	adds	r3, #12
 8001438:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800143c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001440:	e853 3f00 	ldrex	r3, [r3]
 8001444:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8001448:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800144c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001450:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	330c      	adds	r3, #12
 800145a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800145e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8001462:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001466:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800146a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800146e:	e841 2300 	strex	r3, r2, [r1]
 8001472:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8001476:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800147a:	2b00      	cmp	r3, #0
 800147c:	d1d9      	bne.n	8001432 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	3314      	adds	r3, #20
 8001484:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001486:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001488:	e853 3f00 	ldrex	r3, [r3]
 800148c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800148e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001490:	f023 0301 	bic.w	r3, r3, #1
 8001494:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	3314      	adds	r3, #20
 800149e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80014a2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80014a6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80014a8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80014aa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80014ae:	e841 2300 	strex	r3, r2, [r1]
 80014b2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80014b4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d1e1      	bne.n	800147e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	3314      	adds	r3, #20
 80014c0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80014c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80014c4:	e853 3f00 	ldrex	r3, [r3]
 80014c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80014ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80014cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80014d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	3314      	adds	r3, #20
 80014da:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80014de:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80014e0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80014e2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80014e4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80014e6:	e841 2300 	strex	r3, r2, [r1]
 80014ea:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80014ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d1e3      	bne.n	80014ba <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2220      	movs	r2, #32
 80014f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	2200      	movs	r2, #0
 80014fe:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	330c      	adds	r3, #12
 8001506:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001508:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800150a:	e853 3f00 	ldrex	r3, [r3]
 800150e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8001510:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001512:	f023 0310 	bic.w	r3, r3, #16
 8001516:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	330c      	adds	r3, #12
 8001520:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8001524:	65ba      	str	r2, [r7, #88]	@ 0x58
 8001526:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001528:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800152a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800152c:	e841 2300 	strex	r3, r2, [r1]
 8001530:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8001532:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001534:	2b00      	cmp	r3, #0
 8001536:	d1e3      	bne.n	8001500 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800153c:	4618      	mov	r0, r3
 800153e:	f7ff fabd 	bl	8000abc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	2202      	movs	r2, #2
 8001546:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001550:	b29b      	uxth	r3, r3
 8001552:	1ad3      	subs	r3, r2, r3
 8001554:	b29b      	uxth	r3, r3
 8001556:	4619      	mov	r1, r3
 8001558:	6878      	ldr	r0, [r7, #4]
 800155a:	f000 f8b7 	bl	80016cc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800155e:	e09b      	b.n	8001698 <HAL_UART_IRQHandler+0x518>
 8001560:	080018d1 	.word	0x080018d1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800156c:	b29b      	uxth	r3, r3
 800156e:	1ad3      	subs	r3, r2, r3
 8001570:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001578:	b29b      	uxth	r3, r3
 800157a:	2b00      	cmp	r3, #0
 800157c:	f000 808e 	beq.w	800169c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8001580:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8001584:	2b00      	cmp	r3, #0
 8001586:	f000 8089 	beq.w	800169c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	330c      	adds	r3, #12
 8001590:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001594:	e853 3f00 	ldrex	r3, [r3]
 8001598:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800159a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800159c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80015a0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	330c      	adds	r3, #12
 80015aa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80015ae:	647a      	str	r2, [r7, #68]	@ 0x44
 80015b0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80015b2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80015b4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80015b6:	e841 2300 	strex	r3, r2, [r1]
 80015ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80015bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d1e3      	bne.n	800158a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	3314      	adds	r3, #20
 80015c8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80015ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015cc:	e853 3f00 	ldrex	r3, [r3]
 80015d0:	623b      	str	r3, [r7, #32]
   return(result);
 80015d2:	6a3b      	ldr	r3, [r7, #32]
 80015d4:	f023 0301 	bic.w	r3, r3, #1
 80015d8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	3314      	adds	r3, #20
 80015e2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80015e6:	633a      	str	r2, [r7, #48]	@ 0x30
 80015e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80015ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80015ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80015ee:	e841 2300 	strex	r3, r2, [r1]
 80015f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80015f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d1e3      	bne.n	80015c2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2220      	movs	r2, #32
 80015fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2200      	movs	r2, #0
 8001606:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	330c      	adds	r3, #12
 800160e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001610:	693b      	ldr	r3, [r7, #16]
 8001612:	e853 3f00 	ldrex	r3, [r3]
 8001616:	60fb      	str	r3, [r7, #12]
   return(result);
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	f023 0310 	bic.w	r3, r3, #16
 800161e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	330c      	adds	r3, #12
 8001628:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800162c:	61fa      	str	r2, [r7, #28]
 800162e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001630:	69b9      	ldr	r1, [r7, #24]
 8001632:	69fa      	ldr	r2, [r7, #28]
 8001634:	e841 2300 	strex	r3, r2, [r1]
 8001638:	617b      	str	r3, [r7, #20]
   return(result);
 800163a:	697b      	ldr	r3, [r7, #20]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d1e3      	bne.n	8001608 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2202      	movs	r2, #2
 8001644:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8001646:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800164a:	4619      	mov	r1, r3
 800164c:	6878      	ldr	r0, [r7, #4]
 800164e:	f000 f83d 	bl	80016cc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8001652:	e023      	b.n	800169c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001654:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001658:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800165c:	2b00      	cmp	r3, #0
 800165e:	d009      	beq.n	8001674 <HAL_UART_IRQHandler+0x4f4>
 8001660:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001664:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001668:	2b00      	cmp	r3, #0
 800166a:	d003      	beq.n	8001674 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800166c:	6878      	ldr	r0, [r7, #4]
 800166e:	f000 f943 	bl	80018f8 <UART_Transmit_IT>
    return;
 8001672:	e014      	b.n	800169e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001674:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001678:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800167c:	2b00      	cmp	r3, #0
 800167e:	d00e      	beq.n	800169e <HAL_UART_IRQHandler+0x51e>
 8001680:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001684:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001688:	2b00      	cmp	r3, #0
 800168a:	d008      	beq.n	800169e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800168c:	6878      	ldr	r0, [r7, #4]
 800168e:	f000 f983 	bl	8001998 <UART_EndTransmit_IT>
    return;
 8001692:	e004      	b.n	800169e <HAL_UART_IRQHandler+0x51e>
    return;
 8001694:	bf00      	nop
 8001696:	e002      	b.n	800169e <HAL_UART_IRQHandler+0x51e>
      return;
 8001698:	bf00      	nop
 800169a:	e000      	b.n	800169e <HAL_UART_IRQHandler+0x51e>
      return;
 800169c:	bf00      	nop
  }
}
 800169e:	37e8      	adds	r7, #232	@ 0xe8
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}

080016a4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b083      	sub	sp, #12
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80016ac:	bf00      	nop
 80016ae:	370c      	adds	r7, #12
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr

080016b8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b083      	sub	sp, #12
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80016c0:	bf00      	nop
 80016c2:	370c      	adds	r7, #12
 80016c4:	46bd      	mov	sp, r7
 80016c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ca:	4770      	bx	lr

080016cc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b083      	sub	sp, #12
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
 80016d4:	460b      	mov	r3, r1
 80016d6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80016d8:	bf00      	nop
 80016da:	370c      	adds	r7, #12
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr

080016e4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b086      	sub	sp, #24
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	60f8      	str	r0, [r7, #12]
 80016ec:	60b9      	str	r1, [r7, #8]
 80016ee:	603b      	str	r3, [r7, #0]
 80016f0:	4613      	mov	r3, r2
 80016f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80016f4:	e03b      	b.n	800176e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80016f6:	6a3b      	ldr	r3, [r7, #32]
 80016f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016fc:	d037      	beq.n	800176e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80016fe:	f7ff f8b3 	bl	8000868 <HAL_GetTick>
 8001702:	4602      	mov	r2, r0
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	1ad3      	subs	r3, r2, r3
 8001708:	6a3a      	ldr	r2, [r7, #32]
 800170a:	429a      	cmp	r2, r3
 800170c:	d302      	bcc.n	8001714 <UART_WaitOnFlagUntilTimeout+0x30>
 800170e:	6a3b      	ldr	r3, [r7, #32]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d101      	bne.n	8001718 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8001714:	2303      	movs	r3, #3
 8001716:	e03a      	b.n	800178e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	68db      	ldr	r3, [r3, #12]
 800171e:	f003 0304 	and.w	r3, r3, #4
 8001722:	2b00      	cmp	r3, #0
 8001724:	d023      	beq.n	800176e <UART_WaitOnFlagUntilTimeout+0x8a>
 8001726:	68bb      	ldr	r3, [r7, #8]
 8001728:	2b80      	cmp	r3, #128	@ 0x80
 800172a:	d020      	beq.n	800176e <UART_WaitOnFlagUntilTimeout+0x8a>
 800172c:	68bb      	ldr	r3, [r7, #8]
 800172e:	2b40      	cmp	r3, #64	@ 0x40
 8001730:	d01d      	beq.n	800176e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f003 0308 	and.w	r3, r3, #8
 800173c:	2b08      	cmp	r3, #8
 800173e:	d116      	bne.n	800176e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8001740:	2300      	movs	r3, #0
 8001742:	617b      	str	r3, [r7, #20]
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	617b      	str	r3, [r7, #20]
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	617b      	str	r3, [r7, #20]
 8001754:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001756:	68f8      	ldr	r0, [r7, #12]
 8001758:	f000 f857 	bl	800180a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	2208      	movs	r2, #8
 8001760:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	2200      	movs	r2, #0
 8001766:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800176a:	2301      	movs	r3, #1
 800176c:	e00f      	b.n	800178e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	681a      	ldr	r2, [r3, #0]
 8001774:	68bb      	ldr	r3, [r7, #8]
 8001776:	4013      	ands	r3, r2
 8001778:	68ba      	ldr	r2, [r7, #8]
 800177a:	429a      	cmp	r2, r3
 800177c:	bf0c      	ite	eq
 800177e:	2301      	moveq	r3, #1
 8001780:	2300      	movne	r3, #0
 8001782:	b2db      	uxtb	r3, r3
 8001784:	461a      	mov	r2, r3
 8001786:	79fb      	ldrb	r3, [r7, #7]
 8001788:	429a      	cmp	r2, r3
 800178a:	d0b4      	beq.n	80016f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800178c:	2300      	movs	r3, #0
}
 800178e:	4618      	mov	r0, r3
 8001790:	3718      	adds	r7, #24
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}

08001796 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001796:	b480      	push	{r7}
 8001798:	b085      	sub	sp, #20
 800179a:	af00      	add	r7, sp, #0
 800179c:	60f8      	str	r0, [r7, #12]
 800179e:	60b9      	str	r1, [r7, #8]
 80017a0:	4613      	mov	r3, r2
 80017a2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	68ba      	ldr	r2, [r7, #8]
 80017a8:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	88fa      	ldrh	r2, [r7, #6]
 80017ae:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	88fa      	ldrh	r2, [r7, #6]
 80017b4:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	2200      	movs	r2, #0
 80017ba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	2222      	movs	r2, #34	@ 0x22
 80017c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	691b      	ldr	r3, [r3, #16]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d007      	beq.n	80017dc <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	68da      	ldr	r2, [r3, #12]
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80017da:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	695a      	ldr	r2, [r3, #20]
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f042 0201 	orr.w	r2, r2, #1
 80017ea:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	68da      	ldr	r2, [r3, #12]
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f042 0220 	orr.w	r2, r2, #32
 80017fa:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80017fc:	2300      	movs	r3, #0
}
 80017fe:	4618      	mov	r0, r3
 8001800:	3714      	adds	r7, #20
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr

0800180a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800180a:	b480      	push	{r7}
 800180c:	b095      	sub	sp, #84	@ 0x54
 800180e:	af00      	add	r7, sp, #0
 8001810:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	330c      	adds	r3, #12
 8001818:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800181a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800181c:	e853 3f00 	ldrex	r3, [r3]
 8001820:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8001822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001824:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8001828:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	330c      	adds	r3, #12
 8001830:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001832:	643a      	str	r2, [r7, #64]	@ 0x40
 8001834:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001836:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001838:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800183a:	e841 2300 	strex	r3, r2, [r1]
 800183e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8001840:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001842:	2b00      	cmp	r3, #0
 8001844:	d1e5      	bne.n	8001812 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	3314      	adds	r3, #20
 800184c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800184e:	6a3b      	ldr	r3, [r7, #32]
 8001850:	e853 3f00 	ldrex	r3, [r3]
 8001854:	61fb      	str	r3, [r7, #28]
   return(result);
 8001856:	69fb      	ldr	r3, [r7, #28]
 8001858:	f023 0301 	bic.w	r3, r3, #1
 800185c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	3314      	adds	r3, #20
 8001864:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001866:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001868:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800186a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800186c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800186e:	e841 2300 	strex	r3, r2, [r1]
 8001872:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8001874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001876:	2b00      	cmp	r3, #0
 8001878:	d1e5      	bne.n	8001846 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800187e:	2b01      	cmp	r3, #1
 8001880:	d119      	bne.n	80018b6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	330c      	adds	r3, #12
 8001888:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	e853 3f00 	ldrex	r3, [r3]
 8001890:	60bb      	str	r3, [r7, #8]
   return(result);
 8001892:	68bb      	ldr	r3, [r7, #8]
 8001894:	f023 0310 	bic.w	r3, r3, #16
 8001898:	647b      	str	r3, [r7, #68]	@ 0x44
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	330c      	adds	r3, #12
 80018a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80018a2:	61ba      	str	r2, [r7, #24]
 80018a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80018a6:	6979      	ldr	r1, [r7, #20]
 80018a8:	69ba      	ldr	r2, [r7, #24]
 80018aa:	e841 2300 	strex	r3, r2, [r1]
 80018ae:	613b      	str	r3, [r7, #16]
   return(result);
 80018b0:	693b      	ldr	r3, [r7, #16]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d1e5      	bne.n	8001882 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2220      	movs	r2, #32
 80018ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2200      	movs	r2, #0
 80018c2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80018c4:	bf00      	nop
 80018c6:	3754      	adds	r7, #84	@ 0x54
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr

080018d0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b084      	sub	sp, #16
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018dc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	2200      	movs	r2, #0
 80018e2:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	2200      	movs	r2, #0
 80018e8:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80018ea:	68f8      	ldr	r0, [r7, #12]
 80018ec:	f7ff fee4 	bl	80016b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80018f0:	bf00      	nop
 80018f2:	3710      	adds	r7, #16
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b085      	sub	sp, #20
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001906:	b2db      	uxtb	r3, r3
 8001908:	2b21      	cmp	r3, #33	@ 0x21
 800190a:	d13e      	bne.n	800198a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001914:	d114      	bne.n	8001940 <UART_Transmit_IT+0x48>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	691b      	ldr	r3, [r3, #16]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d110      	bne.n	8001940 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6a1b      	ldr	r3, [r3, #32]
 8001922:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	881b      	ldrh	r3, [r3, #0]
 8001928:	461a      	mov	r2, r3
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001932:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	6a1b      	ldr	r3, [r3, #32]
 8001938:	1c9a      	adds	r2, r3, #2
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	621a      	str	r2, [r3, #32]
 800193e:	e008      	b.n	8001952 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6a1b      	ldr	r3, [r3, #32]
 8001944:	1c59      	adds	r1, r3, #1
 8001946:	687a      	ldr	r2, [r7, #4]
 8001948:	6211      	str	r1, [r2, #32]
 800194a:	781a      	ldrb	r2, [r3, #0]
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001956:	b29b      	uxth	r3, r3
 8001958:	3b01      	subs	r3, #1
 800195a:	b29b      	uxth	r3, r3
 800195c:	687a      	ldr	r2, [r7, #4]
 800195e:	4619      	mov	r1, r3
 8001960:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8001962:	2b00      	cmp	r3, #0
 8001964:	d10f      	bne.n	8001986 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	68da      	ldr	r2, [r3, #12]
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001974:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	68da      	ldr	r2, [r3, #12]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001984:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8001986:	2300      	movs	r3, #0
 8001988:	e000      	b.n	800198c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800198a:	2302      	movs	r3, #2
  }
}
 800198c:	4618      	mov	r0, r3
 800198e:	3714      	adds	r7, #20
 8001990:	46bd      	mov	sp, r7
 8001992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001996:	4770      	bx	lr

08001998 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	68da      	ldr	r2, [r3, #12]
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80019ae:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2220      	movs	r2, #32
 80019b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80019b8:	6878      	ldr	r0, [r7, #4]
 80019ba:	f7ff fe73 	bl	80016a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80019be:	2300      	movs	r3, #0
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	3708      	adds	r7, #8
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}

080019c8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b08c      	sub	sp, #48	@ 0x30
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80019d6:	b2db      	uxtb	r3, r3
 80019d8:	2b22      	cmp	r3, #34	@ 0x22
 80019da:	f040 80ae 	bne.w	8001b3a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	689b      	ldr	r3, [r3, #8]
 80019e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80019e6:	d117      	bne.n	8001a18 <UART_Receive_IT+0x50>
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	691b      	ldr	r3, [r3, #16]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d113      	bne.n	8001a18 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80019f0:	2300      	movs	r3, #0
 80019f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019f8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	b29b      	uxth	r3, r3
 8001a02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a06:	b29a      	uxth	r2, r3
 8001a08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a0a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a10:	1c9a      	adds	r2, r3, #2
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	629a      	str	r2, [r3, #40]	@ 0x28
 8001a16:	e026      	b.n	8001a66 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001a2a:	d007      	beq.n	8001a3c <UART_Receive_IT+0x74>
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	689b      	ldr	r3, [r3, #8]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d10a      	bne.n	8001a4a <UART_Receive_IT+0x82>
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	691b      	ldr	r3, [r3, #16]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d106      	bne.n	8001a4a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	b2da      	uxtb	r2, r3
 8001a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a46:	701a      	strb	r2, [r3, #0]
 8001a48:	e008      	b.n	8001a5c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	b2db      	uxtb	r3, r3
 8001a52:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001a56:	b2da      	uxtb	r2, r3
 8001a58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a5a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a60:	1c5a      	adds	r2, r3, #1
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001a6a:	b29b      	uxth	r3, r3
 8001a6c:	3b01      	subs	r3, #1
 8001a6e:	b29b      	uxth	r3, r3
 8001a70:	687a      	ldr	r2, [r7, #4]
 8001a72:	4619      	mov	r1, r3
 8001a74:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d15d      	bne.n	8001b36 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	68da      	ldr	r2, [r3, #12]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f022 0220 	bic.w	r2, r2, #32
 8001a88:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	68da      	ldr	r2, [r3, #12]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001a98:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	695a      	ldr	r2, [r3, #20]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f022 0201 	bic.w	r2, r2, #1
 8001aa8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	2220      	movs	r2, #32
 8001aae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001abc:	2b01      	cmp	r3, #1
 8001abe:	d135      	bne.n	8001b2c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	330c      	adds	r3, #12
 8001acc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	e853 3f00 	ldrex	r3, [r3]
 8001ad4:	613b      	str	r3, [r7, #16]
   return(result);
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	f023 0310 	bic.w	r3, r3, #16
 8001adc:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	330c      	adds	r3, #12
 8001ae4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ae6:	623a      	str	r2, [r7, #32]
 8001ae8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001aea:	69f9      	ldr	r1, [r7, #28]
 8001aec:	6a3a      	ldr	r2, [r7, #32]
 8001aee:	e841 2300 	strex	r3, r2, [r1]
 8001af2:	61bb      	str	r3, [r7, #24]
   return(result);
 8001af4:	69bb      	ldr	r3, [r7, #24]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d1e5      	bne.n	8001ac6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f003 0310 	and.w	r3, r3, #16
 8001b04:	2b10      	cmp	r3, #16
 8001b06:	d10a      	bne.n	8001b1e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001b08:	2300      	movs	r3, #0
 8001b0a:	60fb      	str	r3, [r7, #12]
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	60fb      	str	r3, [r7, #12]
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	60fb      	str	r3, [r7, #12]
 8001b1c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8001b22:	4619      	mov	r1, r3
 8001b24:	6878      	ldr	r0, [r7, #4]
 8001b26:	f7ff fdd1 	bl	80016cc <HAL_UARTEx_RxEventCallback>
 8001b2a:	e002      	b.n	8001b32 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8001b2c:	6878      	ldr	r0, [r7, #4]
 8001b2e:	f7fe fd29 	bl	8000584 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8001b32:	2300      	movs	r3, #0
 8001b34:	e002      	b.n	8001b3c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8001b36:	2300      	movs	r3, #0
 8001b38:	e000      	b.n	8001b3c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8001b3a:	2302      	movs	r3, #2
  }
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	3730      	adds	r7, #48	@ 0x30
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}

08001b44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001b44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b48:	b0c0      	sub	sp, #256	@ 0x100
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001b50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	691b      	ldr	r3, [r3, #16]
 8001b58:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8001b5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001b60:	68d9      	ldr	r1, [r3, #12]
 8001b62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001b66:	681a      	ldr	r2, [r3, #0]
 8001b68:	ea40 0301 	orr.w	r3, r0, r1
 8001b6c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001b6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001b72:	689a      	ldr	r2, [r3, #8]
 8001b74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001b78:	691b      	ldr	r3, [r3, #16]
 8001b7a:	431a      	orrs	r2, r3
 8001b7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001b80:	695b      	ldr	r3, [r3, #20]
 8001b82:	431a      	orrs	r2, r3
 8001b84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001b88:	69db      	ldr	r3, [r3, #28]
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001b90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	68db      	ldr	r3, [r3, #12]
 8001b98:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8001b9c:	f021 010c 	bic.w	r1, r1, #12
 8001ba0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001ba4:	681a      	ldr	r2, [r3, #0]
 8001ba6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001baa:	430b      	orrs	r3, r1
 8001bac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001bae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	695b      	ldr	r3, [r3, #20]
 8001bb6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8001bba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001bbe:	6999      	ldr	r1, [r3, #24]
 8001bc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	ea40 0301 	orr.w	r3, r0, r1
 8001bca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001bcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001bd0:	681a      	ldr	r2, [r3, #0]
 8001bd2:	4b8f      	ldr	r3, [pc, #572]	@ (8001e10 <UART_SetConfig+0x2cc>)
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d005      	beq.n	8001be4 <UART_SetConfig+0xa0>
 8001bd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001bdc:	681a      	ldr	r2, [r3, #0]
 8001bde:	4b8d      	ldr	r3, [pc, #564]	@ (8001e14 <UART_SetConfig+0x2d0>)
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d104      	bne.n	8001bee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001be4:	f7ff f9b8 	bl	8000f58 <HAL_RCC_GetPCLK2Freq>
 8001be8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8001bec:	e003      	b.n	8001bf6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001bee:	f7ff f99f 	bl	8000f30 <HAL_RCC_GetPCLK1Freq>
 8001bf2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001bf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001bfa:	69db      	ldr	r3, [r3, #28]
 8001bfc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001c00:	f040 810c 	bne.w	8001e1c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001c04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001c08:	2200      	movs	r2, #0
 8001c0a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001c0e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8001c12:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001c16:	4622      	mov	r2, r4
 8001c18:	462b      	mov	r3, r5
 8001c1a:	1891      	adds	r1, r2, r2
 8001c1c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001c1e:	415b      	adcs	r3, r3
 8001c20:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001c22:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001c26:	4621      	mov	r1, r4
 8001c28:	eb12 0801 	adds.w	r8, r2, r1
 8001c2c:	4629      	mov	r1, r5
 8001c2e:	eb43 0901 	adc.w	r9, r3, r1
 8001c32:	f04f 0200 	mov.w	r2, #0
 8001c36:	f04f 0300 	mov.w	r3, #0
 8001c3a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c3e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001c42:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001c46:	4690      	mov	r8, r2
 8001c48:	4699      	mov	r9, r3
 8001c4a:	4623      	mov	r3, r4
 8001c4c:	eb18 0303 	adds.w	r3, r8, r3
 8001c50:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8001c54:	462b      	mov	r3, r5
 8001c56:	eb49 0303 	adc.w	r3, r9, r3
 8001c5a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001c5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	2200      	movs	r2, #0
 8001c66:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8001c6a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001c6e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8001c72:	460b      	mov	r3, r1
 8001c74:	18db      	adds	r3, r3, r3
 8001c76:	653b      	str	r3, [r7, #80]	@ 0x50
 8001c78:	4613      	mov	r3, r2
 8001c7a:	eb42 0303 	adc.w	r3, r2, r3
 8001c7e:	657b      	str	r3, [r7, #84]	@ 0x54
 8001c80:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001c84:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8001c88:	f7fe faa6 	bl	80001d8 <__aeabi_uldivmod>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	460b      	mov	r3, r1
 8001c90:	4b61      	ldr	r3, [pc, #388]	@ (8001e18 <UART_SetConfig+0x2d4>)
 8001c92:	fba3 2302 	umull	r2, r3, r3, r2
 8001c96:	095b      	lsrs	r3, r3, #5
 8001c98:	011c      	lsls	r4, r3, #4
 8001c9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001ca4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001ca8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8001cac:	4642      	mov	r2, r8
 8001cae:	464b      	mov	r3, r9
 8001cb0:	1891      	adds	r1, r2, r2
 8001cb2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8001cb4:	415b      	adcs	r3, r3
 8001cb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001cb8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001cbc:	4641      	mov	r1, r8
 8001cbe:	eb12 0a01 	adds.w	sl, r2, r1
 8001cc2:	4649      	mov	r1, r9
 8001cc4:	eb43 0b01 	adc.w	fp, r3, r1
 8001cc8:	f04f 0200 	mov.w	r2, #0
 8001ccc:	f04f 0300 	mov.w	r3, #0
 8001cd0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001cd4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001cd8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001cdc:	4692      	mov	sl, r2
 8001cde:	469b      	mov	fp, r3
 8001ce0:	4643      	mov	r3, r8
 8001ce2:	eb1a 0303 	adds.w	r3, sl, r3
 8001ce6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001cea:	464b      	mov	r3, r9
 8001cec:	eb4b 0303 	adc.w	r3, fp, r3
 8001cf0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001cf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001d00:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8001d04:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8001d08:	460b      	mov	r3, r1
 8001d0a:	18db      	adds	r3, r3, r3
 8001d0c:	643b      	str	r3, [r7, #64]	@ 0x40
 8001d0e:	4613      	mov	r3, r2
 8001d10:	eb42 0303 	adc.w	r3, r2, r3
 8001d14:	647b      	str	r3, [r7, #68]	@ 0x44
 8001d16:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001d1a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8001d1e:	f7fe fa5b 	bl	80001d8 <__aeabi_uldivmod>
 8001d22:	4602      	mov	r2, r0
 8001d24:	460b      	mov	r3, r1
 8001d26:	4611      	mov	r1, r2
 8001d28:	4b3b      	ldr	r3, [pc, #236]	@ (8001e18 <UART_SetConfig+0x2d4>)
 8001d2a:	fba3 2301 	umull	r2, r3, r3, r1
 8001d2e:	095b      	lsrs	r3, r3, #5
 8001d30:	2264      	movs	r2, #100	@ 0x64
 8001d32:	fb02 f303 	mul.w	r3, r2, r3
 8001d36:	1acb      	subs	r3, r1, r3
 8001d38:	00db      	lsls	r3, r3, #3
 8001d3a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8001d3e:	4b36      	ldr	r3, [pc, #216]	@ (8001e18 <UART_SetConfig+0x2d4>)
 8001d40:	fba3 2302 	umull	r2, r3, r3, r2
 8001d44:	095b      	lsrs	r3, r3, #5
 8001d46:	005b      	lsls	r3, r3, #1
 8001d48:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8001d4c:	441c      	add	r4, r3
 8001d4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001d52:	2200      	movs	r2, #0
 8001d54:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001d58:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001d5c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8001d60:	4642      	mov	r2, r8
 8001d62:	464b      	mov	r3, r9
 8001d64:	1891      	adds	r1, r2, r2
 8001d66:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001d68:	415b      	adcs	r3, r3
 8001d6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001d6c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001d70:	4641      	mov	r1, r8
 8001d72:	1851      	adds	r1, r2, r1
 8001d74:	6339      	str	r1, [r7, #48]	@ 0x30
 8001d76:	4649      	mov	r1, r9
 8001d78:	414b      	adcs	r3, r1
 8001d7a:	637b      	str	r3, [r7, #52]	@ 0x34
 8001d7c:	f04f 0200 	mov.w	r2, #0
 8001d80:	f04f 0300 	mov.w	r3, #0
 8001d84:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8001d88:	4659      	mov	r1, fp
 8001d8a:	00cb      	lsls	r3, r1, #3
 8001d8c:	4651      	mov	r1, sl
 8001d8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001d92:	4651      	mov	r1, sl
 8001d94:	00ca      	lsls	r2, r1, #3
 8001d96:	4610      	mov	r0, r2
 8001d98:	4619      	mov	r1, r3
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	4642      	mov	r2, r8
 8001d9e:	189b      	adds	r3, r3, r2
 8001da0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001da4:	464b      	mov	r3, r9
 8001da6:	460a      	mov	r2, r1
 8001da8:	eb42 0303 	adc.w	r3, r2, r3
 8001dac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001db0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	2200      	movs	r2, #0
 8001db8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001dbc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001dc0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8001dc4:	460b      	mov	r3, r1
 8001dc6:	18db      	adds	r3, r3, r3
 8001dc8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001dca:	4613      	mov	r3, r2
 8001dcc:	eb42 0303 	adc.w	r3, r2, r3
 8001dd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001dd2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001dd6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8001dda:	f7fe f9fd 	bl	80001d8 <__aeabi_uldivmod>
 8001dde:	4602      	mov	r2, r0
 8001de0:	460b      	mov	r3, r1
 8001de2:	4b0d      	ldr	r3, [pc, #52]	@ (8001e18 <UART_SetConfig+0x2d4>)
 8001de4:	fba3 1302 	umull	r1, r3, r3, r2
 8001de8:	095b      	lsrs	r3, r3, #5
 8001dea:	2164      	movs	r1, #100	@ 0x64
 8001dec:	fb01 f303 	mul.w	r3, r1, r3
 8001df0:	1ad3      	subs	r3, r2, r3
 8001df2:	00db      	lsls	r3, r3, #3
 8001df4:	3332      	adds	r3, #50	@ 0x32
 8001df6:	4a08      	ldr	r2, [pc, #32]	@ (8001e18 <UART_SetConfig+0x2d4>)
 8001df8:	fba2 2303 	umull	r2, r3, r2, r3
 8001dfc:	095b      	lsrs	r3, r3, #5
 8001dfe:	f003 0207 	and.w	r2, r3, #7
 8001e02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4422      	add	r2, r4
 8001e0a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8001e0c:	e106      	b.n	800201c <UART_SetConfig+0x4d8>
 8001e0e:	bf00      	nop
 8001e10:	40011000 	.word	0x40011000
 8001e14:	40011400 	.word	0x40011400
 8001e18:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001e1c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001e20:	2200      	movs	r2, #0
 8001e22:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001e26:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8001e2a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8001e2e:	4642      	mov	r2, r8
 8001e30:	464b      	mov	r3, r9
 8001e32:	1891      	adds	r1, r2, r2
 8001e34:	6239      	str	r1, [r7, #32]
 8001e36:	415b      	adcs	r3, r3
 8001e38:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e3a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001e3e:	4641      	mov	r1, r8
 8001e40:	1854      	adds	r4, r2, r1
 8001e42:	4649      	mov	r1, r9
 8001e44:	eb43 0501 	adc.w	r5, r3, r1
 8001e48:	f04f 0200 	mov.w	r2, #0
 8001e4c:	f04f 0300 	mov.w	r3, #0
 8001e50:	00eb      	lsls	r3, r5, #3
 8001e52:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001e56:	00e2      	lsls	r2, r4, #3
 8001e58:	4614      	mov	r4, r2
 8001e5a:	461d      	mov	r5, r3
 8001e5c:	4643      	mov	r3, r8
 8001e5e:	18e3      	adds	r3, r4, r3
 8001e60:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001e64:	464b      	mov	r3, r9
 8001e66:	eb45 0303 	adc.w	r3, r5, r3
 8001e6a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001e6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	2200      	movs	r2, #0
 8001e76:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001e7a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8001e7e:	f04f 0200 	mov.w	r2, #0
 8001e82:	f04f 0300 	mov.w	r3, #0
 8001e86:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001e8a:	4629      	mov	r1, r5
 8001e8c:	008b      	lsls	r3, r1, #2
 8001e8e:	4621      	mov	r1, r4
 8001e90:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001e94:	4621      	mov	r1, r4
 8001e96:	008a      	lsls	r2, r1, #2
 8001e98:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8001e9c:	f7fe f99c 	bl	80001d8 <__aeabi_uldivmod>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	460b      	mov	r3, r1
 8001ea4:	4b60      	ldr	r3, [pc, #384]	@ (8002028 <UART_SetConfig+0x4e4>)
 8001ea6:	fba3 2302 	umull	r2, r3, r3, r2
 8001eaa:	095b      	lsrs	r3, r3, #5
 8001eac:	011c      	lsls	r4, r3, #4
 8001eae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001eb8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001ebc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8001ec0:	4642      	mov	r2, r8
 8001ec2:	464b      	mov	r3, r9
 8001ec4:	1891      	adds	r1, r2, r2
 8001ec6:	61b9      	str	r1, [r7, #24]
 8001ec8:	415b      	adcs	r3, r3
 8001eca:	61fb      	str	r3, [r7, #28]
 8001ecc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ed0:	4641      	mov	r1, r8
 8001ed2:	1851      	adds	r1, r2, r1
 8001ed4:	6139      	str	r1, [r7, #16]
 8001ed6:	4649      	mov	r1, r9
 8001ed8:	414b      	adcs	r3, r1
 8001eda:	617b      	str	r3, [r7, #20]
 8001edc:	f04f 0200 	mov.w	r2, #0
 8001ee0:	f04f 0300 	mov.w	r3, #0
 8001ee4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001ee8:	4659      	mov	r1, fp
 8001eea:	00cb      	lsls	r3, r1, #3
 8001eec:	4651      	mov	r1, sl
 8001eee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001ef2:	4651      	mov	r1, sl
 8001ef4:	00ca      	lsls	r2, r1, #3
 8001ef6:	4610      	mov	r0, r2
 8001ef8:	4619      	mov	r1, r3
 8001efa:	4603      	mov	r3, r0
 8001efc:	4642      	mov	r2, r8
 8001efe:	189b      	adds	r3, r3, r2
 8001f00:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001f04:	464b      	mov	r3, r9
 8001f06:	460a      	mov	r2, r1
 8001f08:	eb42 0303 	adc.w	r3, r2, r3
 8001f0c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001f10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	2200      	movs	r2, #0
 8001f18:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001f1a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8001f1c:	f04f 0200 	mov.w	r2, #0
 8001f20:	f04f 0300 	mov.w	r3, #0
 8001f24:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8001f28:	4649      	mov	r1, r9
 8001f2a:	008b      	lsls	r3, r1, #2
 8001f2c:	4641      	mov	r1, r8
 8001f2e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001f32:	4641      	mov	r1, r8
 8001f34:	008a      	lsls	r2, r1, #2
 8001f36:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001f3a:	f7fe f94d 	bl	80001d8 <__aeabi_uldivmod>
 8001f3e:	4602      	mov	r2, r0
 8001f40:	460b      	mov	r3, r1
 8001f42:	4611      	mov	r1, r2
 8001f44:	4b38      	ldr	r3, [pc, #224]	@ (8002028 <UART_SetConfig+0x4e4>)
 8001f46:	fba3 2301 	umull	r2, r3, r3, r1
 8001f4a:	095b      	lsrs	r3, r3, #5
 8001f4c:	2264      	movs	r2, #100	@ 0x64
 8001f4e:	fb02 f303 	mul.w	r3, r2, r3
 8001f52:	1acb      	subs	r3, r1, r3
 8001f54:	011b      	lsls	r3, r3, #4
 8001f56:	3332      	adds	r3, #50	@ 0x32
 8001f58:	4a33      	ldr	r2, [pc, #204]	@ (8002028 <UART_SetConfig+0x4e4>)
 8001f5a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f5e:	095b      	lsrs	r3, r3, #5
 8001f60:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001f64:	441c      	add	r4, r3
 8001f66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	673b      	str	r3, [r7, #112]	@ 0x70
 8001f6e:	677a      	str	r2, [r7, #116]	@ 0x74
 8001f70:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8001f74:	4642      	mov	r2, r8
 8001f76:	464b      	mov	r3, r9
 8001f78:	1891      	adds	r1, r2, r2
 8001f7a:	60b9      	str	r1, [r7, #8]
 8001f7c:	415b      	adcs	r3, r3
 8001f7e:	60fb      	str	r3, [r7, #12]
 8001f80:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001f84:	4641      	mov	r1, r8
 8001f86:	1851      	adds	r1, r2, r1
 8001f88:	6039      	str	r1, [r7, #0]
 8001f8a:	4649      	mov	r1, r9
 8001f8c:	414b      	adcs	r3, r1
 8001f8e:	607b      	str	r3, [r7, #4]
 8001f90:	f04f 0200 	mov.w	r2, #0
 8001f94:	f04f 0300 	mov.w	r3, #0
 8001f98:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8001f9c:	4659      	mov	r1, fp
 8001f9e:	00cb      	lsls	r3, r1, #3
 8001fa0:	4651      	mov	r1, sl
 8001fa2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001fa6:	4651      	mov	r1, sl
 8001fa8:	00ca      	lsls	r2, r1, #3
 8001faa:	4610      	mov	r0, r2
 8001fac:	4619      	mov	r1, r3
 8001fae:	4603      	mov	r3, r0
 8001fb0:	4642      	mov	r2, r8
 8001fb2:	189b      	adds	r3, r3, r2
 8001fb4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001fb6:	464b      	mov	r3, r9
 8001fb8:	460a      	mov	r2, r1
 8001fba:	eb42 0303 	adc.w	r3, r2, r3
 8001fbe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001fc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	663b      	str	r3, [r7, #96]	@ 0x60
 8001fca:	667a      	str	r2, [r7, #100]	@ 0x64
 8001fcc:	f04f 0200 	mov.w	r2, #0
 8001fd0:	f04f 0300 	mov.w	r3, #0
 8001fd4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8001fd8:	4649      	mov	r1, r9
 8001fda:	008b      	lsls	r3, r1, #2
 8001fdc:	4641      	mov	r1, r8
 8001fde:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001fe2:	4641      	mov	r1, r8
 8001fe4:	008a      	lsls	r2, r1, #2
 8001fe6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8001fea:	f7fe f8f5 	bl	80001d8 <__aeabi_uldivmod>
 8001fee:	4602      	mov	r2, r0
 8001ff0:	460b      	mov	r3, r1
 8001ff2:	4b0d      	ldr	r3, [pc, #52]	@ (8002028 <UART_SetConfig+0x4e4>)
 8001ff4:	fba3 1302 	umull	r1, r3, r3, r2
 8001ff8:	095b      	lsrs	r3, r3, #5
 8001ffa:	2164      	movs	r1, #100	@ 0x64
 8001ffc:	fb01 f303 	mul.w	r3, r1, r3
 8002000:	1ad3      	subs	r3, r2, r3
 8002002:	011b      	lsls	r3, r3, #4
 8002004:	3332      	adds	r3, #50	@ 0x32
 8002006:	4a08      	ldr	r2, [pc, #32]	@ (8002028 <UART_SetConfig+0x4e4>)
 8002008:	fba2 2303 	umull	r2, r3, r2, r3
 800200c:	095b      	lsrs	r3, r3, #5
 800200e:	f003 020f 	and.w	r2, r3, #15
 8002012:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4422      	add	r2, r4
 800201a:	609a      	str	r2, [r3, #8]
}
 800201c:	bf00      	nop
 800201e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002022:	46bd      	mov	sp, r7
 8002024:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002028:	51eb851f 	.word	0x51eb851f

0800202c <__libc_init_array>:
 800202c:	b570      	push	{r4, r5, r6, lr}
 800202e:	4d0d      	ldr	r5, [pc, #52]	@ (8002064 <__libc_init_array+0x38>)
 8002030:	4c0d      	ldr	r4, [pc, #52]	@ (8002068 <__libc_init_array+0x3c>)
 8002032:	1b64      	subs	r4, r4, r5
 8002034:	10a4      	asrs	r4, r4, #2
 8002036:	2600      	movs	r6, #0
 8002038:	42a6      	cmp	r6, r4
 800203a:	d109      	bne.n	8002050 <__libc_init_array+0x24>
 800203c:	4d0b      	ldr	r5, [pc, #44]	@ (800206c <__libc_init_array+0x40>)
 800203e:	4c0c      	ldr	r4, [pc, #48]	@ (8002070 <__libc_init_array+0x44>)
 8002040:	f000 f818 	bl	8002074 <_init>
 8002044:	1b64      	subs	r4, r4, r5
 8002046:	10a4      	asrs	r4, r4, #2
 8002048:	2600      	movs	r6, #0
 800204a:	42a6      	cmp	r6, r4
 800204c:	d105      	bne.n	800205a <__libc_init_array+0x2e>
 800204e:	bd70      	pop	{r4, r5, r6, pc}
 8002050:	f855 3b04 	ldr.w	r3, [r5], #4
 8002054:	4798      	blx	r3
 8002056:	3601      	adds	r6, #1
 8002058:	e7ee      	b.n	8002038 <__libc_init_array+0xc>
 800205a:	f855 3b04 	ldr.w	r3, [r5], #4
 800205e:	4798      	blx	r3
 8002060:	3601      	adds	r6, #1
 8002062:	e7f2      	b.n	800204a <__libc_init_array+0x1e>
 8002064:	080020ec 	.word	0x080020ec
 8002068:	080020ec 	.word	0x080020ec
 800206c:	080020ec 	.word	0x080020ec
 8002070:	080020f0 	.word	0x080020f0

08002074 <_init>:
 8002074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002076:	bf00      	nop
 8002078:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800207a:	bc08      	pop	{r3}
 800207c:	469e      	mov	lr, r3
 800207e:	4770      	bx	lr

08002080 <_fini>:
 8002080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002082:	bf00      	nop
 8002084:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002086:	bc08      	pop	{r3}
 8002088:	469e      	mov	lr, r3
 800208a:	4770      	bx	lr
