Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto cbc980e10ec3491996958d6251c4cd58 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_vedic_32x32_behav xil_defaultlib.test_vedic_32x32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.vedic_2x2
Compiling module xil_defaultlib.vedic_4x4
Compiling module xil_defaultlib.vedic_8x8
Compiling module xil_defaultlib.vedic_16x16
Compiling module xil_defaultlib.vedic_32x32
Compiling module xil_defaultlib.test_vedic_32x32
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_vedic_32x32_behav
