<stg><name>scaled_fixed2ieee<63, 1></name>


<trans_list>

<trans id="66" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="62" op_0_bw="64">
<![CDATA[
entry:2 %in_shift_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_shift_1_loc"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %shift_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="shift_1_loc"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="62" op_0_bw="64">
<![CDATA[
entry:4 %in_shift_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_shift_loc"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %shift_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="shift_loc"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %c_3_02_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="c_3_02_loc"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %c_0_03_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="c_0_03_loc"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %c_1_04_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="c_1_04_loc"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %c_2_05_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="c_2_05_loc"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %out_bits_0_21_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_bits_0_21_loc"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %out_bits_1_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_bits_1_2_loc"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %out_bits_2_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_bits_2_2_loc"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %out_bits_0_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_bits_0_1_loc"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
entry:14 %out_bits_1_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_bits_1_1_loc"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
entry:15 %out_bits_2_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_bits_2_1_loc"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:16 %call_ln0 = call void @scaled_fixed2ieee<63, 1>_Pipeline_1, i32 %out_bits_2_1_loc, i32 %out_bits_1_1_loc, i32 %out_bits_0_1_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:16 %call_ln0 = call void @scaled_fixed2ieee<63, 1>_Pipeline_1, i32 %out_bits_2_1_loc, i32 %out_bits_1_1_loc, i32 %out_bits_0_1_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:1 %in_val_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %in_val

]]></Node>
<StgValue><ssdm name="in_val_read"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:17 %out_bits_2_1_loc_load = load i32 %out_bits_2_1_loc

]]></Node>
<StgValue><ssdm name="out_bits_2_1_loc_load"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:18 %out_bits_1_1_loc_load = load i32 %out_bits_1_1_loc

]]></Node>
<StgValue><ssdm name="out_bits_1_1_loc_load"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:19 %out_bits_0_1_loc_load = load i32 %out_bits_0_1_loc

]]></Node>
<StgValue><ssdm name="out_bits_0_1_loc_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="63" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
entry:20 %call_ln0 = call void @scaled_fixed2ieee<63, 1>_Pipeline_2, i32 %out_bits_2_1_loc_load, i32 %out_bits_1_1_loc_load, i32 %out_bits_0_1_loc_load, i63 %in_val_read, i32 %out_bits_2_2_loc, i32 %out_bits_1_2_loc, i32 %out_bits_0_21_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="15" op_0_bw="63">
<![CDATA[
entry:24 %trunc_ln408 = trunc i63 %in_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln408"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="32" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="63" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
entry:20 %call_ln0 = call void @scaled_fixed2ieee<63, 1>_Pipeline_2, i32 %out_bits_2_1_loc_load, i32 %out_bits_1_1_loc_load, i32 %out_bits_0_1_loc_load, i63 %in_val_read, i32 %out_bits_2_2_loc, i32 %out_bits_1_2_loc, i32 %out_bits_0_21_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:21 %out_bits_2_2_loc_load = load i32 %out_bits_2_2_loc

]]></Node>
<StgValue><ssdm name="out_bits_2_2_loc_load"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:22 %out_bits_1_2_loc_load = load i32 %out_bits_1_2_loc

]]></Node>
<StgValue><ssdm name="out_bits_1_2_loc_load"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:23 %out_bits_0_21_loc_load = load i32 %out_bits_0_21_loc

]]></Node>
<StgValue><ssdm name="out_bits_0_21_loc_load"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="15" op_2_bw="17">
<![CDATA[
entry:25 %out_bits_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %trunc_ln408, i17 65536

]]></Node>
<StgValue><ssdm name="out_bits_3"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:26 %call_ln410 = call void @scaled_fixed2ieee<63, 1>_Pipeline_3, i32 %out_bits_0_21_loc_load, i32 %out_bits_1_2_loc_load, i32 %out_bits_2_2_loc_load, i32 %out_bits_3, i32 %c_2_05_loc, i32 %c_1_04_loc, i32 %c_0_03_loc, i32 %c_3_02_loc

]]></Node>
<StgValue><ssdm name="call_ln410"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="38" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:26 %call_ln410 = call void @scaled_fixed2ieee<63, 1>_Pipeline_3, i32 %out_bits_0_21_loc_load, i32 %out_bits_1_2_loc_load, i32 %out_bits_2_2_loc_load, i32 %out_bits_3, i32 %c_2_05_loc, i32 %c_1_04_loc, i32 %c_0_03_loc, i32 %c_3_02_loc

]]></Node>
<StgValue><ssdm name="call_ln410"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="39" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:27 %c_2_05_loc_load = load i32 %c_2_05_loc

]]></Node>
<StgValue><ssdm name="c_2_05_loc_load"/></StgValue>
</operation>

<operation id="40" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:28 %c_1_04_loc_load = load i32 %c_1_04_loc

]]></Node>
<StgValue><ssdm name="c_1_04_loc_load"/></StgValue>
</operation>

<operation id="41" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:29 %c_0_03_loc_load = load i32 %c_0_03_loc

]]></Node>
<StgValue><ssdm name="c_0_03_loc_load"/></StgValue>
</operation>

<operation id="42" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:30 %c_3_02_loc_load = load i32 %c_3_02_loc

]]></Node>
<StgValue><ssdm name="c_3_02_loc_load"/></StgValue>
</operation>

<operation id="43" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="63" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="62" op_8_bw="32" op_9_bw="62">
<![CDATA[
entry:31 %targetBlock = call i1 @scaled_fixed2ieee<63, 1>_Pipeline_4, i63 %in_val_read, i32 %c_0_03_loc_load, i32 %c_1_04_loc_load, i32 %c_2_05_loc_load, i32 %c_3_02_loc_load, i32 %shift_loc, i62 %in_shift_loc, i32 %shift_1_loc, i62 %in_shift_1_loc

]]></Node>
<StgValue><ssdm name="targetBlock"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:41 %icmp_ln433 = icmp_eq  i63 %in_val_read, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln433"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="45" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="63" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="62" op_8_bw="32" op_9_bw="62">
<![CDATA[
entry:31 %targetBlock = call i1 @scaled_fixed2ieee<63, 1>_Pipeline_4, i63 %in_val_read, i32 %c_0_03_loc_load, i32 %c_1_04_loc_load, i32 %c_2_05_loc_load, i32 %c_3_02_loc_load, i32 %shift_loc, i62 %in_shift_loc, i32 %shift_1_loc, i62 %in_shift_1_loc

]]></Node>
<StgValue><ssdm name="targetBlock"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="46" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:0 %prescale_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %prescale

]]></Node>
<StgValue><ssdm name="prescale_read"/></StgValue>
</operation>

<operation id="47" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:32 %shift_loc_load = load i32 %shift_loc

]]></Node>
<StgValue><ssdm name="shift_loc_load"/></StgValue>
</operation>

<operation id="48" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="62" op_0_bw="62" op_1_bw="0">
<![CDATA[
entry:33 %in_shift_loc_load = load i62 %in_shift_loc

]]></Node>
<StgValue><ssdm name="in_shift_loc_load"/></StgValue>
</operation>

<operation id="49" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:34 %shift_1_loc_load = load i32 %shift_1_loc

]]></Node>
<StgValue><ssdm name="shift_1_loc_load"/></StgValue>
</operation>

<operation id="50" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="62" op_0_bw="62" op_1_bw="0">
<![CDATA[
entry:35 %in_shift_1_loc_load = load i62 %in_shift_1_loc

]]></Node>
<StgValue><ssdm name="in_shift_1_loc_load"/></StgValue>
</operation>

<operation id="51" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:36 %select_ln421 = select i1 %targetBlock, i32 %shift_loc_load, i32 %shift_1_loc_load

]]></Node>
<StgValue><ssdm name="select_ln421"/></StgValue>
</operation>

<operation id="52" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:37 %sub_ln432 = sub i12 1023, i12 %prescale_read

]]></Node>
<StgValue><ssdm name="sub_ln432"/></StgValue>
</operation>

<operation id="53" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="12">
<![CDATA[
entry:38 %sext_ln432 = sext i12 %sub_ln432

]]></Node>
<StgValue><ssdm name="sext_ln432"/></StgValue>
</operation>

<operation id="54" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:39 %newexp = sub i32 %sext_ln432, i32 %select_ln421

]]></Node>
<StgValue><ssdm name="newexp"/></StgValue>
</operation>

<operation id="55" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:40 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %newexp, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="56" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:42 %or_ln433 = or i1 %tmp, i1 %icmp_ln433

]]></Node>
<StgValue><ssdm name="or_ln433"/></StgValue>
</operation>

<operation id="57" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="52" op_0_bw="52" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:43 %tmp_14 = partselect i52 @_ssdm_op_PartSelect.i52.i62.i32.i32, i62 %in_shift_loc_load, i32 10, i32 61

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="52" op_0_bw="52" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:44 %tmp_15 = partselect i52 @_ssdm_op_PartSelect.i52.i62.i32.i32, i62 %in_shift_1_loc_load, i32 10, i32 61

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="59" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
entry:45 %select_ln421_1 = select i1 %targetBlock, i52 %tmp_14, i52 %tmp_15

]]></Node>
<StgValue><ssdm name="select_ln421_1"/></StgValue>
</operation>

<operation id="60" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="32">
<![CDATA[
entry:46 %empty = trunc i32 %newexp

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="61" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
entry:47 %significand = select i1 %or_ln433, i52 0, i52 %select_ln421_1

]]></Node>
<StgValue><ssdm name="significand"/></StgValue>
</operation>

<operation id="62" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry:48 %out_exp = select i1 %or_ln433, i11 0, i11 %empty

]]></Node>
<StgValue><ssdm name="out_exp"/></StgValue>
</operation>

<operation id="63" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="11" op_3_bw="52">
<![CDATA[
entry:49 %t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 0, i11 %out_exp, i52 %significand

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64">
<![CDATA[
entry:50 %bitcast_ln497 = bitcast i64 %t

]]></Node>
<StgValue><ssdm name="bitcast_ln497"/></StgValue>
</operation>

<operation id="65" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="64">
<![CDATA[
entry:51 %ret_ln447 = ret i64 %bitcast_ln497

]]></Node>
<StgValue><ssdm name="ret_ln447"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
