Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Feb 19 22:29:03 2023
| Host         : kuhiu-Aspire-A515-51G running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   613 |
|    Minimum number of control sets                        |   613 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1678 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   613 |
| >= 0 to < 4        |    54 |
| >= 4 to < 6        |    72 |
| >= 6 to < 8        |    29 |
| >= 8 to < 10       |    69 |
| >= 10 to < 12      |    56 |
| >= 12 to < 14      |    24 |
| >= 14 to < 16      |    21 |
| >= 16              |   288 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1028 |          364 |
| No           | No                    | Yes                    |              29 |            7 |
| No           | Yes                   | No                     |            1343 |          480 |
| Yes          | No                    | No                     |            7173 |         1939 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            3510 |         1066 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                          |                                                                                                Enable Signal                                                                                               |                                                                                             Set/Reset Signal                                                                                            | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                   |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                                                           |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_rst18_out                                                                           |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_rst19_out                                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                          |                1 |              1 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Use_Async_Reset.sync_reset_reg                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                 |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/exception_kind[0]                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                  | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[4]                                                                |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                          |                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                          |                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/capture_1                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__134_n_0                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__135_n_0                              |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Use_Async_Reset.sync_reset_reg                              |                1 |              1 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                                                                                |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Use_Async_Reset.sync_reset_reg_0                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/Using_FPGA.Native_0                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                              |                1 |              1 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                              |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/v_frmbuf_wr_mul_mul_16ns_14ns_30_1_1_U36/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mul_mul_16ns_14ns_30_1_1_DSP48_1_U/icmp_ln627_7_reg_47610              | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/v_frmbuf_wr_mul_mul_16ns_14ns_30_1_1_U36/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mul_mul_16ns_14ns_30_1_1_DSP48_1_U/ap_CS_fsm_reg[25]_0              |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                                                   |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                            |                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                        | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                   |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/push_1                                                                                                                      |                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/v_frmbuf_wr_mul_mul_16ns_14ns_30_1_1_U35/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mul_mul_16ns_14ns_30_1_1_DSP48_1_U/icmp_ln747_7_reg_45860              | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/v_frmbuf_wr_mul_mul_16ns_14ns_30_1_1_U35/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mul_mul_16ns_14ns_30_1_1_DSP48_1_U/ap_CS_fsm_reg[14]_0              |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               |                                                                                                                                                                                                            |                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift         |                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0 |                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                 |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                         | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_1_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/internal_empty_n_reg                                  | design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                       |                2 |              4 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                    | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                  | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/pout[3]_i_1_n_1                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_1                                                                                               | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Reset                                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                  | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                  | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                          | design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                            |                1 |              4 |
|  pclk_IBUF_BUFG                                                |                                                                                                                                                                                                            | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                            | design_1_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                            | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                      |                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                          | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                            | design_1_i/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                          | design_1_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                            | design_1_i/axi_timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                     |                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]_0[0]                                                                  | design_1_i/mailbox_0/U0/SYS_Rst_I                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/trunc_ln135_loc_c_U/U_design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A_ram/y66_0_i_i_reg_5240                                                                                           | design_1_i/v_frmbuf_wr_0/inst/mul_ln135_loc_c_U/U_design_1_v_frmbuf_wr_0_0_fifo_w16_d2_A_ram/SRL_SIG_reg[1][2]_2                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1[0]                                                                                               | design_1_i/axi_gpio_4/U0/bus2ip_reset                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                          | design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                            |                1 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_1                                                                                               | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Reset                                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                            | design_1_i/mailbox_0/U0/SYS_Rst_I                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]_0[0]                                                                  | design_1_i/mailbox_0/U0/SYS_Rst_I                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/E[0]                                                                                                                     | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                   |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1[31]_i_1_n_0                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/trunc_ln135_loc_c_U/U_design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A_ram/ap_NS_fsm1200_out                                                                                            | design_1_i/v_frmbuf_wr_0/inst/trunc_ln135_loc_c_U/U_design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A_ram/SRL_SIG_reg[1][2]_1                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                         |                1 |              4 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                            | design_1_i/mailbox_0/U0/SYS_Rst_I                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R_0                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                  | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/clear                                                                                                                  |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1_n_0                                                                                                  | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/rst                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0                                                                                                         | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                   |                5 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                        | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                   |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                      |                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                              |                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[4]_i_1__0_n_0                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                        | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                   |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                   | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/luma_1_V_fu_166_reg0                                                                                                                                         | design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/luma_1_V_fu_166[4]_i_1_n_1                                                                                                                                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                 | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_1[0]                                                                                             |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/ar_hs                                                                                                                                                 |                                                                                                                                                                                                         |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                   |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1__0_n_0                                                                                               | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/rst                                                                                                                    |                1 |              5 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                         |                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_2[0]                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                   |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                   |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mailbox_0/U0/fsl_0_to_1/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I_reg_0                                                                               | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Reset                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mailbox_0/U0/fsl_1_to_0/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I_reg_0                                                                               | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Reset                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/luma_1_V_fu_166_reg0                                                                                                                                         |                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/E[0]                                                                                                         |                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                        |                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                             |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                   |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                   |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/Block_proc4_U0/E[0]                                                                                                                                                          |                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/Block_proc4_U0/internal_full_n_reg_1[0]                                                                                                                                      |                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/HwReg_width_cast6_lo_U/U_design_1_v_frmbuf_wr_0_0_fifo_w11_d2_A_ram/shiftReg_ce                                                                                              |                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                             |                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                            |                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                  | design_1_i/axi_gpio_4/U0/bus2ip_reset                                                                                                                                                                   |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                 | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                          | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/usedw[5]_i_1_n_1                                                                                                           | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                   |                3 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                             |                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                    |                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/E[0]                                                                                                                                                  | design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                       |                1 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                 |                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/waddr                                                                                                                                                 |                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                            | design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/waddr                                                                                                                                               |                                                                                                                                                                                                         |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                            | design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                            | design_1_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[6]_i_1_n_1                                                                                              | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                   |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp_to_user/pout[6]_i_1__1_n_1                                                                                                  | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                   |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/pout[6]_i_1__0_n_1                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                   |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                                                          |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | design_1_i/axi_gpio_0/U0/I_SLAVE_ATTACHMENT/rst                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/shiftReg_ce_0                                                                                                                                 |                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp0_iter1_pix_val_V_0_53_i_i_reg_6220                                                                                                     |                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/shiftReg_ce_0                                                                                                                                 | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/red_reg_2250_reg[0]_0                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/shiftReg_ce                                                                                                                                   |                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | design_1_i/axi_gpio_4/U0/bus2ip_reset                                                                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/shiftReg_ce                                                                                                                                   | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/red_reg_2250_reg[0]_1                                                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/shiftReg_ce                                                                                                                                            | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/icmp_ln434_reg_3911_pp0_iter13_reg_reg[0]_1                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/shiftReg_ce                                                                                                                                            |                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/shiftReg_ce_0                                                                                                                                          | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/icmp_ln434_reg_3911_pp0_iter13_reg_reg[0]_10                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp0_iter0_pix_val_V_0_46_i_i_reg_547                                                                                                      |                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_0_V_U/design_1_v_demosaic_0_0_DebayerG_linebuf_yuv_val_0_V_ram_U/E[0]                                                                  |                                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                         | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]                                                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                          | design_1_i/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1_n_1                                                                                                            | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                          | design_1_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/mutex_0/U0/SingleAccess/No_HW_Protection.Normal_Mutex_Inst/Mutex_Store/SR[0]                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                          | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/shiftReg_ce_0                                                                                                                                          |                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                            | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                         | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp0_iter0_pix_val_V_0_47_i_i_reg_557                                                                                                      |                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/s_axis_video_V_data_V_0_load_B                                                                                                                        |                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/s_axis_video_V_data_V_0_load_A                                                                                                                        |                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp0_iter1_pix_val_V_0_52_i_i_reg_612[7]_i_1_n_1                                                                                           |                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp0_iter0_pix_val_V_0_51_i_i_reg_6010                                                                                                     |                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/ap_NS_fsm1                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp0_iter0_pix_val_V_0_48_i_i_reg_568                                                                                                      |                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp0_iter0_pix_val_V_0_50_i_i_reg_590                                                                                                      |                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp0_iter0_pix_val_V_0_49_i_i_reg_579                                                                                                      |                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                          | design_1_i/axi_timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/p_137_in                                                                                                                                             |                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/pix_val_V_0_38_i_i_reg_7510                                                                                                                          |                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/pix_val_V_2_6_i_i_reg_9960                                                                                                                           |                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/pix_val_V_0_46_i_i_reg_5470                                                                                                                          |                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/pix_val_V_0_48_i_i_reg_5680                                                                                                                          |                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/reg_17990                                                                                                                                            |                                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/reg_17310                                                                                                                                            |                                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/shiftReg_ce_1                                                                                                                                          | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/icmp_ln434_reg_3911_pp0_iter13_reg_reg[0]_0                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/pix_val_V_0_47_i_i_reg_5570                                                                                                                          |                                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/pix_val_V_0_49_i_i_reg_5790                                                                                                                          |                                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0  |                                                                                                                                                                                                         |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/reg_18090                                                                                                                                            |                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/tmp_val_0_V_21_fu_3840                                                                                                                               |                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/shiftReg_ce_1                                                                                                                                          |                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                           |                                                                                                                                                                                                         |                1 |              8 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_3_V_U/design_1_v_demosaic_0_0_DebayerG_linebuf_yuv_val_0_V_ram_U/WEA[0]                                                                |                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/full_n_reg[0]                                                                                                                                        | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                   |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/empty_278_reg_4988_pp3_iter1_reg_reg[0]_0[0]                                                                                                         | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                   |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/SR[0]                                                                                 |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/s_axis_video_V_data_V_0_sel2                                                                                                                          |                                                                                                                                                                                                         |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/p_27_in                                                                                                      | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_2[0]                                                                                             |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                          | design_1_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                              |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                        | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                   |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mutex_0/U0/Using_AXI_0.AXI_If_0/CE                                                                                                                                                              | design_1_i/mutex_0/U0/Using_AXI_0.AXI_If_0/R                                                                                                                                                            |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mutex_0/U0/Using_AXI_1.AXI_If_1/CE                                                                                                                                                              | design_1_i/mutex_0/U0/Using_AXI_1.AXI_If_1/R                                                                                                                                                            |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mutex_0/U0/SingleAccess/Write_Strobe                                                                                                                                                            | design_1_i/mutex_0/U0/SingleAccess/No_HW_Protection.Normal_Mutex_Inst/Mutex_Store/SR[0]                                                                                                                 |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                          | design_1_i/axi_timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                              |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mutex_0/U0/SingleAccess/Second_Cycle                                                                                                                                                            | design_1_i/mutex_0/U0/SingleAccess/No_HW_Protection.Normal_Mutex_Inst/Mutex_Store/SR[0]                                                                                                                 |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                          | design_1_i/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                              |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                          | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                              |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/axi_data_V_1_i_i_i_i_reg_209[7]_i_1_n_1                                                                                                               |                                                                                                                                                                                                         |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/axi_last_V_2_i_i_i_i_reg_2431_out                                                                                                                     |                                                                                                                                                                                                         |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/ap_NS_fsm[4]                                                                                                                                          |                                                                                                                                                                                                         |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/grp_reg_unsigned_short_s_fu_325/ap_NS_fsm1                                                                                                            |                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/Q[1]                                                                                                                                                  |                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/eol_2_i_i_i_i_reg_293                                                                                                                                 |                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_406/ap_NS_fsm1                                                                                                           |                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/ap_CS_fsm_state10                                                                                                                                     | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/i_0_i_i_i_i_reg_187_0                                                                                                                              |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/ap_CS_fsm_state4                                                                                                                                      |                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/Q[1]                                                                                                                                                 |                                                                                                                                                                                                         |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/Q[5]                                                                                                                                                 | design_1_i/v_frmbuf_wr_0/inst/trunc_ln135_loc_c_U/U_design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A_ram/ap_CS_fsm_reg[60][0]                                                                                      |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/Q[3]                                                                                                                                                 | design_1_i/v_frmbuf_wr_0/inst/trunc_ln135_loc_c_U/U_design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A_ram/ap_CS_fsm_reg[49][0]                                                                                      |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/Q[6]                                                                                                                                                 | design_1_i/v_frmbuf_wr_0/inst/trunc_ln135_loc_c_U/U_design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A_ram/ap_CS_fsm_reg[65][0]                                                                                      |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/Q[4]                                                                                                                                                 | design_1_i/v_frmbuf_wr_0/inst/trunc_ln135_loc_c_U/U_design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A_ram/ap_CS_fsm_reg[55][0]                                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/Q[1]                                                                                                                                                 | design_1_i/v_frmbuf_wr_0/inst/trunc_ln135_loc_c_U/U_design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A_ram/ap_CS_fsm_reg[10][0]                                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/Q[2]                                                                                                                                                 | design_1_i/v_frmbuf_wr_0/inst/trunc_ln135_loc_c_U/U_design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A_ram/ap_CS_fsm_reg[43][0]                                                                                      |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_CS_fsm_state53                                                                                                                                    |                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_CS_fsm_state40                                                                                                                                    | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/y42_0_i_i_reg_643                                                                                                                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/y_6_reg_45680                                                                                                                                        |                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/y_5_reg_45770                                                                                                                                        |                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/start2                                                                                                                    | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i[11]_i_1_n_0                                                              |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/start2                                                                                                                    | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i[11]_i_1__0_n_0                                                           |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/p_165_in                                                                                                                                             |                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_CS_fsm_state61                                                                                                                                    |                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/Q[2]                                                                                                                                                 |                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_state10                                                                                                                                    | design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/i_0_i_i_reg_277                                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                    |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_CS_fsm_state69                                                                                                                                    |                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/ap_CS_fsm_state7                                                                                                                                             | design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/y_0_i_i_reg_233                                                                                                                                           |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/Q[1]                                                                                                                                                         |                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_CS_fsm_state75                                                                                                                                    |                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/i_V_reg_3110                                                                                                                                          |                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_CS_fsm_state27                                                                                                                                    | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/y55_0_i_i_reg_632                                                                                                                                 |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state6                                                                                                                                      | design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/t_V_reg_177_0                                                                                                                                      |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_CS_fsm_state9                                                                                                                              | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/y_0_i_i_reg_457                                                                                                                            |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_CS_fsm_state2                                                                                                                              |                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                        |                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/Q[1]                                                                                                                                            |                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_CS_fsm_state8                                                                                                                                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/y_0_i_i_reg_359                                                                                                                              |                3 |             10 |
|  pclk_IBUF_BUFG                                                |                                                                                                                                                                                                            | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                6 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_CS_fsm_state41                                                                                                                                    |                                                                                                                                                                                                         |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_412/ap_NS_fsm1                                                                                                           |                                                                                                                                                                                                         |                7 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/icmp_ln386_reg_38870                                                                                                                                   |                                                                                                                                                                                                         |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/Q[1]                                                                                                                                                     |                                                                                                                                                                                                         |                7 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_i_reg_322[10]_i_2_n_1                                                                                                                          | design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/j_0_i_i_reg_322                                                                                                                                   |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/ar_hs                                                                                                                                                 | design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/rdata[15]_i_1_n_1                                                                                                                                  |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_CS_fsm_state2                                                                                                                                       |                                                                                                                                                                                                         |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_CS_fsm_state18                                                                                                                                      | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/y_0_i_i_i_reg_520                                                                                                                                   |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/icmp_ln706_reg_23130                                                                                                                          |                                                                                                                                                                                                         |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/icmp_ln949_reg_21020                                                                                                                            |                                                                                                                                                                                                         |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/j_0_i_i_i_i_reg_2320                                                                                                                                  | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/j_0_i_i_i_i_reg_232                                                                                                                                |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/grp_reg_unsigned_short_s_fu_331/ap_NS_fsm1                                                                                                            |                                                                                                                                                                                                         |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/rst                                                                                                                    |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/rst                                                                                                                    |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                            |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                            |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                            |                7 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                            |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                              |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                               |                                                                                                                                                                                                         |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                   |                                                                                                                                                                                                         |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                               |                                                                                                                                                                                                         |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                             |                                                                                                                                                                                                         |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/x_7_reg_46320                                                                                                                                        |                                                                                                                                                                                                         |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/x_5_reg_4822[11]_i_1_n_1                                                                                                                             |                                                                                                                                                                                                         |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/p_108_in                                                                                                                                             | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/x43_0_i_i_reg_921                                                                                                                                 |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/p_129_in                                                                                                                                             | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/x56_0_i_i_reg_654                                                                                                                                 |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/x_0_i_i_reg_2440                                                                                                                                             | design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/ap_enable_reg_pp0_iter00                                                                                                                                  |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                      |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                      |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mutex_0/U0/Using_AXI_0.AXI_If_0/Mutex_Access_I0                                                                                                                                                 | design_1_i/mutex_0/U0/SingleAccess/No_HW_Protection.Normal_Mutex_Inst/Mutex_Store/SR[0]                                                                                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mutex_0/U0/Using_AXI_1.AXI_If_1/E[0]                                                                                                                                                            | design_1_i/mutex_0/U0/SingleAccess/No_HW_Protection.Normal_Mutex_Inst/Mutex_Store/SR[0]                                                                                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mutex_0/U0/Using_AXI_1.AXI_If_1/Mutex_Access_I0                                                                                                                                                 | design_1_i/mutex_0/U0/Using_AXI_1.AXI_If_1/Mutex_Wr_Data_I[23]_i_1__0_n_0                                                                                                                               |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                       |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                       |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                           |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                         |                                                                                                                                                                                                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                              |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                              |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                              |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_3_V_U/design_1_v_demosaic_0_0_DebayerG_linebuf_yuv_val_0_V_ram_U/internal_full_n_reg                                                   | design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                       |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                              |                7 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/x1_0_i_i_i_reg_3240                                                                                                                                      | design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/x1_0_i_i_i_reg_324                                                                                                                                    |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/x_reg_5172[0]_i_1_n_1                                                                                                                                |                                                                                                                                                                                                         |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/x_6_reg_44690                                                                                                                                        |                                                                                                                                                                                                         |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/x_4_reg_50060                                                                                                                                        |                                                                                                                                                                                                         |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/x_3_reg_5073[13]_i_1_n_1                                                                                                                             |                                                                                                                                                                                                         |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/x_2_reg_51240                                                                                                                                        |                                                                                                                                                                                                         |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/x_0_i_i_reg_1651[13]_i_2_n_1                                                                                                                         | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/x_0_i_i_reg_1651                                                                                                                                  |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/x7_0_i_i_reg_1602[13]_i_2_n_1                                                                                                                        | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/x7_0_i_i_reg_1602                                                                                                                                 |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/x_0_i_i_i_reg_3130                                                                                                                                       | design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/x_0_i_i_i_reg_313                                                                                                                                     |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/x67_0_i_i_reg_5350                                                                                                                                   | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/x67_0_i_i_reg_535[13]_i_1_n_1                                                                                                                     |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/x_1_reg_5150[0]_i_1_n_1                                                                                                                              |                                                                                                                                                                                                         |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/x16_0_i_i_reg_14970                                                                                                                                  | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/x16_0_i_i_reg_1497[13]_i_1_n_1                                                                                                                    |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/x26_0_i_i_reg_13920                                                                                                                                  | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/x26_0_i_i_reg_1392                                                                                                                                |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/x33_0_i_i_reg_11990                                                                                                                                  | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/x33_0_i_i_reg_1199[13]_i_1_n_1                                                                                                                    |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                          |                                                                                                                                                                                                         |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                                                                         |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/add_ln499_reg_42660                                                                                                                                    |                                                                                                                                                                                                         |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                        | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg_0[0]                                                                                                   |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awcache_d                                                                          |                                                                                                                                                                                                         |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arcache_d                                                                          |                                                                                                                                                                                                         |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/pix_val_V_0_18_i_i_reg_12640                                                                                                                         |                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/pix_val_V_0_16_i_i_reg_12210                                                                                                                         |                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/pix_val_V_0_11_i_i_reg_14350                                                                                                                         |                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/pix_val_V_0_17_i_i_reg_12420                                                                                                                         |                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/pix_val_V_0_41_i_i_reg_8500                                                                                                                          |                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/pix_val_V_0_19_i_i_reg_12860                                                                                                                         |                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/int_HwReg_width[15]_i_1_n_1                                                                                                                           | design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/int_HwReg_height[15]_i_1_n_1                                                                                                                          | design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/int_HwReg_bayer_phase[15]_i_1_n_1                                                                                                                     | design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/pix_val_V_0_5_i_i_reg_15400                                                                                                                          |                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/tmp_val_0_V_fu_4360                                                                                                                                  |                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/tmp_val_0_V_5_fu_4200                                                                                                                                |                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/tmp_val_0_V_2_fu_4280                                                                                                                                |                                                                                                                                                                                                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp4_iter0_pix_val_V_0_11_i_i_reg_14350                                                                                                    |                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                             |                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                 |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp3_iter0_pix_val_V_0_16_i_i_reg_1221                                                                                                     |                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp3_iter0_pix_val_V_0_18_i_i_reg_1264                                                                                                     |                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp3_iter0_pix_val_V_0_20_i_i_reg_1308                                                                                                     |                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp3_iter0_pix_val_V_0_17_i_i_reg_1242                                                                                                     |                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp3_iter0_pix_val_V_0_19_i_i_reg_1286                                                                                                     |                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp3_iter1_pix_val_V_1_22_i_i_reg_1341                                                                                                     |                                                                                                                                                                                                         |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/ar_hs                                                                                                                                               |                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp4_iter1_pix_val_V_0_13_i_i_reg_14760                                                                                                    |                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp4_iter1_pix_val_V_1_12_i_i_reg_1446                                                                                                     |                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp5_iter0_pix_val_V_0_4_i_i_reg_1519                                                                                                      |                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp5_iter1_pix_val_V_0_7_i_i_reg_15810                                                                                                     |                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp5_iter1_pix_val_V_1_6_i_i_reg_1551                                                                                                      |                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/shiftReg_ce                                                                                                                                           |                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/p_99_in                                                                                                                                              |                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/p_221_in                                                                                                                                             |                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_3_V_U/design_1_v_demosaic_0_0_DebayerG_linebuf_yuv_val_0_V_ram_U/bayerWindow_val_0_V_4_fu_3280                                         |                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/trunc_ln135_loc_c_U/U_design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                  |                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/trunc_ln135_loc_c12_U/U_design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                |                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/mul_ln135_loc_c_U/U_design_1_v_frmbuf_wr_0_0_fifo_w16_d2_A_ram/E[0]                                                                                                          |                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/img_V_val_2_V_U/U_design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                      |                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_phi_reg_pp0_iter4_en_rgd_V_0_0_i_i_reg_7450                                                                                                |                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_phi_reg_pp0_iter5_b_0_0_i_i_reg_7820                                                                                                       |                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/img_V_val_1_V_U/U_design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                      |                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/DebayerRandBatG_U0_HwReg_bayer_phase_c1_i_read                                                                                                  |                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/img_V_val_0_V_U/U_design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                      |                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_condition_1573                                                                                                                                    |                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/push                                                                                                                        |                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp3_iter1_pix_val_V_0_23_i_i_reg_13710                                                                                                    |                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_height[15]_i_1_n_1                                                                                                                        | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                   |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp4_iter0_pix_val_V_0_10_i_i_reg_1414                                                                                                     |                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/StrmMPix_V_val_0_V_read6                                                                                                                             |                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/E[0]                                                                                                                                                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                   |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_video_format[15]_i_1_n_1                                                                                                                  | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                   |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_stride[15]_i_1_n_1                                                                                                                        | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                   |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/E[0]                                                                                                                                                   |                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/shiftReg_ce                                                                                                                                     |                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/shiftReg_ce_0                                                                                                                                   |                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/E[0]                                                                                                                                          |                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/ar_hs                                                                                                                                               | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/rdata[15]_i_1_n_1                                                                                                                                |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/shiftReg_ce_1                                                                                                                                   |                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/DebayerRatBorBatR_U0_HwReg_bayer_phase_c1_i_write                                                                                             |                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/StrmMPix_V_val_0_V_read18                                                                                                                            |                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_not_mul_op                                                                                                                           |                8 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/icmp_ln317_reg_38500                                                                                                                                   |                                                                                                                                                                                                         |                8 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/trunc_ln135_loc_c_U/U_design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A_ram/D[0]                                                                                                         |                                                                                                                                                                                                         |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/p_1_in                                                                                                                                          |                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/trunc_ln135_loc_c_U/U_design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A_ram/D[2]                                                                                                         |                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_0_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/and_ln825_reg_2336_pp0_iter1_reg0                     |                                                                                                                                                                                                         |                8 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/p_1_in                                                                                                                                        |                                                                                                                                                                                                         |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/sub_ln68_reg_25180                                                                                                                            |                                                                                                                                                                                                         |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/sub_ln1354_4_reg_24930                                                                                                                        |                                                                                                                                                                                                         |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/trunc_ln135_loc_c12_U/E[0]                                                                                                                                                   |                                                                                                                                                                                                         |                7 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                              |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/p_1_in                                                                                                                                                 |                                                                                                                                                                                                         |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg[0]                                                                                                        | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                   |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/mailbox_0/U0/SYS_Rst_I                                                                                                                                                                       |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/HwReg_height_cast5_l_1_U/U_design_1_v_frmbuf_wr_0_0_fifo_w10_d2_A_ram/shiftReg_ce                                                                                            |                                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/HwReg_height_cast5_l_2_U/U_design_1_v_frmbuf_wr_0_0_fifo_w10_d2_A_ram/shiftReg_ce                                                                                            |                                                                                                                                                                                                         |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/HwReg_height_cast5_l_U/U_design_1_v_frmbuf_wr_0_0_fifo_w10_d2_A_ram/shiftReg_ce                                                                                              |                                                                                                                                                                                                         |               10 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                       |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                         |                5 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                  |                9 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                    |                                                                                                                                                                                                         |                9 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_CS_fsm_state15                                                                                                                                    |                                                                                                                                                                                                         |                5 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_CS_fsm_state29                                                                                                                                    |                                                                                                                                                                                                         |                5 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                         |                5 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                       | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/grp_reg_unsigned_short_s_fu_325/E[0]                                                                                                                  |                                                                                                                                                                                                         |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXIvideo2MultiPixStr_U0_HwReg_width_cast6_loc_read                                                                                                   |                                                                                                                                                                                                         |               10 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_406/ap_CS_fsm_reg[0]_0[0]                                                                                                |                                                                                                                                                                                                         |               10 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                    |                                                                                                                                                                                                         |                8 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ap_CS_fsm_reg[2]                                        |                                                                                                                                                                                                         |                7 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/x_0_i_i_reg_3810                                                                                                                                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/x_0_i_i_reg_381                                                                                                                              |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/HwReg_width_cast6_lo_1_U/U_design_1_v_frmbuf_wr_0_0_fifo_w11_d2_A_ram/shiftReg_ce                                                                                            |                                                                                                                                                                                                         |               11 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/x_0_i_i_reg_4680                                                                                                                              | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/x_0_i_i_reg_468                                                                                                                            |                6 |             22 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                                                                   |                3 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/x_0_i_i_i_reg_5310                                                                                                                                     | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/x_0_i_i_i_reg_531                                                                                                                                   |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                           |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/add_ln497_1_reg_42560                                                                                                                                  |                                                                                                                                                                                                         |                4 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/pix_val_V_0_37_i_i_reg_7180                                                                                                                          |                                                                                                                                                                                                         |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp7_iter0_pix_val_V_0_0_i_i_reg_16800                                                                                                     |                                                                                                                                                                                                         |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_0_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ce1                                                     |                                                                                                                                                                                                         |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_data_V_0_load_B                                                                                                                     |                                                                                                                                                                                                         |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ce1                                                     |                                                                                                                                                                                                         |               10 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_data_V_0_load_A                                                                                                                     |                                                                                                                                                                                                         |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_0_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ce1                                                   |                                                                                                                                                                                                         |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/tmp_val_0_V_reg_605[7]_i_1_n_1                                                                                                                       |                                                                                                                                                                                                         |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/pix_val_V_0_26_i_i_reg_953[7]_i_1_n_1                                                                                                                |                                                                                                                                                                                                         |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/pix_val_V_0_29_i_i_reg_1051[7]_i_1_n_1                                                                                                               |                                                                                                                                                                                                         |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/m_axis_video_V_data_V_1_load_B                                                                                                                        |                                                                                                                                                                                                         |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/pix_val_V_0_39_i_i_reg_7840                                                                                                                          |                                                                                                                                                                                                         |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/pix_val_V_0_27_i_i_reg_9850                                                                                                                          |                                                                                                                                                                                                         |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/pix_val_V_0_36_i_i_reg_6860                                                                                                                          |                                                                                                                                                                                                         |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/ZipperRemoval_U0_img_V_val_2_V_read                                                                                                                          |                                                                                                                                                                                                         |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/outpix_val_0_V_fu_1820                                                                                                                                       | design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/outpix_val_0_V_fu_182                                                                                                                                     |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/outpix_val_0_V_fu_1820                                                                                                                                       |                                                                                                                                                                                                         |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/m_axis_video_V_data_V_1_load_A                                                                                                                        |                                                                                                                                                                                                         |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_condition_1345                                                                                                                                    |                                                                                                                                                                                                         |               12 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_condition_1332                                                                                                                                    |                                                                                                                                                                                                         |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp2_iter0_pix_val_V_0_27_i_i_reg_985                                                                                                      |                                                                                                                                                                                                         |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp1_iter0_pix_val_V_0_37_i_i_reg_718                                                                                                      |                                                                                                                                                                                                         |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp1_iter0_pix_val_V_0_39_i_i_reg_784                                                                                                      |                                                                                                                                                                                                         |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp1_iter0_pix_val_V_0_40_i_i_reg_817                                                                                                      |                                                                                                                                                                                                         |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp1_iter0_pix_val_V_0_38_i_i_reg_751                                                                                                      |                                                                                                                                                                                                         |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp1_iter0_pix_val_V_0_41_i_i_reg_8500                                                                                                     |                                                                                                                                                                                                         |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp1_iter1_pix_val_V_0_43_i_i_reg_9110                                                                                                     |                                                                                                                                                                                                         |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp2_iter1_pix_val_V_2_10_i_i_reg_1128                                                                                                     |                                                                                                                                                                                                         |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp2_iter1_pix_val_V_0_33_i_i_reg_11780                                                                                                    |                                                                                                                                                                                                         |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp1_iter0_pix_val_V_0_36_i_i_reg_686                                                                                                      |                                                                                                                                                                                                         |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp2_iter0_pix_val_V_0_31_i_i_reg_11170                                                                                                    |                                                                                                                                                                                                         |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp2_iter0_pix_val_V_0_28_i_i_reg_1018                                                                                                     |                                                                                                                                                                                                         |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp2_iter0_pix_val_V_0_26_i_i_reg_953                                                                                                      |                                                                                                                                                                                                         |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp6_iter0_pix_val_V_0_1_i_i_reg_16310                                                                                                     |                                                                                                                                                                                                         |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp2_iter0_pix_val_V_0_30_i_i_reg_1084                                                                                                     |                                                                                                                                                                                                         |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp1_iter1_pix_val_V_2_20_i_i_reg_861                                                                                                      |                                                                                                                                                                                                         |               11 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_phi_reg_pp2_iter0_pix_val_V_0_29_i_i_reg_1051                                                                                                     |                                                                                                                                                                                                         |               10 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_condition_627                                                                                                                                     |                                                                                                                                                                                                         |               10 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/p_28_in                                                                                                                                                  |                                                                                                                                                                                                         |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/axi_data_V_1_i_i_reg_299[23]_i_1_n_1                                                                                                                 |                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_NS_fsm[4]                                                                                                                                         |                                                                                                                                                                                                         |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_data_V_0_sel2                                                                                                                       |                                                                                                                                                                                                         |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                  |                9 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/eol_2_i_i_reg_382                                                                                                                                    |                                                                                                                                                                                                         |                6 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                   |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/ap_block_pp0_stage0_subdone4_in                                                                                                                              |                                                                                                                                                                                                         |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/trunc_ln135_loc_c_U/U_design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A_ram/internal_full_n_reg[0]                                                                                       |                                                                                                                                                                                                         |                7 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/ap_NS_fsm129_out                                                                                                                                         |                                                                                                                                                                                                         |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/add_ln321_reg_6940                                                                                                                                       |                                                                                                                                                                                                         |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                        | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                   |               10 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/offsetUV_fu_2080                                                                                                                                         | design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/offsetUV_fu_208                                                                                                                                       |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/trunc_ln135_loc_c_U/U_design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A_ram/internal_full_n_reg_0[0]                                                                                     |                                                                                                                                                                                                         |                9 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/p_27_in                                                                                                      | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                   |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/trunc_ln135_loc_c_U/U_design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A_ram/ap_NS_fsm1206_out                                                                                            |                                                                                                                                                                                                         |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/trunc_ln135_loc_c_U/U_design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A_ram/y66_0_i_i_reg_5240                                                                                           |                                                                                                                                                                                                         |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/trunc_ln135_loc_c_U/U_design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A_ram/SRL_SIG_reg[1][1]_1[0]                                                                                       |                                                                                                                                                                                                         |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/trunc_ln135_loc_c_U/U_design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A_ram/ap_NS_fsm1200_out                                                                                            |                                                                                                                                                                                                         |                7 |             31 |
|  pclk_IBUF_BUFG                                                | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                              | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                9 |             31 |
|  pclk_IBUF_BUFG                                                |                                                                                                                                                                                                            | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/VID_RESET0                                                                                                                  |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/shiftReg_ce_0                                                                                                                                         |                                                                                                                                                                                                         |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                     | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                            |               32 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                     | design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                            |               32 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                       | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                              |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/mul_ln135_loc_c11_U/U_design_1_v_frmbuf_wr_0_0_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                 |                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                     | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                              |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V[31]_i_1_n_1                                                                                                                  | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                   |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                          |                                                                                                                                                                                                         |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_condition_1397                                                                                                                                    |                                                                                                                                                                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V[31]_i_1_n_1                                                                                                                 | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                   |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_condition_1598                                                                                                                                    |                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_condition_1410                                                                                                                                    |                                                                                                                                                                                                         |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                            |                                                                                                                                                                                                         |               17 |             32 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK                                                                                      |                                                                                                                                                                                                         |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                     | design_1_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                              |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                              |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/generateOutPre0_reg                                                                                                                 | design_1_i/axi_timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                              |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                   | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                              |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                   | design_1_i/axi_timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                              |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                     | design_1_i/axi_timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                              |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/CI                                                                                                              |                                                                                                                                                                                                         |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                             | design_1_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/rst                                                                                                                    |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/I_DECODER/CI                                                                                                              |                                                                                                                                                                                                         |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                             | design_1_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/rst                                                                                                                    |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/HwReg_bayer_phase_c_s_U/U_design_1_v_demosaic_0_0_fifo_w16_d2_A_ram/shiftReg_ce                                                                                    |                                                                                                                                                                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                   | design_1_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                              |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/HwReg_bayer_phase_c1_U/U_design_1_v_demosaic_0_0_fifo_w16_d2_A_ram/shiftReg_ce                                                                                     |                                                                                                                                                                                                         |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                       | design_1_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                              |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/generateOutPre0_reg                                                                                                                 | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                              |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                     | design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                            |               32 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                     | design_1_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                            |               32 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                       | design_1_i/axi_timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                              |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/generateOutPre0_reg                                                                                                                 | design_1_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                              |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                       | design_1_i/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                              |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                     | design_1_i/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                              |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                   | design_1_i/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                              |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                  |                                                                                                                                                                                                         |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/generateOutPre0_reg                                                                                                                 | design_1_i/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                              |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                  |                                                                                                                                                                                                         |               11 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/ap_NS_fsm1                                                                                                                                               | design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/offsetY_0_i_i_i_reg_290                                                                                                                               |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                                                                                         |               10 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/push                                                                                                                      |                                                                                                                                                                                                         |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/SR[0]                                                       |               14 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                 | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                   |               11 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/lshr_ln489_1_i_reg_41980                                                                                                                               |                                                                                                                                                                                                         |                5 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/pop0                                                                                                                     | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                   |                6 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                            |                                                                                                                                                                                                         |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                       |                                                                                                                                                                                                         |                6 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                      |                                                                                                                                                                                                         |                5 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                     |                                                                                                                                                                                                         |                7 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                   |                                                                                                                                                                                                         |                9 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                        |                                                                                                                                                                                                         |                9 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/I_SLAVE_ATTACHMENT/rst                                                                                                                                                         |               10 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                                                         |                9 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/axi_gpio_4/U0/bus2ip_reset                                                                                                                                                                   |               12 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                   |               16 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_1_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/internal_empty_n_reg                                  |                                                                                                                                                                                                         |               13 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/E[0]                                                                                                                                                     |                                                                                                                                                                                                         |                8 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                       |                                                                                                                                                                                                         |               12 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                        | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                   |               44 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                          |                                                                                                                                                                                                         |                7 |             47 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          |                                                                                                                                                                                                         |               11 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                                                                         |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/pixBuf_0_val_0_V_1_reg_23450                                                                                                                  |                                                                                                                                                                                                         |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                               |                                                                                                                                                                                                         |               14 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                               |                                                                                                                                                                                                         |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                   |                                                                                                                                                                                                         |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_condition_2243                                                                                                                                    |                                                                                                                                                                                                         |               14 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/ap_condition_1585                                                                                                                                    |                                                                                                                                                                                                         |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/pixBuf_0_val_0_V_2_reg_21340                                                                                                                    |                                                                                                                                                                                                         |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/shiftReg_ce                                                                                                                                                  |                                                                                                                                                                                                         |               14 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                 |                                                                                                                                                                                                         |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                         |                                                                                                                                                                                                         |               11 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                         |               11 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                         |               10 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                         |                                                                                                                                                                                                         |                9 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                   |               20 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                   |                                                                                                                                                                                                         |               13 |             53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ap_enable_reg_pp0_iter4_reg                             |                                                                                                                                                                                                         |               14 |             53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                |                                                                                                                                                                                                         |                9 |             53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWVALID_i1                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                 |               19 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_1_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram_U/ce1                                                   |                                                                                                                                                                                                         |               20 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                  |                                                                                                                                                                                                         |               19 |             58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                  |                                                                                                                                                                                                         |               18 |             58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in0                                                                                                                                     |               21 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/tmp_V_reg_7140                                                                                                                                           |                                                                                                                                                                                                         |               11 |             64 |
|  pclk_IBUF_BUFG                                                |                                                                                                                                                                                                            |                                                                                                                                                                                                         |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/tmp_V_15_reg_7560                                                                                                                                        |                                                                                                                                                                                                         |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                         |                                                                                                                                                                                                         |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/dout_valid_reg_2[0]                                                                                                                                      | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                   |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/dout_valid_reg_0[0]                                                                                                                                      | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                   |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                            |                                                                                                                                                                                                         |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/Block_proc4_U0/Block_proc4_U0_HwReg_frm_buffer2_V_out_write                                                                                                                  |                                                                                                                                                                                                         |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                       |                                                                                                                                                                                                         |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/empty_110_reg_24460                                                                                                                           |                                                                                                                                                                                                         |               22 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                 |               15 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                 |               15 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                   | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                   |               14 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/push                                                                                                                                                     | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                   |               12 |             71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/pixWindow_val_0_val_6_fu_3560                                                                                                                 |                                                                                                                                                                                                         |               17 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_0_val_17_fu_2660                                                                                                                  |                                                                                                                                                                                                         |               20 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/pop                                                                                                                        | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                   |               11 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                            |                                                                                                                                                                                                         |               10 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                             |                                                                                                                                                                                                         |               13 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/full_n_reg_0[0]                                                                                                                                      | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                   |               14 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                           |                                                                                                                                                                                                         |               11 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/empty_278_reg_4988_pp3_iter1_reg_reg[0]_1[0]                                                                                                         | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                   |               12 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/push                                                                                                                     |                                                                                                                                                                                                         |               10 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                            |                                                                                                                                                                                                         |               11 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/pop0_0                                                                                                                   | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                   |               11 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                  |               15 |             78 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                            |                                                                                                                                                                                                         |               24 |             81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                 |               26 |             85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/Bytes2AXIMMvideo_U0_dstImg2_V_offset_read                                                                                                                |                                                                                                                                                                                                         |               22 |             91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/tmp_15_reg_41120                                                                                                                                       |                                                                                                                                                                                                         |               28 |             92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                 |               28 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                         |               12 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_0_val_15_fu_1980                                                                                                                  |                                                                                                                                                                                                         |               25 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                         |               12 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                                                                         |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/add_ln68_11_reg_40770                                                                                                                                  |                                                                                                                                                                                                         |               38 |            112 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/pixWindow_val_0_val_1_fu_2760                                                                                                                 |                                                                                                                                                                                                         |               27 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                       |               43 |            122 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Reg_Write                                                      |                                                                                                                                                                                                         |               32 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/abscond1210_0_i_i_reg_21950                                                                                                                     |                                                                                                                                                                                                         |               49 |            154 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/sub_ln1354_36_reg_40340                                                                                                                                |                                                                                                                                                                                                         |               48 |            156 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/bayerWindow_val_0_V_1_fu_2360                                                                                                                          |                                                                                                                                                                                                         |               46 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/push                                                                                                                        |                                                                                                                                                                                                         |               43 |            172 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_3_V_U/design_1_v_demosaic_0_0_DebayerG_linebuf_yuv_val_0_V_ram_U/internal_full_n_reg                                                   |                                                                                                                                                                                                         |               72 |            272 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            | design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                   |              136 |            429 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                                                            |                                                                                                                                                                                                         |              331 |            899 |
+----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


