# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../shiftLeds.srcs/sources_1/imports/shiftReg/shiftleds.v" \
"../../../../shiftLeds.srcs/sim_1/imports/shiftReg/tb_shiftleds.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
