
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3012
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1014.812 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/School/HDL in Digital System Design/Project/verilog/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'table2' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:12]
WARNING: [Synth 8-6104] Input port 'coeff_size_v1' has an internal driver [D:/School/HDL in Digital System Design/Project/verilog/table2.v:75]
WARNING: [Synth 8-6104] Input port 'run_length_v1' has an internal driver [D:/School/HDL in Digital System Design/Project/verilog/table2.v:76]
INFO: [Synth 8-6155] done synthesizing module 'table2' (1#1) [D:/School/HDL in Digital System Design/Project/verilog/table2.v:12]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/School/HDL in Digital System Design/Project/verilog/regfile.v:21]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (2#1) [D:/School/HDL in Digital System Design/Project/verilog/regfile.v:21]
INFO: [Synth 8-6157] synthesizing module 'datapath' [D:/School/HDL in Digital System Design/Project/verilog/datapath.v:23]
WARNING: [Synth 8-567] referenced signal 'match_s1' should be on the sensitivity list [D:/School/HDL in Digital System Design/Project/verilog/datapath.v:148]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (3#1) [D:/School/HDL in Digital System Design/Project/verilog/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [D:/School/HDL in Digital System Design/Project/verilog/control.v:21]
INFO: [Synth 8-251] 
State: x [D:/School/HDL in Digital System Design/Project/verilog/control.v:318]
INFO: [Synth 8-251] Match: x Reset: x
 [D:/School/HDL in Digital System Design/Project/verilog/control.v:319]
WARNING: [Synth 8-567] referenced signal 'match_s1' should be on the sensitivity list [D:/School/HDL in Digital System Design/Project/verilog/control.v:286]
WARNING: [Synth 8-567] referenced signal 'reset_sr_s1' should be on the sensitivity list [D:/School/HDL in Digital System Design/Project/verilog/control.v:286]
WARNING: [Synth 8-567] referenced signal 'valid_s1' should be on the sensitivity list [D:/School/HDL in Digital System Design/Project/verilog/control.v:286]
WARNING: [Synth 8-567] referenced signal 'coeff_size_s2' should be on the sensitivity list [D:/School/HDL in Digital System Design/Project/verilog/control.v:286]
WARNING: [Synth 8-567] referenced signal 'position_s1' should be on the sensitivity list [D:/School/HDL in Digital System Design/Project/verilog/control.v:286]
WARNING: [Synth 8-567] referenced signal 'coeff_size_s1' should be on the sensitivity list [D:/School/HDL in Digital System Design/Project/verilog/control.v:286]
INFO: [Synth 8-6155] done synthesizing module 'control' (4#1) [D:/School/HDL in Digital System Design/Project/verilog/control.v:21]
INFO: [Synth 8-6157] synthesizing module 'clkgen' [D:/School/HDL in Digital System Design/Project/verilog/clkgen.v:2]
WARNING: [Synth 8-85] always block has no event control specified [D:/School/HDL in Digital System Design/Project/verilog/clkgen.v:17]
INFO: [Synth 8-6155] done synthesizing module 'clkgen' (5#1) [D:/School/HDL in Digital System Design/Project/verilog/clkgen.v:2]
INFO: [Synth 8-6157] synthesizing module 'stimulus' [D:/School/HDL in Digital System Design/Project/verilog/stimulus.v:37]
INFO: [Synth 8-251] table1.dat [D:/School/HDL in Digital System Design/Project/verilog/stimulus.v:111]
INFO: [Synth 8-3876] $readmem data file 'table1.dat' is read successfully [D:/School/HDL in Digital System Design/Project/verilog/stimulus.v:113]
INFO: [Synth 8-251] table2.dat [D:/School/HDL in Digital System Design/Project/verilog/stimulus.v:115]
INFO: [Synth 8-3876] $readmem data file 'table2.dat' is read successfully [D:/School/HDL in Digital System Design/Project/verilog/stimulus.v:116]
INFO: [Synth 8-251] test1.dat [D:/School/HDL in Digital System Design/Project/verilog/stimulus.v:118]
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [D:/School/HDL in Digital System Design/Project/verilog/stimulus.v:119]
INFO: [Synth 8-226] default block is never used [D:/School/HDL in Digital System Design/Project/verilog/stimulus.v:152]
INFO: [Synth 8-6155] done synthesizing module 'stimulus' (6#1) [D:/School/HDL in Digital System Design/Project/verilog/stimulus.v:37]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/School/HDL in Digital System Design/Project/verilog/top.v:65]
INFO: [Synth 8-6157] synthesizing module 'writeoutput' [D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v:9]
WARNING: [Synth 8-639] system function call 'fopen' not supported [D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v:31]
WARNING: [Synth 8-567] referenced signal 'new_block_s2' should be on the sensitivity list [D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v:37]
INFO: [Synth 8-6155] done synthesizing module 'writeoutput' (7#1) [D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [D:/School/HDL in Digital System Design/Project/verilog/top.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1014.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.812 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stimulus'
WARNING: [Synth 8-327] inferring latch for variable 'coeff_size_s2_reg' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:86]
WARNING: [Synth 8-327] inferring latch for variable 'run_length_s2_reg' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:89]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[52]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[51]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[50]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[49]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[48]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[47]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[46]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[45]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[44]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[43]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[42]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[41]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[40]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[39]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[38]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[37]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[36]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[35]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[34]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[33]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[32]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[31]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[30]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[29]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[28]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[27]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[26]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[25]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[24]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[23]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[22]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[21]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[20]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[19]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[18]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[17]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[16]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[15]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[14]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[13]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[12]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[11]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[10]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[9]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[8]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[7]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[6]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[5]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[4]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[3]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[2]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[1]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[0]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[52]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[51]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[50]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[49]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[48]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[47]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[46]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[45]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[44]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[43]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[42]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[41]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[40]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[39]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[38]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[37]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[36]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[35]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[34]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[33]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[32]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[31]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[30]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[29]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[28]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[27]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[26]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[25]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[24]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[23]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[22]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[21]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[20]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[19]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[18]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[17]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[16]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[15]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[14]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[13]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[12]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[11]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[10]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[9]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[8]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE2 |                               10 |                               10
                 iSTATE1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'stimulus'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.812 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   21 Bit        Muxes := 3     
	   4 Input   21 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	   3 Input    5 Bit        Muxes := 1     
	   7 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   9 Input    4 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 65    
	   4 Input    1 Bit        Muxes := 10    
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+-----------------+---------------+----------------+
|Module Name | RTL Object      | Depth x Width | Implemented As | 
+------------+-----------------+---------------+----------------+
|stimulus    | Table2          | 64x12         | LUT            | 
|top         | stimulus/Table2 | 64x12         | LUT            | 
+------------+-----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1014.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1014.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1014.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1014.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1014.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1014.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1014.812 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 181 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1014.812 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1014.812 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.812 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 114 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1014.812 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 22 16:45:47 2021...

*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29288
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1027.531 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/School/HDL in Digital System Design/Project/verilog/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'table2' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:12]
WARNING: [Synth 8-6104] Input port 'coeff_size_v1' has an internal driver [D:/School/HDL in Digital System Design/Project/verilog/table2.v:75]
WARNING: [Synth 8-6104] Input port 'run_length_v1' has an internal driver [D:/School/HDL in Digital System Design/Project/verilog/table2.v:76]
INFO: [Synth 8-6155] done synthesizing module 'table2' (1#1) [D:/School/HDL in Digital System Design/Project/verilog/table2.v:12]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/School/HDL in Digital System Design/Project/verilog/regfile.v:21]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (2#1) [D:/School/HDL in Digital System Design/Project/verilog/regfile.v:21]
INFO: [Synth 8-6157] synthesizing module 'datapath' [D:/School/HDL in Digital System Design/Project/verilog/datapath.v:23]
WARNING: [Synth 8-567] referenced signal 'bits_s1' should be on the sensitivity list [D:/School/HDL in Digital System Design/Project/verilog/datapath.v:134]
WARNING: [Synth 8-567] referenced signal 'base_s2' should be on the sensitivity list [D:/School/HDL in Digital System Design/Project/verilog/datapath.v:134]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (3#1) [D:/School/HDL in Digital System Design/Project/verilog/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [D:/School/HDL in Digital System Design/Project/verilog/control.v:21]
WARNING: [Synth 8-567] referenced signal 'match_s1' should be on the sensitivity list [D:/School/HDL in Digital System Design/Project/verilog/control.v:286]
WARNING: [Synth 8-567] referenced signal 'reset_sr_s1' should be on the sensitivity list [D:/School/HDL in Digital System Design/Project/verilog/control.v:286]
WARNING: [Synth 8-567] referenced signal 'valid_s1' should be on the sensitivity list [D:/School/HDL in Digital System Design/Project/verilog/control.v:286]
WARNING: [Synth 8-567] referenced signal 'coeff_size_s2' should be on the sensitivity list [D:/School/HDL in Digital System Design/Project/verilog/control.v:286]
WARNING: [Synth 8-567] referenced signal 'run_length_s2' should be on the sensitivity list [D:/School/HDL in Digital System Design/Project/verilog/control.v:286]
WARNING: [Synth 8-567] referenced signal 'position_s1' should be on the sensitivity list [D:/School/HDL in Digital System Design/Project/verilog/control.v:286]
WARNING: [Synth 8-567] referenced signal 'coeff_size_s1' should be on the sensitivity list [D:/School/HDL in Digital System Design/Project/verilog/control.v:286]
INFO: [Synth 8-6155] done synthesizing module 'control' (4#1) [D:/School/HDL in Digital System Design/Project/verilog/control.v:21]
INFO: [Synth 8-6157] synthesizing module 'clkgen' [D:/School/HDL in Digital System Design/Project/verilog/clkgen.v:2]
WARNING: [Synth 8-85] always block has no event control specified [D:/School/HDL in Digital System Design/Project/verilog/clkgen.v:17]
INFO: [Synth 8-6155] done synthesizing module 'clkgen' (5#1) [D:/School/HDL in Digital System Design/Project/verilog/clkgen.v:2]
INFO: [Synth 8-6157] synthesizing module 'stimulus' [D:/School/HDL in Digital System Design/Project/verilog/stimulus.v:37]
INFO: [Synth 8-251] table1.dat [D:/School/HDL in Digital System Design/Project/verilog/stimulus.v:111]
INFO: [Synth 8-3876] $readmem data file 'table1.dat' is read successfully [D:/School/HDL in Digital System Design/Project/verilog/stimulus.v:113]
INFO: [Synth 8-251] table2.dat [D:/School/HDL in Digital System Design/Project/verilog/stimulus.v:115]
INFO: [Synth 8-3876] $readmem data file 'table2.dat' is read successfully [D:/School/HDL in Digital System Design/Project/verilog/stimulus.v:116]
INFO: [Synth 8-251] test1.dat [D:/School/HDL in Digital System Design/Project/verilog/stimulus.v:118]
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [D:/School/HDL in Digital System Design/Project/verilog/stimulus.v:119]
INFO: [Synth 8-226] default block is never used [D:/School/HDL in Digital System Design/Project/verilog/stimulus.v:152]
INFO: [Synth 8-6155] done synthesizing module 'stimulus' (6#1) [D:/School/HDL in Digital System Design/Project/verilog/stimulus.v:37]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/School/HDL in Digital System Design/Project/verilog/top.v:65]
INFO: [Synth 8-6157] synthesizing module 'writeoutput' [D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v:9]
WARNING: [Synth 8-639] system function call 'fopen' not supported [D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v:31]
WARNING: [Synth 8-567] referenced signal 'new_block_s2' should be on the sensitivity list [D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v:37]
INFO: [Synth 8-6155] done synthesizing module 'writeoutput' (7#1) [D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [D:/School/HDL in Digital System Design/Project/verilog/top.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1027.531 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.531 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.531 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stimulus'
WARNING: [Synth 8-327] inferring latch for variable 'coeff_size_s2_reg' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:86]
WARNING: [Synth 8-327] inferring latch for variable 'run_length_s2_reg' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:89]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[52]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[51]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[50]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[49]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[48]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[47]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[46]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[45]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[44]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[43]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[42]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[41]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[40]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[39]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[38]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[37]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[36]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[35]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[34]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[33]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[32]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[31]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[30]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[29]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[28]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[27]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[26]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[25]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[24]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[23]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[22]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[21]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[20]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[19]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[18]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[17]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[16]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[15]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[14]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[13]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[12]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[11]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[10]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[9]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[8]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[7]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[6]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[5]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[4]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[3]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[2]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[1]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_v1_reg[0]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[52]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[51]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[50]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[49]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[48]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[47]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[46]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[45]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[44]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[43]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[42]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[41]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[40]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[39]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[38]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[37]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[36]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[35]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[34]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[33]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[32]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[31]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[30]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[29]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[28]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[27]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[26]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[25]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[24]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[23]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[22]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[21]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[20]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[19]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[18]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[17]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[16]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[15]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[14]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[13]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[12]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[11]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[10]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[9]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'mem_runlength_v1_reg[8]' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:70]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE2 |                               10 |                               10
                 iSTATE1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'stimulus'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.531 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   21 Bit        Muxes := 3     
	   4 Input   21 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 6     
	   3 Input    5 Bit        Muxes := 1     
	   7 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   9 Input    4 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 65    
	   4 Input    1 Bit        Muxes := 10    
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1027.531 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+-----------------+---------------+----------------+
|Module Name | RTL Object      | Depth x Width | Implemented As | 
+------------+-----------------+---------------+----------------+
|stimulus    | Table2          | 64x12         | LUT            | 
|top         | stimulus/Table2 | 64x12         | LUT            | 
+------------+-----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1027.531 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1027.531 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1027.531 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1027.531 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1027.531 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1027.531 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1027.531 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1027.531 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1027.531 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 183 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1027.531 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1027.531 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1027.531 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1027.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1027.531 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 22 19:15:03 2021...
