// Seed: 4293240944
module module_0;
  assign id_1 = 1'd0;
  supply0 \id_2 = -1 - 1;
  supply1 id_3, id_4 = {1, 1 == \id_2 };
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    output wire  id_2,
    output tri0  id_3,
    input  uwire id_4,
    input  wire  id_5,
    output tri0  id_6,
    input  uwire id_7,
    output tri1  id_8
);
  wire id_10;
  module_0 modCall_1 ();
endmodule
program module_2 (
    input wire  id_0,
    input uwire id_1,
    id_3
);
  wire id_4;
  module_0 modCall_1 ();
endmodule
