{"Source Block": ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@503:513@HdlStmAssign", "      old_comp_high_a <= comp_high_a;\n    end\n  end\n\n  assign passthrough_high_a_s = !old_comp_high_a & comp_high_a & first_a_h_trigger;\n  assign passthrough_low_a_s = old_comp_high_a & !comp_high_a & first_a_l_trigger;\n  assign comp_low_a_s = !comp_high_a;\n\n  always @(posedge clk) begin\n    if (data_valid_b == 1'b1) begin\n      hyst_b_high_limit <= limit_b_cmp + hysteresis_b[DW:0];\n"], "Clone Blocks": [["hdl/library/axi_adc_trigger/axi_adc_trigger.v@504:514", "    end\n  end\n\n  assign passthrough_high_a_s = !old_comp_high_a & comp_high_a & first_a_h_trigger;\n  assign passthrough_low_a_s = old_comp_high_a & !comp_high_a & first_a_l_trigger;\n  assign comp_low_a_s = !comp_high_a;\n\n  always @(posedge clk) begin\n    if (data_valid_b == 1'b1) begin\n      hyst_b_high_limit <= limit_b_cmp + hysteresis_b[DW:0];\n      hyst_b_low_limit  <= limit_b_cmp - hysteresis_b[DW:0];\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@502:512", "      end\n      old_comp_high_a <= comp_high_a;\n    end\n  end\n\n  assign passthrough_high_a_s = !old_comp_high_a & comp_high_a & first_a_h_trigger;\n  assign passthrough_low_a_s = old_comp_high_a & !comp_high_a & first_a_l_trigger;\n  assign comp_low_a_s = !comp_high_a;\n\n  always @(posedge clk) begin\n    if (data_valid_b == 1'b1) begin\n"]], "Diff Content": {"Delete": [[508, "  assign passthrough_low_a_s = old_comp_high_a & !comp_high_a & first_a_l_trigger;\n"]], "Add": []}}