# CMOS-NAND-GATE-_cadence_virtuoso
The CMOS Nand Gate Schematic creation , Simulation and Layout Creation using Cadence Virtuoso.
The abbreviation NAND stands for "NOT AND." A NAND gate with two inputs is a type of digital combination logic circuit that performs the logical inverse of an AND gate. While an AND gate only outputs a logical "1" if both inputs are logical "1," a NAND gate delivers a logical "0" for the identical input combination.
# Tools Used
+ Schematic : Cadence Virtuoso - Schematic XL
+ Simulation :Cadence Virtuoso - ADE L
+ Layout : Cadence Virtuoso - Layout XL
+ Technology : gpdk90
+ Verification tool :Assura
All DRC's were cleared and the design met LVS.
# NAND Schematic
![image](https://github.com/VishwajithVPai/CMOS-NAND-GATE-_cadence_virtuoso/assets/130815256/fe787219-a673-4ef6-9327-086b6bd4a8c4)
# NAND Simulation
![image](https://github.com/VishwajithVPai/CMOS-NAND-GATE-_cadence_virtuoso/assets/130815256/9a42f09f-fe2b-4c6a-abf7-f4ceb6cd1cd7)
# Transient Analysis
![image](https://github.com/VishwajithVPai/CMOS-NAND-GATE-_cadence_virtuoso/assets/130815256/a43b1823-32c9-4609-9ccc-14456684f2ca)
# Nand Layout
![image](https://github.com/VishwajithVPai/CMOS-NAND-GATE-_cadence_virtuoso/assets/130815256/eb94873f-45a9-4bf7-b715-e4b20aa41f5e)
# Result
![image](https://github.com/VishwajithVPai/CMOS-NAND-GATE-_cadence_virtuoso/assets/130815256/284d8d34-379f-4543-b3da-25a4458b0e20)
![image](https://github.com/VishwajithVPai/CMOS-NAND-GATE-_cadence_virtuoso/assets/130815256/56bccdef-d97e-43cd-bc24-30c4db5ed3bc)
![image](https://github.com/VishwajithVPai/CMOS-NAND-GATE-_cadence_virtuoso/assets/130815256/3f0834f4-62bc-4a9c-bada-1a37635db305)
# Parasitic Extraction
![image](https://github.com/VishwajithVPai/CMOS-NAND-GATE-_cadence_virtuoso/assets/130815256/f8b03c03-924f-455c-b70e-bd916d4ea5b8)








