Analysis & Synthesis Status : Successful - Tue Nov 07 13:26:53 2017
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name : floating_point_Adder
Top-level Entity Name : floating_point_Adder
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 75
    Dedicated logic registers : 24
Total registers : 24
Total pins : 23
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
