-- generated by newgenasym Tue Sep 05 17:24:09 2017

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity adm8829 is
    port (    
	\cap+\:    INOUT  STD_LOGIC;    
	\cap-\:    INOUT  STD_LOGIC;    
	GND:       IN     STD_LOGIC;    
	\in\:      INOUT  STD_LOGIC;    
	\out\:     INOUT  STD_LOGIC);
end adm8829;
