// Seed: 1952954973
module module_0 #(
    parameter id_1 = 32'd65
);
  logic _id_1;
  localparam id_2 = -1;
  bit id_3;
  ;
  logic id_4;
  function void id_5;
    output [id_1 : -1] id_6;
    input [1 : -1] id_7;
    id_3 = -1;
  endfunction
  always @(*) @(posedge id_1 or -1) id_3 = -1 == 1 - 1;
  assign module_1.id_3 = 0;
  localparam id_8 = -1 && id_2;
  reg id_9, id_10;
  assign id_9 = -1'b0;
  always if (-1 ? 1 : 1'b0) id_4 <= id_4;
  assign id_9 = id_4;
  initial id_10 <= id_9 == "";
  assign #(id_2) id_4 = 1 !== -1;
  assign id_9 = id_2;
  assign id_3 = id_9;
  initial begin
    id_5(id_2, id_8);
  end
endmodule
module module_1 (
    input  wor  id_0,
    output wor  id_1,
    output wire id_2[-1 : -1],
    output tri0 id_3,
    inout  tri  id_4
);
  localparam id_6 = -1;
  logic [7:0] id_7, id_8, id_9;
  module_0 modCall_1 ();
  parameter id_10 = 1'b0 ? id_6.id_6[-1] / 1 : 1;
  logic id_11 = id_7;
  logic id_12 = (id_9[{1}]);
endmodule
