Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 07:56:52 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_78_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 Delay1No22_instance/Y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_6_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.980ns (28.680%)  route 2.437ns (71.320%))
  Logic Levels:           9  (CARRY8=3 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 6.643 - 4.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.218ns (routing 1.147ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.983ns (routing 1.043ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=62929, routed)       2.218     3.169    Delay1No22_instance/clk_IBUF_BUFG
    SLICE_X155Y374       FDCE                                         r  Delay1No22_instance/Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y374       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.248 r  Delay1No22_instance/Y_reg[1]/Q
                         net (fo=5, routed)           0.683     3.931    Delay1No22_instance/Q[1]
    SLICE_X154Y417       LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.125     4.056 r  Delay1No22_instance/geqOp_carry_i_16__5/O
                         net (fo=1, routed)           0.013     4.069    Sum10_6_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X154Y417       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.261 r  Sum10_6_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.287    Sum10_6_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X154Y418       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.302 r  Sum10_6_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.328    Sum10_6_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X154Y419       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.380 r  Sum10_6_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.418     4.798    Delay1No23_instance/CO[0]
    SLICE_X155Y420       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     4.833 f  Delay1No23_instance/shiftedFracY_d1[45]_i_3__0/O
                         net (fo=32, routed)          0.452     5.285    Delay1No23_instance/eqOp
    SLICE_X153Y415       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     5.374 r  Delay1No23_instance/shiftedFracY_d1[34]_i_3__5/O
                         net (fo=4, routed)           0.101     5.475    Delay1No23_instance/shiftedFracY_d1[34]_i_3__5_n_0
    SLICE_X153Y416       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     5.621 r  Delay1No23_instance/shiftedFracY_d1[8]_i_2__5/O
                         net (fo=4, routed)           0.397     6.018    Delay1No23_instance/Sum10_6_impl_instance/level2[9]
    SLICE_X156Y420       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     6.143 r  Delay1No23_instance/shiftedFracY_d1[4]_i_1__5/O
                         net (fo=2, routed)           0.249     6.392    Delay1No22_instance/Y_reg[26]_0[0]
    SLICE_X154Y420       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     6.514 r  Delay1No22_instance/shiftedFracY_d1[20]_i_1__5/O
                         net (fo=1, routed)           0.072     6.586    Sum10_6_impl_instance/FPAddSubOp_instance/shiftedFracY[9]
    SLICE_X154Y420       FDRE                                         r  Sum10_6_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=62929, routed)       1.983     6.643    Sum10_6_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X154Y420       FDRE                                         r  Sum10_6_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/C
                         clock pessimism              0.403     7.046    
                         clock uncertainty           -0.035     7.010    
    SLICE_X154Y420       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.035    Sum10_6_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]
  -------------------------------------------------------------------
                         required time                          7.035    
                         arrival time                          -6.586    
  -------------------------------------------------------------------
                         slack                                  0.450    




