
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.61000000000000000000;
2.61000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_16_1";
mvm_16_16_16_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_16_1' with
	the parameters "16,16,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b16_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b16_g1' with
	the parameters "5,16". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP16 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b16_g1' with
	the parameters "1,16,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b16_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b16_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "16,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE16' with
	the parameters "16,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b16_SIZE16_LOGSIZE4/105 |   16   |   16    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE16' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 684 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b16_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b16_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP16'
  Processing 'multipath_k16_p16_b16_g1'
  Processing 'mvm_16_16_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP16_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:21  117449.4      0.90     155.8   17943.1                          
    0:00:21  117449.4      0.90     155.8   17943.1                          
    0:00:21  117494.1      0.90     155.8   17943.1                          
    0:00:21  117538.7      0.90     155.8   17943.1                          
    0:00:21  117583.4      0.90     155.8   17943.1                          
    0:00:22  117620.9      0.90     155.8   17900.5                          
    0:00:22  118073.1      0.90     155.7    7865.7                          
    0:00:33  120202.5      0.55      92.3       0.0                          
    0:00:33  120189.7      0.55      92.3       0.0                          
    0:00:33  120189.7      0.55      92.3       0.0                          
    0:00:33  120190.2      0.55      92.3       0.0                          
    0:00:34  120190.2      0.55      92.3       0.0                          
    0:00:42  107321.4      0.57      85.3       0.0                          
    0:00:43  107328.6      0.55      81.9       0.0                          
    0:00:45  107339.8      0.53      81.0       0.0                          
    0:00:47  107345.9      0.51      80.2       0.0                          
    0:00:47  107352.5      0.52      80.0       0.0                          
    0:00:48  107360.8      0.50      79.4       0.0                          
    0:00:48  107373.6      0.51      79.1       0.0                          
    0:00:49  107381.3      0.49      78.4       0.0                          
    0:00:49  107391.1      0.50      77.7       0.0                          
    0:00:50  107399.9      0.49      76.0       0.0                          
    0:00:50  107419.0      0.49      74.1       0.0                          
    0:00:50  107434.7      0.48      72.4       0.0                          
    0:00:51  107445.6      0.48      71.6       0.0                          
    0:00:51  107454.4      0.48      71.0       0.0                          
    0:00:51  107462.9      0.47      70.4       0.0                          
    0:00:52  107472.0      0.46      69.9       0.0                          
    0:00:52  107481.3      0.46      69.4       0.0                          
    0:00:52  107487.7      0.46      69.2       0.0                          
    0:00:52  107492.5      0.45      69.0       0.0                          
    0:00:53  107356.0      0.45      69.0       0.0                          
    0:00:53  107356.0      0.45      69.0       0.0                          
    0:00:53  107356.0      0.45      69.0       0.0                          
    0:00:53  107356.0      0.45      69.0       0.0                          
    0:00:53  107356.0      0.45      69.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:53  107356.0      0.45      69.0       0.0                          
    0:00:53  107377.3      0.45      68.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:53  107389.5      0.44      68.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:00:53  107403.6      0.44      67.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:53  107417.4      0.44      67.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:54  107449.1      0.44      66.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:00:54  107473.6      0.44      65.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:00:54  107481.0      0.43      65.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:00:54  107489.3      0.42      65.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:00:54  107505.2      0.42      65.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:54  107520.7      0.42      64.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:00:54  107536.9      0.42      64.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:54  107547.3      0.42      64.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:00:54  107592.7      0.41      62.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:54  107594.1      0.41      62.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:00:54  107609.2      0.40      62.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:00:54  107621.7      0.40      62.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:00:55  107647.8      0.40      62.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:00:55  107711.6      0.40      60.3      96.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:55  107742.5      0.40      59.2     121.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:55  107751.8      0.39      59.0     121.1 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:00:55  107752.6      0.39      58.9     121.1 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:00:55  107810.9      0.39      56.4     121.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:55  107844.4      0.39      55.0     121.1 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:00:55  107864.3      0.39      54.6     121.1 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:00:55  107884.5      0.39      54.2     121.1 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:55  107898.9      0.38      53.9     121.1 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:55  107917.0      0.38      53.5     121.1 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:55  107937.7      0.37      53.0     121.1 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:00:55  107950.5      0.37      52.6     121.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:56  107972.6      0.37      51.9     121.1 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:00:56  107984.0      0.37      51.6     121.1 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:00:56  108034.8      0.36      51.2     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108052.4      0.36      50.4     218.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:56  108082.4      0.36      49.1     218.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:56  108090.2      0.36      48.8     218.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108103.2      0.36      48.6     218.0 path/path/path/genblk1.add_in_reg[31]/D
    0:00:56  108116.5      0.35      48.3     218.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:56  108139.4      0.35      47.6     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:00:56  108155.9      0.35      47.2     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108162.0      0.34      47.1     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108183.8      0.34      46.6     218.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:56  108208.5      0.34      45.9     218.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:56  108217.8      0.34      45.6     218.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108238.1      0.34      45.0     218.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:57  108241.5      0.33      44.9     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:57  108249.5      0.33      44.6     218.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:00:57  108257.7      0.33      44.6     218.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:00:57  108275.0      0.33      44.2     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:00:57  108287.5      0.33      43.8     218.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:57  108298.4      0.33      43.8     218.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:00:57  108306.4      0.33      43.6     218.0 path/path/path/genblk1.add_in_reg[31]/D
    0:00:57  108316.0      0.33      43.3     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:00:57  108325.3      0.32      43.2     218.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:57  108331.7      0.32      43.0     218.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:00:57  108344.2      0.32      42.8     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:00:57  108362.5      0.32      42.3     218.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:57  108374.8      0.32      42.1     218.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:00:57  108395.0      0.32      41.7     218.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:57  108407.5      0.32      41.6     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:58  108427.5      0.32      41.4     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:58  108455.9      0.32      40.4     218.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58  108478.5      0.31      39.8     218.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58  108490.5      0.31      39.5     218.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58  108501.9      0.31      39.1     218.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58  108509.1      0.31      39.0     218.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:00:58  108509.9      0.31      39.0     218.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:00:58  108523.7      0.31      38.8     218.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58  108536.5      0.31      38.7     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:58  108548.2      0.31      38.2     218.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58  108564.2      0.31      37.8     218.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58  108567.1      0.30      37.7     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:00:58  108588.4      0.30      37.3     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:58  108609.4      0.30      36.7     218.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:59  108619.2      0.30      36.6     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:00:59  108633.3      0.30      36.1     218.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:59  108648.2      0.30      35.6     218.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:59  108666.1      0.30      35.3     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:59  108682.5      0.29      35.1     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:00:59  108689.2      0.29      34.8     218.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:00:59  108703.0      0.29      34.6     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:59  108714.5      0.29      34.4     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:00:59  108718.5      0.29      34.3     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:00:59  108727.0      0.29      34.1     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:59  108738.1      0.28      34.0     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:59  108756.2      0.28      33.6     218.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:59  108757.0      0.28      33.6     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:00  108773.3      0.28      33.3     218.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:00  108782.3      0.28      33.1     218.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:00  108795.3      0.28      32.8     218.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:00  108806.0      0.28      32.6     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:00  108817.4      0.28      32.4     218.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:00  108845.6      0.28      31.8     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:00  108865.0      0.28      31.5     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:00  108869.0      0.28      31.5     218.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:00  108873.5      0.27      31.4     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:00  108883.1      0.27      31.1     218.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:00  108909.2      0.27      30.5     218.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:00  108925.4      0.27      30.1     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:00  108925.4      0.27      30.1     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:00  108931.0      0.27      30.0     218.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:01  108947.7      0.27      29.6     218.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:01  108950.9      0.27      29.6     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:01  108950.9      0.26      29.5     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:01  108963.7      0.26      29.3     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:01  108979.1      0.26      29.2     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109002.0      0.26      28.7     218.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:01  109014.5      0.26      28.5     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109039.8      0.26      28.2     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:01  109052.3      0.25      28.1     218.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109056.0      0.25      28.0     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:01  109076.5      0.25      27.8     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109101.8      0.25      27.4     218.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109128.1      0.25      27.1     218.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:02  109130.5      0.25      27.0     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:02  109140.6      0.24      26.8     218.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:02  109154.2      0.24      26.6     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109168.5      0.24      26.3     218.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:02  109176.0      0.24      26.1     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:02  109190.3      0.24      25.8     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:02  109190.3      0.24      25.8     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109199.1      0.23      25.7     242.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:02  109216.4      0.23      25.4     242.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:02  109232.1      0.23      24.9     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:02  109251.3      0.23      24.7     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109261.6      0.23      24.5     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109271.5      0.23      24.3     242.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:02  109280.8      0.23      24.2     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109301.8      0.23      23.7     242.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:03  109322.5      0.23      23.4     266.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109330.0      0.23      23.3     266.4 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109333.7      0.22      23.1     266.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109343.8      0.22      22.8     266.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:03  109350.7      0.22      22.7     266.4 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109356.9      0.22      22.6     266.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109361.1      0.22      22.5     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109371.0      0.22      22.4     266.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109378.7      0.22      22.3     266.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109390.4      0.22      22.1     266.4 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109392.2      0.22      22.1     266.4 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:03  109400.2      0.21      21.9     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109405.8      0.21      21.9     266.4 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:04  109415.9      0.21      21.8     266.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109429.5      0.21      21.6     266.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109436.1      0.21      21.4     266.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109447.6      0.21      21.3     266.4 path/path/path/genblk1.add_in_reg[31]/D
    0:01:04  109456.6      0.21      20.9     266.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109462.7      0.21      20.8     266.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109469.4      0.20      20.8     266.4 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109486.4      0.20      20.4     266.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109496.5      0.20      20.2     266.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109498.6      0.20      20.1     266.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109515.4      0.20      20.0     266.4 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109527.4      0.20      19.8     266.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109531.9      0.20      19.7     266.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109535.9      0.20      19.7     266.4 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:04  109538.3      0.20      19.6     266.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109540.7      0.20      19.6     266.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109548.6      0.20      19.5     266.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109559.5      0.19      19.2     266.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109560.3      0.19      19.2     266.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109565.7      0.19      19.0     266.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109569.4      0.19      18.9     266.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109579.5      0.19      18.7     266.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109585.1      0.19      18.5     266.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109597.1      0.19      18.4     266.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109606.9      0.19      18.3     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109612.2      0.19      18.1     266.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109623.7      0.18      17.9     266.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109635.9      0.18      17.7     266.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109649.5      0.18      17.6     266.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109665.7      0.18      17.4     266.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109683.0      0.18      17.2     266.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109690.4      0.18      17.1     266.4 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109695.2      0.18      17.1     266.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109702.7      0.18      16.9     266.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109716.5      0.18      16.7     266.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  109729.0      0.18      16.5     266.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109742.8      0.18      16.3     266.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  109744.4      0.18      16.2     266.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109751.6      0.18      16.2     266.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109751.3      0.17      16.2     266.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109755.1      0.17      16.1     266.4 path/path/path/genblk1.add_in_reg[31]/D
    0:01:06  109758.2      0.17      16.0     266.4 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109765.7      0.17      15.8     266.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109766.8      0.17      15.8     266.4 path/path/path/genblk1.add_in_reg[31]/D
    0:01:06  109766.8      0.17      15.8     266.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109768.1      0.17      15.7     266.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  109780.1      0.17      15.4     266.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  109796.6      0.17      15.3     266.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  109796.6      0.17      15.3     266.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109797.4      0.17      15.2     266.4 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109798.1      0.17      15.2     266.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  109800.8      0.17      15.2     266.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109801.6      0.16      15.1     266.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109823.4      0.16      14.9     266.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109835.4      0.16      14.8     266.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  109850.3      0.16      14.4     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109851.1      0.16      14.4     266.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109864.1      0.16      14.2     266.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  109881.9      0.16      14.1     266.4 path/path/path/genblk1.add_in_reg[31]/D
    0:01:07  109883.0      0.16      14.1     266.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  109902.2      0.16      13.9     266.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  109904.3      0.16      13.8     266.4 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109912.5      0.16      13.7     266.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109912.8      0.16      13.7     266.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109912.0      0.16      13.6     266.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109912.0      0.16      13.6     266.4 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109912.8      0.16      13.5     266.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109925.6      0.16      13.2     266.4 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109936.5      0.16      13.1     266.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109937.8      0.15      13.1     266.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109937.8      0.15      13.1     266.4 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109949.2      0.15      12.9     266.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109949.2      0.15      12.9     266.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109963.6      0.15      12.7     266.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  109969.2      0.15      12.7     266.4 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109973.2      0.15      12.6     266.4 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109983.3      0.15      12.6     266.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  109990.5      0.15      12.5     266.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:09  109993.1      0.15      12.4     266.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110007.8      0.15      12.1     266.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  110007.8      0.15      12.1     266.4 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110007.8      0.14      12.1     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110011.5      0.14      12.1     266.4 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110011.5      0.14      12.1     266.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110009.1      0.14      12.0     266.4 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110011.5      0.14      12.0     266.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110026.6      0.14      11.8     266.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  110028.8      0.14      11.8     266.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110036.2      0.14      11.6     266.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  110039.4      0.14      11.4     266.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110039.9      0.14      11.4     266.4 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110039.9      0.14      11.4     266.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  110046.6      0.13      11.4     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110053.5      0.13      11.3     266.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  110067.6      0.13      11.1     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110067.3      0.13      11.1     266.4 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110067.3      0.13      11.1     266.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110067.6      0.13      11.1     266.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  110074.8      0.13      11.0     266.4 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110077.4      0.13      11.0     266.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110087.6      0.13      10.9     266.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110095.3      0.13      10.8     266.4 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110096.3      0.13      10.8     266.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110095.5      0.13      10.7     266.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110099.3      0.13      10.7     266.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110100.6      0.13      10.7     266.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110103.0      0.13      10.7     266.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110107.0      0.13      10.6     266.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110117.1      0.13      10.4     266.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  110122.1      0.13      10.4     266.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110124.0      0.13      10.3     266.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110126.4      0.13      10.3     266.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110127.5      0.13      10.2     266.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  110128.3      0.13      10.2     266.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  110139.2      0.12      10.1     266.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110146.9      0.12      10.0     266.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  110166.0      0.12       9.8     266.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  110171.9      0.12       9.8     266.4 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110172.7      0.12       9.8     266.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110177.5      0.12       9.7     266.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110184.6      0.12       9.7     266.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110201.4      0.12       9.6     266.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110206.7      0.12       9.5     266.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110206.7      0.12       9.5     266.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110220.3      0.12       9.4     266.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110229.1      0.12       9.3     266.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110230.1      0.12       9.3     266.4 path/path/path/genblk1.add_in_reg[31]/D
    0:01:12  110243.7      0.12       9.2     266.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110261.3      0.12       9.0     266.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110264.4      0.12       8.9     266.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110282.5      0.12       8.7     266.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110282.5      0.12       8.7     266.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110285.2      0.12       8.7     266.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110291.0      0.12       8.6     266.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110301.7      0.12       8.5     266.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110303.8      0.11       8.4     266.4 path/path/path/genblk1.add_in_reg[31]/D
    0:01:13  110303.5      0.11       8.4     266.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110303.5      0.11       8.4     266.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110306.7      0.11       8.3     266.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110307.3      0.11       8.3     266.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110307.8      0.11       8.3     266.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110316.1      0.11       8.2     266.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110316.3      0.11       8.2     266.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110316.3      0.11       8.2     266.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110319.5      0.11       8.1     266.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110337.1      0.11       8.0     266.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110337.3      0.11       7.9     266.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  110339.5      0.11       7.9     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110341.9      0.11       7.9     266.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110344.0      0.11       7.8     266.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110352.5      0.11       7.8     266.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110356.5      0.11       7.7     266.4 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110367.9      0.11       7.6     266.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  110368.5      0.11       7.6     266.4 path/path/path/genblk1.add_in_reg[31]/D
    0:01:14  110378.0      0.11       7.5     266.4 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110389.7      0.11       7.3     266.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  110389.7      0.11       7.3     266.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  110389.7      0.10       7.3     266.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  110391.3      0.10       7.3     266.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110394.5      0.10       7.2     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110397.2      0.10       7.2     266.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110397.2      0.10       7.2     266.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110397.2      0.10       7.2     266.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110410.2      0.10       7.2     266.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15  110420.6      0.10       7.0     266.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110425.6      0.10       6.9     266.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110428.0      0.10       6.9     266.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15  110431.2      0.10       6.7     266.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110432.0      0.10       6.7     266.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110435.8      0.10       6.7     266.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110437.1      0.10       6.7     266.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110445.3      0.10       6.6     266.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110449.1      0.10       6.6     266.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110459.2      0.09       6.4     266.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  110462.1      0.09       6.4     266.4 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110468.2      0.09       6.3     266.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110474.3      0.09       6.3     266.4 path/path/path/genblk1.add_in_reg[31]/D
    0:01:16  110474.3      0.09       6.2     266.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110474.3      0.09       6.2     266.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  110474.3      0.09       6.2     266.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110478.6      0.09       6.1     266.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110478.8      0.09       6.1     266.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110495.3      0.09       6.0     266.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  110496.1      0.09       6.0     266.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110496.1      0.09       5.9     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110497.2      0.09       5.9     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110504.6      0.09       5.9     266.4 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:17  110504.6      0.09       5.9     266.4 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110505.2      0.09       5.8     266.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  110519.0      0.09       5.7     266.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  110522.2      0.09       5.7     266.4 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110523.8      0.09       5.7     266.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110527.3      0.08       5.6     266.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  110532.0      0.08       5.5     266.4 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110538.2      0.08       5.5     266.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110541.4      0.08       5.4     266.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110542.4      0.08       5.4     266.4 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110553.6      0.08       5.3     266.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  110553.6      0.08       5.3     266.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  110553.6      0.08       5.3     266.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  110553.3      0.08       5.3     266.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110558.4      0.08       5.3     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110563.7      0.08       5.3     266.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110564.2      0.08       5.2     266.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110564.2      0.08       5.2     266.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  110566.6      0.08       5.2     266.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  110566.6      0.08       5.1     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110568.5      0.08       5.1     266.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110573.5      0.08       5.1     266.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110575.9      0.08       5.0     266.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  110579.9      0.08       4.9     266.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110582.3      0.08       4.9     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110583.9      0.08       4.9     266.4 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110590.6      0.08       4.8     266.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110594.0      0.08       4.7     266.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110611.3      0.08       4.6     266.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19  110613.7      0.08       4.6     266.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19  110618.2      0.07       4.5     266.4 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110618.2      0.07       4.5     266.4 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110618.0      0.07       4.5     266.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19  110629.4      0.07       4.5     266.4 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110641.1      0.07       4.3     266.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19  110641.9      0.07       4.3     266.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110652.3      0.07       4.3     266.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19  110657.1      0.07       4.2     266.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110657.9      0.07       4.2     266.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110658.1      0.07       4.2     266.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110662.4      0.07       4.1     266.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:20  110663.4      0.07       4.1     266.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110664.2      0.07       4.1     266.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110665.0      0.07       4.0     266.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:20  110665.0      0.07       4.0     266.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110665.6      0.07       4.0     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110666.4      0.07       4.0     266.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110667.2      0.07       4.0     266.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:20  110678.6      0.07       3.9     266.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:20  110678.6      0.07       3.9     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110679.9      0.07       3.9     266.4 path/path/path/genblk1.add_in_reg[31]/D
    0:01:20  110681.5      0.07       3.9     266.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110681.5      0.07       3.9     266.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110681.3      0.07       3.9     266.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110683.9      0.07       3.8     266.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110697.0      0.07       3.7     266.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:21  110706.5      0.07       3.6     266.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:21  110708.9      0.07       3.6     266.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:21  110711.3      0.07       3.5     266.4 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110710.8      0.06       3.5     266.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110711.6      0.06       3.5     266.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110712.1      0.06       3.5     266.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110727.6      0.06       3.4     266.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110744.0      0.06       3.3     266.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110754.2      0.06       3.2     266.4 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:22  110764.3      0.06       3.1     266.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110766.4      0.06       3.0     266.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110777.8      0.05       2.9     266.4 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:22  110789.3      0.05       2.9     266.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110797.5      0.05       2.8     266.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110804.2      0.05       2.7     266.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:22  110810.0      0.05       2.7     266.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:22  110815.9      0.05       2.6     266.4 path/path/path/genblk1.add_in_reg[31]/D
    0:01:22  110822.5      0.05       2.5     266.4 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110828.4      0.05       2.5     266.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110835.3      0.04       2.4     266.4 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110847.0      0.04       2.4     266.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110853.1      0.04       2.3     266.4 path/path/path/genblk1.add_in_reg[31]/D
    0:01:22  110861.4      0.04       2.3     266.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:22  110866.4      0.04       2.2     266.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110875.2      0.04       2.2     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110880.5      0.04       2.1     266.4 path/path/path/genblk1.add_in_reg[31]/D
    0:01:23  110886.6      0.04       2.1     266.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110895.1      0.04       2.0     266.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110906.3      0.04       1.9     266.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110910.8      0.04       1.9     266.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:23  110919.1      0.04       1.8     266.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110922.8      0.04       1.8     266.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110928.6      0.04       1.8     266.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110934.5      0.03       1.7     266.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110944.3      0.03       1.7     266.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110960.8      0.03       1.6     266.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:23  110971.7      0.03       1.5     266.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:23  110978.4      0.03       1.4     266.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:23  110988.5      0.03       1.4     266.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110995.7      0.03       1.3     266.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:24  111014.3      0.03       1.2     266.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:24  111023.9      0.03       1.2     266.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:24  111030.5      0.03       1.1     266.4 path/path/path/genblk1.add_in_reg[31]/D
    0:01:24  111034.8      0.03       1.1     266.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:24  111043.8      0.02       1.0     266.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:24  111053.1      0.02       1.0     266.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:24  111061.6      0.02       0.9     266.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:24  111066.2      0.02       0.9     266.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:24  111076.8      0.02       0.9     266.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:24  111084.3      0.02       0.8     266.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:24  111092.0      0.02       0.8     266.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:24  111098.1      0.02       0.8     266.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:24  111100.5      0.02       0.7     266.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:24  111108.2      0.02       0.7     266.4 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:24  111117.8      0.02       0.7     266.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:24  111124.2      0.02       0.6     266.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:25  111128.7      0.02       0.6     266.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  111134.3      0.02       0.6     266.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:25  111138.5      0.02       0.6     266.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:25  111145.4      0.02       0.6     266.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  111148.1      0.01       0.5     266.4 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:25  111154.2      0.01       0.5     266.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:25  111160.9      0.01       0.5     266.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  111165.7      0.01       0.4     266.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:25  111169.6      0.01       0.4     266.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:25  111178.4      0.01       0.4     266.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  111185.6      0.01       0.3     266.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:25  111193.3      0.01       0.3     266.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:25  111197.6      0.01       0.3     266.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:25  111206.9      0.01       0.2     266.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:25  111213.5      0.01       0.2     266.4 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:25  111220.2      0.01       0.1     266.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:26  111229.2      0.01       0.1     266.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:26  111233.8      0.00       0.1     266.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  111240.1      0.00       0.1     266.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  111241.5      0.00       0.1     266.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:26  111247.6      0.00       0.1     266.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:26  111254.5      0.00       0.0     266.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  111261.1      0.00       0.0     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:26  111267.3      0.00       0.0     266.4 path/path/path/genblk1.add_in_reg[31]/D
    0:01:26  111271.5      0.00       0.0     266.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:26  111279.2      0.00       0.0     266.4 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:26  111281.6      0.00       0.0     266.4                          
    0:01:27  111277.4      0.00       0.0     266.4                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:27  111277.4      0.00       0.0     266.4                          
    0:01:27  111186.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:27  111186.7      0.00       0.0       0.0                          
    0:01:27  111186.7      0.00       0.0       0.0                          
    0:01:29  110666.4      0.06       0.5       0.0                          
    0:01:30  110620.1      0.06       0.5       0.0                          
    0:01:30  110597.2      0.06       0.5       0.0                          
    0:01:31  110574.9      0.06       0.5       0.0                          
    0:01:31  110556.2      0.06       0.5       0.0                          
    0:01:31  110537.6      0.06       0.5       0.0                          
    0:01:31  110520.1      0.06       0.5       0.0                          
    0:01:32  110502.5      0.06       0.5       0.0                          
    0:01:32  110493.5      0.06       0.5       0.0                          
    0:01:32  110477.0      0.06       0.5       0.0                          
    0:01:32  110468.5      0.06       0.5       0.0                          
    0:01:32  110460.0      0.06       0.5       0.0                          
    0:01:33  110451.4      0.06       0.5       0.0                          
    0:01:33  110442.9      0.06       0.5       0.0                          
    0:01:33  110434.4      0.06       0.5       0.0                          
    0:01:33  110425.9      0.06       0.5       0.0                          
    0:01:33  110425.9      0.06       0.5       0.0                          
    0:01:33  110442.7      0.04       0.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  110442.7      0.04       0.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  110442.7      0.04       0.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  110443.2      0.04       0.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  110446.7      0.03       0.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  110450.6      0.02       0.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  110450.4      0.02       0.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  110450.4      0.02       0.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  110459.7      0.02       0.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  110462.1      0.02       0.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  110463.7      0.02       0.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  110465.8      0.02       0.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110473.0      0.02       0.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  110475.7      0.01       0.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110475.1      0.01       0.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  110477.5      0.01       0.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  110477.5      0.01       0.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110477.5      0.01       0.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  110482.6      0.01       0.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  110483.4      0.01       0.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110483.4      0.01       0.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  110484.2      0.01       0.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110484.2      0.01       0.1       0.0                          
    0:01:36  110416.9      0.01       0.2       0.0                          
    0:01:36  110412.9      0.01       0.2       0.0                          
    0:01:36  110412.9      0.01       0.2       0.0                          
    0:01:36  110412.9      0.01       0.2       0.0                          
    0:01:36  110412.9      0.01       0.2       0.0                          
    0:01:36  110412.9      0.01       0.2       0.0                          
    0:01:36  110412.9      0.01       0.2       0.0                          
    0:01:36  110421.7      0.01       0.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:36  110421.9      0.01       0.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:36  110428.3      0.01       0.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:37  110429.1      0.01       0.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:37  110433.6      0.01       0.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:37  110433.6      0.01       0.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  110435.8      0.01       0.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:37  110436.0      0.01       0.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:37  110438.4      0.00       0.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  110440.0      0.00       0.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:37  110441.1      0.00       0.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:37  110442.1      0.00       0.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:37  110442.1      0.00       0.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:37  110442.1      0.00       0.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:37  110448.0      0.00       0.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  110448.8      0.00       0.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  110450.6      0.00       0.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110456.0      0.00       0.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  110459.4      0.00       0.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110462.1      0.00       0.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110462.6      0.00       0.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110469.5      0.00       0.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  110469.5      0.00       0.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110469.5      0.00       0.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110473.8      0.00       0.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  110474.9      0.00       0.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110475.7      0.00       0.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110476.7      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110482.3      0.00       0.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:38  110483.6      0.00       0.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:39  110433.4      0.00       0.0       0.0                          
    0:01:40  110352.2      0.00       0.0       0.0                          
    0:01:40  110335.5      0.00       0.0       0.0                          
    0:01:41  110310.2      0.00       0.0       0.0                          
    0:01:41  110291.0      0.00       0.0       0.0                          
    0:01:41  110267.4      0.00       0.0       0.0                          
    0:01:41  110245.0      0.00       0.0       0.0                          
    0:01:41  110226.1      0.00       0.0       0.0                          
    0:01:42  110139.2      0.00       0.0       0.0                          
    0:01:42  110022.7      0.00       0.0       0.0                          
    0:01:43  109981.2      0.00       0.0       0.0                          
    0:01:43  109926.1      0.00       0.0       0.0                          
    0:01:44  109872.6      0.00       0.0       0.0                          
    0:01:44  109815.2      0.00       0.0       0.0                          
    0:01:45  109804.8      0.00       0.0       0.0                          
    0:01:46  109802.9      0.00       0.0       0.0                          
    0:01:46  109798.4      0.00       0.0       0.0                          
    0:01:47  109796.8      0.00       0.0       0.0                          
    0:01:48  109776.9      0.01       0.1       0.0                          
    0:01:48  109776.9      0.01       0.1       0.0                          
    0:01:48  109776.9      0.01       0.1       0.0                          
    0:01:48  109776.9      0.01       0.1       0.0                          
    0:01:48  109776.9      0.01       0.1       0.0                          
    0:01:48  109776.9      0.01       0.1       0.0                          
    0:01:48  109778.7      0.01       0.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:48  109779.8      0.01       0.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:48  109781.1      0.00       0.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:48  109781.4      0.00       0.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:48  109785.9      0.00       0.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:48  109787.5      0.00       0.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:48  109794.4      0.00       0.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:48  109795.5      0.00       0.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:48  109798.7      0.00       0.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:48  109799.5      0.00       0.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:49  109800.3      0.00       0.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:49  109802.7      0.00       0.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:49  109802.7      0.00       0.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:49  109806.1      0.00       0.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:49  109808.5      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_16_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 12136 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 00:40:36 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_16_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              52793.020221
Buf/Inv area:                     2348.779990
Noncombinational area:           57015.502036
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                109808.522257
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 00:40:41 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  23.6443 mW   (88%)
  Net Switching Power  =   3.2201 mW   (12%)
                         ---------
Total Dynamic Power    =  26.8644 mW  (100%)

Cell Leakage Power     =   2.2577 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.2016e+04          514.1184        9.5632e+05        2.3486e+04  (  80.65%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.6284e+03        2.7060e+03        1.3014e+06        5.6358e+03  (  19.35%)
--------------------------------------------------------------------------------------------------
Total          2.3644e+04 uW     3.2201e+03 uW     2.2577e+06 nW     2.9122e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 00:40:41 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[1].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[1].path/path/genblk1.add_in_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[1].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[1].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[1].path/Mat_a_Mem/Mem/data_out_tri[1]/Z (TBUF_X2)
                                                          0.13       0.21 f
  path/genblk1[1].path/Mat_a_Mem/Mem/data_out[1] (memory_b16_SIZE16_LOGSIZE4_30)
                                                          0.00       0.21 f
  path/genblk1[1].path/Mat_a_Mem/data_out[1] (seqMemory_b16_SIZE16_30)
                                                          0.00       0.21 f
  path/genblk1[1].path/path/in0[1] (mac_b16_g1_15)        0.00       0.21 f
  path/genblk1[1].path/path/mult_21/a[1] (mac_b16_g1_15_DW_mult_tc_0)
                                                          0.00       0.21 f
  path/genblk1[1].path/path/mult_21/U838/ZN (INV_X1)      0.04       0.26 r
  path/genblk1[1].path/path/mult_21/U575/Z (XOR2_X1)      0.07       0.33 r
  path/genblk1[1].path/path/mult_21/U551/ZN (NAND2_X1)
                                                          0.05       0.38 f
  path/genblk1[1].path/path/mult_21/U878/ZN (OAI22_X1)
                                                          0.06       0.44 r
  path/genblk1[1].path/path/mult_21/U187/S (HA_X1)        0.06       0.50 f
  path/genblk1[1].path/path/mult_21/U794/ZN (NAND2_X1)
                                                          0.05       0.54 r
  path/genblk1[1].path/path/mult_21/U796/ZN (NAND3_X1)
                                                          0.04       0.58 f
  path/genblk1[1].path/path/mult_21/U788/ZN (NAND2_X1)
                                                          0.04       0.62 r
  path/genblk1[1].path/path/mult_21/U714/ZN (NAND3_X1)
                                                          0.04       0.66 f
  path/genblk1[1].path/path/mult_21/U728/ZN (NAND2_X1)
                                                          0.03       0.69 r
  path/genblk1[1].path/path/mult_21/U731/ZN (NAND3_X1)
                                                          0.05       0.74 f
  path/genblk1[1].path/path/mult_21/U567/ZN (NAND2_X1)
                                                          0.04       0.78 r
  path/genblk1[1].path/path/mult_21/U600/ZN (NAND3_X1)
                                                          0.03       0.81 f
  path/genblk1[1].path/path/mult_21/U646/ZN (NAND2_X1)
                                                          0.03       0.84 r
  path/genblk1[1].path/path/mult_21/U584/ZN (NAND3_X1)
                                                          0.04       0.88 f
  path/genblk1[1].path/path/mult_21/U657/ZN (NAND2_X1)
                                                          0.04       0.91 r
  path/genblk1[1].path/path/mult_21/U613/ZN (NAND3_X1)
                                                          0.04       0.95 f
  path/genblk1[1].path/path/mult_21/U640/ZN (NAND2_X1)
                                                          0.04       0.99 r
  path/genblk1[1].path/path/mult_21/U581/ZN (NAND3_X1)
                                                          0.04       1.03 f
  path/genblk1[1].path/path/mult_21/U672/ZN (NAND2_X1)
                                                          0.03       1.06 r
  path/genblk1[1].path/path/mult_21/U579/ZN (NAND3_X1)
                                                          0.04       1.10 f
  path/genblk1[1].path/path/mult_21/U606/ZN (NAND2_X1)
                                                          0.04       1.13 r
  path/genblk1[1].path/path/mult_21/U598/ZN (NAND3_X1)
                                                          0.04       1.17 f
  path/genblk1[1].path/path/mult_21/U709/ZN (NAND2_X1)
                                                          0.03       1.20 r
  path/genblk1[1].path/path/mult_21/U650/ZN (NAND3_X1)
                                                          0.04       1.24 f
  path/genblk1[1].path/path/mult_21/U722/ZN (NAND2_X1)
                                                          0.04       1.28 r
  path/genblk1[1].path/path/mult_21/U713/ZN (NAND3_X1)
                                                          0.04       1.32 f
  path/genblk1[1].path/path/mult_21/U829/ZN (NAND2_X1)
                                                          0.03       1.35 r
  path/genblk1[1].path/path/mult_21/U831/ZN (NAND3_X1)
                                                          0.04       1.39 f
  path/genblk1[1].path/path/mult_21/U835/ZN (NAND2_X1)
                                                          0.04       1.43 r
  path/genblk1[1].path/path/mult_21/U599/ZN (NAND3_X1)
                                                          0.04       1.46 f
  path/genblk1[1].path/path/mult_21/U628/ZN (NAND2_X1)
                                                          0.04       1.50 r
  path/genblk1[1].path/path/mult_21/U631/ZN (NAND3_X1)
                                                          0.04       1.54 f
  path/genblk1[1].path/path/mult_21/U693/ZN (NAND2_X1)
                                                          0.04       1.57 r
  path/genblk1[1].path/path/mult_21/U603/ZN (NAND3_X1)
                                                          0.04       1.61 f
  path/genblk1[1].path/path/mult_21/U698/ZN (NAND2_X1)
                                                          0.04       1.64 r
  path/genblk1[1].path/path/mult_21/U596/ZN (NAND3_X1)
                                                          0.04       1.68 f
  path/genblk1[1].path/path/mult_21/U634/ZN (NAND2_X1)
                                                          0.04       1.72 r
  path/genblk1[1].path/path/mult_21/U597/ZN (NAND3_X1)
                                                          0.04       1.75 f
  path/genblk1[1].path/path/mult_21/U679/ZN (NAND2_X1)
                                                          0.04       1.79 r
  path/genblk1[1].path/path/mult_21/U588/ZN (NAND3_X1)
                                                          0.04       1.83 f
  path/genblk1[1].path/path/mult_21/U685/ZN (NAND2_X1)
                                                          0.04       1.86 r
  path/genblk1[1].path/path/mult_21/U688/ZN (NAND3_X1)
                                                          0.04       1.90 f
  path/genblk1[1].path/path/mult_21/U666/ZN (NAND2_X1)
                                                          0.04       1.94 r
  path/genblk1[1].path/path/mult_21/U610/ZN (NAND3_X1)
                                                          0.04       1.97 f
  path/genblk1[1].path/path/mult_21/U622/ZN (NAND2_X1)
                                                          0.04       2.01 r
  path/genblk1[1].path/path/mult_21/U625/ZN (NAND3_X1)
                                                          0.04       2.04 f
  path/genblk1[1].path/path/mult_21/U704/ZN (NAND2_X1)
                                                          0.03       2.08 r
  path/genblk1[1].path/path/mult_21/U595/ZN (NAND3_X1)
                                                          0.04       2.12 f
  path/genblk1[1].path/path/mult_21/U734/ZN (NAND2_X1)
                                                          0.04       2.16 r
  path/genblk1[1].path/path/mult_21/U566/ZN (NAND3_X1)
                                                          0.04       2.19 f
  path/genblk1[1].path/path/mult_21/U819/ZN (NAND2_X1)
                                                          0.04       2.23 r
  path/genblk1[1].path/path/mult_21/U820/ZN (NAND3_X1)
                                                          0.04       2.27 f
  path/genblk1[1].path/path/mult_21/U824/ZN (NAND2_X1)
                                                          0.03       2.30 r
  path/genblk1[1].path/path/mult_21/U592/ZN (NAND3_X1)
                                                          0.04       2.34 f
  path/genblk1[1].path/path/mult_21/U616/ZN (NAND2_X1)
                                                          0.04       2.38 r
  path/genblk1[1].path/path/mult_21/U591/ZN (NAND3_X1)
                                                          0.04       2.42 f
  path/genblk1[1].path/path/mult_21/U808/ZN (NAND2_X1)
                                                          0.04       2.46 r
  path/genblk1[1].path/path/mult_21/U805/ZN (NAND3_X1)
                                                          0.04       2.49 f
  path/genblk1[1].path/path/mult_21/U812/ZN (NAND2_X1)
                                                          0.03       2.52 r
  path/genblk1[1].path/path/mult_21/U753/ZN (AND3_X1)     0.05       2.57 r
  path/genblk1[1].path/path/mult_21/product[31] (mac_b16_g1_15_DW_mult_tc_0)
                                                          0.00       2.57 r
  path/genblk1[1].path/path/genblk1.add_in_reg[31]/D (DFF_X2)
                                                          0.01       2.58 r
  data arrival time                                                  2.58

  clock clk (rise edge)                                   2.61       2.61
  clock network delay (ideal)                             0.00       2.61
  path/genblk1[1].path/path/genblk1.add_in_reg[31]/CK (DFF_X2)
                                                          0.00       2.61 r
  library setup time                                     -0.03       2.58
  data required time                                                 2.58
  --------------------------------------------------------------------------
  data required time                                                 2.58
  data arrival time                                                 -2.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
