----------------------------------------------------------------------------------

----------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

use work.BasicTypes.all;
use work.Helpers.all;
use work.ArchDefs.all;
use work.CoreConfig.all;
use work.InstructionState.all;

use work.PipelineGeneral.all;
use work.ForwardingNetwork.all;

--use work.Arith.all;

entity Core is
    generic(
        DEBUG_FILE_PREFIX: string := "CoreDB_"
    );
    Port ( clk : in  STD_LOGIC;
           reset : in  STD_LOGIC;
           en : in  STD_LOGIC;
			  
		   -- address fot program mem
           iadrvalid: out std_logic;
		   iadr : out  Mword;
		   -- instruction input
		   ivalid: in std_logic;
           iin : in  WordArray(0 to PIPE_WIDTH-1);
			  
		   -- Mem load interface
		   dread: out std_logic;
           dadr : out  Mword;
		   dvalid: in std_logic;			  
           din : in  Mword;
			  
		   -- Mem store interface
		   dwrite: out std_logic;
		   doutadr: out Mword;
           dout : out  Mword;
			  
		   intallow: out std_logic;
		   intack: out std_logic;
		   -- Interrupt input (int0) and additional input (int1)
           int0 : in  STD_LOGIC;
           int1 : in  STD_LOGIC;
			  
		   filladr: in Mword;
		   fillready: in std_logic;
			  
		   -- Other buses for development 
           iaux : in  Mword;
           oaux : out  Mword			  
			  
		);
end Core;


architecture Behavioral of Core is
    signal pcDataSig, frontCausing, execCausing, lateCausing: InstructionState := DEFAULT_INSTRUCTION_STATE;

    signal pcSending, frontAccepting, bpAccepting, bpSending, renameAccepting, frontLastSending,
           frontEventSignal, bqAccepting, acceptingSQ, almostFullSQ, acceptingLQ, almostFullLQ, dbEmpty,
           canSendFront, canSendRename, canSendBuff,
           execEventSignal, lateEventSignal, lateEventSetPC: std_logic := '0';
    
    signal robSending, robAccepting, renamedSending, commitAccepting, oooAccepting, lsbrAccepting, lsbrAcceptingMore, renamedSendingBuff,
            issueQueuesAccepting, issueQueuesAcceptingMore, renameSendingBr, stopRename,
            queuesAccepting, queuesAcceptingMore, iqAcceptingI0, iqAcceptingM0, iqAcceptingF0, iqAcceptingS0, iqAcceptingSF0, dispatchAccepting,
            robAcceptingMore, iqAcceptingMoreI0, iqAcceptingMoreM0, iqAcceptingMoreF0, iqAcceptingMoreS0, iqAcceptingMoreSF0,
            sbSending, sbEmpty, sysRegRead, sysRegSending, intSignal, committedSending: std_logic := '0';

    signal frontDataLastLiving, TMP_frontDataSpMasked,
            renamedDataLivingFloatPre, renamedDataMerged, renamedDataLivingMem, renamedDataLivingRe, renamedDataLivingFloatRe,
            renamedDataLivingReMem, renamedDataLivingMemBuff, renamedDataLivingBuff, dispatchBufferDataInt,
            dataOutROB, renamedDataToBQ, renamedDataToSQ, renamedDataToLQ, bqData, bpData, committedOut: 
                InstructionSlotArray(0 to PIPE_WIDTH-1) := (others => DEFAULT_INSTRUCTION_SLOT);

    signal bqCompare, bqSelected, bqUpdate, sqValueInput, preAddressInput, sqAddressInput, sqSelectedOutput, lqAddressInput, lqSelectedOutput: InstructionSlot := DEFAULT_INSTRUCTION_SLOT;
    signal specialAction, specialActionBuffOut, specialOutROB, lastEffectiveOut, bqTargetData: InstructionSlot := DEFAULT_INSTRUCTION_SLOT;
    
    signal bqPointer, lqPointer, sqPointer, preIndexSQ, preIndexLQ: SmallNumber := (others => '0');
           
    signal commitGroupCtr: InsTag := (others => '0');
    signal newIntDests, newFloatDests: PhysNameArray(0 to PIPE_WIDTH-1) := (others => (others => '0'));

    signal intType: std_logic_vector(0 to 1) := (others => '0');
    signal sysRegReadValue: Mword := (others => '0');
    signal sysRegReadSel: slv5 := (others => '0');

    signal execOutputs1, execOutputs2: InstructionSlotArray(0 to 3) := (others => DEFAULT_INSTRUCTION_SLOT);    
    signal dataFromSB: InstructionSlotArray(0 to 3) := (others => DEFAULT_INSTRUCTION_SLOT);

    signal cycleCounter: Word := (others => '0');
    
    signal events, eventsOnlyLate: EventState := ('0', '0', DEFAULT_INSTRUCTION_STATE);
    
    signal ch0, ch1, ch2, ch3, ch4: std_logic := '0';
begin

    MONITOR: process (clk)
    begin
        if rising_edge(clk) then
            cycleCounter <= addInt(cycleCounter, 1);
        end if;
    end process;

    intSignal <= int0 or int1;
    intType <= (int0, int1);

	UNIT_SEQUENCER: entity work.UnitSequencer(Behavioral)
	generic map(DEBUG_FILE_PREFIX => DEBUG_FILE_PREFIX)
    port map (
        clk => clk, reset => reset, en => '0',
        
        -- sys reg interface
        sysRegReadSel => sysRegReadSel,
        sysRegReadValue => sysRegReadValue,

        -- to front pipe
        frontAccepting => frontAccepting,
        pcDataLiving => pcDataSig,
        pcSending => pcSending,
        
        intAllowOut => intallow,
        intAckOut => intack,
        intRejOut => open,--
        -- Events in
        intSignal => intSignal,
        intType => intType,
        execEventSignal => execEventSignal,
        execCausing => execCausing,
        
        frontEventSignal => frontEventSignal,
        frontCausing => frontCausing,
        
        -- Events out
        lateEventOut => lateEventSignal,
        lateEventSetPC => lateEventSetPC,
        lateCausing => lateCausing,
        -- Data from front pipe interface        
        frontLastSending => frontLastSending,
        frontDataLastLiving => frontDataLastLiving,

        -- Interface from ROB
        commitAccepting => commitAccepting,
        sendingFromROB => robSending,    
        robDataLiving => dataOutROB,
        robSpecial => specialOutROB,
        ---
        dataFromBQV => bqData,
        bqTargetData => bqTargetData,

        sbSending => sbSending,
        dataFromSB => dataFromSB(0),
        sbEmpty => sbEmpty,

        commitGroupCtrOut => commitGroupCtr,
        
        committedOut => committedOut,
        committedSending => committedSending,
        
        lastEffectiveOut => lastEffectiveOut,
        
        doneSig => oaux(0),
        failSig => oaux(1)
    );
        
        
    iadr <= pcDataSig.ip;
    iadrvalid <= pcSending;
       
	UNIT_FRONT: entity work.UnitFront(Behavioral)
    port map(
        clk => clk, reset => '0', en => '0',
        
        iin => iin,
                    
        pcDataLiving => pcDataSig,
        pcSending => pcSending,    
        frontAccepting => frontAccepting,
    
        bpAccepting => bqAccepting,
        bpSending => bpSending,
        bpData => bpData,
    
        renameAccepting => canSendFront,
        dataLastLiving => frontDataLastLiving,
        lastSending => frontLastSending,
        
        frontEventSignal => frontEventSignal,
        frontCausing => frontCausing,
        
        execCausing => execCausing,
        lateCausing => lateCausing,
        
        execEventSignal => execEventSignal,
        lateEventSignal => lateEventSignal,
        lateEventSetPC => lateEventSetPC
    );    

            
    REGISTER_MANAGER: entity work.UnitRegManager(Behavioral)
    port map(
        clk => clk,
        renameAccepting => renameAccepting,
        frontLastSending => frontLastSending,
        frontDataLastLiving => frontDataLastLiving,
        
        TMP_spMaskedDataOut => TMP_frontDataSpMasked,
        
        nextAccepting => canSendRename,
        
        renamedDataLiving => renamedDataLivingRe,
        renamedDataLivingFloat => renamedDataLivingFloatPre,        
        renamedSending => renamedSending,

        renamingBr => renameSendingBr,

        bqPointer => bqPointer,
        sqPointer => sqPointer,
        lqPointer => lqPointer,

        robDataLiving => dataOutROB,
        sendingFromROB => robSending,
        
        newPhysDestsOut => newIntDests,
        newFloatDestsOut => newFloatDests,
            
        specialActionOut => specialAction,
            
        commitGroupCtr => commitGroupCtr,
		
		execCausing => execCausing,
        lateCausing => lateCausing,
        
        execEventSignal => execEventSignal,
        lateEventSignal => lateEventSignal
    );

    -- CAREFUL: this must block renaming of a group if there will be no place for it in IQs the next cycle;
    --          Because stalling at Rename is illegal, sending to Rename has to depend on free slots 
    --          after accounting for current group at Rename that will use some resources!  

    oooAccepting <= queuesAcceptingMore and renameAccepting;
    lsbrAccepting <= robAccepting and acceptingSQ and acceptingLQ;
    lsbrAcceptingMore <= robAcceptingMore and not almostFullSQ and not almostFullLQ;
    
    issueQueuesAccepting <= iqAcceptingI0 and iqAcceptingM0 and iqAcceptingS0 and iqAcceptingF0 and iqAcceptingSF0;
    issueQueuesAcceptingMore <= iqAcceptingMoreI0 and iqAcceptingMoreM0 and iqAcceptingMoreS0 and iqAcceptingMoreF0 and iqAcceptingMoreSF0;
    
    queuesAccepting <= lsbrAccepting and issueQueuesAccepting;
    queuesAcceptingMore <= lsbrAcceptingMore and issueQueuesAcceptingMore;

    -- From Rename we send to OOO if it accepts and DB is empty. If DB is not empty, we have to drain it first!
    renamedDataLivingBuff <= dispatchBufferDataInt;

    renamedDataLivingFloatRe <= mergeFP(renamedDataLivingRe, renamedDataLivingFloatPre);

    renamedDataMerged <= renamedDataLivingBuff;
    
    renamedDataLivingReMem <= TMP_recodeMem(renamedDataLivingRe);
    renamedDataLivingMemBuff <= TMP_recodeMem(renamedDataLivingBuff);

    DISPATCH_BUFFER: entity work.DispatchBuffer(Transparent)
    port map(
        clk => clk,
        
        specialAction => specialAction,
        nextAccepting => canSendBuff,
                                 
        accepting => dispatchAccepting,
        prevSending => renamedSending,
        dataIn => renamedDataLivingRe,            
        sending => renamedSendingBuff,
        dataOut => dispatchBufferDataInt,
        specialOut => specialActionBuffOut,
        
        execEventSignal => execEventSignal,
        lateEventSignal => lateEventSignal,        
        empty => dbEmpty            
    );

    events <= (lateEventSignal, execEventSignal, execCausing);

    eventsOnlyLate <= (lateEvent => lateEventSignal, execEvent => '0', execCausing => DEFAULT_INS_STATE);

	REORDER_BUFFER: entity work.ReorderBuffer(Behavioral)
	port map(
		clk => clk, reset => '0', en => '0',
		
		lateEventSignal => lateEventSignal,

		execEndSigs1 => execOutputs1,
		execEndSigs2 => execOutputs2,
		
		inputSpecial => specialActionBuffOut,		
		inputData => renamedDataMerged,
		prevSending => renamedSendingBuff,
		
		acceptingOut => robAccepting,
		acceptingMore => robAcceptingMore,
		
		nextAccepting => commitAccepting,
		sendingOut => robSending, 
		outputData => dataOutROB,
		outputSpecial => specialOutROB		
	);
   
         OLD_FLOW: if true generate
            canSendFront <= oooAccepting;
            canSendRename <= queuesAccepting;
            canSendBuff <= queuesAccepting;
         end generate;
         
          NEW_FLOW: if false generate
             canSendFront <= renameAccepting and not stopRename;
             canSendRename <= dispatchAccepting;
             canSendBuff <= not stopRename;
          end generate;         
         
    STOP_RENAME: process (clk)
    begin
        if rising_edge(clk) then
            if queuesAcceptingMore = '0' then
                stopRename <= '1';
            elsif queuesAcceptingMore = '1' then
                stopRename <= '0';
            end if;
        end if;
    end process;
    

    MAIN_VIEW: if VIEW_ON generate
        use work.Viewing.all;
        
        signal frontEv, execEv, lateEv: InstructionSlot := DEFAULT_INS_SLOT;
        signal frontEvStr, execEvStr, lateEvStr: InsString := (others => ' ');
        signal renamedText, committedText: InsStringArray(0 to PIPE_WIDTH-1) := (others => (others => ' '));
        signal lastEffectiveText: InsString := (others => ' ');
        
        signal renamedIntTextRe, renamedFloatTextRe, renamedMergedText, renamedTextBQ, renamedTextLQ, renamedTextSQ: GenericStageView;   
        signal robOutText: GenericStageView;          
    begin
        frontEv <= (frontEventSignal, frontCausing);
        execEv  <= (execEventSignal,  execCausing);
        lateEv  <= (lateEventSignal,  lateCausing);

        renamedMergedText <= getInsStringArray(renamedDataMerged);
        
        renamedText <= getInsStringArray(renamedDataMerged, physDisasm);
        committedText <= getInsStringArray(committedOut, physDisasm);
        lastEffectiveText <= getInsString(lastEffectiveOut, physDisasm);
        
        renamedTextBQ <= getInsStringArray(renamedDataToBQ);
        renamedTextLQ <= getInsStringArray(renamedDataToLQ);
        renamedTextSQ <= getInsStringArray(renamedDataToSQ);
        
        
        renamedIntTextRe <= getInsStringArray(renamedDataLivingRe);
        renamedFloatTextRe <= getInsStringArray(renamedDataLivingFloatRe);
        
        robOutText <= getInsStringArray(dataOutROB);
        
        frontEvStr <= getInsString(frontEv, control);
        execEvStr <= getInsString(execEv, control);
        lateEvStr <= getInsString(lateEv, control);
                       
        process (clk)
        begin
           if rising_edge(clk) then 
--                if cmpGtU(cycleCounter, 10) = '1' then --and cmpLtU(cycleCounter, 1000) = '1' then
--                end if;                         
             end if;
        end process;
    end generate;

    TEMP_EXEC: block
        use work.LogicExec.all;
        
        -- TODO? Change syntax to array per subpipe rather then independent vars for each stage? Consider forking pipes like Mem 
        
        -- Selection from IQ and state after Issue stage
        signal slotSelI0, slotIssueI0,      slotIssueI0_A,
                    slotRegReadI0, slotPreExecI0,
               slotSelI1, slotIssueI1,
                    slotRegReadI1,
               slotSelM0, slotIssueM0,
                    slotRegReadM0, slotPreExecM0,
               slotSel3, slotIssue3,
               slotSelF0, slotIssueF0, slotRegReadF0,
               slotSel4, slotIssue4, slotSel5, slotIssue5, slotSel6, slotIssue6: SchedulerEntrySlot := DEFAULT_SCH_ENTRY_SLOT;
        -- Exec stages
        signal slotI0_E0, slotI0_E1, slotI0_E2,
               slotI1_E0, slotI1_E1, slotI1_E2,
               slotM0_E0,
               slotM0_E0i, slotM0_E1i, slotM0_E2i, -- Here logical stages get split into Int and FP
               slotM0_E0f, slotM0_E1f, slotM0_E2f,
               slot3_E0,  slot3_E1,slot3_E2,
               slotF0_E0, slotF0_E1, slotF0_E2,
               slot4_E0, slot4_E1, slot4_E2, slot5_E0, slot5_E1, slot5_E2: InstructionSlotArray(0 to 0) := (others => DEFAULT_INSTRUCTION_SLOT);
        -- Delay stages - after Exec
        signal slotI0_D0,  slotI0_D1,
               slotI1_D0,  slotI1_D1,
               slotM0_D0i, slotM0_D1i, -- Continued split of Int and FP
               slotM0_D0f, slotM0_D1f,               
               slot3_D0, slot3_D1,
               slotF0_D0, slotF0_D1, 
               slot4_D0, slot4_D1, slot5_D0, slot5_D1:
                            InstructionSlotArray(0 to 0) := (others => DEFAULT_INSTRUCTION_SLOT);                       
        
        signal sendingFinalI0, sendingFinalI1, sendingFinalM0, sendingFinalSVI, sendingFinalSVF, sendingFinalF0: std_logic := '0';
        signal slotFinalI0, slotFinalI1, slotFinalM0, slotFinalSVI, slotFinalSVF, slotFinalF0: InstructionSlotArray(0 to 0) := (others => DEFAULT_INSTRUCTION_SLOT);
        
        ----
        signal schedDataI0, dataToQueueI0: SchedulerEntrySlotArray(0 to PIPE_WIDTH-1) := (others => DEFAULT_SCH_ENTRY_SLOT);
        signal schedDataM0, dataToQueueM0: SchedulerEntrySlotArray(0 to PIPE_WIDTH-1) := (others => DEFAULT_SCH_ENTRY_SLOT);      
        signal schedDataF0, dataToQueueF0: SchedulerEntrySlotArray(0 to PIPE_WIDTH-1) := (others => DEFAULT_SCH_ENTRY_SLOT);
        signal schedDataStoreValue, schedDataStoreValueFloat: SchedulerEntrySlotArray(0 to PIPE_WIDTH-1) := (others => DEFAULT_SCH_ENTRY_SLOT);

            signal NEW_ARR_DUMMY, newArrShared: SchedulerEntrySlotArray(0 to PIPE_WIDTH-1) := (others => DEFAULT_SCH_ENTRY_SLOT);

        signal dataToIssueIntStoreValue, dataToRegReadIntStoreValue, dataToExecStoreValue, dataToExecIntStoreValue, dataToExecFloatStoreValue,
               dataToIssueFloatStoreValue, dataToRegReadFloatStoreValue: SchedulerEntrySlot := DEFAULT_SCH_ENTRY_SLOT;
        signal  sendingToExecI0, sendingToExecM0,
                sendingToIssueStoreValue, sendingToRegReadStoreValue, sendingStoreValue, sendingToIssueFloatStoreValue: std_logic := '0';
        signal sentCancelledI0, sentCancelledI1, sentCancelledM0, sentCancelledM1, sentCancelledF0, sentCancelledSVI, sentCancelledSVF: std_logic := '0';

       signal emptyI0, emptyI1, emptyM0, emptyM1, emptySVI, emptySVF, emptyF0: std_logic := '0';  

       --==============----------
       signal intStoreMask, floatStoreMask, memMask, memMaskInt, memMaskFloat: std_logic_vector(0 to PIPE_WIDTH-1) := (others => '0');
      ----==============----------
       
       signal regsSelI0,           regsSelM0, regsSelS0, regsSelFloatA, regsSelFloatC, regsSelFS0, regsSelF0: PhysNameArray(0 to 2) := (others => (others => '0'));
       signal regValsI0, regValsB, regValsM0, regValsS0, regValsE, regValsFloatA, regValsFloatB, regValsFloatC, regValsFS0, regValsF0: MwordArray(0 to 2) := (others => (others => '0'));
       signal readyRegFlagsInt, readyRegFlagsFloat, readyRegFlagsIntNext, readyRegFlagsSV, readyRegFlagsFloatNext, readyRegFlagsFloatSV:
                 std_logic_vector(0 to 3*PIPE_WIDTH-1) := (others => '0');
        
       signal fni, fniInt_T, fniFloat_T,  fniFloat, fniEmpty: ForwardingInfo := DEFAULT_FORWARDING_INFO;
       signal fmaInt: ForwardingMatchesArray(0 to PIPE_WIDTH-1) := (others => DEFAULT_FORWARDING_MATCHES);

       -- Issue control 
       signal issuedStoreDataInt, issuedStoreDataFP, allowIssueStoreDataInt, allowIssueStoreDataFP, allowIssueStageStoreDataFP: std_logic := '0';
       signal memSubpipeSent, fp0subpipeSelected, lockIssueI0, allowIssueI0, lockIssueM0, allowIssueM0, lockIssueF0, allowIssueF0, memLoadReady,
                intWriteConflict: std_logic := '0';
                
       signal sendingToIntWriteQueue, sendingToFloatWriteQueue, sendingToIntRF, sendingToFloatRF: std_logic := '0';
       signal dataToIntWriteQueue, dataToFloatWriteQueue, dataToIntRF, dataToFloatRF: InstructionSlotArray(0 to 0) := (others => DEFAULT_INSTRUCTION_SLOT);
       
       signal sendingFromDLQ, sendingToAgu, sendingToRegReadI0, sendingToRegReadM0: std_logic := '0';       
       signal dataFromDLQ: InstructionState := DEFAULT_INSTRUCTION_STATE;
       
       signal outSigsI0, outSigsM0, outSigsSVI, outSigsSVF, outSigsF0: IssueQueueSignals := (others => '0');
       
       signal subpipeI0_Sel, subpipeI0_RegRead, subpipeI0_E0,            subpipeI0_D0,
                             subpipeI0_PreExec,
              subpipeM0_Sel, subpipeM0_RegRead, subpipeM0_E0, --subpipeM0_E1, subpipeM0_E2, subpipeM0_E3,         subpipeM0_D0, subpipeM0_D1,               
                                                subpipeM0_E0i,  subpipeM0_E1i, subpipeM0_E2i, subpipeM0_E3i,         subpipeM0_D0i, subpipeM0_D1i,
                                                subpipeM0_E0f,  subpipeM0_E1f, subpipeM0_E2f, subpipeM0_E3f,         subpipeM0_D0f, subpipeM0_D1f,
                             --subpipeM0_PreExec,
                                                              
              subpipeF0_Sel, subpipeF0_RegRead, subpipeF0_E0, subpipeF0_E1,subpipeF0_E2, subpipeF0_D0,
              subpipe_DUMMY
                : ExecResult := DEFAULT_EXEC_RESULT;
                
       signal unfoldedAluOp: work.LogicExec.AluControl := work.LogicExec.DEFAULT_ALU_CONTROL;         
    begin
        
        SUBPIPE_ALU: block
           signal dataToAlu, dataToBranch: InstructionSlotArray(0 to 0) := (others => DEFAULT_INSTRUCTION_SLOT);           
           signal dataFromBranch: InstructionSlot := DEFAULT_INSTRUCTION_SLOT;
           signal branchData: InstructionState := DEFAULT_INSTRUCTION_STATE;
           
           signal inputDataArray: InstructionSlotArray(0 to PIPE_WIDTH-1) := (others => DEFAULT_INS_SLOT);
           signal schedInfoA, schedInfoUpdatedA: work.LogicIssue.SchedulerInfoArray(0 to PIPE_WIDTH-1) := (others => work.LogicIssue.DEFAULT_SCHEDULER_INFO);
           
           signal sendingBranch: std_logic := '0';
           
                signal TMP_word0, TMP_word1: Word := (others => '0');   
        begin
            fmaInt <= work.LogicIssue.findForwardingMatchesArray(schedInfoA, fni);
        
            inputDataArray <= makeSlotArray(extractData(TMP_recodeALU(renamedDataLivingRe)), getAluMask(renamedDataLivingRe));
            schedInfoA <= work.LogicIssue.getIssueInfoArray(inputDataArray, true);
            schedInfoUpdatedA <= work.LogicIssue.updateSchedulerArray(schedInfoA, fni, fmaInt, true, false, FORWARDING_MODES_INT_D);
              
            IQUEUE_I0: entity work.IssueQueue(Behavioral)--UnitIQ
            generic map(
                IQ_SIZE => IQ_SIZE_I0,
                FORWARDING(0 to 2) => FORWARDING_MODES_INT(0 to 2),
                FORWARDING_D(0 to 2) => FORWARDING_MODES_INT_D(0 to 2)
            )
            port map(
                clk => clk, reset => '0', en => '0',
        
                acceptingOut => iqAcceptingI0,
                acceptingMore => iqAcceptingMoreI0,
                
                prevSendingOK => renamedSending,
                newArr => schedInfoUpdatedA,            
                    newArr_Alt => NEW_ARR_DUMMY,
                    newArrOut => newArrShared,
                fni => fni,
                readyRegFlags => readyRegFlagsInt,
                nextAccepting => allowIssueI0,
                events => events,            
                schedulerOut => slotSelI0,
                outputSignals => outSigsI0
            );
            
                ISSUE_STAGE_I0_NEW: entity work.IssueStage
                generic map(USE_IMM => true, TMP_DELAY => true, NEW_RR => true)
                port map(
                    clk => clk, reset => '0', en => '0',      
                    prevSending => outSigsI0.sending,
                    nextAccepting => '1',    
                    input => slotSelI0,               
                    output => slotIssueI0,
                    events => events,         
                    fni => fni,
                    regValues => (others => (others => '0'))
                );
            
                subpipeI0_Sel <= makeExecResult(slotIssueI0, slotIssueI0.full);

                sendingToRegReadI0 <= slotIssueI0.full and not outSigsI0.cancelled;
                        
                RR_STAGE_ALU_NEW: entity work.IssueStage
                generic map(USE_IMM => true, REGS_ONLY => false, TMP_DELAY => false, NEW_RR => true)
                port map(
                    clk => clk, reset => '0', en => '0',
                    prevSending => sendingToRegReadI0,
                    nextAccepting => '1',
                    input => slotIssueI0,                
                    output => slotRegReadI0,
                    events => events,
                    fni => fni,
                    regValues => regValsI0   
                );
                    
                    ALU_OP_UNFOLD: process (clk)
                    begin
                        if rising_edge(clk) then
                            unfoldedAluOp <= work.LogicExec.getAluControl(slotIssueI0.ins.specificOperation.arith);
                        end if;
                    end process;
                              
                    subpipeI0_RegRead <= makeExecResult(slotRegReadI0, slotRegReadI0.full);

                slotPreExecI0 <= slotRegReadI0 when TMP_PARAM_I0_DELAY else slotIssueI0;
                sendingToExecI0 <= slotRegReadI0.full when TMP_PARAM_I0_DELAY else sendingToRegReadI0;
                subpipeI0_PreExec <= subpipeI0_RegRead when TMP_PARAM_I0_DELAY else subpipeI0_Sel;


                    TMP_word0 <= work.Arith.addExtNew(slotPreExecI0.state.args(0), slotPreExecI0.state.args(1), '0');
                    TMP_word1 <= work.Arith.addExtNew(slotPreExecI0.state.args(0), slotPreExecI0.state.args(1), '1');

            dataToAlu(0) <= (sendingToExecI0, executeAlu(slotPreExecI0.ins, slotPreExecI0.state, bqSelected.ins, branchData, unfoldedAluOp));
          
            STAGE_I0_E0: entity work.GenericStage2(Behavioral)
            generic map(
                COMPARE_TAG => '0'
            )
            port map(
                clk => clk, reset => '0', en => '0',
                input => dataToAlu(0),
                output => slotI0_E0(0),        
                events => eventsOnlyLate
            );      
                subpipeI0_E0 <= makeExecResult(slotI0_E0(0), slotI0_E0(0).full);

                
                sendingFinalI0 <= slotI0_E0(0).full;
                slotFinalI0 <= slotI0_E0;

            branchData <= basicBranch(slotPreExecI0.ins, slotPreExecI0.state, bqSelected.ins);                  
            
            dataToBranch(0) <= (sendingToExecI0 and slotPreExecI0.state.branchIns, branchData);            
            bqCompare <= (dataToBranch(0).full, slotPreExecI0.ins);
            
            STAGE_I0_E0_BRANCH: entity work.GenericStage2(Behavioral)
            generic map(
                COMPARE_TAG => '0'
            )
            port map(
                clk => clk, reset => '0', en => '0',
                input => dataToBranch(0),
                output => dataFromBranch,
                events => eventsOnlyLate                  
            );
                sendingBranch <= dataFromBranch.full;
            
            -- TODO: enable a stage of delay after this
            execEventSignal <= dataFromBranch.ins.controlInfo.newEvent and sendingBranch;
            execCausing <= clearDbCausing(dataFromBranch.ins);
            bqUpdate <= dataFromBranch;
        end block;
         
            
        SUBPIPE_MEM: block
           signal dataToAgu, dataToAguInt, dataToAguFloat,
                         dataInMem0, dataInMemInt0, dataInMemFloat0, dataInMem1, dataInMemInt1, dataInMemFloat1: InstructionSlotArray(0 to 0) := (others => DEFAULT_INSTRUCTION_SLOT);

           signal inputDataArray: InstructionSlotArray(0 to PIPE_WIDTH-1) := (others => DEFAULT_INS_SLOT);           
           signal schedInfoA, schedInfoUpdatedA: work.LogicIssue.SchedulerInfoArray(0 to PIPE_WIDTH-1);
           
           signal dataOutMem0: InstructionSlotArray(0 to 0) := (others => DEFAULT_INSTRUCTION_SLOT);
           signal memLoadValue: Mword := (others => '0');                                                               
        begin        
           memMaskInt <= getMemMask(renamedDataLivingRe);

           inputDataArray <= makeSlotArray(removeArg2(extractData(renamedDataLivingReMem)), memMaskInt);
           schedInfoA <= work.LogicIssue.getIssueInfoArray(inputDataArray, true);
           schedInfoUpdatedA <= work.LogicIssue.updateSchedulerArray(schedInfoA, fni, fmaInt, true, false, FORWARDING_MODES_INT_D);
                        
		   IQUEUE_MEM: entity work.IssueQueue(Behavioral)--UnitIQ
           generic map(
               IQ_SIZE => IQ_SIZE_M0,
               ALT_INPUT => false,
               FORWARDING(0 to 2) => FORWARDING_MODES_INT(0 to 2),
               FORWARDING_D(0 to 2) => FORWARDING_MODES_INT_D(0 to 2)
           )
           port map(
               clk => clk, reset => '0', en => '0',
       
               acceptingOut => iqAcceptingM0,
               acceptingMore => iqAcceptingMoreM0,
               prevSendingOK => renamedSending,
               newArr => schedInfoUpdatedA,
                    newArr_Alt => newArrShared,
               fni => fni,
               readyRegFlags => readyRegFlagsInt,
               nextAccepting =>allowIssueM0,
               events => events,
               schedulerOut => slotSelM0,
               outputSignals => outSigsM0
           );

               ISSUE_STAGE_MEM: entity work.IssueStage
               generic map(USE_IMM => true, TMP_DELAY => true, NEW_RR => true)
               port map(
                   clk => clk, reset => '0', en => '0',      
                   prevSending => outSigsM0.sending,
                   nextAccepting => '1',
                   input => slotSelM0,
                   output => slotIssueM0,
                   events => events,
                   fni => fni,
                   regValues => (others => (others => '0'))   
               );
                   
                subpipeM0_Sel <= makeExecResult(slotIssueM0, slotIssueM0.full);

                sendingToRegReadM0 <= slotIssueM0.full and not outSigsM0.cancelled;

                RR_STAGE_MEM: entity work.IssueStage
                generic map(USE_IMM => true, REGS_ONLY => false, TMP_DELAY => false, NEW_RR => true)
                port map(
                    clk => clk, reset => '0', en => '0',
                    prevSending => sendingToRegReadM0,
                    nextAccepting => '1',
                    input => slotIssueM0,                
                    output => slotRegReadM0,
                    events => events,
                    fni => fni,
                    regValues => regValsM0  
                );
             
                subpipeM0_RegRead <= makeExecResult(slotRegReadM0, slotRegReadM0.full);
        
                slotPreExecM0 <= slotRegReadM0 when TMP_PARAM_M0_DELAY else slotIssueM0;
                sendingToExecM0 <= slotRegReadM0.full when TMP_PARAM_M0_DELAY else sendingToRegReadM0;

           preIndexSQ <= slotPreExecM0.ins.tags.sqPointer;
           preIndexLQ <= slotPreExecM0.ins.tags.lqPointer;

                preAddressInput <= (slotPreExecM0.full, slotPreExecM0.ins);

           sendingFromDLQ <= '0';          -- TEMP!
           dataFromDLQ <= DEFAULT_INSTRUCTION_STATE; -- TEMP!

           sendingToAgu <= sendingToExecM0 or sendingFromDLQ;
	       dataToAgu(0) <= (sendingToAgu, calcEffectiveAddress(slotPreExecM0.ins, slotPreExecM0.state, sendingFromDLQ, dataFromDLQ));
                            
           STAGE_AGU: entity work.GenericStage2(Behavioral)
           generic map(
               COMPARE_TAG => '1'
           )
           port map(
               clk => clk, reset => reset, en => en,
               input => dataToAgu(0),
               output => slotM0_E0(0),
               events => events
           );
                subpipeM0_E0 <= makeExecResult(slotM0_E0(0), slotM0_E0(0).full);

                        dataToAguInt <= clearFloatDest(dataToAgu);
                        dataToAguFloat <= clearIntDest(dataToAgu);
                        
                               STAGE_AGU_INT: entity work.GenericStage2(Behavioral)
                               generic map(
                                   COMPARE_TAG => '1'
                               )
                               port map(
                                   clk => clk, reset => reset, en => en,
                                   input => dataToAguInt(0),
                                   output => slotM0_E0i(0),
                                   events => events
                               );
                                    subpipeM0_E0i <= makeExecResult(slotM0_E0i(0), slotM0_E0i(0).full);
                               
                               STAGE_AGU_FLOAT: entity work.GenericStage2(Behavioral)
                               generic map(
                                   COMPARE_TAG => '1'
                               )
                               port map(
                                   clk => clk, reset => reset, en => en,
                                   input => dataToAguFloat(0),
                                   output => slotM0_E0f(0),
                                   events => events
                               );
                                    subpipeM0_E0f <= makeExecResult(slotM0_E0f(0), slotM0_E0f(0).full);

	       dataInMem0(0) <= (slotM0_E0(0).full, slotM0_E0(0).ins);
           sqAddressInput <= dataInMem0(0);
           lqAddressInput <= dataInMem0(0);

           dataInMemInt0 <= clearFloatDest(dataInMem0);
           dataInMemFloat0 <= clearIntDest(dataInMem0);

                    ch0 <= bool2std(slotM0_E0 = dataInMem0);
                    ch1 <= bool2std(slotM0_E0i = dataInMemInt0);
                    ch2 <= bool2std(slotM0_E0f = dataInMemFloat0);

           -- TLB lookup, Dcache access
	       STAGE_MEM0: entity work.GenericStage2(Behavioral)
           generic map(
               COMPARE_TAG => '1'
           )
           port map(
               clk => clk, reset => reset, en => en,
               input => dataInMemInt0(0),
               output => slotM0_E1i(0),
               events => events     
           );
                subpipeM0_E1i <= makeExecResult(slotM0_E1i(0), slotM0_E1i(0).full);

	       STAGE_MEM0_FLOAT: entity work.GenericStage2(Behavioral)
           generic map(
               COMPARE_TAG => '1'
           )
           port map(
               clk => clk, reset => reset, en => en,
               input => dataInMemFloat0(0),
               output => slotM0_E1f(0),               
               events => events              
           );
                subpipeM0_E1f <= makeExecResult(slotM0_E1f(0), slotM0_E1i(0).full);
                      
           dataOutMem0(0) <= mergePhysDests(slotM0_E1i(0), slotM0_E1f(0)); -- [dest := Int.dest | Float.dest];

           dataInMem1(0).full <= slotM0_E1i(0).full;
           dataInMem1(0).ins <= getLSResultData(dataOutMem0(0).ins,
                                                  '1', (others => '0'),
                                                  memLoadReady, memLoadValue,
                                                  sysRegSending, sysRegReadValue, 
                                                  sqSelectedOutput,
                                                  lqSelectedOutput);
           
          dataInMemInt1 <= clearFloatDest(dataInMem1); -- with zeroed dest when load is FP
          dataInMemFloat1 <= clearIntDest(dataInMem1); -- with zeroed dest when load is Int??
                                                  	       
           -- Source selection and verification
	       STAGE_MEM1: entity work.GenericStage2(Behavioral)
           generic map(
               COMPARE_TAG => '1'
           )
           port map(
               clk => clk, reset => reset, en => en,
               input => dataInMemInt1(0),
               output => slotM0_E2i(0),
               events => events             
           );
                subpipeM0_E2i <= makeExecResult(slotM0_E2i(0), slotM0_E2i(0).full);
           
           -- Branching into FP cluster
           STAGE_MEM1_FLOAT: entity work.GenericStage2(Behavioral)
           generic map(
               COMPARE_TAG => '1'
           )
           port map(
               clk => clk, reset => reset, en => en,
               input => dataInMemFloat1(0),
               output => slotM0_E2f(0),
               events => events              
           );
                subpipeM0_E2f <= makeExecResult(slotM0_E2f(0), slotM0_E2f(0).full);

           -- TEMP mem interface    
		   dread <= slotM0_E0(0).full;
           dadr <= slotM0_E0(0).ins.result;
           sysRegReadSel <= slotM0_E0(0).ins.result(4 downto 0);
           sysRegRead <= slotM0_E0(0).full and isLoadSysOp(slotM0_E0(0).ins);
           
           memLoadReady <= dvalid;              
           memLoadValue <= din;      
        end block;   

        ------------------------
        readyRegFlagsSV <= (readyRegFlagsInt(2), '0', '0', readyRegFlagsInt(5), '0', '0', readyRegFlagsInt(8), '0', '0', readyRegFlagsInt(11), '0', '0');

        SUBPIPES_STORE_VALUE: block
            signal dataToStoreValueIQ, dataToStoreValueFloatIQ: SchedulerEntrySlotArray(0 to PIPE_WIDTH-1) := (others => DEFAULT_SCH_ENTRY_SLOT);             
            signal fmaIntSV, fmaFloatSV: ForwardingMatchesArray(0 to PIPE_WIDTH-1) := (others => DEFAULT_FORWARDING_MATCHES);
            signal sendingToRegReadI, sendingToRegReadF: std_logic := '0';

            signal inputDataArrayInt, inputDataArrayFloat: InstructionSlotArray(0 to PIPE_WIDTH-1) := (others => DEFAULT_INS_SLOT);            
            signal schedInfoIntA, schedInfoUpdatedIntA, schedInfoFloatA, schedInfoUpdatedFloatA: work.LogicIssue.SchedulerInfoArray(0 to PIPE_WIDTH-1);
        begin
            -- CHECK: does it need to use 'sentCancelled' signal from IQs?

            inputDataArrayInt <= makeSlotArray(prepareForStoreValueIQ(extractData(renamedDataLivingReMem)), intStoreMask);
            schedInfoIntA <= work.LogicIssue.getIssueInfoArray(inputDataArrayInt, false);
            schedInfoUpdatedIntA <= work.LogicIssue.updateSchedulerArray(schedInfoIntA, fni, fmaIntSV, true, false, FORWARDING_MODES_SV_INT_D);

            inputDataArrayFloat <= makeSlotArray(prepareForStoreValueFloatIQ(extractData(renamedDataLivingReMem), extractData(renamedDataLivingFloatRe)), floatStoreMask);
            schedInfoFloatA <= work.LogicIssue.getIssueInfoArray(inputDataArrayFloat, false);
            schedInfoUpdatedFloatA <= work.LogicIssue.updateSchedulerArray(schedInfoFloatA, fni, fmaFloatSV, true, false, FORWARDING_MODES_SV_FLOAT_D);

            fmaIntSV <= work.LogicIssue.findForwardingMatchesArray(schedInfoIntA, fni);
            fmaFloatSV <= work.LogicIssue.findForwardingMatchesArray(schedInfoFloatA, fniFloat);
            
            intStoreMask <= getStoreMask(renamedDataLivingReMem) and not floatStoreMask;
            floatStoreMask <= getFloatStoreMask(renamedDataLivingReMem, renamedDataLivingFloatRe);
        
            IQUEUE_SV: entity work.IssueQueue(Behavioral)--UnitIQ
            generic map(
                IQ_SIZE => IQ_SIZE_INT_SV,
                FORWARDING_D(0 to 2) => FORWARDING_MODES_SV_INT_D(0 to 2)
            )
            port map(
                clk => clk, reset => '0', en => '0',
        
                acceptingOut => iqAcceptingS0,
                acceptingMore => iqAcceptingMoreS0,
                prevSendingOK => renamedSending,
                newArr => schedInfoUpdatedIntA,
                    newArr_Alt => NEW_ARR_DUMMY,
                fni => fni,     
                readyRegFlags => readyRegFlagsSV,
                nextAccepting => allowIssueStoreDataInt,
                events => events,
                schedulerOut => dataToIssueIntStoreValue,
                outputSignals => outSigsSVI
            );
     
            ISSUE_STAGE_SV: entity work.IssueStage
            generic map(USE_IMM => false, REGS_ONLY => true, TMP_DELAY => true, NEW_RR => true)
            port map(
                clk => clk, reset => '0', en => '0',
                prevSending => outSigsSVI.sending,
                nextAccepting => '1',
                input => dataToIssueIntStoreValue,           
                acceptingOut => open,
                output => dataToRegReadIntStoreValue,
                events => events,
                fni => fniEmpty,
                regValues => (others => (others => '0'))   
            );
            
            sendingToRegReadI <= dataToRegReadIntStoreValue.full and not outSigsSVI.cancelled;
            
            REG_READ_STAGE_SV: entity work.IssueStage
            generic map(USE_IMM => false, REGS_ONLY => true, TMP_DELAY => false, NEW_RR => true)
            port map(
                clk => clk, reset => '0', en => '0',
                prevSending => sendingToRegReadI,
                nextAccepting => '1',
                input => dataToRegReadIntStoreValue,          
                acceptingOut => open,
                output => dataToExecIntStoreValue,
                events => events,
                fni => fniEmpty,
                regValues => regValsS0     
            );
      
            ------------------------------------
            readyRegFlagsFloatSV <= (readyRegFlagsFloat(2), '0', '0', readyRegFlagsFloat(5), '0', '0', readyRegFlagsFloat(8), '0', '0', readyRegFlagsFloat(11), '0', '0');
                      
            IQUEUE_FLOAT_SV: entity work.IssueQueue(Behavioral)--UnitIQ
            generic map(
                IQ_SIZE => IQ_SIZE_FLOAT_SV, -- CAREFUL: not IS_FP because doesn't have destination
                FORWARDING_D(0 to 2) => FORWARDING_MODES_SV_FLOAT_D(0 to 2)
            )
            port map(
                clk => clk, reset => '0', en => '0',
       
                acceptingOut => iqAcceptingSF0,
                acceptingMore => iqAcceptingMoreSF0,
                prevSendingOK => renamedSending,
                newArr => schedInfoUpdatedFloatA,
                    newArr_Alt => NEW_ARR_DUMMY,                
                fni => fniFloat,      
                readyRegFlags => readyRegFlagsFloatSV,
                nextAccepting => allowIssueStoreDataFP,
                events => events,
                schedulerOut => dataToIssueFloatStoreValue,              
                outputSignals => outSigsSVF
            );
    
            ISSUE_STAGE_FLOAT_SV: entity work.IssueStage
            generic map(USE_IMM => false, REGS_ONLY => true, TMP_DELAY => true, NEW_RR => true)
            port map(
                clk => clk, reset => '0', en => '0',
                prevSending => outSigsSVF.sending,
                nextAccepting => allowIssueStageStoreDataFP,    
                input => dataToIssueFloatStoreValue,
                acceptingOut => open,
                output => dataToRegReadFloatStoreValue,
                events => events,
                fni => fniEmpty,
                regValues => (others => (others => '0'))   
            );        

            sendingToRegReadF <= dataToRegReadFloatStoreValue.full and not outSigsSVF.cancelled;
    
            REG_READ_STAGE_FLOAT_SV: entity work.IssueStage
            generic map(USE_IMM => false, REGS_ONLY => true, TMP_DELAY => false, NEW_RR => true)
            port map(
                clk => clk, reset => '0', en => '0',        
                prevSending => sendingToRegReadF,
                nextAccepting => '1',
                input => dataToRegReadFloatStoreValue,       
                acceptingOut => open,
                output => dataToExecFloatStoreValue,
                events => events,
                fni => fniEmpty,
                regValues => regValsFS0     
            );
    
            dataToExecStoreValue <= getStoreDataOp(dataToExecFloatStoreValue) when dataToExecFloatStoreValue.full = '1'
                            else    getStoreDataOp(dataToExecIntStoreValue);
        end block;

        
        SUBPIPE_FP0: block
            signal dataToFpu0: InstructionSlotArray(0 to 0) := (others => DEFAULT_INSTRUCTION_SLOT);
            signal fmaF0: ForwardingMatchesArray(0 to PIPE_WIDTH-1) := (others => DEFAULT_FORWARDING_MATCHES);          
            signal inputDataArray: InstructionSlotArray(0 to PIPE_WIDTH-1) := (others => DEFAULT_INS_SLOT);            
            signal schedInfoA, schedInfoUpdatedA: work.LogicIssue.SchedulerInfoArray(0 to PIPE_WIDTH-1);
        begin
            fmaF0 <= work.LogicIssue.findForwardingMatchesArray(schedInfoA, fniFloat);

            inputDataArray <= makeSlotArray(extractData(TMP_recodeFP(renamedDataLivingFloatRe)), getFpuMask(renamedDataLivingFloatRe));
            schedInfoA <= work.LogicIssue.getIssueInfoArray(inputDataArray, false);
            schedInfoUpdatedA <= work.LogicIssue.updateSchedulerArray(schedInfoA, fniFloat, fmaF0, true, false, FORWARDING_MODES_FLOAT_D);

            IQUEUE_F0: entity work.IssueQueue(Behavioral)--UnitIQ
            generic map(
                IQ_SIZE => IQ_SIZE_F0, IS_FP => true,
                FORWARDING(0 to 2) => FORWARDING_MODES_FLOAT(0 to 2),
                FORWARDING_D(0 to 2) => FORWARDING_MODES_FLOAT_D(0 to 2)
            )
            port map(
                clk => clk, reset => '0', en => '0',
        
                acceptingOut => iqAcceptingF0,
                acceptingMore => iqAcceptingMoreF0,
                prevSendingOK => renamedSending,
                newArr => schedInfoUpdatedA,
                    newArr_Alt => NEW_ARR_DUMMY,                
                fni => fniFloat,
                readyRegFlags => readyRegFlagsFloat,
                nextAccepting => allowIssueF0,
                events => events,
                schedulerOut => slotSelF0,              
                outputSignals => outSigsF0
            );

            ISSUE_STAGE_F0: entity work.IssueStage
            generic map(USE_IMM => false, REGS_ONLY => false, TMP_DELAY => true, NEW_RR => true)
            port map(
                clk => clk, reset => '0', en => '0',
                prevSending => outSigsF0.sending,
                nextAccepting => '1',
                input => slotSelF0,
                acceptingOut => open,
                output => slotIssueF0,
                events => events,
                fni => fniEmpty,
                regValues => (others => (others => '0'))   
            );        
                subpipeF0_Sel <= makeExecResult(slotIssueF0, slotIssueF0.full);
                
            REG_READ_STAGE_F0: entity work.IssueStage
            generic map(USE_IMM => false, REGS_ONLY => false, TMP_DELAY => false, NEW_RR => true)
            port map(
                clk => clk, reset => '0', en => '0',
                prevSending => slotIssueF0.full,
                nextAccepting => '1',
                input => slotIssueF0,
                acceptingOut => open,
                output => slotRegReadF0,        
                events => events,
                fni => fniFloat,
                regValues => regValsF0     
            );
                subpipeF0_RegRead <= makeExecResult(slotRegReadF0, slotRegReadF0.full);
          
            dataToFpu0(0) <= (slotRegReadF0.full and not outSigsF0.cancelled, executeFpu(slotregReadF0.ins, slotregReadF0.state));
          
            STAGE_F0_E0: entity work.GenericStage2(Behavioral)
            generic map(
                COMPARE_TAG => '0'
            )
            port map(
                clk => clk, reset => '0', en => '0',
                input => dataToFpu0(0),
                output => slotF0_E0(0),
                events => eventsOnlyLate
            );     
                subpipeF0_E0 <= makeExecResult(slotF0_E0(0), slotF0_E0(0).full);

            STAGE_F0_E1: entity work.GenericStage2(Behavioral)
            generic map(
                COMPARE_TAG => '0'
            )
            port map(
                clk => clk, reset => '0', en => '0',
                input => slotF0_E0(0),
                output => slotF0_E1(0),  
                events => eventsOnlyLate
            );
                subpipeF0_E1 <= makeExecResult(slotF0_E1(0), slotF0_E1(0).full);

            STAGE_F0_E2: entity work.GenericStage2(Behavioral)
            generic map(
                COMPARE_TAG => '0'
            )
            port map(
                clk => clk, reset => '0', en => '0',
                input => slotF0_E1(0),
                output => slotF0_E2(0),
                events => eventsOnlyLate
            );
                subpipeF0_E2 <= makeExecResult(slotF0_E2(0), slotF0_E2(0).full);
  
        end block;
         
         sqValueInput <= -- CAREFUL: This implies that integer StoreData op value is lost when Int and FP are issued simultaneously. This must be prevented by scheduler!
                        (dataToExecStoreValue.full, setInstructionResult(dataToExecStoreValue.ins, dataToExecStoreValue.state.args(0)));
         
         -- StoreData issue control:
         -- When Int and FP store data issue at the same time, the port conflict is resolved thus:
         -- Both IQs are blocked for the next cycle, so combined issue rate is never higher that 1 per cycle
         -- FP op is stalled for 1 cycle at IssueStage - no problems appear with scheduling because this subpipe has no wakeup observers and reads ags only form RF 
         process (clk)
         begin
            if rising_edge(clk) then
                issuedStoreDataInt <= outSigsSVI.sending;
                issuedStoreDataFP <= outSigsSVF.sending;
            end if;
         end process;
         
         allowIssueStageStoreDataFP <= allowIssueStoreDataInt; -- In this case happens to be equal
         
         allowIssueStoreDataInt <= not (issuedStoreDataInt and issuedStoreDataFP);
         allowIssueStoreDataFP <= allowIssueStoreDataInt;
         
         -------------------------------------------
            STAGE_I0_D0: entity work.GenericStage2(Behavioral)
            generic map(
                COMPARE_TAG => '1'
            )
            port map(
                clk => clk, reset => '0', en => '0',
                input => slotFinalI0(0),
                output => slotI0_D0(0),
                events => DEFAULT_EVENT_STATE
            );
                subpipeI0_D0 <= makeExecResult(slotI0_D0(0), slotI0_D0(0).full);

            STAGE_M0_D0: entity work.GenericStage2(Behavioral)
            generic map(
                COMPARE_TAG => '1'
            )
            port map(
                clk => clk, reset => '0', en => '0',
                input => slotM0_E2i(0),
                output => slotM0_D0i(0),
                events => DEFAULT_EVENT_STATE
            );        
                subpipeM0_D0i <= makeExecResult(slotM0_D0i(0), slotM0_D0i(0).full); -- TODO: handle i/f

            STAGE_M0_D0F: entity work.GenericStage2(Behavioral)
            generic map(
                COMPARE_TAG => '1'
            )
            port map(
                clk => clk, reset => '0', en => '0',
                input => slotM0_E2f(0),
                output => slotM0_D0f(0),
                events => DEFAULT_EVENT_STATE
            );
                subpipeM0_D0f <= makeExecResult(slotM0_D0f(0), slotM0_D0f(0).full); -- TODO: handle i/f
            
            -- After FP_LOAD_DELAY
            STAGE_M0_D1F: entity work.GenericStage2(Behavioral)
            generic map(
                COMPARE_TAG => '1'
            )
            port map(
                clk => clk, reset => '0', en => '0',
                input => slotM0_D0f(0),
                output => slotM0_D1f(0),
                events => DEFAULT_EVENT_STATE
            );
                subpipeM0_D1f <= makeExecResult(slotM0_D1f(0), slotM0_D1f(0).full); -- TODO: handle i/f

            STAGE_F0_D0: entity work.GenericStage2(Behavioral)
            generic map(
                COMPARE_TAG => '1'
            )
            port map(
                clk => clk, reset => '0', en => '0',
                input => slotF0_E2(0),
                output => slotF0_D0(0),
                events => DEFAULT_EVENT_STATE
            );
                subpipeF0_D0 <= makeExecResult(slotF0_D0(0), slotF0_D0(0).full); -- TODO: handle i/f
    
    
                intWriteConflict <= sendingFinalI0 and slotM0_E2i(0).full;
            SCHED_BLOCK: process(clk)
            begin
                if rising_edge(clk) then
                    assert intWriteConflict = '0' report "Int write queue conflict!" severity error;
                    
                    if TMP_PARAM_I0_DELAY then
                        memSubpipeSent <= sendingToRegReadM0;                    
                    else
                        memSubpipeSent <= sendingToAgu;
                    end if;
                    fp0subpipeSelected <= outSigsF0.sending;
                end if;
            end process;
            
            lockIssueI0 <= memSubpipeSent;
            allowIssueI0 <= not lockIssueI0;
            
            -- TODO: issue locking for F0 subpipe - avoid WB collisions with FP load!
            lockIssueM0 <= fp0subpipeSelected;
            allowIssueM0 <= not lockIssueM0;
            
            lockIssueF0 <= '0';
            allowIssueF0 <= not lockIssueF0;
            
            -----           
            sendingToIntWriteQueue <= sendingFinalI0 or slotM0_E2i(0).full;
            dataToIntWriteQueue <= slotM0_E2i when slotM0_E2i(0).full = '1' else slotFinalI0;
            
            INT_WRITE_QUEUE: entity work.GenericStage2(Behavioral)
            generic map(
                COMPARE_TAG => '1'
            )
            port map(
                clk => clk, reset => '0', en => '0',
                input => dataToIntWriteQueue(0),
                output => dataToIntRF(0),  
                events => DEFAULT_EVENT_STATE
            ); 
                sendingToIntRF <= dataToIntRF(0).full;
                    
         execOutputs1(0) <= (sendingFinalI0, slotFinalI0(0).ins);
         execOutputs1(2) <= mergePhysDests(slotM0_E2i(0), slotM0_E2f(0)); --  [dest := Int.dest | Float.dest];             
         execOutputs1(3) <= (slotF0_E2(0).full, slotF0_E2(0).ins);
            
         -- TODO: include mem hit in 'full' flag! Should merge some info from Float path??
         
         execOutputs2(2) <= (dataToExecStoreValue.full, dataToExecStoreValue.ins);

     
         regsSelI0 <= work.LogicRenaming.getPhysicalArgs((0 => ('1', slotIssueI0.ins)));
         regsSelM0 <= work.LogicRenaming.getPhysicalArgs((0 => ('1', slotIssueM0.ins)));        
         -- TEMP!
         regsSelS0 <= work.LogicRenaming.getPhysicalArgs((0 => ('1', dataToRegReadIntStoreValue.ins)));
          
         NEW_FNI_INT: block
            signal   s0_M3, s0_M2, s0_M1, s0_R0, s0_R1,
                     s1_M3, s1_M2, s1_M1, s1_R0, s1_R1,
                     s2_M3, s2_M2, s2_M1, s2_R0, s2_R1,
                         
                     fs0_M3, fs0_M2, fs0_M1, fs0_R0, fs0_R1,
                     fs1_M3, fs1_M2, fs1_M1, fs1_R0, fs1_R1,
                     fs2_M3, fs2_M2, fs2_M1, fs2_R0, fs2_R1                        
                     : ExecResult := DEFAULT_EXEC_RESULT;
         begin
             -- I0 pipe
             s0_M3 <= DEFAULT_EXEC_RESULT;
             s0_M2 <= subpipeI0_Sel when TMP_PARAM_I0_DELAY else DEFAULT_EXEC_RESULT;
             s0_M1 <= subpipeI0_PreExec;
             s0_R0 <= subpipeI0_E0;
             s0_R1 <= subpipeI0_D0;

             -- M0i pipe
             s2_M3 <= subpipeM0_RegRead;
             s2_M2 <= subpipeM0_E0i;   -- TODO: make separate Int/FP dest tags for every stage that can generate wakeup!
             s2_M1 <= subpipeM0_E1i;
             s2_R0 <= subpipeM0_E2i;
             s2_R1 <= subpipeM0_D0i;

             -- F0 pipe
             fs0_M3 <= subpipeF0_RegRead;
             fs0_M2 <= subpipeF0_E0;   
             fs0_M1 <= subpipeF0_E1;
             fs0_R0 <= subpipeF0_E2;
             fs0_R1 <= subpipeF0_D0;
                                     
             -- M0f pipe
             fs2_M3 <= subpipeM0_E0f;
             fs2_M2 <= subpipeM0_E1f;
             fs2_M1 <= subpipeM0_E2f;
             fs2_R0 <= subpipeM0_D0f;
             fs2_R1 <= subpipeM0_D1f;

        
             fni <= buildForwardingNetwork(
                                              s0_M3, s0_M2, s0_M1, s0_R0, s0_R1,
                                              s1_M3, s1_M2, s1_M1, s1_R0, s1_R1,
                                              s2_M3, s2_M2, s2_M1, s2_R0, s2_R1                                        
                                            );
        
             fniFloat <= buildForwardingNetworkFP(
                                                  fs0_M3, fs0_M2, fs0_M1, fs0_R0, fs0_R1,
                                                  fs1_M3, fs1_M2, fs1_M1, fs1_R0, fs1_R1,
                                                  fs2_M3, fs2_M2, fs2_M1, fs2_R0, fs2_R1                                        
                                                );
              
         end block;
              
                       
         regsSelFS0 <= work.LogicRenaming.getPhysicalArgs((0 => ('1', dataToRegReadFloatStoreValue.ins)));
         regsSelF0 <= work.LogicRenaming.getPhysicalArgs((0 => ('1', slotIssueF0.ins)));

		 INT_REG_FILE: entity work.RegFile(Behavioral)
         generic map(WIDTH => 4, WRITE_WIDTH => 1)
         port map(
             clk => clk, reset => '0', en => '0',
                 
             writeAllow => sendingToIntRF,
             writeInput => dataToIntRF,
 
             readAllowVec => (others => '1'), -- TEMP!
             
             selectRead(0 to 2) => regsSelI0,
             selectRead(3 to 5) => (others => (others => '0')),
             selectRead(6 to 8) => regsSelM0,
             selectRead(9 to 11) => regsSelS0,
             
             readValues(0 to 2) => regValsI0,
             readValues(3 to 5) => regValsB,
             readValues(6 to 8) => regValsM0,                        
             readValues(9 to 11) => regValsS0            
         );

         INT_READY_TABLE: entity work.RegisterReadyTable(Behavioral)
         generic map(
             WRITE_WIDTH => 1
         )
         port map(
             clk => clk, reset => '0', en => '0', 
             
             sendingToReserve => frontLastSending,
             stageDataToReserve => frontDataLastLiving,
                 
             newPhysDests => newIntDests,
             stageDataReserved => renamedDataLivingRe,
                 
             writingMask(0) => sendingToIntRF,
             writingData(0) => dataToIntRF(0).ins,
             readyRegFlagsNext => readyRegFlagsIntNext
         );

            sendingToFloatWriteQueue <= slotM0_E2f(0).full or slotF0_E2(0).full; -- TEMP, TODO!
            dataToFloatWriteQueue <= slotM0_E2f when slotM0_E2f(0).full = '1' else slotF0_E2;
            
            FLOAT_WRITE_QUEUE: entity work.GenericStage2(Behavioral)
            generic map(
                COMPARE_TAG => '1'
            )
            port map(
                clk => clk, reset => '0', en => '0',
                input => dataToFloatWriteQueue(0),
                output => dataToFloatRF(0),  
                events => DEFAULT_EVENT_STATE
            );
                sendingToFloatRF <= dataToFloatRF(0).full;

		 FLOAT_REG_FILE: entity work.RegFile(Behavioral)
         generic map(IS_FP => true, WIDTH => 4, WRITE_WIDTH => 1)
         port map(
             clk => clk, reset => '0', en => '0',
                 
             writeAllow => sendingToFloatRF,
             writeInput => dataToFloatRF,
 
             readAllowVec => (others => '1'),
             
             selectRead(0 to 2) => regsSelF0,
             selectRead(3 to 5) => (others => (others => '0')),
             selectRead(6 to 8) => (others => (others => '0')),
             selectRead(9 to 11) => regsSelFS0,
             
             readValues(0 to 2) => regValsF0,
             readValues(3 to 5) => regValsFloatB,
             readValues(6 to 8) => regValsFloatC,                       
             readValues(9 to 11) => regValsFS0            
         );
         
         FLOAT_READY_TABLE: entity work.RegisterReadyTable(Behavioral)
         generic map(
             IS_FP => true, WRITE_WIDTH => 1
         )
         port map(
             clk => clk, reset => '0', en => '0', 
             
             sendingToReserve => frontLastSending,
             stageDataToReserve => frontDataLastLiving,
                 
             newPhysDests => newFloatDests,
             stageDataReserved => renamedDataLivingFloatPre,
                 
             writingMask(0) => sendingToFloatRF,  
             writingData(0) => dataToFloatRF(0).ins,
             readyRegFlagsNext => readyRegFlagsFloatNext
         );
               
         READY_REG_FLAGS: process(clk)
         begin
            if rising_edge(clk) then
                readyRegFlagsInt <= readyRegFlagsIntNext;
                readyRegFlagsFloat <= readyRegFlagsFloatNext;
            end if;
         end process;
         
       sysRegSending <= sysRegRead;

	   VIEW: if VIEW_ON generate
            use work.Viewing.all;
           
            signal cycleCount: Mword := (others => '0');
            
            signal issueTextI0, issueTextM0, issueTextSVI, issueTextSVF, issueTextF0: InsStringArray(0 to 0);
            signal slotTextRegReadF0: InsStringArray(0 to 0);            
            signal slotTextI0_E0, slotTextI0_E1, slotTextI0_E2, slotTextM0_E0, slotTextM0_E1i, slotTextM0_E2i, slotTextM0_E1f, slotTextM0_E2f: InsStringArray(0 to 0);
            
            signal iqInputI0, iqInputI1, iqInputM0, iqInputSVI, iqInputSVF, iqInputF0: GenericStageView;
            signal execOutputsText1, execOutputsText2: InsStringArray(0 to 3);
 
            type SubpipeMonitor is record
                empty: std_logic;
                lastSent: integer;
                lastComp: integer;
            end record;
            
            constant DEFAULT_SUBPIPE_MONITOR: SubpipeMonitor := ('0', -1, -1);
            
            function updateSubpipeMonitor(sm: SubpipeMonitor; empty: std_logic; cycleCtr: Mword; sent, comp: std_logic) return SubpipeMonitor is
                variable res: SubpipeMonitor := sm;
            begin
                res.empty := empty;
                if sent = '1' then
                    res.lastSent := 0;
                elsif res.lastSent >= 0 then
                    res.lastSent := res.lastSent + 1;
                end if;
                if comp = '1' then
                    res.lastComp := 0;
                elsif res.lastComp >= 0 then
                    res.lastComp := res.lastComp + 1;
                end if;
                return res;
            end function;
            
            signal slotM0_E1iText, slotM0_E2iText: InsString := (others=> ' ');
            
            signal monitorI0, monitorM0, monitorSVI, monitorSVF, monitorF0: SubpipeMonitor := DEFAULT_SUBPIPE_MONITOR; 
         begin
            cycleCount <= cycleCounter;
            
            execOutputsText1 <= getInsStringArray(execOutputs1);
            execOutputsText2 <= getInsStringArray(execOutputs2);
            
            
            iqInputI0 <= getInsStringArray(schedDataI0);
            iqInputM0 <= getInsStringArray(schedDataM0);
            iqInputSVI <= getInsStringArray(schedDataStoreValue);
            iqInputSVF <= getInsStringArray(schedDataStoreValueFloat);
            iqInputF0 <= getInsStringArray(schedDataF0);
         
            issueTextI0 <= getInsStringArray(SchedulerEntrySlotArray'(0 => slotIssueI0));
            issueTextM0 <= getInsStringArray(SchedulerEntrySlotArray'(0 => slotIssueM0));
            issueTextSVI <= getInsStringArray(SchedulerEntrySlotArray'(0 => dataToRegReadIntStoreValue));
            issueTextSVF <= getInsStringArray(SchedulerEntrySlotArray'(0 => dataToRegReadFloatStoreValue));
            issueTextF0 <= getInsStringArray(SchedulerEntrySlotArray'(0 => slotIssueF0));

            
            slotTextRegReadF0 <= getInsStringArray(SchedulerEntrySlotArray'(0 => slotRegReadF0));

            slotTextI0_E0 <= getInsStringArray(slotFinalI0);
            slotTextI0_E1 <= getInsStringArray(slotI0_E1);
            slotTextI0_E2 <= getInsStringArray(slotI0_E2);

            slotTextM0_E0 <= getInsStringArray(slotM0_E0);
            slotTextM0_E1i <= getInsStringArray(slotM0_E1i);
            slotTextM0_E1f <= getInsStringArray(slotM0_E1f);
            slotTextM0_E2i <= getInsStringArray(slotM0_E2i);
            slotTextM0_E2f <= getInsStringArray(slotM0_E2f);


            slotM0_E1iText <= getInsString(slotM0_E1i(0), transfer);
            slotM0_E2iText <= getInsString(slotM0_E2i(0), transfer);

            process (clk)
            begin
                if rising_edge(clk) then
--                    if cmpGtU(cycleCounter, 30) = '1' then --and cmpLtU(cycleCounter, 100) = '1' then
--                    end if;
                    
                    -- Issue & complete monitoring
                    -- sendingSel* - from IQ;  sendingIssue* - form Issue stage
                    monitorI0 <= updateSubpipeMonitor(monitorI0, outSigsI0.empty, cycleCounter, outSigsI0.sending, slotI0_D0(0).full);
                    monitorM0 <= updateSubpipeMonitor(monitorM0, outSigsM0.empty, cycleCounter, outSigsM0.sending, slotM0_D0i(0).full or slotM0_D0f(0).full);
                    monitorSVI <= updateSubpipeMonitor(monitorSVI, outSigsSVI.empty, cycleCounter, outSigsSVI.sending, '0');
                    monitorSVF <= updateSubpipeMonitor(monitorSVF, outSigsSVF.empty, cycleCounter, outSigsSVF.sending, '0');
                    monitorF0 <= updateSubpipeMonitor(monitorF0, outSigsF0.empty, cycleCounter, outSigsF0.sending, slotF0_D0(0).full); 
                    
                end if;
            end process;                                     
            -- TODO: add remaining stages of Exec area
         end generate;      
    end block; -- TEMP_EXEC

    renamedDataToBQ <= setFullMask(renamedDataLivingBuff, getBranchMask(renamedDataLivingBuff));
    renamedDataToSQ <= setFullMask(renamedDataLivingMemBuff, getStoreMask(renamedDataLivingMemBuff));
    renamedDataToLQ <= setFullMask(renamedDataLivingMemBuff, getLoadMask(renamedDataLivingMemBuff));

    BRANCH_QUEUE: entity work.BranchQueue
	generic map(
		QUEUE_SIZE => BQ_SIZE
	)
	port map(
		clk => clk,
		reset => '0',
		en => '0',

		acceptingOut => open,
		almostFull => open,
		
		acceptingBr => bqAccepting,
		
		prevSending => renamedSendingBuff,
	    prevSendingBr => bpSending,
	    
	    prevSendingRe => renameSendingBr,
	    
	    bqPtrOut => bqPointer,
	    
		dataIn => renamedDataToBQ,
		dataInBr => bpData,

		storeValueInput => bqUpdate,
		compareAddressInput => bqCompare,

		selectedDataOutput => bqSelected,

		committing => robSending, -- When ROB is sending so is BQ if it has corresponding branches
		robData => dataOutROB,

		lateEventSignal => lateEventSignal,
		execEventSignal => execEventSignal,
		execCausing => execCausing,
		
		nextAccepting => commitAccepting,		
		sendingSQOut => open,
		dataOutV => bqData,
		
		committedDataOut => bqTargetData
	);

    STORE_QUEUE: entity work.StoreQueue(Behavioral)
	generic map(
		QUEUE_SIZE => SQ_SIZE
	)
	port map(
		clk => clk,
		reset => '0',
		en => '0',

		acceptingOut => acceptingSQ,
		almostFull => almostFullSQ,
				
	    prevSendingRe => frontLastSending,
		prevSending => renamedSendingBuff,
		
		dataInRe => TMP_frontDataSpMasked,
		dataIn => renamedDataToSQ,
            
        renamedPtr => sqPointer,
            
		storeValueInput => sqValueInput, 
		compareAddressInput => sqAddressInput,
        compareIndexInput => preIndexSQ,
            preCompareAddressInput => preAddressInput,
            
		selectedDataOutput => sqSelectedOutput,

		committing => robSending,
		robData => dataOutROB,

		lateEventSignal => lateEventSignal,
		execEventSignal => execEventSignal,
		execCausing => execCausing,
		
		nextAccepting => commitAccepting,

        committedEmpty => sbEmpty,
        committedSending => sbSending,
        committedDataOut => dataFromSB
	);


    LOAD_QUEUE: entity work.StoreQueue(Behavioral)
	generic map(
		QUEUE_SIZE => LQ_SIZE,
		IS_LOAD_QUEUE => true
	)
	port map(
		clk => clk,
		reset => '0',
		en => '0',

		acceptingOut => acceptingLQ,
		almostFull => almostFullLQ,

	    prevSendingRe => frontLastSending,				
		prevSending => renamedSendingBuff,
		
		dataInRe => TMP_frontDataSpMasked,
		dataIn => renamedDataToLQ,

        renamedPtr => lqPointer,

		storeValueInput => DEFAULT_INSTRUCTION_SLOT, 
		compareAddressInput => lqAddressInput,
        compareIndexInput => preIndexLQ,        
            preCompareAddressInput => preAddressInput,
             
		selectedDataOutput => lqSelectedOutput,

		committing => robSending,
		robData => dataOutROB,

		lateEventSignal => lateEventSignal,
		execEventSignal => execEventSignal,
		execCausing => execCausing,
		
		nextAccepting => commitAccepting,
		
        committedEmpty => open,
        committedSending => open,
        committedDataOut => open
	);

	MEMORY_INTERFACE: block
		signal sysStoreAddressW: Mword := (others => '0');
	begin
		doutadr <= dataFromSB(0).ins.target;
		dwrite <= sbSending and dataFromSB(0).full and isStoreMemOp(dataFromSB(0).ins);
		dout <= dataFromSB(0).ins.result;
	end block;
	
end Behavioral;
