INFO: [VRFC 10-2263] Analyzing Verilog file "D:/3-Ee/2018/statem/changed_/Top_Final/Top_Final.sim/sim_1/synth/timing/xsim/CPU_top_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU_top
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module Registera
INFO: [VRFC 10-311] analyzing module SevenSeg_Top
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0__clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module debounce_0
INFO: [VRFC 10-311] analyzing module glbl
