
*** Running vivado
    with args -log top_design.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_design.tcl


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_design.tcl -notrace
Command: synth_design -top top_design -part xc7z020clg400-1 -gated_clock_conversion auto -keep_equivalent_registers
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3572 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.094 ; gain = 248.574
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_design' [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:21]
INFO: [Synth 8-3491] module 'reset_system' declared at 'D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.runs/synth_1/.Xil/Vivado-21116-DESKTOP-9DNP7KK/realtime/reset_system_stub.vhdl:5' bound to instance 'top_reset_system' of component 'reset_system' [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:169]
INFO: [Synth 8-638] synthesizing module 'reset_system' [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.runs/synth_1/.Xil/Vivado-21116-DESKTOP-9DNP7KK/realtime/reset_system_stub.vhdl:21]
INFO: [Synth 8-3491] module 'processing_system7_0' declared at 'd:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/synth/processing_system7_0.v:60' bound to instance 'cores_and_memory_controller' of component 'processing_system7_0' [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:180]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_0' [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/synth/processing_system7_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/programmi/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [D:/programmi/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [D:/programmi/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (2#1) [D:/programmi/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6157] synthesizing module 'PS7' [D:/programmi/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61924]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (3#1) [D:/programmi/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61924]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/synth/processing_system7_0.v:198]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_0' (5#1) [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/synth/processing_system7_0.v:60]
INFO: [Synth 8-3491] module 'NV_nvdla' declared at 'D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/top/NV_nvdla.v:64' bound to instance 'dla' of component 'NV_nvdla' [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:208]
INFO: [Synth 8-6157] synthesizing module 'NV_nvdla' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/top/NV_nvdla.v:64]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_partition_o' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_o.v:47]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_core_reset' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/car/NV_NVDLA_core_reset.v:9]
INFO: [Synth 8-6157] synthesizing module 'sync_reset' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/sync_reset.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_BLKBOX_SRC0' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/NV_BLKBOX_SRC0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_BLKBOX_SRC0' (6#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/NV_BLKBOX_SRC0.v:9]
INFO: [Synth 8-6157] synthesizing module 'OR2D1' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/OR2D1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'OR2D1' (7#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/OR2D1.v:9]
INFO: [Synth 8-6157] synthesizing module 'MUX2D4' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/MUX2D4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MUX2D4' (8#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/MUX2D4.v:9]
INFO: [Synth 8-6157] synthesizing module 'p_SSYNC2DO_C_PP' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/p_SSYNC2DO_C_PP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'p_SSYNC2DO_C_PP' (9#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/p_SSYNC2DO_C_PP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sync_reset' (10#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/sync_reset.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_core_reset' (11#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/car/NV_NVDLA_core_reset.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_reset' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/car/NV_NVDLA_reset.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_reset' (12#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/car/NV_NVDLA_reset.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_sync3d' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/car/NV_NVDLA_sync3d.v:9]
INFO: [Synth 8-6157] synthesizing module 'MUX2HDD2' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/MUX2HDD2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MUX2HDD2' (13#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/MUX2HDD2.v:9]
INFO: [Synth 8-6157] synthesizing module 'sync3d' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/sync3d.v:9]
INFO: [Synth 8-6157] synthesizing module 'p_SSYNC3DO' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/p_SSYNC3DO.v:9]
INFO: [Synth 8-6155] done synthesizing module 'p_SSYNC3DO' (14#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/p_SSYNC3DO.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sync3d' (15#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/sync3d.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_sync3d' (16#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/car/NV_NVDLA_sync3d.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_sync3d_s' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/car/NV_NVDLA_sync3d_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'sync3d_s_ppp' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/sync3d_s_ppp.v:9]
INFO: [Synth 8-6157] synthesizing module 'p_SSYNC3DO_S_PPP' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/p_SSYNC3DO_S_PPP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'p_SSYNC3DO_S_PPP' (17#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/p_SSYNC3DO_S_PPP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sync3d_s_ppp' (18#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/sync3d_s_ppp.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_sync3d_s' (19#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/car/NV_NVDLA_sync3d_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_cfgrom' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cfgrom/NV_NVDLA_cfgrom.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CFGROM_rom' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cfgrom/NV_NVDLA_CFGROM_rom.v:116]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CFGROM_rom' (20#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cfgrom/NV_NVDLA_CFGROM_rom.v:116]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_cfgrom' (21#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cfgrom/NV_NVDLA_cfgrom.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_csb_master' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_csb_master.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:11]
INFO: [Synth 8-6157] synthesizing module 'oneHotClk_async_write_clock' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/oneHotClk_async_write_clock.v:10]
INFO: [Synth 8-6155] done synthesizing module 'oneHotClk_async_write_clock' (22#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/oneHotClk_async_write_clock.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_CLK_gate_power' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/NV_CLK_gate_power.v:9]
INFO: [Synth 8-6157] synthesizing module 'CKLNQD12' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/CKLNQD12.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CKLNQD12' (23#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/CKLNQD12.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_CLK_gate_power' (24#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/NV_CLK_gate_power.v:9]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:52]
INFO: [Synth 8-6157] synthesizing module 'NV_BLKBOX_SINK' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/NV_BLKBOX_SINK.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_BLKBOX_SINK' (25#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/NV_BLKBOX_SINK.v:9]
INFO: [Synth 8-6157] synthesizing module 'oneHotClk_async_read_clock' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/oneHotClk_async_read_clock.v:10]
INFO: [Synth 8-6155] done synthesizing module 'oneHotClk_async_read_clock' (26#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/oneHotClk_async_read_clock.v:10]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:61]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_flopram_rwa_4x50' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:811]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:832]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:833]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:834]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:835]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:836]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:837]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:838]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:839]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:840]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:841]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:842]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:843]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:844]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:845]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:846]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:847]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:848]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:849]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:850]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:851]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:852]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:853]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:854]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:855]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:856]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:857]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:858]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:859]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:860]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:861]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:862]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:863]
INFO: [Synth 8-226] default block is never used [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:911]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_flopram_rwa_4x50' (27#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:811]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr_strict' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:991]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr_strict' (28#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:991]
INFO: [Synth 8-6157] synthesizing module 'p_STRICTSYNC3DOTM_C_PPP' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/p_STRICTSYNC3DOTM_C_PPP.v:9]
INFO: [Synth 8-6157] synthesizing module 'p_SSYNC3DO_C_PPP' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/p_SSYNC3DO_C_PPP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'p_SSYNC3DO_C_PPP' (29#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/p_SSYNC3DO_C_PPP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'p_STRICTSYNC3DOTM_C_PPP' (30#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/p_STRICTSYNC3DOTM_C_PPP.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:1013]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr' (31#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:1013]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo' (32#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:11]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:11]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:46]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:55]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_flopram_rwa_2x34' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:553]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:574]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:575]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:576]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:577]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:578]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:579]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:580]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:581]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:582]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:583]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:584]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:585]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:586]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:587]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:588]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:589]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:590]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:591]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:592]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:593]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:594]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:595]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:596]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:597]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:598]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:599]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:600]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:601]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:602]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:603]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:604]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:605]
INFO: [Synth 8-226] default block is never used [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:645]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_flopram_rwa_2x34' (33#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:553]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr_strict' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:721]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr_strict' (34#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:721]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:742]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr' (35#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:742]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo' (36#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:11]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_csb_master' (37#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csb_master/NV_NVDLA_csb_master.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_mcif' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_mcif.v:16]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_csb' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_csb.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_CSB_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_CSB_reg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_CSB_reg' (38#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_CSB_reg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_csb' (39#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_csb.v:9]
WARNING: [Synth 8-7023] instance 'u_csb' of module 'NV_NVDLA_MCIF_csb' has 30 connections declared, but only 25 given [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_mcif.v:265]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_read' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_read.v:16]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_ig' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_IG_bpt' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v:375]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1' (40#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v:375]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v:475]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2' (41#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v:475]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_bpt' (42#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_IG_arb' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_IG_ARB_pipe' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v:422]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_ARB_pipe' (43#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v:422]
INFO: [Synth 8-6157] synthesizing module 'read_ig_arb' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_XXIF_libs.v:33]
INFO: [Synth 8-6155] done synthesizing module 'read_ig_arb' (44#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_XXIF_libs.v:33]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_IG_ARB_pipe_out' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v:519]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_ARB_pipe_out' (45#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v:519]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_arb' (46#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_IG_cvt' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_cvt.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_IG_CVT_pipe_p1' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_cvt.v:214]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_CVT_pipe_p1' (47#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_cvt.v:214]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_cvt' (48#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_cvt.v:10]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_ig' (49#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_eg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:18]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_EG_pipe_pr' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:525]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_EG_pipe_pr' (50#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:525]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_EG_lat_fifo' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:683]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1251]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1271]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1277]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1280]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1283]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1286]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1289]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1292]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1295]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1298]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1301]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1304]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1307]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1310]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1313]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1316]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1319]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1322]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1325]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1328]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1331]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1334]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1337]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1340]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1343]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1346]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1349]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1352]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1355]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1358]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1361]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1403]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64' (51#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1251]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_EG_lat_fifo' (52#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:683]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_READ_EG_OUT_pipe' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:622]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_EG_OUT_pipe' (53#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:622]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_READ_eg' (54#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:18]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_read' (55#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_read.v:16]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_write' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_write.v:16]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_ig' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_ig.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_bpt' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p1' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:323]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p1' (56#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:323]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p2' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:423]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p2' (57#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:423]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p3' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:523]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p3' (58#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:523]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_dfifo' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:582]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_dfifo' (59#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:582]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_bpt' (60#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_arb' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_ARB_pipe' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:460]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_ARB_pipe' (61#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:460]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:521]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo_flopram_rwsa_4x65' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:851]
INFO: [Synth 8-226] default block is never used [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:1003]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo_flopram_rwsa_4x65' (62#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:851]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo' (63#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:521]
INFO: [Synth 8-6157] synthesizing module 'write_ig_arb' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_XXIF_libs.v:3800]
INFO: [Synth 8-6155] done synthesizing module 'write_ig_arb' (64#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_XXIF_libs.v:3800]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_arb' (65#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_cvt' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p1' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:439]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p1' (66#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:439]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p2' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:501]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p2' (67#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:501]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p3' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:563]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p3' (68#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:563]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p4' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:663]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p4' (69#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:663]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_cvt' (70#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:17]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_ig' (71#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_ig.v:17]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_cq' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_cq.v:11]
INFO: [Synth 8-6157] synthesizing module 'nv_ram_rws_256x3' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/rams/fpga/model/nv_ram_rws_256x3.v:1]
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'nv_ram_rws_256x3' (72#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/rams/fpga/model/nv_ram_rws_256x3.v:1]
INFO: [Synth 8-6157] synthesizing module 'nv_ram_rwst_256x8' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/rams/fpga/model/nv_ram_rwst_256x8.v:1]
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'nv_ram_rwst_256x8' (73#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/rams/fpga/model/nv_ram_rwst_256x8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_cq' (74#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_cq.v:11]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_eg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_eg.v:18]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_MCIF_WRITE_EG_pipe' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_eg.v:278]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_EG_pipe' (75#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_eg.v:278]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_WRITE_eg' (76#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_eg.v:18]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_MCIF_write' (77#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_write.v:16]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_mcif' (78#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_mcif.v:16]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_glb' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/glb/NV_NVDLA_glb.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_GLB_csb' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/glb/NV_NVDLA_GLB_csb.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_GLB_CSB_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/glb/NV_NVDLA_GLB_CSB_reg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_GLB_CSB_reg' (79#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/glb/NV_NVDLA_GLB_CSB_reg.v:9]
WARNING: [Synth 8-7023] instance 'u_reg' of module 'NV_NVDLA_GLB_CSB_reg' has 56 connections declared, but only 52 given [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/glb/NV_NVDLA_GLB_csb.v:200]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_GLB_csb' (80#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/glb/NV_NVDLA_GLB_csb.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_GLB_ic' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/glb/NV_NVDLA_GLB_ic.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_sync3d_c' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/car/NV_NVDLA_sync3d_c.v:9]
INFO: [Synth 8-6157] synthesizing module 'sync3d_c_ppp' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/sync3d_c_ppp.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sync3d_c_ppp' (81#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/sync3d_c_ppp.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_sync3d_c' (82#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/car/NV_NVDLA_sync3d_c.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_GLB_ic' (83#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/glb/NV_NVDLA_GLB_ic.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_glb' (84#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/glb/NV_NVDLA_glb.v:9]
WARNING: [Synth 8-3848] Net sdp2pdp_ready in module/entity NV_NVDLA_partition_o does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_o.v:288]
WARNING: [Synth 8-3848] Net pdp2mcif_rd_cdt_lat_fifo_pop in module/entity NV_NVDLA_partition_o does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_o.v:315]
WARNING: [Synth 8-3848] Net pdp2mcif_rd_req_valid in module/entity NV_NVDLA_partition_o does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_o.v:395]
WARNING: [Synth 8-3848] Net pdp2mcif_rd_req_pd in module/entity NV_NVDLA_partition_o does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_o.v:393]
WARNING: [Synth 8-3848] Net mcif2pdp_rd_rsp_ready in module/entity NV_NVDLA_partition_o does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_o.v:382]
WARNING: [Synth 8-3848] Net cdp2mcif_rd_cdt_lat_fifo_pop in module/entity NV_NVDLA_partition_o does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_o.v:314]
WARNING: [Synth 8-3848] Net cdp2mcif_rd_req_valid in module/entity NV_NVDLA_partition_o does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_o.v:337]
WARNING: [Synth 8-3848] Net cdp2mcif_rd_req_pd in module/entity NV_NVDLA_partition_o does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_o.v:335]
WARNING: [Synth 8-3848] Net mcif2cdp_rd_rsp_ready in module/entity NV_NVDLA_partition_o does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_o.v:376]
WARNING: [Synth 8-3848] Net pdp2mcif_wr_req_valid in module/entity NV_NVDLA_partition_o does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_o.v:398]
WARNING: [Synth 8-3848] Net pdp2mcif_wr_req_pd in module/entity NV_NVDLA_partition_o does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_o.v:396]
WARNING: [Synth 8-3848] Net cdp2mcif_wr_req_valid in module/entity NV_NVDLA_partition_o does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_o.v:340]
WARNING: [Synth 8-3848] Net cdp2mcif_wr_req_pd in module/entity NV_NVDLA_partition_o does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_o.v:338]
WARNING: [Synth 8-3848] Net csb2pdp_rdma_req_prdy in module/entity NV_NVDLA_partition_o does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_o.v:359]
WARNING: [Synth 8-3848] Net pdp_rdma2csb_resp_valid in module/entity NV_NVDLA_partition_o does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_o.v:400]
WARNING: [Synth 8-3848] Net pdp_rdma2csb_resp_pd in module/entity NV_NVDLA_partition_o does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_o.v:399]
WARNING: [Synth 8-3848] Net csb2pdp_req_prdy in module/entity NV_NVDLA_partition_o does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_o.v:362]
WARNING: [Synth 8-3848] Net pdp2csb_resp_valid in module/entity NV_NVDLA_partition_o does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_o.v:391]
WARNING: [Synth 8-3848] Net pdp2csb_resp_pd in module/entity NV_NVDLA_partition_o does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_o.v:390]
WARNING: [Synth 8-3848] Net csb2cdp_rdma_req_prdy in module/entity NV_NVDLA_partition_o does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_o.v:347]
WARNING: [Synth 8-3848] Net cdp_rdma2csb_resp_valid in module/entity NV_NVDLA_partition_o does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_o.v:342]
WARNING: [Synth 8-3848] Net cdp_rdma2csb_resp_pd in module/entity NV_NVDLA_partition_o does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_o.v:341]
WARNING: [Synth 8-3848] Net csb2cdp_req_prdy in module/entity NV_NVDLA_partition_o does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_o.v:350]
WARNING: [Synth 8-3848] Net cdp2csb_resp_valid in module/entity NV_NVDLA_partition_o does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_o.v:333]
WARNING: [Synth 8-3848] Net cdp2csb_resp_pd in module/entity NV_NVDLA_partition_o does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_o.v:332]
WARNING: [Synth 8-3848] Net cdp2glb_done_intr_pd in module/entity NV_NVDLA_partition_o does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_o.v:334]
WARNING: [Synth 8-3848] Net pdp2glb_done_intr_pd in module/entity NV_NVDLA_partition_o does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_o.v:392]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_partition_o' (85#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_o.v:47]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_partition_c' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/top/NV_NVDLA_partition_c.v:68]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_cdma' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_cdma.v:28]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDMA_regfile' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_regfile.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDMA_single_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_single_reg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDMA_single_reg' (86#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_single_reg.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDMA_dual_reg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dual_reg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDMA_dual_reg' (87#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dual_reg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDMA_regfile' (88#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_regfile.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDMA_wt' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:28]
	Parameter WT_STATE_IDLE bound to: 2'b00 
	Parameter WT_STATE_PEND bound to: 2'b01 
	Parameter WT_STATE_BUSY bound to: 2'b10 
	Parameter WT_STATE_DONE bound to: 2'b11 
	Parameter SRC_ID_WT bound to: 2'b00 
	Parameter SRC_ID_WMB bound to: 2'b01 
	Parameter SRC_ID_WGS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_DMAIF_rdreq' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdreq.v:10]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_DMAIF_rdreq' (89#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdreq.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_DMAIF_rdrsp' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdrsp.v:10]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_DMAIF_rdrsp' (90#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdrsp.v:10]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDMA_WT_8ATMM_fifo_65x8' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/fifos/NV_NVDLA_CDMA_WT_8ATMM_fifo.v:1268]
INFO: [Synth 8-6157] synthesizing module 'nv_ram_rwsp_8x65' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/rams/fpga/model/nv_ram_rwsp_8x65.v:1]
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'nv_ram_rwsp_8x65' (91#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/rams/fpga/model/nv_ram_rwsp_8x65.v:1]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDMA_WT_8ATMM_fifo_65x8' (92#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/fifos/NV_NVDLA_CDMA_WT_8ATMM_fifo.v:1268]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDMA_WT_fifo' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_WT_fifo.v:11]
INFO: [Synth 8-6157] synthesizing module 'nv_ram_rwsp_128x6' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/rams/fpga/model/nv_ram_rwsp_128x6.v:1]
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'nv_ram_rwsp_128x6' (93#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/rams/fpga/model/nv_ram_rwsp_128x6.v:1]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDMA_WT_fifo' (94#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_WT_fifo.v:11]
WARNING: [Synth 8-6014] Unused sequential element layer_st_d1_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:749]
WARNING: [Synth 8-6014] Unused sequential element nan_pass_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:836]
WARNING: [Synth 8-6014] Unused sequential element dbg_src_rd_ptr_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:1304]
WARNING: [Synth 8-6014] Unused sequential element dbg_src_wr_ptr_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:1306]
WARNING: [Synth 8-6014] Unused sequential element dbg_dma_req_src_b0_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:1307]
WARNING: [Synth 8-6014] Unused sequential element dbg_dma_req_src_b1_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:1307]
WARNING: [Synth 8-6014] Unused sequential element wt_local_data_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:1489]
WARNING: [Synth 8-6014] Unused sequential element wt_local_data_vld_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:1412]
WARNING: [Synth 8-6014] Unused sequential element wt_rd_latency_inc_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:2245]
WARNING: [Synth 8-6014] Unused sequential element wt_rd_latency_dec_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:2252]
WARNING: [Synth 8-6014] Unused sequential element wt_rd_latency_clr_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:2259]
WARNING: [Synth 8-6014] Unused sequential element wt_rd_latency_cen_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:2266]
WARNING: [Synth 8-6014] Unused sequential element ltc_1_cnt_cur_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:2292]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDMA_wt' (95#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:28]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDMA_slcg' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_slcg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDMA_slcg' (96#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_slcg.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CDMA_dc' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:28]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DC_STATE_IDLE bound to: 2'b00 
	Parameter DC_STATE_PEND bound to: 2'b01 
	Parameter DC_STATE_BUSY bound to: 2'b10 
	Parameter DC_STATE_DONE bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDMA_DC_fifo' (97#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_DC_fifo.v:11]
WARNING: [Synth 8-6014] Unused sequential element mon_req_height_cnt_d1_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1023]
WARNING: [Synth 8-6014] Unused sequential element mon_req_ch_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1303]
WARNING: [Synth 8-6014] Unused sequential element mon_ch0_p0_wr_addr_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1685]
WARNING: [Synth 8-6014] Unused sequential element ch0_p1_wr_addr_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1686]
WARNING: [Synth 8-6014] Unused sequential element mon_ch0_p1_wr_addr_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1686]
WARNING: [Synth 8-6014] Unused sequential element mon_ch1_p0_wr_addr_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1697]
WARNING: [Synth 8-6014] Unused sequential element ch1_p1_wr_addr_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1698]
WARNING: [Synth 8-6014] Unused sequential element mon_ch1_p1_wr_addr_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1698]
WARNING: [Synth 8-6014] Unused sequential element mon_ch2_p0_wr_addr_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1709]
WARNING: [Synth 8-6014] Unused sequential element ch2_p1_wr_addr_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1710]
WARNING: [Synth 8-6014] Unused sequential element mon_ch2_p1_wr_addr_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1710]
WARNING: [Synth 8-6014] Unused sequential element mon_ch3_p0_wr_addr_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1721]
WARNING: [Synth 8-6014] Unused sequential element ch3_p1_wr_addr_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1722]
WARNING: [Synth 8-6014] Unused sequential element mon_ch3_p1_wr_addr_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1722]
WARNING: [Synth 8-6014] Unused sequential element mon_ch0_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1794]
WARNING: [Synth 8-6014] Unused sequential element ch1_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1803]
WARNING: [Synth 8-6014] Unused sequential element mon_ch1_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1803]
WARNING: [Synth 8-6014] Unused sequential element ch2_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1812]
WARNING: [Synth 8-6014] Unused sequential element mon_ch2_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1812]
WARNING: [Synth 8-6014] Unused sequential element ch3_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1821]
WARNING: [Synth 8-6014] Unused sequential element mon_ch3_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1821]
WARNING: [Synth 8-6014] Unused sequential element mon_rsp_ch_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1887]
WARNING: [Synth 8-6014] Unused sequential element mon_rsp_w_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1939]
WARNING: [Synth 8-6014] Unused sequential element mon_ch0_p0_rd_addr_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:2227]
WARNING: [Synth 8-6014] Unused sequential element ch0_p1_rd_addr_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:2228]
WARNING: [Synth 8-6014] Unused sequential element mon_ch0_p1_rd_addr_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:2228]
WARNING: [Synth 8-6014] Unused sequential element ch1_p0_rd_addr_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:2239]
WARNING: [Synth 8-6014] Unused sequential element mon_ch1_p0_rd_addr_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:2239]
WARNING: [Synth 8-6014] Unused sequential element ch1_p1_rd_addr_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:2240]
WARNING: [Synth 8-6014] Unused sequential element mon_ch1_p1_rd_addr_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:2240]
WARNING: [Synth 8-6014] Unused sequential element ch2_p0_rd_addr_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:2251]
WARNING: [Synth 8-6014] Unused sequential element mon_ch2_p0_rd_addr_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:2251]
WARNING: [Synth 8-6014] Unused sequential element ch3_p0_rd_addr_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:2260]
WARNING: [Synth 8-6014] Unused sequential element mon_ch3_p0_rd_addr_cnt_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:2260]
WARNING: [Synth 8-6014] Unused sequential element mon_idx_grain_offset_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:2650]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDMA_dc' (98#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:28]
	Parameter IMG_STATE_IDLE bound to: 2'b00 
	Parameter IMG_STATE_PEND bound to: 2'b01 
	Parameter IMG_STATE_BUSY bound to: 2'b10 
	Parameter IMG_STATE_DONE bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_ctrl.v:540]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CDMA_IMG_ctrl' (99#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_ctrl.v:28]
	Parameter SRC_DUMMY bound to: 2'b00 
	Parameter SRC_P0 bound to: 2'b01 
	Parameter SRC_P1 bound to: 2'b10 
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'nv_ram_rwsp_128x11' (100#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/rams/fpga/model/nv_ram_rwsp_128x11.v:1]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element rd_p0_planar0_ori_idx_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_pack.v:1158]
WARNING: [Synth 8-6014] Unused sequential element rd_p0_planar1_ori_idx_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_pack.v:1172]
	Parameter IN_WIDTH bound to: 34 - type: integer 
	Parameter OUT_WIDTH bound to: 17 - type: integer 
	Parameter SHIFT_WIDTH bound to: 6 - type: integer 
	Parameter IN_WIDTH bound to: 17 - type: integer 
	Parameter OUT_WIDTH bound to: 16 - type: integer 
	Parameter IN_WIDTH bound to: 17 - type: integer 
	Parameter OUT_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cfg_in_int8_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:636]
WARNING: [Synth 8-6014] Unused sequential element cfg_out_int8_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:650]
WARNING: [Synth 8-6014] Unused sequential element is_input_int8_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:678]
WARNING: [Synth 8-6014] Unused sequential element is_input_fp16_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:692]
WARNING: [Synth 8-6014] Unused sequential element is_data_expand_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:706]
WARNING: [Synth 8-6014] Unused sequential element is_data_normal_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:720]
WARNING: [Synth 8-6014] Unused sequential element cvt_out_reg_en_d1_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:1031]
WARNING: [Synth 8-6014] Unused sequential element cvt_out_reg_en_d2_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:1561]
WARNING: [Synth 8-6014] Unused sequential element cvt_out_reg_en_d3_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:1639]
WARNING: [Synth 8-6014] Unused sequential element cvt_out_reg_en_d4_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:1717]
WARNING: [Synth 8-6014] Unused sequential element cvt_out_reg_en_d5_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:1795]
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element layer_end_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_status.v:229]
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b0 
	Parameter SG_STATE_IDLE bound to: 2'b00 
	Parameter SG_STATE_PEND bound to: 2'b01 
	Parameter SG_STATE_BUSY bound to: 2'b10 
	Parameter SG_STATE_DONE bound to: 2'b11 
WARNING: [Synth 8-6014] Unused sequential element data_batch_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_sg.v:716]
WARNING: [Synth 8-6014] Unused sequential element dbg_pre_prec_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_sg.v:1655]
WARNING: [Synth 8-6014] Unused sequential element wt_entry_avl_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_wl.v:700]
WARNING: [Synth 8-6014] Unused sequential element wmb_entry_avl_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_wl.v:704]
WARNING: [Synth 8-6014] Unused sequential element wt_entry_end_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_wl.v:714]
WARNING: [Synth 8-6014] Unused sequential element wmb_entry_st_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_wl.v:719]
WARNING: [Synth 8-6014] Unused sequential element wmb_entry_end_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_wl.v:722]
WARNING: [Synth 8-6014] Unused sequential element wmb_req_addr_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_wl.v:1010]
WARNING: [Synth 8-6014] Unused sequential element wmb_req_addr_last_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_wl.v:1012]
WARNING: [Synth 8-6014] Unused sequential element sc2buf_wmb_rd_en_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_wl.v:1101]
WARNING: [Synth 8-6014] Unused sequential element sc2buf_wmb_rd_addr_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_wl.v:1108]
WARNING: [Synth 8-6014] Unused sequential element wmb_rsp_bit_remain_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_wl.v:1445]
WARNING: [Synth 8-6014] Unused sequential element wmb_rsp_bit_remain_last_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_wl.v:1444]
WARNING: [Synth 8-6014] Unused sequential element is_sg_running_d1_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:861]
WARNING: [Synth 8-6014] Unused sequential element sub_h_total_g7_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:1249]
WARNING: [Synth 8-6014] Unused sequential element sub_h_total_g10_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:1291]
WARNING: [Synth 8-6014] Unused sequential element pixel_x_stride_odd_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:1375]
WARNING: [Synth 8-6014] Unused sequential element pra_truncate_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:1725]
WARNING: [Synth 8-6014] Unused sequential element pra_precision_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:1739]
WARNING: [Synth 8-6014] Unused sequential element dat_slice_avl_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:1794]
WARNING: [Synth 8-6014] Unused sequential element dat_entry_avl_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:1798]
WARNING: [Synth 8-6014] Unused sequential element dat_entry_end_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:1806]
WARNING: [Synth 8-6014] Unused sequential element cfg_reg_en_d1_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_cfg.v:68]
WARNING: [Synth 8-6014] Unused sequential element cfg_reg_en_d1_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_rt_out.v:102]
WARNING: [Synth 8-6014] Unused sequential element cfg_is_wg_d1_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_rt_out.v:110]
WARNING: [Synth 8-6014] Unused sequential element cfg_winograd_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cacc/NV_NVDLA_CACC_assembly_ctrl.v:217]
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element calc_valid_d2_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cacc/NV_NVDLA_CACC_calculator.v:502]
WARNING: [Synth 8-6014] Unused sequential element cur_op_en_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cacc/NV_NVDLA_CACC_delivery_ctrl.v:106]
WARNING: [Synth 8-6014] Unused sequential element cur_conv_mode_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cacc/NV_NVDLA_CACC_delivery_ctrl.v:121]
WARNING: [Synth 8-6014] Unused sequential element cur_proc_precision_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cacc/NV_NVDLA_CACC_delivery_ctrl.v:136]
WARNING: [Synth 8-6014] Unused sequential element cur_width_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cacc/NV_NVDLA_CACC_delivery_ctrl.v:151]
WARNING: [Synth 8-6014] Unused sequential element cur_height_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cacc/NV_NVDLA_CACC_delivery_ctrl.v:166]
WARNING: [Synth 8-6014] Unused sequential element cur_channel_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cacc/NV_NVDLA_CACC_delivery_ctrl.v:181]
WARNING: [Synth 8-6014] Unused sequential element cur_dataout_addr_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cacc/NV_NVDLA_CACC_delivery_ctrl.v:196]
WARNING: [Synth 8-6014] Unused sequential element cur_batches_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cacc/NV_NVDLA_CACC_delivery_ctrl.v:211]
WARNING: [Synth 8-6014] Unused sequential element cur_line_stride_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cacc/NV_NVDLA_CACC_delivery_ctrl.v:226]
WARNING: [Synth 8-6014] Unused sequential element cur_surf_stride_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cacc/NV_NVDLA_CACC_delivery_ctrl.v:241]
WARNING: [Synth 8-6014] Unused sequential element cur_line_packed_reg was removed.  [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cacc/NV_NVDLA_CACC_delivery_ctrl.v:256]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b0 
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
	Parameter RATIO bound to: 4 - type: integer 
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_EG_ro.v:316]
INFO: [Synth 8-226] default block is never used [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_EG_ro.v:331]
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
WARNING: [Synth 8-7023] instance 'u_reg' of module 'NV_NVDLA_SDP_RDMA_reg' has 62 connections declared, but only 52 given [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_rdma.v:351]
INFO: [Synth 8-226] default block is never used [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_intr.v:412]
	Parameter IW bound to: 256 - type: integer 
	Parameter CW bound to: 2 - type: integer 
	Parameter OW bound to: 32 - type: integer 
	Parameter RATIO bound to: 8 - type: integer 
	Parameter IW bound to: 128 - type: integer 
	Parameter CW bound to: 1 - type: integer 
	Parameter OW bound to: 16 - type: integer 
	Parameter RATIO bound to: 8 - type: integer 
	Parameter IW bound to: 32 - type: integer 
	Parameter OW bound to: 32 - type: integer 
	Parameter RATIO bound to: 1 - type: integer 
	Parameter DATA1_WIDTH bound to: 16 - type: integer 
	Parameter DATA2_WIDTH bound to: 32 - type: integer 
	Parameter IN_WIDTH bound to: 16 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
	Parameter SHIFT_WIDTH bound to: 6 - type: integer 
	Parameter SHIFT_MAX bound to: 63 - type: integer 
	Parameter HIGH_WIDTH bound to: 47 - type: integer 
	Parameter DATA1_WIDTH bound to: 16 - type: integer 
	Parameter DATA2_WIDTH bound to: 33 - type: integer 
	Parameter IN_WIDTH bound to: 33 - type: integer 
	Parameter OP_WIDTH bound to: 16 - type: integer 
	Parameter OUT_WIDTH bound to: 49 - type: integer 
	Parameter IN_WIDTH bound to: 49 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
	Parameter SHIFT_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter IW bound to: 32 - type: integer 
	Parameter OW bound to: 32 - type: integer 
	Parameter RATIO bound to: 1 - type: integer 
	Parameter IN_WIDTH bound to: 49 - type: integer 
	Parameter OUT_WIDTH bound to: 17 - type: integer 
	Parameter SHIFT_WIDTH bound to: 6 - type: integer 
	Parameter IW bound to: 8 - type: integer 
	Parameter OW bound to: 64 - type: integer 
	Parameter RATIO bound to: 8 - type: integer 
WARNING: [Synth 8-7023] instance 'u_reg' of module 'NV_NVDLA_SDP_reg' has 117 connections declared, but only 67 given [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_sdp.v:365]
WARNING: [Synth 8-547] port direction mismatch for port 'nvdla2csb_data' [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:208]
WARNING: [Synth 8-547] port direction mismatch for port 'nvdla_core2dbb_w_wdata' [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:208]
WARNING: [Synth 8-547] port direction mismatch for port 'nvdla_core2dbb_w_wstrb' [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:208]
WARNING: [Synth 8-3848] Net slowest_sync_clk in module/entity top_design does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:123]
WARNING: [Synth 8-3848] Net ext_reset_in in module/entity top_design does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:123]
WARNING: [Synth 8-3848] Net aux_reset_in in module/entity top_design does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:123]
WARNING: [Synth 8-3848] Net mb_debug_sys_rst in module/entity top_design does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:123]
WARNING: [Synth 8-3848] Net dcm_locked in module/entity top_design does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:123]
WARNING: [Synth 8-3848] Net Core0_nFIQ in module/entity top_design does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:127]
WARNING: [Synth 8-3848] Net dla_core_clk in module/entity top_design does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:138]
WARNING: [Synth 8-3848] Net dla_csb_clk in module/entity top_design does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:138]
WARNING: [Synth 8-3848] Net global_clk_ovr_on in module/entity top_design does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:138]
WARNING: [Synth 8-3848] Net tmc2slcg_disable_clock_gating in module/entity top_design does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:138]
WARNING: [Synth 8-3848] Net dla_reset_rstn in module/entity top_design does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:138]
WARNING: [Synth 8-3848] Net direct_reset in module/entity top_design does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:139]
WARNING: [Synth 8-3848] Net test_mode in module/entity top_design does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:139]
WARNING: [Synth 8-3848] Net csb2nvdla_write in module/entity top_design does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:139]
WARNING: [Synth 8-3848] Net csb2nvdla_nposted in module/entity top_design does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:139]
WARNING: [Synth 8-3848] Net csb2nvdla_valid in module/entity top_design does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:139]
WARNING: [Synth 8-3848] Net nvdla_core2dbb_aw_awready in module/entity top_design does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:140]
WARNING: [Synth 8-3848] Net nvdla_core2dbb_w_wready in module/entity top_design does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:140]
WARNING: [Synth 8-3848] Net nvdla_core2dbb_r_rvalid in module/entity top_design does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:141]
WARNING: [Synth 8-3848] Net nvdla_core2dbb_r_rlast in module/entity top_design does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:141]
WARNING: [Synth 8-3848] Net nvdla_core2dbb_b_bvalid in module/entity top_design does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:142]
WARNING: [Synth 8-3848] Net nvdla_core2dbb_ar_arready in module/entity top_design does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:142]
WARNING: [Synth 8-3848] Net csb2nvdla_addr in module/entity top_design does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:143]
WARNING: [Synth 8-3848] Net csb2nvdla_wdat in module/entity top_design does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:144]
WARNING: [Synth 8-3848] Net nvdla_core2dbb_b_bid in module/entity top_design does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:149]
WARNING: [Synth 8-3848] Net nvdla_core2dbb_r_rid in module/entity top_design does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:155]
WARNING: [Synth 8-3848] Net nvdla_core2dbb_r_rdata in module/entity top_design does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:157]
WARNING: [Synth 8-3848] Net nvdla_pwrbus_ram_c_pd in module/entity top_design does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:159]
WARNING: [Synth 8-3848] Net nvdla_pwrbus_ram_ma_pd in module/entity top_design does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:160]
WARNING: [Synth 8-3848] Net nvdla_pwrbus_ram_mb_pd in module/entity top_design does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:161]
WARNING: [Synth 8-3848] Net nvdla_pwrbus_ram_p_pd in module/entity top_design does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:162]
WARNING: [Synth 8-3848] Net nvdla_pwrbus_ram_o_pd in module/entity top_design does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:163]
WARNING: [Synth 8-3848] Net nvdla_pwrbus_ram_a_pd in module/entity top_design does not have driver. [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'top_design' (251#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/top_design.vhd:21]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_cmux has unconnected port reg2dp_nan_to_zero
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_cmux has unconnected port reg2dp_proc_precision[1]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_cmux has unconnected port reg2dp_proc_precision[0]
WARNING: [Synth 8-3331] design NV_CLK_gate_power has unconnected port reset_
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[31]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[30]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[29]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[28]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[27]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[26]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[25]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[24]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[23]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[22]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[21]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[20]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[19]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[18]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[17]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[16]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[15]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[14]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[13]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[12]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[11]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[10]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[9]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[8]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[7]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[6]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[5]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[4]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[3]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[2]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[1]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port pwrbus_ram_pd[0]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_core has unconnected port reg2dp_perf_lut_en
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port cmd2dat_dma_pd[42]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_batch_number[4]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_batch_number[3]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_batch_number[2]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_batch_number[1]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_batch_number[0]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_winograd
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_height[12]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_height[11]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_height[10]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_height[9]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_height[8]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_height[7]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_height[6]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_height[5]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_height[4]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_height[3]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_height[2]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_height[1]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_height[0]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_width[12]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_width[11]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_width[10]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_width[9]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_width[8]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_width[7]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_width[6]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_width[5]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_width[4]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_width[3]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_width[2]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_width[1]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_width[0]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_out_precision[1]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_out_precision[0]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_proc_precision[1]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_out has unconnected port reg2dp_proc_precision[0]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[31]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[30]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[29]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[28]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[27]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[26]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[25]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[24]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[23]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[22]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[21]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[20]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[19]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[18]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[17]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[16]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[15]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[14]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[13]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[12]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[11]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[10]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[9]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[8]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[7]
WARNING: [Synth 8-3331] design NV_NVDLA_SDP_WDMA_DAT_in has unconnected port pwrbus_ram_pd[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1426.074 ; gain = 654.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1449.320 ; gain = 677.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1449.320 ; gain = 677.801
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1449.320 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/reset_system/reset_system/reset_system_in_context.xdc] for cell 'top_reset_system'
Finished Parsing XDC File [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/reset_system/reset_system/reset_system_in_context.xdc] for cell 'top_reset_system'
Parsing XDC File [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc] for cell 'cores_and_memory_controller/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:30]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:31]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:32]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:33]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:34]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:36]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:37]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:38]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:39]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:40]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:42]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:43]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:44]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:45]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:46]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:48]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:49]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:50]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:51]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:52]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:54]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:55]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:56]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:57]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:58]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:60]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:61]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:62]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:63]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:64]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:66]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:67]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:68]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:69]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:70]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:72]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:73]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:74]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:75]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:76]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:78]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:79]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:80]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:81]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:82]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:83]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:85]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:86]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:87]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:88]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:89]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:91]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:92]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:93]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:94]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:95]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:97]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:98]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:99]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:100]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:101]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:103]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:104]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:105]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:106]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:107]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:109]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:110]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:111]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:112]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:113]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:115]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:116]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:117]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:118]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:119]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:121]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:122]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:123]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:124]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:125]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:126]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:128]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:129]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:130]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:131]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:132]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:133]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:134]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:135]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:136]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:137]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:138]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:139]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:140]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:141]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:142]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:143]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:144]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:145]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Common 17-14] Message 'Netlist 29-160' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc:145]
Finished Parsing XDC File [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc] for cell 'cores_and_memory_controller/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/sources_1/ip/processing_system7_0_1/processing_system7_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_design_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_design_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/uni/2019-2020/thesis/cogitantium/board_documentation/pynq-z2_v1.0.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/uni/2019-2020/thesis/cogitantium/board_documentation/pynq-z2_v1.0.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/uni/2019-2020/thesis/cogitantium/board_documentation/pynq-z2_v1.0.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'reset'. [D:/uni/2019-2020/thesis/cogitantium/board_documentation/pynq-z2_v1.0.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'enable'. [D:/uni/2019-2020/thesis/cogitantium/board_documentation/pynq-z2_v1.0.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'pwm_out'. [D:/uni/2019-2020/thesis/cogitantium/board_documentation/pynq-z2_v1.0.xdc:18]
Finished Parsing XDC File [D:/uni/2019-2020/thesis/cogitantium/board_documentation/pynq-z2_v1.0.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/uni/2019-2020/thesis/cogitantium/board_documentation/pynq-z2_v1.0.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_design_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_design_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_design_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1859.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.697 . Memory (MB): peak = 1859.945 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:19 ; elapsed = 00:01:19 . Memory (MB): peak = 1859.945 ; gain = 1088.426
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "reg_rd_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'req_pd_reg' and it is trimmed from '63' to '56' bits. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_csb.v:118]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_cq.v:2078]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_cq.v:2081]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_cq.v:2084]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_cq.v:2087]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_cq.v:2090]
WARNING: [Synth 8-3936] Found unconnected internal register 'req_pd_reg' and it is trimmed from '63' to '56' bits. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/glb/NV_NVDLA_GLB_csb.v:148]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:1245]
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'NV_NVDLA_CDMA_wt'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:2586]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:927]
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'NV_NVDLA_CDMA_dc'
INFO: [Synth 8-5546] ROM "pixel_order_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_planar0_sft_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_planar1_sft_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_planar0_mask_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_planar1_mask_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'NV_NVDLA_CDMA_IMG_ctrl'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg2pack_fifo.v:185]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg.v:1067]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_sg.v:1432]
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'NV_NVDLA_CSC_sg'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:985]
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l2_sft_d3_reg' and it is trimmed from '64' to '16' bits. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:4364]
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l1_sft_d3_reg' and it is trimmed from '64' to '16' bits. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:4364]
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l1_sft_d2_reg' and it is trimmed from '64' to '16' bits. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:4412]
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l0_sft_d3_reg' and it is trimmed from '64' to '16' bits. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:4364]
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l0_sft_d2_reg' and it is trimmed from '64' to '16' bits. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:4392]
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l0_sft_d1_reg' and it is trimmed from '64' to '32' bits. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:4365]
INFO: [Synth 8-6430] The Block RAM "nv_ram_rwst_256x8:/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           WT_STATE_IDLE |                               00 |                               00
           WT_STATE_PEND |                               01 |                               01
           WT_STATE_BUSY |                               10 |                               10
           WT_STATE_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'NV_NVDLA_CDMA_wt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               01 |                               00
                  iSTATE |                               11 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE1 |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'NV_NVDLA_CDMA_dc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               01 |                               00
                  iSTATE |                               11 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE1 |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'NV_NVDLA_CDMA_IMG_ctrl'
INFO: [Synth 8-6430] The Block RAM "nv_ram_rws_16x64:/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM "nv_ram_rws_256x64:/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'NV_NVDLA_CSC_sg'
INFO: [Synth 8-6430] The Block RAM "nv_ram_rws_16x272:/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM "nv_ram_rws_16x256:/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 1859.945 ; gain = 1088.426
---------------------------------------------------------------------------------
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'cores_and_memory_controller' of module 'processing_system7_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'cores_and_memory_controller/inst' of module 'processing_system7_v5_5_processing_system7'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'top_reset_system' of module 'reset_system_bbox_0'. So gated clock conversion will not be possible for this module.
INFO: [Synth 8-223] decloning instance 'NV_NVDLA_sync3d:/UJ_dft_xclamp_ctrl_hold_sync_i' (NV_BLKBOX_SRC0) to 'NV_NVDLA_sync3d:/UJ_dft_xclamp_scan_hold_sync_i'
INFO: [Synth 8-223] decloning instance 'NV_NVDLA_sync3d_s:/UJ_dft_xclamp_ctrl_hold_sync_i' (NV_BLKBOX_SRC0) to 'NV_NVDLA_sync3d_s:/UJ_dft_xclamp_scan_hold_sync_i'
INFO: [Synth 8-223] decloning instance 'dla/u_partition_o/u_NV_NVDLA_glb/u_ic/u_sync_core_intr/UJ_dft_xclamp_ctrl_hold_sync_i' (NV_BLKBOX_SRC0) to 'dla/u_partition_o/u_NV_NVDLA_glb/u_ic/u_sync_core_intr/UJ_dft_xclamp_scan_hold_sync_i'
INFO: [Synth 8-223] decloning instance 'dla/u_partition_c/u_csc_dla_clk_ovr_on_sync' (NV_NVDLA_sync3d) to 'dla/u_partition_c/u_cdma_dla_clk_ovr_on_sync'
INFO: [Synth 8-223] decloning instance 'dla/u_partition_c/u_global_csc_clk_ovr_on_sync' (NV_NVDLA_sync3d_s) to 'dla/u_partition_c/u_global_cdma_clk_ovr_on_sync'
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |NV_NVDLA_mcif             |           1|     36647|
|2     |NV_NVDLA_partition_o__GB1 |           1|      4948|
|3     |NV_NVDLA_cdma__GB0        |           1|     34247|
|4     |NV_NVDLA_cdma__GB1        |           1|     11310|
|5     |NV_NVDLA_cdma__GB2        |           1|     25605|
|6     |NV_NVDLA_cbuf__GB0        |           1|     33808|
|7     |NV_NVDLA_cbuf__GB1        |           1|     19148|
|8     |NV_NVDLA_partition_c__GC0 |           1|     27897|
|9     |NV_NVDLA_SDP_rdma         |           1|     38443|
|10    |NV_NVDLA_SDP_core         |           1|     11620|
|11    |NV_NVDLA_sdp__GB2         |           1|     15235|
|12    |NV_NVDLA_partition_p__GC0 |           1|        18|
|13    |NV_nvdla__GC0             |           1|     24958|
|14    |top_design__GC0           |           1|       225|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     61 Bit       Adders := 6     
	   2 Input     58 Bit       Adders := 1     
	   2 Input     35 Bit       Adders := 8     
	   2 Input     33 Bit       Adders := 3     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 27    
	   4 Input     32 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 10    
	   2 Input     22 Bit       Adders := 4     
	   2 Input     19 Bit       Adders := 1     
	   8 Input     19 Bit       Adders := 8     
	   2 Input     18 Bit       Adders := 5     
	   3 Input     18 Bit       Adders := 9     
	   2 Input     17 Bit       Adders := 11    
	   3 Input     17 Bit       Adders := 4     
	   4 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     16 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 2     
	   5 Input     16 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 7     
	   2 Input     15 Bit       Adders := 11    
	   4 Input     15 Bit       Adders := 6     
	   4 Input     14 Bit       Adders := 4     
	   2 Input     14 Bit       Adders := 32    
	   3 Input     14 Bit       Adders := 11    
	   5 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 7     
	   2 Input     12 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 14    
	   4 Input     11 Bit       Adders := 2     
	   4 Input     10 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 4     
	   4 Input      9 Bit       Adders := 10    
	   3 Input      9 Bit       Adders := 12    
	   2 Input      9 Bit       Adders := 19    
	   2 Input      8 Bit       Adders := 38    
	   4 Input      8 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 17    
	   3 Input      7 Bit       Adders := 3     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 19    
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 43    
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 57    
	   4 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   7 Input      4 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 128   
	   4 Input      3 Bit       Adders := 3     
	   3 Input      3 Bit       Adders := 4     
	   5 Input      3 Bit       Adders := 4     
	   6 Input      3 Bit       Adders := 1     
	   8 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 53    
	   3 Input      2 Bit       Adders := 1     
	   5 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 83    
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	              272 Bit    Registers := 2     
	              258 Bit    Registers := 2     
	              256 Bit    Registers := 3     
	              129 Bit    Registers := 8     
	              128 Bit    Registers := 6     
	               73 Bit    Registers := 2     
	               68 Bit    Registers := 2     
	               66 Bit    Registers := 14    
	               65 Bit    Registers := 50    
	               64 Bit    Registers := 323   
	               63 Bit    Registers := 8     
	               61 Bit    Registers := 7     
	               56 Bit    Registers := 2     
	               50 Bit    Registers := 25    
	               49 Bit    Registers := 2     
	               48 Bit    Registers := 2     
	               47 Bit    Registers := 42    
	               46 Bit    Registers := 3     
	               45 Bit    Registers := 4     
	               44 Bit    Registers := 4     
	               43 Bit    Registers := 16    
	               38 Bit    Registers := 4     
	               36 Bit    Registers := 6     
	               35 Bit    Registers := 8     
	               34 Bit    Registers := 55    
	               33 Bit    Registers := 11    
	               32 Bit    Registers := 190   
	               31 Bit    Registers := 16    
	               29 Bit    Registers := 15    
	               28 Bit    Registers := 4     
	               27 Bit    Registers := 4     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	               22 Bit    Registers := 3     
	               21 Bit    Registers := 2     
	               20 Bit    Registers := 5     
	               19 Bit    Registers := 41    
	               18 Bit    Registers := 33    
	               17 Bit    Registers := 24    
	               16 Bit    Registers := 82    
	               15 Bit    Registers := 58    
	               14 Bit    Registers := 83    
	               13 Bit    Registers := 65    
	               12 Bit    Registers := 10    
	               11 Bit    Registers := 147   
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 53    
	                8 Bit    Registers := 726   
	                7 Bit    Registers := 45    
	                6 Bit    Registers := 50    
	                5 Bit    Registers := 93    
	                4 Bit    Registers := 106   
	                3 Bit    Registers := 133   
	                2 Bit    Registers := 159   
	                1 Bit    Registers := 2437  
+---Multipliers : 
	                16x33  Multipliers := 3     
+---RAMs : 
	              16K Bit         RAMs := 64    
	               4K Bit         RAMs := 2     
	               2K Bit         RAMs := 1     
	               1K Bit         RAMs := 3     
	             1024 Bit         RAMs := 16    
	              768 Bit         RAMs := 3     
	              520 Bit         RAMs := 2     
	              256 Bit         RAMs := 2     
	              224 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    258 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 4     
	   2 Input    255 Bit        Muxes := 1     
	   2 Input    129 Bit        Muxes := 4     
	   2 Input    128 Bit        Muxes := 13    
	   3 Input    128 Bit        Muxes := 4     
	   2 Input     73 Bit        Muxes := 1     
	   2 Input     68 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 7     
	   4 Input     65 Bit        Muxes := 3     
	   2 Input     65 Bit        Muxes := 14    
	   4 Input     64 Bit        Muxes := 16    
	   2 Input     64 Bit        Muxes := 77    
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 7     
	   4 Input     50 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 2     
	   2 Input     49 Bit        Muxes := 7     
	   2 Input     47 Bit        Muxes := 21    
	   2 Input     43 Bit        Muxes := 8     
	   2 Input     38 Bit        Muxes := 2     
	   2 Input     34 Bit        Muxes := 35    
	   2 Input     33 Bit        Muxes := 23    
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 165   
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 13    
	  25 Input     32 Bit        Muxes := 2     
	  50 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 11    
	 105 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 3     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 16    
	   2 Input     17 Bit        Muxes := 18    
	   3 Input     17 Bit        Muxes := 9     
	   2 Input     16 Bit        Muxes := 90    
	   3 Input     16 Bit        Muxes := 9     
	   2 Input     15 Bit        Muxes := 49    
	   2 Input     14 Bit        Muxes := 58    
	   5 Input     14 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 45    
	   2 Input     12 Bit        Muxes := 7     
	   2 Input     11 Bit        Muxes := 30    
	  11 Input     10 Bit        Muxes := 10    
	   2 Input     10 Bit        Muxes := 7     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 30    
	   2 Input      8 Bit        Muxes := 80    
	   6 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 12    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 26    
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 26    
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 65    
	   3 Input      5 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 52    
	   4 Input      4 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 124   
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 176   
	   3 Input      2 Bit        Muxes := 14    
	   4 Input      2 Bit        Muxes := 13    
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1194  
	  10 Input      1 Bit        Muxes := 10    
	  12 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module NV_NVDLA_MCIF_CSB_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 22    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_csb 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1__1 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2__1 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_bpt__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1__2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2__2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_bpt__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1__3 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2__3 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_bpt__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1__4 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2__4 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_bpt__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1__5 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2__5 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_bpt__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1__6 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2__6 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_bpt__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_bpt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_ARB_pipe__1 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_ARB_pipe__2 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_ARB_pipe__3 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_ARB_pipe__4 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_ARB_pipe__5 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_ARB_pipe__6 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_ARB_pipe 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module read_ig_arb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 11    
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	  11 Input     10 Bit        Muxes := 10    
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 10    
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_ARB_pipe_out 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_CVT_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     38 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_cvt 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_EG_pipe_pr 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module CKLNQD12__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x64 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_MCIF_READ_EG_OUT_pipe__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_OUT_pipe__2 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_OUT_pipe__3 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_OUT_pipe__4 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_OUT_pipe__5 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_OUT_pipe__6 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_OUT_pipe 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p1__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p2__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p3__1 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_dfifo__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_bpt__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p1__2 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p2__2 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p3__2 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_dfifo__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_bpt__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p2 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p3 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_dfifo 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_bpt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_pipe__1 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module CKLNQD12__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo_flopram_rwsa_4x65__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
+---Muxes : 
	   4 Input     65 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_pipe__2 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module CKLNQD12__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo_flopram_rwsa_4x65__2 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
+---Muxes : 
	   4 Input     65 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_pipe 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module CKLNQD12__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo_flopram_rwsa_4x65 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
+---Muxes : 
	   4 Input     65 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module write_ig_arb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_arb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p2 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p3 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     38 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p4 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_cvt 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nv_ram_rws_256x3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module nv_ram_rwst_256x8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module NV_NVDLA_MCIF_WRITE_cq 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 16    
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                9 Bit    Registers := 11    
	                8 Bit    Registers := 11    
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 16    
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input    255 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 41    
	   2 Input      2 Bit        Muxes := 37    
	   2 Input      1 Bit        Muxes := 360   
Module NV_NVDLA_MCIF_WRITE_EG_pipe 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_eg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module MUX2D4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2HDD2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module MUX2HDD2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO_S_PPP__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module NV_NVDLA_CFGROM_rom 
Detailed RTL Component Info : 
+---Muxes : 
	 105 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
Module NV_NVDLA_cfgrom 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module CKLNQD12__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_falcon2csb_fifo_flopram_rwa_4x50 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 5     
+---Muxes : 
	   4 Input     50 Bit        Muxes := 1     
Module CKLNQD12__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr_strict__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
Module p_SSYNC3DO_C_PPP__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module p_SSYNC3DO_C_PPP__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module p_SSYNC3DO_C_PPP__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                3 Bit    Registers := 1     
Module CKLNQD12__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr_strict 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
Module p_SSYNC3DO_C_PPP__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module p_SSYNC3DO_C_PPP__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module p_SSYNC3DO_C_PPP 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                3 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_falcon2csb_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               50 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module CKLNQD12__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_csb2falcon_fifo_flopram_rwa_2x34 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 3     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module CKLNQD12__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr_strict__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module p_SSYNC3DO_C_PPP__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module p_SSYNC3DO_C_PPP__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                2 Bit    Registers := 1     
Module CKLNQD12__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr_strict 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module p_SSYNC3DO_C_PPP__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module p_SSYNC3DO_C_PPP__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                2 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_csb2falcon_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_csb_master 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 15    
	               34 Bit    Registers := 14    
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 49    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 28    
Module MUX2D4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2D4__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2D4__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_core_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_GLB_CSB_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_GLB_csb 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module MUX2HDD2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO_C_PPP__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module NV_NVDLA_GLB_ic 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module NV_NVDLA_CDMA_single_reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_dual_reg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
	               28 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 7     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_dual_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
	               28 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 7     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_regfile 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 16    
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 32    
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 23    
Module NV_NVDLA_DMAIF_rdreq__2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_DMAIF_rdrsp__2 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nv_ram_rwsp_8x65__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---RAMs : 
	              520 Bit         RAMs := 1     
Module NV_NVDLA_CDMA_WT_8ATMM_fifo_65x8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nv_ram_rwsp_128x6__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module NV_NVDLA_CDMA_WT_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_CDMA_wt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     58 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
	   4 Input     17 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 1     
	   4 Input     14 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               61 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               29 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 4     
	               15 Bit    Registers := 5     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 18    
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module NV_NVDLA_CDMA_IMG_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 4     
	   3 Input     14 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   4 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 14    
	   4 Input      2 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_DMAIF_rdreq__1 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_DMAIF_rdrsp__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nv_ram_rwsp_128x11 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module NV_NVDLA_CDMA_IMG_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module CKLNQD12__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CDMA_IMG_sg2pack_fifo_flopram_rwsa_128x11 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 128   
Module NV_NVDLA_CDMA_IMG_sg2pack_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_CDMA_IMG_sg 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     29 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 2     
	   4 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 7     
	               32 Bit    Registers := 2     
	               29 Bit    Registers := 2     
	               15 Bit    Registers := 5     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
Module NV_NVDLA_CDMA_IMG_pack 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 4     
	               15 Bit    Registers := 6     
	               14 Bit    Registers := 3     
	                8 Bit    Registers := 14    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 33    
	   2 Input     15 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 27    
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module NV_NVDLA_CDMA_dma_mux 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p1__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p2__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p3__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_cell__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p1__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p2__2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__2 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p3__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_cell__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p1__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p2__3 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__3 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p3__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_cell__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p1__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p2__4 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__4 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p3__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_cell__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p1__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p2__5 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__5 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p3__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_cell__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p1__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p2__6 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__6 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p3__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_cell__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p1__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p2__7 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__7 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p3__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_cell__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__8 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0__8 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_cell 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_cvt 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               17 Bit    Registers := 14    
	               16 Bit    Registers := 11    
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 4     
Module CKLNQD12__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_DMAIF_rdreq__3 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_DMAIF_rdrsp__3 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nv_ram_rwsp_128x6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module NV_NVDLA_CDMA_DC_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_CDMA_dc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     61 Bit       Adders := 6     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     18 Bit       Adders := 4     
	   3 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   4 Input     16 Bit       Adders := 1     
	   4 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 4     
	   3 Input     14 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 3     
	   4 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               61 Bit    Registers := 5     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 11    
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 7     
	               14 Bit    Registers := 16    
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     61 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 6     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 9     
	   5 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 20    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
	   5 Input      1 Bit        Muxes := 1     
Module CKLNQD12__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nv_ram_rws_16x64__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module NV_NVDLA_CDMA_shared_buffer 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 34    
Module CKLNQD12__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CDMA_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   4 Input     15 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 1     
	   4 Input     14 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 12    
	               14 Bit    Registers := 10    
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module nv_ram_rws_256x64__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__61 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__62 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__63 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module NV_NVDLA_cbuf 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 194   
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 128   
	                7 Bit    Registers := 5     
	                1 Bit    Registers := 648   
Module MUX2D4__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2HDD2__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module MUX2HDD2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO_S_PPP__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module NV_NVDLA_CSC_single_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CSC_dual_reg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 9     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	  25 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CSC_dual_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 9     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	  25 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CSC_regfile 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module CKLNQD12__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CSC_SG_dat_fifo_flopram_rwsa_4x33 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 5     
Module NV_NVDLA_CSC_SG_dat_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CSC_SG_wt_fifo_flopram_rwsa_4x20 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 5     
Module NV_NVDLA_CSC_SG_wt_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CSC_sg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 4     
	   4 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 6     
	   3 Input     14 Bit       Adders := 1     
	   4 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               31 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 8     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     22 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 10    
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 19    
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module NV_NVDLA_CSC_WL_dec 
Detailed RTL Component Info : 
+---Adders : 
	   7 Input      4 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   4 Input      3 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 1     
	   6 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 21    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CSC_wl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   4 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               36 Bit    Registers := 6     
	               31 Bit    Registers := 6     
	               18 Bit    Registers := 1     
	               15 Bit    Registers := 5     
	               14 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 32    
	                7 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 45    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 12    
	   2 Input     15 Bit        Muxes := 12    
	   2 Input     14 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module NV_NVDLA_CSC_dl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
	   2 Input     15 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 1     
	   4 Input     15 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 9     
	   4 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 4     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 8     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 9     
	               29 Bit    Registers := 6     
	               27 Bit    Registers := 4     
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	               15 Bit    Registers := 7     
	               14 Bit    Registers := 27    
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 11    
	                8 Bit    Registers := 46    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 75    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 11    
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 23    
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
Module CKLNQD12__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_MRDMA_gate 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_MRDMA_ig 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               29 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module CKLNQD12__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nv_ram_rwsp_16x14 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---RAMs : 
	              224 Bit         RAMs := 1     
Module NV_NVDLA_SDP_MRDMA_cq_16x14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_MRDMA_EG_CMD_sfifo_flopram_rwsa_4x13 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 4     
Module NV_NVDLA_SDP_MRDMA_EG_CMD_sfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_MRDMA_EG_CMD_dfifo_flopram_rwsa_4x15 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 4     
Module NV_NVDLA_SDP_MRDMA_EG_CMD_dfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_MRDMA_EG_cmd 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module CKLNQD12__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nv_ram_rwsp_8x65 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---RAMs : 
	              520 Bit         RAMs := 1     
Module NV_NVDLA_SDP_MRDMA_EG_lat_fifo_8x65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_unpack 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_MRDMA_EG_pfifo__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_MRDMA_EG_pfifo__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_MRDMA_EG_pfifo__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_MRDMA_EG_pfifo 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_MRDMA_EG_din 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   5 Input     14 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module NV_NVDLA_SDP_MRDMA_EG_DOUT_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	              258 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    258 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_MRDMA_EG_dout 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 4     
Module NV_NVDLA_DMAIF_rdreq 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_DMAIF_rdrsp 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_dmaif 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_mrdma 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CKLNQD12__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_BRDMA_gate 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_RDMA_ig 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 6     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module CKLNQD12__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nv_ram_rwsp_16x16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module NV_NVDLA_SDP_BRDMA_cq_16x16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_unpack__1 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module CKLNQD12__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
Module NV_NVDLA_SDP_RDMA_EG_RO_cfifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1__1 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_ro__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input    128 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module CKLNQD12__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
Module NV_NVDLA_SDP_RDMA_EG_RO_cfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_ro 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input    128 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_eg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   5 Input     16 Bit       Adders := 1     
	   5 Input      2 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module CKLNQD12__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nv_ram_rwsp_16x65 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module NV_NVDLA_SDP_BRDMA_lat_fifo_16x65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_DMAIF_rdreq__5 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_DMAIF_rdrsp__5 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_dmaif__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_brdma 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CKLNQD12__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_NRDMA_gate 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_RDMA_ig__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 6     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module CKLNQD12__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nv_ram_rwsp_16x16__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module NV_NVDLA_SDP_NRDMA_cq_16x16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_unpack__2 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module CKLNQD12__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
Module NV_NVDLA_SDP_RDMA_EG_RO_cfifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1__3 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_ro__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input    128 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module CKLNQD12__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
Module NV_NVDLA_SDP_RDMA_EG_RO_cfifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1__2 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_ro__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input    128 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_eg__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   5 Input     16 Bit       Adders := 1     
	   5 Input      2 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module CKLNQD12__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nv_ram_rwsp_16x65__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module NV_NVDLA_SDP_NRDMA_lat_fifo_16x65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_DMAIF_rdreq__4 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_DMAIF_rdrsp__4 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_dmaif__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_nrdma 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_REG_single 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_REG_dual__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 19    
	               13 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_REG_dual 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 19    
	               13 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_reg 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 12    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 31    
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 23    
Module NV_NVDLA_SDP_rdma 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module CKLNQD12__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_RDMA_pack 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_pack__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_pack__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_pack__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_pack__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_CMUX_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_CMUX_pipe_p2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_cmux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_CORE_pack__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_sync2data 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module NV_NVDLA_HLS_shiftleftsu 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p2 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_int_alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_SDP_HLS_sync2data__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module NV_NVDLA_SDP_HLS_prelu 
Detailed RTL Component Info : 
+---Multipliers : 
	                16x33  Multipliers := 1     
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     50 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_int_mul 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_HLS_shiftrightsu__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_X_INT_TRT_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_int_trt 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_relu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_X_INT_RELU_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_int_relu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_CORE_unpack__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module NV_NVDLA_SDP_CORE_pack 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_sync2data__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module NV_NVDLA_HLS_shiftleftsu__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p1__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p2__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_int_alu__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_SDP_HLS_sync2data__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module NV_NVDLA_SDP_HLS_prelu__1 
Detailed RTL Component Info : 
+---Multipliers : 
	                16x33  Multipliers := 1     
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1__1 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     50 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_int_mul__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_HLS_shiftrightsu__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_X_INT_TRT_pipe_p1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_int_trt__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_relu__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_X_INT_RELU_pipe_p1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_int_relu__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_CORE_unpack 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_C_INT_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_C_INT_pipe_p2 
Detailed RTL Component Info : 
+---Registers : 
	               49 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsatsu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_C_INT_pipe_p3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_saturate 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_C_INT_pipe_p4 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_C_int 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Multipliers : 
	                16x33  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_SDP_HLS_c 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_SDP_CORE_unpack__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module NV_NVDLA_SDP_CORE_pipe_p11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_core 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
Module CKLNQD12__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_WDMA_CMD_sfifo_flopram_rwsa_4x15 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 4     
Module NV_NVDLA_SDP_WDMA_CMD_sfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_WDMA_CMD_dfifo_flopram_rwsa_4x44 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 4     
Module NV_NVDLA_SDP_WDMA_CMD_dfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_WDMA_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_WDMA_DAT_IN_dfifo__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_WDMA_DAT_IN_dfifo__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_WDMA_DAT_IN_dfifo__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_WDMA_DAT_IN_dfifo 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_WDMA_DAT_in 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_WDMA_DAT_out 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_DMAIF_wr 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module CKLNQD12__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_WDMA_intr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module NV_NVDLA_SDP_wdma 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_REG_single 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_REG_dual__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 32    
+---Muxes : 
	  50 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_REG_dual 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 32    
+---Muxes : 
	  50 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 20    
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 30    
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 42    
Module MUX2D4__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2HDD2__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module MUX2HDD2__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO_S_PPP__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module MUX2D4__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2HDD2__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module MUX2HDD2__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO_S_PPP__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_cfg__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module NV_NVDLA_CMAC_CORE_rt_in__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 36    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CMAC_CORE_active__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 134   
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module NV_NVDLA_CMAC_CORE_mac__7 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_mac__6 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_mac__5 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_mac__4 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_rt_out__1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 8     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CMAC_core__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module NV_NVDLA_CMAC_REG_single__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CMAC_REG_dual__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CMAC_REG_dual__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CMAC_reg__1 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module MUX2D4__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2HDD2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module MUX2HDD2__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO_S_PPP 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_cfg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module NV_NVDLA_CMAC_CORE_rt_in 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 36    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CMAC_CORE_active 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 134   
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module NV_NVDLA_CMAC_CORE_mac__1 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_mac__2 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_mac__3 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_mac 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_rt_out 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 8     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module CKLNQD12__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CMAC_core 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module NV_NVDLA_CMAC_REG_single 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CMAC_REG_dual__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CMAC_REG_dual 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CMAC_reg 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module MUX2D4__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2HDD2__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module MUX2HDD2__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO_S_PPP__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module NV_NVDLA_CACC_single_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CACC_dual_reg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               13 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CACC_dual_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               13 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CACC_regfile 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module NV_NVDLA_CACC_assembly_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module nv_ram_rws_16x272 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module NV_NVDLA_CACC_assembly_buffer 
Detailed RTL Component Info : 
+---Registers : 
	              272 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_CACC_CALC_int8__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
Module NV_NVDLA_CACC_CALC_int8__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
Module NV_NVDLA_CACC_CALC_int8__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
Module NV_NVDLA_CACC_CALC_int8__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
Module NV_NVDLA_CACC_CALC_int8__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
Module NV_NVDLA_CACC_CALC_int8__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
Module NV_NVDLA_CACC_CALC_int8__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
Module NV_NVDLA_CACC_CALC_int8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
Module NV_NVDLA_CACC_calculator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   8 Input      3 Bit       Adders := 1     
+---Registers : 
	              272 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module NV_NVDLA_CACC_delivery_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module nv_ram_rws_16x256 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module NV_NVDLA_CACC_delivery_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module CKLNQD12__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CKLNQD12__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "u_NV_NVDLA_CFGROM_rom/reg_rd_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_glb/u_ic/done_source_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_glb/u_ic/done_source_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_glb/u_ic/done_source_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_glb/u_ic/done_source_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_dft_mgate/p_clkgate/qd_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_rdma_resp_pd_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_resp_pd_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_resp_pd_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_rdma_resp_pd_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_rdma_resp_pd_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_resp_pd_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_resp_pd_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_rdma_resp_pd_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_rdma_resp_pd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_resp_pd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_resp_pd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_rdma_resp_pd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_rdma_resp_pd_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_resp_pd_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_resp_pd_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_rdma_resp_pd_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_rdma_resp_pd_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_resp_pd_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_resp_pd_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_rdma_resp_pd_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_rdma_resp_pd_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_resp_pd_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_resp_pd_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_rdma_resp_pd_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_rdma_resp_pd_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_resp_pd_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_resp_pd_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_rdma_resp_pd_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_rdma_resp_pd_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_resp_pd_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_resp_pd_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_rdma_resp_pd_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_rdma_resp_pd_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_resp_pd_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_resp_pd_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_rdma_resp_pd_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_rdma_resp_pd_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_resp_pd_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_resp_pd_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_rdma_resp_pd_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_rdma_resp_pd_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_resp_pd_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_resp_pd_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_rdma_resp_pd_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_rdma_resp_pd_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_resp_pd_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_resp_pd_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_rdma_resp_pd_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_rdma_resp_pd_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_resp_pd_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_resp_pd_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_rdma_resp_pd_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_rdma_resp_pd_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_resp_pd_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_resp_pd_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_rdma_resp_pd_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_rdma_resp_pd_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_resp_pd_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_resp_pd_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_rdma_resp_pd_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_rdma_resp_pd_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_resp_pd_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_resp_pd_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_rdma_resp_pd_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_rdma_resp_pd_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_resp_pd_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_resp_pd_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_rdma_resp_pd_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_rdma_resp_pd_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/cdp_resp_pd_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_resp_pd_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_partition_oi_1/\u_NV_NVDLA_csb_master/pdp_rdma_resp_pd_reg[17] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM adr_ram/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM adr_ram/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_write/u_cq/adr_ram/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM adr_ram/M_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM adr_ram/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "u_img/u_ctrl/pixel_order_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_img/u_ctrl/pixel_planar0_sft_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_img/u_ctrl/pixel_planar1_sft_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ram/M_reg to conserve power
WARNING: [Synth 8-3332] Sequential element (pre_entry_end_d1_reg) is unused and will be removed from module NV_NVDLA_CDMA_IMG_sg.
WARNING: [Synth 8-3332] Sequential element (pre_entry_end_d1_reg__0) is unused and will be removed from module NV_NVDLA_CDMA_IMG_sg.
WARNING: [Synth 8-3332] Sequential element (pre_entry_end_d1_reg__1) is unused and will be removed from module NV_NVDLA_CDMA_IMG_sg.
WARNING: [Synth 8-3332] Sequential element (pre_entry_end_d1_reg__2) is unused and will be removed from module NV_NVDLA_CDMA_IMG_sg.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP entry_per_batch0, operation Mode is: A*B.
DSP Report: operator entry_per_batch0 is absorbed into DSP entry_per_batch0.
DSP Report: Generating DSP entry_required0, operation Mode is: A*B.
DSP Report: operator entry_required0 is absorbed into DSP entry_required0.
DSP Report: Generating DSP req_cur_atomic0, operation Mode is: A*B.
DSP Report: operator req_cur_atomic0 is absorbed into DSP req_cur_atomic0.
DSP Report: Generating DSP grain_addr_w, operation Mode is: A*B.
DSP Report: operator grain_addr_w is absorbed into DSP grain_addr_w.
DSP Report: operator grain_addr_w is absorbed into DSP grain_addr_w.
DSP Report: Generating DSP grain_addr_w, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grain_addr_w is absorbed into DSP grain_addr_w.
DSP Report: operator grain_addr_w is absorbed into DSP grain_addr_w.
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_00/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_00/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_shared_buffer/u_shared_buffer_00/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_01/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_01/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_shared_buffer/u_shared_buffer_01/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_02/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_02/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_shared_buffer/u_shared_buffer_02/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_03/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_03/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_shared_buffer/u_shared_buffer_03/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_04/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_04/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_shared_buffer/u_shared_buffer_04/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_05/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_05/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_shared_buffer/u_shared_buffer_05/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_06/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_06/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_shared_buffer/u_shared_buffer_06/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_07/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_07/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_shared_buffer/u_shared_buffer_07/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_08/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_08/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_shared_buffer/u_shared_buffer_08/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_09/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_09/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_shared_buffer/u_shared_buffer_09/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_10/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_10/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_shared_buffer/u_shared_buffer_10/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_11/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_11/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_shared_buffer/u_shared_buffer_11/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_12/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_12/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_shared_buffer/u_shared_buffer_12/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_13/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_13/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_shared_buffer/u_shared_buffer_13/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_14/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_14/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_shared_buffer/u_shared_buffer_14/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_15/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_15/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "u_shared_buffer/u_shared_buffer_15/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_00/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_01/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_02/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_03/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_04/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_05/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_06/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_07/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_08/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_09/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_10/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_11/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_12/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_13/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_14/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_15/M_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[47]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[46]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[45]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[44]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[43]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[42]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[41]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[40]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[39]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[38]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[37]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[36]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[35]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[34]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[33]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[32]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[31]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[30]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[29]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[28]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[27]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[26]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[25]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[24]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[23]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[22]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[21]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[20]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[19]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[18]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[17]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[47]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[46]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[45]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[44]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[43]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[42]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[41]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[40]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[39]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[38]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[37]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[36]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[35]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[34]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[33]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[32]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[31]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[30]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[29]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[28]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[27]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[26]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[25]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[24]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[23]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[22]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[21]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[20]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[19]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[18]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[17]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[16]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[15]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[14]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[13]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[12]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank0_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank0_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank0_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank0_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank0_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank0_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank1_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank1_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank1_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank1_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank1_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank1_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank2_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank2_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank2_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank2_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank2_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank2_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank3_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank3_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank3_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank3_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank3_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank3_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank12_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank12_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank12_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank12_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank12_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank12_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank13_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank13_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank13_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank13_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank13_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank13_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank14_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank14_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank14_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank14_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank14_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank14_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank15_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank15_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank15_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank15_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank15_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank15_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank20_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank20_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank20_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank20_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank20_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank20_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank21_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank21_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank21_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank21_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank21_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank21_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank22_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank22_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank22_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank22_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank22_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank22_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank23_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank23_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank23_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank23_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank23_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank23_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank24_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank24_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank24_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank24_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank24_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank24_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank25_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank25_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank25_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank25_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank25_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank25_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank26_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank26_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank26_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank26_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank26_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank26_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank27_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank27_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank27_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank27_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank27_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank27_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank28_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank28_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank28_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank28_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank28_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank28_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank29_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank29_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank29_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank29_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank29_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank29_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank30_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank30_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank30_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank30_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank30_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank30_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank31_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank31_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank31_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank31_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank31_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB0/u_cbuf_ram_bank31_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank0_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank0_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank1_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank1_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank2_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank2_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank3_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank3_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank12_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank12_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank13_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank13_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank14_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank14_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank15_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank15_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank20_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank20_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank21_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank21_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank22_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank22_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank23_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank23_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank24_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank24_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank25_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank25_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank26_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank26_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank27_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank27_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank28_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank28_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank29_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank29_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank30_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank30_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank31_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank31_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank19_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank19_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB1/u_cbuf_ram_bank19_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank19_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank19_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB1/u_cbuf_ram_bank19_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank18_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank18_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB1/u_cbuf_ram_bank18_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank18_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank18_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB1/u_cbuf_ram_bank18_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank17_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank17_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB1/u_cbuf_ram_bank17_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank17_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank17_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB1/u_cbuf_ram_bank17_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank16_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank16_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB1/u_cbuf_ram_bank16_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank16_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank16_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB1/u_cbuf_ram_bank16_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank11_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank11_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB1/u_cbuf_ram_bank11_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank11_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank11_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB1/u_cbuf_ram_bank11_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank10_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank10_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB1/u_cbuf_ram_bank10_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank10_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank10_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB1/u_cbuf_ram_bank10_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank9_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank9_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB1/u_cbuf_ram_bank9_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank9_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank9_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB1/u_cbuf_ram_bank9_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank8_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank8_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB1/u_cbuf_ram_bank8_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank8_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank8_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB1/u_cbuf_ram_bank8_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank7_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank7_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB1/u_cbuf_ram_bank7_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank7_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank7_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB1/u_cbuf_ram_bank7_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank6_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank6_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB1/u_cbuf_ram_bank6_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank6_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank6_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB1/u_cbuf_ram_bank6_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank5_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank5_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB1/u_cbuf_ram_bank5_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank5_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank5_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB1/u_cbuf_ram_bank5_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank4_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank4_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB1/u_cbuf_ram_bank4_ram1/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank4_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank4_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_NVDLA_cbuf__GB1/u_cbuf_ram_bank4_ram0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank19_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank19_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank18_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank18_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank17_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank17_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank16_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank16_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank11_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank11_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank10_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank10_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank9_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank9_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank8_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank8_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank7_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank7_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank6_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank6_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank5_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank5_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank4_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank4_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
DSP Report: Generating DSP slice_entries_w0, operation Mode is: A*B.
DSP Report: operator slice_entries_w0 is absorbed into DSP slice_entries_w0.
DSP Report: Generating DSP h_bias_1_stride_w0, operation Mode is: A*B.
DSP Report: operator h_bias_1_stride_w0 is absorbed into DSP h_bias_1_stride_w0.
DSP Report: Generating DSP h_bias_1_w0, operation Mode is: A*B.
DSP Report: operator h_bias_1_w0 is absorbed into DSP h_bias_1_w0.
DSP Report: Generating DSP h_bias_2_w0, operation Mode is: A*B.
DSP Report: operator h_bias_2_w0 is absorbed into DSP h_bias_2_w0.
DSP Report: Generating DSP h_bias_0_stride_w0, operation Mode is: A*B.
DSP Report: operator h_bias_0_stride_w0 is absorbed into DSP h_bias_0_stride_w0.
DSP Report: Generating DSP h_bias_0_w0, operation Mode is: A*B.
DSP Report: operator h_bias_0_w0 is absorbed into DSP h_bias_0_w0.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'u_cq/ram/dout_r_reg' and it is trimmed from '16' to '15' bits. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/rams/fpga/model/nv_ram_rwsp_16x16.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_cq/ram/dout_r_reg' and it is trimmed from '16' to '15' bits. [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/rams/fpga/model/nv_ram_rwsp_16x16.v:39]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_C_int.v:103]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_prelu.v:42]
DSP Report: Generating DSP x_mul_prelu/data_out0, operation Mode is: A*B.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: Generating DSP x_mul_prelu/data_out0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_prelu.v:42]
DSP Report: Generating DSP x_mul_prelu/data_out0, operation Mode is: A*B.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: Generating DSP x_mul_prelu/data_out0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: Generating DSP c_int_0/mul_dout0, operation Mode is: A2*B.
DSP Report: register c_int_0/mul_dout0 is absorbed into DSP c_int_0/mul_dout0.
DSP Report: operator c_int_0/mul_dout0 is absorbed into DSP c_int_0/mul_dout0.
DSP Report: operator c_int_0/mul_dout0 is absorbed into DSP c_int_0/mul_dout0.
DSP Report: Generating DSP c_int_0/mul_dout0, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register c_int_0/pipe_p1/p1_pipe_data_reg is absorbed into DSP c_int_0/mul_dout0.
DSP Report: operator c_int_0/mul_dout0 is absorbed into DSP c_int_0/mul_dout0.
DSP Report: operator c_int_0/mul_dout0 is absorbed into DSP c_int_0/mul_dout0.
WARNING: [Synth 8-3917] design NV_nvdla__GC0 has port csb2cmac_a_req_prdy driven by constant 1
WARNING: [Synth 8-3917] design NV_nvdla__GC0 has port csb2cmac_b_req_prdy driven by constant 1
RAM Pipeline Warning: Read Address Register Found For RAM u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_nvdla__GC0/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NV_nvdla__GC0/u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:36 ; elapsed = 00:05:17 . Memory (MB): peak = 1859.945 ; gain = 1088.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+--------------------------------------+---------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                           | RTL Object                                                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------+---------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|u_write/u_cq                          | adr_ram/M_reg                                                       | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\u_img/u_sg /u_NV_NVDLA_CDMA_IMG_fifo | ram/M_reg                                                           | 128 x 11(READ_FIRST)   | W |   | 128 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_shared_buffer                       | u_shared_buffer_00/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_01/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_02/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_03/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_04/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_05/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_06/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_07/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_08/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_09/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_10/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_11/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_12/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_13/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_14/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_15/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank0_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank0_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank1_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank1_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank2_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank2_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank3_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank3_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank12_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank12_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank13_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank13_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank14_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank14_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank15_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank15_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank20_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank20_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank21_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank21_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank22_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank22_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank23_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank23_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank24_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank24_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank25_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank25_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank26_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank26_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank27_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank27_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank28_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank28_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank29_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank29_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank30_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank30_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank31_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank31_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank19_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank19_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank18_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank18_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank17_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank17_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank16_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank16_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank11_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank11_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank10_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank10_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank9_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank9_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank8_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank8_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank7_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank7_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank6_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank6_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank5_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank5_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank4_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank4_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_brdma                               | u_lat_fifo/ram/M_reg                                                | 16 x 65(READ_FIRST)    | W |   | 16 x 65(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_nrdma                               | u_lat_fifo/ram/M_reg                                                | 16 x 65(READ_FIRST)    | W |   | 16 x 65(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|NV_nvdla__GC0                         | u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg | 16 x 272(READ_FIRST)   | W |   | 16 x 272(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|NV_nvdla__GC0                         | u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg   | 16 x 256(READ_FIRST)   | W |   | 16 x 256(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+--------------------------------------+---------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------+-----------------------------------------+-----------+----------------------+--------------+
|Module Name       | RTL Object                              | Inference | Size (Depth x Width) | Primitives   | 
+------------------+-----------------------------------------+-----------+----------------------+--------------+
|u_write/u_cq      | ram/M_reg                               | Implied   | 256 x 3              | RAM64M x 4	  | 
|u_wt              | u_8atmm_fifo/ram/M_reg                  | Implied   | 8 x 65               | RAM32M x 11	 | 
|u_wt              | u_fifo/ram/M_reg                        | Implied   | 128 x 6              | RAM64M x 4	  | 
|u_dc/u_fifo       | ram/M_reg                               | Implied   | 128 x 6              | RAM64M x 4	  | 
|NV_NVDLA_SDP_rdma | u_mrdma/u_cq/ram/M_reg                  | Implied   | 16 x 14              | RAM32M x 3	  | 
|NV_NVDLA_SDP_rdma | u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg | Implied   | 8 x 65               | RAM32M x 11	 | 
|u_brdma           | u_cq/ram/M_reg                          | Implied   | 16 x 16              | RAM32M x 3	  | 
|u_nrdma           | u_cq/ram/M_reg                          | Implied   | 16 x 16              | RAM32M x 3	  | 
+------------------+-----------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+---------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_dc           | A*B             | 18     | 6      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_dc           | A*B             | 18     | 14     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_dc           | A*B             | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_dc           | A*B             | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_dc           | (PCIN>>17)+A*B  | 14     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 15     | 14     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 14     | 5      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 14     | 5      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 14     | 6      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_X_int_mul | A*B             | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_X_int_mul | (PCIN>>17)+A*B  | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_X_int_mul | A*B             | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_X_int_mul | (PCIN>>17)+A*B  | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_c         | A2*B            | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_c         | (PCIN>>17)+A2*B | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:969]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:960]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1076]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1085]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1032]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:930]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:987]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:983]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:1599]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:1613]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:2188]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:2514]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:1585]

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |NV_NVDLA_mcif             |           1|     26518|
|2     |NV_NVDLA_partition_o__GB1 |           1|      1395|
|3     |NV_NVDLA_cdma__GB0        |           1|     23959|
|4     |NV_NVDLA_cdma__GB1        |           1|      8070|
|5     |NV_NVDLA_cdma__GB2        |           1|     12450|
|6     |NV_NVDLA_cbuf__GB0        |           1|     32600|
|7     |NV_NVDLA_cbuf__GB1        |           1|     18377|
|8     |NV_NVDLA_partition_c__GC0 |           1|     21563|
|9     |NV_NVDLA_SDP_rdma         |           1|     27848|
|10    |NV_NVDLA_SDP_core         |           1|     11336|
|11    |NV_NVDLA_sdp__GB2         |           1|     11355|
|12    |NV_NVDLA_partition_p__GC0 |           1|         9|
|13    |NV_nvdla__GC0             |           1|     37482|
|14    |top_design__GC0           |           1|       225|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:58 ; elapsed = 00:05:40 . Memory (MB): peak = 1859.945 ; gain = 1088.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[16]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[15]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[14]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[13]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[12]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[11]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[10]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[9]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[8]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[7]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[6]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[5]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[4]) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[11]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[10]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[9]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[8]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[7]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[6]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[5]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[4]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[3]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[2]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[1]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
WARNING: [Synth 8-3332] Sequential element (grain_addr_reg[0]__0) is unused and will be removed from module NV_NVDLA_CDMA_dc.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:34 ; elapsed = 00:06:15 . Memory (MB): peak = 1859.945 ; gain = 1088.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+--------------------------------------+---------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                           | RTL Object                                                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------+---------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|u_write/u_cq                          | adr_ram/M_reg                                                       | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\u_img/u_sg /u_NV_NVDLA_CDMA_IMG_fifo | ram/M_reg                                                           | 128 x 11(READ_FIRST)   | W |   | 128 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|u_shared_buffer                       | u_shared_buffer_00/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_01/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_02/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_03/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_04/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_05/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_06/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_07/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_08/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_09/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_10/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_11/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_12/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_13/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_14/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_shared_buffer                       | u_shared_buffer_15/M_reg                                            | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank0_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank0_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank1_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank1_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank2_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank2_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank3_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank3_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank12_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank12_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank13_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank13_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank14_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank14_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank15_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank15_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank20_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank20_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank21_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank21_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank22_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank22_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank23_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank23_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank24_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank24_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank25_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank25_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank26_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank26_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank27_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank27_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank28_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank28_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank29_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank29_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank30_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank30_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank31_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB0                    | u_cbuf_ram_bank31_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank19_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank19_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank18_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank18_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank17_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank17_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank16_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank16_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank11_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank11_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank10_ram1/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank10_ram0/M_reg                                        | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank9_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank9_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank8_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank8_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank7_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank7_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank6_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank6_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank5_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank5_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank4_ram1/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|NV_NVDLA_cbuf__GB1                    | u_cbuf_ram_bank4_ram0/M_reg                                         | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|u_brdma                               | u_lat_fifo/ram/M_reg                                                | 16 x 65(READ_FIRST)    | W |   | 16 x 65(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|u_nrdma                               | u_lat_fifo/ram/M_reg                                                | 16 x 65(READ_FIRST)    | W |   | 16 x 65(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|NV_nvdla__GC0                         | u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg | 16 x 272(READ_FIRST)   | W |   | 16 x 272(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|NV_nvdla__GC0                         | u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg   | 16 x 256(READ_FIRST)   | W |   | 16 x 256(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+--------------------------------------+---------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------------+-----------------------------------------+-----------+----------------------+--------------+
|Module Name       | RTL Object                              | Inference | Size (Depth x Width) | Primitives   | 
+------------------+-----------------------------------------+-----------+----------------------+--------------+
|u_write/u_cq      | ram/M_reg                               | Implied   | 256 x 3              | RAM64M x 4	  | 
|u_wt              | u_8atmm_fifo/ram/M_reg                  | Implied   | 8 x 65               | RAM32M x 11	 | 
|u_wt              | u_fifo/ram/M_reg                        | Implied   | 128 x 6              | RAM64M x 4	  | 
|u_dc/u_fifo       | ram/M_reg                               | Implied   | 128 x 6              | RAM64M x 4	  | 
|NV_NVDLA_SDP_rdma | u_mrdma/u_cq/ram/M_reg                  | Implied   | 16 x 14              | RAM32M x 3	  | 
|NV_NVDLA_SDP_rdma | u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg | Implied   | 8 x 65               | RAM32M x 11	 | 
|u_brdma           | u_cq/ram/M_reg                          | Implied   | 16 x 16              | RAM32M x 3	  | 
|u_nrdma           | u_cq/ram/M_reg                          | Implied   | 16 x 16              | RAM32M x 3	  | 
+------------------+-----------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |NV_NVDLA_mcif             |           1|     13787|
|2     |NV_NVDLA_partition_o__GB1 |           1|      1160|
|3     |NV_NVDLA_cdma__GB0        |           1|     17624|
|4     |NV_NVDLA_cdma__GB1        |           1|      7419|
|5     |NV_NVDLA_cdma__GB2        |           1|     11225|
|6     |NV_NVDLA_cbuf__GB0        |           1|     32599|
|7     |NV_NVDLA_cbuf__GB1        |           1|     18376|
|8     |NV_NVDLA_partition_c__GC0 |           1|     19371|
|9     |NV_NVDLA_SDP_rdma         |           1|     21994|
|10    |NV_NVDLA_SDP_core         |           1|     10990|
|11    |NV_NVDLA_sdp__GB2         |           1|      2930|
|12    |NV_NVDLA_partition_p__GC0 |           1|         9|
|13    |NV_nvdla__GC0             |           1|     35685|
|14    |top_design__GC0           |           1|       225|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-7053] The timing for the instance dla/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cdmai_2/dla/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1076]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1067]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:996]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:969]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:960]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1085]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1032]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:930]
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cdmai_4/dla/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_00/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cdmai_4/dla/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_01/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cdmai_4/dla/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_02/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cdmai_4/dla/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_03/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cdmai_4/dla/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_04/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cdmai_4/dla/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_05/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cdmai_4/dla/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_06/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cdmai_4/dla/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_07/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cdmai_4/dla/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_08/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cdmai_4/dla/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_09/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cdmai_4/dla/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_10/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cdmai_4/dla/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_11/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cdmai_4/dla/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_12/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cdmai_4/dla/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_13/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cdmai_4/dla/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_14/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cdmai_4/dla/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_15/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank1_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank1_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank2_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank2_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank3_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank3_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank12_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank12_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank13_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank13_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank14_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank14_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank15_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank15_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank20_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank20_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank21_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank21_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank22_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank22_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank23_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank23_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank24_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank24_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank25_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank25_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank26_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank26_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank27_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank27_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank28_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank28_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank29_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank29_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank30_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank30_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank31_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_5/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank31_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_6/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank19_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_6/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank19_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_6/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank18_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_6/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank18_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_6/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank17_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_6/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank17_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_6/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank16_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_6/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank16_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_6/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank11_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_6/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank11_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_6/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank10_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_6/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank10_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_6/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank9_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_6/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank9_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_6/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank8_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_6/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank8_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_6/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank7_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_6/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank7_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_6/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank6_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_6/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank6_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_6/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank5_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_6/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank5_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_6/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram1/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance u_NV_NVDLA_cbufi_6/dla/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram0/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:1599]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:2853]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:2867]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:1585]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:2839]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:987]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:983]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:1613]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:2514]
INFO: [Synth 8-7053] The timing for the instance dla/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/ram/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dla/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/ram/M_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_core.v:363]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/sdp/NV_NVDLA_SDP_core.v:363]
INFO: [Synth 8-7053] The timing for the instance dlai_10/dla/u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dlai_10/dla/u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dlai_10/dla/u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dlai_10/dla/u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:19 ; elapsed = 00:07:16 . Memory (MB): peak = 1859.945 ; gain = 1088.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |NV_NVDLA_mcif             |           1|      6791|
|2     |NV_NVDLA_partition_o__GB1 |           1|       757|
|3     |NV_NVDLA_cdma__GB0        |           1|      8776|
|4     |NV_NVDLA_cdma__GB1        |           1|      3897|
|5     |NV_NVDLA_cdma__GB2        |           1|      5012|
|6     |NV_NVDLA_cbuf__GB0        |           1|     17187|
|7     |NV_NVDLA_cbuf__GB1        |           1|      9869|
|8     |NV_NVDLA_partition_c__GC0 |           1|      8972|
|9     |NV_NVDLA_SDP_rdma         |           1|     12769|
|10    |NV_NVDLA_SDP_core         |           1|      6111|
|11    |NV_NVDLA_sdp__GB2         |           1|      1589|
|12    |NV_NVDLA_partition_p__GC0 |           1|         8|
|13    |NV_nvdla__GC0             |           1|     16322|
|14    |top_design__GC0           |           1|       225|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module top_design.
WARNING: [Synth 8-3332] Sequential element (i_1) is unused and will be removed from module top_design.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module top_design.
WARNING: [Synth 8-3332] Sequential element (i_3) is unused and will be removed from module top_design.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
