Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/28-openroad-globalplacement/DigitalSine.odb'…
Reading design constraints file at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/cons.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001327    0.000664    0.000664 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.080609    0.130909    0.258463    0.259126 v _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.130910    0.000630    0.259756 v sign (out)
                                              0.259756   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.259756   data arrival time
---------------------------------------------------------------------------------------------
                                              0.109756   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001327    0.000664    0.000664 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.080609    0.130909    0.258463    0.259126 v _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.130909    0.000199    0.259326 v _127_/A (sg13g2_inv_8)
     1    0.054276    0.051808    0.063657    0.322982 ^ _127_/Y (sg13g2_inv_8)
                                                         signB (net)
                      0.051827    0.000803    0.323785 ^ signB (out)
                                              0.323785   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.323785   data arrival time
---------------------------------------------------------------------------------------------
                                              0.173785   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001303    0.000652    0.000652 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.007401    0.032849    0.161607    0.162259 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.032849    0.000003    0.162262 v fanout76/A (sg13g2_buf_4)
     8    0.037077    0.041838    0.094302    0.256564 v fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.041838    0.000129    0.256692 v _192_/A (sg13g2_xnor2_1)
     1    0.002030    0.029223    0.061488    0.318180 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.029223    0.000004    0.318184 v _294_/D (sg13g2_dfrbpq_1)
                                              0.318184   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    0.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150612   clock uncertainty
                                  0.000000    0.150612   clock reconvergence pessimism
                                 -0.041220    0.109392   library hold time
                                              0.109392   data required time
---------------------------------------------------------------------------------------------
                                              0.109392   data required time
                                             -0.318184   data arrival time
---------------------------------------------------------------------------------------------
                                              0.208792   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001303    0.000652    0.000652 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.007401    0.032849    0.161607    0.162259 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.032849    0.000003    0.162262 v fanout76/A (sg13g2_buf_4)
     8    0.037077    0.041838    0.094302    0.256564 v fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.041838    0.000099    0.256662 v _128_/A (sg13g2_inv_2)
     5    0.021801    0.053700    0.056290    0.312952 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.053700    0.000001    0.312954 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.312954   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001303    0.000652    0.000652 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150652   clock uncertainty
                                  0.000000    0.150652   clock reconvergence pessimism
                                 -0.070116    0.080535   library hold time
                                              0.080535   data required time
---------------------------------------------------------------------------------------------
                                              0.080535   data required time
                                             -0.312954   data arrival time
---------------------------------------------------------------------------------------------
                                              0.232418   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001327    0.000664    0.000664 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.080609    0.130909    0.258463    0.259126 v _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.130909    0.000214    0.259340 v _214_/A (sg13g2_xnor2_1)
     1    0.001971    0.029343    0.090218    0.349558 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.029343    0.000003    0.349561 v _300_/D (sg13g2_dfrbpq_2)
                                              0.349561   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001327    0.000664    0.000664 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.150664   clock uncertainty
                                  0.000000    0.150664   clock reconvergence pessimism
                                 -0.041292    0.109372   library hold time
                                              0.109372   data required time
---------------------------------------------------------------------------------------------
                                              0.109372   data required time
                                             -0.349561   data arrival time
---------------------------------------------------------------------------------------------
                                              0.240189   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000706    0.000353    0.000353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008636    0.044872    0.169877    0.170230 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044872    0.000019    0.170249 ^ fanout58/A (sg13g2_buf_4)
     7    0.040535    0.055714    0.117197    0.287446 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.055716    0.000423    0.287869 ^ _148_/B1 (sg13g2_a21oi_2)
     1    0.053396    0.091109    0.102424    0.390293 v _148_/Y (sg13g2_a21oi_2)
                                                         sine_out[16] (net)
                      0.091141    0.000635    0.390928 v sine_out[16] (out)
                                              0.390928   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.390928   data arrival time
---------------------------------------------------------------------------------------------
                                              0.240928   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000706    0.000353    0.000353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008636    0.044872    0.169877    0.170230 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044872    0.000019    0.170249 ^ fanout58/A (sg13g2_buf_4)
     7    0.040535    0.055714    0.117197    0.287446 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.055717    0.000447    0.287893 ^ _160_/A (sg13g2_nor2_2)
     1    0.055130    0.094772    0.108230    0.396123 v _160_/Y (sg13g2_nor2_2)
                                                         sine_out[19] (net)
                      0.094811    0.000971    0.397093 v sine_out[19] (out)
                                              0.397093   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.397093   data arrival time
---------------------------------------------------------------------------------------------
                                              0.247093   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000706    0.000353    0.000353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008636    0.044872    0.169877    0.170230 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044872    0.000019    0.170249 ^ fanout58/A (sg13g2_buf_4)
     7    0.040535    0.055714    0.117197    0.287446 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.055714    0.000230    0.287676 ^ _281_/A (sg13g2_nor2_2)
     1    0.056254    0.093857    0.109376    0.397051 v _281_/Y (sg13g2_nor2_2)
                                                         sine_out[8] (net)
                      0.093880    0.001229    0.398281 v sine_out[8] (out)
                                              0.398281   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.398281   data arrival time
---------------------------------------------------------------------------------------------
                                              0.248281   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001266    0.000633    0.000633 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007615    0.033462    0.162112    0.162745 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.033462    0.000010    0.162756 v fanout54/A (sg13g2_buf_4)
     8    0.033655    0.039321    0.092205    0.254960 v fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.039322    0.000196    0.255157 v _218_/A1 (sg13g2_o21ai_1)
     1    0.003436    0.044515    0.091577    0.346733 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.044515    0.000006    0.346739 ^ _219_/A (sg13g2_inv_1)
     1    0.001999    0.017871    0.029176    0.375915 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.017871    0.000004    0.375919 v _301_/D (sg13g2_dfrbpq_1)
                                              0.375919   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001266    0.000633    0.000633 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150633   clock uncertainty
                                  0.000000    0.150633   clock reconvergence pessimism
                                 -0.037619    0.113014   library hold time
                                              0.113014   data required time
---------------------------------------------------------------------------------------------
                                              0.113014   data required time
                                             -0.375919   data arrival time
---------------------------------------------------------------------------------------------
                                              0.262905   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001266    0.000633    0.000633 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007615    0.033462    0.162112    0.162745 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.033462    0.000012    0.162757 v fanout55/A (sg13g2_buf_4)
     5    0.023169    0.031796    0.084964    0.247721 v fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.031796    0.000069    0.247790 v _210_/A (sg13g2_xnor2_1)
     1    0.005219    0.046165    0.071502    0.319291 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.046165    0.000003    0.319294 v _211_/B (sg13g2_xnor2_1)
     1    0.001715    0.026638    0.054003    0.373297 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.026638    0.000002    0.373299 v _299_/D (sg13g2_dfrbpq_1)
                                              0.373299   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000706    0.000353    0.000353 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150353   clock uncertainty
                                  0.000000    0.150353   clock reconvergence pessimism
                                 -0.040510    0.109843   library hold time
                                              0.109843   data required time
---------------------------------------------------------------------------------------------
                                              0.109843   data required time
                                             -0.373299   data arrival time
---------------------------------------------------------------------------------------------
                                              0.263456   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001266    0.000633    0.000633 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007615    0.033462    0.162112    0.162745 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.033462    0.000010    0.162756 v fanout54/A (sg13g2_buf_4)
     8    0.033655    0.039321    0.092205    0.254960 v fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.039321    0.000140    0.255100 v _195_/B (sg13g2_xor2_1)
     2    0.008304    0.043100    0.078950    0.334051 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.043100    0.000004    0.334054 v _196_/B (sg13g2_xor2_1)
     1    0.001692    0.024429    0.051330    0.385385 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.024429    0.000001    0.385386 v _295_/D (sg13g2_dfrbpq_1)
                                              0.385386   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001187    0.000594    0.000594 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150594   clock uncertainty
                                  0.000000    0.150594   clock reconvergence pessimism
                                 -0.039710    0.110883   library hold time
                                              0.110883   data required time
---------------------------------------------------------------------------------------------
                                              0.110883   data required time
                                             -0.385386   data arrival time
---------------------------------------------------------------------------------------------
                                              0.274503   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001266    0.000633    0.000633 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007615    0.033462    0.162112    0.162745 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.033462    0.000012    0.162757 v fanout55/A (sg13g2_buf_4)
     5    0.023169    0.031796    0.084964    0.247721 v fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.031796    0.000027    0.247748 v _199_/B (sg13g2_xnor2_1)
     2    0.008819    0.064868    0.079994    0.327742 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.064868    0.000013    0.327754 v _200_/B (sg13g2_xor2_1)
     1    0.002066    0.025036    0.061347    0.389101 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.025036    0.000004    0.389105 v _296_/D (sg13g2_dfrbpq_1)
                                              0.389105   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    0.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150549   clock uncertainty
                                  0.000000    0.150549   clock reconvergence pessimism
                                 -0.039921    0.110628   library hold time
                                              0.110628   data required time
---------------------------------------------------------------------------------------------
                                              0.110628   data required time
                                             -0.389105   data arrival time
---------------------------------------------------------------------------------------------
                                              0.278477   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001266    0.000633    0.000633 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007615    0.033462    0.162112    0.162745 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.033462    0.000010    0.162756 v fanout54/A (sg13g2_buf_4)
     8    0.033655    0.039321    0.092205    0.254960 v fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.039321    0.000027    0.254987 v _202_/B (sg13g2_xor2_1)
     2    0.008986    0.044947    0.081947    0.336935 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.044947    0.000005    0.336939 v _204_/A (sg13g2_xor2_1)
     1    0.001553    0.023794    0.056471    0.393410 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.023794    0.000000    0.393411 v _297_/D (sg13g2_dfrbpq_2)
                                              0.393411   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000846    0.000423    0.000423 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.150423   clock uncertainty
                                  0.000000    0.150423   clock reconvergence pessimism
                                 -0.039608    0.110816   library hold time
                                              0.110816   data required time
---------------------------------------------------------------------------------------------
                                              0.110816   data required time
                                             -0.393411   data arrival time
---------------------------------------------------------------------------------------------
                                              0.282596   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001266    0.000633    0.000633 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007615    0.033462    0.162112    0.162745 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.033462    0.000012    0.162757 v fanout55/A (sg13g2_buf_4)
     5    0.023169    0.031796    0.084964    0.247721 v fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.031796    0.000068    0.247789 v _206_/B (sg13g2_xnor2_1)
     2    0.009041    0.066078    0.080957    0.328746 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.066078    0.000002    0.328748 v _208_/A (sg13g2_xor2_1)
     1    0.001670    0.024165    0.064919    0.393667 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.024165    0.000001    0.393669 v _298_/D (sg13g2_dfrbpq_1)
                                              0.393669   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000738    0.000369    0.000369 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150369   clock uncertainty
                                  0.000000    0.150369   clock reconvergence pessimism
                                 -0.039721    0.110648   library hold time
                                              0.110648   data required time
---------------------------------------------------------------------------------------------
                                              0.110648   data required time
                                             -0.393669   data arrival time
---------------------------------------------------------------------------------------------
                                              0.283020   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000706    0.000353    0.000353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008636    0.044872    0.169877    0.170230 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044872    0.000019    0.170249 ^ fanout58/A (sg13g2_buf_4)
     7    0.040535    0.055714    0.117197    0.287446 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.055714    0.000288    0.287734 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.053980    0.173962    0.167286    0.455020 v _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.173966    0.000752    0.455772 v sine_out[17] (out)
                                              0.455772   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.455772   data arrival time
---------------------------------------------------------------------------------------------
                                              0.305772   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000706    0.000353    0.000353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008636    0.044872    0.169877    0.170230 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044872    0.000023    0.170253 ^ fanout59/A (sg13g2_buf_4)
     8    0.032771    0.048386    0.110761    0.281014 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.048392    0.000537    0.281551 ^ _143_/A (sg13g2_nor2_2)
     2    0.011241    0.033982    0.048486    0.330037 v _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.033982    0.000008    0.330045 v _147_/A (sg13g2_nand2_2)
     2    0.011945    0.036784    0.041067    0.371111 ^ _147_/Y (sg13g2_nand2_2)
                                                         _115_ (net)
                      0.036784    0.000007    0.371119 ^ _275_/B (sg13g2_nor2_2)
     1    0.052452    0.087390    0.090501    0.461620 v _275_/Y (sg13g2_nor2_2)
                                                         sine_out[3] (net)
                      0.087393    0.000445    0.462066 v sine_out[3] (out)
                                              0.462066   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.462066   data arrival time
---------------------------------------------------------------------------------------------
                                              0.312066   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000846    0.000423    0.000423 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.013792    0.041379    0.178933    0.179356 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.041379    0.000099    0.179456 ^ fanout66/A (sg13g2_buf_4)
     8    0.042046    0.057133    0.116344    0.295800 ^ fanout66/X (sg13g2_buf_4)
                                                         net66 (net)
                      0.057140    0.000676    0.296476 ^ _282_/A1 (sg13g2_a21oi_2)
     1    0.052627    0.112040    0.166102    0.462578 v _282_/Y (sg13g2_a21oi_2)
                                                         sine_out[10] (net)
                      0.112040    0.000480    0.463057 v sine_out[10] (out)
                                              0.463057   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.463057   data arrival time
---------------------------------------------------------------------------------------------
                                              0.313057   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000846    0.000423    0.000423 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.013792    0.041379    0.178933    0.179356 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.041379    0.000099    0.179456 ^ fanout66/A (sg13g2_buf_4)
     8    0.042046    0.057133    0.116344    0.295800 ^ fanout66/X (sg13g2_buf_4)
                                                         net66 (net)
                      0.057136    0.000507    0.296307 ^ _283_/A1 (sg13g2_a21oi_2)
     1    0.053510    0.113370    0.167801    0.464108 v _283_/Y (sg13g2_a21oi_2)
                                                         sine_out[11] (net)
                      0.113372    0.000660    0.464768 v sine_out[11] (out)
                                              0.464768   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.464768   data arrival time
---------------------------------------------------------------------------------------------
                                              0.314768   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000846    0.000423    0.000423 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.013792    0.041379    0.178933    0.179356 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.041379    0.000099    0.179456 ^ fanout66/A (sg13g2_buf_4)
     8    0.042046    0.057133    0.116344    0.295800 ^ fanout66/X (sg13g2_buf_4)
                                                         net66 (net)
                      0.057142    0.000719    0.296519 ^ _139_/A1 (sg13g2_a21oi_2)
     1    0.053797    0.113800    0.168362    0.464881 v _139_/Y (sg13g2_a21oi_2)
                                                         sine_out[13] (net)
                      0.113803    0.000713    0.465594 v sine_out[13] (out)
                                              0.465594   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.465594   data arrival time
---------------------------------------------------------------------------------------------
                                              0.315594   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000846    0.000423    0.000423 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.013792    0.041379    0.178933    0.179356 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.041379    0.000099    0.179456 ^ fanout66/A (sg13g2_buf_4)
     8    0.042046    0.057133    0.116344    0.295800 ^ fanout66/X (sg13g2_buf_4)
                                                         net66 (net)
                      0.057134    0.000377    0.296177 ^ _280_/A1 (sg13g2_a21oi_2)
     1    0.054990    0.115604    0.170659    0.466835 v _280_/Y (sg13g2_a21oi_2)
                                                         sine_out[9] (net)
                      0.115611    0.000961    0.467796 v sine_out[9] (out)
                                              0.467796   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.467796   data arrival time
---------------------------------------------------------------------------------------------
                                              0.317796   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000706    0.000353    0.000353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008007    0.033485    0.162791    0.163144 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033485    0.000017    0.163161 v fanout58/A (sg13g2_buf_4)
     7    0.039865    0.044000    0.096435    0.259596 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.044000    0.000241    0.259837 v fanout57/A (sg13g2_buf_1)
     4    0.014789    0.054400    0.097630    0.357467 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.054400    0.000006    0.357473 v _180_/A (sg13g2_nand2_2)
     1    0.052591    0.115799    0.114145    0.471617 ^ _180_/Y (sg13g2_nand2_2)
                                                         sine_out[28] (net)
                      0.115802    0.000472    0.472089 ^ sine_out[28] (out)
                                              0.472089   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.472089   data arrival time
---------------------------------------------------------------------------------------------
                                              0.322089   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000706    0.000353    0.000353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008636    0.044872    0.169877    0.170230 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044872    0.000023    0.170253 ^ fanout59/A (sg13g2_buf_4)
     8    0.032771    0.048386    0.110761    0.281014 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.048392    0.000537    0.281551 ^ _143_/A (sg13g2_nor2_2)
     2    0.011241    0.033982    0.048486    0.330037 v _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.033982    0.000007    0.330044 v _144_/B (sg13g2_nand2_2)
     2    0.012105    0.039773    0.046219    0.376263 ^ _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.039773    0.000007    0.376270 ^ _212_/B (sg13g2_nor2_2)
     2    0.058884    0.097489    0.099610    0.475881 v _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.097495    0.000601    0.476482 v sine_out[2] (out)
                                              0.476482   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.476482   data arrival time
---------------------------------------------------------------------------------------------
                                              0.326482   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000706    0.000353    0.000353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008007    0.033485    0.162791    0.163144 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033485    0.000017    0.163161 v fanout58/A (sg13g2_buf_4)
     7    0.039865    0.044000    0.096435    0.259596 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.044000    0.000245    0.259841 v fanout56/A (sg13g2_buf_4)
     8    0.048077    0.050410    0.107350    0.367191 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.050410    0.000024    0.367215 v _175_/A (sg13g2_nand2_2)
     1    0.053468    0.117161    0.113076    0.480290 ^ _175_/Y (sg13g2_nand2_2)
                                                         sine_out[26] (net)
                      0.117166    0.000641    0.480931 ^ sine_out[26] (out)
                                              0.480931   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.480931   data arrival time
---------------------------------------------------------------------------------------------
                                              0.330931   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000706    0.000353    0.000353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008007    0.033485    0.162791    0.163144 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033485    0.000017    0.163161 v fanout58/A (sg13g2_buf_4)
     7    0.039865    0.044000    0.096435    0.259596 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.044000    0.000245    0.259841 v fanout56/A (sg13g2_buf_4)
     8    0.048077    0.050410    0.107350    0.367191 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.050410    0.000222    0.367413 v _170_/A (sg13g2_nand2_2)
     1    0.053608    0.117442    0.113248    0.480660 ^ _170_/Y (sg13g2_nand2_2)
                                                         sine_out[24] (net)
                      0.117447    0.000682    0.481342 ^ sine_out[24] (out)
                                              0.481342   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.481342   data arrival time
---------------------------------------------------------------------------------------------
                                              0.331342   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000706    0.000353    0.000353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008007    0.033485    0.162791    0.163144 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033485    0.000017    0.163161 v fanout58/A (sg13g2_buf_4)
     7    0.039865    0.044000    0.096435    0.259596 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.044000    0.000245    0.259841 v fanout56/A (sg13g2_buf_4)
     8    0.048077    0.050410    0.107350    0.367191 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.050410    0.000222    0.367413 v _172_/A (sg13g2_nand2_2)
     1    0.053815    0.117852    0.113513    0.480926 ^ _172_/Y (sg13g2_nand2_2)
                                                         sine_out[25] (net)
                      0.117859    0.000724    0.481650 ^ sine_out[25] (out)
                                              0.481650   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.481650   data arrival time
---------------------------------------------------------------------------------------------
                                              0.331650   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000706    0.000353    0.000353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008636    0.044872    0.169877    0.170230 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044872    0.000023    0.170253 ^ fanout59/A (sg13g2_buf_4)
     8    0.032771    0.048386    0.110761    0.281014 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.048391    0.000528    0.281542 ^ _130_/B (sg13g2_nor2_1)
     2    0.008721    0.039384    0.051175    0.332717 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.039384    0.000004    0.332720 v _284_/A (sg13g2_and2_2)
     1    0.054063    0.093149    0.151971    0.484692 v _284_/X (sg13g2_and2_2)
                                                         sine_out[12] (net)
                      0.093154    0.000763    0.485454 v sine_out[12] (out)
                                              0.485454   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.485454   data arrival time
---------------------------------------------------------------------------------------------
                                              0.335454   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000706    0.000353    0.000353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008636    0.044872    0.169877    0.170230 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044872    0.000023    0.170253 ^ fanout59/A (sg13g2_buf_4)
     8    0.032771    0.048386    0.110761    0.281014 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.048391    0.000528    0.281542 ^ _130_/B (sg13g2_nor2_1)
     2    0.008721    0.039384    0.051175    0.332717 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.039384    0.000010    0.332726 v _136_/B (sg13g2_nand2b_2)
     4    0.024569    0.060729    0.062544    0.395270 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.060729    0.000013    0.395283 ^ _279_/A (sg13g2_nor2_2)
     1    0.052557    0.093438    0.108568    0.503850 v _279_/Y (sg13g2_nor2_2)
                                                         sine_out[7] (net)
                      0.093439    0.000463    0.504313 v sine_out[7] (out)
                                              0.504313   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.504313   data arrival time
---------------------------------------------------------------------------------------------
                                              0.354313   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000706    0.000353    0.000353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008636    0.044872    0.169877    0.170230 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044872    0.000023    0.170253 ^ fanout59/A (sg13g2_buf_4)
     8    0.032771    0.048386    0.110761    0.281014 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.048391    0.000528    0.281542 ^ _130_/B (sg13g2_nor2_1)
     2    0.008721    0.039384    0.051175    0.332717 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.039384    0.000010    0.332726 v _136_/B (sg13g2_nand2b_2)
     4    0.024569    0.060729    0.062544    0.395270 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.060729    0.000063    0.395333 ^ _276_/A (sg13g2_nor2_2)
     1    0.053170    0.095122    0.109206    0.504539 v _276_/Y (sg13g2_nor2_2)
                                                         sine_out[4] (net)
                      0.095155    0.000591    0.505130 v sine_out[4] (out)
                                              0.505130   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.505130   data arrival time
---------------------------------------------------------------------------------------------
                                              0.355130   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000706    0.000353    0.000353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008636    0.044872    0.169877    0.170230 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044872    0.000023    0.170253 ^ fanout59/A (sg13g2_buf_4)
     8    0.032771    0.048386    0.110761    0.281014 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.048391    0.000528    0.281542 ^ _130_/B (sg13g2_nor2_1)
     2    0.008721    0.039384    0.051175    0.332717 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.039384    0.000010    0.332726 v _136_/B (sg13g2_nand2b_2)
     4    0.024569    0.060729    0.062544    0.395270 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.060729    0.000086    0.395356 ^ _278_/A (sg13g2_nor2_2)
     1    0.053324    0.095381    0.109366    0.504722 v _278_/Y (sg13g2_nor2_2)
                                                         sine_out[6] (net)
                      0.095387    0.000622    0.505345 v sine_out[6] (out)
                                              0.505345   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.505345   data arrival time
---------------------------------------------------------------------------------------------
                                              0.355345   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000706    0.000353    0.000353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008636    0.044872    0.169877    0.170230 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044872    0.000023    0.170253 ^ fanout59/A (sg13g2_buf_4)
     8    0.032771    0.048386    0.110761    0.281014 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.048391    0.000528    0.281542 ^ _130_/B (sg13g2_nor2_1)
     2    0.008721    0.039384    0.051175    0.332717 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.039384    0.000010    0.332726 v _136_/B (sg13g2_nand2b_2)
     4    0.024569    0.060729    0.062544    0.395270 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.060730    0.000089    0.395359 ^ _277_/A (sg13g2_nor2_2)
     1    0.053654    0.095877    0.109711    0.505071 v _277_/Y (sg13g2_nor2_2)
                                                         sine_out[5] (net)
                      0.095884    0.000690    0.505760 v sine_out[5] (out)
                                              0.505760   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.505760   data arrival time
---------------------------------------------------------------------------------------------
                                              0.355760   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000706    0.000353    0.000353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008007    0.033485    0.162791    0.163144 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033485    0.000021    0.163165 v fanout59/A (sg13g2_buf_4)
     8    0.032413    0.038417    0.091189    0.254354 v fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.038425    0.000529    0.254883 v _143_/A (sg13g2_nor2_2)
     2    0.011904    0.067840    0.078758    0.333641 ^ _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.067840    0.000008    0.333649 ^ _147_/A (sg13g2_nand2_2)
     2    0.011173    0.053305    0.066202    0.399851 v _147_/Y (sg13g2_nand2_2)
                                                         _115_ (net)
                      0.053305    0.000009    0.399859 v _149_/B (sg13g2_nand2_2)
     1    0.054045    0.121959    0.119291    0.519150 ^ _149_/Y (sg13g2_nand2_2)
                                                         sine_out[15] (net)
                      0.121966    0.000771    0.519921 ^ sine_out[15] (out)
                                              0.519921   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.519921   data arrival time
---------------------------------------------------------------------------------------------
                                              0.369921   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000706    0.000353    0.000353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008007    0.033485    0.162791    0.163144 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033485    0.000017    0.163161 v fanout58/A (sg13g2_buf_4)
     7    0.039865    0.044000    0.096435    0.259596 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.044000    0.000245    0.259841 v fanout56/A (sg13g2_buf_4)
     8    0.048077    0.050410    0.107350    0.367191 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.050410    0.000033    0.367224 v _165_/B1 (sg13g2_a21oi_2)
     1    0.053271    0.172928    0.155884    0.523108 ^ _165_/Y (sg13g2_a21oi_2)
                                                         sine_out[22] (net)
                      0.172931    0.000611    0.523719 ^ sine_out[22] (out)
                                              0.523719   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.523719   data arrival time
---------------------------------------------------------------------------------------------
                                              0.373719   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000706    0.000353    0.000353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008007    0.033485    0.162791    0.163144 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033485    0.000021    0.163165 v fanout59/A (sg13g2_buf_4)
     8    0.032413    0.038417    0.091189    0.254354 v fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.038425    0.000529    0.254883 v _143_/A (sg13g2_nor2_2)
     2    0.011904    0.067840    0.078758    0.333641 ^ _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.067840    0.000007    0.333648 ^ _144_/B (sg13g2_nand2_2)
     2    0.011333    0.049965    0.072928    0.406576 v _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.049965    0.000005    0.406581 v _145_/B (sg13g2_nand2_2)
     1    0.053501    0.120587    0.116729    0.523309 ^ _145_/Y (sg13g2_nand2_2)
                                                         sine_out[14] (net)
                      0.120592    0.000659    0.523969 ^ sine_out[14] (out)
                                              0.523969   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.523969   data arrival time
---------------------------------------------------------------------------------------------
                                              0.373968   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000706    0.000353    0.000353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008007    0.033485    0.162791    0.163144 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033485    0.000017    0.163161 v fanout58/A (sg13g2_buf_4)
     7    0.039865    0.044000    0.096435    0.259596 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.044000    0.000245    0.259841 v fanout56/A (sg13g2_buf_4)
     8    0.048077    0.050410    0.107350    0.367191 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.050410    0.000041    0.367232 v _164_/B1 (sg13g2_a21oi_2)
     1    0.053483    0.173565    0.156308    0.523541 ^ _164_/Y (sg13g2_a21oi_2)
                                                         sine_out[21] (net)
                      0.173569    0.000653    0.524194 ^ sine_out[21] (out)
                                              0.524194   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.524194   data arrival time
---------------------------------------------------------------------------------------------
                                              0.374194   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000706    0.000353    0.000353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008007    0.033485    0.162791    0.163144 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033485    0.000017    0.163161 v fanout58/A (sg13g2_buf_4)
     7    0.039865    0.044000    0.096435    0.259596 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.044000    0.000245    0.259841 v fanout56/A (sg13g2_buf_4)
     8    0.048077    0.050410    0.107350    0.367191 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.050410    0.000103    0.367295 v _162_/B1 (sg13g2_a21oi_2)
     1    0.053515    0.173660    0.156375    0.523669 ^ _162_/Y (sg13g2_a21oi_2)
                                                         sine_out[20] (net)
                      0.173664    0.000655    0.524324 ^ sine_out[20] (out)
                                              0.524324   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.524324   data arrival time
---------------------------------------------------------------------------------------------
                                              0.374324   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000706    0.000353    0.000353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008007    0.033485    0.162791    0.163144 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033485    0.000017    0.163161 v fanout58/A (sg13g2_buf_4)
     7    0.039865    0.044000    0.096435    0.259596 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.044000    0.000245    0.259841 v fanout56/A (sg13g2_buf_4)
     8    0.048077    0.050410    0.107350    0.367191 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.050410    0.000054    0.367245 v _157_/B1 (sg13g2_a21oi_2)
     1    0.053955    0.174984    0.157250    0.524495 ^ _157_/Y (sg13g2_a21oi_2)
                                                         sine_out[18] (net)
                      0.174988    0.000749    0.525244 ^ sine_out[18] (out)
                                              0.525244   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.525244   data arrival time
---------------------------------------------------------------------------------------------
                                              0.375244   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000706    0.000353    0.000353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008636    0.044872    0.169877    0.170230 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044872    0.000019    0.170249 ^ fanout58/A (sg13g2_buf_4)
     7    0.040535    0.055714    0.117197    0.287446 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.055714    0.000250    0.287696 ^ fanout56/A (sg13g2_buf_4)
     8    0.049673    0.064661    0.130668    0.418364 ^ fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.064661    0.000206    0.418570 ^ _167_/A (sg13g2_nor2_2)
     1    0.053445    0.095098    0.111865    0.530434 v _167_/Y (sg13g2_nor2_2)
                                                         sine_out[23] (net)
                      0.095101    0.000643    0.531077 v sine_out[23] (out)
                                              0.531077   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.531077   data arrival time
---------------------------------------------------------------------------------------------
                                              0.381077   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000706    0.000353    0.000353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008636    0.044872    0.169877    0.170230 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044872    0.000023    0.170253 ^ fanout59/A (sg13g2_buf_4)
     8    0.032771    0.048386    0.110761    0.281014 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.048390    0.000486    0.281500 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.054367    0.312815    0.269990    0.551489 v _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.312818    0.000818    0.552307 v sine_out[1] (out)
                                              0.552307   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.552307   data arrival time
---------------------------------------------------------------------------------------------
                                              0.402307   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001187    0.000594    0.000594 ^ _295_/CLK (sg13g2_dfrbpq_1)
     2    0.008014    0.044079    0.168315    0.168908 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.044079    0.000006    0.168915 ^ fanout72/A (sg13g2_buf_4)
     7    0.032192    0.047825    0.109910    0.278825 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.047827    0.000344    0.279169 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.054578    0.315797    0.283291    0.562460 v _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.315801    0.000878    0.563338 v sine_out[31] (out)
                                              0.563338   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.563338   data arrival time
---------------------------------------------------------------------------------------------
                                              0.413338   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000706    0.000353    0.000353 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008007    0.033485    0.162791    0.163144 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033485    0.000017    0.163161 v fanout58/A (sg13g2_buf_4)
     7    0.039865    0.044000    0.096435    0.259596 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.044000    0.000241    0.259837 v fanout57/A (sg13g2_buf_1)
     4    0.014789    0.054400    0.097630    0.357467 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.054400    0.000018    0.357484 v _176_/B1 (sg13g2_o21ai_1)
     1    0.052408    0.259786    0.221202    0.578686 ^ _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.259787    0.000436    0.579122 ^ sine_out[27] (out)
                                              0.579122   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.579122   data arrival time
---------------------------------------------------------------------------------------------
                                              0.429122   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000738    0.000369    0.000369 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.005709    0.026990    0.157187    0.157555 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026990    0.000015    0.157571 v fanout64/A (sg13g2_buf_1)
     4    0.017237    0.061517    0.096318    0.253888 v fanout64/X (sg13g2_buf_1)
                                                         net64 (net)
                      0.061517    0.000032    0.253921 v fanout62/A (sg13g2_buf_4)
     8    0.032890    0.039485    0.105198    0.359119 v fanout62/X (sg13g2_buf_4)
                                                         net62 (net)
                      0.039485    0.000234    0.359353 v _181_/A (sg13g2_and2_2)
     4    0.018579    0.042473    0.104629    0.463982 v _181_/X (sg13g2_and2_2)
                                                         _019_ (net)
                      0.042473    0.000002    0.463984 v _184_/B1 (sg13g2_a21oi_2)
     1    0.053075    0.171974    0.151550    0.615534 ^ _184_/Y (sg13g2_a21oi_2)
                                                         sine_out[29] (net)
                      0.171977    0.000572    0.616106 ^ sine_out[29] (out)
                                              0.616106   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.616106   data arrival time
---------------------------------------------------------------------------------------------
                                              0.466106   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000738    0.000369    0.000369 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.005709    0.026990    0.157187    0.157555 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026990    0.000015    0.157571 v fanout64/A (sg13g2_buf_1)
     4    0.017237    0.061517    0.096318    0.253888 v fanout64/X (sg13g2_buf_1)
                                                         net64 (net)
                      0.061517    0.000032    0.253921 v fanout62/A (sg13g2_buf_4)
     8    0.032890    0.039485    0.105198    0.359119 v fanout62/X (sg13g2_buf_4)
                                                         net62 (net)
                      0.039485    0.000234    0.359353 v _181_/A (sg13g2_and2_2)
     4    0.018579    0.042473    0.104629    0.463982 v _181_/X (sg13g2_and2_2)
                                                         _019_ (net)
                      0.042473    0.000010    0.463992 v _186_/B1 (sg13g2_a21oi_2)
     1    0.053471    0.173168    0.152340    0.616332 ^ _186_/Y (sg13g2_a21oi_2)
                                                         sine_out[30] (net)
                      0.173171    0.000652    0.616984 ^ sine_out[30] (out)
                                              0.616984   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.616984   data arrival time
---------------------------------------------------------------------------------------------
                                              0.466984   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000738    0.000369    0.000369 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.005827    0.034423    0.161731    0.162100 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.034423    0.000020    0.162120 ^ fanout61/A (sg13g2_buf_1)
     4    0.017985    0.080850    0.106195    0.268315 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.080850    0.000112    0.268426 ^ _231_/B1 (sg13g2_a21oi_1)
     1    0.003271    0.030036    0.046055    0.314481 v _231_/Y (sg13g2_a21oi_1)
                                                         _056_ (net)
                      0.030036    0.000002    0.314483 v _232_/B1 (sg13g2_o21ai_1)
     1    0.003460    0.030576    0.038543    0.353026 ^ _232_/Y (sg13g2_o21ai_1)
                                                         _057_ (net)
                      0.030576    0.000004    0.353030 ^ _256_/A1 (sg13g2_a22oi_1)
     1    0.057265    0.328770    0.284127    0.637157 v _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.328778    0.001431    0.638588 v sine_out[0] (out)
                                              0.638588   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.638588   data arrival time
---------------------------------------------------------------------------------------------
                                              0.488588   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000846    0.000423    0.000423 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.013792    0.041379    0.178933    0.179356 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.041379    0.000100    0.179456 ^ fanout68/A (sg13g2_buf_4)
     6    0.025487    0.041640    0.103071    0.282527 ^ fanout68/X (sg13g2_buf_4)
                                                         net68 (net)
                      0.041640    0.000043    0.282571 ^ fanout67/A (sg13g2_buf_4)
     8    0.032589    0.048142    0.109014    0.391585 ^ fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.048142    0.000190    0.391774 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.054328    0.314392    0.282434    0.674209 v _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.314395    0.000829    0.675038 v sine_out[32] (out)
                                              0.675038   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.675038   data arrival time
---------------------------------------------------------------------------------------------
                                              0.525038   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    0.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003957    0.028509    0.156539    0.157151 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028509    0.000001    0.157152 ^ fanout75/A (sg13g2_buf_4)
     6    0.028138    0.043607    0.098275    0.255428 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.043608    0.000250    0.255677 ^ fanout74/A (sg13g2_buf_1)
     4    0.015760    0.072182    0.103707    0.359385 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.072182    0.000034    0.359418 ^ _137_/B (sg13g2_nand3_1)
     5    0.021162    0.194844    0.198187    0.557605 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.194844    0.000005    0.557611 v _244_/B (sg13g2_nand3_1)
     1    0.003529    0.064478    0.086522    0.644133 ^ _244_/Y (sg13g2_nand3_1)
                                                         _069_ (net)
                      0.064478    0.000003    0.644136 ^ _247_/B1 (sg13g2_o21ai_1)
     1    0.003598    0.054695    0.055038    0.699174 v _247_/Y (sg13g2_o21ai_1)
                                                         _072_ (net)
                      0.054695    0.000009    0.699183 v _248_/C (sg13g2_nor3_1)
     1    0.003326    0.086538    0.087599    0.786782 ^ _248_/Y (sg13g2_nor3_1)
                                                         _073_ (net)
                      0.086538    0.000004    0.786786 ^ _255_/B (sg13g2_nor4_1)
     1    0.003433    0.041514    0.065819    0.852605 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.041514    0.000006    0.852611 v _256_/B2 (sg13g2_a22oi_1)
     1    0.057265    0.497497    0.386065    1.238675 ^ _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.497502    0.001431    1.240106 ^ sine_out[0] (out)
                                              1.240106   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.240106   data arrival time
---------------------------------------------------------------------------------------------
                                              2.609894   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    0.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003957    0.028509    0.156539    0.157151 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028509    0.000001    0.157152 ^ fanout75/A (sg13g2_buf_4)
     6    0.028138    0.043607    0.098275    0.255428 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.043608    0.000250    0.255677 ^ fanout73/A (sg13g2_buf_4)
     8    0.035103    0.050538    0.112143    0.367820 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.050538    0.000156    0.367976 ^ _146_/A1 (sg13g2_o21ai_1)
     4    0.020239    0.133636    0.141833    0.509809 v _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.133636    0.000005    0.509814 v _234_/A2 (sg13g2_a21oi_1)
     2    0.007383    0.096850    0.131643    0.641458 ^ _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.096850    0.000003    0.641461 ^ _267_/A1 (sg13g2_o21ai_1)
     1    0.003875    0.050518    0.086534    0.727995 v _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.050518    0.000011    0.728006 v _270_/A1 (sg13g2_a21oi_1)
     1    0.003320    0.058299    0.071377    0.799383 ^ _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.058299    0.000004    0.799386 ^ _273_/A (sg13g2_nor2_1)
     1    0.003574    0.029285    0.045632    0.845018 v _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.029285    0.000008    0.845026 v _274_/B1 (sg13g2_a22oi_1)
     1    0.054367    0.473783    0.372614    1.217640 ^ _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.473784    0.000818    1.218458 ^ sine_out[1] (out)
                                              1.218458   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.218458   data arrival time
---------------------------------------------------------------------------------------------
                                              2.631542   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    0.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003643    0.022078    0.152374    0.152986 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022078    0.000001    0.152987 v fanout75/A (sg13g2_buf_4)
     6    0.027242    0.034365    0.082227    0.235214 v fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.034366    0.000240    0.235455 v fanout73/A (sg13g2_buf_4)
     8    0.034411    0.039904    0.093163    0.328618 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.039904    0.000153    0.328771 v _146_/A1 (sg13g2_o21ai_1)
     4    0.021187    0.235424    0.216823    0.545593 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.235424    0.000085    0.545678 ^ _185_/B (sg13g2_nor2_2)
     5    0.024408    0.087795    0.129739    0.675418 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.087795    0.000090    0.675507 v _189_/A2 (sg13g2_o21ai_1)
     1    0.054328    0.550274    0.460508    1.136015 ^ _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.550276    0.000829    1.136845 ^ sine_out[32] (out)
                                              1.136845   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.136845   data arrival time
---------------------------------------------------------------------------------------------
                                              2.713155   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    0.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002727    0.019452    0.150072    0.150621 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019452    0.000001    0.150623 v fanout70/A (sg13g2_buf_2)
     5    0.021587    0.044677    0.089019    0.239641 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044677    0.000152    0.239793 v fanout69/A (sg13g2_buf_4)
     8    0.031483    0.038025    0.096097    0.335890 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.038026    0.000209    0.336099 v _125_/A (sg13g2_inv_2)
     3    0.013012    0.037004    0.040972    0.377071 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.037004    0.000008    0.377078 ^ fanout53/A (sg13g2_buf_4)
     8    0.034124    0.049426    0.107788    0.484866 ^ fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.049426    0.000016    0.484882 ^ _152_/A (sg13g2_nor2_2)
     4    0.023233    0.062052    0.066787    0.551668 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.062052    0.000100    0.551768 v _155_/B1 (sg13g2_a221oi_1)
     1    0.053980    0.715090    0.582239    1.134008 ^ _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.715091    0.000753    1.134760 ^ sine_out[17] (out)
                                              1.134760   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.134760   data arrival time
---------------------------------------------------------------------------------------------
                                              2.715240   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    0.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002727    0.019452    0.150072    0.150621 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019452    0.000001    0.150623 v fanout70/A (sg13g2_buf_2)
     5    0.021587    0.044677    0.089019    0.239641 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044677    0.000152    0.239793 v fanout69/A (sg13g2_buf_4)
     8    0.031483    0.038025    0.096097    0.335890 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.038026    0.000224    0.336114 v _142_/B (sg13g2_or2_1)
     7    0.032060    0.110289    0.178849    0.514963 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.110289    0.000158    0.515121 v _187_/A2 (sg13g2_o21ai_1)
     1    0.054578    0.552870    0.472503    0.987624 ^ _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.552872    0.000878    0.988502 ^ sine_out[31] (out)
                                              0.988502   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.988502   data arrival time
---------------------------------------------------------------------------------------------
                                              2.861498   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    0.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003957    0.028509    0.156539    0.157151 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028509    0.000001    0.157152 ^ fanout75/A (sg13g2_buf_4)
     6    0.028138    0.043607    0.098275    0.255428 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.043608    0.000250    0.255677 ^ fanout73/A (sg13g2_buf_4)
     8    0.035103    0.050538    0.112143    0.367820 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.050538    0.000135    0.367955 ^ _132_/A (sg13g2_nand2_2)
     4    0.014560    0.057920    0.068609    0.436564 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.057920    0.000035    0.436600 v _163_/A2 (sg13g2_o21ai_1)
     4    0.027927    0.298687    0.265447    0.702047 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.298687    0.000170    0.702216 ^ _184_/A1 (sg13g2_a21oi_2)
     1    0.053075    0.209372    0.274546    0.976763 v _184_/Y (sg13g2_a21oi_2)
                                                         sine_out[29] (net)
                      0.209372    0.000572    0.977335 v sine_out[29] (out)
                                              0.977335   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.977335   data arrival time
---------------------------------------------------------------------------------------------
                                              2.872665   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    0.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003957    0.028509    0.156539    0.157151 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028509    0.000001    0.157152 ^ fanout75/A (sg13g2_buf_4)
     6    0.028138    0.043607    0.098275    0.255428 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.043608    0.000250    0.255677 ^ fanout73/A (sg13g2_buf_4)
     8    0.035103    0.050538    0.112143    0.367820 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.050538    0.000135    0.367955 ^ _132_/A (sg13g2_nand2_2)
     4    0.014560    0.057920    0.068609    0.436564 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.057920    0.000035    0.436600 v _163_/A2 (sg13g2_o21ai_1)
     4    0.027927    0.298687    0.265447    0.702047 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.298687    0.000186    0.702232 ^ _164_/A2 (sg13g2_a21oi_2)
     1    0.053483    0.195458    0.265676    0.967908 v _164_/Y (sg13g2_a21oi_2)
                                                         sine_out[21] (net)
                      0.195458    0.000653    0.968561 v sine_out[21] (out)
                                              0.968561   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.968561   data arrival time
---------------------------------------------------------------------------------------------
                                              2.881439   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    0.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003957    0.028509    0.156539    0.157151 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028509    0.000001    0.157152 ^ fanout75/A (sg13g2_buf_4)
     6    0.028138    0.043607    0.098275    0.255428 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.043608    0.000250    0.255677 ^ fanout73/A (sg13g2_buf_4)
     8    0.035103    0.050538    0.112143    0.367820 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.050538    0.000135    0.367955 ^ _132_/A (sg13g2_nand2_2)
     4    0.014560    0.057920    0.068609    0.436564 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.057920    0.000035    0.436600 v _163_/A2 (sg13g2_o21ai_1)
     4    0.027927    0.298687    0.265447    0.702047 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.298687    0.000084    0.702130 ^ _282_/A2 (sg13g2_a21oi_2)
     1    0.052627    0.193129    0.263769    0.965899 v _282_/Y (sg13g2_a21oi_2)
                                                         sine_out[10] (net)
                      0.193129    0.000480    0.966379 v sine_out[10] (out)
                                              0.966379   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.966379   data arrival time
---------------------------------------------------------------------------------------------
                                              2.883621   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    0.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003643    0.022078    0.152374    0.152986 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022078    0.000001    0.152987 v fanout75/A (sg13g2_buf_4)
     6    0.027242    0.034365    0.082227    0.235214 v fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.034366    0.000240    0.235454 v fanout74/A (sg13g2_buf_1)
     4    0.015264    0.055673    0.094627    0.330081 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.055673    0.000032    0.330113 v _137_/B (sg13g2_nand3_1)
     5    0.021775    0.109354    0.108533    0.438647 ^ _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.109354    0.000018    0.438664 ^ _156_/B (sg13g2_nand2b_2)
     2    0.010925    0.057769    0.077711    0.516376 v _156_/Y (sg13g2_nand2b_2)
                                                         _121_ (net)
                      0.057769    0.000065    0.516441 v _176_/A2 (sg13g2_o21ai_1)
     1    0.052408    0.531819    0.433699    0.950140 ^ _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.531819    0.000436    0.950576 ^ sine_out[27] (out)
                                              0.950576   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.950576   data arrival time
---------------------------------------------------------------------------------------------
                                              2.899424   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    0.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002727    0.019452    0.150072    0.150621 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019452    0.000001    0.150623 v fanout70/A (sg13g2_buf_2)
     5    0.021587    0.044677    0.089019    0.239641 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044677    0.000152    0.239793 v fanout69/A (sg13g2_buf_4)
     8    0.031483    0.038025    0.096097    0.335890 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.038026    0.000224    0.336114 v _142_/B (sg13g2_or2_1)
     7    0.032060    0.110289    0.178849    0.514963 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.110289    0.000082    0.515044 v _143_/B (sg13g2_nor2_2)
     2    0.011904    0.080674    0.094736    0.609780 ^ _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.080674    0.000007    0.609788 ^ _144_/B (sg13g2_nand2_2)
     2    0.011333    0.062062    0.077335    0.687122 v _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.062062    0.000007    0.687129 v _212_/B (sg13g2_nor2_2)
     2    0.059126    0.254881    0.222631    0.909760 ^ _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.254883    0.000602    0.910361 ^ sine_out[2] (out)
                                              0.910361   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.910361   data arrival time
---------------------------------------------------------------------------------------------
                                              2.939639   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    0.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003643    0.022078    0.152374    0.152986 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022078    0.000001    0.152987 v fanout75/A (sg13g2_buf_4)
     6    0.027242    0.034365    0.082227    0.235214 v fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.034366    0.000240    0.235455 v fanout73/A (sg13g2_buf_4)
     8    0.034411    0.039904    0.093163    0.328618 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.039904    0.000153    0.328771 v _146_/A1 (sg13g2_o21ai_1)
     4    0.021187    0.235424    0.216823    0.545593 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.235424    0.000085    0.545678 ^ _185_/B (sg13g2_nor2_2)
     5    0.024408    0.087795    0.129739    0.675418 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.087795    0.000106    0.675524 v _186_/A2 (sg13g2_a21oi_2)
     1    0.053471    0.239261    0.234025    0.909549 ^ _186_/Y (sg13g2_a21oi_2)
                                                         sine_out[30] (net)
                      0.239264    0.000653    0.910201 ^ sine_out[30] (out)
                                              0.910201   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.910201   data arrival time
---------------------------------------------------------------------------------------------
                                              2.939799   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    0.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003957    0.028509    0.156539    0.157151 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028509    0.000001    0.157152 ^ fanout75/A (sg13g2_buf_4)
     6    0.028138    0.043607    0.098275    0.255428 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.043608    0.000250    0.255677 ^ fanout73/A (sg13g2_buf_4)
     8    0.035103    0.050538    0.112143    0.367820 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.050538    0.000135    0.367955 ^ _132_/A (sg13g2_nand2_2)
     4    0.014560    0.057920    0.068609    0.436564 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.057920    0.000035    0.436600 v _163_/A2 (sg13g2_o21ai_1)
     4    0.027927    0.298687    0.265447    0.702047 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.298687    0.000075    0.702122 ^ _276_/B (sg13g2_nor2_2)
     1    0.053170    0.146549    0.205622    0.907744 v _276_/Y (sg13g2_nor2_2)
                                                         sine_out[4] (net)
                      0.146550    0.000591    0.908336 v sine_out[4] (out)
                                              0.908336   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.908336   data arrival time
---------------------------------------------------------------------------------------------
                                              2.941664   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    0.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002727    0.019452    0.150072    0.150621 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019452    0.000001    0.150623 v fanout70/A (sg13g2_buf_2)
     5    0.021587    0.044677    0.089019    0.239641 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044677    0.000152    0.239793 v fanout69/A (sg13g2_buf_4)
     8    0.031483    0.038025    0.096097    0.335890 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.038026    0.000209    0.336099 v _125_/A (sg13g2_inv_2)
     3    0.013012    0.037004    0.040972    0.377071 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.037004    0.000008    0.377078 ^ fanout53/A (sg13g2_buf_4)
     8    0.034124    0.049426    0.107788    0.484866 ^ fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.049426    0.000197    0.485063 ^ _161_/A (sg13g2_nand2_2)
     3    0.018589    0.070591    0.077815    0.562878 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.070591    0.000015    0.562894 v _177_/B (sg13g2_nand2_2)
     3    0.012467    0.047794    0.060343    0.623237 ^ _177_/Y (sg13g2_nand2_2)
                                                         _016_ (net)
                      0.047794    0.000011    0.623248 ^ _179_/A (sg13g2_nand2_2)
     2    0.012308    0.052333    0.062319    0.685567 v _179_/Y (sg13g2_nand2_2)
                                                         _018_ (net)
                      0.052333    0.000053    0.685619 v _281_/B (sg13g2_nor2_2)
     1    0.056254    0.243320    0.209415    0.895034 ^ _281_/Y (sg13g2_nor2_2)
                                                         sine_out[8] (net)
                      0.243329    0.001231    0.896265 ^ sine_out[8] (out)
                                              0.896265   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.896265   data arrival time
---------------------------------------------------------------------------------------------
                                              2.953735   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    0.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003643    0.022078    0.152374    0.152986 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022078    0.000001    0.152987 v fanout75/A (sg13g2_buf_4)
     6    0.027242    0.034365    0.082227    0.235214 v fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.034366    0.000240    0.235455 v fanout73/A (sg13g2_buf_4)
     8    0.034411    0.039904    0.093163    0.328618 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.039904    0.000153    0.328771 v _146_/A1 (sg13g2_o21ai_1)
     4    0.021187    0.235424    0.216823    0.545593 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.235424    0.000085    0.545678 ^ _185_/B (sg13g2_nor2_2)
     5    0.024408    0.087795    0.129739    0.675418 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.087795    0.000027    0.675444 v _278_/B (sg13g2_nor2_2)
     1    0.053324    0.232342    0.217325    0.892769 ^ _278_/Y (sg13g2_nor2_2)
                                                         sine_out[6] (net)
                      0.232345    0.000623    0.893391 ^ sine_out[6] (out)
                                              0.893391   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.893391   data arrival time
---------------------------------------------------------------------------------------------
                                              2.956609   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    0.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002727    0.019452    0.150072    0.150621 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019452    0.000001    0.150623 v fanout70/A (sg13g2_buf_2)
     5    0.021587    0.044677    0.089019    0.239641 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044677    0.000152    0.239793 v fanout69/A (sg13g2_buf_4)
     8    0.031483    0.038025    0.096097    0.335890 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.038026    0.000224    0.336114 v _142_/B (sg13g2_or2_1)
     7    0.032060    0.110289    0.178849    0.514963 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.110289    0.000082    0.515044 v _143_/B (sg13g2_nor2_2)
     2    0.011904    0.080674    0.094736    0.609780 ^ _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.080674    0.000008    0.609788 ^ _147_/A (sg13g2_nand2_2)
     2    0.011173    0.069757    0.070391    0.680179 v _147_/Y (sg13g2_nand2_2)
                                                         _115_ (net)
                      0.069757    0.000007    0.680186 v _275_/B (sg13g2_nor2_2)
     1    0.052452    0.228368    0.206757    0.886943 ^ _275_/Y (sg13g2_nor2_2)
                                                         sine_out[3] (net)
                      0.228369    0.000446    0.887389 ^ sine_out[3] (out)
                                              0.887389   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.887389   data arrival time
---------------------------------------------------------------------------------------------
                                              2.962611   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    0.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003957    0.028509    0.156539    0.157151 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028509    0.000001    0.157152 ^ fanout75/A (sg13g2_buf_4)
     6    0.028138    0.043607    0.098275    0.255428 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.043608    0.000250    0.255677 ^ fanout74/A (sg13g2_buf_1)
     4    0.015760    0.072182    0.103707    0.359385 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.072182    0.000034    0.359418 ^ _137_/B (sg13g2_nand3_1)
     5    0.021162    0.194844    0.198187    0.557605 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.194844    0.000017    0.557623 v _138_/B (sg13g2_nor2_2)
     2    0.014108    0.102034    0.124513    0.682136 ^ _138_/Y (sg13g2_nor2_2)
                                                         _108_ (net)
                      0.102034    0.000101    0.682237 ^ _139_/A2 (sg13g2_a21oi_2)
     1    0.053797    0.169198    0.191640    0.873876 v _139_/Y (sg13g2_a21oi_2)
                                                         sine_out[13] (net)
                      0.169251    0.000713    0.874589 v sine_out[13] (out)
                                              0.874589   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.874589   data arrival time
---------------------------------------------------------------------------------------------
                                              2.975411   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    0.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002727    0.019452    0.150072    0.150621 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019452    0.000001    0.150623 v fanout70/A (sg13g2_buf_2)
     5    0.021587    0.044677    0.089019    0.239641 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044677    0.000152    0.239793 v fanout69/A (sg13g2_buf_4)
     8    0.031483    0.038025    0.096097    0.335890 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.038026    0.000224    0.336114 v _142_/B (sg13g2_or2_1)
     7    0.032060    0.110289    0.178849    0.514963 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.110289    0.000157    0.515119 v _168_/B (sg13g2_nor2_1)
     2    0.006615    0.087679    0.097746    0.612866 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.087679    0.000009    0.612875 ^ _171_/B (sg13g2_nand2_1)
     1    0.005665    0.080003    0.078531    0.691406 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.080003    0.000004    0.691410 v _172_/B (sg13g2_nand2_2)
     1    0.053815    0.123869    0.133883    0.825293 ^ _172_/Y (sg13g2_nand2_2)
                                                         sine_out[25] (net)
                      0.123875    0.000724    0.826017 ^ sine_out[25] (out)
                                              0.826017   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.826017   data arrival time
---------------------------------------------------------------------------------------------
                                              3.023983   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    0.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002814    0.024122    0.153157    0.153706 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.024122    0.000002    0.153707 ^ fanout70/A (sg13g2_buf_2)
     5    0.022372    0.055210    0.091399    0.245106 ^ fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.055210    0.000159    0.245265 ^ fanout69/A (sg13g2_buf_4)
     8    0.032271    0.048262    0.116063    0.361328 ^ fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.048262    0.000214    0.361542 ^ _125_/A (sg13g2_inv_2)
     3    0.012642    0.030230    0.040325    0.401867 v _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.030230    0.000008    0.401875 v fanout53/A (sg13g2_buf_4)
     8    0.033518    0.039135    0.090556    0.492431 v fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.039135    0.000193    0.492624 v _161_/A (sg13g2_nand2_2)
     3    0.019432    0.054718    0.054540    0.547164 ^ _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.054718    0.000016    0.547180 ^ _177_/B (sg13g2_nand2_2)
     3    0.011988    0.052268    0.069934    0.617114 v _177_/Y (sg13g2_nand2_2)
                                                         _016_ (net)
                      0.052268    0.000011    0.617125 v _179_/A (sg13g2_nand2_2)
     2    0.013080    0.045229    0.048635    0.665760 ^ _179_/Y (sg13g2_nand2_2)
                                                         _018_ (net)
                      0.045229    0.000056    0.665817 ^ _180_/B (sg13g2_nand2_2)
     1    0.052591    0.164601    0.157840    0.823657 v _180_/Y (sg13g2_nand2_2)
                                                         sine_out[28] (net)
                      0.164603    0.000472    0.824129 v sine_out[28] (out)
                                              0.824129   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.824129   data arrival time
---------------------------------------------------------------------------------------------
                                              3.025871   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    0.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002727    0.019452    0.150072    0.150621 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019452    0.000001    0.150623 v fanout70/A (sg13g2_buf_2)
     5    0.021587    0.044677    0.089019    0.239641 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044677    0.000152    0.239793 v fanout69/A (sg13g2_buf_4)
     8    0.031483    0.038025    0.096097    0.335890 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.038026    0.000224    0.336114 v _142_/B (sg13g2_or2_1)
     7    0.032060    0.110289    0.178849    0.514963 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.110289    0.000157    0.515119 v _168_/B (sg13g2_nor2_1)
     2    0.006615    0.087679    0.097746    0.612866 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.087679    0.000008    0.612874 ^ _169_/B (sg13g2_nand2_1)
     1    0.005616    0.061275    0.078303    0.691177 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.061275    0.000003    0.691180 v _170_/B (sg13g2_nand2_2)
     1    0.053608    0.121804    0.123172    0.814352 ^ _170_/Y (sg13g2_nand2_2)
                                                         sine_out[24] (net)
                      0.121809    0.000682    0.815033 ^ sine_out[24] (out)
                                              0.815033   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.815033   data arrival time
---------------------------------------------------------------------------------------------
                                              3.034966   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    0.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003957    0.028509    0.156539    0.157151 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028509    0.000001    0.157152 ^ fanout75/A (sg13g2_buf_4)
     6    0.028138    0.043607    0.098275    0.255428 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.043608    0.000250    0.255677 ^ fanout74/A (sg13g2_buf_1)
     4    0.015760    0.072182    0.103707    0.359385 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.072182    0.000034    0.359418 ^ _137_/B (sg13g2_nand3_1)
     5    0.021162    0.194844    0.198187    0.557605 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.194844    0.000017    0.557623 v _138_/B (sg13g2_nor2_2)
     2    0.014108    0.102034    0.124513    0.682136 ^ _138_/Y (sg13g2_nor2_2)
                                                         _108_ (net)
                      0.102034    0.000097    0.682233 ^ _279_/B (sg13g2_nor2_2)
     1    0.052557    0.098216    0.128669    0.810902 v _279_/Y (sg13g2_nor2_2)
                                                         sine_out[7] (net)
                      0.098217    0.000463    0.811365 v sine_out[7] (out)
                                              0.811365   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.811365   data arrival time
---------------------------------------------------------------------------------------------
                                              3.038635   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    0.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002727    0.019452    0.150072    0.150621 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019452    0.000001    0.150623 v fanout70/A (sg13g2_buf_2)
     5    0.021587    0.044677    0.089019    0.239641 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044677    0.000152    0.239793 v fanout69/A (sg13g2_buf_4)
     8    0.031483    0.038025    0.096097    0.335890 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.038026    0.000224    0.336114 v _142_/B (sg13g2_or2_1)
     7    0.032060    0.110289    0.178849    0.514963 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.110289    0.000082    0.515044 v _143_/B (sg13g2_nor2_2)
     2    0.011904    0.080674    0.094736    0.609780 ^ _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.080674    0.000007    0.609788 ^ _144_/B (sg13g2_nand2_2)
     2    0.011333    0.062062    0.077335    0.687122 v _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.062062    0.000005    0.687127 v _145_/B (sg13g2_nand2_2)
     1    0.053501    0.127845    0.123472    0.810599 ^ _145_/Y (sg13g2_nand2_2)
                                                         sine_out[14] (net)
                      0.127850    0.000659    0.811258 ^ sine_out[14] (out)
                                              0.811258   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.811258   data arrival time
---------------------------------------------------------------------------------------------
                                              3.038742   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000738    0.000369    0.000369 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.005709    0.026990    0.157187    0.157555 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026990    0.000020    0.157575 v fanout61/A (sg13g2_buf_1)
     4    0.017528    0.062442    0.096950    0.254525 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.062442    0.000199    0.254724 v fanout60/A (sg13g2_buf_4)
     8    0.036166    0.041866    0.108000    0.362725 v fanout60/X (sg13g2_buf_4)
                                                         net60 (net)
                      0.041866    0.000133    0.362857 v _131_/A (sg13g2_or2_1)
     6    0.037270    0.125719    0.198336    0.561194 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.125719    0.000201    0.561395 v _280_/B1 (sg13g2_a21oi_2)
     1    0.054990    0.249219    0.248502    0.809896 ^ _280_/Y (sg13g2_a21oi_2)
                                                         sine_out[9] (net)
                      0.249224    0.000961    0.810857 ^ sine_out[9] (out)
                                              0.810857   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.810857   data arrival time
---------------------------------------------------------------------------------------------
                                              3.039143   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    0.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002727    0.019452    0.150072    0.150621 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019452    0.000001    0.150623 v fanout70/A (sg13g2_buf_2)
     5    0.021587    0.044677    0.089019    0.239641 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044677    0.000152    0.239793 v fanout69/A (sg13g2_buf_4)
     8    0.031483    0.038025    0.096097    0.335890 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.038026    0.000224    0.336114 v _142_/B (sg13g2_or2_1)
     7    0.032060    0.110289    0.178849    0.514963 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.110289    0.000082    0.515044 v _143_/B (sg13g2_nor2_2)
     2    0.011904    0.080674    0.094736    0.609780 ^ _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.080674    0.000008    0.609788 ^ _147_/A (sg13g2_nand2_2)
     2    0.011173    0.069757    0.070391    0.680179 v _147_/Y (sg13g2_nand2_2)
                                                         _115_ (net)
                      0.069757    0.000008    0.680188 v _149_/B (sg13g2_nand2_2)
     1    0.054045    0.128880    0.128467    0.808655 ^ _149_/Y (sg13g2_nand2_2)
                                                         sine_out[15] (net)
                      0.128887    0.000771    0.809426 ^ sine_out[15] (out)
                                              0.809426   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.809426   data arrival time
---------------------------------------------------------------------------------------------
                                              3.040574   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    0.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003957    0.028509    0.156539    0.157151 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028509    0.000001    0.157152 ^ fanout75/A (sg13g2_buf_4)
     6    0.028138    0.043607    0.098275    0.255428 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.043608    0.000250    0.255677 ^ fanout74/A (sg13g2_buf_1)
     4    0.015760    0.072182    0.103707    0.359385 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.072182    0.000034    0.359418 ^ _137_/B (sg13g2_nand3_1)
     5    0.021162    0.194844    0.198187    0.557605 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.194844    0.000017    0.557623 v _156_/B (sg13g2_nand2b_2)
     2    0.011482    0.061375    0.076668    0.634291 ^ _156_/Y (sg13g2_nand2b_2)
                                                         _121_ (net)
                      0.061375    0.000070    0.634361 ^ _157_/A2 (sg13g2_a21oi_2)
     1    0.053955    0.168157    0.172691    0.807052 v _157_/Y (sg13g2_a21oi_2)
                                                         sine_out[18] (net)
                      0.168162    0.000749    0.807801 v sine_out[18] (out)
                                              0.807801   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.807801   data arrival time
---------------------------------------------------------------------------------------------
                                              3.042199   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000738    0.000369    0.000369 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.005709    0.026990    0.157187    0.157555 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026990    0.000020    0.157575 v fanout61/A (sg13g2_buf_1)
     4    0.017528    0.062442    0.096950    0.254525 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.062442    0.000199    0.254724 v fanout60/A (sg13g2_buf_4)
     8    0.036166    0.041866    0.108000    0.362725 v fanout60/X (sg13g2_buf_4)
                                                         net60 (net)
                      0.041866    0.000133    0.362857 v _131_/A (sg13g2_or2_1)
     6    0.037270    0.125719    0.198336    0.561194 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.125719    0.000180    0.561373 v _283_/B1 (sg13g2_a21oi_2)
     1    0.053510    0.243323    0.244365    0.805739 ^ _283_/Y (sg13g2_a21oi_2)
                                                         sine_out[11] (net)
                      0.243326    0.000660    0.806399 ^ sine_out[11] (out)
                                              0.806399   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.806399   data arrival time
---------------------------------------------------------------------------------------------
                                              3.043601   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    0.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002814    0.024122    0.153157    0.153706 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.024122    0.000002    0.153707 ^ fanout70/A (sg13g2_buf_2)
     5    0.022372    0.055210    0.091399    0.245106 ^ fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.055210    0.000159    0.245265 ^ fanout69/A (sg13g2_buf_4)
     8    0.032271    0.048262    0.116063    0.361328 ^ fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.048262    0.000214    0.361542 ^ _125_/A (sg13g2_inv_2)
     3    0.012642    0.030230    0.040325    0.401867 v _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.030230    0.000008    0.401875 v fanout53/A (sg13g2_buf_4)
     8    0.033518    0.039135    0.090556    0.492431 v fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.039135    0.000016    0.492447 v _152_/A (sg13g2_nor2_2)
     4    0.023874    0.114660    0.115628    0.608075 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.114660    0.000106    0.608181 ^ _165_/A2 (sg13g2_a21oi_2)
     1    0.053271    0.169208    0.195971    0.804152 v _165_/Y (sg13g2_a21oi_2)
                                                         sine_out[22] (net)
                      0.169259    0.000611    0.804763 v sine_out[22] (out)
                                              0.804763   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.804763   data arrival time
---------------------------------------------------------------------------------------------
                                              3.045237   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    0.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003957    0.028509    0.156539    0.157151 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028509    0.000001    0.157152 ^ fanout75/A (sg13g2_buf_4)
     6    0.028138    0.043607    0.098275    0.255428 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.043608    0.000250    0.255677 ^ fanout74/A (sg13g2_buf_1)
     4    0.015760    0.072182    0.103707    0.359385 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.072182    0.000034    0.359418 ^ _137_/B (sg13g2_nand3_1)
     5    0.021162    0.194844    0.198187    0.557605 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.194844    0.000015    0.557620 v _166_/A (sg13g2_nor2_1)
     1    0.006221    0.088438    0.117179    0.674799 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.088438    0.000010    0.674809 ^ _167_/B (sg13g2_nor2_2)
     1    0.053445    0.096933    0.122303    0.797112 v _167_/Y (sg13g2_nor2_2)
                                                         sine_out[23] (net)
                      0.096936    0.000643    0.797755 v sine_out[23] (out)
                                              0.797755   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.797755   data arrival time
---------------------------------------------------------------------------------------------
                                              3.052245   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    0.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003643    0.022078    0.152374    0.152986 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022078    0.000001    0.152987 v fanout75/A (sg13g2_buf_4)
     6    0.027242    0.034365    0.082227    0.235214 v fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.034366    0.000240    0.235454 v fanout74/A (sg13g2_buf_1)
     4    0.015264    0.055673    0.094627    0.330081 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.055673    0.000023    0.330105 v _141_/A (sg13g2_or2_1)
     3    0.010792    0.049507    0.135094    0.465198 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.049507    0.000012    0.465211 v _173_/A2 (sg13g2_o21ai_1)
     2    0.007999    0.117663    0.120240    0.585450 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.117663    0.000036    0.585487 ^ _174_/B (sg13g2_nand2_1)
     1    0.006104    0.057188    0.088645    0.674131 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.057188    0.000013    0.674145 v _175_/B (sg13g2_nand2_2)
     1    0.053468    0.121162    0.120720    0.794864 ^ _175_/Y (sg13g2_nand2_2)
                                                         sine_out[26] (net)
                      0.121167    0.000641    0.795506 ^ sine_out[26] (out)
                                              0.795506   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.795506   data arrival time
---------------------------------------------------------------------------------------------
                                              3.054495   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000738    0.000369    0.000369 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.005709    0.026990    0.157187    0.157555 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026990    0.000020    0.157575 v fanout61/A (sg13g2_buf_1)
     4    0.017528    0.062442    0.096950    0.254525 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.062442    0.000199    0.254724 v fanout60/A (sg13g2_buf_4)
     8    0.036166    0.041866    0.108000    0.362725 v fanout60/X (sg13g2_buf_4)
                                                         net60 (net)
                      0.041866    0.000105    0.362830 v _130_/A (sg13g2_nor2_1)
     2    0.008914    0.093818    0.096064    0.458895 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.093818    0.000010    0.458905 ^ _136_/B (sg13g2_nand2b_2)
     4    0.024934    0.094293    0.111037    0.569942 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.094293    0.000091    0.570032 v _277_/A (sg13g2_nor2_2)
     1    0.053654    0.233027    0.224290    0.794322 ^ _277_/Y (sg13g2_nor2_2)
                                                         sine_out[5] (net)
                      0.233030    0.000690    0.795012 ^ sine_out[5] (out)
                                              0.795012   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.795012   data arrival time
---------------------------------------------------------------------------------------------
                                              3.054988   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    0.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002727    0.019452    0.150072    0.150621 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019452    0.000001    0.150623 v fanout70/A (sg13g2_buf_2)
     5    0.021587    0.044677    0.089019    0.239641 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044677    0.000152    0.239793 v fanout69/A (sg13g2_buf_4)
     8    0.031483    0.038025    0.096097    0.335890 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.038026    0.000209    0.336099 v _125_/A (sg13g2_inv_2)
     3    0.013012    0.037004    0.040972    0.377071 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.037004    0.000008    0.377078 ^ fanout53/A (sg13g2_buf_4)
     8    0.034124    0.049426    0.107788    0.484866 ^ fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.049426    0.000197    0.485063 ^ _161_/A (sg13g2_nand2_2)
     3    0.018589    0.070591    0.077815    0.562878 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.070591    0.000021    0.562899 v _162_/A2 (sg13g2_a21oi_2)
     1    0.053515    0.239477    0.226837    0.789736 ^ _162_/Y (sg13g2_a21oi_2)
                                                         sine_out[20] (net)
                      0.239479    0.000655    0.790390 ^ sine_out[20] (out)
                                              0.790390   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.790390   data arrival time
---------------------------------------------------------------------------------------------
                                              3.059610   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    0.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002727    0.019452    0.150072    0.150621 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019452    0.000001    0.150623 v fanout70/A (sg13g2_buf_2)
     5    0.021587    0.044677    0.089019    0.239641 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044677    0.000152    0.239793 v fanout69/A (sg13g2_buf_4)
     8    0.031483    0.038025    0.096097    0.335890 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.038026    0.000224    0.336114 v _142_/B (sg13g2_or2_1)
     7    0.032060    0.110289    0.178849    0.514963 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.110289    0.000098    0.515061 v _148_/A2 (sg13g2_a21oi_2)
     1    0.053396    0.239866    0.242522    0.757583 ^ _148_/Y (sg13g2_a21oi_2)
                                                         sine_out[16] (net)
                      0.239868    0.000636    0.758218 ^ sine_out[16] (out)
                                              0.758218   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.758218   data arrival time
---------------------------------------------------------------------------------------------
                                              3.091782   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    0.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002727    0.019452    0.150072    0.150621 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019452    0.000001    0.150623 v fanout70/A (sg13g2_buf_2)
     5    0.021587    0.044677    0.089019    0.239641 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044677    0.000152    0.239793 v fanout69/A (sg13g2_buf_4)
     8    0.031483    0.038025    0.096097    0.335890 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.038025    0.000170    0.336060 v _158_/A (sg13g2_nor2_1)
     3    0.009926    0.101979    0.100769    0.436829 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.101979    0.000007    0.436836 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.005652    0.068748    0.095435    0.532272 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.068748    0.000004    0.532276 v _160_/B (sg13g2_nor2_2)
     1    0.055130    0.239151    0.213744    0.746020 ^ _160_/Y (sg13g2_nor2_2)
                                                         sine_out[19] (net)
                      0.239156    0.000971    0.746991 ^ sine_out[19] (out)
                                              0.746991   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.746991   data arrival time
---------------------------------------------------------------------------------------------
                                              3.103009   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000738    0.000369    0.000369 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.005709    0.026990    0.157187    0.157555 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026990    0.000020    0.157575 v fanout61/A (sg13g2_buf_1)
     4    0.017528    0.062442    0.096950    0.254525 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.062442    0.000199    0.254724 v fanout60/A (sg13g2_buf_4)
     8    0.036166    0.041866    0.108000    0.362725 v fanout60/X (sg13g2_buf_4)
                                                         net60 (net)
                      0.041866    0.000105    0.362830 v _130_/A (sg13g2_nor2_1)
     2    0.008914    0.093818    0.096064    0.458895 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.093818    0.000004    0.458898 ^ _284_/A (sg13g2_and2_2)
     1    0.054063    0.120748    0.205551    0.664449 ^ _284_/X (sg13g2_and2_2)
                                                         sine_out[12] (net)
                      0.120750    0.000763    0.665212 ^ sine_out[12] (out)
                                              0.665212   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.665212   data arrival time
---------------------------------------------------------------------------------------------
                                              3.184788   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001327    0.000664    0.000664 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.081478    0.170795    0.278992    0.279656 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.170795    0.000201    0.279857 ^ _127_/A (sg13g2_inv_8)
     1    0.054276    0.050655    0.069936    0.349793 v _127_/Y (sg13g2_inv_8)
                                                         signB (net)
                      0.050692    0.000803    0.350596 v signB (out)
                                              0.350596   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.350596   data arrival time
---------------------------------------------------------------------------------------------
                                              3.499404   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    0.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002727    0.019452    0.150072    0.150621 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019452    0.000001    0.150623 v fanout70/A (sg13g2_buf_2)
     5    0.021587    0.044677    0.089019    0.239641 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044677    0.000152    0.239793 v fanout69/A (sg13g2_buf_4)
     8    0.031483    0.038025    0.096097    0.335890 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.038026    0.000224    0.336114 v _142_/B (sg13g2_or2_1)
     7    0.032060    0.110289    0.178849    0.514963 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.110289    0.000082    0.515044 v _143_/B (sg13g2_nor2_2)
     2    0.011904    0.080674    0.094736    0.609780 ^ _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.080674    0.000007    0.609788 ^ _144_/B (sg13g2_nand2_2)
     2    0.011333    0.062062    0.077335    0.687122 v _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.062062    0.000007    0.687129 v _212_/B (sg13g2_nor2_2)
     2    0.059126    0.254881    0.222631    0.909760 ^ _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.254881    0.000044    0.909804 ^ _213_/C (sg13g2_nand3_1)
     2    0.008910    0.115902    0.169140    1.078943 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.115902    0.000012    1.078956 v _214_/B (sg13g2_xnor2_1)
     1    0.001971    0.047607    0.113217    1.192173 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.047607    0.000004    1.192176 v _300_/D (sg13g2_dfrbpq_2)
                                              1.192176   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038696    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001327    0.000664    5.000664 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.850664   clock uncertainty
                                  0.000000    4.850664   clock reconvergence pessimism
                                 -0.127334    4.723330   library setup time
                                              4.723330   data required time
---------------------------------------------------------------------------------------------
                                              4.723330   data required time
                                             -1.192176   data arrival time
---------------------------------------------------------------------------------------------
                                              3.531154   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    0.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002727    0.019452    0.150072    0.150621 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019452    0.000001    0.150623 v fanout70/A (sg13g2_buf_2)
     5    0.021587    0.044677    0.089019    0.239641 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044677    0.000152    0.239793 v fanout69/A (sg13g2_buf_4)
     8    0.031483    0.038025    0.096097    0.335890 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.038026    0.000224    0.336114 v _142_/B (sg13g2_or2_1)
     7    0.032060    0.110289    0.178849    0.514963 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.110289    0.000082    0.515044 v _143_/B (sg13g2_nor2_2)
     2    0.011904    0.080674    0.094736    0.609780 ^ _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.080674    0.000007    0.609788 ^ _144_/B (sg13g2_nand2_2)
     2    0.011333    0.062062    0.077335    0.687122 v _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.062062    0.000007    0.687129 v _212_/B (sg13g2_nor2_2)
     2    0.059126    0.254881    0.222631    0.909760 ^ _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.254881    0.000044    0.909804 ^ _213_/C (sg13g2_nand3_1)
     2    0.008910    0.115902    0.169140    1.078943 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.115902    0.000003    1.078946 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003436    0.072435    0.064333    1.143279 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.072435    0.000006    1.143286 ^ _219_/A (sg13g2_inv_1)
     1    0.001999    0.023395    0.036678    1.179963 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.023395    0.000004    1.179967 v _301_/D (sg13g2_dfrbpq_1)
                                              1.179967   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038696    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001266    0.000633    5.000633 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850633   clock uncertainty
                                  0.000000    4.850633   clock reconvergence pessimism
                                 -0.118635    4.731998   library setup time
                                              4.731998   data required time
---------------------------------------------------------------------------------------------
                                              4.731998   data required time
                                             -1.179967   data arrival time
---------------------------------------------------------------------------------------------
                                              3.552032   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001327    0.000664    0.000664 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.081478    0.170795    0.278992    0.279656 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.170795    0.000632    0.280288 ^ sign (out)
                                              0.280288   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.280288   data arrival time
---------------------------------------------------------------------------------------------
                                              3.569712   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001266    0.000633    0.000633 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008243    0.044958    0.169019    0.169652 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044958    0.000011    0.169663 ^ fanout54/A (sg13g2_buf_4)
     8    0.034729    0.050227    0.112568    0.282231 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.050227    0.000175    0.282406 ^ _191_/B (sg13g2_xnor2_1)
     2    0.008709    0.072173    0.086488    0.368894 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.072173    0.000002    0.368896 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009472    0.133698    0.140013    0.508909 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.133698    0.000013    0.508922 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010714    0.094722    0.127923    0.636845 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094722    0.000050    0.636895 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009278    0.132047    0.154009    0.790904 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.132047    0.000025    0.790929 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008794    0.082451    0.119192    0.910121 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.082451    0.000014    0.910135 v _209_/A2 (sg13g2_o21ai_1)
     1    0.005811    0.101179    0.117565    1.027699 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.101179    0.000003    1.027703 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001694    0.054784    0.107304    1.135007 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.054784    0.000002    1.135008 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.135008   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038696    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000706    0.000353    5.000353 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850353   clock uncertainty
                                  0.000000    4.850353   clock reconvergence pessimism
                                 -0.126883    4.723470   library setup time
                                              4.723470   data required time
---------------------------------------------------------------------------------------------
                                              4.723470   data required time
                                             -1.135008   data arrival time
---------------------------------------------------------------------------------------------
                                              3.588462   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001266    0.000633    0.000633 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008243    0.044958    0.169019    0.169652 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044958    0.000011    0.169663 ^ fanout54/A (sg13g2_buf_4)
     8    0.034729    0.050227    0.112568    0.282231 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.050227    0.000175    0.282406 ^ _191_/B (sg13g2_xnor2_1)
     2    0.008709    0.072173    0.086488    0.368894 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.072173    0.000002    0.368896 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009472    0.133698    0.140013    0.508909 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.133698    0.000013    0.508922 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010714    0.094722    0.127923    0.636845 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094722    0.000050    0.636895 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009278    0.132047    0.154009    0.790904 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.132047    0.000025    0.790929 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008794    0.082451    0.119192    0.910121 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.082451    0.000016    0.910137 v _208_/B (sg13g2_xor2_1)
     1    0.001670    0.047629    0.108372    1.018509 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.047629    0.000001    1.018511 v _298_/D (sg13g2_dfrbpq_1)
                                              1.018511   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038696    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000738    0.000369    5.000369 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850368   clock uncertainty
                                  0.000000    4.850368   clock reconvergence pessimism
                                 -0.127492    4.722877   library setup time
                                              4.722877   data required time
---------------------------------------------------------------------------------------------
                                              4.722877   data required time
                                             -1.018511   data arrival time
---------------------------------------------------------------------------------------------
                                              3.704366   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001266    0.000633    0.000633 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008243    0.044958    0.169019    0.169652 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044958    0.000011    0.169663 ^ fanout54/A (sg13g2_buf_4)
     8    0.034729    0.050227    0.112568    0.282231 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.050227    0.000175    0.282406 ^ _191_/B (sg13g2_xnor2_1)
     2    0.008709    0.072173    0.086488    0.368894 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.072173    0.000002    0.368896 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009472    0.133698    0.140013    0.508909 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.133698    0.000013    0.508922 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010714    0.094722    0.127923    0.636845 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094722    0.000050    0.636895 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009278    0.132047    0.154009    0.790904 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.132047    0.000024    0.790928 ^ _204_/B (sg13g2_xor2_1)
     1    0.001533    0.047481    0.119035    0.909963 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.047481    0.000000    0.909963 ^ _297_/D (sg13g2_dfrbpq_2)
                                              0.909963   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038696    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000846    0.000423    5.000423 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.850423   clock uncertainty
                                  0.000000    4.850423   clock reconvergence pessimism
                                 -0.124330    4.726093   library setup time
                                              4.726093   data required time
---------------------------------------------------------------------------------------------
                                              4.726093   data required time
                                             -0.909963   data arrival time
---------------------------------------------------------------------------------------------
                                              3.816130   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001266    0.000633    0.000633 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008243    0.044958    0.169019    0.169652 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044958    0.000011    0.169663 ^ fanout54/A (sg13g2_buf_4)
     8    0.034729    0.050227    0.112568    0.282231 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.050227    0.000175    0.282406 ^ _191_/B (sg13g2_xnor2_1)
     2    0.008709    0.072173    0.086488    0.368894 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.072173    0.000002    0.368896 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009472    0.133698    0.140013    0.508909 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.133698    0.000013    0.508922 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010714    0.094722    0.127923    0.636845 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094722    0.000045    0.636891 v _200_/A (sg13g2_xor2_1)
     1    0.002066    0.049950    0.118860    0.755751 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.049950    0.000004    0.755755 v _296_/D (sg13g2_dfrbpq_1)
                                              0.755755   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038696    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    5.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850549   clock uncertainty
                                  0.000000    4.850549   clock reconvergence pessimism
                                 -0.128236    4.722314   library setup time
                                              4.722314   data required time
---------------------------------------------------------------------------------------------
                                              4.722314   data required time
                                             -0.755755   data arrival time
---------------------------------------------------------------------------------------------
                                              3.966559   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001266    0.000633    0.000633 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008243    0.044958    0.169019    0.169652 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044958    0.000011    0.169663 ^ fanout54/A (sg13g2_buf_4)
     8    0.034729    0.050227    0.112568    0.282231 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.050227    0.000175    0.282406 ^ _191_/B (sg13g2_xnor2_1)
     2    0.008709    0.072173    0.086488    0.368894 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.072173    0.000002    0.368896 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009472    0.133698    0.140013    0.508909 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.133698    0.000015    0.508924 ^ _196_/A (sg13g2_xor2_1)
     1    0.001672    0.051805    0.124626    0.633551 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.051805    0.000001    0.633552 ^ _295_/D (sg13g2_dfrbpq_1)
                                              0.633552   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038696    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001187    0.000593    5.000593 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850594   clock uncertainty
                                  0.000000    4.850594   clock reconvergence pessimism
                                 -0.125840    4.724753   library setup time
                                              4.724753   data required time
---------------------------------------------------------------------------------------------
                                              4.724753   data required time
                                             -0.633552   data arrival time
---------------------------------------------------------------------------------------------
                                              4.091201   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001266    0.000633    0.000633 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008243    0.044958    0.169019    0.169652 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044958    0.000011    0.169663 ^ fanout54/A (sg13g2_buf_4)
     8    0.034729    0.050227    0.112568    0.282231 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.050227    0.000175    0.282406 ^ _191_/B (sg13g2_xnor2_1)
     2    0.009126    0.108289    0.108021    0.390428 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.108289    0.000006    0.390434 ^ _192_/B (sg13g2_xnor2_1)
     1    0.002009    0.062255    0.106640    0.497073 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.062255    0.000004    0.497077 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.497077   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038696    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    5.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850612   clock uncertainty
                                  0.000000    4.850612   clock reconvergence pessimism
                                 -0.129244    4.721367   library setup time
                                              4.721367   data required time
---------------------------------------------------------------------------------------------
                                              4.721367   data required time
                                             -0.497077   data arrival time
---------------------------------------------------------------------------------------------
                                              4.224290   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001303    0.000652    0.000652 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.008030    0.044137    0.168415    0.169067 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.044137    0.000004    0.169071 ^ fanout76/A (sg13g2_buf_4)
     8    0.038017    0.053278    0.114837    0.283908 ^ fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.053278    0.000102    0.284010 ^ _128_/A (sg13g2_inv_2)
     5    0.021599    0.044248    0.054932    0.338943 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.044248    0.000001    0.338944 v _293_/D (sg13g2_dfrbpq_1)
                                              0.338944   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038696    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001303    0.000652    5.000652 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850652   clock uncertainty
                                  0.000000    4.850652   clock reconvergence pessimism
                                 -0.126131    4.724521   library setup time
                                              4.724521   data required time
---------------------------------------------------------------------------------------------
                                              4.724521   data required time
                                             -0.338944   data arrival time
---------------------------------------------------------------------------------------------
                                              4.385577   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    0.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003957    0.028509    0.156539    0.157151 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028509    0.000001    0.157152 ^ fanout75/A (sg13g2_buf_4)
     6    0.028138    0.043607    0.098275    0.255428 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.043608    0.000250    0.255677 ^ fanout74/A (sg13g2_buf_1)
     4    0.015760    0.072182    0.103707    0.359385 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.072182    0.000034    0.359418 ^ _137_/B (sg13g2_nand3_1)
     5    0.021162    0.194844    0.198187    0.557605 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.194844    0.000005    0.557611 v _244_/B (sg13g2_nand3_1)
     1    0.003529    0.064478    0.086522    0.644133 ^ _244_/Y (sg13g2_nand3_1)
                                                         _069_ (net)
                      0.064478    0.000003    0.644136 ^ _247_/B1 (sg13g2_o21ai_1)
     1    0.003598    0.054695    0.055038    0.699174 v _247_/Y (sg13g2_o21ai_1)
                                                         _072_ (net)
                      0.054695    0.000009    0.699183 v _248_/C (sg13g2_nor3_1)
     1    0.003326    0.086538    0.087599    0.786782 ^ _248_/Y (sg13g2_nor3_1)
                                                         _073_ (net)
                      0.086538    0.000004    0.786786 ^ _255_/B (sg13g2_nor4_1)
     1    0.003433    0.041514    0.065819    0.852605 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.041514    0.000006    0.852611 v _256_/B2 (sg13g2_a22oi_1)
     1    0.057265    0.497497    0.386065    1.238675 ^ _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.497502    0.001431    1.240106 ^ sine_out[0] (out)
                                              1.240106   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.240106   data arrival time
---------------------------------------------------------------------------------------------
                                              2.609894   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.496789e-05 0.000000e+00 4.566777e-09 9.497246e-05  99.0%
Combinational        2.952342e-07 6.786584e-07 3.091647e-08 1.004809e-06   1.0%
Clock                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                9.526312e-05 6.786584e-07 3.548326e-08 9.597727e-05 100.0%
                            99.3%         0.7%         0.0%
Writing metric power__internal__total: 9.526312351226807e-5
Writing metric power__switching__total: 6.786583526263712e-7
Writing metric power__leakage__total: 3.548326077407182e-8
Writing metric power__total: 9.597726602805778e-5

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_typ_1p20V_25C: -0.15031083747566806
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.000353 source latency _299_/CLK ^
-0.000664 target latency _300_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.150311 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_typ_1p20V_25C: 0.1502988193110866
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.000652 source latency _293_/CLK ^
-0.000353 target latency _299_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.150299 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_typ_1p20V_25C: 0.10975605457368046
nom_typ_1p20V_25C: 0.10975605457368046
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_typ_1p20V_25C: 2.609893486310228
nom_typ_1p20V_25C: 2.609893486310228
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_typ_1p20V_25C: 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__hold_r2r__ws__corner:nom_typ_1p20V_25C: 0.208792
Writing metric timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_r2r__ws__corner:nom_typ_1p20V_25C: 3.531154
Writing metric timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.000353         network latency _299_/CLK
        0.000664 network latency _300_/CLK
---------------
0.000353 0.000664 latency
        0.000311 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.000316         network latency _299_/CLK
        0.000592 network latency _300_/CLK
---------------
0.000316 0.000592 latency
        0.000277 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.47 fmax = 680.81
%OL_END_REPORT
