Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jun 12 17:50:25 2023
| Host         : T7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file temp_sens_top_timing_summary_routed.rpt -pb temp_sens_top_timing_summary_routed.pb -rpx temp_sens_top_timing_summary_routed.rpx -warn_on_violation
| Design       : temp_sens_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 47 register/latch pins with no clock driven by root clock pin: clkgen/clk_reg_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: interf_i2c/temp_data_reg_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: interf_i2c/temp_data_reg_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: interf_i2c/temp_data_reg_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: interf_i2c/temp_data_reg_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: interf_i2c/temp_data_reg_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: interf_i2c/temp_data_reg_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seg/anode_select_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seg/anode_select_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 97 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.624        0.000                      0                   52        0.186        0.000                      0                   52        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.624        0.000                      0                   52        0.186        0.000                      0                   52        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.624ns  (required time - arrival time)
  Source:                 seg/anode_timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/anode_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.828ns (24.402%)  route 2.565ns (75.598%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.723     5.326    seg/CLK100MHZ_i_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  seg/anode_timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  seg/anode_timer_reg[15]/Q
                         net (fo=2, routed)           0.982     6.764    seg/anode_timer_reg_n_0_[15]
    SLICE_X2Y87          LUT5 (Prop_lut5_I1_O)        0.124     6.888 f  seg/anode_timer[16]_i_2/O
                         net (fo=1, routed)           0.286     7.174    seg/anode_timer[16]_i_2_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I4_O)        0.124     7.298 r  seg/anode_timer[16]_i_1/O
                         net (fo=18, routed)          1.297     8.595    seg/anode_timer[16]_i_1_n_0
    SLICE_X2Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.719 r  seg/anode_select[0]_i_1/O
                         net (fo=1, routed)           0.000     8.719    seg/anode_select[0]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  seg/anode_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.604    15.027    seg/CLK100MHZ_i_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  seg/anode_select_reg[0]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDRE (Setup_fdre_C_D)        0.077    15.343    seg/anode_select_reg[0]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                          -8.719    
  -------------------------------------------------------------------
                         slack                                  6.624    

Slack (MET) :             6.641ns  (required time - arrival time)
  Source:                 seg/anode_timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/anode_select_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.852ns (24.933%)  route 2.565ns (75.067%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.723     5.326    seg/CLK100MHZ_i_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  seg/anode_timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  seg/anode_timer_reg[15]/Q
                         net (fo=2, routed)           0.982     6.764    seg/anode_timer_reg_n_0_[15]
    SLICE_X2Y87          LUT5 (Prop_lut5_I1_O)        0.124     6.888 f  seg/anode_timer[16]_i_2/O
                         net (fo=1, routed)           0.286     7.174    seg/anode_timer[16]_i_2_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I4_O)        0.124     7.298 r  seg/anode_timer[16]_i_1/O
                         net (fo=18, routed)          1.297     8.595    seg/anode_timer[16]_i_1_n_0
    SLICE_X2Y92          LUT3 (Prop_lut3_I1_O)        0.148     8.743 r  seg/anode_select[1]_i_1/O
                         net (fo=1, routed)           0.000     8.743    seg/anode_select[1]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  seg/anode_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.604    15.027    seg/CLK100MHZ_i_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  seg/anode_select_reg[1]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDRE (Setup_fdre_C_D)        0.118    15.384    seg/anode_select_reg[1]
  -------------------------------------------------------------------
                         required time                         15.384    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  6.641    

Slack (MET) :             6.867ns  (required time - arrival time)
  Source:                 seg/anode_timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/anode_timer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.828ns (31.304%)  route 1.817ns (68.696%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.722     5.325    seg/CLK100MHZ_i_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  seg/anode_timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  seg/anode_timer_reg[12]/Q
                         net (fo=2, routed)           0.679     6.460    seg/anode_timer_reg_n_0_[12]
    SLICE_X2Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.584 f  seg/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.282     6.866    seg/anode_timer[16]_i_4_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I4_O)        0.124     6.990 f  seg/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.162     7.152    seg/anode_timer[16]_i_3_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.124     7.276 r  seg/anode_timer[16]_i_1/O
                         net (fo=18, routed)          0.694     7.970    seg/anode_timer[16]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  seg/anode_timer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    seg/CLK100MHZ_i_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  seg/anode_timer_reg[13]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    seg/anode_timer_reg[13]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                  6.867    

Slack (MET) :             6.867ns  (required time - arrival time)
  Source:                 seg/anode_timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/anode_timer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.828ns (31.304%)  route 1.817ns (68.696%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.722     5.325    seg/CLK100MHZ_i_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  seg/anode_timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  seg/anode_timer_reg[12]/Q
                         net (fo=2, routed)           0.679     6.460    seg/anode_timer_reg_n_0_[12]
    SLICE_X2Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.584 f  seg/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.282     6.866    seg/anode_timer[16]_i_4_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I4_O)        0.124     6.990 f  seg/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.162     7.152    seg/anode_timer[16]_i_3_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.124     7.276 r  seg/anode_timer[16]_i_1/O
                         net (fo=18, routed)          0.694     7.970    seg/anode_timer[16]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  seg/anode_timer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    seg/CLK100MHZ_i_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  seg/anode_timer_reg[14]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    seg/anode_timer_reg[14]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                  6.867    

Slack (MET) :             6.867ns  (required time - arrival time)
  Source:                 seg/anode_timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/anode_timer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.828ns (31.304%)  route 1.817ns (68.696%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.722     5.325    seg/CLK100MHZ_i_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  seg/anode_timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  seg/anode_timer_reg[12]/Q
                         net (fo=2, routed)           0.679     6.460    seg/anode_timer_reg_n_0_[12]
    SLICE_X2Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.584 f  seg/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.282     6.866    seg/anode_timer[16]_i_4_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I4_O)        0.124     6.990 f  seg/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.162     7.152    seg/anode_timer[16]_i_3_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.124     7.276 r  seg/anode_timer[16]_i_1/O
                         net (fo=18, routed)          0.694     7.970    seg/anode_timer[16]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  seg/anode_timer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    seg/CLK100MHZ_i_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  seg/anode_timer_reg[15]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    seg/anode_timer_reg[15]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                  6.867    

Slack (MET) :             6.867ns  (required time - arrival time)
  Source:                 seg/anode_timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/anode_timer_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.828ns (31.304%)  route 1.817ns (68.696%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.722     5.325    seg/CLK100MHZ_i_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  seg/anode_timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  seg/anode_timer_reg[12]/Q
                         net (fo=2, routed)           0.679     6.460    seg/anode_timer_reg_n_0_[12]
    SLICE_X2Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.584 f  seg/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.282     6.866    seg/anode_timer[16]_i_4_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I4_O)        0.124     6.990 f  seg/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.162     7.152    seg/anode_timer[16]_i_3_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.124     7.276 r  seg/anode_timer[16]_i_1/O
                         net (fo=18, routed)          0.694     7.970    seg/anode_timer[16]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  seg/anode_timer_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    seg/CLK100MHZ_i_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  seg/anode_timer_reg[16]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    seg/anode_timer_reg[16]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                  6.867    

Slack (MET) :             6.899ns  (required time - arrival time)
  Source:                 seg/anode_timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/anode_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.704ns (26.976%)  route 1.906ns (73.024%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.723     5.326    seg/CLK100MHZ_i_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  seg/anode_timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  seg/anode_timer_reg[15]/Q
                         net (fo=2, routed)           0.982     6.764    seg/anode_timer_reg_n_0_[15]
    SLICE_X2Y87          LUT5 (Prop_lut5_I1_O)        0.124     6.888 f  seg/anode_timer[16]_i_2/O
                         net (fo=1, routed)           0.286     7.174    seg/anode_timer[16]_i_2_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I4_O)        0.124     7.298 r  seg/anode_timer[16]_i_1/O
                         net (fo=18, routed)          0.637     7.935    seg/anode_timer[16]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  seg/anode_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.601    15.024    seg/CLK100MHZ_i_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  seg/anode_timer_reg[5]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.429    14.834    seg/anode_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  6.899    

Slack (MET) :             6.899ns  (required time - arrival time)
  Source:                 seg/anode_timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/anode_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.704ns (26.976%)  route 1.906ns (73.024%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.723     5.326    seg/CLK100MHZ_i_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  seg/anode_timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  seg/anode_timer_reg[15]/Q
                         net (fo=2, routed)           0.982     6.764    seg/anode_timer_reg_n_0_[15]
    SLICE_X2Y87          LUT5 (Prop_lut5_I1_O)        0.124     6.888 f  seg/anode_timer[16]_i_2/O
                         net (fo=1, routed)           0.286     7.174    seg/anode_timer[16]_i_2_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I4_O)        0.124     7.298 r  seg/anode_timer[16]_i_1/O
                         net (fo=18, routed)          0.637     7.935    seg/anode_timer[16]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  seg/anode_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.601    15.024    seg/CLK100MHZ_i_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  seg/anode_timer_reg[6]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.429    14.834    seg/anode_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  6.899    

Slack (MET) :             6.899ns  (required time - arrival time)
  Source:                 seg/anode_timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/anode_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.704ns (26.976%)  route 1.906ns (73.024%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.723     5.326    seg/CLK100MHZ_i_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  seg/anode_timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  seg/anode_timer_reg[15]/Q
                         net (fo=2, routed)           0.982     6.764    seg/anode_timer_reg_n_0_[15]
    SLICE_X2Y87          LUT5 (Prop_lut5_I1_O)        0.124     6.888 f  seg/anode_timer[16]_i_2/O
                         net (fo=1, routed)           0.286     7.174    seg/anode_timer[16]_i_2_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I4_O)        0.124     7.298 r  seg/anode_timer[16]_i_1/O
                         net (fo=18, routed)          0.637     7.935    seg/anode_timer[16]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  seg/anode_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.601    15.024    seg/CLK100MHZ_i_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  seg/anode_timer_reg[7]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.429    14.834    seg/anode_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  6.899    

Slack (MET) :             6.899ns  (required time - arrival time)
  Source:                 seg/anode_timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/anode_timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.704ns (26.976%)  route 1.906ns (73.024%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.723     5.326    seg/CLK100MHZ_i_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  seg/anode_timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  seg/anode_timer_reg[15]/Q
                         net (fo=2, routed)           0.982     6.764    seg/anode_timer_reg_n_0_[15]
    SLICE_X2Y87          LUT5 (Prop_lut5_I1_O)        0.124     6.888 f  seg/anode_timer[16]_i_2/O
                         net (fo=1, routed)           0.286     7.174    seg/anode_timer[16]_i_2_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I4_O)        0.124     7.298 r  seg/anode_timer[16]_i_1/O
                         net (fo=18, routed)          0.637     7.935    seg/anode_timer[16]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  seg/anode_timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.601    15.024    seg/CLK100MHZ_i_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  seg/anode_timer_reg[8]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.429    14.834    seg/anode_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  6.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 clkgen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/clk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.199%)  route 0.104ns (35.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.564     1.483    clkgen/CLK100MHZ_i_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clkgen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clkgen/counter_reg[4]/Q
                         net (fo=5, routed)           0.104     1.728    clkgen/counter[4]
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.045     1.773 r  clkgen/clk_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.773    clkgen/clk_reg_i_1__0_n_0
    SLICE_X52Y96         FDRE                                         r  clkgen/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.834     1.999    clkgen/CLK100MHZ_i_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clkgen/clk_reg_reg/C
                         clock pessimism             -0.502     1.496    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091     1.587    clkgen/clk_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 clkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.451%)  route 0.156ns (45.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.564     1.483    clkgen/CLK100MHZ_i_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clkgen/counter_reg[0]/Q
                         net (fo=9, routed)           0.156     1.780    clkgen/counter[0]
    SLICE_X53Y95         LUT6 (Prop_lut6_I2_O)        0.045     1.825 r  clkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.825    clkgen/data0[5]
    SLICE_X53Y95         FDRE                                         r  clkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.834     1.999    clkgen/CLK100MHZ_i_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  clkgen/counter_reg[5]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.092     1.591    clkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 seg/anode_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/anode_timer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.601     1.520    seg/CLK100MHZ_i_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  seg/anode_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 f  seg/anode_timer_reg[0]/Q
                         net (fo=3, routed)           0.175     1.860    seg/anode_timer_reg_n_0_[0]
    SLICE_X2Y87          LUT1 (Prop_lut1_I0_O)        0.043     1.903 r  seg/anode_timer[0]_i_1/O
                         net (fo=1, routed)           0.000     1.903    seg/anode_timer[0]
    SLICE_X2Y87          FDRE                                         r  seg/anode_timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.873     2.038    seg/CLK100MHZ_i_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  seg/anode_timer_reg[0]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.133     1.653    seg/anode_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 clkgen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.564     1.483    clkgen/CLK100MHZ_i_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clkgen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clkgen/counter_reg[6]/Q
                         net (fo=4, routed)           0.179     1.804    clkgen/counter[6]
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.042     1.846 r  clkgen/counter[7]_i_2/O
                         net (fo=1, routed)           0.000     1.846    clkgen/data0[7]
    SLICE_X53Y96         FDRE                                         r  clkgen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.834     1.999    clkgen/CLK100MHZ_i_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clkgen/counter_reg[7]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.107     1.590    clkgen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 clkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.189ns (51.625%)  route 0.177ns (48.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.564     1.483    clkgen/CLK100MHZ_i_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  clkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clkgen/counter_reg[1]/Q
                         net (fo=8, routed)           0.177     1.801    clkgen/counter[1]
    SLICE_X53Y95         LUT4 (Prop_lut4_I0_O)        0.048     1.849 r  clkgen/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.849    clkgen/data0[3]
    SLICE_X53Y95         FDRE                                         r  clkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.834     1.999    clkgen/CLK100MHZ_i_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  clkgen/counter_reg[3]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.107     1.590    clkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 seg/anode_timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/anode_timer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.601     1.520    seg/CLK100MHZ_i_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  seg/anode_timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  seg/anode_timer_reg[8]/Q
                         net (fo=2, routed)           0.117     1.778    seg/anode_timer_reg_n_0_[8]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  seg/anode_timer0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.886    seg/data0[8]
    SLICE_X3Y87          FDRE                                         r  seg/anode_timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.873     2.038    seg/CLK100MHZ_i_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  seg/anode_timer_reg[8]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    seg/anode_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 seg/anode_timer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/anode_timer_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.602     1.521    seg/CLK100MHZ_i_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  seg/anode_timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  seg/anode_timer_reg[16]/Q
                         net (fo=2, routed)           0.118     1.780    seg/anode_timer_reg_n_0_[16]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  seg/anode_timer0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.888    seg/data0[16]
    SLICE_X3Y89          FDRE                                         r  seg/anode_timer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.040    seg/CLK100MHZ_i_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  seg/anode_timer_reg[16]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    seg/anode_timer_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 seg/anode_timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/anode_timer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.602     1.521    seg/CLK100MHZ_i_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  seg/anode_timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  seg/anode_timer_reg[12]/Q
                         net (fo=2, routed)           0.120     1.783    seg/anode_timer_reg_n_0_[12]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  seg/anode_timer0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.891    seg/data0[12]
    SLICE_X3Y88          FDRE                                         r  seg/anode_timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.040    seg/CLK100MHZ_i_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  seg/anode_timer_reg[12]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    seg/anode_timer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 seg/anode_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/anode_timer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.600     1.519    seg/CLK100MHZ_i_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  seg/anode_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  seg/anode_timer_reg[4]/Q
                         net (fo=2, routed)           0.120     1.781    seg/anode_timer_reg_n_0_[4]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  seg/anode_timer0_carry/O[3]
                         net (fo=1, routed)           0.000     1.889    seg/data0[4]
    SLICE_X3Y86          FDRE                                         r  seg/anode_timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    seg/CLK100MHZ_i_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  seg/anode_timer_reg[4]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.105     1.624    seg/anode_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg/anode_timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/anode_timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.601     1.520    seg/CLK100MHZ_i_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  seg/anode_timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  seg/anode_timer_reg[5]/Q
                         net (fo=2, routed)           0.114     1.775    seg/anode_timer_reg_n_0_[5]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.890 r  seg/anode_timer0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.890    seg/data0[5]
    SLICE_X3Y87          FDRE                                         r  seg/anode_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.873     2.038    seg/CLK100MHZ_i_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  seg/anode_timer_reg[5]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    seg/anode_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clkgen/clk_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    clkgen/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    clkgen/counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     seg/anode_select_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     seg/anode_select_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y87     seg/anode_timer_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     seg/anode_timer_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     seg/anode_timer_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     seg/anode_timer_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkgen/clk_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clkgen/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clkgen/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     seg/anode_timer_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     seg/anode_timer_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     seg/anode_timer_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     seg/anode_timer_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clkgen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    clkgen/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    clkgen/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkgen/clk_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkgen/clk_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clkgen/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clkgen/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clkgen/counter_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clkgen/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     seg/anode_select_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     seg/anode_select_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     seg/anode_timer_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     seg/anode_timer_reg[0]/C



