30
25
{{ "SR-M1_1/4", "TRUE", 1, 0 },
{ "SR-M1_2/8", "SR-M1_1/4", 1, 0 },
{ "In-M1_2/9", "SR-M1_2/8^SR-M1_1/4", 20, 0 },
{ "SR-M1_2/14", "SR-M1_1/4", 1, 0 },
{ "Out-M1_2/15", "SR-M1_2/14^SR-M1_1/4", 20, 0 },
{ "SR-M1_2/20", "SR-M1_1/4", 1, 0 },
{ "SC-M1_2/21", "SR-M1_2/20^SR-M1_1/4", 20, 0 },
{ "SR-M1_2/26", "SR-M1_1/4", 1, 0 },
{ "SC-M1_2/27", "SR-M1_2/26^SR-M1_1/4", 20, 0 },
{ "SR-M1_2/32", "SR-M1_1/4", 1, 0 },
{ "SC-M1_2/33", "SR-M1_2/32^SR-M1_1/4", 20, 0 },
{ "SR-M2_1/39", "TRUE", 1, 0 },
{ "SR-M2_2/43", "SR-M2_1/39", 1, 0 },
{ "In-M2_2/44", "SR-M2_2/43^SR-M2_1/39", 20, 0 },
{ "SR-M2_2/49", "SR-M2_1/39", 1, 0 },
{ "Out-M2_2/50", "SR-M2_2/49^SR-M2_1/39", 20, 0 },
{ "SR-M2_2/55", "SR-M2_1/39", 1, 0 },
{ "SC-M2_2/56", "SR-M2_2/55^SR-M2_1/39", 20, 0 },
{ "SR-M2_2/61", "SR-M2_1/39", 1, 0 },
{ "SC-M2_2/62", "SR-M2_2/61^SR-M2_1/39", 20, 0 },
{ "SR-M2_2/67", "SR-M2_1/39", 1, 0 },
{ "SC-M2_2/68", "SR-M2_2/67^SR-M2_1/39", 20, 0 },
{ "SR-M3_1/74", "TRUE", 1, 0 },
{ "SR-M3_2/78", "SR-M3_1/74", 1, 0 },
{ "In-M3_2/79", "SR-M3_2/78^SR-M3_1/74", 20, 0 },
{ "SR-M3_2/84", "SR-M3_1/74", 1, 0 },
{ "Out-M3_2/85", "SR-M3_2/84^SR-M3_1/74", 20, 0 },
{ "SR-M3_2/90", "SR-M3_1/74", 1, 0 },
{ "SC-M3_2/91", "SR-M3_2/90^SR-M3_1/74", 20, 0 },
{ "SR-M3_2/96", "SR-M3_1/74", 1, 0 },
{ "SC-M3_2/97", "SR-M3_2/96^SR-M3_1/74", 20, 0 },
{ "SR-M3_2/102", "SR-M3_1/74", 1, 0 },
{ "SC-M3_2/103", "SR-M3_2/102^SR-M3_1/74", 20, 0 },
{ "SR-M4_1/109", "TRUE", 1, 0 },
{ "SR-M4_2/113", "SR-M4_1/109", 1, 0 },
{ "In-M4_2/114", "SR-M4_2/113^SR-M4_1/109", 20, 0 },
{ "SR-M4_2/119", "SR-M4_1/109", 1, 0 },
{ "Out-M4_2/120", "SR-M4_2/119^SR-M4_1/109", 20, 0 },
{ "SR-M4_2/125", "SR-M4_1/109", 1, 0 },
{ "SC-M4_2/126", "SR-M4_2/125^SR-M4_1/109", 20, 0 },
{ "SR-M4_2/131", "SR-M4_1/109", 1, 0 },
{ "SC-M4_2/132", "SR-M4_2/131^SR-M4_1/109", 20, 0 },
{ "SR-M4_2/137", "SR-M4_1/109", 1, 0 },
{ "SC-M4_2/138", "SR-M4_2/137^SR-M4_1/109", 20, 0 },
{ "SR-M5_1/144", "TRUE", 1, 0 },
{ "SR-M5_2/148", "SR-M5_1/144", 1, 0 },
{ "In-M5_2/149", "SR-M5_2/148^SR-M5_1/144", 20, 0 },
{ "SR-M5_2/154", "SR-M5_1/144", 1, 0 },
{ "Out-M5_2/155", "SR-M5_2/154^SR-M5_1/144", 20, 0 },
{ "SR-M5_2/160", "SR-M5_1/144", 1, 0 },
{ "SC-M5_2/161", "SR-M5_2/160^SR-M5_1/144", 20, 0 },
{ "SR-M5_2/166", "SR-M5_1/144", 1, 0 },
{ "SC-M5_2/167", "SR-M5_2/166^SR-M5_1/144", 20, 0 },
{ "SR-M5_2/172", "SR-M5_1/144", 1, 0 },
{ "SC-M5_2/173", "SR-M5_2/172^SR-M5_1/144", 20, 0 }};