#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Mar 17 15:41:15 2019
# Process ID: 4532
# Current directory: C:/Users/Kitty/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15128 C:\Users\Kitty\Documents\GitHub\Projet-S4\FPGA_logic\S4_Velocyraptor\FPGA-Logic\FPGA-Logic.xpr
# Log file: C:/Users/Kitty/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic/vivado.log
# Journal file: C:/Users/Kitty/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Kitty/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic/FPGA-Logic.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Kitty/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic/FPGA-Logic.srcs/sources_1/new/Detection_signal.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/Kitty/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic/FPGA-Logic.srcs/sources_1/new/compteur_signal.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Kitty/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic/FPGA-Logic.srcs/sources_1/new/Detection_signal.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/Kitty/Documents/GitHub/Projet-S4/FPGA_logic/S4_Velocyraptor/FPGA-Logic/FPGA-Logic.srcs/sources_1/new/Detection_signal.vhd
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 17 15:42:39 2019...
