#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x561b31ac8c10 .scope module, "blink_tb" "blink_tb" 2 4;
 .timescale -9 -12;
P_0x561b31ac11a0 .param/l "SIM_TIME" 1 2 25, +C4<0000000000000000000000000000000000000101111101011110000100000000>;
P_0x561b31ac11e0 .param/l "SIM_TIME_MS" 1 2 24, +C4<00000000000000000000000001100100>;
v0x561b31ae93d0_0 .var "clk", 0 0;
v0x561b31ae94e0_0 .net "nLED_RED", 0 0, L_0x561b31abe3e0;  1 drivers
S_0x561b31ac8d90 .scope module, "inst_top" "top" 2 15, 3 4 0, S_0x561b31ac8c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "nLED_RED"
    .port_info 2 /OUTPUT 1 "UART_RX"
    .port_info 3 /OUTPUT 1 "UART_TX"
L_0x561b31abe3e0 .functor BUFZ 1, v0x561b31ae8bf0_0, C4<0>, C4<0>, C4<0>;
L_0x7fa4516ec0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561b31ae8fc0_0 .net "UART_RX", 0 0, L_0x7fa4516ec0a8;  1 drivers
L_0x7fa4516ec0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561b31ae90a0_0 .net "UART_TX", 0 0, L_0x7fa4516ec0f0;  1 drivers
v0x561b31ae9160_0 .net "clk", 0 0, v0x561b31ae93d0_0;  1 drivers
v0x561b31ae9200_0 .net "dividedClk", 0 0, v0x561b31ae8bf0_0;  1 drivers
v0x561b31ae92a0_0 .net "nLED_RED", 0 0, L_0x561b31abe3e0;  alias, 1 drivers
S_0x561b31ac8f10 .scope module, "inst_clockDividerHz" "clockDividerHertz" 3 15, 4 3 0, S_0x561b31ac8d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 1 "dividedClk"
    .port_info 4 /OUTPUT 1 "dividedPulse"
P_0x561b31ac9090 .param/l "CLK_FREQ" 1 4 13, C4<00000000101101110001101100000000>;
P_0x561b31ac90d0 .param/l "FREQUENCY" 0 4 4, +C4<00000000000000000000000000001111>;
P_0x561b31ac9110 .param/l "THRESHOLD" 1 4 14, C4<00000000000011000011010100000000>;
v0x561b31ac3f50_0 .net "clk", 0 0, v0x561b31ae93d0_0;  alias, 1 drivers
v0x561b31ae8b10_0 .var "counter", 31 0;
v0x561b31ae8bf0_0 .var "dividedClk", 0 0;
v0x561b31ae8c90_0 .var "dividedPulse", 0 0;
L_0x7fa4516ec060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b31ae8d50_0 .net "enable", 0 0, L_0x7fa4516ec060;  1 drivers
L_0x7fa4516ec018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561b31ae8e60_0 .net "rst", 0 0, L_0x7fa4516ec018;  1 drivers
E_0x561b31abd210 .event posedge, v0x561b31ac3f50_0;
    .scope S_0x561b31ac8f10;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b31ae8bf0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x561b31ac8f10;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b31ae8c90_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x561b31ac8f10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b31ae8b10_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x561b31ac8f10;
T_3 ;
    %wait E_0x561b31abd210;
    %load/vec4 v0x561b31ae8e60_0;
    %pushi/vec4 799999, 0, 32;
    %load/vec4 v0x561b31ae8b10_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b31ae8b10_0, 0;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x561b31ae8bf0_0;
    %pad/u 2;
    %inv;
    %and;
    %pad/u 1;
    %assign/vec4 v0x561b31ae8c90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x561b31ae8d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x561b31ae8b10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561b31ae8b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b31ae8c90_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x561b31ac8f10;
T_4 ;
    %wait E_0x561b31abd210;
    %load/vec4 v0x561b31ae8e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b31ae8bf0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 799999, 0, 32;
    %load/vec4 v0x561b31ae8b10_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.2, 5;
    %load/vec4 v0x561b31ae8bf0_0;
    %inv;
    %assign/vec4 v0x561b31ae8bf0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x561b31ac8c10;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b31ae93d0_0, 0, 1;
T_5.0 ;
    %delay 42000, 0;
    %load/vec4 v0x561b31ae93d0_0;
    %inv;
    %store/vec4 v0x561b31ae93d0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x561b31ac8c10;
T_6 ;
    %vpi_call 2 19 "$dumpfile", "blink_tb.lxt" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x561b31ac8c10 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x561b31ac8c10;
T_7 ;
    %vpi_call 2 27 "$display", "Simulation Started" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 29 "$display", "10%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 31 "$display", "20%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 33 "$display", "30%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 35 "$display", "40%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 37 "$display", "50%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 39 "$display", "60%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 41 "$display", "70%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 43 "$display", "80%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 45 "$display", "90%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 47 "$display", "Finished" {0 0 0};
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "blink_tb.v";
    "./blink.v";
    "./../src/clockDividerHertz.v";
