synthesis:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Fri May 30 20:31:37 2025


Command Line:  synthesis -f fsm_impl1_lattice.synproj -gui 

Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA256.
The -d option is LFE5U-45F.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-45F

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = detector_sequencia_110.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.14/ispfpga/sa5p00/data (searchpath added)
-p D:/RTL_FPGA/SD2/VERILOG/aula9-fsm/impl1 (searchpath added)
-p D:/RTL_FPGA/SD2/VERILOG/aula9-fsm (searchpath added)
VHDL library = work
VHDL design file = D:/RTL_FPGA/SD2/VERILOG/aula9-fsm/detector_seq.vhd
NGD file = fsm_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/RTL_FPGA/SD2/VERILOG/aula9-fsm/impl1". VHDL-1504
Analyzing VHDL file d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd. VHDL-1481
INFO - synthesis: d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd(4): analyzing entity detector_sequencia_110. VHDL-1012
INFO - synthesis: d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd(11): analyzing architecture behavioral. VHDL-1010
unit detector_sequencia_110 is not yet analyzed. VHDL-1485
unit detector_sequencia_110 is not yet analyzed. VHDL-1485
d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd(4): executing detector_sequencia_110(behavioral)

WARNING - synthesis: d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd(32): car should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd(44): cnt should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd(45): cnt should be on the sensitivity list of the process. VHDL-1251
INFO - synthesis: d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd(57): others clause is never selected. VHDL-1172
WARNING - synthesis: d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd(60): incomplete sensitivity list specified, assuming completeness. VHDL-1613
WARNING - synthesis: d:/rtl_fpga/sd2/verilog/aula9-fsm/detector_seq.vhd(9): replacing existing netlist detector_sequencia_110(behavioral). VHDL-1205
Top module name (VHDL): detector_sequencia_110
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Top-level module name = detector_sequencia_110.
WARNING - synthesis: Initial value found on net next_state[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net next_state[0] will be ignored due to unrecognized driver type
WARNING - synthesis: I/O Port S1 's net has no driver and is unused.
WARNING - synthesis: I/O Port S0 's net has no driver and is unused.



WARNING - synthesis: I/O Port S1 's net has no driver and is unused.
WARNING - synthesis: I/O Port S0 's net has no driver and is unused.
GSR instance connected to net n691.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: Mapping latch cnt_31__I_0_i1 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch cnt_31__I_0_i2 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch cnt_31__I_0_i3 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch cnt_31__I_0_i4 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch cnt_31__I_0_i5 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch cnt_31__I_0_i6 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch cnt_31__I_0_i7 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch cnt_31__I_0_i8 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch cnt_31__I_0_i9 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch cnt_31__I_0_i10 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch cnt_31__I_0_i11 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch cnt_31__I_0_i12 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch cnt_31__I_0_i13 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch cnt_31__I_0_i14 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch cnt_31__I_0_i15 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch cnt_31__I_0_i16 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch cnt_31__I_0_i17 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch cnt_31__I_0_i18 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch cnt_31__I_0_i19 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch cnt_31__I_0_i20 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch cnt_31__I_0_i21 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch cnt_31__I_0_i22 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch cnt_31__I_0_i23 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch cnt_31__I_0_i24 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch cnt_31__I_0_i25 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch cnt_31__I_0_i26 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch cnt_31__I_0_i27 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch cnt_31__I_0_i28 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch cnt_31__I_0_i29 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch cnt_31__I_0_i30 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch cnt_31__I_0_i31 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: Mapping latch cnt_31__I_0_i32 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in detector_sequencia_110_drc.log.
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'S1' has no load.
WARNING - synthesis: input pad net 'S1' has no legal load.
WARNING - synthesis: logical net 'S0' has no load.
WARNING - synthesis: input pad net 'S0' has no legal load.
WARNING - synthesis: DRC complete with 4 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file fsm_impl1.ngd.

################### Begin Area Report (detector_sequencia_110)######################
Number of register bits => 2 of 44439 (0 % )
CCU2C => 33
FD1S3AX => 1
FD1S3IX => 1
GSR => 1
IB => 3
LUT4 => 51
OB => 2
PFUMX => 2
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_c, loads : 2
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : next_state_1_N_1_0, loads : 35
  Net : Y_c_1, loads : 34
  Net : current_state_0, loads : 34
  Net : cnt_31__N_69, loads : 17
  Net : cnt_31, loads : 3
  Net : cnt_30, loads : 3
  Net : cnt_29, loads : 3
  Net : cnt_28, loads : 3
  Net : cnt_27, loads : 3
  Net : cnt_26, loads : 3
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |  200.000 MHz|  108.519 MHz|    11 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 108.195  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.906  secs
--------------------------------------------------------------
