{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1722188339725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1722188339727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 28 14:38:59 2024 " "Processing started: Sun Jul 28 14:38:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1722188339727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1722188339727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map vend -c vend --generate_functional_sim_netlist " "Command: quartus_map vend -c vend --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1722188339728 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1722188339869 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vend.vhd 2 1 " "Using design file vend.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vend-behav " "Found design unit 1: vend-behav" {  } { { "vend.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/vend.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722188340284 ""} { "Info" "ISGN_ENTITY_NAME" "1 vend " "Found entity 1: vend" {  } { { "vend.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/vend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722188340284 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1722188340284 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vend " "Elaborating entity \"vend\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1722188340290 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sel_out vend.vhd(10) " "VHDL Signal Declaration warning at vend.vhd(10): used explicit default value for signal \"sel_out\" because signal was never assigned a value" {  } { { "vend.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/vend.vhd" 10 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1722188340294 "|vend"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dbg vend.vhd(12) " "VHDL Signal Declaration warning at vend.vhd(12): used implicit default value for signal \"dbg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vend.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/vend.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1722188340294 "|vend"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_s vend.vhd(56) " "Verilog HDL or VHDL warning at vend.vhd(56): object \"dbg_s\" assigned a value but never read" {  } { { "vend.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/vend.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1722188340294 "|vend"}
{ "Warning" "WSGN_SEARCH_FILE" "reg3.vhd 4 2 " "Using design file reg3.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-behavioral " "Found design unit 1: flipflop-behavioral" {  } { { "reg3.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/reg3.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722188340309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg3-structural " "Found design unit 2: reg3-structural" {  } { { "reg3.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/reg3.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722188340309 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "reg3.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/reg3.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722188340309 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg3 " "Found entity 2: reg3" {  } { { "reg3.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/reg3.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722188340309 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1722188340309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg3 reg3:r0 " "Elaborating entity \"reg3\" for hierarchy \"reg3:r0\"" {  } { { "vend.vhd" "r0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/vend.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722188340311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop reg3:r0\|flipflop:ff0 " "Elaborating entity \"flipflop\" for hierarchy \"reg3:r0\|flipflop:ff0\"" {  } { { "reg3.vhd" "ff0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/reg3.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722188340315 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load reg3.vhd(18) " "VHDL Process Statement warning at reg3.vhd(18): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg3.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/reg3.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1722188340315 "|vend|reg3:r0|flipflop:ff0"}
{ "Warning" "WSGN_SEARCH_FILE" "comb.vhd 2 1 " "Using design file comb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comb-hardware " "Found design unit 1: comb-hardware" {  } { { "comb.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/comb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722188340321 ""} { "Info" "ISGN_ENTITY_NAME" "1 comb " "Found entity 1: comb" {  } { { "comb.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/comb.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722188340321 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1722188340321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comb comb:cb " "Elaborating entity \"comb\" for hierarchy \"comb:cb\"" {  } { { "vend.vhd" "cb" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/vend.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722188340322 ""}
{ "Warning" "WSGN_SEARCH_FILE" "datapath.vhd 2 1 " "Using design file datapath.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-hardware " "Found design unit 1: datapath-hardware" {  } { { "datapath.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/datapath.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722188340327 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/datapath.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722188340327 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1722188340327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "vend.vhd" "dp" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/vend.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722188340328 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dbg datapath.vhd(18) " "VHDL Signal Declaration warning at datapath.vhd(18): used implicit default value for signal \"dbg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/datapath.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1722188340328 "|vend|datapath:dp"}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux regfile.vhd " "Entity \"mux\" obtained from \"regfile.vhd\" instead of from Quartus II megafunction library" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 72 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1722188340335 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.vhd 10 5 " "Using design file regfile.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regist-structural " "Found design unit 1: regist-structural" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722188340335 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 decoder3x8-structural " "Found design unit 2: decoder3x8-structural" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722188340335 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 threestate-hardware " "Found design unit 3: threestate-hardware" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722188340335 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 mux-hardware " "Found design unit 4: mux-hardware" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722188340335 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 regfile-registerfile " "Found design unit 5: regfile-registerfile" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722188340335 ""} { "Info" "ISGN_ENTITY_NAME" "1 regist " "Found entity 1: regist" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722188340335 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder3x8 " "Found entity 2: decoder3x8" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722188340335 ""} { "Info" "ISGN_ENTITY_NAME" "3 threestate " "Found entity 3: threestate" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722188340335 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux " "Found entity 4: mux" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722188340335 ""} { "Info" "ISGN_ENTITY_NAME" "5 regfile " "Found entity 5: regfile" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722188340335 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1722188340335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:dp\|regfile:pe0 " "Elaborating entity \"regfile\" for hierarchy \"datapath:dp\|regfile:pe0\"" {  } { { "datapath.vhd" "pe0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/datapath.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722188340337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 datapath:dp\|regfile:pe0\|decoder3x8:d0 " "Elaborating entity \"decoder3x8\" for hierarchy \"datapath:dp\|regfile:pe0\|decoder3x8:d0\"" {  } { { "regfile.vhd" "d0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722188340344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regist datapath:dp\|regfile:pe0\|regist:r0 " "Elaborating entity \"regist\" for hierarchy \"datapath:dp\|regfile:pe0\|regist:r0\"" {  } { { "regfile.vhd" "r0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722188340346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threestate datapath:dp\|regfile:pe0\|threestate:t0 " "Elaborating entity \"threestate\" for hierarchy \"datapath:dp\|regfile:pe0\|threestate:t0\"" {  } { { "regfile.vhd" "t0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722188340365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux datapath:dp\|regfile:pe0\|mux:m " "Elaborating entity \"mux\" for hierarchy \"datapath:dp\|regfile:pe0\|mux:m\"" {  } { { "regfile.vhd" "m" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722188340370 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comparator.vhd 4 2 " "Using design file comparator.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare-behav " "Found design unit 1: compare-behav" {  } { { "comparator.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/comparator.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722188340375 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 comparator-hardware " "Found design unit 2: comparator-hardware" {  } { { "comparator.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/comparator.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722188340375 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "comparator.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/comparator.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722188340375 ""} { "Info" "ISGN_ENTITY_NAME" "2 comparator " "Found entity 2: comparator" {  } { { "comparator.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/comparator.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722188340375 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1722188340375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator datapath:dp\|comparator:pe1 " "Elaborating entity \"comparator\" for hierarchy \"datapath:dp\|comparator:pe1\"" {  } { { "datapath.vhd" "pe1" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/datapath.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722188340376 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "init_eq comparator.vhd(32) " "VHDL Signal Declaration warning at comparator.vhd(32): used explicit default value for signal \"init_eq\" because signal was never assigned a value" {  } { { "comparator.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/comparator.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1722188340376 "|vend|datapath:dp|comparator:pe1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "init_gt comparator.vhd(33) " "VHDL Signal Declaration warning at comparator.vhd(33): used explicit default value for signal \"init_gt\" because signal was never assigned a value" {  } { { "comparator.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/comparator.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1722188340376 "|vend|datapath:dp|comparator:pe1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare datapath:dp\|comparator:pe1\|compare:c3 " "Elaborating entity \"compare\" for hierarchy \"datapath:dp\|comparator:pe1\|compare:c3\"" {  } { { "comparator.vhd" "c3" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/comparator.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722188340378 ""}
{ "Warning" "WSGN_SEARCH_FILE" "subtractor.vhd 4 2 " "Using design file subtractor.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtract-behav " "Found design unit 1: subtract-behav" {  } { { "subtractor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/subtractor.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722188340383 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 subtractor-hardware " "Found design unit 2: subtractor-hardware" {  } { { "subtractor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/subtractor.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722188340383 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtract " "Found entity 1: subtract" {  } { { "subtractor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/subtractor.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722188340383 ""} { "Info" "ISGN_ENTITY_NAME" "2 subtractor " "Found entity 2: subtractor" {  } { { "subtractor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/subtractor.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722188340383 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1722188340383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor datapath:dp\|subtractor:pe2 " "Elaborating entity \"subtractor\" for hierarchy \"datapath:dp\|subtractor:pe2\"" {  } { { "datapath.vhd" "pe2" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/datapath.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722188340384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtract datapath:dp\|subtractor:pe2\|subtract:s0 " "Elaborating entity \"subtract\" for hierarchy \"datapath:dp\|subtractor:pe2\|subtract:s0\"" {  } { { "subtractor.vhd" "s0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/subtractor.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722188340386 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.vhd 4 2 " "Using design file adder.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add-behavioral " "Found design unit 1: add-behavioral" {  } { { "adder.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722188340392 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder-hardware " "Found design unit 2: adder-hardware" {  } { { "adder.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/adder.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722188340392 ""} { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "adder.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/adder.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722188340392 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder " "Found entity 2: adder" {  } { { "adder.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/adder.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722188340392 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1722188340392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:dp\|adder:it0 " "Elaborating entity \"adder\" for hierarchy \"datapath:dp\|adder:it0\"" {  } { { "datapath.vhd" "it0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/datapath.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722188340393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add datapath:dp\|adder:it0\|add:s0 " "Elaborating entity \"add\" for hierarchy \"datapath:dp\|adder:it0\|add:s0\"" {  } { { "adder.vhd" "s0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/adder.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722188340395 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "903 " "Peak virtual memory: 903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1722188340532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 28 14:39:00 2024 " "Processing ended: Sun Jul 28 14:39:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1722188340532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1722188340532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1722188340532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1722188340532 ""}
