$date
	Sat Sep 27 11:53:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ic_tb $end
$var wire 1 ! output_7_segment_display1_a_top_5 $end
$var wire 1 " output_7_segment_display1_b_upper_right_6 $end
$var wire 1 # output_7_segment_display1_c_lower_right_8 $end
$var wire 1 $ output_7_segment_display1_d_bottom_4 $end
$var wire 1 % output_7_segment_display1_dp_dot_7 $end
$var wire 1 & output_7_segment_display1_e_lower_left_3 $end
$var wire 1 ' output_7_segment_display1_f_upper_left_2 $end
$var wire 1 ( output_7_segment_display1_g_middle_1 $end
$var wire 1 ) output_7_segment_display2_a_top_13 $end
$var wire 1 * output_7_segment_display2_b_upper_right_14 $end
$var wire 1 + output_7_segment_display2_c_lower_right_16 $end
$var wire 1 , output_7_segment_display2_d_bottom_12 $end
$var wire 1 - output_7_segment_display2_dp_dot_15 $end
$var wire 1 . output_7_segment_display2_e_lower_left_11 $end
$var wire 1 / output_7_segment_display2_f_upper_left_10 $end
$var wire 1 0 output_7_segment_display2_g_middle_9 $end
$var wire 1 1 output_7_segment_display3_a_top_21 $end
$var wire 1 2 output_7_segment_display3_b_upper_right_22 $end
$var wire 1 3 output_7_segment_display3_c_lower_right_24 $end
$var wire 1 4 output_7_segment_display3_d_bottom_20 $end
$var wire 1 5 output_7_segment_display3_dp_dot_23 $end
$var wire 1 6 output_7_segment_display3_e_lower_left_19 $end
$var wire 1 7 output_7_segment_display3_f_upper_left_18 $end
$var wire 1 8 output_7_segment_display3_g_middle_17 $end
$var wire 1 9 output_led7_0_28 $end
$var wire 1 : output_led6_0_27 $end
$var wire 1 ; output_led5_0_26 $end
$var wire 1 < output_led4_0_25 $end
$var integer 32 = pass_count [31:0] $end
$var integer 32 > test_count [31:0] $end
$scope module dut $end
$var wire 1 ? ic_input_ic_node_516_0 $end
$var wire 1 @ ic_input_ic_node_517_0 $end
$var wire 1 A ic_input_ic_node_518_0 $end
$var wire 1 ! output_7_segment_display1_a_top_5 $end
$var wire 1 " output_7_segment_display1_b_upper_right_6 $end
$var wire 1 # output_7_segment_display1_c_lower_right_8 $end
$var wire 1 $ output_7_segment_display1_d_bottom_4 $end
$var wire 1 % output_7_segment_display1_dp_dot_7 $end
$var wire 1 & output_7_segment_display1_e_lower_left_3 $end
$var wire 1 ' output_7_segment_display1_f_upper_left_2 $end
$var wire 1 ( output_7_segment_display1_g_middle_1 $end
$var wire 1 ) output_7_segment_display2_a_top_13 $end
$var wire 1 * output_7_segment_display2_b_upper_right_14 $end
$var wire 1 + output_7_segment_display2_c_lower_right_16 $end
$var wire 1 , output_7_segment_display2_d_bottom_12 $end
$var wire 1 - output_7_segment_display2_dp_dot_15 $end
$var wire 1 . output_7_segment_display2_e_lower_left_11 $end
$var wire 1 / output_7_segment_display2_f_upper_left_10 $end
$var wire 1 0 output_7_segment_display2_g_middle_9 $end
$var wire 1 1 output_7_segment_display3_a_top_21 $end
$var wire 1 2 output_7_segment_display3_b_upper_right_22 $end
$var wire 1 3 output_7_segment_display3_c_lower_right_24 $end
$var wire 1 4 output_7_segment_display3_d_bottom_20 $end
$var wire 1 5 output_7_segment_display3_dp_dot_23 $end
$var wire 1 6 output_7_segment_display3_e_lower_left_19 $end
$var wire 1 7 output_7_segment_display3_f_upper_left_18 $end
$var wire 1 8 output_7_segment_display3_g_middle_17 $end
$var wire 1 < output_led4_0_25 $end
$var wire 1 ; output_led5_0_26 $end
$var wire 1 : output_led6_0_27 $end
$var wire 1 9 output_led7_0_28 $end
$var reg 1 B jk_flip_flop_312_0_q $end
$var reg 1 C jk_flip_flop_312_1_q $end
$var reg 1 D jk_flip_flop_313_0_q $end
$var reg 1 E jk_flip_flop_313_1_q $end
$var reg 1 F jk_flip_flop_314_0_q $end
$var reg 1 G jk_flip_flop_314_1_q $end
$var reg 1 H jk_flip_flop_315_0_q $end
$var reg 1 I jk_flip_flop_315_1_q $end
$upscope $end
$scope task test_ic_output $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1I
0H
0G
0F
0E
0D
1C
0B
zA
z@
z?
b0 >
b0 =
z<
z;
z:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#50000
b1 >
#150000
b10 >
b1 =
#250000
b11 >
b10 =
#350000
b11 =
