Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Dec  6 03:52:14 2024
| Host         : Arhan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file home_automation_timing_summary_routed.rpt -pb home_automation_timing_summary_routed.pb -rpx home_automation_timing_summary_routed.rpx -warn_on_violation
| Design       : home_automation
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 currentTemp[2]
                            (input port)
  Destination:            coolerOn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.751ns  (logic 4.218ns (54.415%)  route 3.533ns (45.585%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  currentTemp[2] (IN)
                         net (fo=0)                   0.000     0.000    currentTemp[2]
    V15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 f  currentTemp_IBUF[2]_inst/O
                         net (fo=2, routed)           1.362     2.313    smart_thermostat/currentTemp_IBUF[2]
    SLICE_X0Y9           LUT2 (Prop_lut2_I0_O)        0.124     2.437 r  smart_thermostat/coolerOn_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     2.437    smart_thermostat/coolerOn_OBUF_inst_i_8_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.987 r  smart_thermostat/coolerOn_OBUF_inst_i_1/CO[3]
                         net (fo=1, routed)           2.172     5.158    coolerOn_OBUF
    V14                  OBUF (Prop_obuf_I_O)         2.593     7.751 r  coolerOn_OBUF_inst/O
                         net (fo=0)                   0.000     7.751    coolerOn
    V14                                                               r  coolerOn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motionDetected
                            (input port)
  Destination:            alarm
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.172ns  (logic 3.659ns (51.024%)  route 3.512ns (48.976%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  motionDetected (IN)
                         net (fo=0)                   0.000     0.000    motionDetected
    W19                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  motionDetected_IBUF_inst/O
                         net (fo=2, routed)           1.392     2.329    security_system/motionDetected_IBUF
    SLICE_X0Y15          LUT3 (Prop_lut3_I0_O)        0.124     2.453 r  security_system/alarm/O
                         net (fo=1, routed)           2.120     4.573    alarm_OBUF
    U14                  OBUF (Prop_obuf_I_O)         2.599     7.172 r  alarm_OBUF_inst/O
                         net (fo=0)                   0.000     7.172    alarm
    U14                                                               r  alarm (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scheduleActive
                            (input port)
  Destination:            plugOn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.146ns  (logic 3.660ns (51.223%)  route 3.486ns (48.777%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  scheduleActive (IN)
                         net (fo=0)                   0.000     0.000    scheduleActive
    W18                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  scheduleActive_IBUF_inst/O
                         net (fo=2, routed)           1.566     2.505    smart_plug/scheduleActive_IBUF
    SLICE_X0Y15          LUT3 (Prop_lut3_I2_O)        0.124     2.629 r  smart_plug/plugOn/O
                         net (fo=1, routed)           1.919     4.548    plugOn_OBUF
    W14                  OBUF (Prop_obuf_I_O)         2.598     7.146 r  plugOn_OBUF_inst/O
                         net (fo=0)                   0.000     7.146    plugOn
    W14                                                               r  plugOn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motionDetected
                            (input port)
  Destination:            lightOn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.971ns  (logic 3.668ns (52.612%)  route 3.304ns (47.388%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  motionDetected (IN)
                         net (fo=0)                   0.000     0.000    motionDetected
    W19                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  motionDetected_IBUF_inst/O
                         net (fo=2, routed)           1.385     2.321    smart_lighting/motionDetected_IBUF
    SLICE_X0Y15          LUT3 (Prop_lut3_I0_O)        0.124     2.445 r  smart_lighting/lightOn/O
                         net (fo=1, routed)           1.918     4.364    lightOn_OBUF
    U15                  OBUF (Prop_obuf_I_O)         2.607     6.971 r  lightOn_OBUF_inst/O
                         net (fo=0)                   0.000     6.971    lightOn
    U15                                                               r  lightOn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 webCommand
                            (input port)
  Destination:            deviceControl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.082ns  (logic 3.536ns (58.139%)  route 2.546ns (41.861%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  webCommand (IN)
                         net (fo=0)                   0.000     0.000    webCommand
    V19                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  webCommand_IBUF_inst/O
                         net (fo=1, routed)           2.546     3.485    deviceControl_OBUF
    V13                  OBUF (Prop_obuf_I_O)         2.597     6.082 r  deviceControl_OBUF_inst/O
                         net (fo=0)                   0.000     6.082    deviceControl
    V13                                                               r  deviceControl (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 webCommand
                            (input port)
  Destination:            deviceControl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 1.283ns (67.371%)  route 0.621ns (32.629%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  webCommand (IN)
                         net (fo=0)                   0.000     0.000    webCommand
    V19                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  webCommand_IBUF_inst/O
                         net (fo=1, routed)           0.621     0.789    deviceControl_OBUF
    V13                  OBUF (Prop_obuf_I_O)         1.114     1.904 r  deviceControl_OBUF_inst/O
                         net (fo=0)                   0.000     1.904    deviceControl
    V13                                                               r  deviceControl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manualSwitch
                            (input port)
  Destination:            lightOn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.335ns (62.626%)  route 0.797ns (37.374%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  manualSwitch (IN)
                         net (fo=0)                   0.000     0.000    manualSwitch
    T17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  manualSwitch_IBUF_inst/O
                         net (fo=2, routed)           0.353     0.519    smart_lighting/manualSwitch_IBUF
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.045     0.564 r  smart_lighting/lightOn/O
                         net (fo=1, routed)           0.443     1.007    lightOn_OBUF
    U15                  OBUF (Prop_obuf_I_O)         1.125     2.131 r  lightOn_OBUF_inst/O
                         net (fo=0)                   0.000     2.131    lightOn
    U15                                                               r  lightOn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manualSwitch
                            (input port)
  Destination:            plugOn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.206ns  (logic 1.325ns (60.073%)  route 0.881ns (39.927%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  manualSwitch (IN)
                         net (fo=0)                   0.000     0.000    manualSwitch
    T17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  manualSwitch_IBUF_inst/O
                         net (fo=2, routed)           0.439     0.605    smart_plug/manualSwitch_IBUF
    SLICE_X0Y15          LUT3 (Prop_lut3_I0_O)        0.045     0.650 r  smart_plug/plugOn/O
                         net (fo=1, routed)           0.441     1.091    plugOn_OBUF
    W14                  OBUF (Prop_obuf_I_O)         1.115     2.206 r  plugOn_OBUF_inst/O
                         net (fo=0)                   0.000     2.206    plugOn
    W14                                                               r  plugOn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 doorOpen
                            (input port)
  Destination:            alarm
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.275ns  (logic 1.328ns (58.370%)  route 0.947ns (41.630%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  doorOpen (IN)
                         net (fo=0)                   0.000     0.000    doorOpen
    U17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  doorOpen_IBUF_inst/O
                         net (fo=1, routed)           0.423     0.590    security_system/doorOpen_IBUF
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.045     0.635 r  security_system/alarm/O
                         net (fo=1, routed)           0.524     1.159    alarm_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.116     2.275 r  alarm_OBUF_inst/O
                         net (fo=0)                   0.000     2.275    alarm
    U14                                                               r  alarm (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentTemp[3]
                            (input port)
  Destination:            coolerOn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.365ns  (logic 1.434ns (60.653%)  route 0.931ns (39.347%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  currentTemp[3] (IN)
                         net (fo=0)                   0.000     0.000    currentTemp[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  currentTemp_IBUF[3]_inst/O
                         net (fo=2, routed)           0.396     0.559    smart_thermostat/currentTemp_IBUF[3]
    SLICE_X0Y9           LUT2 (Prop_lut2_I1_O)        0.043     0.602 r  smart_thermostat/coolerOn_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     0.602    smart_thermostat/coolerOn_OBUF_inst_i_4_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.721 r  smart_thermostat/coolerOn_OBUF_inst_i_1/CO[3]
                         net (fo=1, routed)           0.535     1.255    coolerOn_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.110     2.365 r  coolerOn_OBUF_inst/O
                         net (fo=0)                   0.000     2.365    coolerOn
    V14                                                               r  coolerOn (OUT)
  -------------------------------------------------------------------    -------------------





