NDFramePage.OnPageTitleLoaded("File3:mvau_stream_tb_v5.sv","mvau_stream_tb_v5.sv");NDSummary.OnSummaryLoaded("File3:mvau_stream_tb_v5.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Module","Module"],["Signals","Signal"]],[[208,0,3,"Module","Module"],[209,0,4,"<span class=\"Qualifier\">mvau_stream_tb_v2.</span>&#8203;sv (testbench)","mvau_stream_tb_v2.sv"],[210,0,3,"Signals","Signals"],[211,0,5,"aresetn","aresetn"],[212,0,5,"rready","rready"],[213,0,5,"wready","wready"],[214,0,5,"wmem_wready","wmem_wready"],[215,0,5,"in_v","in_v"],[216,0,5,"in_wgt_v","in_wgt_v"],[217,0,5,"weights","weights"],[218,0,5,"in_wgt_packed","in_wgt_packed"],[219,0,5,"in_wgt_um","in_wgt_um"],[220,0,5,"in_mat","in_mat"],[221,0,5,"in_act","in_act"],[222,0,5,"mvau_beh","mvau_beh"],[223,0,5,"out_v","out_v"],[224,0,5,"out","out"],[225,0,5,"out_packed","out_packed"],[226,0,5,"test_count","test_count"],[227,0,5,"latency","latency"],[228,0,5,"sim_start","sim_start"],[229,0,5,"do_comp","do_comp"],[230,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[231,0,0,"CLK_GEN","CLK_GEN"],[232,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[233,0,0,"INP_ACT_MAT_GEN","INP_ACT_MAT_GEN"],[234,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[235,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[236,0,2,"CALC_LATENCY","CALC_LATENCY"],[237,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[238,0,1,"Input Ready","Input_Ready"]]);