{
 "Device" : "GW2A-18C",
 "Files" : [
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/config.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_biu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_clk_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_clk_unit.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_clkgate.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_core.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_cpu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_cpu_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_defines.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_dtcm_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_dtcm_ram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_extend_csr.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_exu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_exu_alu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_exu_alu_bjp.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_exu_alu_csrctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_exu_alu_dpath.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_exu_alu_lsuagu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_exu_alu_muldiv.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_exu_alu_rglr.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_exu_branchslv.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_exu_commit.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_exu_csr.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_exu_decode.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_exu_disp.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_exu_excp.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_exu_longpwbck.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_exu_oitf.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_exu_regfile.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_exu_wbck.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_ifu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_ifu_ifetch.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_ifu_ift2icb.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_ifu_litebpu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_ifu_minidec.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_irq_sync.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_itcm_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_itcm_ram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_lsu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_lsu_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_reset_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_soc_demo.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_soc_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_srams.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_subsys_clint.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_subsys_gfcm.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_subsys_hclkgen.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_subsys_hclkgen_rstsync.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_subsys_main.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_subsys_mems.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_subsys_perips.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_subsys_plic.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_subsys_pll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_subsys_pllclkdiv.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/e203_subsys_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/i2c_master_bit_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/i2c_master_byte_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/i2c_master_defines.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/i2c_master_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_1cyc_sram_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_AsyncResetReg.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_AsyncResetRegVec.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_AsyncResetRegVec_1.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_AsyncResetRegVec_129.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_AsyncResetRegVec_36.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_AsyncResetRegVec_67.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_DeglitchShiftRegister.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_LevelGateway.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_ResetCatchAndSync.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_ResetCatchAndSync_2.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_aon.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_aon_lclkgen_regs.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_aon_porrst.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_aon_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_aon_wrapper.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_clint.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_clint_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_debug_csr.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_debug_module.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_debug_ram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_debug_rom.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_expl_apb_slv.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_expl_axi_slv.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_flash_qspi.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_flash_qspi_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_gnrl_bufs.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_gnrl_dffs.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_gnrl_icbs.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_gnrl_ram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_gnrl_xchecker.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_gpio.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_gpio_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_hclkgen_regs.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_icb1to16_bus.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_icb1to2_bus.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_icb1to8_bus.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_jtag_dtm.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_jtaggpioport.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_mrom.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_mrom_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_otp_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_plic_man.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_plic_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_pmu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_pmu_core.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_pwm16.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_pwm16_core.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_pwm16_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_pwm8.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_pwm8_core.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_pwm8_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_pwmgpioport.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_qspi_1cs.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_qspi_1cs_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_qspi_4cs.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_qspi_4cs_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_qspi_arbiter.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_qspi_fifo.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_qspi_media.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_qspi_media_1.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_qspi_media_2.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_qspi_physical.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_qspi_physical_1.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_qspi_physical_2.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_queue.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_queue_1.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_repeater_6.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_rtc.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_sim_ram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_spi_flashmap.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_spigpioport.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_spigpioport_1.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_spigpioport_2.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_sram_icb_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_tl_repeater_5.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_tlfragmenter_qspi_1.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_tlwidthwidget_qspi.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_uart.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_uart_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_uartgpioport.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_uartrx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_uarttx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/jianglei/work/e203_uart_demo/rtl/core/sirv_wdog.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "/home/jianglei/work/e203_uart_demo/gowin_prj/impl/temp/rtl_parser.result",
 "Top" : "e203_soc_demo",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}