{
  "module_name": "k3-psil-am62a.c",
  "hash_id": "f32341a95cba1c2978a1ac6c131e37e1b7d1f8ece01cb0118bbd264eed5ca1ea",
  "original_prompt": "Ingested from linux-6.6.14/drivers/dma/ti/k3-psil-am62a.c",
  "human_readable_source": "\n \n\n#include <linux/kernel.h>\n\n#include \"k3-psil-priv.h\"\n\n#define PSIL_PDMA_XY_TR(x)\t\t\t\t\t\\\n\t{\t\t\t\t\t\t\t\\\n\t\t.thread_id = x,\t\t\t\t\t\\\n\t\t.ep_config = {\t\t\t\t\t\\\n\t\t\t.ep_type = PSIL_EP_PDMA_XY,\t\t\\\n\t\t\t.mapped_channel_id = -1,\t\t\\\n\t\t\t.default_flow_id = -1,\t\t\t\\\n\t\t},\t\t\t\t\t\t\\\n\t}\n\n#define PSIL_PDMA_XY_PKT(x)\t\t\t\t\t\\\n\t{\t\t\t\t\t\t\t\\\n\t\t.thread_id = x,\t\t\t\t\t\\\n\t\t.ep_config = {\t\t\t\t\t\\\n\t\t\t.ep_type = PSIL_EP_PDMA_XY,\t\t\\\n\t\t\t.mapped_channel_id = -1,\t\t\\\n\t\t\t.default_flow_id = -1,\t\t\t\\\n\t\t\t.pkt_mode = 1,\t\t\t\t\\\n\t\t},\t\t\t\t\t\t\\\n\t}\n\n#define PSIL_ETHERNET(x, ch, flow_base, flow_cnt)\t\t\\\n\t{\t\t\t\t\t\t\t\\\n\t\t.thread_id = x,\t\t\t\t\t\\\n\t\t.ep_config = {\t\t\t\t\t\\\n\t\t\t.ep_type = PSIL_EP_NATIVE,\t\t\\\n\t\t\t.pkt_mode = 1,\t\t\t\t\\\n\t\t\t.needs_epib = 1,\t\t\t\\\n\t\t\t.psd_size = 16,\t\t\t\t\\\n\t\t\t.mapped_channel_id = ch,\t\t\\\n\t\t\t.flow_start = flow_base,\t\t\\\n\t\t\t.flow_num = flow_cnt,\t\t\t\\\n\t\t\t.default_flow_id = flow_base,\t\t\\\n\t\t},\t\t\t\t\t\t\\\n\t}\n\n#define PSIL_SAUL(x, ch, flow_base, flow_cnt, default_flow, tx)\t\\\n\t{\t\t\t\t\t\t\t\\\n\t\t.thread_id = x,\t\t\t\t\t\\\n\t\t.ep_config = {\t\t\t\t\t\\\n\t\t\t.ep_type = PSIL_EP_NATIVE,\t\t\\\n\t\t\t.pkt_mode = 1,\t\t\t\t\\\n\t\t\t.needs_epib = 1,\t\t\t\\\n\t\t\t.psd_size = 64,\t\t\t\t\\\n\t\t\t.mapped_channel_id = ch,\t\t\\\n\t\t\t.flow_start = flow_base,\t\t\\\n\t\t\t.flow_num = flow_cnt,\t\t\t\\\n\t\t\t.default_flow_id = default_flow,\t\\\n\t\t\t.notdpkt = tx,\t\t\t\t\\\n\t\t},\t\t\t\t\t\t\\\n\t}\n\n#define PSIL_PDMA_MCASP(x)\t\t\t\t\\\n\t{\t\t\t\t\t\t\\\n\t\t.thread_id = x,\t\t\t\t\\\n\t\t.ep_config = {\t\t\t\t\\\n\t\t\t.ep_type = PSIL_EP_PDMA_XY,\t\\\n\t\t\t.pdma_acc32 = 1,\t\t\\\n\t\t\t.pdma_burst = 1,\t\t\\\n\t\t},\t\t\t\t\t\\\n\t}\n\n#define PSIL_CSI2RX(x)\t\t\t\t\t\\\n\t{\t\t\t\t\t\t\\\n\t\t.thread_id = x,\t\t\t\t\\\n\t\t.ep_config = {\t\t\t\t\\\n\t\t\t.ep_type = PSIL_EP_NATIVE,\t\\\n\t\t},\t\t\t\t\t\\\n\t}\n\n \nstatic struct psil_ep am62a_src_ep_map[] = {\n\t \n\tPSIL_SAUL(0x7504, 20, 35, 8, 35, 0),\n\tPSIL_SAUL(0x7505, 21, 35, 8, 36, 0),\n\tPSIL_SAUL(0x7506, 22, 43, 8, 43, 0),\n\tPSIL_SAUL(0x7507, 23, 43, 8, 44, 0),\n\t \n\tPSIL_PDMA_XY_PKT(0x4300),\n\tPSIL_PDMA_XY_PKT(0x4301),\n\tPSIL_PDMA_XY_PKT(0x4302),\n\tPSIL_PDMA_XY_PKT(0x4303),\n\tPSIL_PDMA_XY_PKT(0x4304),\n\tPSIL_PDMA_XY_PKT(0x4305),\n\tPSIL_PDMA_XY_PKT(0x4306),\n\tPSIL_PDMA_XY_PKT(0x4307),\n\tPSIL_PDMA_XY_PKT(0x4308),\n\tPSIL_PDMA_XY_PKT(0x4309),\n\tPSIL_PDMA_XY_PKT(0x430a),\n\tPSIL_PDMA_XY_PKT(0x430b),\n\t \n\tPSIL_PDMA_XY_PKT(0x4400),\n\tPSIL_PDMA_XY_PKT(0x4401),\n\tPSIL_PDMA_XY_PKT(0x4402),\n\tPSIL_PDMA_XY_PKT(0x4403),\n\tPSIL_PDMA_XY_PKT(0x4404),\n\tPSIL_PDMA_XY_PKT(0x4405),\n\tPSIL_PDMA_XY_PKT(0x4406),\n\t \n\tPSIL_PDMA_MCASP(0x4500),\n\tPSIL_PDMA_MCASP(0x4501),\n\tPSIL_PDMA_MCASP(0x4502),\n\t \n\tPSIL_ETHERNET(0x4600, 19, 19, 16),\n\t \n\tPSIL_CSI2RX(0x5000),\n\tPSIL_CSI2RX(0x5001),\n\tPSIL_CSI2RX(0x5002),\n\tPSIL_CSI2RX(0x5003),\n\tPSIL_CSI2RX(0x5004),\n\tPSIL_CSI2RX(0x5005),\n\tPSIL_CSI2RX(0x5006),\n\tPSIL_CSI2RX(0x5007),\n\tPSIL_CSI2RX(0x5008),\n\tPSIL_CSI2RX(0x5009),\n\tPSIL_CSI2RX(0x500a),\n\tPSIL_CSI2RX(0x500b),\n\tPSIL_CSI2RX(0x500c),\n\tPSIL_CSI2RX(0x500d),\n\tPSIL_CSI2RX(0x500e),\n\tPSIL_CSI2RX(0x500f),\n\tPSIL_CSI2RX(0x5010),\n\tPSIL_CSI2RX(0x5011),\n\tPSIL_CSI2RX(0x5012),\n\tPSIL_CSI2RX(0x5013),\n\tPSIL_CSI2RX(0x5014),\n\tPSIL_CSI2RX(0x5015),\n\tPSIL_CSI2RX(0x5016),\n\tPSIL_CSI2RX(0x5017),\n\tPSIL_CSI2RX(0x5018),\n\tPSIL_CSI2RX(0x5019),\n\tPSIL_CSI2RX(0x501a),\n\tPSIL_CSI2RX(0x501b),\n\tPSIL_CSI2RX(0x501c),\n\tPSIL_CSI2RX(0x501d),\n\tPSIL_CSI2RX(0x501e),\n\tPSIL_CSI2RX(0x501f),\n};\n\n \nstatic struct psil_ep am62a_dst_ep_map[] = {\n\t \n\tPSIL_SAUL(0xf500, 27, 83, 8, 83, 1),\n\tPSIL_SAUL(0xf501, 28, 91, 8, 91, 1),\n\t \n\tPSIL_PDMA_XY_PKT(0xc300),\n\tPSIL_PDMA_XY_PKT(0xc301),\n\tPSIL_PDMA_XY_PKT(0xc302),\n\tPSIL_PDMA_XY_PKT(0xc303),\n\tPSIL_PDMA_XY_PKT(0xc304),\n\tPSIL_PDMA_XY_PKT(0xc305),\n\tPSIL_PDMA_XY_PKT(0xc306),\n\tPSIL_PDMA_XY_PKT(0xc307),\n\tPSIL_PDMA_XY_PKT(0xc308),\n\tPSIL_PDMA_XY_PKT(0xc309),\n\tPSIL_PDMA_XY_PKT(0xc30a),\n\tPSIL_PDMA_XY_PKT(0xc30b),\n\t \n\tPSIL_PDMA_XY_PKT(0xc400),\n\tPSIL_PDMA_XY_PKT(0xc401),\n\tPSIL_PDMA_XY_PKT(0xc402),\n\tPSIL_PDMA_XY_PKT(0xc403),\n\tPSIL_PDMA_XY_PKT(0xc404),\n\tPSIL_PDMA_XY_PKT(0xc405),\n\tPSIL_PDMA_XY_PKT(0xc406),\n\t \n\tPSIL_PDMA_MCASP(0xc500),\n\tPSIL_PDMA_MCASP(0xc501),\n\tPSIL_PDMA_MCASP(0xc502),\n\t \n\tPSIL_ETHERNET(0xc600, 19, 19, 8),\n\tPSIL_ETHERNET(0xc601, 20, 27, 8),\n\tPSIL_ETHERNET(0xc602, 21, 35, 8),\n\tPSIL_ETHERNET(0xc603, 22, 43, 8),\n\tPSIL_ETHERNET(0xc604, 23, 51, 8),\n\tPSIL_ETHERNET(0xc605, 24, 59, 8),\n\tPSIL_ETHERNET(0xc606, 25, 67, 8),\n\tPSIL_ETHERNET(0xc607, 26, 75, 8),\n};\n\nstruct psil_ep_map am62a_ep_map = {\n\t.name = \"am62a\",\n\t.src = am62a_src_ep_map,\n\t.src_count = ARRAY_SIZE(am62a_src_ep_map),\n\t.dst = am62a_dst_ep_map,\n\t.dst_count = ARRAY_SIZE(am62a_dst_ep_map),\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}