* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Mar 29 2020 11:31:41

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev  C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top  --package  SG48  --outdir  C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc  --dst_sdc_file  C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc  --devicename  iCE40UP5K  

***** Device Info *****
Chip: iCE40UP5K
Package: SG48
Size: 24 X 30

***** Design Utilization Info *****
Design: top
Used Logic Cell: 394/5280
Used Logic Tile: 92/660
Used IO Cell:    20/96
Used Bram Cell For iCE40: 0/30
Used PLL For iCE40: 1/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_48mhz
Clock Source: GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 BTN_N_c iclk 
Clock Driver: top_pll_inst.top_pll_inst (SB_PLL40_PAD)
Driver Position: (12, 31, 1)
Fanout to FF: 197
Fanout to Tile: 64


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
31|                                                     
30|   1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0   
29|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
28|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
27|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
26|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
25|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
24|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
23|   0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0   
22|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
21|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
20|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
19|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
18|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
17|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
16|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
14|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
13|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
12|   0 0 0 0 0 0 0 0 0 0 0 2 2 0 0 0 0 0 0 0 0 0 0 0   
11|   0 0 0 0 0 0 0 0 0 0 0 2 3 3 7 3 5 8 0 1 0 0 0 0   
10|   0 0 0 0 0 0 0 0 0 0 1 7 3 7 3 7 6 4 0 5 7 0 0 0   
 9|   0 0 0 0 0 0 0 0 0 1 4 8 5 5 4 4 8 5 0 1 8 0 0 0   
 8|   0 0 0 0 0 0 0 0 0 1 5 5 7 3 7 5 7 3 0 0 0 0 0 0   
 7|   0 0 0 0 0 0 0 0 0 1 1 3 5 8 8 5 2 0 0 0 0 0 0 0   
 6|   0 0 0 0 0 0 0 0 0 1 1 3 5 4 6 5 2 1 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 0 0 1 0 6 2 4 7 1 4 2 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 3 2 6 8 6 3 4 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 0 8 8 8 6 1 1 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0 6 8 8 7 1 0 0 1 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0 1 8 8 8 0 1 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 4.28

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     1  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0    
29|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
26|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
25|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
24|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
23|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
22|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
21|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
20|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
18|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
17|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
16|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  2  2  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  2  3  3 16  9 12 14  0  2  0  0  0  0    
10|     0  0  0  0  0  0  0  0  0  0  1 15  9 11  7 15 14 10  0 17 14  0  0  0    
 9|     0  0  0  0  0  0  0  0  0  1  4  8 15 10 12  9 22 10  0  4 16  0  0  0    
 8|     0  0  0  0  0  0  0  0  0  2 11 13 12  3 16 16  9  6  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  1  2  8 12  8  8 14  2  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  1  1  3  5 10  6 15  5  2  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  1  0 11  4 11  7  1  9  6  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  9  5 11 14 13 10  3  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0 22 22 18 16  3  1  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  6 15 17 11  3  0  0  1  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  1 15 16  9  0  1  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 8.51

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     1  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0    
29|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
26|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
25|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
24|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
23|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
22|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
21|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
20|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
18|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
17|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
16|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  2  2  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  2  3  3 20  9 19 30  0  2  0  0  0  0    
10|     0  0  0  0  0  0  0  0  0  0  1 27 12 22  7 23 22 16  0 17 19  0  0  0    
 9|     0  0  0  0  0  0  0  0  0  1  4  8 18 10 15 14 28 18  0  4 22  0  0  0    
 8|     0  0  0  0  0  0  0  0  0  2 14 17 22  3 22 20 24  6  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  1  2 12 20  8  8 20  2  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  1  1  3  5 13  6 20  5  2  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  1  0 17  7 12  7  1 10  6  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  9  5 19 29 21 10 12  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0 30 25 25 18  3  1  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0 14 25 24 18  3  0  0  1  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  1 22 22 20  0  1  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 30
Average number of input pins per logic tile: 11.87

***** Run Time Info *****
Run Time:  0
