#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Dec 12 17:21:58 2023
# Process ID: 22248
# Current directory: C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/auto_create_project
# Command line: vivado.exe -mode batch -source create_project.tcl
# Log file: C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/auto_create_project/vivado.log
# Journal file: C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/auto_create_project\vivado.jou
# Running On: DESKTOP-6MEICMT, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 6, Host memory: 34190 MB
#-----------------------------------------------------------
source create_project.tcl
# set proj_name "mipi_hdmi"
# set tclpath [pwd]
# cd ..
# set projpath [pwd]
# cd ..
# set Vitispath [pwd]
# set bdname "design_1"
# create_project -force $proj_name $projpath/$proj_name -part xc7z035ffg676-2
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#   create_fileset -srcset sources_1
# }
# file mkdir $projpath/$proj_name/$proj_name.srcs/sources_1/ip
# file mkdir $projpath/$proj_name/$proj_name.srcs/sources_1/new
# file mkdir $projpath/$proj_name/$proj_name.srcs/sources_1/bd
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#   create_fileset -constrset constrs_1
# }
# file mkdir $projpath/$proj_name/$proj_name.srcs/constrs_1/new
# if {[string equal [get_filesets -quiet sim_1] ""]} {
#   create_fileset -simset sim_1
# }
# file mkdir $projpath/$proj_name/$proj_name.srcs/sim_1/new
# set_property  ip_repo_paths  $tclpath/my_ip [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/auto_create_project/my_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx2023.1/Vivado/2023.1/data/ip'.
# create_bd_design $bdname
Wrote  : <C:\Users\Administrator\Desktop\1\26_an5641_mipi_hdmi\Vivado\mipi_hdmi\mipi_hdmi.srcs\sources_1\bd\design_1\design_1.bd> 
# update_compile_order -fileset sources_1
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
# open_bd_design $projpath/$proj_name/$proj_name.srcs/sources_1/bd/$bdname/$bdname.bd
# create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
# source $tclpath/ps_config.tcl
## proc set_ps_config {bd_cell_name} {
##   set_property -dict [list \
##     CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {666.666687} \
##     CONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} \
##     CONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} \
##     CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
##     CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.158730} \
##     CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \
##     CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
##     CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \
##     CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {142.857132} \
##     CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {200.000000} \
##     CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \
##     CONFIG.PCW_ACT_I2C_PERIPHERAL_FREQMHZ {50} \
##     CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
##     CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} \
##     CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {100.000000} \
##     CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
##     CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \
##     CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
##     CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
##     CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
##     CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
##     CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
##     CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
##     CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
##     CONFIG.PCW_ACT_TTC_PERIPHERAL_FREQMHZ {50} \
##     CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} \
##     CONFIG.PCW_ACT_USB0_PERIPHERAL_FREQMHZ {60} \
##     CONFIG.PCW_ACT_USB1_PERIPHERAL_FREQMHZ {60} \
##     CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {111.111115} \
##     CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \
##     CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {666.666666} \
##     CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} \
##     CONFIG.PCW_CAN0_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} \
##     CONFIG.PCW_CAN1_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_CAN_PERIPHERAL_FREQMHZ {100} \
##     CONFIG.PCW_CAN_PERIPHERAL_VALID {0} \
##     CONFIG.PCW_CLK0_FREQ {100000000} \
##     CONFIG.PCW_CLK1_FREQ {142857132} \
##     CONFIG.PCW_CLK2_FREQ {200000000} \
##     CONFIG.PCW_CLK3_FREQ {10000000} \
##     CONFIG.PCW_CORE0_FIQ_INTR {0} \
##     CONFIG.PCW_CORE0_IRQ_INTR {0} \
##     CONFIG.PCW_CORE1_FIQ_INTR {0} \
##     CONFIG.PCW_CORE1_IRQ_INTR {0} \
##     CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {800} \
##     CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \
##     CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {33.333333} \
##     CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \
##     CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \
##     CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \
##     CONFIG.PCW_DDR_RAM_BASEADDR {0x00100000} \
##     CONFIG.PCW_DDR_RAM_HIGHADDR {0x3FFFFFFF} \
##     CONFIG.PCW_DM_WIDTH {4} \
##     CONFIG.PCW_DQS_WIDTH {4} \
##     CONFIG.PCW_DQ_WIDTH {32} \
##     CONFIG.PCW_DUAL_PARALLEL_QSPI_DATA_MODE {x8} \
##     CONFIG.PCW_ENET0_BASEADDR {0xE000B000} \
##     CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
##     CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
##     CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \
##     CONFIG.PCW_ENET0_HIGHADDR {0xE000BFFF} \
##     CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
##     CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \
##     CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_ENET_RESET_ENABLE {0} \
##     CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \
##     CONFIG.PCW_EN_4K_TIMER {0} \
##     CONFIG.PCW_EN_CAN0 {0} \
##     CONFIG.PCW_EN_CAN1 {0} \
##     CONFIG.PCW_EN_CLK0_PORT {1} \
##     CONFIG.PCW_EN_CLK1_PORT {1} \
##     CONFIG.PCW_EN_CLK2_PORT {1} \
##     CONFIG.PCW_EN_CLK3_PORT {0} \
##     CONFIG.PCW_EN_CLKTRIG0_PORT {0} \
##     CONFIG.PCW_EN_CLKTRIG1_PORT {0} \
##     CONFIG.PCW_EN_CLKTRIG2_PORT {0} \
##     CONFIG.PCW_EN_CLKTRIG3_PORT {0} \
##     CONFIG.PCW_EN_DDR {1} \
##     CONFIG.PCW_EN_EMIO_CAN0 {0} \
##     CONFIG.PCW_EN_EMIO_CAN1 {0} \
##     CONFIG.PCW_EN_EMIO_CD_SDIO0 {0} \
##     CONFIG.PCW_EN_EMIO_CD_SDIO1 {0} \
##     CONFIG.PCW_EN_EMIO_ENET0 {0} \
##     CONFIG.PCW_EN_EMIO_ENET1 {0} \
##     CONFIG.PCW_EN_EMIO_GPIO {1} \
##     CONFIG.PCW_EN_EMIO_I2C0 {1} \
##     CONFIG.PCW_EN_EMIO_I2C1 {1} \
##     CONFIG.PCW_EN_EMIO_MODEM_UART0 {0} \
##     CONFIG.PCW_EN_EMIO_MODEM_UART1 {0} \
##     CONFIG.PCW_EN_EMIO_PJTAG {0} \
##     CONFIG.PCW_EN_EMIO_SDIO0 {0} \
##     CONFIG.PCW_EN_EMIO_SDIO1 {0} \
##     CONFIG.PCW_EN_EMIO_SPI0 {0} \
##     CONFIG.PCW_EN_EMIO_SPI1 {0} \
##     CONFIG.PCW_EN_EMIO_SRAM_INT {0} \
##     CONFIG.PCW_EN_EMIO_TRACE {0} \
##     CONFIG.PCW_EN_EMIO_TTC0 {0} \
##     CONFIG.PCW_EN_EMIO_TTC1 {0} \
##     CONFIG.PCW_EN_EMIO_UART0 {0} \
##     CONFIG.PCW_EN_EMIO_UART1 {0} \
##     CONFIG.PCW_EN_EMIO_WDT {0} \
##     CONFIG.PCW_EN_EMIO_WP_SDIO0 {0} \
##     CONFIG.PCW_EN_EMIO_WP_SDIO1 {0} \
##     CONFIG.PCW_EN_ENET0 {1} \
##     CONFIG.PCW_EN_ENET1 {0} \
##     CONFIG.PCW_EN_GPIO {1} \
##     CONFIG.PCW_EN_I2C0 {1} \
##     CONFIG.PCW_EN_I2C1 {1} \
##     CONFIG.PCW_EN_MODEM_UART0 {0} \
##     CONFIG.PCW_EN_MODEM_UART1 {0} \
##     CONFIG.PCW_EN_PJTAG {0} \
##     CONFIG.PCW_EN_PTP_ENET0 {0} \
##     CONFIG.PCW_EN_PTP_ENET1 {0} \
##     CONFIG.PCW_EN_QSPI {1} \
##     CONFIG.PCW_EN_RST0_PORT {1} \
##     CONFIG.PCW_EN_RST1_PORT {0} \
##     CONFIG.PCW_EN_RST2_PORT {0} \
##     CONFIG.PCW_EN_RST3_PORT {0} \
##     CONFIG.PCW_EN_SDIO0 {1} \
##     CONFIG.PCW_EN_SDIO1 {1} \
##     CONFIG.PCW_EN_SMC {0} \
##     CONFIG.PCW_EN_SPI0 {0} \
##     CONFIG.PCW_EN_SPI1 {0} \
##     CONFIG.PCW_EN_TRACE {0} \
##     CONFIG.PCW_EN_TTC0 {0} \
##     CONFIG.PCW_EN_TTC1 {0} \
##     CONFIG.PCW_EN_UART0 {1} \
##     CONFIG.PCW_EN_UART1 {0} \
##     CONFIG.PCW_EN_USB0 {1} \
##     CONFIG.PCW_EN_USB1 {0} \
##     CONFIG.PCW_EN_WDT {0} \
##     CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_FCLK_CLK0_BUF {TRUE} \
##     CONFIG.PCW_FCLK_CLK1_BUF {TRUE} \
##     CONFIG.PCW_FCLK_CLK2_BUF {TRUE} \
##     CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
##     CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {150} \
##     CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {200} \
##     CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {50} \
##     CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
##     CONFIG.PCW_FPGA_FCLK1_ENABLE {1} \
##     CONFIG.PCW_FPGA_FCLK2_ENABLE {1} \
##     CONFIG.PCW_GP0_EN_MODIFIABLE_TXN {0} \
##     CONFIG.PCW_GP0_NUM_READ_THREADS {4} \
##     CONFIG.PCW_GP0_NUM_WRITE_THREADS {4} \
##     CONFIG.PCW_GP1_EN_MODIFIABLE_TXN {0} \
##     CONFIG.PCW_GP1_NUM_READ_THREADS {4} \
##     CONFIG.PCW_GP1_NUM_WRITE_THREADS {4} \
##     CONFIG.PCW_GPIO_BASEADDR {0xE000A000} \
##     CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1} \
##     CONFIG.PCW_GPIO_EMIO_GPIO_IO {1} \
##     CONFIG.PCW_GPIO_EMIO_GPIO_WIDTH {1} \
##     CONFIG.PCW_GPIO_HIGHADDR {0xE000AFFF} \
##     CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
##     CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
##     CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_I2C0_BASEADDR {0xE0004000} \
##     CONFIG.PCW_I2C0_HIGHADDR {0xE0004FFF} \
##     CONFIG.PCW_I2C0_I2C0_IO {EMIO} \
##     CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {1} \
##     CONFIG.PCW_I2C1_BASEADDR {0xE0005000} \
##     CONFIG.PCW_I2C1_HIGHADDR {0xE0005FFF} \
##     CONFIG.PCW_I2C1_I2C1_IO {EMIO} \
##     CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {1} \
##     CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {111.111115} \
##     CONFIG.PCW_I2C_RESET_ENABLE {0} \
##     CONFIG.PCW_I2C_RESET_POLARITY {Active Low} \
##     CONFIG.PCW_IMPORT_BOARD_PRESET {None} \
##     CONFIG.PCW_INCLUDE_ACP_TRANS_CHECK {0} \
##     CONFIG.PCW_IRQ_F2P_INTR {1} \
##     CONFIG.PCW_IRQ_F2P_MODE {DIRECT} \
##     CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_0_PULLUP {enabled} \
##     CONFIG.PCW_MIO_0_SLEW {slow} \
##     CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_10_PULLUP {enabled} \
##     CONFIG.PCW_MIO_10_SLEW {slow} \
##     CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_11_PULLUP {enabled} \
##     CONFIG.PCW_MIO_11_SLEW {slow} \
##     CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_12_PULLUP {enabled} \
##     CONFIG.PCW_MIO_12_SLEW {slow} \
##     CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_13_PULLUP {enabled} \
##     CONFIG.PCW_MIO_13_SLEW {slow} \
##     CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_14_PULLUP {enabled} \
##     CONFIG.PCW_MIO_14_SLEW {slow} \
##     CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_15_PULLUP {enabled} \
##     CONFIG.PCW_MIO_15_SLEW {slow} \
##     CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_16_PULLUP {enabled} \
##     CONFIG.PCW_MIO_16_SLEW {slow} \
##     CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_17_PULLUP {enabled} \
##     CONFIG.PCW_MIO_17_SLEW {slow} \
##     CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_18_PULLUP {enabled} \
##     CONFIG.PCW_MIO_18_SLEW {slow} \
##     CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_19_PULLUP {enabled} \
##     CONFIG.PCW_MIO_19_SLEW {slow} \
##     CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_1_PULLUP {enabled} \
##     CONFIG.PCW_MIO_1_SLEW {slow} \
##     CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_20_PULLUP {enabled} \
##     CONFIG.PCW_MIO_20_SLEW {slow} \
##     CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_21_PULLUP {enabled} \
##     CONFIG.PCW_MIO_21_SLEW {slow} \
##     CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_22_PULLUP {enabled} \
##     CONFIG.PCW_MIO_22_SLEW {slow} \
##     CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_23_PULLUP {enabled} \
##     CONFIG.PCW_MIO_23_SLEW {slow} \
##     CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_24_PULLUP {enabled} \
##     CONFIG.PCW_MIO_24_SLEW {slow} \
##     CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_25_PULLUP {enabled} \
##     CONFIG.PCW_MIO_25_SLEW {slow} \
##     CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_26_PULLUP {enabled} \
##     CONFIG.PCW_MIO_26_SLEW {slow} \
##     CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_27_PULLUP {enabled} \
##     CONFIG.PCW_MIO_27_SLEW {slow} \
##     CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_28_PULLUP {enabled} \
##     CONFIG.PCW_MIO_28_SLEW {slow} \
##     CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_29_PULLUP {enabled} \
##     CONFIG.PCW_MIO_29_SLEW {slow} \
##     CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_2_SLEW {slow} \
##     CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_30_PULLUP {enabled} \
##     CONFIG.PCW_MIO_30_SLEW {slow} \
##     CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_31_PULLUP {enabled} \
##     CONFIG.PCW_MIO_31_SLEW {slow} \
##     CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_32_PULLUP {enabled} \
##     CONFIG.PCW_MIO_32_SLEW {slow} \
##     CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_33_PULLUP {enabled} \
##     CONFIG.PCW_MIO_33_SLEW {slow} \
##     CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_34_PULLUP {enabled} \
##     CONFIG.PCW_MIO_34_SLEW {slow} \
##     CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_35_PULLUP {enabled} \
##     CONFIG.PCW_MIO_35_SLEW {slow} \
##     CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_36_PULLUP {enabled} \
##     CONFIG.PCW_MIO_36_SLEW {slow} \
##     CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_37_PULLUP {enabled} \
##     CONFIG.PCW_MIO_37_SLEW {slow} \
##     CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_38_PULLUP {enabled} \
##     CONFIG.PCW_MIO_38_SLEW {slow} \
##     CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_39_PULLUP {enabled} \
##     CONFIG.PCW_MIO_39_SLEW {slow} \
##     CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_3_SLEW {slow} \
##     CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_40_PULLUP {enabled} \
##     CONFIG.PCW_MIO_40_SLEW {slow} \
##     CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_41_PULLUP {enabled} \
##     CONFIG.PCW_MIO_41_SLEW {slow} \
##     CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_42_PULLUP {enabled} \
##     CONFIG.PCW_MIO_42_SLEW {slow} \
##     CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_43_PULLUP {enabled} \
##     CONFIG.PCW_MIO_43_SLEW {slow} \
##     CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_44_PULLUP {enabled} \
##     CONFIG.PCW_MIO_44_SLEW {slow} \
##     CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_45_PULLUP {enabled} \
##     CONFIG.PCW_MIO_45_SLEW {slow} \
##     CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_46_PULLUP {enabled} \
##     CONFIG.PCW_MIO_46_SLEW {slow} \
##     CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_47_PULLUP {enabled} \
##     CONFIG.PCW_MIO_47_SLEW {slow} \
##     CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_48_PULLUP {enabled} \
##     CONFIG.PCW_MIO_48_SLEW {slow} \
##     CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_49_PULLUP {enabled} \
##     CONFIG.PCW_MIO_49_SLEW {slow} \
##     CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_4_SLEW {slow} \
##     CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_50_PULLUP {enabled} \
##     CONFIG.PCW_MIO_50_SLEW {slow} \
##     CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_51_PULLUP {enabled} \
##     CONFIG.PCW_MIO_51_SLEW {slow} \
##     CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_52_PULLUP {enabled} \
##     CONFIG.PCW_MIO_52_SLEW {slow} \
##     CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_53_PULLUP {enabled} \
##     CONFIG.PCW_MIO_53_SLEW {slow} \
##     CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_5_SLEW {slow} \
##     CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_6_SLEW {slow} \
##     CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_7_SLEW {slow} \
##     CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_8_SLEW {slow} \
##     CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_9_PULLUP {enabled} \
##     CONFIG.PCW_MIO_9_SLEW {slow} \
##     CONFIG.PCW_MIO_PRIMITIVE {54} \
##     CONFIG.PCW_MIO_TREE_PERIPHERALS {Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#USB Reset#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad\
## SPI Flash#Quad SPI Flash#Quad SPI Flash#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB\
## 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#Enet 0#Enet 0} \
##     CONFIG.PCW_MIO_TREE_SIGNALS {qspi1_ss_b#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#reset#qspi_fbclk#qspi1_sclk#qspi1_io[0]#qspi1_io[1]#qspi1_io[2]#qspi1_io[3]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#data[0]#cmd#clk#data[1]#data[2]#data[3]#mdc#mdio}\
## \
##     CONFIG.PCW_M_AXI_GP0_ENABLE_STATIC_REMAP {0} \
##     CONFIG.PCW_M_AXI_GP0_ID_WIDTH {12} \
##     CONFIG.PCW_M_AXI_GP0_SUPPORT_NARROW_BURST {0} \
##     CONFIG.PCW_M_AXI_GP0_THREAD_ID_WIDTH {12} \
##     CONFIG.PCW_NAND_CYCLES_T_AR {1} \
##     CONFIG.PCW_NAND_CYCLES_T_CLR {1} \
##     CONFIG.PCW_NAND_CYCLES_T_RC {11} \
##     CONFIG.PCW_NAND_CYCLES_T_REA {1} \
##     CONFIG.PCW_NAND_CYCLES_T_RR {1} \
##     CONFIG.PCW_NAND_CYCLES_T_WC {11} \
##     CONFIG.PCW_NAND_CYCLES_T_WP {1} \
##     CONFIG.PCW_NOR_CS0_T_CEOE {1} \
##     CONFIG.PCW_NOR_CS0_T_PC {1} \
##     CONFIG.PCW_NOR_CS0_T_RC {11} \
##     CONFIG.PCW_NOR_CS0_T_TR {1} \
##     CONFIG.PCW_NOR_CS0_T_WC {11} \
##     CONFIG.PCW_NOR_CS0_T_WP {1} \
##     CONFIG.PCW_NOR_CS0_WE_TIME {0} \
##     CONFIG.PCW_NOR_CS1_T_CEOE {1} \
##     CONFIG.PCW_NOR_CS1_T_PC {1} \
##     CONFIG.PCW_NOR_CS1_T_RC {11} \
##     CONFIG.PCW_NOR_CS1_T_TR {1} \
##     CONFIG.PCW_NOR_CS1_T_WC {11} \
##     CONFIG.PCW_NOR_CS1_T_WP {1} \
##     CONFIG.PCW_NOR_CS1_WE_TIME {0} \
##     CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} \
##     CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} \
##     CONFIG.PCW_NOR_SRAM_CS0_T_RC {11} \
##     CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} \
##     CONFIG.PCW_NOR_SRAM_CS0_T_WC {11} \
##     CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} \
##     CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} \
##     CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} \
##     CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} \
##     CONFIG.PCW_NOR_SRAM_CS1_T_RC {11} \
##     CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} \
##     CONFIG.PCW_NOR_SRAM_CS1_T_WC {11} \
##     CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} \
##     CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} \
##     CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} \
##     CONFIG.PCW_P2F_ENET0_INTR {0} \
##     CONFIG.PCW_P2F_GPIO_INTR {0} \
##     CONFIG.PCW_P2F_I2C0_INTR {0} \
##     CONFIG.PCW_P2F_I2C1_INTR {0} \
##     CONFIG.PCW_P2F_QSPI_INTR {0} \
##     CONFIG.PCW_P2F_SDIO0_INTR {0} \
##     CONFIG.PCW_P2F_SDIO1_INTR {0} \
##     CONFIG.PCW_P2F_UART0_INTR {0} \
##     CONFIG.PCW_P2F_USB0_INTR {0} \
##     CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.089} \
##     CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.075} \
##     CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.085} \
##     CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.092} \
##     CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {-0.025} \
##     CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {0.014} \
##     CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.009} \
##     CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.033} \
##     CONFIG.PCW_PACKAGE_NAME {ffg676} \
##     CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \
##     CONFIG.PCW_PERIPHERAL_BOARD_PRESET {part0} \
##     CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \
##     CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \
##     CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
##     CONFIG.PCW_PS7_SI_REV {PRODUCTION} \
##     CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {1} \
##     CONFIG.PCW_QSPI_GRP_FBCLK_IO {MIO 8} \
##     CONFIG.PCW_QSPI_GRP_IO1_ENABLE {1} \
##     CONFIG.PCW_QSPI_GRP_IO1_IO {MIO 0 9 .. 13} \
##     CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {0} \
##     CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
##     CONFIG.PCW_QSPI_INTERNAL_HIGHADDRESS {0xFCFFFFFF} \
##     CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
##     CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} \
##     CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \
##     CONFIG.PCW_SD0_GRP_CD_ENABLE {0} \
##     CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
##     CONFIG.PCW_SD0_GRP_WP_ENABLE {0} \
##     CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
##     CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
##     CONFIG.PCW_SD1_GRP_CD_ENABLE {0} \
##     CONFIG.PCW_SD1_GRP_POW_ENABLE {0} \
##     CONFIG.PCW_SD1_GRP_WP_ENABLE {0} \
##     CONFIG.PCW_SD1_PERIPHERAL_ENABLE {1} \
##     CONFIG.PCW_SD1_SD1_IO {MIO 46 .. 51} \
##     CONFIG.PCW_SDIO0_BASEADDR {0xE0100000} \
##     CONFIG.PCW_SDIO0_HIGHADDR {0xE0100FFF} \
##     CONFIG.PCW_SDIO1_BASEADDR {0xE0101000} \
##     CONFIG.PCW_SDIO1_HIGHADDR {0xE0101FFF} \
##     CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {100} \
##     CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
##     CONFIG.PCW_SMC_CYCLE_T0 {NA} \
##     CONFIG.PCW_SMC_CYCLE_T1 {NA} \
##     CONFIG.PCW_SMC_CYCLE_T2 {NA} \
##     CONFIG.PCW_SMC_CYCLE_T3 {NA} \
##     CONFIG.PCW_SMC_CYCLE_T4 {NA} \
##     CONFIG.PCW_SMC_CYCLE_T5 {NA} \
##     CONFIG.PCW_SMC_CYCLE_T6 {NA} \
##     CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_SMC_PERIPHERAL_VALID {0} \
##     CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_SPI_PERIPHERAL_VALID {0} \
##     CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
##     CONFIG.PCW_S_AXI_HP0_ID_WIDTH {6} \
##     CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {64} \
##     CONFIG.PCW_S_AXI_HP1_ID_WIDTH {6} \
##     CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \
##     CONFIG.PCW_TRACE_INTERNAL_WIDTH {2} \
##     CONFIG.PCW_TRACE_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
##     CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} \
##     CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
##     CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} \
##     CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
##     CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} \
##     CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
##     CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} \
##     CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
##     CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} \
##     CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
##     CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} \
##     CONFIG.PCW_TTC1_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_UART0_BASEADDR {0xE0000000} \
##     CONFIG.PCW_UART0_BAUD_RATE {115200} \
##     CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} \
##     CONFIG.PCW_UART0_HIGHADDR {0xE0000FFF} \
##     CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
##     CONFIG.PCW_UART0_UART0_IO {MIO 14 .. 15} \
##     CONFIG.PCW_UART1_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} \
##     CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
##     CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {533.333374} \
##     CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \
##     CONFIG.PCW_UIPARAM_DDR_AL {0} \
##     CONFIG.PCW_UIPARAM_DDR_BL {8} \
##     CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.25} \
##     CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.25} \
##     CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.25} \
##     CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.25} \
##     CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {32 Bit} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {80.4535} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {80.4535} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {80.4535} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {80.4535} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {105.056} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {66.904} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {89.1715} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {113.63} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.0} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.0} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {0.0} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {0.0} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {98.503} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {68.5855} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {90.295} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {103.977} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \
##     CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {533.333333} \
##     CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \
##     CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \
##     CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} \
##     CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \
##     CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \
##     CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \
##     CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {0} \
##     CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NA} \
##     CONFIG.PCW_USB0_BASEADDR {0xE0102000} \
##     CONFIG.PCW_USB0_HIGHADDR {0xE0102fff} \
##     CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} \
##     CONFIG.PCW_USB0_RESET_ENABLE {1} \
##     CONFIG.PCW_USB0_RESET_IO {MIO 7} \
##     CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39} \
##     CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_USB_RESET_ENABLE {1} \
##     CONFIG.PCW_USB_RESET_POLARITY {Active Low} \
##     CONFIG.PCW_USB_RESET_SELECT {Share reset pin} \
##     CONFIG.PCW_USE_AXI_FABRIC_IDLE {0} \
##     CONFIG.PCW_USE_AXI_NONSECURE {0} \
##     CONFIG.PCW_USE_CORESIGHT {0} \
##     CONFIG.PCW_USE_CROSS_TRIGGER {0} \
##     CONFIG.PCW_USE_CR_FABRIC {1} \
##     CONFIG.PCW_USE_DDR_BYPASS {0} \
##     CONFIG.PCW_USE_DEBUG {0} \
##     CONFIG.PCW_USE_DMA0 {0} \
##     CONFIG.PCW_USE_DMA1 {0} \
##     CONFIG.PCW_USE_DMA2 {0} \
##     CONFIG.PCW_USE_DMA3 {0} \
##     CONFIG.PCW_USE_EXPANDED_IOP {0} \
##     CONFIG.PCW_USE_FABRIC_INTERRUPT {1} \
##     CONFIG.PCW_USE_HIGH_OCM {0} \
##     CONFIG.PCW_USE_M_AXI_GP0 {1} \
##     CONFIG.PCW_USE_M_AXI_GP1 {0} \
##     CONFIG.PCW_USE_PROC_EVENT_BUS {0} \
##     CONFIG.PCW_USE_PS_SLCR_REGISTERS {0} \
##     CONFIG.PCW_USE_S_AXI_ACP {0} \
##     CONFIG.PCW_USE_S_AXI_GP0 {0} \
##     CONFIG.PCW_USE_S_AXI_GP1 {0} \
##     CONFIG.PCW_USE_S_AXI_HP0 {1} \
##     CONFIG.PCW_USE_S_AXI_HP1 {1} \
##     CONFIG.PCW_USE_S_AXI_HP2 {0} \
##     CONFIG.PCW_USE_S_AXI_HP3 {0} \
##     CONFIG.PCW_USE_TRACE {0} \
##     CONFIG.PCW_VALUE_SILVERSION {3} \
##     CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} \
##     CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} \
##     CONFIG.PCW_WDT_PERIPHERAL_ENABLE {0} \
##   ] [get_bd_cells $bd_cell_name]
## }
# set_ps_config processing_system7_0
# source $tclpath/pl_config.tcl
## set cam_gpio [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 cam_gpio ]
## set cam_i2c [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 cam_i2c ]
## set hdmi_i2c [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 hdmi_i2c ]
## set mipi_phy_if [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:mipi_phy_rtl:1.0 mipi_phy_if ]
## set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
## set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]
## set leds [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 leds ]
## set hdmi_out_clk [ create_bd_port -dir O -type clk hdmi_out_clk ]
## set hdmi_out_data [ create_bd_port -dir O -from 23 -to 0 hdmi_out_data ]
## set hdmi_out_de [ create_bd_port -dir O hdmi_out_de ]
## set hdmi_out_hs [ create_bd_port -dir O hdmi_out_hs ]
## set hdmi_out_vs [ create_bd_port -dir O hdmi_out_vs ]
## set proc_sys_reset_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_100M ]
## set axi_dynclk_0 [ create_bd_cell -type ip -vlnv digilentinc.com:ip:axi_dynclk:1.0 axi_dynclk_0 ]
## set proc_sys_reset_200M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_200M ]
## set axi_gpio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0 ]
## set_property -dict [list \
##     CONFIG.C_ALL_OUTPUTS {1} \
##     CONFIG.C_GPIO_WIDTH {2} \
##   ] $axi_gpio_0
## set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]
## set_property -dict [list \
##     CONFIG.NUM_MI {1} \
##     CONFIG.NUM_SI {1} \
##   ] $axi_interconnect_0
## set axi_interconnect_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_1 ]
## set_property -dict [list \
##     CONFIG.NUM_MI {1} \
##     CONFIG.NUM_SI {1} \
##   ] $axi_interconnect_1
## set axi_vdma_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.3 axi_vdma_0 ]
## set_property -dict [list \
##     CONFIG.C_FAMILY {zynquplus} \
##     CONFIG.c_addr_width {32} \
##     CONFIG.c_include_mm2s {0} \
##     CONFIG.c_include_s2mm_dre {1} \
##     CONFIG.c_num_fstores {1} \
##     CONFIG.c_s2mm_genlock_mode {0} \
##     CONFIG.c_s2mm_linebuffer_depth {4096} \
##     CONFIG.c_s2mm_max_burst_length {128} \
##   ] $axi_vdma_0
## set axi_vdma_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.3 axi_vdma_1 ]
## set_property -dict [list \
##     CONFIG.C_FAMILY {zynquplus} \
##     CONFIG.c_addr_width {32} \
##     CONFIG.c_include_mm2s_dre {1} \
##     CONFIG.c_include_s2mm {0} \
##     CONFIG.c_m_axis_mm2s_tdata_width {24} \
##     CONFIG.c_mm2s_genlock_mode {0} \
##     CONFIG.c_mm2s_linebuffer_depth {512} \
##     CONFIG.c_mm2s_max_burst_length {128} \
##     CONFIG.c_num_fstores {1} \
##   ] $axi_vdma_1
## set axis_subset_converter_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_subset_converter:1.1 axis_subset_converter_0 ]
## set_property -dict [list \
##   CONFIG.M_HAS_TKEEP {1} \
##   CONFIG.M_HAS_TLAST {1} \
##   CONFIG.M_HAS_TSTRB {1} \
##   CONFIG.M_TDATA_NUM_BYTES {3} \
##   CONFIG.M_TDEST_WIDTH {1} \
##   CONFIG.M_TID_WIDTH {1} \
##   CONFIG.M_TUSER_WIDTH {1} \
##   CONFIG.S_HAS_TKEEP {1} \
##   CONFIG.S_HAS_TLAST {1} \
##   CONFIG.S_HAS_TSTRB {1} \
##   CONFIG.S_TDATA_NUM_BYTES {4} \
##   CONFIG.S_TDEST_WIDTH {1} \
##   CONFIG.S_TID_WIDTH {1} \
##   CONFIG.S_TUSER_WIDTH {1} \
##   CONFIG.TDATA_REMAP {tdata[29:22],tdata[9:2],tdata[19:12]} \
##  ] $axis_subset_converter_0
## set mipi_csi2_rx_subsyst_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mipi_csi2_rx_subsystem:5.3 mipi_csi2_rx_subsyst_0 ]
## set_property -dict [list \
##     CONFIG.CMN_NUM_LANES {2} \
##     CONFIG.CMN_PXL_FORMAT {RAW10} \
##     CONFIG.C_CAL_MODE {FIXED} \
##     CONFIG.C_DPHY_LANES {2} \
##     CONFIG.C_EN_7S_LINERATE_CHECK {true} \
##     CONFIG.C_EN_CLK300M {false} \
##     CONFIG.C_EXDES_BOARD {ZCU102} \
##     CONFIG.C_HS_LINE_RATE {1000} \
##     CONFIG.C_HS_SETTLE_NS {145} \
##     CONFIG.C_IDLY_TAP {5} \
##     CONFIG.C_SHARE_IDLYCTRL {true} \
##     CONFIG.DPY_EN_REG_IF {true} \
##     CONFIG.DPY_LINE_RATE {1000} \
##   ] $mipi_csi2_rx_subsyst_0
## set ps8_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 ps8_0_axi_periph ]
## set_property CONFIG.NUM_MI {8} $ps8_0_axi_periph
## set v_axi4s_vid_out_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:v_axi4s_vid_out:4.0 v_axi4s_vid_out_0 ]
## set_property -dict [list \
##     CONFIG.C_ADDR_WIDTH {11} \
##     CONFIG.C_HAS_ASYNC_CLK {1} \
##     CONFIG.C_VTG_MASTER_SLAVE {1} \
##   ] $v_axi4s_vid_out_0
## set v_demosaic_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:v_demosaic:1.1 v_demosaic_0 ]
## set_property -dict [list \
##     CONFIG.MAX_COLS {1920} \
##     CONFIG.MAX_DATA_WIDTH {10} \
##     CONFIG.MAX_ROWS {1080} \
##   ] $v_demosaic_0
## set v_gamma_lut_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:v_gamma_lut:1.1 v_gamma_lut_0 ]
## set_property -dict [list \
##     CONFIG.MAX_COLS {1920} \
##     CONFIG.MAX_DATA_WIDTH {10} \
##     CONFIG.MAX_ROWS {1080} \
##   ] $v_gamma_lut_0
## set v_tc_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.2 v_tc_0 ]
## set_property CONFIG.enable_detection {false} $v_tc_0
## set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]
## set_property CONFIG.NUM_PORTS {5} $xlconcat_0
## connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins axi_vdma_0/M_AXI_S2MM]
## connect_bd_intf_net -intf_net axi_gpio_0_GPIO [get_bd_intf_ports leds] [get_bd_intf_pins axi_gpio_0/GPIO]
## connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins processing_system7_0/S_AXI_HP0] [get_bd_intf_pins axi_interconnect_0/M00_AXI]
## connect_bd_intf_net -intf_net axi_interconnect_1_M00_AXI [get_bd_intf_pins axi_interconnect_1/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
## connect_bd_intf_net -intf_net axi_vdma_1_M_AXIS_MM2S [get_bd_intf_pins axi_vdma_1/M_AXIS_MM2S] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
## connect_bd_intf_net -intf_net axi_vdma_1_M_AXI_MM2S [get_bd_intf_pins axi_vdma_1/M_AXI_MM2S] [get_bd_intf_pins axi_interconnect_1/S00_AXI]
## connect_bd_intf_net -intf_net axis_subset_converter_0_M_AXIS [get_bd_intf_pins axi_vdma_0/S_AXIS_S2MM] [get_bd_intf_pins axis_subset_converter_0/M_AXIS]
## connect_bd_intf_net -intf_net mipi_csi2_rx_subsyst_0_video_out [get_bd_intf_pins mipi_csi2_rx_subsyst_0/video_out] [get_bd_intf_pins v_demosaic_0/s_axis_video]
## connect_bd_intf_net -intf_net mipi_phy_if_0_1 [get_bd_intf_ports mipi_phy_if] [get_bd_intf_pins mipi_csi2_rx_subsyst_0/mipi_phy_if]
## connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR]
## connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO]
## connect_bd_intf_net -intf_net processing_system7_0_GPIO_0 [get_bd_intf_ports cam_gpio] [get_bd_intf_pins processing_system7_0/GPIO_0]
## connect_bd_intf_net -intf_net processing_system7_0_IIC_0 [get_bd_intf_ports cam_i2c] [get_bd_intf_pins processing_system7_0/IIC_0]
## connect_bd_intf_net -intf_net processing_system7_0_IIC_1 [get_bd_intf_ports hdmi_i2c] [get_bd_intf_pins processing_system7_0/IIC_1]
## connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins processing_system7_0/M_AXI_GP0] [get_bd_intf_pins ps8_0_axi_periph/S00_AXI]
## connect_bd_intf_net -intf_net ps8_0_axi_periph_M00_AXI [get_bd_intf_pins axi_vdma_0/S_AXI_LITE] [get_bd_intf_pins ps8_0_axi_periph/M00_AXI]
## connect_bd_intf_net -intf_net ps8_0_axi_periph_M01_AXI [get_bd_intf_pins mipi_csi2_rx_subsyst_0/csirxss_s_axi] [get_bd_intf_pins ps8_0_axi_periph/M01_AXI]
## connect_bd_intf_net -intf_net ps8_0_axi_periph_M02_AXI [get_bd_intf_pins ps8_0_axi_periph/M02_AXI] [get_bd_intf_pins v_demosaic_0/s_axi_CTRL]
## connect_bd_intf_net -intf_net ps8_0_axi_periph_M03_AXI [get_bd_intf_pins ps8_0_axi_periph/M03_AXI] [get_bd_intf_pins v_gamma_lut_0/s_axi_CTRL]
## connect_bd_intf_net -intf_net ps8_0_axi_periph_M04_AXI [get_bd_intf_pins axi_dynclk_0/s00_axi] [get_bd_intf_pins ps8_0_axi_periph/M04_AXI]
## connect_bd_intf_net -intf_net ps8_0_axi_periph_M05_AXI [get_bd_intf_pins axi_vdma_1/S_AXI_LITE] [get_bd_intf_pins ps8_0_axi_periph/M05_AXI]
## connect_bd_intf_net -intf_net ps8_0_axi_periph_M06_AXI [get_bd_intf_pins ps8_0_axi_periph/M06_AXI] [get_bd_intf_pins v_tc_0/ctrl]
## connect_bd_intf_net -intf_net ps8_0_axi_periph_M07_AXI [get_bd_intf_pins ps8_0_axi_periph/M07_AXI] [get_bd_intf_pins axi_gpio_0/S_AXI]
## connect_bd_intf_net -intf_net v_demosaic_0_m_axis_video [get_bd_intf_pins v_demosaic_0/m_axis_video] [get_bd_intf_pins v_gamma_lut_0/s_axis_video]
## connect_bd_intf_net -intf_net v_gamma_lut_0_m_axis_video [get_bd_intf_pins axis_subset_converter_0/S_AXIS] [get_bd_intf_pins v_gamma_lut_0/m_axis_video]
## connect_bd_intf_net -intf_net v_tc_0_vtiming_out [get_bd_intf_pins v_axi4s_vid_out_0/vtiming_in] [get_bd_intf_pins v_tc_0/vtiming_out]
## connect_bd_net -net ARESETN_1 [get_bd_pins proc_sys_reset_200M/interconnect_aresetn] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_1/ARESETN]
## connect_bd_net -net axi_dynclk_0_PXL_CLK_O [get_bd_pins axi_dynclk_0/PXL_CLK_O] [get_bd_pins v_axi4s_vid_out_0/vid_io_out_clk] [get_bd_pins v_tc_0/clk] [get_bd_ports hdmi_out_clk]
## connect_bd_net -net axi_vdma_0_s2mm_introut [get_bd_pins axi_vdma_0/s2mm_introut] [get_bd_pins xlconcat_0/In0]
## connect_bd_net -net axi_vdma_1_mm2s_introut [get_bd_pins axi_vdma_1/mm2s_introut] [get_bd_pins xlconcat_0/In4]
## connect_bd_net -net mipi_csi2_rx_subsyst_0_csirxss_csi_irq [get_bd_pins mipi_csi2_rx_subsyst_0/csirxss_csi_irq] [get_bd_pins xlconcat_0/In3]
## connect_bd_net -net proc_sys_reset_150M_interconnect_aresetn [get_bd_pins proc_sys_reset_100M/interconnect_aresetn] [get_bd_pins ps8_0_axi_periph/ARESETN]
## connect_bd_net -net proc_sys_reset_150M_peripheral_aresetn [get_bd_pins proc_sys_reset_100M/peripheral_aresetn] [get_bd_pins axi_dynclk_0/s00_axi_aresetn] [get_bd_pins axi_vdma_0/axi_resetn] [get_bd_pins axi_vdma_1/axi_resetn] [get_bd_pins mipi_csi2_rx_subsyst_0/lite_aresetn] [get_bd_pins ps8_0_axi_periph/S00_ARESETN] [get_bd_pins ps8_0_axi_periph/M00_ARESETN] [get_bd_pins ps8_0_axi_periph/M01_ARESETN] [get_bd_pins ps8_0_axi_periph/M04_ARESETN] [get_bd_pins ps8_0_axi_periph/M05_ARESETN] [get_bd_pins ps8_0_axi_periph/M06_ARESETN] [get_bd_pins v_tc_0/s_axi_aresetn]
## connect_bd_net -net proc_sys_reset_200M_peripheral_aresetn [get_bd_pins proc_sys_reset_200M/peripheral_aresetn] [get_bd_pins axi_gpio_0/s_axi_aresetn] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_1/S00_ARESETN] [get_bd_pins axi_interconnect_1/M00_ARESETN] [get_bd_pins axis_subset_converter_0/aresetn] [get_bd_pins mipi_csi2_rx_subsyst_0/video_aresetn] [get_bd_pins ps8_0_axi_periph/M02_ARESETN] [get_bd_pins ps8_0_axi_periph/M03_ARESETN] [get_bd_pins ps8_0_axi_periph/M07_ARESETN] [get_bd_pins v_demosaic_0/ap_rst_n] [get_bd_pins v_gamma_lut_0/ap_rst_n]
## connect_bd_net -net processing_system7_0_FCLK_CLK1 [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_dynclk_0/REF_CLK_I] [get_bd_pins proc_sys_reset_100M/slowest_sync_clk] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins axi_dynclk_0/s00_axi_aclk] [get_bd_pins axi_vdma_0/s_axi_lite_aclk] [get_bd_pins axi_vdma_1/s_axi_lite_aclk] [get_bd_pins mipi_csi2_rx_subsyst_0/lite_aclk] [get_bd_pins ps8_0_axi_periph/ACLK] [get_bd_pins ps8_0_axi_periph/S00_ACLK] [get_bd_pins ps8_0_axi_periph/M00_ACLK] [get_bd_pins ps8_0_axi_periph/M01_ACLK] [get_bd_pins ps8_0_axi_periph/M04_ACLK] [get_bd_pins ps8_0_axi_periph/M05_ACLK] [get_bd_pins ps8_0_axi_periph/M06_ACLK] [get_bd_pins v_tc_0/s_axi_aclk]
## connect_bd_net -net processing_system7_0_FCLK_CLK2 [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins proc_sys_reset_200M/slowest_sync_clk] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK] [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_1/ACLK] [get_bd_pins axi_interconnect_1/S00_ACLK] [get_bd_pins axi_interconnect_1/M00_ACLK] [get_bd_pins axi_vdma_0/m_axi_s2mm_aclk] [get_bd_pins axi_vdma_0/s_axis_s2mm_aclk] [get_bd_pins axi_vdma_1/m_axi_mm2s_aclk] [get_bd_pins axi_vdma_1/m_axis_mm2s_aclk] [get_bd_pins axis_subset_converter_0/aclk] [get_bd_pins mipi_csi2_rx_subsyst_0/video_aclk] [get_bd_pins ps8_0_axi_periph/M02_ACLK] [get_bd_pins ps8_0_axi_periph/M03_ACLK] [get_bd_pins ps8_0_axi_periph/M07_ACLK] [get_bd_pins v_axi4s_vid_out_0/aclk] [get_bd_pins v_demosaic_0/ap_clk] [get_bd_pins v_gamma_lut_0/ap_clk]
## connect_bd_net -net processing_system7_0_FCLK_CLK3 [get_bd_pins processing_system7_0/FCLK_CLK2] [get_bd_pins mipi_csi2_rx_subsyst_0/dphy_clk_200M]
## connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins proc_sys_reset_100M/ext_reset_in] [get_bd_pins proc_sys_reset_200M/ext_reset_in]
## connect_bd_net -net v_axi4s_vid_out_0_vid_active_video [get_bd_pins v_axi4s_vid_out_0/vid_active_video] [get_bd_ports hdmi_out_de]
WARNING: [BD 41-1306] The connection to interface pin </v_axi4s_vid_out_0/vid_active_video> is being overridden by the user with net <v_axi4s_vid_out_0_vid_active_video>. This pin will not be connected as a part of interface connection <vid_io_out>.
## connect_bd_net -net v_axi4s_vid_out_0_vid_data [get_bd_pins v_axi4s_vid_out_0/vid_data] [get_bd_ports hdmi_out_data]
WARNING: [BD 41-1306] The connection to interface pin </v_axi4s_vid_out_0/vid_data> is being overridden by the user with net <v_axi4s_vid_out_0_vid_data>. This pin will not be connected as a part of interface connection <vid_io_out>.
## connect_bd_net -net v_axi4s_vid_out_0_vid_hsync [get_bd_pins v_axi4s_vid_out_0/vid_hsync] [get_bd_ports hdmi_out_hs]
WARNING: [BD 41-1306] The connection to interface pin </v_axi4s_vid_out_0/vid_hsync> is being overridden by the user with net <v_axi4s_vid_out_0_vid_hsync>. This pin will not be connected as a part of interface connection <vid_io_out>.
## connect_bd_net -net v_axi4s_vid_out_0_vid_vsync [get_bd_pins v_axi4s_vid_out_0/vid_vsync] [get_bd_ports hdmi_out_vs]
WARNING: [BD 41-1306] The connection to interface pin </v_axi4s_vid_out_0/vid_vsync> is being overridden by the user with net <v_axi4s_vid_out_0_vid_vsync>. This pin will not be connected as a part of interface connection <vid_io_out>.
## connect_bd_net -net v_axi4s_vid_out_0_vtg_ce [get_bd_pins v_axi4s_vid_out_0/vtg_ce] [get_bd_pins v_tc_0/gen_clken]
## connect_bd_net -net v_demosaic_0_interrupt [get_bd_pins v_demosaic_0/interrupt] [get_bd_pins xlconcat_0/In1]
## connect_bd_net -net v_gamma_lut_0_interrupt [get_bd_pins v_gamma_lut_0/interrupt] [get_bd_pins xlconcat_0/In2]
## connect_bd_net -net xlconcat_0_dout [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
## assign_bd_address -offset 0x43C10000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_dynclk_0/s00_axi/reg0] -force
Slave segment '/axi_dynclk_0/s00_axi/reg0' is being assigned into address space '/processing_system7_0/Data' at <0x43C1_0000 [ 64K ]>.
## assign_bd_address -offset 0x41200000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] -force
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4120_0000 [ 64K ]>.
## assign_bd_address -offset 0x43000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_vdma_0/S_AXI_LITE/Reg] -force
Slave segment '/axi_vdma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4300_0000 [ 64K ]>.
## assign_bd_address -offset 0x43010000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_vdma_1/S_AXI_LITE/Reg] -force
Slave segment '/axi_vdma_1/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4301_0000 [ 64K ]>.
## assign_bd_address -offset 0x43C00000 -range 0x00002000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs mipi_csi2_rx_subsyst_0/csirxss_s_axi/Reg] -force
Slave segment '/mipi_csi2_rx_subsyst_0/csirxss_s_axi/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 8K ]>.
## assign_bd_address -offset 0x43C20000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs v_demosaic_0/s_axi_CTRL/Reg] -force
Slave segment '/v_demosaic_0/s_axi_CTRL/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C2_0000 [ 64K ]>.
## assign_bd_address -offset 0x43C30000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs v_gamma_lut_0/s_axi_CTRL/Reg] -force
Slave segment '/v_gamma_lut_0/s_axi_CTRL/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C3_0000 [ 64K ]>.
## assign_bd_address -offset 0x43C40000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs v_tc_0/ctrl/Reg] -force
Slave segment '/v_tc_0/ctrl/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C4_0000 [ 64K ]>.
## assign_bd_address -offset 0x00000000 -range 0x40000000 -target_address_space [get_bd_addr_spaces axi_vdma_0/Data_S2MM] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_vdma_0/Data_S2MM' at <0x0000_0000 [ 1G ]>.
## assign_bd_address -offset 0x00000000 -range 0x40000000 -target_address_space [get_bd_addr_spaces axi_vdma_1/Data_MM2S] [get_bd_addr_segs processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM] -force
Slave segment '/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM' is being assigned into address space '/axi_vdma_1/Data_MM2S' at <0x0000_0000 [ 1G ]>.
# regenerate_bd_layout
# validate_bd_design
# save_bd_design
Wrote  : <C:\Users\Administrator\Desktop\1\26_an5641_mipi_hdmi\Vivado\mipi_hdmi\mipi_hdmi.srcs\sources_1\bd\design_1\design_1.bd> 
# make_wrapper -files [get_files $projpath/$proj_name/$proj_name.srcs/sources_1/bd/$bdname/$bdname.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/v_demosaic_0/s_axis_video_TDEST'(1) to pin: '/mipi_csi2_rx_subsyst_0/video_out_tdest'(10) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/v_demosaic_0/s_axis_video_TDEST'(1) to pin: '/mipi_csi2_rx_subsyst_0/video_out_tdest'(10) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
# add_files -norecurse [glob -nocomplain $projpath/$proj_name/$proj_name.gen/sources_1/bd/$bdname/hdl/*.v]
# puts $bdname
design_1
# append bdWrapperName $bdname "_wrapper"
# puts $bdWrapperName
design_1_wrapper
# set_property top $bdWrapperName [current_fileset]
# add_files -fileset constrs_1  -copy_to $projpath/$proj_name/$proj_name.srcs/constrs_1/new -force -quiet [glob -nocomplain $tclpath/src/constraints/*.xdc]
# launch_runs synth_1 impl_1 -jobs 5
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/v_demosaic_0/s_axis_video_TDEST'(1) to pin: '/mipi_csi2_rx_subsyst_0/video_out_tdest'(10) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/v_demosaic_0/s_axis_video_TDEST'(1) to pin: '/mipi_csi2_rx_subsyst_0/video_out_tdest'(10) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP1'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S00_AXIS'. A default connection has been created.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M00_AXIS.TDATA_NUM_BYTES'. Logical port width '8' and physical port width '32' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M00_AXIS.TUSER_WIDTH'. Logical port width '96' and physical port width '384' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M00_AXIS.TDEST_WIDTH'. Logical port width '4' and physical port width '16' do not match.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M00_AXIS'. A default connection has been created.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M01_AXIS.TDATA_NUM_BYTES'. Logical port width '8' and physical port width '32' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M01_AXIS.TUSER_WIDTH'. Logical port width '96' and physical port width '384' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M01_AXIS.TDEST_WIDTH'. Logical port width '4' and physical port width '16' do not match.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M01_AXIS'. A default connection has been created.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M02_AXIS.TDATA_NUM_BYTES'. Logical port width '8' and physical port width '32' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M02_AXIS.TUSER_WIDTH'. Logical port width '96' and physical port width '384' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M02_AXIS.TDEST_WIDTH'. Logical port width '4' and physical port width '16' do not match.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M02_AXIS'. A default connection has been created.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M03_AXIS.TDATA_NUM_BYTES'. Logical port width '8' and physical port width '32' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M03_AXIS.TUSER_WIDTH'. Logical port width '96' and physical port width '384' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M03_AXIS.TDEST_WIDTH'. Logical port width '4' and physical port width '16' do not match.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M03_AXIS'. A default connection has been created.
Exporting to file c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/hw_handoff/design_1_mipi_csi2_rx_subsyst_0_0.hwh
Generated Hardware Definition File c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/design_1_mipi_csi2_rx_subsyst_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block mipi_csi2_rx_subsyst_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m02_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m03_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m07_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
WARNING: [IP_Flow 19-1971] File named "sim/design_1_v_demosaic_0_0.v" already exists in file group "xilinx_verilogsimulationwrapper", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_demosaic_0 .
WARNING: [IP_Flow 19-1971] File named "sim/design_1_v_gamma_lut_0_0.v" already exists in file group "xilinx_verilogsimulationwrapper", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_gamma_lut_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_cc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_cc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_cc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_dynclk_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_vdma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_vdma_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axis_subset_converter_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_mipi_csi2_rx_subsyst_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_proc_sys_reset_100M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_proc_sys_reset_200M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_v_demosaic_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_v_gamma_lut_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_v_tc_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_d10d_phy_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_d10d_r_sync_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_d10d_rx_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_d10d_vfb_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_d10d_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_cc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_cc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_cc_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dynclk_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_vdma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_vdma_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axis_subset_converter_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_mipi_csi2_rx_subsyst_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_proc_sys_reset_100M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_proc_sys_reset_200M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_demosaic_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_gamma_lut_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_tc_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_d10d_phy_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_d10d_r_sync_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_d10d_rx_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_d10d_vfb_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_d10d_xbar_0
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_cc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_cc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_cc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_dynclk_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_vdma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_vdma_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axis_subset_converter_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_mipi_csi2_rx_subsyst_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_proc_sys_reset_100M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_proc_sys_reset_200M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_v_demosaic_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_v_gamma_lut_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_v_tc_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_d10d_phy_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_d10d_r_sync_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_d10d_rx_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_d10d_vfb_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP bd_d10d_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_cc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_vdma_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_cc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_cc_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axis_subset_converter_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_mipi_csi2_rx_subsyst_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_proc_sys_reset_100M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_proc_sys_reset_200M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_demosaic_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_gamma_lut_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_tc_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_d10d_phy_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_d10d_r_sync_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_d10d_rx_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_d10d_vfb_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_d10d_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dynclk_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_vdma_0_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Dec 12 17:22:55 2023] Launched design_1_axi_gpio_0_0_synth_1, design_1_axis_subset_converter_0_0_synth_1, design_1_mipi_csi2_rx_subsyst_0_0_synth_1, design_1_auto_pc_1_synth_1, design_1_axi_vdma_1_0_synth_1, design_1_axi_dynclk_0_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_proc_sys_reset_200M_0_synth_1, design_1_proc_sys_reset_100M_0_synth_1, design_1_auto_pc_0_synth_1, design_1_axi_vdma_0_0_synth_1, design_1_v_tc_0_0_synth_1, bd_d10d_phy_0_synth_1, design_1_v_gamma_lut_0_0_synth_1, bd_d10d_xbar_0_synth_1, bd_d10d_rx_0_synth_1, design_1_auto_pc_2_synth_1, design_1_xbar_0_synth_1, design_1_auto_cc_1_synth_1, bd_d10d_r_sync_0_synth_1, bd_d10d_vfb_0_0_synth_1, design_1_auto_cc_0_synth_1, design_1_v_axi4s_vid_out_0_0_synth_1, design_1_v_demosaic_0_0_synth_1, design_1_auto_cc_2_synth_1, synth_1...
Run output will be captured here:
design_1_axi_gpio_0_0_synth_1: C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/design_1_axi_gpio_0_0_synth_1/runme.log
design_1_axis_subset_converter_0_0_synth_1: C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/design_1_axis_subset_converter_0_0_synth_1/runme.log
design_1_mipi_csi2_rx_subsyst_0_0_synth_1: C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/design_1_mipi_csi2_rx_subsyst_0_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_axi_vdma_1_0_synth_1: C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/design_1_axi_vdma_1_0_synth_1/runme.log
design_1_axi_dynclk_0_0_synth_1: C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/design_1_axi_dynclk_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_proc_sys_reset_200M_0_synth_1: C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/design_1_proc_sys_reset_200M_0_synth_1/runme.log
design_1_proc_sys_reset_100M_0_synth_1: C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/design_1_proc_sys_reset_100M_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_axi_vdma_0_0_synth_1: C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/design_1_axi_vdma_0_0_synth_1/runme.log
design_1_v_tc_0_0_synth_1: C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/design_1_v_tc_0_0_synth_1/runme.log
bd_d10d_phy_0_synth_1: C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/bd_d10d_phy_0_synth_1/runme.log
design_1_v_gamma_lut_0_0_synth_1: C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/design_1_v_gamma_lut_0_0_synth_1/runme.log
bd_d10d_xbar_0_synth_1: C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/bd_d10d_xbar_0_synth_1/runme.log
bd_d10d_rx_0_synth_1: C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/bd_d10d_rx_0_synth_1/runme.log
design_1_auto_pc_2_synth_1: C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/design_1_auto_pc_2_synth_1/runme.log
design_1_xbar_0_synth_1: C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/design_1_xbar_0_synth_1/runme.log
design_1_auto_cc_1_synth_1: C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/design_1_auto_cc_1_synth_1/runme.log
bd_d10d_r_sync_0_synth_1: C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/bd_d10d_r_sync_0_synth_1/runme.log
bd_d10d_vfb_0_0_synth_1: C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/bd_d10d_vfb_0_0_synth_1/runme.log
design_1_auto_cc_0_synth_1: C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/design_1_auto_cc_0_synth_1/runme.log
design_1_v_axi4s_vid_out_0_0_synth_1: C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/design_1_v_axi4s_vid_out_0_0_synth_1/runme.log
design_1_v_demosaic_0_0_synth_1: C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/design_1_v_demosaic_0_0_synth_1/runme.log
design_1_auto_cc_2_synth_1: C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/design_1_auto_cc_2_synth_1/runme.log
synth_1: C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/runme.log
[Tue Dec 12 17:22:55 2023] Launched synth_1, impl_1...
Run output will be captured here:
synth_1: C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/runme.log
impl_1: C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 2089.059 ; gain = 64.352
# wait_on_run synth_1
[Tue Dec 12 17:22:55 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/auto_create_project/my_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx2023.1/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.cache/ip 
Command: synth_design -top design_1_wrapper -part xc7z035ffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8952
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2412.527 ; gain = 408.988
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx2023.1/Vivado/2023.1/scripts/rt/data/unisim_comp.v:76334]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [D:/Xilinx2023.1/Vivado/2023.1/scripts/rt/data/unisim_comp.v:76334]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dynclk_0_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_axi_dynclk_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dynclk_0_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_axi_dynclk_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'PXL_CLK_5X_O' of module 'design_1_axi_dynclk_0_0' is unconnected for instance 'axi_dynclk_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:489]
WARNING: [Synth 8-7071] port 'LOCKED_O' of module 'design_1_axi_dynclk_0_0' is unconnected for instance 'axi_dynclk_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:489]
WARNING: [Synth 8-7023] instance 'axi_dynclk_0' of module 'design_1_axi_dynclk_0_0' has 25 connections declared, but only 23 given [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:489]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1259]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:4769]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (0#1) [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:4769]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (0#1) [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1259]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_1_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1459]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_HS4N6K' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:4606]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_HS4N6K' (0#1) [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:4606]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_1_0' (0#1) [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1459]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_vdma_0_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_axi_vdma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_vdma_0_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_axi_vdma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 's2mm_frame_ptr_out' of module 'design_1_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:610]
WARNING: [Synth 8-7023] instance 'axi_vdma_0' of module 'design_1_axi_vdma_0_0' has 44 connections declared, but only 43 given [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:610]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_vdma_1_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_axi_vdma_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_vdma_1_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_axi_vdma_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_frame_ptr_out' of module 'design_1_axi_vdma_1_0' is unconnected for instance 'axi_vdma_1' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:654]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'design_1_axi_vdma_1_0' is unconnected for instance 'axi_vdma_1' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:654]
WARNING: [Synth 8-7023] instance 'axi_vdma_1' of module 'design_1_axi_vdma_1_0' has 41 connections declared, but only 39 given [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:654]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_subset_converter_0_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_axis_subset_converter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_subset_converter_0_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_axis_subset_converter_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_tstrb' of module 'design_1_axis_subset_converter_0_0' is unconnected for instance 'axis_subset_converter_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:694]
WARNING: [Synth 8-7071] port 'm_axis_tid' of module 'design_1_axis_subset_converter_0_0' is unconnected for instance 'axis_subset_converter_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:694]
WARNING: [Synth 8-7071] port 'm_axis_tdest' of module 'design_1_axis_subset_converter_0_0' is unconnected for instance 'axis_subset_converter_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:694]
WARNING: [Synth 8-7023] instance 'axis_subset_converter_0' of module 'design_1_axis_subset_converter_0_0' has 20 connections declared, but only 17 given [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:694]
INFO: [Synth 8-6157] synthesizing module 'design_1_mipi_csi2_rx_subsyst_0_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_mipi_csi2_rx_subsyst_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mipi_csi2_rx_subsyst_0_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_mipi_csi2_rx_subsyst_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'dlyctrl_rdy_out' of module 'design_1_mipi_csi2_rx_subsyst_0_0' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:712]
WARNING: [Synth 8-7071] port 'rxbyteclkhs' of module 'design_1_mipi_csi2_rx_subsyst_0_0' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:712]
WARNING: [Synth 8-7071] port 'system_rst_out' of module 'design_1_mipi_csi2_rx_subsyst_0_0' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:712]
WARNING: [Synth 8-7023] instance 'mipi_csi2_rx_subsyst_0' of module 'design_1_mipi_csi2_rx_subsyst_0_0' has 42 connections declared, but only 39 given [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:712]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_100M_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_proc_sys_reset_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_100M_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_proc_sys_reset_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_100M_0' is unconnected for instance 'proc_sys_reset_100M' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:752]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_100M_0' is unconnected for instance 'proc_sys_reset_100M' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:752]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_proc_sys_reset_100M_0' is unconnected for instance 'proc_sys_reset_100M' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:752]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_100M' of module 'design_1_proc_sys_reset_100M_0' has 10 connections declared, but only 7 given [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:752]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_200M_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_proc_sys_reset_200M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_200M_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_proc_sys_reset_200M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_200M_0' is unconnected for instance 'proc_sys_reset_200M' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:760]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_200M_0' is unconnected for instance 'proc_sys_reset_200M' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:760]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_proc_sys_reset_200M_0' is unconnected for instance 'proc_sys_reset_200M' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:760]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_200M' of module 'design_1_proc_sys_reset_200M_0' has 10 connections declared, but only 7 given [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:760]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARREADY' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RLAST' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RVALID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RRESP' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RDATA' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_AWREADY' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_BVALID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_WREADY' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_BRESP' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_BID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_WCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_WACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 173 connections declared, but only 150 given [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1629]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3009]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (0#1) [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3009]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1D3SAH3' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3134]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1D3SAH3' (0#1) [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3134]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_P3UMW5' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3280]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_auto_cc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_cc_0' is unconnected for instance 'auto_cc' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3443]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_cc_0' is unconnected for instance 'auto_cc' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3443]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'design_1_auto_cc_0' has 42 connections declared, but only 40 given [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3443]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_P3UMW5' (0#1) [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3280]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1E9R4HW' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3486]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_1' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_auto_cc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_1' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_auto_cc_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_cc_1' is unconnected for instance 'auto_cc' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3649]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_cc_1' is unconnected for instance 'auto_cc' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3649]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'design_1_auto_cc_1' has 42 connections declared, but only 40 given [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3649]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1E9R4HW' (0#1) [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3486]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_NB1YAO' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3692]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_NB1YAO' (0#1) [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3692]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1FZ4A9T' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3838]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1FZ4A9T' (0#1) [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3838]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_MPDFMR' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3963]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_MPDFMR' (0#1) [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3963]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_1GV49DU' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:4095]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_2' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_auto_cc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_2' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_auto_cc_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_cc_2' is unconnected for instance 'auto_cc' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:4258]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_cc_2' is unconnected for instance 'auto_cc' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:4258]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'design_1_auto_cc_2' has 42 connections declared, but only 40 given [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:4258]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_1GV49DU' (0#1) [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:4095]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:4301]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_2' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_2' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (0#1) [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:4301]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (0#1) [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1629]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_axi4s_vid_out_0_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_v_axi4s_vid_out_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_axi4s_vid_out_0_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_v_axi4s_vid_out_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'vid_vblank' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1116]
WARNING: [Synth 8-7071] port 'vid_hblank' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1116]
WARNING: [Synth 8-7071] port 'vid_field_id' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1116]
WARNING: [Synth 8-7071] port 'locked' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1116]
WARNING: [Synth 8-7071] port 'overflow' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1116]
WARNING: [Synth 8-7071] port 'underflow' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1116]
WARNING: [Synth 8-7071] port 'fifo_read_level' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1116]
WARNING: [Synth 8-7071] port 'status' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1116]
WARNING: [Synth 8-7071] port 'sof_state_out' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1116]
WARNING: [Synth 8-7023] instance 'v_axi4s_vid_out_0' of module 'design_1_v_axi4s_vid_out_0_0' has 32 connections declared, but only 23 given [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1116]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_v_demosaic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_v_demosaic_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_v_gamma_lut_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_v_gamma_lut_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tc_0_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_v_tc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tc_0_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/.Xil/Vivado-6836-DESKTOP-6MEICMT/realtime/design_1_v_tc_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'irq' of module 'design_1_v_tc_0_0' is unconnected for instance 'v_tc_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1218]
WARNING: [Synth 8-7071] port 'fsync_out' of module 'design_1_v_tc_0_0' is unconnected for instance 'v_tc_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1218]
WARNING: [Synth 8-7023] instance 'v_tc_0' of module 'design_1_v_tc_0_0' has 33 connections declared, but only 31 given [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1218]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (0#1) [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In104[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2519.418 ; gain = 515.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2537.285 ; gain = 533.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2537.285 ; gain = 533.746
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2549.336 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_100M_0/design_1_proc_sys_reset_100M_0/design_1_proc_sys_reset_100M_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_100M'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_100M_0/design_1_proc_sys_reset_100M_0/design_1_proc_sys_reset_100M_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_100M'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0_in_context.xdc] for cell 'design_1_i/axi_dynclk_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0_in_context.xdc] for cell 'design_1_i/axi_dynclk_0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_200M_0/design_1_proc_sys_reset_200M_0/design_1_proc_sys_reset_200M_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_200M'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_200M_0/design_1_proc_sys_reset_200M_0/design_1_proc_sys_reset_200M_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_200M'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_in_context.xdc] for cell 'design_1_i/axi_vdma_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_in_context.xdc] for cell 'design_1_i/axi_vdma_0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_in_context.xdc] for cell 'design_1_i/axi_vdma_1'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_in_context.xdc] for cell 'design_1_i/axi_vdma_1'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0_in_context.xdc] for cell 'design_1_i/axis_subset_converter_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0_in_context.xdc] for cell 'design_1_i/axis_subset_converter_0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0/design_1_auto_cc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m02_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0/design_1_auto_cc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m02_couplers/auto_cc'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1/design_1_auto_cc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m03_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1/design_1_auto_cc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m03_couplers/auto_cc'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2/design_1_auto_cc_2_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m07_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2/design_1_auto_cc_2_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m07_couplers/auto_cc'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0_in_context.xdc] for cell 'design_1_i/v_demosaic_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0_in_context.xdc] for cell 'design_1_i/v_demosaic_0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0_in_context.xdc] for cell 'design_1_i/v_gamma_lut_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0_in_context.xdc] for cell 'design_1_i/v_gamma_lut_0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Parsing XDC File [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/constrs_1/new/hdmi_out.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/constrs_1/new/hdmi_out.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/constrs_1/new/hdmi_out.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/constrs_1/new/mipi.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/constrs_1/new/mipi.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/constrs_1/new/mipi.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/constrs_1/new/system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/constrs_1/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2593.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2593.641 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/axi_gpio_0' at clock pin 's_axi_aclk' is different from the actual clock period '7.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2593.641 ; gain = 590.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z035ffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2593.641 ; gain = 590.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 262).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 263).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_clk_hs_n. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_clk_hs_n. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_clk_hs_p. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_clk_hs_p. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_hs_n[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_hs_n[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_hs_n[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_hs_n[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_hs_p[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_hs_p[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_hs_p[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_hs_p[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 14).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/proc_sys_reset_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dynclk_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/proc_sys_reset_200M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_1/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_vdma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_vdma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axis_subset_converter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mipi_csi2_rx_subsyst_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/m02_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/m03_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/m07_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/v_demosaic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/v_gamma_lut_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/v_tc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlconcat_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2593.641 ; gain = 590.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2593.641 ; gain = 590.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1000 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2593.641 ; gain = 590.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2593.641 ; gain = 590.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2593.641 ; gain = 590.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2593.641 ; gain = 590.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2593.641 ; gain = 590.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2593.641 ; gain = 590.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2593.641 ; gain = 590.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2593.641 ; gain = 590.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2593.641 ; gain = 590.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2593.641 ; gain = 590.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |design_1_auto_pc_0                 |         1|
|2     |design_1_auto_pc_1                 |         1|
|3     |design_1_xbar_0                    |         1|
|4     |design_1_auto_cc_0                 |         1|
|5     |design_1_auto_cc_1                 |         1|
|6     |design_1_auto_cc_2                 |         1|
|7     |design_1_auto_pc_2                 |         1|
|8     |design_1_axi_dynclk_0_0            |         1|
|9     |design_1_axi_gpio_0_0              |         1|
|10    |design_1_axi_vdma_0_0              |         1|
|11    |design_1_axi_vdma_1_0              |         1|
|12    |design_1_axis_subset_converter_0_0 |         1|
|13    |design_1_mipi_csi2_rx_subsyst_0_0  |         1|
|14    |design_1_proc_sys_reset_100M_0     |         1|
|15    |design_1_proc_sys_reset_200M_0     |         1|
|16    |design_1_processing_system7_0_0    |         1|
|17    |design_1_v_axi4s_vid_out_0_0       |         1|
|18    |design_1_v_demosaic_0_0            |         1|
|19    |design_1_v_gamma_lut_0_0           |         1|
|20    |design_1_v_tc_0_0                  |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |design_1_auto_cc                 |     3|
|4     |design_1_auto_pc                 |     3|
|7     |design_1_axi_dynclk_0            |     1|
|8     |design_1_axi_gpio_0              |     1|
|9     |design_1_axi_vdma_0              |     1|
|10    |design_1_axi_vdma_1              |     1|
|11    |design_1_axis_subset_converter_0 |     1|
|12    |design_1_mipi_csi2_rx_subsyst_0  |     1|
|13    |design_1_proc_sys_reset_100M     |     1|
|14    |design_1_proc_sys_reset_200M     |     1|
|15    |design_1_processing_system7_0    |     1|
|16    |design_1_v_axi4s_vid_out_0       |     1|
|17    |design_1_v_demosaic_0            |     1|
|18    |design_1_v_gamma_lut_0           |     1|
|19    |design_1_v_tc_0                  |     1|
|20    |design_1_xbar                    |     1|
|21    |IBUF                             |     6|
|22    |IOBUF                            |     5|
|23    |OBUF                             |    30|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2593.641 ; gain = 590.102
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 2593.641 ; gain = 533.746
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2593.641 ; gain = 590.102
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2593.641 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2593.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

Synth Design complete | Checksum: 31606bb
INFO: [Common 17-83] Releasing license: Synthesis
101 Infos, 173 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2593.641 ; gain = 1088.391
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 12 17:32:25 2023...
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_100M_0/design_1_proc_sys_reset_100M_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_200M_0/design_1_proc_sys_reset_200M_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_interconnect_0_0/design_1_axi_interconnect_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_interconnect_1_0/design_1_axi_interconnect_1_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/sources_1/bd/design_1/ip/design_1_ps8_0_axi_periph_0/design_1_ps8_0_axi_periph_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xml. It will be created.
[Tue Dec 12 17:32:27 2023] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:09:32 . Memory (MB): peak = 2089.059 ; gain = 0.000
# wait_on_run impl_1
[Tue Dec 12 17:32:27 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/auto_create_project/my_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx2023.1/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.cache/ip 
Command: link_design -top design_1_wrapper -part xc7z035ffg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0.dcp' for cell 'design_1_i/axi_dynclk_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.dcp' for cell 'design_1_i/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.dcp' for cell 'design_1_i/axi_vdma_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0.dcp' for cell 'design_1_i/axis_subset_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0.dcp' for cell 'design_1_i/mipi_csi2_rx_subsyst_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_100M_0/design_1_proc_sys_reset_100M_0.dcp' for cell 'design_1_i/proc_sys_reset_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_200M_0/design_1_proc_sys_reset_200M_0.dcp' for cell 'design_1_i/proc_sys_reset_200M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0.dcp' for cell 'design_1_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0.dcp' for cell 'design_1_i/v_demosaic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0.dcp' for cell 'design_1_i/v_gamma_lut_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0.dcp' for cell 'design_1_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/m02_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/m03_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2.dcp' for cell 'design_1_i/ps8_0_axi_periph/m07_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_d10d_phy_0.dcp' for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/phy'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_1/bd_d10d_r_sync_0.dcp' for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_rx_0.dcp' for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_4/bd_d10d_vfb_0_0.dcp' for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_0/bd_d10d_xbar_0.dcp' for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/xbar'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.519 . Memory (MB): peak = 2150.598 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1438 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_100M_0/design_1_proc_sys_reset_100M_0_board.xdc] for cell 'design_1_i/proc_sys_reset_100M/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_100M_0/design_1_proc_sys_reset_100M_0_board.xdc] for cell 'design_1_i/proc_sys_reset_100M/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_100M_0/design_1_proc_sys_reset_100M_0.xdc] for cell 'design_1_i/proc_sys_reset_100M/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_100M_0/design_1_proc_sys_reset_100M_0.xdc] for cell 'design_1_i/proc_sys_reset_100M/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_200M_0/design_1_proc_sys_reset_200M_0_board.xdc] for cell 'design_1_i/proc_sys_reset_200M/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_200M_0/design_1_proc_sys_reset_200M_0_board.xdc] for cell 'design_1_i/proc_sys_reset_200M/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_200M_0/design_1_proc_sys_reset_200M_0.xdc] for cell 'design_1_i/proc_sys_reset_200M/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_200M_0/design_1_proc_sys_reset_200M_0.xdc] for cell 'design_1_i/proc_sys_reset_200M/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc] for cell 'design_1_i/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:64]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:68]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:72]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:80]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:84]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-4' is a duplicate and will not be added again. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:112]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:132]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:156]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:160]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:168]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:172]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:188]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:204]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:208]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:220]
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc] for cell 'design_1_i/axi_vdma_1/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:64]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:108]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:120]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:124]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:136]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:144]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:148]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:156]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:160]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:168]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:172]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:204]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:208]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:220]
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_1/bd_d10d_r_sync_0_board.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_1/bd_d10d_r_sync_0_board.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_1/bd_d10d_r_sync_0.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_1/bd_d10d_r_sync_0.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_rx_0.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_rx_0.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_d10d_phy_0.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_d10d_phy_0.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_board.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_board.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst'
Parsing XDC File [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/constrs_1/new/hdmi_out.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/constrs_1/new/hdmi_out.xdc]
Parsing XDC File [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/constrs_1/new/mipi.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/constrs_1/new/mipi.xdc]
Parsing XDC File [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/constrs_1/new/system.xdc]
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_clocks.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_clocks.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_d10d_phy_0_clocks.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst'
WARNING: [Vivado 12-508] No pins matched '*en_hs_datapath_reg/C'. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_d10d_phy_0_clocks.xdc:74]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-11' -from list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_d10d_phy_0_clocks.xdc:74]
WARNING: [Vivado 12-508] No pins matched '*init_done_reg/C'. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_d10d_phy_0_clocks.xdc:75]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-11' -from list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_d10d_phy_0_clocks.xdc:75]
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_d10d_phy_0_clocks.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_impl.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_impl.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/m03_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/m03_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/m07_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/m07_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0.xdc] for cell 'design_1_i/v_demosaic_0/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0.xdc] for cell 'design_1_i/v_demosaic_0/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0.xdc] for cell 'design_1_i/v_gamma_lut_0/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0.xdc] for cell 'design_1_i/v_gamma_lut_0/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc:2]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2961.609 ; gain = 640.629
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
INFO: [Project 1-1714] 274 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 6 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2961.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 19 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

39 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2961.609 ; gain = 1426.945
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2961.609 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ffd3837c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.874 . Memory (MB): peak = 2961.609 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 19 inverters resulting in an inversion of 279 pins
INFO: [Opt 31-138] Pushed 8 inverter(s) to 43 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19b2722eb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3330.289 ; gain = 35.480
INFO: [Opt 31-389] Phase Retarget created 320 cells and removed 1720 cells
INFO: [Opt 31-1021] In phase Retarget, 204 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1f3949390

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3330.289 ; gain = 35.480
INFO: [Opt 31-389] Phase Constant propagation created 26 cells and removed 501 cells
INFO: [Opt 31-1021] In phase Constant propagation, 570 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d04ff004

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3330.289 ; gain = 35.480
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 5123 cells
INFO: [Opt 31-1021] In phase Sweep, 420 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1d04ff004

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3330.289 ; gain = 35.480
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 25dbcb0c8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3330.289 ; gain = 35.480
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 26ad19ab5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3330.289 ; gain = 35.480
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 151 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             320  |            1720  |                                            204  |
|  Constant propagation         |              26  |             501  |                                            570  |
|  Sweep                        |               0  |            5123  |                                            420  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            151  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 3330.289 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 25614351b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3330.289 ; gain = 35.480

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 40 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 23 newly gated: 0 Total Ports: 80
Number of Flops added for Enable Generation: 4

Ending PowerOpt Patch Enables Task | Checksum: 243b2e87f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 3717.629 ; gain = 0.000
Ending Power Optimization Task | Checksum: 243b2e87f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3717.629 ; gain = 387.340

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1b6f62388

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3717.629 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1b6f62388

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3717.629 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3717.629 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1b6f62388

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3717.629 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 3717.629 ; gain = 756.020
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 3717.629 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3717.629 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3717.629 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 105d19ffc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3717.629 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3717.629 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e2ca9943

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3717.629 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16b3de8a6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3717.629 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16b3de8a6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3717.629 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 16b3de8a6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3717.629 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a5115099

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3717.629 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1960a351d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3717.629 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1960a351d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3717.629 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1963c62ad

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 3717.629 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1090 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 441 nets or LUTs. Breaked 0 LUT, combined 441 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3717.629 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            441  |                   441  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            441  |                   441  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: ab8ca066

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 3717.629 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 150e5314a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3717.629 ; gain = 0.000
Phase 2 Global Placement | Checksum: 150e5314a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3717.629 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ddc9d24e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 3717.629 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 151c82837

Time (s): cpu = 00:00:39 ; elapsed = 00:00:23 . Memory (MB): peak = 3717.629 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: acff11a5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 3717.629 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 198b324bf

Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 3717.629 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: f2591423

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 3717.629 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: a9533a08

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 3717.629 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 173ce664e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 3717.629 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 173ce664e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 3717.629 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ace98bc3

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.926 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bc005e38

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3717.629 ; gain = 0.000
INFO: [Place 46-33] Processed net design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1bc005e38

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3717.629 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ace98bc3

Time (s): cpu = 00:00:56 ; elapsed = 00:00:36 . Memory (MB): peak = 3717.629 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.926. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1cd4368df

Time (s): cpu = 00:00:57 ; elapsed = 00:00:36 . Memory (MB): peak = 3717.629 ; gain = 0.000

Time (s): cpu = 00:00:57 ; elapsed = 00:00:36 . Memory (MB): peak = 3717.629 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1cd4368df

Time (s): cpu = 00:00:57 ; elapsed = 00:00:36 . Memory (MB): peak = 3717.629 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cd4368df

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 3717.629 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1cd4368df

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 3717.629 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1cd4368df

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 3717.629 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3717.629 ; gain = 0.000

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 3717.629 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23f686be2

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 3717.629 ; gain = 0.000
Ending Placer Task | Checksum: 17d00ddaf

Time (s): cpu = 00:00:58 ; elapsed = 00:00:37 . Memory (MB): peak = 3717.629 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:01 ; elapsed = 00:00:39 . Memory (MB): peak = 3717.629 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 3717.629 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 3717.629 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3717.629 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3717.629 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3717.629 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3717.629 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3717.629 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: abfb02b2 ConstDB: 0 ShapeSum: d105dafd RouteDB: 0
Post Restoration Checksum: NetGraph: f6a017ad | NumContArr: 1fdd84fa | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 12f87f254

Time (s): cpu = 00:01:04 ; elapsed = 00:01:00 . Memory (MB): peak = 3998.703 ; gain = 226.141

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 12f87f254

Time (s): cpu = 00:01:04 ; elapsed = 00:01:01 . Memory (MB): peak = 3998.703 ; gain = 226.141

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 12f87f254

Time (s): cpu = 00:01:05 ; elapsed = 00:01:01 . Memory (MB): peak = 3998.703 ; gain = 226.141
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19e697f55

Time (s): cpu = 00:01:15 ; elapsed = 00:01:08 . Memory (MB): peak = 4040.871 ; gain = 268.309
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.062  | TNS=0.000  | WHS=-0.365 | THS=-1276.716|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 156796719

Time (s): cpu = 00:01:21 ; elapsed = 00:01:11 . Memory (MB): peak = 4040.871 ; gain = 268.309
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.062  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 123337f2a

Time (s): cpu = 00:01:21 ; elapsed = 00:01:12 . Memory (MB): peak = 4040.871 ; gain = 268.309

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000540804 %
  Global Horizontal Routing Utilization  = 8.61252e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 29667
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 29666
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 13b73b860

Time (s): cpu = 00:01:22 ; elapsed = 00:01:12 . Memory (MB): peak = 4040.871 ; gain = 268.309

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 13b73b860

Time (s): cpu = 00:01:22 ; elapsed = 00:01:12 . Memory (MB): peak = 4040.871 ; gain = 268.309
Phase 3 Initial Routing | Checksum: 1b9ce66ee

Time (s): cpu = 00:01:27 ; elapsed = 00:01:15 . Memory (MB): peak = 4040.871 ; gain = 268.309

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1480
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.000  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 284e9fc5e

Time (s): cpu = 00:01:36 ; elapsed = 00:01:21 . Memory (MB): peak = 4040.871 ; gain = 268.309
Phase 4 Rip-up And Reroute | Checksum: 284e9fc5e

Time (s): cpu = 00:01:36 ; elapsed = 00:01:21 . Memory (MB): peak = 4040.871 ; gain = 268.309

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 284e9fc5e

Time (s): cpu = 00:01:36 ; elapsed = 00:01:21 . Memory (MB): peak = 4040.871 ; gain = 268.309

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 284e9fc5e

Time (s): cpu = 00:01:36 ; elapsed = 00:01:21 . Memory (MB): peak = 4040.871 ; gain = 268.309
Phase 5 Delay and Skew Optimization | Checksum: 284e9fc5e

Time (s): cpu = 00:01:36 ; elapsed = 00:01:21 . Memory (MB): peak = 4040.871 ; gain = 268.309

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ac2af74a

Time (s): cpu = 00:01:38 ; elapsed = 00:01:22 . Memory (MB): peak = 4040.871 ; gain = 268.309
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.044  | TNS=0.000  | WHS=0.054  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 279dc4e1a

Time (s): cpu = 00:01:38 ; elapsed = 00:01:22 . Memory (MB): peak = 4040.871 ; gain = 268.309
Phase 6 Post Hold Fix | Checksum: 279dc4e1a

Time (s): cpu = 00:01:38 ; elapsed = 00:01:22 . Memory (MB): peak = 4040.871 ; gain = 268.309

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.28831 %
  Global Horizontal Routing Utilization  = 1.71699 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d6d41743

Time (s): cpu = 00:01:39 ; elapsed = 00:01:22 . Memory (MB): peak = 4040.871 ; gain = 268.309

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d6d41743

Time (s): cpu = 00:01:39 ; elapsed = 00:01:22 . Memory (MB): peak = 4040.871 ; gain = 268.309

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11bb0bc6b

Time (s): cpu = 00:01:40 ; elapsed = 00:01:24 . Memory (MB): peak = 4040.871 ; gain = 268.309

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.044  | TNS=0.000  | WHS=0.054  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 11bb0bc6b

Time (s): cpu = 00:01:42 ; elapsed = 00:01:25 . Memory (MB): peak = 4040.871 ; gain = 268.309
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 150dd948a

Time (s): cpu = 00:01:43 ; elapsed = 00:01:25 . Memory (MB): peak = 4040.871 ; gain = 268.309

Time (s): cpu = 00:01:43 ; elapsed = 00:01:25 . Memory (MB): peak = 4040.871 ; gain = 268.309

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
127 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:48 ; elapsed = 00:01:28 . Memory (MB): peak = 4040.871 ; gain = 323.242
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4123.691 ; gain = 82.820
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
137 Infos, 78 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4138.086 ; gain = 14.395
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4188.875 ; gain = 15.852
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4188.875 ; gain = 32.898
INFO: [Common 17-206] Exiting Vivado at Tue Dec 12 17:36:30 2023...
[Tue Dec 12 17:36:35 2023] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:04:08 . Memory (MB): peak = 2089.059 ; gain = 0.000
# synth_design -top $bdWrapperName
Command: synth_design -top design_1_wrapper
Starting synth_design
Using part: xc7z035ffg676-2
WARNING: [Vivado_Tcl 4-391] The following IPs are missing output products for Synthesis target. These output products could be required for synthesis, please generate the output products using the generate_target or synth_ip command before running synth_design.
c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0.xci
c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24912
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2736.016 ; gain = 410.125
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx2023.1/Vivado/2023.1/scripts/rt/data/unisim_comp.v:76334]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [D:/Xilinx2023.1/Vivado/2023.1/scripts/rt/data/unisim_comp.v:76334]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dynclk_0_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_axi_dynclk_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dynclk_0_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_axi_dynclk_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'PXL_CLK_5X_O' of module 'design_1_axi_dynclk_0_0' is unconnected for instance 'axi_dynclk_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:489]
WARNING: [Synth 8-7071] port 'LOCKED_O' of module 'design_1_axi_dynclk_0_0' is unconnected for instance 'axi_dynclk_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:489]
WARNING: [Synth 8-7023] instance 'axi_dynclk_0' of module 'design_1_axi_dynclk_0_0' has 25 connections declared, but only 23 given [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:489]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1259]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:4769]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:4769]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1259]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_1_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1459]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_HS4N6K' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:4606]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_HS4N6K' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:4606]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_1_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1459]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_vdma_0_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_axi_vdma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_vdma_0_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_axi_vdma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 's2mm_frame_ptr_out' of module 'design_1_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:610]
WARNING: [Synth 8-7023] instance 'axi_vdma_0' of module 'design_1_axi_vdma_0_0' has 44 connections declared, but only 43 given [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:610]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_vdma_1_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_axi_vdma_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_vdma_1_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_axi_vdma_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_frame_ptr_out' of module 'design_1_axi_vdma_1_0' is unconnected for instance 'axi_vdma_1' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:654]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'design_1_axi_vdma_1_0' is unconnected for instance 'axi_vdma_1' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:654]
WARNING: [Synth 8-7023] instance 'axi_vdma_1' of module 'design_1_axi_vdma_1_0' has 41 connections declared, but only 39 given [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:654]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_subset_converter_0_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_axis_subset_converter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_subset_converter_0_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_axis_subset_converter_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_tstrb' of module 'design_1_axis_subset_converter_0_0' is unconnected for instance 'axis_subset_converter_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:694]
WARNING: [Synth 8-7071] port 'm_axis_tid' of module 'design_1_axis_subset_converter_0_0' is unconnected for instance 'axis_subset_converter_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:694]
WARNING: [Synth 8-7071] port 'm_axis_tdest' of module 'design_1_axis_subset_converter_0_0' is unconnected for instance 'axis_subset_converter_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:694]
WARNING: [Synth 8-7023] instance 'axis_subset_converter_0' of module 'design_1_axis_subset_converter_0_0' has 20 connections declared, but only 17 given [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:694]
INFO: [Synth 8-6157] synthesizing module 'design_1_mipi_csi2_rx_subsyst_0_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_mipi_csi2_rx_subsyst_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mipi_csi2_rx_subsyst_0_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_mipi_csi2_rx_subsyst_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'dlyctrl_rdy_out' of module 'design_1_mipi_csi2_rx_subsyst_0_0' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:712]
WARNING: [Synth 8-7071] port 'rxbyteclkhs' of module 'design_1_mipi_csi2_rx_subsyst_0_0' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:712]
WARNING: [Synth 8-7071] port 'system_rst_out' of module 'design_1_mipi_csi2_rx_subsyst_0_0' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:712]
WARNING: [Synth 8-7023] instance 'mipi_csi2_rx_subsyst_0' of module 'design_1_mipi_csi2_rx_subsyst_0_0' has 42 connections declared, but only 39 given [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:712]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_100M_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_proc_sys_reset_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_100M_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_proc_sys_reset_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_100M_0' is unconnected for instance 'proc_sys_reset_100M' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:752]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_100M_0' is unconnected for instance 'proc_sys_reset_100M' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:752]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_proc_sys_reset_100M_0' is unconnected for instance 'proc_sys_reset_100M' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:752]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_100M' of module 'design_1_proc_sys_reset_100M_0' has 10 connections declared, but only 7 given [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:752]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_200M_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_proc_sys_reset_200M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_200M_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_proc_sys_reset_200M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_200M_0' is unconnected for instance 'proc_sys_reset_200M' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:760]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_200M_0' is unconnected for instance 'proc_sys_reset_200M' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:760]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_proc_sys_reset_200M_0' is unconnected for instance 'proc_sys_reset_200M' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:760]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_200M' of module 'design_1_proc_sys_reset_200M_0' has 10 connections declared, but only 7 given [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:760]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARREADY' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RLAST' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RVALID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RRESP' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RDATA' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_AWREADY' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_BVALID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_WREADY' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_BRESP' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_BID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_WCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_WACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 173 connections declared, but only 150 given [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:768]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1629]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3009]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3009]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1D3SAH3' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3134]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1D3SAH3' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3134]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_P3UMW5' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3280]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_auto_cc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_cc_0' is unconnected for instance 'auto_cc' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3443]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_cc_0' is unconnected for instance 'auto_cc' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3443]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'design_1_auto_cc_0' has 42 connections declared, but only 40 given [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3443]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_P3UMW5' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3280]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1E9R4HW' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3486]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_1' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_auto_cc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_1' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_auto_cc_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_cc_1' is unconnected for instance 'auto_cc' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3649]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_cc_1' is unconnected for instance 'auto_cc' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3649]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'design_1_auto_cc_1' has 42 connections declared, but only 40 given [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3649]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1E9R4HW' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3486]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_NB1YAO' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3692]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_NB1YAO' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3692]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1FZ4A9T' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3838]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1FZ4A9T' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3838]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_MPDFMR' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3963]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_MPDFMR' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:3963]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_1GV49DU' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:4095]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_2' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_auto_cc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_2' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_auto_cc_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_cc_2' is unconnected for instance 'auto_cc' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:4258]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_cc_2' is unconnected for instance 'auto_cc' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:4258]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'design_1_auto_cc_2' has 42 connections declared, but only 40 given [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:4258]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_1GV49DU' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:4095]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:4301]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_2' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_2' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:4301]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1629]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_axi4s_vid_out_0_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_v_axi4s_vid_out_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_axi4s_vid_out_0_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_v_axi4s_vid_out_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'vid_vblank' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1116]
WARNING: [Synth 8-7071] port 'vid_hblank' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1116]
WARNING: [Synth 8-7071] port 'vid_field_id' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1116]
WARNING: [Synth 8-7071] port 'locked' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1116]
WARNING: [Synth 8-7071] port 'overflow' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1116]
WARNING: [Synth 8-7071] port 'underflow' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1116]
WARNING: [Synth 8-7071] port 'fifo_read_level' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1116]
WARNING: [Synth 8-7071] port 'status' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1116]
WARNING: [Synth 8-7071] port 'sof_state_out' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1116]
WARNING: [Synth 8-7023] instance 'v_axi4s_vid_out_0' of module 'design_1_v_axi4s_vid_out_0_0' has 32 connections declared, but only 23 given [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1116]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_v_demosaic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_v_demosaic_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_v_gamma_lut_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_v_gamma_lut_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tc_0_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_v_tc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tc_0_0' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/.Xil/Vivado-22248-DESKTOP-6MEICMT/realtime/design_1_v_tc_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'irq' of module 'design_1_v_tc_0_0' is unconnected for instance 'v_tc_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1218]
WARNING: [Synth 8-7071] port 'fsync_out' of module 'design_1_v_tc_0_0' is unconnected for instance 'v_tc_0' [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1218]
WARNING: [Synth 8-7023] instance 'v_tc_0' of module 'design_1_v_tc_0_0' has 33 connections declared, but only 31 given [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:1218]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (0#1) [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In104[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2843.004 ; gain = 517.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2860.867 ; gain = 534.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2860.867 ; gain = 534.977
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2860.867 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_100M_0/design_1_proc_sys_reset_100M_0/design_1_proc_sys_reset_100M_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_100M'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_100M_0/design_1_proc_sys_reset_100M_0/design_1_proc_sys_reset_100M_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_100M'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0_in_context.xdc] for cell 'design_1_i/axi_dynclk_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0_in_context.xdc] for cell 'design_1_i/axi_dynclk_0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_200M_0/design_1_proc_sys_reset_200M_0/design_1_proc_sys_reset_200M_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_200M'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_200M_0/design_1_proc_sys_reset_200M_0/design_1_proc_sys_reset_200M_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_200M'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_in_context.xdc] for cell 'design_1_i/axi_vdma_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_in_context.xdc] for cell 'design_1_i/axi_vdma_0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_in_context.xdc] for cell 'design_1_i/axi_vdma_1'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_in_context.xdc] for cell 'design_1_i/axi_vdma_1'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0_in_context.xdc] for cell 'design_1_i/axis_subset_converter_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0_in_context.xdc] for cell 'design_1_i/axis_subset_converter_0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0/design_1_auto_cc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m02_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0/design_1_auto_cc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m02_couplers/auto_cc'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1/design_1_auto_cc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m03_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1/design_1_auto_cc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m03_couplers/auto_cc'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2/design_1_auto_cc_2_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m07_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2/design_1_auto_cc_2_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/m07_couplers/auto_cc'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0_in_context.xdc] for cell 'design_1_i/v_demosaic_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0_in_context.xdc] for cell 'design_1_i/v_demosaic_0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0_in_context.xdc] for cell 'design_1_i/v_gamma_lut_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0_in_context.xdc] for cell 'design_1_i/v_gamma_lut_0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Parsing XDC File [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/constrs_1/new/hdmi_out.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/constrs_1/new/hdmi_out.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/constrs_1/new/hdmi_out.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/constrs_1/new/mipi.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/constrs_1/new/mipi.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/constrs_1/new/mipi.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/constrs_1/new/system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/constrs_1/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2917.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2917.227 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/axi_gpio_0' at clock pin 's_axi_aclk' is different from the actual clock period '7.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2917.227 ; gain = 591.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z035ffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2917.227 ; gain = 591.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 262).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 263).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_clk_hs_n. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_clk_hs_n. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_clk_hs_p. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_clk_hs_p. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_hs_n[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_hs_n[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_hs_n[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_hs_n[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_hs_p[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_hs_p[0]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_hs_p[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_hs_p[1]. (constraint file  c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 14).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/proc_sys_reset_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dynclk_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/proc_sys_reset_200M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_1/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_vdma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_vdma_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axis_subset_converter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mipi_csi2_rx_subsyst_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/m02_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/m03_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/m07_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/v_demosaic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/v_gamma_lut_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/v_tc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlconcat_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2917.227 ; gain = 591.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2917.227 ; gain = 591.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1000 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2917.227 ; gain = 591.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2917.227 ; gain = 591.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2917.227 ; gain = 591.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2917.227 ; gain = 591.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2917.227 ; gain = 591.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2917.227 ; gain = 591.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2917.227 ; gain = 591.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2917.227 ; gain = 591.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2917.227 ; gain = 591.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2917.227 ; gain = 591.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |design_1_auto_pc_0                 |         1|
|2     |design_1_auto_pc_1                 |         1|
|3     |design_1_xbar_0                    |         1|
|4     |design_1_auto_cc_0                 |         1|
|5     |design_1_auto_cc_1                 |         1|
|6     |design_1_auto_cc_2                 |         1|
|7     |design_1_auto_pc_2                 |         1|
|8     |design_1_axi_dynclk_0_0            |         1|
|9     |design_1_axi_gpio_0_0              |         1|
|10    |design_1_axi_vdma_0_0              |         1|
|11    |design_1_axi_vdma_1_0              |         1|
|12    |design_1_axis_subset_converter_0_0 |         1|
|13    |design_1_mipi_csi2_rx_subsyst_0_0  |         1|
|14    |design_1_proc_sys_reset_100M_0     |         1|
|15    |design_1_proc_sys_reset_200M_0     |         1|
|16    |design_1_processing_system7_0_0    |         1|
|17    |design_1_v_axi4s_vid_out_0_0       |         1|
|18    |design_1_v_demosaic_0_0            |         1|
|19    |design_1_v_gamma_lut_0_0           |         1|
|20    |design_1_v_tc_0_0                  |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |design_1_auto_cc                 |     3|
|4     |design_1_auto_pc                 |     3|
|7     |design_1_axi_dynclk_0            |     1|
|8     |design_1_axi_gpio_0              |     1|
|9     |design_1_axi_vdma_0              |     1|
|10    |design_1_axi_vdma_1              |     1|
|11    |design_1_axis_subset_converter_0 |     1|
|12    |design_1_mipi_csi2_rx_subsyst_0  |     1|
|13    |design_1_proc_sys_reset_100M     |     1|
|14    |design_1_proc_sys_reset_200M     |     1|
|15    |design_1_processing_system7_0    |     1|
|16    |design_1_v_axi4s_vid_out_0       |     1|
|17    |design_1_v_demosaic_0            |     1|
|18    |design_1_v_gamma_lut_0           |     1|
|19    |design_1_v_tc_0                  |     1|
|20    |design_1_xbar                    |     1|
|21    |IBUF                             |     6|
|22    |IOBUF                            |     5|
|23    |OBUF                             |    30|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2917.227 ; gain = 591.336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 2917.227 ; gain = 534.977
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2917.227 ; gain = 591.336
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0.dcp' for cell 'design_1_i/axi_dynclk_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.dcp' for cell 'design_1_i/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.dcp' for cell 'design_1_i/axi_vdma_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0.dcp' for cell 'design_1_i/axis_subset_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0.dcp' for cell 'design_1_i/mipi_csi2_rx_subsyst_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_100M_0/design_1_proc_sys_reset_100M_0.dcp' for cell 'design_1_i/proc_sys_reset_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_200M_0/design_1_proc_sys_reset_200M_0.dcp' for cell 'design_1_i/proc_sys_reset_200M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0.dcp' for cell 'design_1_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0.dcp' for cell 'design_1_i/v_demosaic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0.dcp' for cell 'design_1_i/v_gamma_lut_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0.dcp' for cell 'design_1_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/m02_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/m03_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2.dcp' for cell 'design_1_i/ps8_0_axi_periph/m07_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_d10d_phy_0.dcp' for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/phy'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_1/bd_d10d_r_sync_0.dcp' for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_rx_0.dcp' for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_4/bd_d10d_vfb_0_0.dcp' for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_0/bd_d10d_xbar_0.dcp' for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/xbar'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.522 . Memory (MB): peak = 2917.227 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1438 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_100M_0/design_1_proc_sys_reset_100M_0_board.xdc] for cell 'design_1_i/proc_sys_reset_100M/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_100M_0/design_1_proc_sys_reset_100M_0_board.xdc] for cell 'design_1_i/proc_sys_reset_100M/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_100M_0/design_1_proc_sys_reset_100M_0.xdc] for cell 'design_1_i/proc_sys_reset_100M/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_100M_0/design_1_proc_sys_reset_100M_0.xdc] for cell 'design_1_i/proc_sys_reset_100M/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_200M_0/design_1_proc_sys_reset_200M_0_board.xdc] for cell 'design_1_i/proc_sys_reset_200M/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_200M_0/design_1_proc_sys_reset_200M_0_board.xdc] for cell 'design_1_i/proc_sys_reset_200M/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_200M_0/design_1_proc_sys_reset_200M_0.xdc] for cell 'design_1_i/proc_sys_reset_200M/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_200M_0/design_1_proc_sys_reset_200M_0.xdc] for cell 'design_1_i/proc_sys_reset_200M/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc] for cell 'design_1_i/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:64]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:68]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:72]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:80]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:84]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-4' is a duplicate and will not be added again. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:112]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:132]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:156]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:160]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:168]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:172]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:188]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:204]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:208]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:220]
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc] for cell 'design_1_i/axi_vdma_1/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:64]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:108]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:120]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:124]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:136]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:144]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:148]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:156]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:160]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:168]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:172]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:204]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:208]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc:220]
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_1/bd_d10d_r_sync_0_board.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_1/bd_d10d_r_sync_0_board.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_1/bd_d10d_r_sync_0.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_1/bd_d10d_r_sync_0.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_rx_0.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_rx_0.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_d10d_phy_0.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_d10d_phy_0.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_board.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_board.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst'
Parsing XDC File [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/constrs_1/new/hdmi_out.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/constrs_1/new/hdmi_out.xdc]
Parsing XDC File [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/constrs_1/new/mipi.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/constrs_1/new/mipi.xdc]
Parsing XDC File [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.srcs/constrs_1/new/system.xdc]
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_clocks.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0_clocks.xdc] for cell 'design_1_i/axi_vdma_1/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_d10d_phy_0_clocks.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst'
WARNING: [Vivado 12-508] No pins matched '*en_hs_datapath_reg/C'. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_d10d_phy_0_clocks.xdc:74]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-11' -from list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_d10d_phy_0_clocks.xdc:74]
WARNING: [Vivado 12-508] No pins matched '*init_done_reg/C'. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_d10d_phy_0_clocks.xdc:75]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-11' -from list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_d10d_phy_0_clocks.xdc:75]
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_d10d_phy_0_clocks.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_impl.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_impl.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/m03_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/m03_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/m07_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc:17]
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/m07_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0.xdc] for cell 'design_1_i/v_demosaic_0/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0.xdc] for cell 'design_1_i/v_demosaic_0/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0.xdc] for cell 'design_1_i/v_gamma_lut_0/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0.xdc] for cell 'design_1_i/v_gamma_lut_0/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc:2]
Finished Parsing XDC File [c:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
INFO: [Project 1-1714] 274 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 6 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3590.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 19 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete | Checksum: 311d77ea
INFO: [Common 17-83] Releasing license: Synthesis
128 Infos, 249 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 3590.129 ; gain = 1501.070
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.911 . Memory (MB): peak = 3590.129 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ffd3837c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.832 . Memory (MB): peak = 3590.129 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 19 inverters resulting in an inversion of 279 pins
INFO: [Opt 31-138] Pushed 8 inverter(s) to 43 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19b2722eb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3713.688 ; gain = 35.074
INFO: [Opt 31-389] Phase Retarget created 320 cells and removed 1720 cells
INFO: [Opt 31-1021] In phase Retarget, 204 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1f3949390

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3713.688 ; gain = 35.074
INFO: [Opt 31-389] Phase Constant propagation created 26 cells and removed 501 cells
INFO: [Opt 31-1021] In phase Constant propagation, 570 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d04ff004

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3713.688 ; gain = 35.074
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 5123 cells
INFO: [Opt 31-1021] In phase Sweep, 420 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1d04ff004

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3713.688 ; gain = 35.074
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 25dbcb0c8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3713.688 ; gain = 35.074
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 26ad19ab5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3713.688 ; gain = 35.074
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 151 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             320  |            1720  |                                            204  |
|  Constant propagation         |              26  |             501  |                                            570  |
|  Sweep                        |               0  |            5123  |                                            420  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            151  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 3713.688 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 25614351b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3713.688 ; gain = 35.074

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 40 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 23 newly gated: 0 Total Ports: 80
Number of Flops added for Enable Generation: 4

Ending PowerOpt Patch Enables Task | Checksum: 243b2e87f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 4043.465 ; gain = 0.000
Ending Power Optimization Task | Checksum: 243b2e87f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4043.465 ; gain = 329.777

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1b6f62388

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4043.465 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1b6f62388

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4043.465 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 4043.465 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1b6f62388

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 4043.465 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 4043.465 ; gain = 453.336
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 4043.465 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 105d19ffc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 4043.465 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 4043.465 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e2ca9943

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4043.465 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16b3de8a6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4043.465 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16b3de8a6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4043.465 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 16b3de8a6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4043.465 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a5115099

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4043.465 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1960a351d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4043.465 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1960a351d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4043.465 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1963c62ad

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 4043.465 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1090 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 441 nets or LUTs. Breaked 0 LUT, combined 441 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 4043.465 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            441  |                   441  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            441  |                   441  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: ab8ca066

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 4043.465 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 150e5314a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 4043.465 ; gain = 0.000
Phase 2 Global Placement | Checksum: 150e5314a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 4043.465 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ddc9d24e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 4043.465 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 151c82837

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 4043.465 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: acff11a5

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 4043.465 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 198b324bf

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 4043.465 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: f2591423

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 4043.465 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: a9533a08

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 4043.465 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 173ce664e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 4043.465 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 173ce664e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 4043.465 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ace98bc3

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.926 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bc005e38

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4043.465 ; gain = 0.000
INFO: [Place 46-33] Processed net design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1bc005e38

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4043.465 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ace98bc3

Time (s): cpu = 00:00:55 ; elapsed = 00:00:36 . Memory (MB): peak = 4043.465 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.926. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1cd4368df

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 4043.465 ; gain = 0.000

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 4043.465 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1cd4368df

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 4043.465 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cd4368df

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 4043.465 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1cd4368df

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 4043.465 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1cd4368df

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 4043.465 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4043.465 ; gain = 0.000

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 4043.465 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23f686be2

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 4043.465 ; gain = 0.000
Ending Placer Task | Checksum: 17d00ddaf

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 4043.465 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:39 . Memory (MB): peak = 4043.465 ; gain = 0.000
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: abfb02b2 ConstDB: 0 ShapeSum: d105dafd RouteDB: 0
Post Restoration Checksum: NetGraph: f6a017ad | NumContArr: 1fdd84fa | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 12f87f254

Time (s): cpu = 00:01:07 ; elapsed = 00:01:03 . Memory (MB): peak = 4043.465 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 12f87f254

Time (s): cpu = 00:01:07 ; elapsed = 00:01:03 . Memory (MB): peak = 4043.465 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 12f87f254

Time (s): cpu = 00:01:07 ; elapsed = 00:01:03 . Memory (MB): peak = 4043.465 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19e697f55

Time (s): cpu = 00:01:17 ; elapsed = 00:01:10 . Memory (MB): peak = 4069.793 ; gain = 26.328
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.062  | TNS=0.000  | WHS=-0.365 | THS=-1276.716|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 156796719

Time (s): cpu = 00:01:23 ; elapsed = 00:01:14 . Memory (MB): peak = 4112.090 ; gain = 68.625
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.062  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 123337f2a

Time (s): cpu = 00:01:23 ; elapsed = 00:01:14 . Memory (MB): peak = 4120.121 ; gain = 76.656

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000540804 %
  Global Horizontal Routing Utilization  = 8.61252e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 29667
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 29666
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 13b73b860

Time (s): cpu = 00:01:25 ; elapsed = 00:01:15 . Memory (MB): peak = 4123.105 ; gain = 79.641

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 13b73b860

Time (s): cpu = 00:01:25 ; elapsed = 00:01:15 . Memory (MB): peak = 4123.105 ; gain = 79.641
Phase 3 Initial Routing | Checksum: 1b9ce66ee

Time (s): cpu = 00:01:29 ; elapsed = 00:01:17 . Memory (MB): peak = 4123.105 ; gain = 79.641

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1480
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.000  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 284e9fc5e

Time (s): cpu = 00:01:37 ; elapsed = 00:01:23 . Memory (MB): peak = 4123.105 ; gain = 79.641
Phase 4 Rip-up And Reroute | Checksum: 284e9fc5e

Time (s): cpu = 00:01:37 ; elapsed = 00:01:23 . Memory (MB): peak = 4123.105 ; gain = 79.641

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 284e9fc5e

Time (s): cpu = 00:01:37 ; elapsed = 00:01:23 . Memory (MB): peak = 4123.105 ; gain = 79.641

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 284e9fc5e

Time (s): cpu = 00:01:37 ; elapsed = 00:01:23 . Memory (MB): peak = 4123.105 ; gain = 79.641
Phase 5 Delay and Skew Optimization | Checksum: 284e9fc5e

Time (s): cpu = 00:01:38 ; elapsed = 00:01:23 . Memory (MB): peak = 4123.105 ; gain = 79.641

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ac2af74a

Time (s): cpu = 00:01:40 ; elapsed = 00:01:24 . Memory (MB): peak = 4123.105 ; gain = 79.641
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.044  | TNS=0.000  | WHS=0.054  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 279dc4e1a

Time (s): cpu = 00:01:40 ; elapsed = 00:01:24 . Memory (MB): peak = 4123.105 ; gain = 79.641
Phase 6 Post Hold Fix | Checksum: 279dc4e1a

Time (s): cpu = 00:01:40 ; elapsed = 00:01:24 . Memory (MB): peak = 4123.105 ; gain = 79.641

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.28831 %
  Global Horizontal Routing Utilization  = 1.71699 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d6d41743

Time (s): cpu = 00:01:40 ; elapsed = 00:01:24 . Memory (MB): peak = 4123.105 ; gain = 79.641

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d6d41743

Time (s): cpu = 00:01:40 ; elapsed = 00:01:24 . Memory (MB): peak = 4123.105 ; gain = 79.641

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11bb0bc6b

Time (s): cpu = 00:01:42 ; elapsed = 00:01:26 . Memory (MB): peak = 4123.105 ; gain = 79.641

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.044  | TNS=0.000  | WHS=0.054  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 11bb0bc6b

Time (s): cpu = 00:01:44 ; elapsed = 00:01:27 . Memory (MB): peak = 4123.105 ; gain = 79.641
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 150dd948a

Time (s): cpu = 00:01:44 ; elapsed = 00:01:27 . Memory (MB): peak = 4123.105 ; gain = 79.641

Time (s): cpu = 00:01:44 ; elapsed = 00:01:27 . Memory (MB): peak = 4123.105 ; gain = 79.641

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:47 ; elapsed = 00:01:29 . Memory (MB): peak = 4123.105 ; gain = 79.641
# write_bitstream -force $projpath/$proj_name/$proj_name.runs/impl_1/$bdWrapperName.bit
Command: write_bitstream -force C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/impl_1/design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_0_U/p_reg_reg input design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/mac_muladd_14s_10ns_24s_25_4_1_U61/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_0_U/p_reg_reg input design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/mac_muladd_14s_10ns_24s_25_4_1_U62/design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/lshr_ln456_1_reg_4535_reg multiplier stage design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/lshr_ln456_1_reg_4535_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/lshr_ln456_2_reg_4540_reg multiplier stage design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/lshr_ln456_2_reg_4540_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/lshr_ln456_3_reg_4545_reg multiplier stage design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/lshr_ln456_3_reg_4545_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/lshr_ln_reg_4530_reg multiplier stage design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/lshr_ln_reg_4530_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/mul_ln459_1_reg_4570_reg multiplier stage design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/mul_ln459_1_reg_4570_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/mul_ln459_2_reg_4575_reg multiplier stage design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202/mul_ln459_2_reg_4575_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A6)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A6)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-107] enum_IOBDELAY_BOTH_enum_IOBDELAY_IBUF_connects_O: design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_ioi_i/dl0_iserdese2_master: The O output pin is required for IOBDELAY set BOTH or IBUF.
WARNING: [DRC REQP-107] enum_IOBDELAY_BOTH_enum_IOBDELAY_IBUF_connects_O: design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_ioi_i/dl1_ibufds_inst.dl1_iserdese2_master: The O output pin is required for IOBDELAY set BOTH or IBUF.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN (net: design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN (net: design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 has an input control pin design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ENARDEN (net: design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 48 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t1_nxt, design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_nxt, design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t2, design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t2, design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/out, design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 30 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 17 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 76806592 bits.
Writing bitstream C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vivado/mipi_hdmi/mipi_hdmi.runs/impl_1/design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 4962.133 ; gain = 839.027
# write_hw_platform -fixed -include_bit -force -file $Vitispath/Vitis/$bdWrapperName.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vitis/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/Administrator/Desktop/1/26_an5641_mipi_hdmi/Vitis/design_1_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (D:/Xilinx2023.1/Vivado/2023.1/data/embeddedsw) loading 0 seconds
write_hw_platform: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4962.133 ; gain = 0.000
# add_files -fileset sources_1  -copy_to $projpath -force -quiet [glob -nocomplain $projpath/$proj_name/$proj_name.runs/impl_1/*.bit]
INFO: [Common 17-206] Exiting Vivado at Tue Dec 12 17:40:19 2023...
