<ul><li><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/870809619/NCore3.7.1+-+Protection+on+IOAIU-nativeInterfaces#Overview" data-linked-resource-id="870809619" data-linked-resource-version="29" data-linked-resource-type="page">Overview</a></p></li><li><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/870809619/NCore3.7.1+-+Protection+on+IOAIU-nativeInterfaces#Reference-Documents" data-linked-resource-id="870809619" data-linked-resource-version="29" data-linked-resource-type="page">Reference Documents</a></p></li><li><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/870809619/NCore3.7.1+-+Protection+on+IOAIU-nativeInterfaces#Stimulus-Description" data-linked-resource-id="870809619" data-linked-resource-version="29" data-linked-resource-type="page">Stimulus Description</a></p></li><li><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/870809619/NCore3.7.1+-+Protection+on+IOAIU-nativeInterfaces#Functional-check-and-coverage" data-linked-resource-id="870809619" data-linked-resource-version="29" data-linked-resource-type="page">Functional check and coverage </a></p></li><li><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/870809619/NCore3.7.1+-+Protection+on+IOAIU-nativeInterfaces#Configs-and-Testcases" data-linked-resource-id="870809619" data-linked-resource-version="29" data-linked-resource-type="page">Configs and Testcases</a></p></li></ul><p /><h1 id="Ncore3.7.1-PerformanceCounterTestplan(includingLatency)-Overview">Overview</h1><p>For version <strong>3.7.1</strong>, the IOAIU testing strategy is to <strong>reuse all tests from version 3.4</strong>, while also introducing <strong>additional configurations</strong>, performing <strong>cleanup of the 3.4 tests</strong>, and improving overall <strong>coverage</strong>.</p><p>The checking is performed using the <strong>PMON verification library</strong>, which was already integrated in version 3.4 for latency validation.</p><p>Both <strong>bring-up tests</strong> and <strong>random tests</strong> will be executed for each <strong>AIU type in the single-core IOAIU configuration</strong>, including:</p><ul><li><p><code>ace</code></p></li><li><p><code>ace_lite</code></p></li><li><p><code>ace_lite_e</code></p></li><li><p><code>axi</code></p></li><li><p><code>axi_proxy</code></p></li></ul><p>In addition, these tests will also be run on the <strong>newly added configurations in 3.7.1</strong>, such as:</p><ul><li><p><code>ace_lite_owo_256b</code></p></li><li><p><code>ace5_lite_owo_512b</code></p></li><li><p><code>axi_owo_512b</code></p></li></ul><h1 id="Ncore3.7.1-PerformanceCounterTestplan(includingLatency)-ReferenceDocuments">Reference Documents</h1><p>Ncore 3.4 Perf Counter Micro-Architecture Spec: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170605/Ncore+3.4_Performance+Monitor+Micro-Architecture+Specification" data-linked-resource-id="16170605" data-linked-resource-version="8" data-linked-resource-type="page">Ncore 3.4 Performance Monitor Micro-Architecture Specification</a></p><h1 id="Ncore3.7.1-PerformanceCounterTestplan(includingLatency)-PerformanceLatencyCounter"><br/>Performance Latency Counter</h1><h2 id="Ncore3.7.1-PerformanceCounterTestplan(includingLatency)-StimulusDescription">Stimulus Description</h2><div class="table-wrap"><table data-table-width="1753" data-layout="center" data-local-id="c50a106d-9fef-4230-9bb6-6ef2d2a8edad" class="confluenceTable"><colgroup><col style="width: 290.0px;"/><col style="width: 209.0px;"/><col style="width: 209.0px;"/><col style="width: 209.0px;"/><col style="width: 209.0px;"/><col style="width: 209.0px;"/><col style="width: 209.0px;"/><col style="width: 209.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Scenario/Stimulus</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Hash-Tag</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Tb Location</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Priority</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Implemented</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>1- configure Counter control xCNTCR</p><ul><li><p>Counter control to 3b100 i.e., 32-bit bin counter</p></li><li><p>SSR count to 3b100 i.e., 32-bit bin counter</p></li><li><p>Count first event is don’t care in this case</p></li><li><p>Count Second event is don’t care in this case</p></li></ul><p>2 - configure xLCNTCR with fixed values from ranges</p><ul><li><p>Latency pre scale = fixed value(0)</p></li><li><p>Read/Write latency = fixed value(1)</p></li><li><p>Latency bin offset = 0x70</p></li><li><p>Latency count enable = 1</p></li></ul></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170605/Ncore+3.4_Performance+Monitor+Micro-Architecture+Specification" data-linked-resource-id="16170605" data-linked-resource-version="8" data-linked-resource-type="page">8.Support for Latency Binning</a><br/><br/><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/60555703/Performance+Counter+including+BW+Latency+and+Multiported#Perf-counter-References" data-linked-resource-id="60555703" data-linked-resource-version="13" data-linked-resource-type="page">1.7 Latency Histogram Counters</a></p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>#Stimulus.IOAIU.Pmon.v3.4.LatencyFixed</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a class="external-link" href="http://perf_cnt_unit_cfg_seq.sv/" rel="nofollow">perf_cnt_unit_cfg_seq.sv</a></p><p><a class="external-link" href="http://perf_cnt_units.sv/" rel="nofollow">perf_cnt_units.sv</a></p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>High</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Done</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Pass</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>1 - Generate random event first and event second<br/>2-  Generate random values from ranges to configure xLCNTCR fields</p></td><td class="confluenceTd"><p> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170605/Ncore+3.4_Performance+Monitor+Micro-Architecture+Specification" data-linked-resource-id="16170605" data-linked-resource-version="8" data-linked-resource-type="page">8.Support for Latency Binning</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/60555703/Performance+Counter+including+BW+Latency+and+Multiported#Perf-counter-References" data-linked-resource-id="60555703" data-linked-resource-version="13" data-linked-resource-type="page">1.7 Latency Histogram Counters</a></p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.Pmon.v3.4.LatencyRand</p></td><td class="confluenceTd"><p><a class="external-link" href="http://perf_cnt_unit_cfg_seq.sv/" rel="nofollow">perf_cnt_unit_cfg_seq.sv</a></p><p><a class="external-link" href="http://perf_cnt_units.sv/" rel="nofollow">perf_cnt_units.sv</a></p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="Ncore3.7.1-PerformanceCounterTestplan(includingLatency)-Functionalcheckandcoverage">Functional check and coverage </h2><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="0fa7a717-9d81-431f-ae40-cc1d694666b2" class="confluenceTable"><colgroup><col style="width: 229.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 195.0px;"/><col style="width: 148.0px;"/><col style="width: 173.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Scenario</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Tb Location</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Implemented </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Latency counter feature :</p><p>1- Check bins at quantizer level and before Pmon counting using a spies signals</p><p>2- Check latency counting by checking 4 consecutive counter registers xCNTVR0 to xCNTVR3 and xCNTSR0 to xCNTSR3</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170605/Ncore+3.4_Performance+Monitor+Micro-Architecture+Specification" data-linked-resource-id="16170605" data-linked-resource-version="8" data-linked-resource-type="page">8.Support for Latency Binning</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/60555703/Performance+Counter+including+BW+Latency+and+Multiported#Perf-counter-References" data-linked-resource-id="60555703" data-linked-resource-version="13" data-linked-resource-type="page">1.7 Latency Histogram Counters</a></p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>#Check.IOAIU.Pmon.v3.4.LatencyBins</p><p>#Check.IOAIU.Pmon.v3.4.LatencyCounter</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>perf_counters_scoreboard.svh</p><p>latency_counters_scoreboard.svh</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>High</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Done</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Pass</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover Different latency pre scale values : </p><p>2b00 – count every 2 cycles<br/>2b01 – count every 4 cycles<br/>2b10 – count every 8 cycles<br/>2b11 – count every 16 cycles</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170605/Ncore+3.4_Performance+Monitor+Micro-Architecture+Specification" data-linked-resource-id="16170605" data-linked-resource-version="8" data-linked-resource-type="page">8.Support for Latency Binning</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/60555703/Performance+Counter+including+BW+Latency+and+Multiported#Perf-counter-References" data-linked-resource-id="60555703" data-linked-resource-version="13" data-linked-resource-type="page">1.7 Latency Histogram Counters</a></p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>#Cover.IOAIU.Pmon.v3.4.LatencyScale</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>perf_cnt_unit_defines.svh</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>High</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Done</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>pass</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover Latency type : write, read</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170605/Ncore+3.4_Performance+Monitor+Micro-Architecture+Specification" data-linked-resource-id="16170605" data-linked-resource-version="8" data-linked-resource-type="page">8.Support for Latency Binning</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/60555703/Performance+Counter+including+BW+Latency+and+Multiported#Perf-counter-References" data-linked-resource-id="60555703" data-linked-resource-version="13" data-linked-resource-type="page">1.7 Latency Histogram Counters</a></p></td><td class="confluenceTd"><p>#Cover.IOAIU.Pmon.v3.4.LatencyType</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>perf_cnt_unit_defines.svh</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>High</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Done</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>pass</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover Different Latency Offset:<br/>Range[0:255]</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170605/Ncore+3.4_Performance+Monitor+Micro-Architecture+Specification" data-linked-resource-id="16170605" data-linked-resource-version="8" data-linked-resource-type="page">8.Support for Latency Binning</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/60555703/Performance+Counter+including+BW+Latency+and+Multiported#Perf-counter-References" data-linked-resource-id="60555703" data-linked-resource-version="13" data-linked-resource-type="page">1.7 Latency Histogram Counters</a></p></td><td class="confluenceTd"><p>#Cover.IOAIU.Pmon.v3.7.1LatencyOffset</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>perf_cnt_unit_defines.svh</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>High</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Done</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>pass</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover Different Latency Bins:<br/>Range[0:7]</p><p /></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170605/Ncore+3.4_Performance+Monitor+Micro-Architecture+Specification" data-linked-resource-id="16170605" data-linked-resource-version="8" data-linked-resource-type="page">8.Support for Latency Binning</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/60555703/Performance+Counter+including+BW+Latency+and+Multiported#Perf-counter-References" data-linked-resource-id="60555703" data-linked-resource-version="13" data-linked-resource-type="page">1.7 Latency Histogram Counters</a></p></td><td class="confluenceTd"><p>//#Cover.IOAIU.Pmon.v3.7.1LatencyCounterBins</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>perf_cnt_unit_defines.svh</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>High</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Done</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>pass</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cross Bins:<br/>Latency_scale_type_offset_cntbins</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170605/Ncore+3.4_Performance+Monitor+Micro-Architecture+Specification" data-linked-resource-id="16170605" data-linked-resource-version="8" data-linked-resource-type="page">8.Support for Latency Binning</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/60555703/Performance+Counter+including+BW+Latency+and+Multiported#Perf-counter-References" data-linked-resource-id="60555703" data-linked-resource-version="13" data-linked-resource-type="page">1.7 Latency Histogram Counters</a></p></td><td class="confluenceTd"><p>#Cover.IOAIU.Pmon.v3.7.1Latency_scale_type_offset_cntbins</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>perf_cnt_unit_defines.svh</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>High</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Done</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>pass</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="Ncore3.7.1-PerformanceCounterTestplan(includingLatency)-ConfigsandTestcases">  Configs and Testcases</h2><div class="table-wrap"><table data-table-width="1800" data-layout="center" data-local-id="e3581056-5074-4d29-b9c2-92fd122bfb98" class="confluenceTable"><tbody><tr><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>testCase Name</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Configs</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Scenario</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Hash-Tag</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Priority</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Implemented</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>perfmon_counter_latency_test_bringup_offset</p></td><td class="confluenceTd"><p>axi5, ace_lite, ace, ioc, ace_lite_e</p></td><td class="confluenceTd"><p>configure Counter control xCNTCR</p><ul><li><p>Counter control to 3b100 i.e., 32-bit bin counter</p></li><li><p>SSR count to 3b100 i.e., 32-bit bin counter</p></li><li><p>Count first event is don’t care in this case</p></li><li><p>Count Second event is don’t care in this case</p></li></ul><p>configure xLCNTCR with fixed values from ranges</p><ul><li><p>Latency pre scale = fixed value(0)</p></li><li><p>Read/Write latency = fixed value(1)</p></li><li><p>Latency bin offset = 0x70</p></li><li><p>Latency count enable = 1</p></li></ul></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>perfmon_counter_latency_test_rand</p></td><td class="confluenceTd"><p>axi5, ace_lite, ace, ioc, ace_lite_e</p></td><td class="confluenceTd"><p>Generate random event first and event second<br/>2-  Generate random values from ranges to configure xLCNTCR fields</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /><h1 id="Ncore3.7.1-PerformanceCounterTestplan(includingLatency)-PerformanceEventCounter"> Performance Event Counter</h1><h2 id="Ncore3.7.1-PerformanceCounterTestplan(includingLatency)-StimulusDescription.1">Stimulus Description</h2><div class="table-wrap"><table data-table-width="1753" data-layout="center" data-local-id="937488f2-947c-4946-a2bc-49eea9257e40" class="confluenceTable"><colgroup><col style="width: 290.0px;"/><col style="width: 209.0px;"/><col style="width: 209.0px;"/><col style="width: 209.0px;"/><col style="width: 209.0px;"/><col style="width: 209.0px;"/><col style="width: 209.0px;"/><col style="width: 209.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Scenario/Stimulus</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Hash-Tag</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Tb Location</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Priority</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Implemented</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p><strong>Configure the xMCNTCR register as follows:</strong><br/>Set <strong>Master Count Enable</strong> (bit 31) to <code>1</code> to globally enable all  counters.</p><ol start="1"><li><p>Set <strong>Local Count Enable</strong> (bit 0) to <code>1</code> to start all local counters.</p></li><li><p>Issue a write of <code>1</code> to <strong>Local Count Clear</strong> (bit 1) before enabling, to ensure counters start from zero.</p></li><li><p>Reserved bits [30:2] must be written as <code>0</code>.<br/><br/></p></li></ol></td><td class="confluenceTd"><p> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/60555703/Performance+Counter+including+BW+Latency+and+Multiported#Perf-counter-References" data-linked-resource-id="60555703" data-linked-resource-version="13" data-linked-resource-type="page">1.3.6 Main Counter Control Register (xMCNTCR)</a></p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.Pmon.v3.4.LocalEnableDisable<br/>#Stimulus.IOAIU.Pmon.v3.4.LocalClear</p></td><td class="confluenceTd"><p><a class="external-link" href="http://perf_cnt_unit_cfg_seq.sv/" rel="nofollow">perf_cnt_unit_cfg_seq.sv</a></p><p><a class="external-link" href="http://perf_cnt_units.sv/" rel="nofollow">perf_cnt_units.sv</a></p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><h3 id="Ncore3.7.1-PerformanceCounterTestplan(includingLatency)-xCNTCR–CounterControlRegister"><strong>xCNTCR – Counter Control Register</strong></h3><ul><li><p><strong>Count Enable (bit[0])</strong><br/>Set to <code>1</code> to enable local counting. Can be overridden by <code>Master Count Enable</code>.</p></li><li><p><strong>Count Clear (bit[1])</strong><br/>Write <code>1</code> (W1C) to clear both <code>xCNTVR</code> and <code>xCNTSR</code>.</p></li><li><p><strong>Interrupt Enable (bit[2])</strong><br/>Set to <code>1</code> to enable interrupts on counter overflow (via ORed path of <code>xCNTVR</code>/<code>xCNTSR</code> overflow).</p></li><li><p><strong>Rollover/Overflow Status (bit[3])</strong><br/>Read-only. Indicates overflow event. Cleared when counters are cleared.</p></li><li><p><strong>Counter Control (bits[6:4])</strong><br/>Selects event operating mode:</p><ul><li><p><code>000</code>:Normal coun</p></li><li><p><code>001</code>: AND count</p></li><li><p><code>010</code>: XOR count</p></li><li><p><code>011</code>: Instantaneous count (used for multi bit events like Active OTT entries)</p></li><li><p><code>100</code>: use as 32-bit counter (count event first</p></li><li><p>100 to 111 – reserved</p></li></ul></li><li><p><strong>SSR Count (bits[9:7])</strong><br/>Selects mode for <code>xCNTSR</code>:</p><ul><li><p><code>000</code>: SSR disabled</p></li><li><p><code>001</code>: Upper 32-bit capture (for 64-bit counting)</p></li><li><p><code>010</code>: Capture <code>xCNTVR</code> snapshot into <code>xCNTSR</code></p></li><li><p><code>011</code>: IIR Filter mode</p></li><li><p><code>100</code>: Saturation/max limit</p></li><li><p><code>101</code>: 32-bit second event counter</p></li></ul></li><li><p><strong>Filter Select (bits[12:10])</strong><br/>Valid only when <code>SSR Count</code> is <code>011</code> (filter mode):</p><ul><li><p><code>000</code> = 1/1</p></li><li><p><code>001</code> = 1/2</p></li><li><p><code>010</code> = 1/4</p></li><li><p><code>011</code> = 1/8</p></li><li><p><code>100</code> = 1/16</p></li><li><p><code>101</code> = 1/32</p></li><li><p><code>110</code> = 1/64</p></li><li><p><code>111</code> = 1/128</p></li></ul></li><li><p><strong>Minimum Stall Period (bits[15:13])</strong><br/>Sets delay in cycles before a new event is accepted (0 to 7 clock cycles).</p><ul><li><p>Use <code>000</code> for zero stall.</p></li></ul></li><li><p><strong>Count Event Second (bits[21:16])</strong><br/>Selects secondary event. Must be different from first event and not <code>0</code>.</p></li><li><p><strong>Reserved (bits[22:23], [30:31])</strong><br/>Always write zero.</p></li><li><p><strong>Count Event First (bits[29:24])</strong><br/>Selects primary event source. Must not be zero.</p></li></ul></td><td class="confluenceTd"><p> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/60555703/Performance+Counter+including+BW+Latency+and+Multiported#Perf-counter-References" data-linked-resource-id="60555703" data-linked-resource-version="13" data-linked-resource-type="page">1.3.3 Counter Control Register (xCNTCR)</a></p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.Pmon.CNTCR</p></td><td class="confluenceTd"><p>perf_cnt_unit_cfg_seq_ioaiu.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="Ncore3.7.1-PerformanceCounterTestplan(includingLatency)-Functionalcheckandcoverage.1">Functional check and coverage </h2><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="860f4092-85a5-488e-8481-e711ed044694" class="confluenceTable"><colgroup><col style="width: 229.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/><col style="width: 173.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Scenario</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Ref Doc</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Hash Tag</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Tb Location</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Priority </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Implemented </p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Status</p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p>Remarks</p></th></tr><tr><td class="confluenceTd"><p>Check that that XCNTVR have the correct value of event first event performance counting and XCNTSR have the correct value of second event performance counting</p></td><td class="confluenceTd"><p> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/60555703/Performance+Counter+including+BW+Latency+and+Multiported#Perf-counter-References" data-linked-resource-id="60555703" data-linked-resource-version="13" data-linked-resource-type="page">1.3.1 Counter Value Register (xCNTVR)</a></p></td><td class="confluenceTd"><p>#Check.IOAIU.Pmon.v3.4.XCNT32BIT</p></td><td class="confluenceTd"><p>perf_counters_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-17480" >
                <a href="https://arterisip.atlassian.net/browse/CONC-17480?src=confmacro" class="jira-issue-key">CONC-17480</a>
                            </span>
 </p></td></tr><tr><td class="confluenceTd"><p>Check that all perf mon counters registers are enabled or disabled</p></td><td class="confluenceTd"><p> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/60555703/Performance+Counter+including+BW+Latency+and+Multiported#Perf-counter-References" data-linked-resource-id="60555703" data-linked-resource-version="13" data-linked-resource-type="page">1.3.6 Main Counter Control Register (xMCNTCR)</a></p></td><td class="confluenceTd"><p>#Check.IOAIU.Pmon.v3.4.LocalEnableDisable</p></td><td class="confluenceTd"><p>perf_counters_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Check that all perf mon counters registers are cleared </p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/60555703/Performance+Counter+including+BW+Latency+and+Multiported#Perf-counter-References" data-linked-resource-id="60555703" data-linked-resource-version="13" data-linked-resource-type="page">1.3.6 Main Counter Control Register (xMCNTCR)</a></p></td><td class="confluenceTd"><p>#Check.IOAIU.Pmon.v3.4.LocalClear</p></td><td class="confluenceTd"><p>perf_counters_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Check that each IOAIU event are correctly trigged and counted.</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p> <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/60555703/Performance+Counter+including+BW+Latency+and+Multiported#Perf-counter-References" data-linked-resource-id="60555703" data-linked-resource-version="13" data-linked-resource-type="page">1.4 Performance events </a></p></td><td class="confluenceTd"><p>#Check.IOAIU.Pmon.v3.2.Events</p></td><td class="confluenceTd"><p>perf_counters_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="Ncore3.7.1-PerformanceCounterTestplan(includingLatency)-ConfigsandTestcases.1">Configs and Testcases</h2><div class="table-wrap"><table data-table-width="1800" data-layout="center" data-local-id="5129c764-6a7e-4545-8d91-6d2f6c2bd3df" class="confluenceTable"><colgroup><col style="width: 294.0px;"/><col style="width: 181.0px;"/><col style="width: 198.0px;"/><col style="width: 225.0px;"/><col style="width: 225.0px;"/><col style="width: 225.0px;"/><col style="width: 225.0px;"/><col style="width: 225.0px;"/><col style="width: 225.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>testCase Name</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Configs</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Scenario</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Hash-Tag</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Priority</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Implemented</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="#f0f1f2" class="confluenceTh"><p><strong>Remarks</strong></p></th><th class="confluenceTh"><p /></th></tr><tr><td class="confluenceTd"><p>Perfmon_evt_SMI_TX0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_evt_SMI_TX1</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_evt_SMI_TX0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_ evt_SMI_TX2</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_ evt_SMI_RX0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_ evt_SMI_RX1</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_ evt_SMI_RX2</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_ evt_AW</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_ evt_W</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_ evt_B</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_ evt_AR</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_ evt_R</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_ evt_AC</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_ evt_CD</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_ evt_CR</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_ cmdreq_wr_evt</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_ cmdreq_rd_evt</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_ snprsp_evt</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_ evt_OTT</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_ captured_smi_pkt</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_ dropped_smi_pkt</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_ address_collision</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_ evt_interleave_data</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_agent_counter_event_ack_no_delay</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_agent_counter_event_ack_rand_delay</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_ noc_counter_event</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_ evt_divide_16_counter</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_ qos_starvation_event</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_counter_overflow_32b_with_interrupt</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_counter_overflow_32b_without_interrupt</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_counter_overflow_64b_with_interrupt</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_counter_overflow_64b_without_interrupt</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_ counter_LPF_all</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_ counter_and</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_ counter_min_stall</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_ counter_no_event</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_ counter_normal</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_ counter_xor</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_ evt_AXI_ACE_Read_channel</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_ evt_AXI_ACE_Write_channel</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_ evt_all_SMI_RX</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-17129" >
                <a href="https://arterisip.atlassian.net/browse/CONC-17129?src=confmacro" class="jira-issue-key">CONC-17129</a>
                            </span>
 </p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Perfmon_ evt_all_SMI_TX</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /><p /><p /><p />