<html><body>
<pre>
 
cpldfit:  version O.76xd                            Xilinx Inc.
                                  Fitter Report
Design Name: CPx2                                Date:  2- 8-2012,  6:02AM
Device Used: XC2C128-6-VQ100
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
14 /128 ( 11%) 28  /448  (  6%) 33  /320  ( 10%) 7  /128 (  5%) 37 /80  ( 46%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1      11/16     28/40    24/56     9/10    1/1*     0/1      0/1      0/1
FB2       3/16      5/40     4/56     3/10    0/1      0/1      0/1      0/1
FB3       0/16      0/40     0/56     0/11    0/1      0/1      0/1      0/1
FB4       0/16      0/40     0/56     0/11    0/1      0/1      0/1      0/1
FB5       0/16      0/40     0/56     0/10    0/1      0/1      0/1      0/1
FB6       0/16      0/40     0/56     0/ 9    0/1      0/1      0/1      0/1
FB7       0/16      0/40     0/56     0/10    0/1      0/1      0/1      0/1
FB8       0/16      0/40     0/56     0/ 9    0/1      0/1      0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total    14/128    33/320   28/448   12/80    1/8      0/8      0/8      0/8 

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         DGE         
Used/Tot    Used/Tot    Used/Tot    Used/Tot    
1/3         0/1         0/4         0/1

Signal 'N_WR' mapped onto global clock net GCK0.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   24          24    |  I/O              :    27     70
Output        :   12          12    |  GCK/IO           :     3      3
Bidirectional :    0           0    |  GTS/IO           :     4      4
GCK           :    1           1    |  GSR/IO           :     1      1
GTS           :    0           0    |  CDR/IO           :     1      1
GSR           :    0           0    |  DGE/IO           :     1      1
                 ----        ----
        Total     37          37

End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'CPx2.ise'.
*************************  Summary of Mapped Logic  ************************

** 12 Outputs **

Signal              Total Total Bank Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                Pts   Inps               No.   Type      Use     STD      Style     Rate Use     State
BANK<0>             2     10    2    FB1_3   12    I/O       O       LVCMOS18           FAST DEFF    RESET
BANK<1>             2     10    2    FB1_4   11    I/O       O       LVCMOS18           FAST DEFF    RESET
BANK<2>             2     10    2    FB1_5   10    I/O       O       LVCMOS18           FAST DEFF    RESET
BANK<3>             2     10    2    FB1_6   9     I/O       O       LVCMOS18           FAST DEFF    RESET
BANK<4>             2     10    2    FB1_11  8     I/O       O       LVCMOS18           FAST DEFF    RESET
N_EEPROMCS          1     4     2    FB1_12  7     I/O       O       LVCMOS18           FAST         
N_SRAMCS            2     4     2    FB1_13  6     I/O       O       LVCMOS18           FAST         
N_SRAMWR            1     4     2    FB1_15  4     GTS/I/O   O       LVCMOS18           FAST         
N_EEPROMWR          1     5     2    FB1_16  3     GTS/I/O   O       LVCMOS18           FAST         
N_EEPROMOE          1     3     1    FB2_2   14    I/O       O       LVCMOS18           FAST         
N_SRAMOE            1     3     1    FB2_3   15    I/O       O       LVCMOS18           FAST         
N_ROMCS             2     3     1    FB2_4   16    I/O       O       LVCMOS18           FAST         

** 2 Buried Nodes **

Signal              Total Total Loc     Reg     Reg Init
Name                Pts   Inps          Use     State
S_MAPRAM            8     16    FB1_1   DEFF    RESET
S_CONMEM            6     17    FB1_14  DFF     RESET

** 25 Inputs **

Signal              Bank Loc     Pin   Pin       Pin     I/O      I/O
Name                             No.   Type      Use     STD      Style
D<6>                2    FB1_1   13    I/O       I       LVCMOS18 KPR
N_MREQ              1    FB2_5   17    I/O       I       LVCMOS18 KPR
N_RD                1    FB2_6   18    I/O       I       LVCMOS18 KPR
A<0>                1    FB2_11  19    I/O       I       LVCMOS18 KPR
N_WR                1    FB2_13  22    GCK/I/O   GCK/I   LVCMOS18 KPR
A<10>               1    FB2_14  23    GCK/I/O   I       LVCMOS18 KPR
A<11>               1    FB2_15  24    CDR/I/O   I       LVCMOS18 KPR
A<12>               1    FB2_16  27    GCK/I/O   I       LVCMOS18 KPR
A<13>               2    FB3_2   2     GTS/I/O   I       LVCMOS18 KPR
A<1>                2    FB3_3   1     GTS/I/O   I       LVCMOS18 KPR
A<2>                2    FB3_4   99    GSR/I/O   I       LVCMOS18 KPR
A<3>                2    FB3_5   97    I/O       I       LVCMOS18 KPR
A<4>                2    FB3_6   96    I/O       I       LVCMOS18 KPR
A<5>                2    FB3_7   95    I/O       I       LVCMOS18 KPR
A<6>                2    FB3_11  94    I/O       I       LVCMOS18 KPR
A<7>                2    FB3_13  93    I/O       I       LVCMOS18 KPR
A<8>                2    FB3_14  92    I/O       I       LVCMOS18 KPR
A<9>                2    FB3_15  91    I/O       I       LVCMOS18 KPR
D<0>                2    FB3_16  90    I/O       I       LVCMOS18 KPR
D<1>                1    FB4_1   28    DGE/I/O   I       LVCMOS18 KPR
D<2>                1    FB4_4   29    I/O       I       LVCMOS18 KPR
D<3>                1    FB4_5   30    I/O       I       LVCMOS18 KPR
D<4>                1    FB4_6   32    I/O       I       LVCMOS18 KPR
JUMPER_EEPROM       1    FB4_7   33    I/O       I       LVCMOS18 KPR
N_M1                1    FB4_11  34    I/O       I       LVCMOS18 KPR

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               28/12
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   24/32
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
S_MAPRAM                      8     FB1_1   13   I/O     I                 
(unused)                      0     FB1_2        (b)           
BANK<0>                       2     FB1_3   12   I/O     O                 
BANK<1>                       2     FB1_4   11   I/O     O                 
BANK<2>                       2     FB1_5   10   I/O     O                 
BANK<3>                       2     FB1_6   9    I/O     O                 
(unused)                      0     FB1_7        (b)           
(unused)                      0     FB1_8        (b)           
(unused)                      0     FB1_9        (b)           
(unused)                      0     FB1_10       (b)           
BANK<4>                       2     FB1_11  8    I/O     O                 
N_EEPROMCS                    1     FB1_12  7    I/O     O                 
N_SRAMCS                      2     FB1_13  6    I/O     O                 
S_CONMEM                      6     FB1_14       (b)     (b)    +          
N_SRAMWR                      1     FB1_15  4    GTS/I/O O                 
N_EEPROMWR                    1     FB1_16  3    GTS/I/O O                 

Signals Used by Logic in Function Block
  1: A<0>              11: A<6>              20: JUMPER_EEPROM 
  2: A<10>             12: A<7>              21: N_EEPROMCS 
  3: A<11>             13: A<8>              22: N_M1 
  4: A<12>             14: A<9>              23: N_MREQ 
  5: A<13>             15: D<0>              24: N_ROMCS 
  6: A<1>              16: D<1>              25: N_WR 
  7: A<2>              17: D<2>              26: S_CONMEM 
  8: A<3>              18: D<3>              27: S_MAPRAM 
  9: A<4>              19: D<4>              28: S_MAPRAM.COMB 
 10: A<5>             

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
S_MAPRAM          XXXXXXXXXXXXXX.......X.X................ 16      
BANK<0>           X....XXXXXXX..X......X.................. 10      
BANK<1>           X....XXXXXXX...X.....X.................. 10      
BANK<2>           X....XXXXXXX....X....X.................. 10      
BANK<3>           X....XXXXXXX.....X...X.................. 10      
BANK<4>           X....XXXXXXX......X..X.................. 10      
N_EEPROMCS        ...XX....................XX............. 4       
N_SRAMCS          ...XX....................XX............. 4       
S_CONMEM          XXXXXXXXXXXXXX.......X.X...X............ 17      
N_SRAMWR          ......................X.XXX............. 4       
N_EEPROMWR        ...................XX.X.XX.............. 5       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               5/35
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   4/52
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB2_1        (b)           
N_EEPROMOE                    1     FB2_2   14   I/O     O                 
N_SRAMOE                      1     FB2_3   15   I/O     O                 
N_ROMCS                       2     FB2_4   16   I/O     O                 
(unused)                      0     FB2_5   17   I/O     I     
(unused)                      0     FB2_6   18   I/O     I     
(unused)                      0     FB2_7        (b)           
(unused)                      0     FB2_8        (b)           
(unused)                      0     FB2_9        (b)           
(unused)                      0     FB2_10       (b)           
(unused)                      0     FB2_11  19   I/O     I     
(unused)                      0     FB2_12       (b)           
(unused)                      0     FB2_13  22   GCK/I/O GCK/I 
(unused)                      0     FB2_14  23   GCK/I/O I     
(unused)                      0     FB2_15  24   CDR/I/O I     
(unused)                      0     FB2_16  27   GCK/I/O I     

Signals Used by Logic in Function Block
  1: N_EEPROMCS         3: N_RD               5: S_CONMEM 
  2: N_MREQ             4: N_SRAMCS         

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
N_EEPROMOE        XXX..................................... 3       
N_SRAMOE          .XXX.................................... 3       
N_ROMCS           XX..X................................... 3       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB3  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB3_1        (b)           
(unused)                      0     FB3_2   2    GTS/I/O I     
(unused)                      0     FB3_3   1    GTS/I/O I     
(unused)                      0     FB3_4   99   GSR/I/O I     
(unused)                      0     FB3_5   97   I/O     I     
(unused)                      0     FB3_6   96   I/O     I     
(unused)                      0     FB3_7   95   I/O     I     
(unused)                      0     FB3_8        (b)           
(unused)                      0     FB3_9        (b)           
(unused)                      0     FB3_10       (b)           
(unused)                      0     FB3_11  94   I/O     I     
(unused)                      0     FB3_12       (b)           
(unused)                      0     FB3_13  93   I/O     I     
(unused)                      0     FB3_14  92   I/O     I     
(unused)                      0     FB3_15  91   I/O     I     
(unused)                      0     FB3_16  90   I/O     I     
*********************************** FB4  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB4_1   28   DGE/I/O I     
(unused)                      0     FB4_2        (b)           
(unused)                      0     FB4_3        (b)           
(unused)                      0     FB4_4   29   I/O     I     
(unused)                      0     FB4_5   30   I/O     I     
(unused)                      0     FB4_6   32   I/O     I     
(unused)                      0     FB4_7   33   I/O     I     
(unused)                      0     FB4_8        (b)           
(unused)                      0     FB4_9        (b)           
(unused)                      0     FB4_10       (b)           
(unused)                      0     FB4_11  34   I/O     I     
(unused)                      0     FB4_12  35   I/O           
(unused)                      0     FB4_13  36   I/O           
(unused)                      0     FB4_14  37   I/O           
(unused)                      0     FB4_15  39   I/O           
(unused)                      0     FB4_16  40   I/O           
*********************************** FB5  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB5_1   65   I/O           
(unused)                      0     FB5_2   66   I/O           
(unused)                      0     FB5_3   67   I/O           
(unused)                      0     FB5_4        (b)           
(unused)                      0     FB5_5   68   I/O           
(unused)                      0     FB5_6        (b)           
(unused)                      0     FB5_7   70   I/O           
(unused)                      0     FB5_8        (b)           
(unused)                      0     FB5_9        (b)           
(unused)                      0     FB5_10       (b)           
(unused)                      0     FB5_11  71   I/O           
(unused)                      0     FB5_12  72   I/O           
(unused)                      0     FB5_13  73   I/O           
(unused)                      0     FB5_14  74   I/O           
(unused)                      0     FB5_15  76   I/O           
(unused)                      0     FB5_16       (b)           
*********************************** FB6  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB6_1   64   I/O           
(unused)                      0     FB6_2   63   I/O           
(unused)                      0     FB6_3   61   I/O           
(unused)                      0     FB6_4   60   I/O           
(unused)                      0     FB6_5   59   I/O           
(unused)                      0     FB6_6   58   I/O           
(unused)                      0     FB6_7        (b)           
(unused)                      0     FB6_8        (b)           
(unused)                      0     FB6_9        (b)           
(unused)                      0     FB6_10       (b)           
(unused)                      0     FB6_11       (b)           
(unused)                      0     FB6_12  56   I/O           
(unused)                      0     FB6_13       (b)           
(unused)                      0     FB6_14  55   I/O           
(unused)                      0     FB6_15       (b)           
(unused)                      0     FB6_16  54   I/O           
*********************************** FB7  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB7_1   77   I/O           
(unused)                      0     FB7_2   78   I/O           
(unused)                      0     FB7_3        (b)           
(unused)                      0     FB7_4   79   I/O           
(unused)                      0     FB7_5   80   I/O           
(unused)                      0     FB7_6   81   I/O           
(unused)                      0     FB7_7        (b)           
(unused)                      0     FB7_8        (b)           
(unused)                      0     FB7_9        (b)           
(unused)                      0     FB7_10       (b)           
(unused)                      0     FB7_11  82   I/O           
(unused)                      0     FB7_12       (b)           
(unused)                      0     FB7_13  85   I/O           
(unused)                      0     FB7_14  86   I/O           
(unused)                      0     FB7_15  87   I/O           
(unused)                      0     FB7_16  89   I/O           
*********************************** FB8  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB8_1        (b)           
(unused)                      0     FB8_2   53   I/O           
(unused)                      0     FB8_3   52   I/O           
(unused)                      0     FB8_4   50   I/O           
(unused)                      0     FB8_5        (b)           
(unused)                      0     FB8_6   49   I/O           
(unused)                      0     FB8_7        (b)           
(unused)                      0     FB8_8        (b)           
(unused)                      0     FB8_9        (b)           
(unused)                      0     FB8_10       (b)           
(unused)                      0     FB8_11       (b)           
(unused)                      0     FB8_12  46   I/O           
(unused)                      0     FB8_13  44   I/O           
(unused)                      0     FB8_14  43   I/O           
(unused)                      0     FB8_15  42   I/O           
(unused)                      0     FB8_16  41   I/O           
*******************************  Equations  ********************************

********** Mapped Logic **********

FDCPE_BANK0: FDCPE port map (BANK(0),D(0),N_WR,'0','0',BANK_CE(0));
BANK_CE(0) <= (A(7) AND A(6) AND A(5) AND NOT A(4) AND NOT A(3) AND N_M1 AND 
	A(1) AND A(0) AND NOT A(2));

FDCPE_BANK1: FDCPE port map (BANK(1),D(1),N_WR,'0','0',BANK_CE(1));
BANK_CE(1) <= (A(7) AND A(6) AND A(5) AND NOT A(4) AND NOT A(3) AND N_M1 AND 
	A(1) AND A(0) AND NOT A(2));

FDCPE_BANK2: FDCPE port map (BANK(2),D(2),N_WR,'0','0',BANK_CE(2));
BANK_CE(2) <= (A(7) AND A(6) AND A(5) AND NOT A(4) AND NOT A(3) AND N_M1 AND 
	A(1) AND A(0) AND NOT A(2));

FDCPE_BANK3: FDCPE port map (BANK(3),D(3),N_WR,'0','0',BANK_CE(3));
BANK_CE(3) <= (A(7) AND A(6) AND A(5) AND NOT A(4) AND NOT A(3) AND N_M1 AND 
	A(1) AND A(0) AND NOT A(2));

FDCPE_BANK4: FDCPE port map (BANK(4),D(4),N_WR,'0','0',BANK_CE(4));
BANK_CE(4) <= (A(7) AND A(6) AND A(5) AND NOT A(4) AND NOT A(3) AND N_M1 AND 
	A(1) AND A(0) AND NOT A(2));


N_EEPROMCS <= NOT ((NOT A(12) AND NOT A(13) AND NOT S_MAPRAM AND S_CONMEM));


N_EEPROMOE <= NOT ((NOT N_MREQ AND NOT N_EEPROMCS AND NOT N_RD));


N_EEPROMWR <= NOT ((S_CONMEM AND NOT N_MREQ AND NOT N_EEPROMCS AND NOT N_WR AND 
	NOT JUMPER_EEPROM));


N_ROMCS <= ((NOT S_CONMEM)
	OR (N_MREQ AND N_EEPROMCS));


N_SRAMCS <= NOT (((S_CONMEM)
	OR (A(12) AND NOT A(13) AND S_MAPRAM)));


N_SRAMOE <= (N_MREQ AND NOT N_RD AND N_SRAMCS);


N_SRAMWR <= (NOT S_MAPRAM AND NOT S_CONMEM AND N_MREQ AND NOT N_WR);

FDCPE_S_CONMEM: FDCPE port map (S_CONMEM,S_CONMEM_D,S_MAPRAM.COMB,'0','0','1');
S_CONMEM_D <= ((NOT A(7) AND NOT A(6) AND NOT A(5) AND NOT A(4) AND NOT N_M1 AND NOT A(1) AND 
	NOT A(0) AND NOT A(2) AND NOT A(12) AND NOT A(13) AND NOT A(11) AND NOT A(10) AND NOT A(9) AND 
	NOT A(8) AND N_ROMCS)
	OR (A(7) AND A(6) AND NOT A(5) AND NOT A(4) AND NOT A(3) AND NOT N_M1 AND 
	A(1) AND NOT A(0) AND A(2) AND NOT A(12) AND NOT A(13) AND NOT A(11) AND A(10) AND 
	NOT A(9) AND NOT A(8) AND N_ROMCS)
	OR (NOT A(7) AND A(6) AND A(5) AND NOT A(4) AND NOT A(3) AND NOT N_M1 AND 
	A(1) AND NOT A(0) AND A(2) AND NOT A(12) AND NOT A(13) AND NOT A(11) AND NOT A(10) AND 
	NOT A(9) AND NOT A(8) AND N_ROMCS)
	OR (NOT A(7) AND A(6) AND A(5) AND NOT A(4) AND NOT A(3) AND NOT N_M1 AND 
	A(1) AND NOT A(0) AND NOT A(2) AND NOT A(12) AND NOT A(13) AND NOT A(11) AND A(10) AND 
	NOT A(9) AND A(8) AND N_ROMCS)
	OR (NOT A(7) AND NOT A(6) AND A(5) AND A(4) AND A(3) AND NOT N_M1 AND 
	NOT A(1) AND NOT A(0) AND NOT A(2) AND NOT A(12) AND NOT A(13) AND NOT A(11) AND NOT A(10) AND 
	NOT A(9) AND NOT A(8) AND N_ROMCS));


S_MAPRAM.COMB <= ((A(7) AND A(6) AND A(5) AND A(4) AND A(3) AND NOT N_M1 AND 
	A(1) AND A(0) AND A(2) AND A(12) AND NOT A(13) AND A(11) AND A(10) AND 
	A(9) AND A(8))
	OR (A(7) AND A(6) AND A(5) AND A(4) AND A(3) AND NOT N_M1 AND 
	NOT A(1) AND NOT A(0) AND NOT A(2) AND A(12) AND NOT A(13) AND A(11) AND A(10) AND 
	A(9) AND A(8))
	OR (NOT A(7) AND NOT A(6) AND NOT A(5) AND NOT A(4) AND NOT N_M1 AND NOT A(1) AND 
	NOT A(0) AND NOT A(2) AND NOT A(12) AND NOT A(13) AND NOT A(11) AND NOT A(10) AND NOT A(9) AND 
	NOT A(8) AND N_ROMCS)
	OR (A(7) AND A(6) AND NOT A(5) AND NOT A(4) AND NOT A(3) AND NOT N_M1 AND 
	A(1) AND NOT A(0) AND A(2) AND NOT A(12) AND NOT A(13) AND NOT A(11) AND A(10) AND 
	NOT A(9) AND NOT A(8) AND N_ROMCS)
	OR (NOT A(7) AND A(6) AND A(5) AND NOT A(4) AND NOT A(3) AND NOT N_M1 AND 
	A(1) AND NOT A(0) AND A(2) AND NOT A(12) AND NOT A(13) AND NOT A(11) AND NOT A(10) AND 
	NOT A(9) AND NOT A(8) AND N_ROMCS)
	OR (NOT A(7) AND A(6) AND A(5) AND NOT A(4) AND NOT A(3) AND NOT N_M1 AND 
	A(1) AND NOT A(0) AND NOT A(2) AND NOT A(12) AND NOT A(13) AND NOT A(11) AND A(10) AND 
	NOT A(9) AND A(8) AND N_ROMCS)
	OR (NOT A(7) AND NOT A(6) AND A(5) AND A(4) AND A(3) AND NOT N_M1 AND 
	NOT A(1) AND NOT A(0) AND NOT A(2) AND NOT A(12) AND NOT A(13) AND NOT A(11) AND NOT A(10) AND 
	NOT A(9) AND NOT A(8) AND N_ROMCS));FDCPE_S_MAPRAM: FDCPE port map (S_MAPRAM,D(6),N_WR,'0','0',S_MAPRAM_CE);
S_MAPRAM_CE <= (A(7) AND A(6) AND A(5) AND NOT A(4) AND NOT A(3) AND N_M1 AND 
	A(1) AND A(0) AND NOT A(2));


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC2C128-6-VQ100


   --------------------------------------------------  
  /100 98  96  94  92  90  88  86  84  82  80  78  76  \
 |   99  97  95  93  91  89  87  85  83  81  79  77    |
 | 1                                               75  | 
 | 2                                               74  | 
 | 3                                               73  | 
 | 4                                               72  | 
 | 5                                               71  | 
 | 6                                               70  | 
 | 7                                               69  | 
 | 8                                               68  | 
 | 9                                               67  | 
 | 10                                              66  | 
 | 11                                              65  | 
 | 12                                              64  | 
 | 13                XC2C128-6-VQ100               63  | 
 | 14                                              62  | 
 | 15                                              61  | 
 | 16                                              60  | 
 | 17                                              59  | 
 | 18                                              58  | 
 | 19                                              57  | 
 | 20                                              56  | 
 | 21                                              55  | 
 | 22                                              54  | 
 | 23                                              53  | 
 | 24                                              52  | 
 | 25                                              51  | 
 |   27  29  31  33  35  37  39  41  43  45  47  49    |
  \26  28  30  32  34  36  38  40  42  44  46  48  50  /
   --------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 A<1>                             51 VCCIO-1.8                     
  2 A<13>                            52 KPR                           
  3 N_EEPROMWR                       53 KPR                           
  4 N_SRAMWR                         54 KPR                           
  5 VCCAUX                           55 KPR                           
  6 N_SRAMCS                         56 KPR                           
  7 N_EEPROMCS                       57 VCC                           
  8 BANK<4>                          58 KPR                           
  9 BANK<3>                          59 KPR                           
 10 BANK<2>                          60 KPR                           
 11 BANK<1>                          61 KPR                           
 12 BANK<0>                          62 GND                           
 13 D<6>                             63 KPR                           
 14 N_EEPROMOE                       64 KPR                           
 15 N_SRAMOE                         65 KPR                           
 16 N_ROMCS                          66 KPR                           
 17 N_MREQ                           67 KPR                           
 18 N_RD                             68 KPR                           
 19 A<0>                             69 GND                           
 20 VCCIO-1.8                        70 KPR                           
 21 GND                              71 KPR                           
 22 N_WR                             72 KPR                           
 23 A<10>                            73 KPR                           
 24 A<11>                            74 KPR                           
 25 GND                              75 GND                           
 26 VCC                              76 KPR                           
 27 A<12>                            77 KPR                           
 28 D<1>                             78 KPR                           
 29 D<2>                             79 KPR                           
 30 D<3>                             80 KPR                           
 31 GND                              81 KPR                           
 32 D<4>                             82 KPR                           
 33 JUMPER_EEPROM                    83 TDO                           
 34 N_M1                             84 GND                           
 35 KPR                              85 KPR                           
 36 KPR                              86 KPR                           
 37 KPR                              87 KPR                           
 38 VCCIO-1.8                        88 VCCIO-1.8                     
 39 KPR                              89 KPR                           
 40 KPR                              90 D<0>                          
 41 KPR                              91 A<9>                          
 42 KPR                              92 A<8>                          
 43 KPR                              93 A<7>                          
 44 KPR                              94 A<6>                          
 45 TDI                              95 A<5>                          
 46 KPR                              96 A<4>                          
 47 TMS                              97 A<3>                          
 48 TCK                              98 VCCIO-1.8                     
 49 KPR                              99 A<2>                          
 50 KPR                             100 GND                           


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc2c128-6-VQ100
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : KEEPER
Default Voltage Standard for All Outputs    : LVCMOS18
Input Limit                                 : 32
Pterm Limit                                 : 28
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
