{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573787954585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573787954594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 22:19:14 2019 " "Processing started: Thu Nov 14 22:19:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573787954594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787954594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Five_Stage_Processor -c Five_Stage_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Five_Stage_Processor -c Five_Stage_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787954594 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "misc_muxes/two_mux_addr.qip " "Tcl Script File misc_muxes/two_mux_addr.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE misc_muxes/two_mux_addr.qip " "set_global_assignment -name QIP_FILE misc_muxes/two_mux_addr.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1573787954848 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1573787954848 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573787955531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_registers/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_registers/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "pipeline_registers/IF_ID.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/IF_ID.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787968907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787968907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_registers/id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_registers/id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "pipeline_registers/ID_EX.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/ID_EX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787968912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787968912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_registers/ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_registers/ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "pipeline_registers/EX_MEM.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/EX_MEM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787968916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787968916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "CLK_DIV.vhd" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/CLK_DIV.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787969451 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "CLK_DIV.vhd" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/CLK_DIV.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787969451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787969451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file two_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_mux " "Found entity 1: two_mux" {  } { { "two_mux.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/two_mux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787969455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787969455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_register.v 1 1 " "Found 1 design units, including 1 entities, in source file three_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_register " "Found entity 1: three_register" {  } { { "three_register.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/three_register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787969458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787969458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/Register_File.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787969462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787969462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787969466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787969466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_register " "Found entity 1: PC_register" {  } { { "PC_register.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/PC_register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787969470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787969470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onepulse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onepulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onepulse-a " "Found design unit 1: onepulse-a" {  } { { "onepulse.vhd" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/onepulse.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787969473 ""} { "Info" "ISGN_ENTITY_NAME" "1 onepulse " "Found entity 1: onepulse" {  } { { "onepulse.vhd" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/onepulse.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787969473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787969473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/instruction_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787969477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787969477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/data_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787969482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787969482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_add.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_add " "Found entity 1: ALU_add" {  } { { "ALU_add.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU_add.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787969485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787969485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/zach/documents/college_bs/ece473_arch_org/ece473_processor/vga_demo_v1.6/vga_components/vram.v 1 1 " "Found 1 design units, including 1 entities, in source file /zach/documents/college_bs/ece473_arch_org/ece473_processor/vga_demo_v1.6/vga_components/vram.v" { { "Info" "ISGN_ENTITY_NAME" "1 vram " "Found entity 1: vram" {  } { { "../VGA_Demo_V1.6/VGA_Components/vram.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/vram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787969489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787969489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/zach/documents/college_bs/ece473_arch_org/ece473_processor/vga_demo_v1.6/vga_components/vgaclk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /zach/documents/college_bs/ece473_arch_org/ece473_processor/vga_demo_v1.6/vga_components/vgaclk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaclk_0002 " "Found entity 1: vgaclk_0002" {  } { { "../VGA_Demo_V1.6/VGA_Components/vgaclk_0002.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/vgaclk_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787969494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787969494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/zach/documents/college_bs/ece473_arch_org/ece473_processor/vga_demo_v1.6/vga_components/vgaclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /zach/documents/college_bs/ece473_arch_org/ece473_processor/vga_demo_v1.6/vga_components/vgaclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaclk " "Found entity 1: vgaclk" {  } { { "../VGA_Demo_V1.6/VGA_Components/vgaclk.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/vgaclk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787969497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787969497 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_control.v(44) " "Verilog HDL information at vga_control.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "../VGA_Demo_V1.6/VGA_Components/vga_control.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/vga_control.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1573787969501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/zach/documents/college_bs/ece473_arch_org/ece473_processor/vga_demo_v1.6/vga_components/vga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /zach/documents/college_bs/ece473_arch_org/ece473_processor/vga_demo_v1.6/vga_components/vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "../VGA_Demo_V1.6/VGA_Components/vga_control.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/vga_control.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787969501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787969501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/zach/documents/college_bs/ece473_arch_org/ece473_processor/vga_demo_v1.6/vga_components/vga_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /zach/documents/college_bs/ece473_arch_org/ece473_processor/vga_demo_v1.6/vga_components/vga_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_BLOCK " "Found entity 1: VGA_BLOCK" {  } { { "../VGA_Demo_V1.6/VGA_Components/VGA_BLOCK.bdf" "" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/VGA_BLOCK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787969503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787969503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/zach/documents/college_bs/ece473_arch_org/ece473_processor/vga_demo_v1.6/vga_components/color_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /zach/documents/college_bs/ece473_arch_org/ece473_processor/vga_demo_v1.6/vga_components/color_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_encoder " "Found entity 1: color_encoder" {  } { { "../VGA_Demo_V1.6/VGA_Components/color_encoder.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/color_encoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787969506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787969506 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "char_engine.v(170) " "Verilog HDL information at char_engine.v(170): always construct contains both blocking and non-blocking assignments" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 170 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1573787969508 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "char_engine.v(204) " "Verilog HDL information at char_engine.v(204): always construct contains both blocking and non-blocking assignments" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 204 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1573787969509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/zach/documents/college_bs/ece473_arch_org/ece473_processor/vga_demo_v1.6/vga_components/char_engine.v 1 1 " "Found 1 design units, including 1 entities, in source file /zach/documents/college_bs/ece473_arch_org/ece473_processor/vga_demo_v1.6/vga_components/char_engine.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_engine " "Found entity 1: char_engine" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787969512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787969512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "five_stage_processor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file five_stage_processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Five_Stage_Processor " "Found entity 1: Five_Stage_Processor" {  } { { "Five_Stage_Processor.bdf" "" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/Five_Stage_Processor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787969514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787969514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_mux/clk_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_mux/clk_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_mux " "Found entity 1: clk_mux" {  } { { "clk_mux/clk_mux.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/clk_mux/clk_mux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787969518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787969518 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 controller.v(221) " "Verilog HDL Expression warning at controller.v(221): truncated literal to match 2 bits" {  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 221 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1573787969519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787969520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787969520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787969523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787969523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_registers/mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_registers/mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "pipeline_registers/MEM_WB.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/MEM_WB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787969526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787969526 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "misc_muxes/two_mux_addr.v " "Can't analyze file -- file misc_muxes/two_mux_addr.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573787969531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "misc_muxes/regdst_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file misc_muxes/regdst_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegDst_mux " "Found entity 1: RegDst_mux" {  } { { "misc_muxes/RegDst_mux.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/misc_muxes/RegDst_mux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787969534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787969534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "forwarding_unit.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/forwarding_unit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787969538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787969538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_add.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_add " "Found entity 1: PC_add" {  } { { "PC_add.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/PC_add.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787969541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787969541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "misc_muxes/forawrding_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file misc_muxes/forawrding_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 forawrding_mux " "Found entity 1: forawrding_mux" {  } { { "misc_muxes/forawrding_mux.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/misc_muxes/forawrding_mux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787969544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787969544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/sign_extend.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787969548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787969548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "misc_muxes/branch_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file misc_muxes/branch_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_mux " "Found entity 1: branch_mux" {  } { { "misc_muxes/branch_mux.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/misc_muxes/branch_mux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787969551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787969551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_add.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_add " "Found entity 1: branch_add" {  } { { "branch_add.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/branch_add.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787969554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787969554 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Five_Stage_Processor " "Elaborating entity \"Five_Stage_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573787969841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_BLOCK VGA_BLOCK:inst20 " "Elaborating entity \"VGA_BLOCK\" for hierarchy \"VGA_BLOCK:inst20\"" {  } { { "Five_Stage_Processor.bdf" "inst20" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/Five_Stage_Processor.bdf" { { 384 -416 -160 832 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787969893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_control VGA_BLOCK:inst20\|vga_control:inst2 " "Elaborating entity \"vga_control\" for hierarchy \"VGA_BLOCK:inst20\|vga_control:inst2\"" {  } { { "../VGA_Demo_V1.6/VGA_Components/VGA_BLOCK.bdf" "inst2" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/VGA_BLOCK.bdf" { { 120 136 320 264 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787969920 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_control.v(63) " "Verilog HDL assignment warning at vga_control.v(63): truncated value with size 32 to match size of target (19)" {  } { { "../VGA_Demo_V1.6/VGA_Components/vga_control.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/vga_control.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787969924 "|Five_Stage_Processor|VGA_BLOCK:inst20|vga_control:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaclk VGA_BLOCK:inst20\|vgaclk:inst4 " "Elaborating entity \"vgaclk\" for hierarchy \"VGA_BLOCK:inst20\|vgaclk:inst4\"" {  } { { "../VGA_Demo_V1.6/VGA_Components/VGA_BLOCK.bdf" "inst4" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/VGA_BLOCK.bdf" { { 120 -56 104 200 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787969927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaclk_0002 VGA_BLOCK:inst20\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst " "Elaborating entity \"vgaclk_0002\" for hierarchy \"VGA_BLOCK:inst20\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\"" {  } { { "../VGA_Demo_V1.6/VGA_Components/vgaclk.v" "vgaclk_inst" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/vgaclk.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787969929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll VGA_BLOCK:inst20\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"VGA_BLOCK:inst20\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i\"" {  } { { "../VGA_Demo_V1.6/VGA_Components/vgaclk_0002.v" "altera_pll_i" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/vgaclk_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787969978 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1573787969982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_BLOCK:inst20\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"VGA_BLOCK:inst20\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i\"" {  } { { "../VGA_Demo_V1.6/VGA_Components/vgaclk_0002.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/vgaclk_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787969982 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_BLOCK:inst20\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"VGA_BLOCK:inst20\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.125000 MHz " "Parameter \"output_clock_frequency0\" = \"25.125000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787969982 ""}  } { { "../VGA_Demo_V1.6/VGA_Components/vgaclk_0002.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/vgaclk_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573787969982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_engine VGA_BLOCK:inst20\|char_engine:inst " "Elaborating entity \"char_engine\" for hierarchy \"VGA_BLOCK:inst20\|char_engine:inst\"" {  } { { "../VGA_Demo_V1.6/VGA_Components/VGA_BLOCK.bdf" "inst" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/VGA_BLOCK.bdf" { { 368 136 384 800 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787969987 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 char_engine.v(273) " "Verilog HDL assignment warning at char_engine.v(273): truncated value with size 32 to match size of target (6)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970006 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 char_engine.v(274) " "Verilog HDL assignment warning at char_engine.v(274): truncated value with size 32 to match size of target (6)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970006 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 char_engine.v(275) " "Verilog HDL assignment warning at char_engine.v(275): truncated value with size 32 to match size of target (6)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970006 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 char_engine.v(276) " "Verilog HDL assignment warning at char_engine.v(276): truncated value with size 32 to match size of target (6)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970006 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 char_engine.v(278) " "Verilog HDL assignment warning at char_engine.v(278): truncated value with size 32 to match size of target (5)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970007 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "88 8 char_engine.v(288) " "Verilog HDL assignment warning at char_engine.v(288): truncated value with size 88 to match size of target (8)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970007 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "88 8 char_engine.v(300) " "Verilog HDL assignment warning at char_engine.v(300): truncated value with size 88 to match size of target (8)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970007 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 8 char_engine.v(312) " "Verilog HDL assignment warning at char_engine.v(312): truncated value with size 72 to match size of target (8)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970007 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "80 8 char_engine.v(325) " "Verilog HDL assignment warning at char_engine.v(325): truncated value with size 80 to match size of target (8)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970007 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "56 8 char_engine.v(338) " "Verilog HDL assignment warning at char_engine.v(338): truncated value with size 56 to match size of target (8)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970007 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(361) " "Verilog HDL assignment warning at char_engine.v(361): truncated value with size 113 to match size of target (8)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970007 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(372) " "Verilog HDL assignment warning at char_engine.v(372): truncated value with size 113 to match size of target (8)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970007 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(383) " "Verilog HDL assignment warning at char_engine.v(383): truncated value with size 113 to match size of target (8)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970007 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(394) " "Verilog HDL assignment warning at char_engine.v(394): truncated value with size 113 to match size of target (8)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970007 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(405) " "Verilog HDL assignment warning at char_engine.v(405): truncated value with size 113 to match size of target (8)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970007 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(416) " "Verilog HDL assignment warning at char_engine.v(416): truncated value with size 113 to match size of target (8)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970007 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(427) " "Verilog HDL assignment warning at char_engine.v(427): truncated value with size 113 to match size of target (8)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970007 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(438) " "Verilog HDL assignment warning at char_engine.v(438): truncated value with size 113 to match size of target (8)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970007 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(449) " "Verilog HDL assignment warning at char_engine.v(449): truncated value with size 113 to match size of target (8)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970007 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(460) " "Verilog HDL assignment warning at char_engine.v(460): truncated value with size 113 to match size of target (8)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970007 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(471) " "Verilog HDL assignment warning at char_engine.v(471): truncated value with size 113 to match size of target (8)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970007 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(482) " "Verilog HDL assignment warning at char_engine.v(482): truncated value with size 113 to match size of target (8)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970007 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(493) " "Verilog HDL assignment warning at char_engine.v(493): truncated value with size 113 to match size of target (8)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970007 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(504) " "Verilog HDL assignment warning at char_engine.v(504): truncated value with size 113 to match size of target (8)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970007 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(515) " "Verilog HDL assignment warning at char_engine.v(515): truncated value with size 113 to match size of target (8)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970007 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(526) " "Verilog HDL assignment warning at char_engine.v(526): truncated value with size 113 to match size of target (8)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970007 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 8 char_engine.v(583) " "Verilog HDL assignment warning at char_engine.v(583): truncated value with size 72 to match size of target (8)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970007 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 8 char_engine.v(595) " "Verilog HDL assignment warning at char_engine.v(595): truncated value with size 97 to match size of target (8)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970008 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 char_engine.v(713) " "Verilog HDL assignment warning at char_engine.v(713): truncated value with size 32 to match size of target (5)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970008 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 char_engine.v(720) " "Verilog HDL assignment warning at char_engine.v(720): truncated value with size 32 to match size of target (5)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970008 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "char_engine.v(281) " "Verilog HDL Case Statement warning at char_engine.v(281): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 281 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1573787970008 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 char_engine.v(198) " "Verilog HDL assignment warning at char_engine.v(198): truncated value with size 32 to match size of target (16)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970008 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(230) " "Verilog HDL assignment warning at char_engine.v(230): truncated value with size 8 to match size of target (6)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970008 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(235) " "Verilog HDL assignment warning at char_engine.v(235): truncated value with size 8 to match size of target (6)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970008 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(240) " "Verilog HDL assignment warning at char_engine.v(240): truncated value with size 8 to match size of target (6)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970008 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(245) " "Verilog HDL assignment warning at char_engine.v(245): truncated value with size 8 to match size of target (6)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970008 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(254) " "Verilog HDL assignment warning at char_engine.v(254): truncated value with size 8 to match size of target (6)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970008 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(259) " "Verilog HDL assignment warning at char_engine.v(259): truncated value with size 8 to match size of target (6)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970008 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(264) " "Verilog HDL assignment warning at char_engine.v(264): truncated value with size 8 to match size of target (6)" {  } { { "../VGA_Demo_V1.6/VGA_Components/char_engine.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/char_engine.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970008 "|Five_Stage_Processor|VGA_BLOCK:inst20|char_engine:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_encoder VGA_BLOCK:inst20\|color_encoder:inst1 " "Elaborating entity \"color_encoder\" for hierarchy \"VGA_BLOCK:inst20\|color_encoder:inst1\"" {  } { { "../VGA_Demo_V1.6/VGA_Components/VGA_BLOCK.bdf" "inst1" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/VGA_BLOCK.bdf" { { 120 752 912 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vram VGA_BLOCK:inst20\|vram:inst3 " "Elaborating entity \"vram\" for hierarchy \"VGA_BLOCK:inst20\|vram:inst3\"" {  } { { "../VGA_Demo_V1.6/VGA_Components/VGA_BLOCK.bdf" "inst3" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/VGA_BLOCK.bdf" { { 120 520 720 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_BLOCK:inst20\|vram:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_BLOCK:inst20\|vram:inst3\|altsyncram:altsyncram_component\"" {  } { { "../VGA_Demo_V1.6/VGA_Components/vram.v" "altsyncram_component" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/vram.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970100 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_BLOCK:inst20\|vram:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_BLOCK:inst20\|vram:inst3\|altsyncram:altsyncram_component\"" {  } { { "../VGA_Demo_V1.6/VGA_Components/vram.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/vram.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_BLOCK:inst20\|vram:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_BLOCK:inst20\|vram:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 38400 " "Parameter \"numwords_b\" = \"38400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970102 ""}  } { { "../VGA_Demo_V1.6/VGA_Components/vram.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/VGA_Demo_V1.6/VGA_Components/vram.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573787970102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1tn2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1tn2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1tn2 " "Found entity 1: altsyncram_1tn2" {  } { { "db/altsyncram_1tn2.tdf" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/db/altsyncram_1tn2.tdf" 35 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787970181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1tn2 VGA_BLOCK:inst20\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated " "Elaborating entity \"altsyncram_1tn2\" for hierarchy \"VGA_BLOCK:inst20\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3na " "Found entity 1: decode_3na" {  } { { "db/decode_3na.tdf" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/db/decode_3na.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787970262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3na VGA_BLOCK:inst20\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|decode_3na:decode2 " "Elaborating entity \"decode_3na\" for hierarchy \"VGA_BLOCK:inst20\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|decode_3na:decode2\"" {  } { { "db/altsyncram_1tn2.tdf" "decode2" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/db/altsyncram_1tn2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/db/decode_s2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787970333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a VGA_BLOCK:inst20\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|decode_s2a:rden_decode_a " "Elaborating entity \"decode_s2a\" for hierarchy \"VGA_BLOCK:inst20\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|decode_s2a:rden_decode_a\"" {  } { { "db/altsyncram_1tn2.tdf" "rden_decode_a" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/db/altsyncram_1tn2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/db/mux_chb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787970404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_chb VGA_BLOCK:inst20\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|mux_chb:mux4 " "Elaborating entity \"mux_chb\" for hierarchy \"VGA_BLOCK:inst20\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|mux_chb:mux4\"" {  } { { "db/altsyncram_1tn2.tdf" "mux4" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/db/altsyncram_1tn2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jhb " "Found entity 1: mux_jhb" {  } { { "db/mux_jhb.tdf" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/db/mux_jhb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787970486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jhb VGA_BLOCK:inst20\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|mux_jhb:mux5 " "Elaborating entity \"mux_jhb\" for hierarchy \"VGA_BLOCK:inst20\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|mux_jhb:mux5\"" {  } { { "db/altsyncram_1tn2.tdf" "mux5" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/db/altsyncram_1tn2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_mux clk_mux:inst " "Elaborating entity \"clk_mux\" for hierarchy \"clk_mux:inst\"" {  } { { "Five_Stage_Processor.bdf" "inst" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/Five_Stage_Processor.bdf" { { 520 752 832 696 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux clk_mux:inst\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"clk_mux:inst\|lpm_mux:LPM_MUX_component\"" {  } { { "clk_mux/clk_mux.v" "LPM_MUX_component" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/clk_mux/clk_mux.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_mux:inst\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"clk_mux:inst\|lpm_mux:LPM_MUX_component\"" {  } { { "clk_mux/clk_mux.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/clk_mux/clk_mux.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970563 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_mux:inst\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"clk_mux:inst\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970564 ""}  } { { "clk_mux/clk_mux.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/clk_mux/clk_mux.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573787970564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1kc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1kc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1kc " "Found entity 1: mux_1kc" {  } { { "db/mux_1kc.tdf" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/db/mux_1kc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787970626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1kc clk_mux:inst\|lpm_mux:LPM_MUX_component\|mux_1kc:auto_generated " "Elaborating entity \"mux_1kc\" for hierarchy \"clk_mux:inst\|lpm_mux:LPM_MUX_component\|mux_1kc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst6 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst6\"" {  } { { "Five_Stage_Processor.bdf" "inst6" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/Five_Stage_Processor.bdf" { { 528 520 728 704 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_register PC_register:inst3 " "Elaborating entity \"PC_register\" for hierarchy \"PC_register:inst3\"" {  } { { "Five_Stage_Processor.bdf" "inst3" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/Five_Stage_Processor.bdf" { { 1104 -744 -536 1216 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_mux two_mux:inst9 " "Elaborating entity \"two_mux\" for hierarchy \"two_mux:inst9\"" {  } { { "Five_Stage_Processor.bdf" "inst9" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/Five_Stage_Processor.bdf" { { 1088 -960 -816 1168 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux two_mux:inst9\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"two_mux:inst9\|lpm_mux:LPM_MUX_component\"" {  } { { "two_mux.v" "LPM_MUX_component" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/two_mux.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "two_mux:inst9\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"two_mux:inst9\|lpm_mux:LPM_MUX_component\"" {  } { { "two_mux.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/two_mux.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "two_mux:inst9\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"two_mux:inst9\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970661 ""}  } { { "two_mux.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/two_mux.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573787970661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlc " "Found entity 1: mux_dlc" {  } { { "db/mux_dlc.tdf" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/db/mux_dlc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787970724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dlc two_mux:inst9\|lpm_mux:LPM_MUX_component\|mux_dlc:auto_generated " "Elaborating entity \"mux_dlc\" for hierarchy \"two_mux:inst9\|lpm_mux:LPM_MUX_component\|mux_dlc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX ID_EX:inst30 " "Elaborating entity \"ID_EX\" for hierarchy \"ID_EX:inst30\"" {  } { { "Five_Stage_Processor.bdf" "inst30" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/Five_Stage_Processor.bdf" { { 1488 -248 0 1856 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst15 " "Elaborating entity \"controller\" for hierarchy \"controller:inst15\"" {  } { { "Five_Stage_Processor.bdf" "inst15" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/Five_Stage_Processor.bdf" { { 1384 -784 -576 1560 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970735 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(28) " "Verilog HDL Case Statement warning at controller.v(28): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1573787970736 "|Five_Stage_Processor|controller:inst15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite controller.v(28) " "Verilog HDL Always Construct warning at controller.v(28): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573787970736 "|Five_Stage_Processor|controller:inst15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg controller.v(28) " "Verilog HDL Always Construct warning at controller.v(28): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573787970736 "|Five_Stage_Processor|controller:inst15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRead controller.v(28) " "Verilog HDL Always Construct warning at controller.v(28): inferring latch(es) for variable \"MemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573787970736 "|Five_Stage_Processor|controller:inst15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite controller.v(28) " "Verilog HDL Always Construct warning at controller.v(28): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573787970737 "|Five_Stage_Processor|controller:inst15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCsrc controller.v(28) " "Verilog HDL Always Construct warning at controller.v(28): inferring latch(es) for variable \"PCsrc\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573787970737 "|Five_Stage_Processor|controller:inst15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst controller.v(28) " "Verilog HDL Always Construct warning at controller.v(28): inferring latch(es) for variable \"RegDst\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573787970737 "|Five_Stage_Processor|controller:inst15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUop controller.v(28) " "Verilog HDL Always Construct warning at controller.v(28): inferring latch(es) for variable \"ALUop\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573787970737 "|Five_Stage_Processor|controller:inst15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUsrc controller.v(28) " "Verilog HDL Always Construct warning at controller.v(28): inferring latch(es) for variable \"ALUsrc\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573787970737 "|Five_Stage_Processor|controller:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUsrc controller.v(28) " "Inferred latch for \"ALUsrc\" at controller.v(28)" {  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970737 "|Five_Stage_Processor|controller:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[0\] controller.v(28) " "Inferred latch for \"ALUop\[0\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970737 "|Five_Stage_Processor|controller:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[1\] controller.v(28) " "Inferred latch for \"ALUop\[1\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970737 "|Five_Stage_Processor|controller:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[2\] controller.v(28) " "Inferred latch for \"ALUop\[2\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970737 "|Five_Stage_Processor|controller:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[3\] controller.v(28) " "Inferred latch for \"ALUop\[3\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970737 "|Five_Stage_Processor|controller:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[4\] controller.v(28) " "Inferred latch for \"ALUop\[4\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970737 "|Five_Stage_Processor|controller:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst controller.v(28) " "Inferred latch for \"RegDst\" at controller.v(28)" {  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970737 "|Five_Stage_Processor|controller:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCsrc\[0\] controller.v(28) " "Inferred latch for \"PCsrc\[0\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970737 "|Five_Stage_Processor|controller:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCsrc\[1\] controller.v(28) " "Inferred latch for \"PCsrc\[1\]\" at controller.v(28)" {  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970737 "|Five_Stage_Processor|controller:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite controller.v(28) " "Inferred latch for \"MemWrite\" at controller.v(28)" {  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970737 "|Five_Stage_Processor|controller:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead controller.v(28) " "Inferred latch for \"MemRead\" at controller.v(28)" {  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970737 "|Five_Stage_Processor|controller:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg controller.v(28) " "Inferred latch for \"MemtoReg\" at controller.v(28)" {  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970737 "|Five_Stage_Processor|controller:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite controller.v(28) " "Inferred latch for \"RegWrite\" at controller.v(28)" {  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970737 "|Five_Stage_Processor|controller:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:inst21 " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:inst21\"" {  } { { "Five_Stage_Processor.bdf" "inst21" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/Five_Stage_Processor.bdf" { { 1080 112 320 1224 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_add PC_add:inst12 " "Elaborating entity \"PC_add\" for hierarchy \"PC_add:inst12\"" {  } { { "Five_Stage_Processor.bdf" "inst12" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/Five_Stage_Processor.bdf" { { 968 -744 -552 1048 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:inst1 " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:inst1\"" {  } { { "Five_Stage_Processor.bdf" "inst1" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/Five_Stage_Processor.bdf" { { 1040 -320 -64 1240 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instruction_memory:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instruction_memory:inst1\|altsyncram:altsyncram_component\"" {  } { { "instruction_memory.v" "altsyncram_component" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/instruction_memory.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_memory:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instruction_memory:inst1\|altsyncram:altsyncram_component\"" {  } { { "instruction_memory.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/instruction_memory.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_memory:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"instruction_memory:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../test_programs/Milestone-2/test1/m2_test1_Code.mif " "Parameter \"init_file\" = \"../test_programs/Milestone-2/test1/m2_test1_Code.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970776 ""}  } { { "instruction_memory.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/instruction_memory.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573787970776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0dp2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0dp2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0dp2 " "Found entity 1: altsyncram_0dp2" {  } { { "db/altsyncram_0dp2.tdf" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/db/altsyncram_0dp2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787970852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0dp2 instruction_memory:inst1\|altsyncram:altsyncram_component\|altsyncram_0dp2:auto_generated " "Elaborating entity \"altsyncram_0dp2\" for hierarchy \"instruction_memory:inst1\|altsyncram:altsyncram_component\|altsyncram_0dp2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:inst5 " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:inst5\"" {  } { { "Five_Stage_Processor.bdf" "inst5" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/Five_Stage_Processor.bdf" { { 1600 -792 -496 1808 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970882 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Register_File.v(19) " "Verilog HDL assignment warning at Register_File.v(19): truncated value with size 32 to match size of target (6)" {  } { { "Register_File.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/Register_File.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970896 "|Five_Stage_Processor|Register_File:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Register_File.v(27) " "Verilog HDL assignment warning at Register_File.v(27): truncated value with size 32 to match size of target (6)" {  } { { "Register_File.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/Register_File.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970896 "|Five_Stage_Processor|Register_File:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB MEM_WB:inst32 " "Elaborating entity \"MEM_WB\" for hierarchy \"MEM_WB:inst32\"" {  } { { "Five_Stage_Processor.bdf" "inst32" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/Five_Stage_Processor.bdf" { { 3128 -488 -176 3304 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970898 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 MEM_WB.v(38) " "Verilog HDL assignment warning at MEM_WB.v(38): truncated value with size 32 to match size of target (5)" {  } { { "pipeline_registers/MEM_WB.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/MEM_WB.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970900 "|Five_Stage_Processor|MEM_WB:inst32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM EX_MEM:inst31 " "Elaborating entity \"EX_MEM\" for hierarchy \"EX_MEM:inst31\"" {  } { { "Five_Stage_Processor.bdf" "inst31" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/Five_Stage_Processor.bdf" { { 2360 -136 176 2632 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970901 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 EX_MEM.v(50) " "Verilog HDL assignment warning at EX_MEM.v(50): truncated value with size 32 to match size of target (5)" {  } { { "pipeline_registers/EX_MEM.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/EX_MEM.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573787970904 "|Five_Stage_Processor|EX_MEM:inst31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst4 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst4\"" {  } { { "Five_Stage_Processor.bdf" "inst4" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/Five_Stage_Processor.bdf" { { 2448 -608 -408 2560 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970906 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(45) " "Verilog HDL Case Statement warning at ALU.v(45): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1573787970909 "|Five_Stage_Processor|ALU:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ALU.v(45) " "Verilog HDL Always Construct warning at ALU.v(45): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573787970909 "|Five_Stage_Processor|ALU:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp ALU.v(45) " "Verilog HDL Always Construct warning at ALU.v(45): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573787970909 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] ALU.v(45) " "Inferred latch for \"temp\[0\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970909 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] ALU.v(45) " "Inferred latch for \"temp\[1\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970909 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] ALU.v(45) " "Inferred latch for \"temp\[2\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970909 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] ALU.v(45) " "Inferred latch for \"temp\[3\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970909 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] ALU.v(45) " "Inferred latch for \"temp\[4\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970909 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] ALU.v(45) " "Inferred latch for \"temp\[5\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970909 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] ALU.v(45) " "Inferred latch for \"temp\[6\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970910 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] ALU.v(45) " "Inferred latch for \"temp\[7\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970910 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] ALU.v(45) " "Inferred latch for \"temp\[8\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970910 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[9\] ALU.v(45) " "Inferred latch for \"temp\[9\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970910 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[10\] ALU.v(45) " "Inferred latch for \"temp\[10\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970910 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[11\] ALU.v(45) " "Inferred latch for \"temp\[11\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970910 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[12\] ALU.v(45) " "Inferred latch for \"temp\[12\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970910 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[13\] ALU.v(45) " "Inferred latch for \"temp\[13\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970910 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[14\] ALU.v(45) " "Inferred latch for \"temp\[14\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970910 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[15\] ALU.v(45) " "Inferred latch for \"temp\[15\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970910 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[16\] ALU.v(45) " "Inferred latch for \"temp\[16\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970910 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[17\] ALU.v(45) " "Inferred latch for \"temp\[17\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970910 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[18\] ALU.v(45) " "Inferred latch for \"temp\[18\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970910 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[19\] ALU.v(45) " "Inferred latch for \"temp\[19\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970910 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[20\] ALU.v(45) " "Inferred latch for \"temp\[20\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970910 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[21\] ALU.v(45) " "Inferred latch for \"temp\[21\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970910 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[22\] ALU.v(45) " "Inferred latch for \"temp\[22\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970910 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[23\] ALU.v(45) " "Inferred latch for \"temp\[23\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970910 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[24\] ALU.v(45) " "Inferred latch for \"temp\[24\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970910 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[25\] ALU.v(45) " "Inferred latch for \"temp\[25\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970910 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[26\] ALU.v(45) " "Inferred latch for \"temp\[26\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970910 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[27\] ALU.v(45) " "Inferred latch for \"temp\[27\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970910 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[28\] ALU.v(45) " "Inferred latch for \"temp\[28\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970910 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[29\] ALU.v(45) " "Inferred latch for \"temp\[29\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970910 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[30\] ALU.v(45) " "Inferred latch for \"temp\[30\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970910 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[31\] ALU.v(45) " "Inferred latch for \"temp\[31\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970911 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU.v(45) " "Inferred latch for \"result\[0\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970911 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU.v(45) " "Inferred latch for \"result\[1\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970911 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU.v(45) " "Inferred latch for \"result\[2\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970911 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU.v(45) " "Inferred latch for \"result\[3\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970911 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU.v(45) " "Inferred latch for \"result\[4\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970911 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU.v(45) " "Inferred latch for \"result\[5\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970911 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU.v(45) " "Inferred latch for \"result\[6\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970911 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU.v(45) " "Inferred latch for \"result\[7\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970911 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ALU.v(45) " "Inferred latch for \"result\[8\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970911 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ALU.v(45) " "Inferred latch for \"result\[9\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970911 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ALU.v(45) " "Inferred latch for \"result\[10\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970911 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ALU.v(45) " "Inferred latch for \"result\[11\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970911 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ALU.v(45) " "Inferred latch for \"result\[12\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970911 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ALU.v(45) " "Inferred latch for \"result\[13\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970911 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ALU.v(45) " "Inferred latch for \"result\[14\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970911 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ALU.v(45) " "Inferred latch for \"result\[15\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970911 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] ALU.v(45) " "Inferred latch for \"result\[16\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970911 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] ALU.v(45) " "Inferred latch for \"result\[17\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970911 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] ALU.v(45) " "Inferred latch for \"result\[18\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970911 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] ALU.v(45) " "Inferred latch for \"result\[19\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970911 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] ALU.v(45) " "Inferred latch for \"result\[20\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970911 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] ALU.v(45) " "Inferred latch for \"result\[21\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970911 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] ALU.v(45) " "Inferred latch for \"result\[22\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970911 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] ALU.v(45) " "Inferred latch for \"result\[23\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970912 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] ALU.v(45) " "Inferred latch for \"result\[24\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970912 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] ALU.v(45) " "Inferred latch for \"result\[25\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970912 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] ALU.v(45) " "Inferred latch for \"result\[26\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970912 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] ALU.v(45) " "Inferred latch for \"result\[27\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970912 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] ALU.v(45) " "Inferred latch for \"result\[28\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970912 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] ALU.v(45) " "Inferred latch for \"result\[29\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970912 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] ALU.v(45) " "Inferred latch for \"result\[30\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970912 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] ALU.v(45) " "Inferred latch for \"result\[31\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970912 "|Five_Stage_Processor|ALU:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forawrding_mux forawrding_mux:inst13 " "Elaborating entity \"forawrding_mux\" for hierarchy \"forawrding_mux:inst13\"" {  } { { "Five_Stage_Processor.bdf" "inst13" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/Five_Stage_Processor.bdf" { { 2320 -1208 -1064 2416 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux forawrding_mux:inst13\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"forawrding_mux:inst13\|lpm_mux:LPM_MUX_component\"" {  } { { "misc_muxes/forawrding_mux.v" "LPM_MUX_component" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/misc_muxes/forawrding_mux.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "forawrding_mux:inst13\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"forawrding_mux:inst13\|lpm_mux:LPM_MUX_component\"" {  } { { "misc_muxes/forawrding_mux.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/misc_muxes/forawrding_mux.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "forawrding_mux:inst13\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"forawrding_mux:inst13\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 3 " "Parameter \"lpm_size\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787970935 ""}  } { { "misc_muxes/forawrding_mux.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/misc_muxes/forawrding_mux.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573787970935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_flc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_flc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_flc " "Found entity 1: mux_flc" {  } { { "db/mux_flc.tdf" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/db/mux_flc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787970999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787970999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_flc forawrding_mux:inst13\|lpm_mux:LPM_MUX_component\|mux_flc:auto_generated " "Elaborating entity \"mux_flc\" for hierarchy \"forawrding_mux:inst13\|lpm_mux:LPM_MUX_component\|mux_flc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787970999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit forwarding_unit:inst19 " "Elaborating entity \"forwarding_unit\" for hierarchy \"forwarding_unit:inst19\"" {  } { { "Five_Stage_Processor.bdf" "inst19" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/Five_Stage_Processor.bdf" { { 2648 -1384 -1128 2792 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787971030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDst_mux RegDst_mux:inst46 " "Elaborating entity \"RegDst_mux\" for hierarchy \"RegDst_mux:inst46\"" {  } { { "Five_Stage_Processor.bdf" "inst46" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/Five_Stage_Processor.bdf" { { 2608 -776 -632 2688 "inst46" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787971087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux RegDst_mux:inst46\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"RegDst_mux:inst46\|lpm_mux:LPM_MUX_component\"" {  } { { "misc_muxes/RegDst_mux.v" "LPM_MUX_component" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/misc_muxes/RegDst_mux.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787971097 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegDst_mux:inst46\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"RegDst_mux:inst46\|lpm_mux:LPM_MUX_component\"" {  } { { "misc_muxes/RegDst_mux.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/misc_muxes/RegDst_mux.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787971098 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegDst_mux:inst46\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"RegDst_mux:inst46\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787971098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787971098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787971098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787971098 ""}  } { { "misc_muxes/RegDst_mux.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/misc_muxes/RegDst_mux.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573787971098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tjc " "Found entity 1: mux_tjc" {  } { { "db/mux_tjc.tdf" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/db/mux_tjc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787971160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787971160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tjc RegDst_mux:inst46\|lpm_mux:LPM_MUX_component\|mux_tjc:auto_generated " "Elaborating entity \"mux_tjc\" for hierarchy \"RegDst_mux:inst46\|lpm_mux:LPM_MUX_component\|mux_tjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787971162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_add branch_add:inst27 " "Elaborating entity \"branch_add\" for hierarchy \"branch_add:inst27\"" {  } { { "Five_Stage_Processor.bdf" "inst27" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/Five_Stage_Processor.bdf" { { 2296 -520 -328 2376 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787971168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:inst7 " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:inst7\"" {  } { { "Five_Stage_Processor.bdf" "inst7" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/Five_Stage_Processor.bdf" { { 3080 -1008 -752 3280 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787971178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_memory:inst7\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_memory:inst7\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "altsyncram_component" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/data_memory.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787971192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:inst7\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_memory:inst7\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/data_memory.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787971200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:inst7\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_memory:inst7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787971201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787971201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787971201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787971201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787971201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787971201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../test_programs/Milestone-2/test1/m2_test1_Data.mif " "Parameter \"init_file\" = \"../test_programs/Milestone-2/test1/m2_test1_Data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787971201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787971201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787971201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787971201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787971201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787971201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787971201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787971201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787971201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787971201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787971201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787971201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787971201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787971201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787971201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787971201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787971201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787971201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787971201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787971201 ""}  } { { "data_memory.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/data_memory.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573787971201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vcp2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vcp2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vcp2 " "Found entity 1: altsyncram_vcp2" {  } { { "db/altsyncram_vcp2.tdf" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/db/altsyncram_vcp2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787971275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787971275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vcp2 data_memory:inst7\|altsyncram:altsyncram_component\|altsyncram_vcp2:auto_generated " "Elaborating entity \"altsyncram_vcp2\" for hierarchy \"data_memory:inst7\|altsyncram:altsyncram_component\|altsyncram_vcp2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787971277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:inst11 " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:inst11\"" {  } { { "Five_Stage_Processor.bdf" "inst11" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/Five_Stage_Processor.bdf" { { 1840 -744 -576 1920 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787971304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_mux branch_mux:inst25 " "Elaborating entity \"branch_mux\" for hierarchy \"branch_mux:inst25\"" {  } { { "Five_Stage_Processor.bdf" "inst25" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/Five_Stage_Processor.bdf" { { 2960 -288 -208 3040 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787971339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux branch_mux:inst25\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"branch_mux:inst25\|lpm_mux:LPM_MUX_component\"" {  } { { "misc_muxes/branch_mux.v" "LPM_MUX_component" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/misc_muxes/branch_mux.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787971349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "branch_mux:inst25\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"branch_mux:inst25\|lpm_mux:LPM_MUX_component\"" {  } { { "misc_muxes/branch_mux.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/misc_muxes/branch_mux.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787971351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "branch_mux:inst25\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"branch_mux:inst25\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787971352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787971352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787971352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787971352 ""}  } { { "misc_muxes/branch_mux.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/misc_muxes/branch_mux.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573787971352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pjc " "Found entity 1: mux_pjc" {  } { { "db/mux_pjc.tdf" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/db/mux_pjc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787971409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787971409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pjc branch_mux:inst25\|lpm_mux:LPM_MUX_component\|mux_pjc:auto_generated " "Elaborating entity \"mux_pjc\" for hierarchy \"branch_mux:inst25\|lpm_mux:LPM_MUX_component\|mux_pjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787971410 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Register_File:inst5\|register_rtl_0 " "Inferred RAM node \"Register_File:inst5\|register_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1573787972853 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Register_File:inst5\|register_rtl_1 " "Inferred RAM node \"Register_File:inst5\|register_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1573787972854 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Register_File:inst5\|register_rtl_2 " "Inferred dual-clock RAM node \"Register_File:inst5\|register_rtl_2\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1573787972855 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk_mux:inst\|lpm_mux:LPM_MUX_component\|mux_1kc:auto_generated\|l3_w0_n0_mux_dataout~0 " "Found clock multiplexer clk_mux:inst\|lpm_mux:LPM_MUX_component\|mux_1kc:auto_generated\|l3_w0_n0_mux_dataout~0" {  } { { "db/mux_1kc.tdf" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/db/mux_1kc.tdf" 35 2 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1573787973087 "|Five_Stage_Processor|clk_mux:inst|lpm_mux:LPM_MUX_component|mux_1kc:auto_generated|l3_w0_n0_mux_dataout~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk_mux:inst\|lpm_mux:LPM_MUX_component\|mux_1kc:auto_generated\|l2_w0_n1_mux_dataout~0 " "Found clock multiplexer clk_mux:inst\|lpm_mux:LPM_MUX_component\|mux_1kc:auto_generated\|l2_w0_n1_mux_dataout~0" {  } { { "db/mux_1kc.tdf" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/db/mux_1kc.tdf" 34 2 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1573787973087 "|Five_Stage_Processor|clk_mux:inst|lpm_mux:LPM_MUX_component|mux_1kc:auto_generated|l2_w0_n1_mux_dataout~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk_mux:inst\|lpm_mux:LPM_MUX_component\|mux_1kc:auto_generated\|l2_w0_n0_mux_dataout~0 " "Found clock multiplexer clk_mux:inst\|lpm_mux:LPM_MUX_component\|mux_1kc:auto_generated\|l2_w0_n0_mux_dataout~0" {  } { { "db/mux_1kc.tdf" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/db/mux_1kc.tdf" 33 2 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1573787973087 "|Five_Stage_Processor|clk_mux:inst|lpm_mux:LPM_MUX_component|mux_1kc:auto_generated|l2_w0_n0_mux_dataout~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1573787973087 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Register_File:inst5\|register_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Register_File:inst5\|register_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Register_File:inst5\|register_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"Register_File:inst5\|register_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Register_File:inst5\|register_rtl_2 " "Inferred altsyncram megafunction from the following design logic: \"Register_File:inst5\|register_rtl_2\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573787978961 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1573787978961 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1573787978961 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Register_File:inst5\|altsyncram:register_rtl_0 " "Elaborated megafunction instantiation \"Register_File:inst5\|altsyncram:register_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787979010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Register_File:inst5\|altsyncram:register_rtl_0 " "Instantiated megafunction \"Register_File:inst5\|altsyncram:register_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787979011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787979011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787979011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787979011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787979011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787979011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787979011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787979011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787979011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787979011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787979011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787979011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787979011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787979011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787979011 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573787979011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u2n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u2n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u2n1 " "Found entity 1: altsyncram_u2n1" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/db/altsyncram_u2n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787979080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787979080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Register_File:inst5\|altsyncram:register_rtl_2 " "Elaborated megafunction instantiation \"Register_File:inst5\|altsyncram:register_rtl_2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787979127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Register_File:inst5\|altsyncram:register_rtl_2 " "Instantiated megafunction \"Register_File:inst5\|altsyncram:register_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787979127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787979127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787979127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787979127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787979127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787979127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787979127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787979127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787979127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787979127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787979127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787979127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787979127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787979127 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573787979127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_blk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_blk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_blk1 " "Found entity 1: altsyncram_blk1" {  } { { "db/altsyncram_blk1.tdf" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/db/altsyncram_blk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573787979193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787979193 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controller:inst15\|RegDst controller:inst15\|ALUsrc " "Duplicate LATCH primitive \"controller:inst15\|RegDst\" merged with LATCH primitive \"controller:inst15\|ALUsrc\"" {  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 19 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1573787979800 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1573787979800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst4\|result\[0\] " "Latch ALU:inst4\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:inst30\|ALUop_out\[2\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:inst30\|ALUop_out\[2\]" {  } { { "pipeline_registers/ID_EX.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/ID_EX.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979803 ""}  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst4\|result\[1\] " "Latch ALU:inst4\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:inst30\|ALUop_out\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:inst30\|ALUop_out\[3\]" {  } { { "pipeline_registers/ID_EX.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/ID_EX.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979803 ""}  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst4\|result\[2\] " "Latch ALU:inst4\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:inst30\|ALUop_out\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:inst30\|ALUop_out\[3\]" {  } { { "pipeline_registers/ID_EX.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/ID_EX.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979803 ""}  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst4\|result\[3\] " "Latch ALU:inst4\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:inst30\|ALUop_out\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:inst30\|ALUop_out\[3\]" {  } { { "pipeline_registers/ID_EX.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/ID_EX.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979803 ""}  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst4\|result\[4\] " "Latch ALU:inst4\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:inst30\|ALUop_out\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:inst30\|ALUop_out\[3\]" {  } { { "pipeline_registers/ID_EX.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/ID_EX.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979803 ""}  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst4\|result\[5\] " "Latch ALU:inst4\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:inst30\|ALUop_out\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:inst30\|ALUop_out\[3\]" {  } { { "pipeline_registers/ID_EX.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/ID_EX.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979803 ""}  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst4\|result\[6\] " "Latch ALU:inst4\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:inst30\|ALUop_out\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:inst30\|ALUop_out\[3\]" {  } { { "pipeline_registers/ID_EX.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/ID_EX.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979804 ""}  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst4\|result\[7\] " "Latch ALU:inst4\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:inst30\|ALUop_out\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:inst30\|ALUop_out\[3\]" {  } { { "pipeline_registers/ID_EX.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/ID_EX.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979804 ""}  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst4\|result\[8\] " "Latch ALU:inst4\|result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:inst30\|ALUop_out\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:inst30\|ALUop_out\[3\]" {  } { { "pipeline_registers/ID_EX.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/ID_EX.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979804 ""}  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst4\|result\[9\] " "Latch ALU:inst4\|result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:inst30\|ALUop_out\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:inst30\|ALUop_out\[3\]" {  } { { "pipeline_registers/ID_EX.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/ID_EX.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979804 ""}  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst4\|result\[10\] " "Latch ALU:inst4\|result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:inst30\|ALUop_out\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:inst30\|ALUop_out\[3\]" {  } { { "pipeline_registers/ID_EX.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/ID_EX.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979804 ""}  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst4\|result\[11\] " "Latch ALU:inst4\|result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:inst30\|ALUop_out\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:inst30\|ALUop_out\[3\]" {  } { { "pipeline_registers/ID_EX.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/ID_EX.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979804 ""}  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst4\|result\[12\] " "Latch ALU:inst4\|result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:inst30\|ALUop_out\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:inst30\|ALUop_out\[3\]" {  } { { "pipeline_registers/ID_EX.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/ID_EX.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979804 ""}  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst4\|result\[13\] " "Latch ALU:inst4\|result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:inst30\|ALUop_out\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:inst30\|ALUop_out\[3\]" {  } { { "pipeline_registers/ID_EX.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/ID_EX.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979804 ""}  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst4\|result\[14\] " "Latch ALU:inst4\|result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:inst30\|ALUop_out\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:inst30\|ALUop_out\[3\]" {  } { { "pipeline_registers/ID_EX.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/ID_EX.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979804 ""}  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst4\|result\[15\] " "Latch ALU:inst4\|result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:inst30\|ALUop_out\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:inst30\|ALUop_out\[3\]" {  } { { "pipeline_registers/ID_EX.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/ID_EX.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979805 ""}  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst4\|result\[16\] " "Latch ALU:inst4\|result\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:inst30\|ALUop_out\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:inst30\|ALUop_out\[3\]" {  } { { "pipeline_registers/ID_EX.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/ID_EX.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979805 ""}  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst4\|result\[17\] " "Latch ALU:inst4\|result\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:inst30\|ALUop_out\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:inst30\|ALUop_out\[3\]" {  } { { "pipeline_registers/ID_EX.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/ID_EX.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979805 ""}  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst4\|result\[18\] " "Latch ALU:inst4\|result\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:inst30\|ALUop_out\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:inst30\|ALUop_out\[3\]" {  } { { "pipeline_registers/ID_EX.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/ID_EX.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979805 ""}  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst4\|result\[19\] " "Latch ALU:inst4\|result\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:inst30\|ALUop_out\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:inst30\|ALUop_out\[3\]" {  } { { "pipeline_registers/ID_EX.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/ID_EX.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979805 ""}  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst4\|result\[20\] " "Latch ALU:inst4\|result\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:inst30\|ALUop_out\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:inst30\|ALUop_out\[3\]" {  } { { "pipeline_registers/ID_EX.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/ID_EX.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979805 ""}  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst4\|result\[21\] " "Latch ALU:inst4\|result\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:inst30\|ALUop_out\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:inst30\|ALUop_out\[3\]" {  } { { "pipeline_registers/ID_EX.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/ID_EX.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979805 ""}  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst4\|result\[22\] " "Latch ALU:inst4\|result\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:inst30\|ALUop_out\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:inst30\|ALUop_out\[3\]" {  } { { "pipeline_registers/ID_EX.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/ID_EX.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979805 ""}  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst4\|result\[23\] " "Latch ALU:inst4\|result\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:inst30\|ALUop_out\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:inst30\|ALUop_out\[3\]" {  } { { "pipeline_registers/ID_EX.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/ID_EX.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979805 ""}  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst4\|result\[24\] " "Latch ALU:inst4\|result\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:inst30\|ALUop_out\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:inst30\|ALUop_out\[3\]" {  } { { "pipeline_registers/ID_EX.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/ID_EX.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979805 ""}  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst4\|result\[25\] " "Latch ALU:inst4\|result\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:inst30\|ALUop_out\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:inst30\|ALUop_out\[3\]" {  } { { "pipeline_registers/ID_EX.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/ID_EX.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979806 ""}  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst4\|result\[26\] " "Latch ALU:inst4\|result\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:inst30\|ALUop_out\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:inst30\|ALUop_out\[3\]" {  } { { "pipeline_registers/ID_EX.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/ID_EX.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979806 ""}  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst4\|result\[27\] " "Latch ALU:inst4\|result\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:inst30\|ALUop_out\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:inst30\|ALUop_out\[3\]" {  } { { "pipeline_registers/ID_EX.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/ID_EX.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979806 ""}  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst4\|result\[28\] " "Latch ALU:inst4\|result\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:inst30\|ALUop_out\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:inst30\|ALUop_out\[3\]" {  } { { "pipeline_registers/ID_EX.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/ID_EX.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979806 ""}  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst4\|result\[29\] " "Latch ALU:inst4\|result\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:inst30\|ALUop_out\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:inst30\|ALUop_out\[3\]" {  } { { "pipeline_registers/ID_EX.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/ID_EX.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979806 ""}  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst4\|result\[30\] " "Latch ALU:inst4\|result\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:inst30\|ALUop_out\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:inst30\|ALUop_out\[3\]" {  } { { "pipeline_registers/ID_EX.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/ID_EX.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979806 ""}  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst4\|result\[31\] " "Latch ALU:inst4\|result\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX:inst30\|ALUop_out\[2\] " "Ports D and ENA on the latch are fed by the same signal ID_EX:inst30\|ALUop_out\[2\]" {  } { { "pipeline_registers/ID_EX.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/ID_EX.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979806 ""}  } { { "ALU.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst15\|ALUop\[0\] " "Latch controller:inst15\|ALUop\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:inst21\|PC_out\[28\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:inst21\|PC_out\[28\]" {  } { { "pipeline_registers/IF_ID.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/IF_ID.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979806 ""}  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst15\|ALUsrc " "Latch controller:inst15\|ALUsrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:inst21\|PC_out\[30\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:inst21\|PC_out\[30\]" {  } { { "pipeline_registers/IF_ID.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/IF_ID.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979807 ""}  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst15\|ALUop\[1\] " "Latch controller:inst15\|ALUop\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:inst21\|PC_out\[28\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:inst21\|PC_out\[28\]" {  } { { "pipeline_registers/IF_ID.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/IF_ID.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979807 ""}  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst15\|ALUop\[2\] " "Latch controller:inst15\|ALUop\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:inst21\|PC_out\[28\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:inst21\|PC_out\[28\]" {  } { { "pipeline_registers/IF_ID.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/IF_ID.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979807 ""}  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst15\|ALUop\[3\] " "Latch controller:inst15\|ALUop\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:inst21\|PC_out\[26\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:inst21\|PC_out\[26\]" {  } { { "pipeline_registers/IF_ID.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/IF_ID.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979807 ""}  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst15\|RegWrite " "Latch controller:inst15\|RegWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:inst21\|PC_out\[29\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:inst21\|PC_out\[29\]" {  } { { "pipeline_registers/IF_ID.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/IF_ID.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979807 ""}  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst15\|PCsrc\[0\] " "Latch controller:inst15\|PCsrc\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:inst21\|PC_out\[26\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:inst21\|PC_out\[26\]" {  } { { "pipeline_registers/IF_ID.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/IF_ID.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979807 ""}  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst15\|MemtoReg " "Latch controller:inst15\|MemtoReg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:inst21\|PC_out\[26\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:inst21\|PC_out\[26\]" {  } { { "pipeline_registers/IF_ID.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/IF_ID.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979807 ""}  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst15\|PCsrc\[1\] " "Latch controller:inst15\|PCsrc\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:inst21\|PC_out\[30\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:inst21\|PC_out\[30\]" {  } { { "pipeline_registers/IF_ID.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/IF_ID.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979808 ""}  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst15\|MemWrite " "Latch controller:inst15\|MemWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:inst21\|PC_out\[30\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:inst21\|PC_out\[30\]" {  } { { "pipeline_registers/IF_ID.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/pipeline_registers/IF_ID.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573787979808 ""}  } { { "controller.v" "" { Text "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/controller.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573787979808 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "Five_Stage_Processor.bdf" "" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/Five_Stage_Processor.bdf" { { 472 -48 128 488 "VGA_B\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573787982466 "|Five_Stage_Processor|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "Five_Stage_Processor.bdf" "" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/Five_Stage_Processor.bdf" { { 472 -48 128 488 "VGA_B\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573787982466 "|Five_Stage_Processor|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "Five_Stage_Processor.bdf" "" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/Five_Stage_Processor.bdf" { { 472 -48 128 488 "VGA_B\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573787982466 "|Five_Stage_Processor|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "Five_Stage_Processor.bdf" "" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/Five_Stage_Processor.bdf" { { 472 -48 128 488 "VGA_B\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573787982466 "|Five_Stage_Processor|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "Five_Stage_Processor.bdf" "" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/Five_Stage_Processor.bdf" { { 440 -40 136 456 "VGA_G\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573787982466 "|Five_Stage_Processor|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "Five_Stage_Processor.bdf" "" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/Five_Stage_Processor.bdf" { { 440 -40 136 456 "VGA_G\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573787982466 "|Five_Stage_Processor|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "Five_Stage_Processor.bdf" "" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/Five_Stage_Processor.bdf" { { 440 -40 136 456 "VGA_G\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573787982466 "|Five_Stage_Processor|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "Five_Stage_Processor.bdf" "" { Schematic "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/Five_Stage_Processor.bdf" { { 440 -40 136 456 "VGA_G\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573787982466 "|Five_Stage_Processor|VGA_G[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1573787982466 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573787982752 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "126 " "126 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1573787990485 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV 24 " "Ignored 24 assignments for entity \"DE0_CV\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573787990639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573787990639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573787990639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573787990639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573787990639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573787990639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573787990639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573787990639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573787990639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573787990639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573787990639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573787990639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573787990639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573787990639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573787990639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573787990639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573787990639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573787990639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573787990639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573787990639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573787990639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573787990639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573787990639 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573787990639 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1573787990639 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/output_files/Five_Stage_Processor.map.smsg " "Generated suppressed messages file D:/Zach/Documents/College_BS/ECE473_Arch_Org/ECE473_Processor/Processor_Project/output_files/Five_Stage_Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787990829 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573787991327 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573787991327 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST VGA_BLOCK:inst20\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance VGA_BLOCK:inst20\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1573787991548 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1573787991548 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3423 " "Implemented 3423 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573787991835 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573787991835 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3204 " "Implemented 3204 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573787991835 ""} { "Info" "ICUT_CUT_TM_RAMS" "198 " "Implemented 198 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1573787991835 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1573787991835 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1573787991835 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573787991835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 185 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 185 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4948 " "Peak virtual memory: 4948 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573787991925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 22:19:51 2019 " "Processing ended: Thu Nov 14 22:19:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573787991925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573787991925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573787991925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573787991925 ""}
