<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu200-fsgd2104-2-e</Part>
        <TopModelName>forward</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.419</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>935769</Best-caseLatency>
            <Average-caseLatency>935769</Average-caseLatency>
            <Worst-caseLatency>935769</Worst-caseLatency>
            <Best-caseRealTimeLatency>3.199 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>3.199 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>3.199 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>935732</DataflowPipelineThroughput>
            <Interval-min>935732</Interval-min>
            <Interval-max>935732</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:173</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>410</BRAM_18K>
            <DSP>19</DSP>
            <FF>3792</FF>
            <LUT>4374</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>6840</DSP>
            <FF>2364480</FF>
            <LUT>1182240</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>v69_address0</name>
            <Object>v69</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>17</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v69_ce0</name>
            <Object>v69</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v69_d0</name>
            <Object>v69</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v69_q0</name>
            <Object>v69</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v69_we0</name>
            <Object>v69</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v69_address1</name>
            <Object>v69</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>17</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v69_ce1</name>
            <Object>v69</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v69_d1</name>
            <Object>v69</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v69_q1</name>
            <Object>v69</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v69_we1</name>
            <Object>v69</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v70_address0</name>
            <Object>v70</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v70_ce0</name>
            <Object>v70</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v70_d0</name>
            <Object>v70</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v70_q0</name>
            <Object>v70</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v70_we0</name>
            <Object>v70</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v70_address1</name>
            <Object>v70</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v70_ce1</name>
            <Object>v70</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v70_d1</name>
            <Object>v70</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v70_q1</name>
            <Object>v70</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v70_we1</name>
            <Object>v70</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v71_address0</name>
            <Object>v71</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v71_ce0</name>
            <Object>v71</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v71_d0</name>
            <Object>v71</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v71_q0</name>
            <Object>v71</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v71_we0</name>
            <Object>v71</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v71_address1</name>
            <Object>v71</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v71_ce1</name>
            <Object>v71</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v71_d1</name>
            <Object>v71</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v71_q1</name>
            <Object>v71</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v71_we1</name>
            <Object>v71</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v72_address0</name>
            <Object>v72</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>17</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v72_ce0</name>
            <Object>v72</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v72_d0</name>
            <Object>v72</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v72_q0</name>
            <Object>v72</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v72_we0</name>
            <Object>v72</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v72_address1</name>
            <Object>v72</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>17</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v72_ce1</name>
            <Object>v72</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v72_d1</name>
            <Object>v72</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v72_q1</name>
            <Object>v72</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v72_we1</name>
            <Object>v72</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>forward</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>node4_U0</InstName>
                    <ModuleName>node4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>74</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_node4_Pipeline_loop15_loop16_loop17_fu_28</InstName>
                            <ModuleName>node4_Pipeline_loop15_loop16_loop17</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>28</ID>
                            <BindInstances>add_ln143_1_fu_118_p2 add_ln143_fu_246_p2 add_ln144_fu_213_p2 mul_4ns_8ns_11_1_1_U1 ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U2 ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U2 ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U2 add_ln145_fu_168_p2 add_ln144_1_fu_174_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_node4_Pipeline_loop18_loop19_loop20_fu_34</InstName>
                            <ModuleName>node4_Pipeline_loop18_loop19_loop20</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>34</ID>
                            <BindInstances>add_ln151_1_fu_172_p2 add_ln151_fu_294_p2 add_ln152_fu_264_p2 empty_fu_311_p2 empty_9_fu_321_p2 empty_10_fu_339_p2 empty_11_fu_349_p2 sub_ln156_fu_408_p2 add_ln156_fu_418_p2 mul_4ns_8ns_11_1_1_U6 ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U7 ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U7 ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U7 add_ln153_fu_219_p2 add_ln152_1_fu_225_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>v60_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node3_U0</InstName>
                    <ModuleName>node3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>81</ID>
                    <BindInstances>v43_U v44_U add_ln104_1_fu_272_p2 add_ln104_fu_623_p2 add_ln105_fu_334_p2 add_ln106_fu_529_p2 add_ln107_fu_549_p2 empty_fu_644_p2 empty_13_fu_568_p2 empty_15_fu_671_p2 empty_16_fu_578_p2 mul_4ns_8ns_11_1_1_U16 ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U17 ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U17 ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U17 add_ln115_fu_610_p2 mac_muladd_12s_7ns_8s_17_4_1_U18 mac_muladd_12s_7ns_8s_17_4_1_U18 fmul_32ns_32ns_32_4_max_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U14 add_ln108_fu_438_p2 add_ln107_1_fu_444_p2 add_ln106_1_fu_458_p2 add_ln105_1_fu_472_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node2_U0</InstName>
                    <ModuleName>node2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>89</ID>
                    <BindInstances>v26_U add_ln67_fu_191_p2 add_ln69_fu_359_p2 add_ln77_fu_399_p2 fmul_32ns_32ns_32_4_max_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U27 add_ln70_fu_295_p2 add_ln69_1_fu_301_p2 add_ln68_fu_315_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node1_U0</InstName>
                    <ModuleName>node1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>97</ID>
                    <BindInstances>add_ln40_fu_96_p2 fmul_32ns_32ns_32_4_max_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U32</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node0_U0</InstName>
                    <ModuleName>node0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>103</ID>
                    <BindInstances>add_ln21_1_fu_137_p2 add_ln21_fu_228_p2 add_ln22_fu_248_p2 sub_ln26_fu_287_p2 add_ln26_fu_297_p2 add_ln23_fu_187_p2 add_ln22_1_fu_193_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>v76_U v75_U v74_U v73_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>node4_Pipeline_loop15_loop16_loop17</Name>
            <Loops>
                <loop15_loop16_loop17/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.692</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>103974</Best-caseLatency>
                    <Average-caseLatency>103974</Average-caseLatency>
                    <Worst-caseLatency>103974</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.346 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.346 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.346 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>103974</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop15_loop16_loop17>
                        <Name>loop15_loop16_loop17</Name>
                        <Slack>2.43</Slack>
                        <TripCount>103968</TripCount>
                        <Latency>103972</Latency>
                        <AbsoluteTimeLatency>0.346 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop15_loop16_loop17>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:145</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop15_loop16_loop17>
                            <Name>loop15_loop16_loop17</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:143</SourceLocation>
                        </loop15_loop16_loop17>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>145</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>342</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_1_fu_118_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_246_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_213_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop15_loop16_loop17" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_8ns_11_1_1_U1" SOURCE="src/DepthwiseSeparableConvBlock.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop15_loop16_loop17" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln147_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_fu_168_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_1_fu_174_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln144_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node4_Pipeline_loop18_loop19_loop20</Name>
            <Loops>
                <loop18_loop19_loop20/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.692</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>103977</Best-caseLatency>
                    <Average-caseLatency>103977</Average-caseLatency>
                    <Worst-caseLatency>103977</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.346 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.346 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.346 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>103977</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop18_loop19_loop20>
                        <Name>loop18_loop19_loop20</Name>
                        <Slack>2.43</Slack>
                        <TripCount>103968</TripCount>
                        <Latency>103975</Latency>
                        <AbsoluteTimeLatency>0.346 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop18_loop19_loop20>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:153</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop18_loop19_loop20>
                            <Name>loop18_loop19_loop20</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:152</SourceLocation>
                        </loop18_loop19_loop20>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>269</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>526</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_1_fu_172_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln151_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_fu_294_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_fu_264_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_311_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="sub" PRAGMA="" RTLNAME="empty_9_fu_321_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="add" PRAGMA="" RTLNAME="empty_10_fu_339_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="sub" PRAGMA="" RTLNAME="empty_11_fu_349_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln156_fu_408_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_fu_418_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_8ns_11_1_1_U6" SOURCE="src/DepthwiseSeparableConvBlock.cpp:159" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop18_loop19_loop20" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U7" SOURCE="src/DepthwiseSeparableConvBlock.cpp:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop18_loop19_loop20" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U7" SOURCE="src/DepthwiseSeparableConvBlock.cpp:159" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln159_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop18_loop19_loop20" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U7" SOURCE="src/DepthwiseSeparableConvBlock.cpp:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_fu_219_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_1_fu_225_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node4</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.692</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>207954</Best-caseLatency>
                    <Average-caseLatency>207954</Average-caseLatency>
                    <Worst-caseLatency>207954</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.692 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.692 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.692 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>207954</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:142</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>203</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>4</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>421</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>979</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="203" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v60_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:142" STORAGESIZE="32 103968 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="v60"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node3</Name>
            <Loops>
                <loop10_loop11_loop12_loop13_loop14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>3.419</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>935731</Best-caseLatency>
                    <Average-caseLatency>935731</Average-caseLatency>
                    <Worst-caseLatency>935731</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.199 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.199 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.199 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>935731</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop10_loop11_loop12_loop13_loop14>
                        <Name>loop10_loop11_loop12_loop13_loop14</Name>
                        <Slack>2.43</Slack>
                        <TripCount>935712</TripCount>
                        <Latency>935729</Latency>
                        <AbsoluteTimeLatency>3.199 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop10_loop11_loop12_loop13_loop14>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:108</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop10_loop11_loop12_loop13_loop14>
                            <Name>loop10_loop11_loop12_loop13_loop14</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:107</SourceLocation>
                        </loop10_loop11_loop12_loop13_loop14>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>203</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>4</UTIL_BRAM>
                    <DSP>7</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1327</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1343</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v43_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:102" STORAGESIZE="32 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="v43"/>
                <BindNode BINDTYPE="storage" BRAM="203" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v44_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:103" STORAGESIZE="32 103968 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="v44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop10_loop11_loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_1_fu_272_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop10_loop11_loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_623_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop10_loop11_loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_334_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop10_loop11_loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_529_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop10_loop11_loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_549_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop10_loop11_loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_644_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop10_loop11_loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="empty_13_fu_568_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop10_loop11_loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="empty_15_fu_671_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop10_loop11_loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="empty_16_fu_578_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop10_loop11_loop12_loop13_loop14" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_8ns_11_1_1_U16" SOURCE="src/DepthwiseSeparableConvBlock.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop10_loop11_loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U17" SOURCE="src/DepthwiseSeparableConvBlock.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop10_loop11_loop12_loop13_loop14" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U17" SOURCE="src/DepthwiseSeparableConvBlock.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln112_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop10_loop11_loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U17" SOURCE="src/DepthwiseSeparableConvBlock.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop10_loop11_loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_610_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop10_loop11_loop12_loop13_loop14" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_7ns_8s_17_4_1_U18" SOURCE="src/DepthwiseSeparableConvBlock.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop10_loop11_loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_7ns_8s_17_4_1_U18" SOURCE="src/DepthwiseSeparableConvBlock.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop10_loop11_loop12_loop13_loop14" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U15" SOURCE="src/DepthwiseSeparableConvBlock.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="v54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop10_loop11_loop12_loop13_loop14" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="src/DepthwiseSeparableConvBlock.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="v55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop10_loop11_loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_438_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop10_loop11_loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_1_fu_444_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln107_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop10_loop11_loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_1_fu_458_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln106_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop10_loop11_loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_1_fu_472_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node2</Name>
            <Loops>
                <loop6_loop7_loop8_loop9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>3.268</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>802830</Best-caseLatency>
                    <Average-caseLatency>802830</Average-caseLatency>
                    <Worst-caseLatency>802830</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.673 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.673 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.673 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>802830</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop6_loop7_loop8_loop9>
                        <Name>loop6_loop7_loop8_loop9</Name>
                        <Slack>2.43</Slack>
                        <TripCount>802816</TripCount>
                        <Latency>802828</Latency>
                        <AbsoluteTimeLatency>2.673 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop6_loop7_loop8_loop9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:70</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop6_loop7_loop8_loop9>
                            <Name>loop6_loop7_loop8_loop9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:69</SourceLocation>
                        </loop6_loop7_loop8_loop9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>871</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>845</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v26_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:65" STORAGESIZE="32 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="v26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_191_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_359_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_399_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop6_loop7_loop8_loop9" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U28" SOURCE="src/DepthwiseSeparableConvBlock.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="v36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop6_loop7_loop8_loop9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="src/DepthwiseSeparableConvBlock.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="v37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_295_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_1_fu_301_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_315_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node1</Name>
            <Loops>
                <loop3_loop4_loop5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.342</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>100368</Best-caseLatency>
                    <Average-caseLatency>100368</Average-caseLatency>
                    <Worst-caseLatency>100368</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.334 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.334 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.334 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>100368</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop3_loop4_loop5>
                        <Name>loop3_loop4_loop5</Name>
                        <Slack>2.43</Slack>
                        <TripCount>100352</TripCount>
                        <Latency>100366</Latency>
                        <AbsoluteTimeLatency>0.334 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop3_loop4_loop5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:40</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop3_loop4_loop5>
                            <Name>loop3_loop4_loop5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:40</SourceLocation>
                        </loop3_loop4_loop5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>670</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>476</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop3_loop4_loop5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_96_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop3_loop4_loop5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U33" SOURCE="src/DepthwiseSeparableConvBlock.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="v18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop3_loop4_loop5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="src/DepthwiseSeparableConvBlock.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="v19"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node0</Name>
            <Loops>
                <loop0_loop1_loop2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.690</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>100355</Best-caseLatency>
                    <Average-caseLatency>100355</Average-caseLatency>
                    <Worst-caseLatency>100355</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.334 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.334 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.334 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>100355</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop0_loop1_loop2>
                        <Name>loop0_loop1_loop2</Name>
                        <Slack>2.43</Slack>
                        <TripCount>100352</TripCount>
                        <Latency>100353</Latency>
                        <AbsoluteTimeLatency>0.334 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop0_loop1_loop2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop0_loop1_loop2>
                            <Name>loop0_loop1_loop2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:21</SourceLocation>
                        </loop0_loop1_loop2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>120</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>376</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_1_fu_137_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_228_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_248_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln26_fu_287_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_297_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_187_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_1_fu_193_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>3.419</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>935769</Best-caseLatency>
                    <Average-caseLatency>935769</Average-caseLatency>
                    <Worst-caseLatency>935769</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.199 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.199 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.199 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>935732</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>935732</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:173</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>410</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>9</UTIL_BRAM>
                    <DSP>19</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3792</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4374</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v76_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:180" STORAGESIZE="32 103968 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v76"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v75_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:178" STORAGESIZE="32 100352 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v75"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v74_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:176" STORAGESIZE="32 100352 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v74"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v73_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:174" STORAGESIZE="32 100352 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v73"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>v76_U</Name>
            <ParentInst/>
            <StaticDepth>103968</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v75_U</Name>
            <ParentInst/>
            <StaticDepth>100352</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v74_U</Name>
            <ParentInst/>
            <StaticDepth>100352</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v73_U</Name>
            <ParentInst/>
            <StaticDepth>100352</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="v69" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v69_address0" name="v69_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v69_ce0" name="v69_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v69_d0" name="v69_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v69_q0" name="v69_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v69_we0" name="v69_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v69_address1" name="v69_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v69_ce1" name="v69_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v69_d1" name="v69_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v69_q1" name="v69_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v69_we1" name="v69_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v70" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v70_address0" name="v70_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v70_ce0" name="v70_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v70_d0" name="v70_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v70_q0" name="v70_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v70_we0" name="v70_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v70_address1" name="v70_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v70_ce1" name="v70_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v70_d1" name="v70_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v70_q1" name="v70_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v70_we1" name="v70_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v71" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v71_address0" name="v71_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v71_ce0" name="v71_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v71_d0" name="v71_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v71_q0" name="v71_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v71_we0" name="v71_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v71_address1" name="v71_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v71_ce1" name="v71_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v71_d1" name="v71_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v71_q1" name="v71_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v71_we1" name="v71_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v72" index="3" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v72_address0" name="v72_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v72_ce0" name="v72_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v72_d0" name="v72_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v72_q0" name="v72_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v72_we0" name="v72_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v72_address1" name="v72_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v72_ce1" name="v72_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v72_d1" name="v72_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v72_q1" name="v72_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v72_we1" name="v72_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="v69_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="17">
            <portMaps>
                <portMap portMapName="v69_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v69_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v69"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v69_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v69_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v69_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v69"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v69_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v69_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v69_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v69"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v69_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="17">
            <portMaps>
                <portMap portMapName="v69_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v69_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v69"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v69_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v69_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v69_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v69"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v69_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v69_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v69_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v69"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v70_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="v70_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v70_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v70"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v70_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v70_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v70_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v70"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v70_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v70_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v70_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v70"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v70_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="v70_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v70_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v70"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v70_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v70_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v70_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v70"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v70_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v70_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v70_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v70"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v71_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="v71_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v71_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v71"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v71_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v71_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v71_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v71"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v71_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v71_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v71_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v71"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v71_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="v71_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v71_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v71"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v71_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v71_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v71_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v71"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v71_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v71_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v71_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v71"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v72_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="17">
            <portMaps>
                <portMap portMapName="v72_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v72_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v72"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v72_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v72_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v72_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v72"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v72_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v72_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v72_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v72"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v72_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="17">
            <portMaps>
                <portMap portMapName="v72_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v72_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v72"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v72_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v72_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v72_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v72"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v72_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v72_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v72_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v72"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="v69_address0">out, 17</column>
                    <column name="v69_address1">out, 17</column>
                    <column name="v69_d0">out, 32</column>
                    <column name="v69_d1">out, 32</column>
                    <column name="v69_q0">in, 32</column>
                    <column name="v69_q1">in, 32</column>
                    <column name="v70_address0">out, 6</column>
                    <column name="v70_address1">out, 6</column>
                    <column name="v70_d0">out, 32</column>
                    <column name="v70_d1">out, 32</column>
                    <column name="v70_q0">in, 32</column>
                    <column name="v70_q1">in, 32</column>
                    <column name="v71_address0">out, 7</column>
                    <column name="v71_address1">out, 7</column>
                    <column name="v71_d0">out, 32</column>
                    <column name="v71_d1">out, 32</column>
                    <column name="v71_q0">in, 32</column>
                    <column name="v71_q1">in, 32</column>
                    <column name="v72_address0">out, 17</column>
                    <column name="v72_address1">out, 17</column>
                    <column name="v72_d0">out, 32</column>
                    <column name="v72_d1">out, 32</column>
                    <column name="v72_q0">in, 32</column>
                    <column name="v72_q1">in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="v69">in, float*</column>
                    <column name="v70">in, float*</column>
                    <column name="v71">in, float*</column>
                    <column name="v72">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="v69">v69_address0, port, offset</column>
                    <column name="v69">v69_ce0, port, </column>
                    <column name="v69">v69_d0, port, </column>
                    <column name="v69">v69_q0, port, </column>
                    <column name="v69">v69_we0, port, </column>
                    <column name="v69">v69_address1, port, offset</column>
                    <column name="v69">v69_ce1, port, </column>
                    <column name="v69">v69_d1, port, </column>
                    <column name="v69">v69_q1, port, </column>
                    <column name="v69">v69_we1, port, </column>
                    <column name="v70">v70_address0, port, offset</column>
                    <column name="v70">v70_ce0, port, </column>
                    <column name="v70">v70_d0, port, </column>
                    <column name="v70">v70_q0, port, </column>
                    <column name="v70">v70_we0, port, </column>
                    <column name="v70">v70_address1, port, offset</column>
                    <column name="v70">v70_ce1, port, </column>
                    <column name="v70">v70_d1, port, </column>
                    <column name="v70">v70_q1, port, </column>
                    <column name="v70">v70_we1, port, </column>
                    <column name="v71">v71_address0, port, offset</column>
                    <column name="v71">v71_ce0, port, </column>
                    <column name="v71">v71_d0, port, </column>
                    <column name="v71">v71_q0, port, </column>
                    <column name="v71">v71_we0, port, </column>
                    <column name="v71">v71_address1, port, offset</column>
                    <column name="v71">v71_ce1, port, </column>
                    <column name="v71">v71_d1, port, </column>
                    <column name="v71">v71_q1, port, </column>
                    <column name="v71">v71_we1, port, </column>
                    <column name="v72">v72_address0, port, offset</column>
                    <column name="v72">v72_ce0, port, </column>
                    <column name="v72">v72_d0, port, </column>
                    <column name="v72">v72_q0, port, </column>
                    <column name="v72">v72_we0, port, </column>
                    <column name="v72">v72_address1, port, offset</column>
                    <column name="v72">v72_ce1, port, </column>
                    <column name="v72">v72_d1, port, </column>
                    <column name="v72">v72_q1, port, </column>
                    <column name="v72">v72_we1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="pipeline" location="src/DepthwiseSeparableConvBlock.cpp:24" status="valid" parentFunction="node0" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="src/DepthwiseSeparableConvBlock.cpp:43" status="valid" parentFunction="node1" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="src/DepthwiseSeparableConvBlock.cpp:71" status="valid" parentFunction="node2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="src/DepthwiseSeparableConvBlock.cpp:109" status="valid" parentFunction="node3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="src/DepthwiseSeparableConvBlock.cpp:146" status="valid" parentFunction="node4" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="src/DepthwiseSeparableConvBlock.cpp:154" status="valid" parentFunction="node4" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dataflow" location="src/DepthwiseSeparableConvBlock.cpp:173" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="src/DepthwiseSeparableConvBlock.cpp:175" status="valid" parentFunction="forward" variable="v73" isDirective="0" options="variable=v73 depth=100352"/>
        <Pragma type="stream" location="src/DepthwiseSeparableConvBlock.cpp:177" status="valid" parentFunction="forward" variable="v74" isDirective="0" options="variable=v74 depth=100352"/>
        <Pragma type="stream" location="src/DepthwiseSeparableConvBlock.cpp:179" status="valid" parentFunction="forward" variable="v75" isDirective="0" options="variable=v75 depth=100352"/>
        <Pragma type="stream" location="src/DepthwiseSeparableConvBlock.cpp:181" status="valid" parentFunction="forward" variable="v76" isDirective="0" options="variable=v76 depth=103968"/>
    </PragmaReport>
</profile>

