--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Mar 03 13:57:05 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     quad_state_machine
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 100.000000 -name clk0 [get_nets clk_c]
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 96.647ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             state_8__i1  (from clk_c +)
   Destination:    FD1S3AX    D              state_8__i1  (to clk_c +)

   Delay:                   3.193ns  (29.3% logic, 70.7% route), 2 logic levels.

 Constraint Details:

      3.193ns data_path state_8__i1 to state_8__i1 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 96.647ns

 Path Details: state_8__i1 to state_8__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              state_8__i1 (from clk_c)
Route         3   e 1.315                                  state_c_0
LUT4        ---     0.493              A to Z              i17_1_lut
Route         1   e 0.941                                  n15
                  --------
                    3.193  (29.3% logic, 70.7% route), 2 logic levels.


Passed:  The following path meets requirements by 96.647ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             state_8__i1  (from clk_c +)
   Destination:    FD1S3AX    D              state_8__i2  (to clk_c +)

   Delay:                   3.193ns  (29.3% logic, 70.7% route), 2 logic levels.

 Constraint Details:

      3.193ns data_path state_8__i1 to state_8__i2 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 96.647ns

 Path Details: state_8__i1 to state_8__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              state_8__i1 (from clk_c)
Route         3   e 1.315                                  state_c_0
LUT4        ---     0.493              B to Z              i19_2_lut
Route         1   e 0.941                                  n14
                  --------
                    3.193  (29.3% logic, 70.7% route), 2 logic levels.


Passed:  The following path meets requirements by 96.764ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             state_8__i2  (from clk_c +)
   Destination:    FD1S3AX    D              state_8__i2  (to clk_c +)

   Delay:                   3.076ns  (30.5% logic, 69.5% route), 2 logic levels.

 Constraint Details:

      3.076ns data_path state_8__i2 to state_8__i2 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 96.764ns

 Path Details: state_8__i2 to state_8__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              state_8__i2 (from clk_c)
Route         2   e 1.198                                  state_c_1
LUT4        ---     0.493              A to Z              i19_2_lut
Route         1   e 0.941                                  n14
                  --------
                    3.076  (30.5% logic, 69.5% route), 2 logic levels.

Report: 3.353 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk0 [get_nets clk_c]                   |   100.000 ns|     3.353 ns|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  3 paths, 5 nets, and 7 connections (77.8% coverage)


Peak memory: 52477952 bytes, TRCE: 1196032 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
