{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615739228246 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615739228247 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 14 13:27:08 2021 " "Processing started: Sun Mar 14 13:27:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615739228247 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615739228247 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto1 -c Projeto1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615739228247 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615739228604 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615739228604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadoram.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contadoram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contadoram " "Found entity 1: contadoram" {  } { { "contadoram.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contadoram.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615739235997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615739235997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contadorfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contadorfm " "Found entity 1: contadorfm" {  } { { "contadorfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contadorfm.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615739236000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615739236000 ""}
{ "Warning" "WTDFX_BIT0_FOUND_AS_MSB" "out 7 " "Group MSB out7 overrides BIT0 = LSB in actual or default Options Statement" {  } { { "display.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/display.tdf" 6 1 0 } }  } 0 287002 "Group MSB %1!s!%2!d! overrides BIT0 = LSB in actual or default Options Statement" 0 0 "Analysis & Synthesis" 0 -1 1615739236003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.tdf 1 1 " "Found 1 design units, including 1 entities, in source file display.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/display.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615739236004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615739236004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.tdf 1 1 " "Found 1 design units, including 1 entities, in source file divisor.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/divisor.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615739236006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615739236006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor.tdf 1 1 " "Found 1 design units, including 1 entities, in source file seletor.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 seletor " "Found entity 1: seletor" {  } { { "seletor.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/seletor.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615739236009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615739236009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxamfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file muxamfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUXamfm " "Found entity 1: MUXamfm" {  } { { "MUXamfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/MUXamfm.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615739236012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615739236012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocoproj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocoproj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 blocoproj " "Found entity 1: blocoproj" {  } { { "blocoproj.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/blocoproj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615739236014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615739236014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testeseletor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testeseletor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TESTESELETOR " "Found entity 1: TESTESELETOR" {  } { { "TESTESELETOR.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/TESTESELETOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615739236016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615739236016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onoff.tdf 1 1 " "Found 1 design units, including 1 entities, in source file onoff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 onoff " "Found entity 1: onoff" {  } { { "onoff.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/onoff.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615739236019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615739236019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorsimples.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contadorsimples.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contadorsimples " "Found entity 1: contadorsimples" {  } { { "contadorsimples.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contadorsimples.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615739236021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615739236021 ""}
{ "Warning" "WTDFX_BIT0_FOUND_AS_MSB" "out 7 " "Group MSB out7 overrides BIT0 = LSB in actual or default Options Statement" {  } { { "dispv2.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/dispv2.tdf" 6 1 0 } }  } 0 287002 "Group MSB %1!s!%2!d! overrides BIT0 = LSB in actual or default Options Statement" 0 0 "Analysis & Synthesis" 0 -1 1615739236024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispv2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file dispv2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dispv2 " "Found entity 1: dispv2" {  } { { "dispv2.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/dispv2.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615739236024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615739236024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testedisplay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testedisplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testedisplay " "Found entity 1: testedisplay" {  } { { "testedisplay.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testedisplay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615739236026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615739236026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisormeio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file divisormeio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisormeio " "Found entity 1: divisormeio" {  } { { "divisormeio.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/divisormeio.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615739236029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615739236029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont.tdf 1 1 " "Found 1 design units, including 1 entities, in source file cont.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cont " "Found entity 1: cont" {  } { { "cont.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/cont.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615739236032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615739236032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testecont.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testecont.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testecont " "Found entity 1: testecont" {  } { { "testecont.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615739236035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615739236035 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testecont " "Elaborating entity \"testecont\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615739236068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst6 " "Elaborating entity \"display\" for hierarchy \"display:inst6\"" {  } { { "testecont.bdf" "inst6" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 328 1320 1480 504 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615739236069 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "seletor " "Variable or input pin \"seletor\" is defined but never used." {  } { { "display.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/display.tdf" 4 1 0 } } { "blocoproj.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/blocoproj.bdf" { { 232 1096 1256 408 "inst3" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1615739236070 "|blocoproj|display:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seletor seletor:inst5 " "Elaborating entity \"seletor\" for hierarchy \"seletor:inst5\"" {  } { { "testecont.bdf" "inst5" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 408 8 176 520 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615739236071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:inst4 " "Elaborating entity \"divisor\" for hierarchy \"divisor:inst4\"" {  } { { "testecont.bdf" "inst4" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 552 8 176 632 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615739236072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont cont:inst " "Elaborating entity \"cont\" for hierarchy \"cont:inst\"" {  } { { "testecont.bdf" "inst" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 176 440 632 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615739236073 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "s4 " "Variable or input pin \"s4\" is defined but never used." {  } { { "cont.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/cont.tdf" 6 6 0 } } { "testecont.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 176 440 632 352 "inst" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1615739236073 "|testecont|cont:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont cont:inst18 " "Elaborating entity \"cont\" for hierarchy \"cont:inst18\"" {  } { { "testecont.bdf" "inst18" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 448 872 1064 624 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615739236087 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "s4 " "Variable or input pin \"s4\" is defined but never used." {  } { { "cont.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/cont.tdf" 6 6 0 } } { "testecont.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 448 872 1064 624 "inst18" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1615739236089 "|testecont|cont:inst18"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1615739236682 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615739237200 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615739237200 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "235 " "Implemented 235 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615739237271 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615739237271 ""} { "Info" "ICUT_CUT_TM_LCELLS" "218 " "Implemented 218 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615739237271 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615739237271 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615739237304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 14 13:27:17 2021 " "Processing ended: Sun Mar 14 13:27:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615739237304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615739237304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615739237304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615739237304 ""}
