<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: usb2_pll_dig_top_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_usb2_pll_dig_top_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_usb2_pll_dig_top_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r')">usb2_pll_dig_top_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.06</td>
<td class="s3 cl rt"><a href="mod1644.html#Line" > 31.67</a></td>
<td class="s5 cl rt"><a href="mod1644.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1644.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1644.html#Branch" > 38.55</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1644.html#inst_tag_199923"  onclick="showContent('inst_tag_199923')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_pll_dig_top</a></td>
<td class="s3 cl rt"> 30.06</td>
<td class="s3 cl rt"><a href="mod1644.html#Line" > 31.67</a></td>
<td class="s5 cl rt"><a href="mod1644.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1644.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1644.html#Branch" > 38.55</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_usb2_pll_dig_top_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<hr>
<a name="inst_tag_199923"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy4.html#tag_urg_inst_199923" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_pll_dig_top</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.06</td>
<td class="s3 cl rt"><a href="mod1644.html#Line" > 31.67</a></td>
<td class="s5 cl rt"><a href="mod1644.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1644.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1644.html#Branch" > 38.55</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 18.42</td>
<td class="s3 cl rt"> 36.65</td>
<td class="s2 cl rt"> 25.53</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 29.92</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod587.html#inst_tag_45887" >c_udc_dvdd_sw_top</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod615.html#inst_tag_59565" id="tag_urg_inst_59565">COARSE_CODE</a></td>
<td class="s1 cl rt"> 18.17</td>
<td class="s4 cl rt"> 44.90</td>
<td class="s1 cl rt"> 12.24</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 33.71</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod746.html#inst_tag_72290" id="tag_urg_inst_72290">COARSE_CODE_SPLIT</a></td>
<td class="s3 cl rt"> 32.64</td>
<td class="s5 cl rt"> 55.56</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1650.html#inst_tag_199941" id="tag_urg_inst_199941">TX_PLL_MODE_CHANGE</a></td>
<td class="s1 cl rt"> 12.69</td>
<td class="s2 cl rt"> 25.26</td>
<td class="s1 cl rt"> 10.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.49</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod152.html#inst_tag_13252" id="tag_urg_inst_13252">c_dft_tp1</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_1.html#inst_tag_169773" id="tag_urg_inst_169773">c_scan_RST_FDBK_DIV</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1153.html#inst_tag_116107" id="tag_urg_inst_116107">tx_pll_wait_time</a></td>
<td class="s1 cl rt"> 15.86</td>
<td class="s2 cl rt"> 27.59</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_usb2_pll_dig_top_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1644.html" >usb2_pll_dig_top_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>60</td><td>19</td><td>31.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>21124</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>21135</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>21142</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>21149</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>21156</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>21165</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>21253</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>21267</td><td>31</td><td>3</td><td>9.68</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>21347</td><td>2</td><td>0</td><td>0.00</td></tr>
</table>
<pre class="code"><br clear=all>
21123                      always @(*)
21124      1/1               if(w_IPDIV_FORCE_EN)
21125      <font color = "red">0/1     ==>         r_IPDIV = w_IPDIV_FORCED;</font>
21126                        else
21127                        begin
21128      1/1                 if (pll_IPDIV == 5'b0)
21129      <font color = "red">0/1     ==>           r_IPDIV = 5'b1;</font>
21130                          else
21131      1/1                   r_IPDIV = pll_IPDIV;
21132                        end
21133                   assign o_IPDIV = r_IPDIV;
21134                      always @(*)
21135      1/1               if (w_TM_FBDIV_COARSE_IN_BYPASS)
21136      <font color = "red">0/1     ==>         r_FBDIV = w_FBDIV_COARSE_IN;</font>
21137                        else
21138      1/1                 r_FBDIV = pll_FBDIV;
21139                   assign o_FBDIV =  r_FBDIV;
21140                      always@(posedge i_REFCLK or posedge i_PD)
21141                      begin
21142      1/1                 if(i_PD)
21143      1/1                     o_VCO_CNT_WINDOW &lt;= 1'b0;
21144                          else
21145      <font color = "red">0/1     ==>             o_VCO_CNT_WINDOW &lt;= VCO_CNT_WINDOW;</font>
21146                      end   
21147                      always@(posedge i_vco_pll_clk or posedge RST_FDBK_DIV)
21148                      begin
21149      1/1                 if(RST_FDBK_DIV)
21150      1/1                     dco_count &lt;= {p_count_len{1'b0}};
21151                          else
21152      <font color = "red">0/1     ==>             dco_count &lt;= dco_count + 1'b1;</font>
21153                      end
21154                      always@(posedge i_REFCLK or posedge i_PD)
21155                      begin
21156      1/1                 if(i_PD)
21157      1/1                     rst_fdbk_div_cnt &lt;= 5'd0;
21158      <font color = "red">0/1     ==>         else if(~rst_fdbk_div_cnt_reached)</font>
21159      <font color = "red">0/1     ==>             rst_fdbk_div_cnt &lt;=  rst_fdbk_div_cnt + 1'b1;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
21160                      end     
21161                      assign rst_fdbk_div_cnt_reached = (rst_fdbk_div_cnt == w_RST_FDBK_DIV_DELAY);
21162                      assign w_RST_FDBK_DIV_DELAYED = rst_fdbk_div_cnt_reached ? w_RST_FDBK_DIV : 1'b1;
21163                      always@(posedge i_REFCLK or posedge i_PD)
21164                      begin
21165      1/1                 if(i_PD)
21166      1/1                     pll_ldo_ref_cnt &lt;= 3'd0;
21167      <font color = "red">0/1     ==>         else if(~o_ats_pll_ldo_ref_en &amp; scan_ats_mode)</font>
21168      <font color = "red">0/1     ==>             pll_ldo_ref_cnt &lt;=  pll_ldo_ref_cnt + 1'b1;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
21169                      end 
21170                      assign o_ats_pll_ldo_ref_en = (pll_ldo_ref_cnt == LDO_REF_EN_CYCLES);
21171                      usb2_pll_coarse_code_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r
21172                        #(
21173                          .p_coarse_code_len(p_coarse_code_len),
21174                          .p_fbdiv_len (p_fbdiv_len),
21175                          .p_count_len (p_count_len),
21176                          .p_num_init_wait_bits (p_num_init_wait_bits),
21177                          .p_num_vco_settle_bits (p_num_vco_settle_bits)
21178                          )
21179                          COARSE_CODE
21180                   	 (
21181                   	  .i_PD			 (i_PD),
21182                   	  .i_REFCLK		 (i_REFCLK),
21183                   	  .i_FBDIV               (r_FBDIV),
21184                   	  .i_DCO_COUNT           (dco_count),
21185                   	  .i_VCO_SETTLING_TIME   (w_VCO_SETTLING_TIME),
21186                   	  .i_INITIAL_WAIT_TIME   (w_INITIAL_WAIT_TIME),
21187                   	  .i_TM_FORCE_COARSE_CODE_SEL (w_pll_reg6[6]),
21188                   	  .i_TM_DISABLE_0P5_LSB_ERROR (w_pll_reg6[5]),
21189                   	  .i_TM_BIG_JUMP         (w_pll_reg6[4]),
21190                   	  .o_COARSE_DONE         (w_COARSE_DONE),
21191                   	  .o_VCO_CNT_WINDOW      (w_VCO_CNT_WINDOW),
21192                   	  .o_RST_FDBK_DIV        (w_RST_FDBK_DIV),
21193                   	  .o_COARSE_CODE         (w_COARSE_COARSE_CODE),
21194                   	  .o_COARSE_CODE1	 (w_COARSE_CODE_STORED)
21195                   	  );
21196                      usb2_pll_tx_pll_mode_change_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r
21197                        #(
21198                          .p_num_cfg_change_bits  (p_num_cfg_change_bits)
21199                          )
21200                          TX_PLL_MODE_CHANGE
21201                   	 (
21202                   	  .i_TM				(w_pll_reg5),
21203                   	  .i_BYPASS_LOCK_EN		(w_pll_reg4[3]),
21204                   	  .i_BYPASS_LOCK		(w_pll_reg4[2]),
21205                   	  .i_PD_PFD_FORCE_EN		(w_pll_reg4[4]),
21206                   	  .i_PD_PFD_FORCE		(w_pll_reg4[5]),
21207                   	  .i_PLL_LOCK_TIME_15		(w_pll_reg4[6]),
21208                   	  .i_COARSE_DONE		(w_COARSE_DONE),
21209                   	  .i_PD				(i_PD),
21210                   	  .pllrefsel			(w_pllrefsel),
21211                   	  .i_STDBY			(w_STDBY),
21212                   	  .i_REFCLK			(i_REFCLK),
21213                   	  .i_CONFIG_CHANGE_CYCLES       (w_CONFIG_CHANGE_CYCLES),
21214                   	  .o_ana_START_LOOP		(w_ana_STARTLOOP),
21215                   	  .o_COARSE_DONE_del            (w_COARSE_DONE_del),
21216                   	  .o_ana_PD_PFD			(w_ana_PD_PFD),
21217                   	  .o_ana_pll_lock		(w_pll_lock_ana)
21218                   	  );
21219                      usb2_pll_tx_pll_wait_time_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r
21220                        #(
21221                         .p_num_init_wait_bits (p_num_init_wait_bits),
21222                         .p_num_vco_settle_bits (p_num_vco_settle_bits), 
21223                         .p_num_cfg_change_bits (p_num_cfg_change_bits),
21224                         .p_num_rst_fdbk_div_bits(p_num_rst_fdbk_div_bits),
21225                         .p_num_ldo_ref_en_bits (p_num_ldo_ref_en_bits),
21226                         .p_fbdiv_len (p_fbdiv_len)
21227                         )
21228                        tx_pll_wait_time
21229                          (
21230                   	.i_FBDIV (r_FBDIV),
21231                   	.o_INIT_WAIT_CYCLES (w_INIT_WAIT_CYCLES),
21232                   	.o_VCO_SETTLE_CYCLES (w_VCO_SETTLE_CYCLES),
21233                   	.o_CONFIG_CHANGE_CYCLES (w_CONFIG_CHANGE_CYCLES),
21234                   	.o_LDO_REF_EN_CYCLES(LDO_REF_EN_CYCLES),
21235                   	.o_RST_FDBK_DIV_CYCLES(w_RST_FDBK_DIV_CYCLES)
21236                   	);
21237                      usb2_pll_coarse_code_split_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r
21238                        #(.p_coarse_code_len  (p_coarse_code_len),
21239                          .p_v2i_code_len (p_v2i_code_len)
21240                          )
21241                          COARSE_CODE_SPLIT
21242                   	 (
21243                   	  .i_COARSE_CODE (r_ana_COARSE_CODE),
21244                   	  .i_BYPASS (ONE),		 
21245                   	  .o_COARSE_CODE (w_ana_COARSE_CODE),
21246                   	  .i_TM_BITS (w_pll_reg9[6:0])
21247                   	  );
21248                       assign o_ana_COARSE_CODE = i_pll_bypass_mode ? 9'b100001000 : w_ana_COARSE_CODE;
21249                       assign o_ana_PD_PFD      = i_pll_bypass_mode ? 1'b1 : w_ana_PD_PFD;
21250                       assign o_ana_STARTLOOP   = i_pll_bypass_mode ? 1'b0 : w_ana_STARTLOOP;
21251                      always @(*)
21252                      begin
21253      1/1               if(w_pll_reg10[0])				 
21254      <font color = "red">0/1     ==>         r_ana_COARSE_CODE = {w_pll_reg9[7], w_pll_reg8};</font>
21255                        else
21256                        begin    
21257      1/1                 if (w_COARSE_DONE)
21258      <font color = "red">0/1     ==>           r_ana_COARSE_CODE = w_COARSE_CODE_STORED;</font>
21259                          else
21260      1/1          	 r_ana_COARSE_CODE = w_COARSE_COARSE_CODE;
21261                        end
21262                      end
21263                   assign w_pllrefsel	= (w_pll_reg7[0] ? w_pll_reg7[4:1] : pllrefsel) ;
21264                   assign o_pllrefsel      = scan_ats_mode? 4'd0: w_pllrefsel;
21265                   always @*
21266                   begin
21267      1/1          	case(w_pllrefsel)
21268                   	4'b 0000:			 
21269                   	begin
21270      <font color = "red">0/1     ==>  		pll_IPDIV = 5'd 2   ;</font>
21271      <font color = "red">0/1     ==>  		pll_FBDIV = 8'd 100 ;</font>
21272                   	end
21273                   	4'b 0001:			 
21274                   	begin
21275      <font color = "red">0/1     ==>  		pll_IPDIV = 5'd 2   ;</font>
21276      <font color = "red">0/1     ==>  		pll_FBDIV = 8'd 96  ;</font>
21277                   	end
21278                   	4'b 0010:			 
21279                   	begin
21280      <font color = "red">0/1     ==>  		pll_IPDIV = 5'd 3   ;</font>
21281      <font color = "red">0/1     ==>  		pll_FBDIV = 8'd 120 ;</font>
21282                   	end
21283                   	4'b 0011:			 
21284                   	begin
21285      <font color = "red">0/1     ==>  		pll_IPDIV = 5'd 4   ;</font>
21286      <font color = "red">0/1     ==>  		pll_FBDIV = 8'd 100 ;</font>
21287                   	end
21288                   	4'b 0100:			 
21289                   	begin
21290      <font color = "red">0/1     ==>  		pll_IPDIV = 5'd 4   ;</font>
21291      <font color = "red">0/1     ==>  		pll_FBDIV = 8'd 96  ;</font>
21292                   	end
21293                   	4'b 0101:			 
21294                   	begin
21295      1/1          		pll_IPDIV = 5'd 6   ;
21296      1/1          		pll_FBDIV = 8'd 120 ;
21297                   	end
21298                           4'b 0110: 		       
21299                           begin
21300      <font color = "red">0/1     ==>  	      pll_IPDIV = 5'd 5	;</font>
21301      <font color = "red">0/1     ==>  	      pll_FBDIV = 8'd 96  ;</font>
21302                           end     
21303                           4'b 0111: 		       
21304                           begin
21305      <font color = "red">0/1     ==>  	      pll_IPDIV = 5'd 13  ;</font>
21306      <font color = "red">0/1     ==>  	      pll_FBDIV = 8'd 240 ;</font>
21307                           end
21308                   	4'b 1000:			 
21309                   	begin
21310      <font color = "red">0/1     ==>  		pll_IPDIV = 5'd 8   ;</font>
21311      <font color = "red">0/1     ==>  		pll_FBDIV = 8'd 100 ;</font>
21312                   	end
21313                   	4'b 1001:			 
21314                   	begin
21315      <font color = "red">0/1     ==>  		pll_IPDIV = 5'd 10  ;</font>
21316      <font color = "red">0/1     ==>  		pll_FBDIV = 8'd 120 ;</font>
21317                   	end
21318                   	4'b 1010:			 
21319                   	begin
21320      <font color = "red">0/1     ==>  		pll_IPDIV = 5'd 12  ;</font>
21321      <font color = "red">0/1     ==>  		pll_FBDIV = 8'd 120 ;</font>
21322                   	end
21323                   	4'b 1011:			 
21324                   	begin
21325      <font color = "red">0/1     ==>  		pll_IPDIV = 5'd 10   ;</font>
21326      <font color = "red">0/1     ==>  		pll_FBDIV = 8'd 96   ;</font>
21327                   	end
21328                           4'b 1100: 		       
21329                           begin
21330      <font color = "red">0/1     ==>  	      pll_IPDIV = 5'd 26  ;</font>
21331      <font color = "red">0/1     ==>  	      pll_FBDIV = 8'd 240 ;</font>
21332                           end
21333                   	4'b 1101:                      
21334                           begin
21335      <font color = "red">0/1     ==>                pll_IPDIV = 5'd 20 ;</font>
21336      <font color = "red">0/1     ==>                pll_FBDIV = 8'd 96 ;</font>
21337                           end
21338                   	default:			 
21339                   	begin
21340      <font color = "red">0/1     ==>  		pll_IPDIV = 5'd 2   ;</font>
21341      <font color = "red">0/1     ==>  		pll_FBDIV = 8'd 100 ;</font>
21342                   	end
21343                   	endcase
21344                   end
21345                   always @(posedge w_COARSE_DONE)
21346                   begin
21347      <font color = "red">0/1     ==>     if (w_COARSE_COARSE_CODE == 9'b000000000 | w_COARSE_COARSE_CODE == 9'b111111111)</font>
21348      <font color = "red">0/1     ==>                $display(&quot;Error : PLL Coarse code saturated&quot;);</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1644.html" >usb2_pll_dig_top_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>48</td><td>24</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>48</td><td>24</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21066
 EXPRESSION (scan_ats_mode ? 8'b0 : i_pll_reg0)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21067
 EXPRESSION (scan_ats_mode ? 8'b0 : i_pll_reg1)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21068
 EXPRESSION (scan_ats_mode ? 8'b0 : i_pll_reg2)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21069
 EXPRESSION (scan_ats_mode ? 8'b0 : i_pll_reg3)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21070
 EXPRESSION (scan_ats_mode ? 8'b0 : i_pll_reg4)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21071
 EXPRESSION (scan_ats_mode ? 8'b0 : i_pll_reg5)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21072
 EXPRESSION (scan_ats_mode ? 8'b0 : i_pll_reg6)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21073
 EXPRESSION (scan_ats_mode ? 8'b0 : i_pll_reg7)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21074
 EXPRESSION (scan_ats_mode ? 8'b0 : i_pll_reg8)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21075
 EXPRESSION (scan_ats_mode ? 8'b0 : i_pll_reg9)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21076
 EXPRESSION (scan_ats_mode ? 8'b0 : i_pll_reg10)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21077
 EXPRESSION (scan_ats_mode ? 8'b0 : w_pll_reg15)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21078
 EXPRESSION (scan_ats_mode ? 8'b0 : w_pll_reg16)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21081
 EXPRESSION (w_pll_reg1[0] ? w_pll_reg0[7:0] : w_INIT_WAIT_CYCLES)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21082
 EXPRESSION (w_pll_reg2[6] ? w_pll_reg2[5:0] : w_VCO_SETTLE_CYCLES)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21083
 EXPRESSION (w_pll_reg1[2] ? w_pll_reg1[7:3] : w_RST_FDBK_DIV_CYCLES)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21093
 EXPRESSION (w_RST_FDBK_DIV_EN ? w_RST_FDBK_DIV_FORCED : w_RST_FDBK_DIV_DELAYED)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21100
 EXPRESSION (w_VCO_CNT_WINDOW_EN ? w_VCO_CNT_WINDOW_FORCED : w_VCO_CNT_WINDOW)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21162
 EXPRESSION (rst_fdbk_div_cnt_reached ? w_RST_FDBK_DIV : 1'b1)
             ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21248
 EXPRESSION (i_pll_bypass_mode ? 9'b100001000 : w_ana_COARSE_CODE)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21249
 EXPRESSION (i_pll_bypass_mode ? 1'b1 : w_ana_PD_PFD)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21250
 EXPRESSION (i_pll_bypass_mode ? 1'b0 : w_ana_STARTLOOP)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21263
 EXPRESSION (w_pll_reg7[0] ? w_pll_reg7[4:1] : pllrefsel)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21264
 EXPRESSION (scan_ats_mode ? 4'b0 : w_pllrefsel)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1644.html" >usb2_pll_dig_top_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">35</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">302</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">151</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">151</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">35</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">302</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">151</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">151</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>i_PD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_bypass_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_REFCLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_vco_pll_clk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_STDBY</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>scan_ats_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>scan_mode_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>scan_clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>scan_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pllrefsel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_reg0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_reg1[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_reg2[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_reg3[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_reg4[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_reg5[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_reg7[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_reg8[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_reg9[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_reg10[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_reg6[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_FBDIV[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_IPDIV[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_VCO_CNT_WINDOW</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_ana_COARSE_CODE[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_ana_PD_PFD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_ana_STARTLOOP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_ana_COARSEDONE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_pll_lock_ana</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_pll_lock_ana_ats</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_pll_reg15[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_pll_reg16[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_pllrefsel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_ats_pll_ldo_ref_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1644.html" >usb2_pll_dig_top_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">83</td>
<td class="rt">32</td>
<td class="rt">38.55 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">21066</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">21067</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">21068</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">21069</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">21070</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">21071</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">21072</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">21073</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">21074</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">21075</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">21076</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">21077</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">21078</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">21081</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">21082</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">21083</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">21093</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">21100</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">21162</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">21248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">21249</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">21250</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">21263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">21264</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">21124</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">21135</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">21142</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">21149</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">21156</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">21165</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">21253</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td>CASE</td>
<td class="rt">21267</td>
<td class="rt">15</td>
<td class="rt">1</td>
<td class="rt">6.67  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">21347</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21066         assign w_pll_reg0 = scan_ats_mode ? 8'd0 : i_pll_reg0;
                                                <font color = "red">-1-</font>  
                                                <font color = "red">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21067         assign w_pll_reg1 = scan_ats_mode ? 8'd0 : i_pll_reg1;
                                                <font color = "red">-1-</font>  
                                                <font color = "red">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21068         assign w_pll_reg2 = scan_ats_mode ? 8'd0 : i_pll_reg2;
                                                <font color = "red">-1-</font>  
                                                <font color = "red">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21069         assign w_pll_reg3 = scan_ats_mode ? 8'd0 : i_pll_reg3;
                                                <font color = "red">-1-</font>  
                                                <font color = "red">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21070         assign w_pll_reg4 = scan_ats_mode ? 8'd0 : i_pll_reg4;
                                                <font color = "red">-1-</font>  
                                                <font color = "red">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21071         assign w_pll_reg5 = scan_ats_mode ? 8'd0 : i_pll_reg5;
                                                <font color = "red">-1-</font>  
                                                <font color = "red">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21072         assign w_pll_reg6 = scan_ats_mode ? 8'd0 : i_pll_reg6;
                                                <font color = "red">-1-</font>  
                                                <font color = "red">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21073         assign w_pll_reg7 = scan_ats_mode ? 8'd0 : i_pll_reg7;
                                                <font color = "red">-1-</font>  
                                                <font color = "red">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21074         assign w_pll_reg8 = scan_ats_mode ? 8'd0 : i_pll_reg8;
                                                <font color = "red">-1-</font>  
                                                <font color = "red">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21075         assign w_pll_reg9 = scan_ats_mode ? 8'd0 : i_pll_reg9;
                                                <font color = "red">-1-</font>  
                                                <font color = "red">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21076         assign w_pll_reg10 = scan_ats_mode ? 8'd0 : i_pll_reg10;
                                                 <font color = "red">-1-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21077         assign o_pll_reg15 = scan_ats_mode ? 8'd0 : w_pll_reg15;
                                                 <font color = "red">-1-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21078         assign o_pll_reg16 = scan_ats_mode ? 8'd0 : w_pll_reg16;
                                                 <font color = "red">-1-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21081         assign 				w_INITIAL_WAIT_TIME = w_pll_reg1[0] ? w_pll_reg0[7:0] : w_INIT_WAIT_CYCLES;
                     				                                    <font color = "red">-1-</font>  
                     				                                    <font color = "red">==></font>  
                     				                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21082         assign 				w_VCO_SETTLING_TIME = w_pll_reg2[6] ? w_pll_reg2[5:0] : w_VCO_SETTLE_CYCLES;
                     				                                    <font color = "red">-1-</font>  
                     				                                    <font color = "red">==></font>  
                     				                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21083         assign                               w_RST_FDBK_DIV_DELAY = w_pll_reg1[2]? w_pll_reg1[7:3] : w_RST_FDBK_DIV_CYCLES;
                                                                                       <font color = "red">-1-</font>  
                                                                                       <font color = "red">==></font>  
                                                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21093         assign				RST_FDBK_DIV_scan = w_RST_FDBK_DIV_EN ? w_RST_FDBK_DIV_FORCED : w_RST_FDBK_DIV_DELAYED;
                    				                                      <font color = "red">-1-</font>  
                    				                                      <font color = "red">==></font>  
                    				                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21100         assign				VCO_CNT_WINDOW = w_VCO_CNT_WINDOW_EN ? w_VCO_CNT_WINDOW_FORCED : w_VCO_CNT_WINDOW;
                    				                                     <font color = "red">-1-</font>  
                    				                                     <font color = "red">==></font>  
                    				                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21162         assign w_RST_FDBK_DIV_DELAYED = rst_fdbk_div_cnt_reached ? w_RST_FDBK_DIV : 1'b1;
                                                                       <font color = "red">-1-</font>  
                                                                       <font color = "red">==></font>  
                                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21248          assign o_ana_COARSE_CODE = i_pll_bypass_mode ? 9'b100001000 : w_ana_COARSE_CODE;
                                                            <font color = "red">-1-</font>  
                                                            <font color = "red">==></font>  
                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21249          assign o_ana_PD_PFD      = i_pll_bypass_mode ? 1'b1 : w_ana_PD_PFD;
                                                            <font color = "red">-1-</font>  
                                                            <font color = "red">==></font>  
                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21250          assign o_ana_STARTLOOP   = i_pll_bypass_mode ? 1'b0 : w_ana_STARTLOOP;
                                                            <font color = "red">-1-</font>  
                                                            <font color = "red">==></font>  
                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21263      assign w_pllrefsel	= (w_pll_reg7[0] ? w_pll_reg7[4:1] : pllrefsel) ;
                             	                 <font color = "red">-1-</font>  
                             	                 <font color = "red">==></font>  
                             	                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21264      assign o_pllrefsel      = scan_ats_mode? 4'd0: w_pllrefsel;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21124           if(w_IPDIV_FORCE_EN)
                <font color = "red">-1-</font>  
21125             r_IPDIV = w_IPDIV_FORCED;
           <font color = "red">       ==></font>
21126           else
21127           begin
21128             if (pll_IPDIV == 5'b0)
                  <font color = "red">-2-</font>  
21129               r_IPDIV = 5'b1;
           <font color = "red">         ==></font>
21130             else
21131               r_IPDIV = pll_IPDIV;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21135           if (w_TM_FBDIV_COARSE_IN_BYPASS)
                <font color = "red">-1-</font>  
21136             r_FBDIV = w_FBDIV_COARSE_IN;
           <font color = "red">       ==></font>
21137           else
21138             r_FBDIV = pll_FBDIV;
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21142             if(i_PD)
                  <font color = "red">-1-</font>  
21143                 o_VCO_CNT_WINDOW <= 1'b0;
           <font color = "green">           ==></font>
21144             else
21145                 o_VCO_CNT_WINDOW <= VCO_CNT_WINDOW;
           <font color = "red">           ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21149             if(RST_FDBK_DIV)
                  <font color = "red">-1-</font>  
21150                 dco_count <= {p_count_len{1'b0}};
           <font color = "green">           ==></font>
21151             else
21152                 dco_count <= dco_count + 1'b1;
           <font color = "red">           ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21156             if(i_PD)
                  <font color = "red">-1-</font>  
21157                 rst_fdbk_div_cnt <= 5'd0;
           <font color = "green">           ==></font>
21158             else if(~rst_fdbk_div_cnt_reached)
                       <font color = "red">-2-</font>  
21159                 rst_fdbk_div_cnt <=  rst_fdbk_div_cnt + 1'b1;
           <font color = "red">           ==></font>
                      MISSING_ELSE
           <font color = "red">           ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21165             if(i_PD)
                  <font color = "red">-1-</font>  
21166                 pll_ldo_ref_cnt <= 3'd0;
           <font color = "green">           ==></font>
21167             else if(~o_ats_pll_ldo_ref_en & scan_ats_mode)
                       <font color = "red">-2-</font>  
21168                 pll_ldo_ref_cnt <=  pll_ldo_ref_cnt + 1'b1;
           <font color = "red">           ==></font>
                      MISSING_ELSE
           <font color = "red">           ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21253           if(w_pll_reg10[0])				 
                <font color = "red">-1-</font>  
21254             r_ana_COARSE_CODE = {w_pll_reg9[7], w_pll_reg8};
           <font color = "red">       ==></font>
21255           else
21256           begin    
21257             if (w_COARSE_DONE)
                  <font color = "red">-2-</font>  
21258               r_ana_COARSE_CODE = w_COARSE_CODE_STORED;
           <font color = "red">         ==></font>
21259             else
21260      	 r_ana_COARSE_CODE = w_COARSE_COARSE_CODE;
           <font color = "green">	 ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21267      	case(w_pllrefsel)
           	<font color = "red">-1-</font>  
21268      	4'b 0000:			 
21269      	begin
21270      		pll_IPDIV = 5'd 2   ;
           <font color = "red">		==></font>
21271      		pll_FBDIV = 8'd 100 ;
21272      	end
21273      	4'b 0001:			 
21274      	begin
21275      		pll_IPDIV = 5'd 2   ;
           <font color = "red">		==></font>
21276      		pll_FBDIV = 8'd 96  ;
21277      	end
21278      	4'b 0010:			 
21279      	begin
21280      		pll_IPDIV = 5'd 3   ;
           <font color = "red">		==></font>
21281      		pll_FBDIV = 8'd 120 ;
21282      	end
21283      	4'b 0011:			 
21284      	begin
21285      		pll_IPDIV = 5'd 4   ;
           <font color = "red">		==></font>
21286      		pll_FBDIV = 8'd 100 ;
21287      	end
21288      	4'b 0100:			 
21289      	begin
21290      		pll_IPDIV = 5'd 4   ;
           <font color = "red">		==></font>
21291      		pll_FBDIV = 8'd 96  ;
21292      	end
21293      	4'b 0101:			 
21294      	begin
21295      		pll_IPDIV = 5'd 6   ;
           <font color = "green">		==></font>
21296      		pll_FBDIV = 8'd 120 ;
21297      	end
21298              4'b 0110: 		       
21299              begin
21300      	      pll_IPDIV = 5'd 5	;
           <font color = "red">	      ==></font>
21301      	      pll_FBDIV = 8'd 96  ;
21302              end     
21303              4'b 0111: 		       
21304              begin
21305      	      pll_IPDIV = 5'd 13  ;
           <font color = "red">	      ==></font>
21306      	      pll_FBDIV = 8'd 240 ;
21307              end
21308      	4'b 1000:			 
21309      	begin
21310      		pll_IPDIV = 5'd 8   ;
           <font color = "red">		==></font>
21311      		pll_FBDIV = 8'd 100 ;
21312      	end
21313      	4'b 1001:			 
21314      	begin
21315      		pll_IPDIV = 5'd 10  ;
           <font color = "red">		==></font>
21316      		pll_FBDIV = 8'd 120 ;
21317      	end
21318      	4'b 1010:			 
21319      	begin
21320      		pll_IPDIV = 5'd 12  ;
           <font color = "red">		==></font>
21321      		pll_FBDIV = 8'd 120 ;
21322      	end
21323      	4'b 1011:			 
21324      	begin
21325      		pll_IPDIV = 5'd 10   ;
           <font color = "red">		==></font>
21326      		pll_FBDIV = 8'd 96   ;
21327      	end
21328              4'b 1100: 		       
21329              begin
21330      	      pll_IPDIV = 5'd 26  ;
           <font color = "red">	      ==></font>
21331      	      pll_FBDIV = 8'd 240 ;
21332              end
21333      	4'b 1101:                      
21334              begin
21335                    pll_IPDIV = 5'd 20 ;
           <font color = "red">              ==></font>
21336                    pll_FBDIV = 8'd 96 ;
21337              end
21338      	default:			 
21339      	begin
21340      		pll_IPDIV = 5'd 2   ;
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b0000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0101 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0110 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b1000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b1001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b1010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b1011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b1100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b1101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21347         if (w_COARSE_COARSE_CODE == 9'b000000000 | w_COARSE_COARSE_CODE == 9'b111111111)
              <font color = "red">-1-</font>  
21348                    $display("Error : PLL Coarse code saturated");
           <font color = "red">              ==></font>
                         MISSING_ELSE
           <font color = "red">              ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_199923">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_usb2_pll_dig_top_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
