; ModuleID = 'D:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/.autopilot/db/a.g.1.bc'
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64-S128"
target triple = "x86_64-w64-mingw32"

@c = internal unnamed_addr constant [48 x i18] [i18 25, i18 -56, i18 121, i18 -155, i18 84, i18 176, i18 -680, i18 1415, i18 -2283, i18 3116, i18 -3719, i18 69475, i18 -3719, i18 3116, i18 -2283, i18 1415, i18 -680, i18 176, i18 84, i18 -155, i18 121, i18 -56, i18 25, i18 0, i18 46, i18 -16, i18 -78, i18 226, i18 -347, i18 268, i18 288, i18 -1727, i18 4751, i18 -11484, i18 40865, i18 40865, i18 -11484, i18 4751, i18 -1727, i18 288, i18 268, i18 -347, i18 226, i18 -78, i18 -16, i18 46, i18 0, i18 0], align 16 ; [#uses=1 type=[48 x i18]*]
@shift_reg_p = internal unnamed_addr global [48 x [2 x i38]] zeroinitializer, align 16 ; [#uses=2 type=[48 x [2 x i38]]*]
@in = internal unnamed_addr global i18 0, align 4 ; [#uses=2 type=i18*]
@init = internal unnamed_addr global i1 true, align 1 ; [#uses=2 type=i1*]
@ch = internal unnamed_addr global i1 false, align 1 ; [#uses=3 type=i1*]
@i = internal unnamed_addr global i6 0, align 1   ; [#uses=3 type=i6*]
@Din_im = internal unnamed_addr global i18 0, align 4 ; [#uses=0 type=i18*]
@DI_cache = internal unnamed_addr global [16 x i18] zeroinitializer, align 16 ; [#uses=2 type=[16 x i18]*]
@init.1 = internal unnamed_addr global i1 true, align 1 ; [#uses=2 type=i1*]
@index = internal unnamed_addr global i4 0, align 1 ; [#uses=5 type=i4*]
@i.1 = internal unnamed_addr global i3 0, align 1 ; [#uses=3 type=i3*]
@ch.1 = internal unnamed_addr global i1 true, align 1 ; [#uses=3 type=i1*]
@c.1 = internal unnamed_addr constant [6 x [2 x i18]] [[2 x i18] [i18 1651, i18 0], [2 x i18] [i18 -13134, i18 0], [2 x i18] [i18 77019, i18 0], [2 x i18] [i18 77019, i18 131071], [2 x i18] [i18 -13134, i18 0], [2 x i18] [i18 1651, i18 0]], align 16 ; [#uses=2 type=[6 x [2 x i18]]*]
@shift_reg_p0 = internal unnamed_addr global [6 x [2 x i38]] zeroinitializer, align 16 ; [#uses=2 type=[6 x [2 x i38]]*]
@shift_reg_p1 = internal unnamed_addr global [6 x [2 x i38]] zeroinitializer, align 16 ; [#uses=2 type=[6 x [2 x i38]]*]
@in.1 = internal unnamed_addr global i18 0, align 4 ; [#uses=3 type=i18*]
@init.2 = internal unnamed_addr global i1 true, align 1 ; [#uses=3 type=i1*]
@i.2 = internal unnamed_addr global i6 0, align 1 ; [#uses=4 type=i6*]
@j = internal unnamed_addr global i6 0, align 1   ; [#uses=3 type=i6*]
@c.2 = internal unnamed_addr constant [12 x i18] [i18 2054, i18 -14177, i18 77667, i18 77667, i18 -14177, i18 2054, i18 0, i18 0, i18 131071, i18 0, i18 0, i18 0], align 16 ; [#uses=1 type=[12 x i18]*]
@shift_reg_p.1 = internal unnamed_addr global [13 x [2 x i38]] zeroinitializer, align 16 ; [#uses=2 type=[13 x [2 x i38]]*]
@in.2 = internal unnamed_addr global i18 0, align 4 ; [#uses=2 type=i18*]
@init.3 = internal unnamed_addr global i1 true, align 1 ; [#uses=2 type=i1*]
@cnt = internal unnamed_addr global i2 0, align 1 ; [#uses=2 type=i2*]
@ch.2 = internal unnamed_addr global i1 false, align 1 ; [#uses=3 type=i1*]
@i.3 = internal unnamed_addr global i4 0, align 1 ; [#uses=3 type=i4*]
@c.3 = internal unnamed_addr constant [24 x i18] [i18 -224, i18 1139, i18 -3642, i18 9343, i18 -22689, i18 81597, i18 81597, i18 -22689, i18 9343, i18 -3642, i18 1139, i18 -224, i18 0, i18 0, i18 0, i18 0, i18 0, i18 131071, i18 0, i18 0, i18 0, i18 0, i18 0, i18 0], align 16 ; [#uses=1 type=[24 x i18]*]
@shift_reg_p.2 = internal unnamed_addr global [25 x [2 x i38]] zeroinitializer, align 16 ; [#uses=2 type=[25 x [2 x i38]]*]
@in.3 = internal unnamed_addr global i18 0, align 4 ; [#uses=2 type=i18*]
@init.4 = internal unnamed_addr global i1 true, align 1 ; [#uses=2 type=i1*]
@cnt.1 = internal unnamed_addr global i1 false, align 1 ; [#uses=2 type=i1*]
@ch.3 = internal unnamed_addr global i1 false, align 1 ; [#uses=3 type=i1*]
@i.4 = internal unnamed_addr global i5 0, align 1 ; [#uses=3 type=i5*]
@acc = internal unnamed_addr global i16 0, align 2 ; [#uses=2 type=i16*]
@dds_table = internal unnamed_addr constant [32 x i16] [i16 0, i16 3196, i16 6270, i16 9102, i16 11585, i16 13623, i16 15137, i16 16069, i16 16384, i16 16069, i16 15137, i16 13623, i16 11585, i16 9102, i16 6270, i16 3196, i16 0, i16 -3196, i16 -6270, i16 -9102, i16 -11585, i16 -13623, i16 -15137, i16 -16069, i16 -16384, i16 -16069, i16 -15137, i16 -13623, i16 -11585, i16 -9102, i16 -6270, i16 -3196], align 16 ; [#uses=2 type=[32 x i16]*]
@duc.str = internal unnamed_addr constant [4 x i8] c"duc\00" ; [#uses=1 type=[4 x i8]*]

; [#uses=1]
define internal fastcc void @srrc(i18* %y, i18 signext %x) nounwind uwtable {
  call void @llvm.dbg.value(metadata !{i18* %y}, i64 0, metadata !248), !dbg !249 ; [debug line = 4:16] [debug variable = y]
  call void @llvm.dbg.value(metadata !{i18 %x}, i64 0, metadata !250), !dbg !251 ; [debug line = 5:15] [debug variable = x]
  %i.load = load i6* @i, align 1, !dbg !252       ; [#uses=4 type=i6] [debug line = 20:3]
  %tmp = icmp eq i6 %i.load, 0, !dbg !252         ; [#uses=1 type=i1] [debug line = 20:3]
  br i1 %tmp, label %1, label %._crit_edge, !dbg !252 ; [debug line = 20:3]

; <label>:1                                       ; preds = %0
  store i18 %x, i18* @in, align 4, !dbg !254      ; [debug line = 20:13]
  br label %._crit_edge, !dbg !254                ; [debug line = 20:13]

._crit_edge:                                      ; preds = %1, %0
  %inc = add i6 %i.load, 1, !dbg !255             ; [#uses=2 type=i6] [debug line = 21:18]
  call void @llvm.dbg.value(metadata !{i6 %inc}, i64 0, metadata !256), !dbg !255 ; [debug line = 21:18] [debug variable = inc]
  %tmp.2 = zext i6 %i.load to i64, !dbg !257      ; [#uses=1 type=i64] [debug line = 23:9]
  %c.addr = getelementptr inbounds [48 x i18]* @c, i64 0, i64 %tmp.2, !dbg !257 ; [#uses=1 type=i18*] [debug line = 23:9]
  %c.load = load i18* %c.addr, align 4, !dbg !257 ; [#uses=2 type=i18] [debug line = 23:9]
  call void (...)* @_ssdm_SpecKeepArrayLoad(i18 %c.load) nounwind
  %in.load = load i18* @in, align 4, !dbg !257    ; [#uses=1 type=i18] [debug line = 23:9]
  %init.load = load i1* @init, align 1, !dbg !257 ; [#uses=1 type=i1] [debug line = 23:9]
  br i1 %init.load, label %._crit_edge6, label %switch.early.test

switch.early.test:                                ; preds = %._crit_edge
  switch i6 %i.load, label %2 [
    i6 -17, label %._crit_edge6
    i6 23, label %._crit_edge6
  ], !dbg !257                                    ; [debug line = 23:9]

; <label>:2                                       ; preds = %switch.early.test
  %ch.load = load i1* @ch, align 1, !dbg !257     ; [#uses=1 type=i1] [debug line = 23:9]
  %tmp.3 = zext i1 %ch.load to i64, !dbg !257     ; [#uses=1 type=i64] [debug line = 23:9]
  %tmp.4 = zext i6 %inc to i64, !dbg !257         ; [#uses=1 type=i64] [debug line = 23:9]
  %shift_reg_p.addr = getelementptr inbounds [48 x [2 x i38]]* @shift_reg_p, i64 0, i64 %tmp.4, i64 %tmp.3, !dbg !257 ; [#uses=1 type=i38*] [debug line = 23:9]
  %shift_reg_p.load = load i38* %shift_reg_p.addr, align 8, !dbg !257 ; [#uses=2 type=i38] [debug line = 23:9]
  call void (...)* @_ssdm_SpecKeepArrayLoad(i38 %shift_reg_p.load) nounwind
  br label %._crit_edge6, !dbg !257               ; [debug line = 23:9]

._crit_edge6:                                     ; preds = %2, %switch.early.test, %switch.early.test, %._crit_edge
  %tmp.5 = phi i38 [ %shift_reg_p.load, %2 ], [ 0, %._crit_edge ], [ 0, %switch.early.test ], [ 0, %switch.early.test ], !dbg !257 ; [#uses=1 type=i38] [debug line = 23:9]
  %tmp.6 = sext i38 %tmp.5 to i40, !dbg !257      ; [#uses=1 type=i40] [debug line = 23:9]
  %acc = call fastcc i38 @srrc_mac(i18 signext %c.load, i18 signext %in.load, i40 %tmp.6), !dbg !257 ; [#uses=2 type=i38] [debug line = 23:9]
  call void @llvm.dbg.value(metadata !{i38 %acc}, i64 0, metadata !258), !dbg !257 ; [debug line = 23:9] [debug variable = acc]
  %ch.load.1 = load i1* @ch, align 1, !dbg !259   ; [#uses=3 type=i1] [debug line = 25:3]
  %tmp.7 = zext i1 %ch.load.1 to i64, !dbg !259   ; [#uses=1 type=i64] [debug line = 25:3]
  %i.load.1 = load i6* @i, align 1, !dbg !259     ; [#uses=3 type=i6] [debug line = 25:3]
  %tmp.8 = zext i6 %i.load.1 to i64, !dbg !259    ; [#uses=1 type=i64] [debug line = 25:3]
  %shift_reg_p.addr.1 = getelementptr inbounds [48 x [2 x i38]]* @shift_reg_p, i64 0, i64 %tmp.8, i64 %tmp.7, !dbg !259 ; [#uses=1 type=i38*] [debug line = 25:3]
  store i38 %acc, i38* %shift_reg_p.addr.1, align 8, !dbg !259 ; [debug line = 25:3]
  %tmp.9 = icmp eq i6 %i.load.1, -17, !dbg !260   ; [#uses=2 type=i1] [debug line = 26:3]
  br i1 %tmp.9, label %3, label %._crit_edge8, !dbg !260 ; [debug line = 26:3]

; <label>:3                                       ; preds = %._crit_edge6
  br i1 %ch.load.1, label %4, label %._crit_edge9, !dbg !261 ; [debug line = 27:5]

; <label>:4                                       ; preds = %3
  store i1 false, i1* @init, align 1, !dbg !263   ; [debug line = 27:13]
  br label %._crit_edge9, !dbg !263               ; [debug line = 27:13]

._crit_edge9:                                     ; preds = %4, %3
  %tmp.10 = xor i1 %ch.load.1, true, !dbg !264    ; [#uses=1 type=i1] [debug line = 28:5]
  store i1 %tmp.10, i1* @ch, align 1, !dbg !264   ; [debug line = 28:5]
  br label %._crit_edge8, !dbg !265               ; [debug line = 29:3]

._crit_edge8:                                     ; preds = %._crit_edge9, %._crit_edge6
  switch i6 %i.load.1, label %._crit_edge10 [
    i6 24, label %._crit_edge12
    i6 0, label %._crit_edge12
  ], !dbg !266                                    ; [debug line = 32:3]

._crit_edge12:                                    ; preds = %._crit_edge8, %._crit_edge8
  %tmp.11 = lshr i38 %acc, 17, !dbg !267          ; [#uses=1 type=i38] [debug line = 33:5]
  %tmp.12 = trunc i38 %tmp.11 to i18, !dbg !267   ; [#uses=1 type=i18] [debug line = 33:5]
  store i18 %tmp.12, i18* %y, align 4, !dbg !267  ; [debug line = 33:5]
  br label %._crit_edge10, !dbg !269              ; [debug line = 34:3]

._crit_edge10:                                    ; preds = %._crit_edge12, %._crit_edge8
  %inc.1 = select i1 %tmp.9, i6 0, i6 %inc, !dbg !270 ; [#uses=1 type=i6] [debug line = 35:3]
  call void @llvm.dbg.value(metadata !{i6 %inc.1}, i64 0, metadata !256), !dbg !270 ; [debug line = 35:3] [debug variable = inc]
  store i6 %inc.1, i6* @i, align 1, !dbg !270     ; [debug line = 35:3]
  ret void, !dbg !271                             ; [debug line = 36:1]
}

; [#uses=6]
declare void @llvm.dbg.declare(metadata, metadata) nounwind readnone

; [#uses=2]
define internal fastcc i37 @mix_SubDSP(i18 signext %a, i18 signext %b, i18 signext %c) nounwind uwtable {
  call void @llvm.dbg.value(metadata !{i18 %a}, i64 0, metadata !272), !dbg !273 ; [debug line = 4:24] [debug variable = a]
  call void @llvm.dbg.value(metadata !{i18 %b}, i64 0, metadata !274), !dbg !275 ; [debug line = 4:33] [debug variable = b]
  call void @llvm.dbg.value(metadata !{i18 %c}, i64 0, metadata !276), !dbg !277 ; [debug line = 4:42] [debug variable = c]
  %tmp = sext i18 %a to i19, !dbg !278            ; [#uses=1 type=i19] [debug line = 7:20]
  %tmp.14 = sext i18 %b to i19, !dbg !278         ; [#uses=1 type=i19] [debug line = 7:20]
  %tmp.15 = sub i19 %tmp, %tmp.14, !dbg !278      ; [#uses=1 type=i19] [debug line = 7:20]
  call void @llvm.dbg.value(metadata !{i19 %tmp.15}, i64 0, metadata !280), !dbg !278 ; [debug line = 7:20] [debug variable = tmp]
  %m = call fastcc i37 @mult(i18 signext %c, i19 signext %tmp.15), !dbg !282 ; [#uses=1 type=i37] [debug line = 8:13]
  call void @llvm.dbg.value(metadata !{i37 %m}, i64 0, metadata !283), !dbg !282 ; [debug line = 8:13] [debug variable = m]
  ret i37 %m, !dbg !284                           ; [debug line = 9:3]
}

; [#uses=1]
define internal fastcc i36 @mix_AddDSP(i18 signext %a, i18 signext %b, i18 signext %c) nounwind uwtable {
  call void @llvm.dbg.value(metadata !{i18 %a}, i64 0, metadata !285), !dbg !286 ; [debug line = 13:24] [debug variable = a]
  call void @llvm.dbg.value(metadata !{i18 %b}, i64 0, metadata !287), !dbg !288 ; [debug line = 13:33] [debug variable = b]
  call void @llvm.dbg.value(metadata !{i18 %c}, i64 0, metadata !289), !dbg !290 ; [debug line = 13:42] [debug variable = c]
  %tmp = sext i18 %a to i19, !dbg !291            ; [#uses=1 type=i19] [debug line = 16:20]
  %tmp.16 = sext i18 %b to i19, !dbg !291         ; [#uses=1 type=i19] [debug line = 16:20]
  %tmp.17 = add i19 %tmp.16, %tmp, !dbg !291      ; [#uses=1 type=i19] [debug line = 16:20]
  call void @llvm.dbg.value(metadata !{i19 %tmp.17}, i64 0, metadata !293), !dbg !291 ; [debug line = 16:20] [debug variable = tmp]
  %m = call fastcc i37 @mult(i18 signext %c, i19 signext %tmp.17), !dbg !294 ; [#uses=1 type=i37] [debug line = 17:13]
  call void @llvm.dbg.value(metadata !{i37 %m}, i64 0, metadata !295), !dbg !294 ; [debug line = 17:13] [debug variable = m]
  %tmp.18 = trunc i37 %m to i36, !dbg !296        ; [#uses=1 type=i36] [debug line = 18:3]
  ret i36 %tmp.18, !dbg !296                      ; [debug line = 18:3]
}

; [#uses=1]
define internal fastcc void @mixer(i16 zeroext %freq, i18 signext %Din, i18* %Dout_I, i18* %Dout_Q) nounwind uwtable {
  %cosine = alloca i16, align 2                   ; [#uses=3 type=i16*]
  %sine = alloca i16, align 2                     ; [#uses=3 type=i16*]
  call void @llvm.dbg.value(metadata !{i16 %freq}, i64 0, metadata !297), !dbg !298 ; [debug line = 22:9] [debug variable = freq]
  call void @llvm.dbg.value(metadata !{i18 %Din}, i64 0, metadata !299), !dbg !300 ; [debug line = 23:14] [debug variable = Din]
  call void @llvm.dbg.value(metadata !{i18* %Dout_I}, i64 0, metadata !301), !dbg !302 ; [debug line = 24:15] [debug variable = Dout_I]
  call void @llvm.dbg.value(metadata !{i18* %Dout_Q}, i64 0, metadata !303), !dbg !304 ; [debug line = 25:15] [debug variable = Dout_Q]
  call void @llvm.dbg.declare(metadata !{i16* %cosine}, metadata !305), !dbg !309 ; [debug line = 29:9] [debug variable = cosine]
  call void @llvm.dbg.declare(metadata !{i16* %sine}, metadata !310), !dbg !311 ; [debug line = 29:17] [debug variable = sine]
  %i.1.load = load i3* @i.1, align 1, !dbg !312   ; [#uses=2 type=i3] [debug line = 37:20]
  %inc = add i3 %i.1.load, 1, !dbg !312           ; [#uses=1 type=i3] [debug line = 37:20]
  call void @llvm.dbg.value(metadata !{i3 %inc}, i64 0, metadata !313), !dbg !312 ; [debug line = 37:20] [debug variable = inc]
  %valid_in = icmp ult i3 %i.1.load, 2, !dbg !314 ; [#uses=3 type=i1] [debug line = 38:25]
  call void @llvm.dbg.value(metadata !{i1 %valid_in}, i64 0, metadata !315), !dbg !314 ; [debug line = 38:25] [debug variable = valid_in]
  %init.1.load = load i1* @init.1, align 1, !dbg !316 ; [#uses=1 type=i1] [debug line = 39:35]
  %freq.assign = select i1 %init.1.load, i16 0, i16 %freq, !dbg !316 ; [#uses=1 type=i16] [debug line = 39:35]
  call void @llvm.dbg.value(metadata !{i16 %freq.assign}, i64 0, metadata !297), !dbg !316 ; [debug line = 39:35] [debug variable = freq]
  call void @llvm.dbg.value(metadata !{i16 %freq.assign}, i64 0, metadata !317), !dbg !316 ; [debug line = 39:35] [debug variable = freq_dds]
  %ch.1.load = load i1* @ch.1, align 1, !dbg !318 ; [#uses=1 type=i1] [debug line = 45:3]
  %brmerge.demorgan = and i1 %ch.1.load, %valid_in, !dbg !318 ; [#uses=1 type=i1] [debug line = 45:3]
  br i1 %brmerge.demorgan, label %1, label %2, !dbg !318 ; [debug line = 45:3]

; <label>:1                                       ; preds = %0
  %index.load = load i4* @index, align 1, !dbg !319 ; [#uses=1 type=i4] [debug line = 46:5]
  %tmp = zext i4 %index.load to i64, !dbg !319    ; [#uses=1 type=i64] [debug line = 46:5]
  %DI_cache.addr = getelementptr inbounds [16 x i18]* @DI_cache, i64 0, i64 %tmp, !dbg !319 ; [#uses=1 type=i18*] [debug line = 46:5]
  store i18 %Din, i18* %DI_cache.addr, align 4, !dbg !319 ; [debug line = 46:5]
  br label %5, !dbg !321                          ; [debug line = 47:3]

; <label>:2                                       ; preds = %0
  br i1 %valid_in, label %3, label %._crit_edge, !dbg !322 ; [debug line = 48:8]

; <label>:3                                       ; preds = %2
  call fastcc void @dds(i16 zeroext %freq.assign, i16* %sine, i16* %cosine), !dbg !323 ; [debug line = 49:5]
  %index.load.1 = load i4* @index, align 1, !dbg !325 ; [#uses=1 type=i4] [debug line = 50:5]
  %tmp.19 = zext i4 %index.load.1 to i64, !dbg !325 ; [#uses=1 type=i64] [debug line = 50:5]
  %DI_cache.addr.1 = getelementptr inbounds [16 x i18]* @DI_cache, i64 0, i64 %tmp.19, !dbg !325 ; [#uses=1 type=i18*] [debug line = 50:5]
  %Din_re = load i18* %DI_cache.addr.1, align 4, !dbg !325 ; [#uses=3 type=i18] [debug line = 50:5]
  call void (...)* @_ssdm_SpecKeepArrayLoad(i18 %Din_re) nounwind
  call void @llvm.dbg.value(metadata !{i18 %Din_re}, i64 0, metadata !326), !dbg !325 ; [debug line = 50:5] [debug variable = Din_re]
  call void @llvm.dbg.value(metadata !{i16* %sine}, i64 0, metadata !310), !dbg !327 ; [debug line = 58:17] [debug variable = sine]
  call void @llvm.dbg.value(metadata !{i16* %sine}, i64 0, metadata !310), !dbg !327 ; [debug line = 58:17] [debug variable = sine]
  call void @llvm.dbg.value(metadata !{i16* %sine}, i64 0, metadata !310), !dbg !327 ; [debug line = 58:17] [debug variable = sine]
  call void @llvm.dbg.value(metadata !{i16* %sine}, i64 0, metadata !310), !dbg !327 ; [debug line = 58:17] [debug variable = sine]
  call void @llvm.dbg.value(metadata !{i16* %sine}, i64 0, metadata !310), !dbg !327 ; [debug line = 58:17] [debug variable = sine]
  call void @llvm.dbg.value(metadata !{i16* %sine}, i64 0, metadata !310), !dbg !327 ; [debug line = 58:17] [debug variable = sine]
  call void @llvm.dbg.value(metadata !{i16* %sine}, i64 0, metadata !310), !dbg !327 ; [debug line = 58:17] [debug variable = sine]
  call void @llvm.dbg.value(metadata !{i16* %sine}, i64 0, metadata !310), !dbg !327 ; [debug line = 58:17] [debug variable = sine]
  call void @llvm.dbg.value(metadata !{i16* %sine}, i64 0, metadata !310), !dbg !327 ; [debug line = 58:17] [debug variable = sine]
  call void @llvm.dbg.value(metadata !{i16* %sine}, i64 0, metadata !310), !dbg !327 ; [debug line = 58:17] [debug variable = sine]
  call void @llvm.dbg.value(metadata !{i16* %sine}, i64 0, metadata !310), !dbg !327 ; [debug line = 58:17] [debug variable = sine]
  %sine.load = load i16* %sine, align 2, !dbg !327 ; [#uses=1 type=i16] [debug line = 58:17]
  %tmp.20 = sext i16 %sine.load to i18, !dbg !327 ; [#uses=1 type=i18] [debug line = 58:17]
  call void @llvm.dbg.value(metadata !{i16* %cosine}, i64 0, metadata !305), !dbg !327 ; [debug line = 58:17] [debug variable = cosine]
  call void @llvm.dbg.value(metadata !{i16* %cosine}, i64 0, metadata !305), !dbg !327 ; [debug line = 58:17] [debug variable = cosine]
  call void @llvm.dbg.value(metadata !{i16* %cosine}, i64 0, metadata !305), !dbg !327 ; [debug line = 58:17] [debug variable = cosine]
  call void @llvm.dbg.value(metadata !{i16* %cosine}, i64 0, metadata !305), !dbg !327 ; [debug line = 58:17] [debug variable = cosine]
  call void @llvm.dbg.value(metadata !{i16* %cosine}, i64 0, metadata !305), !dbg !327 ; [debug line = 58:17] [debug variable = cosine]
  call void @llvm.dbg.value(metadata !{i16* %cosine}, i64 0, metadata !305), !dbg !327 ; [debug line = 58:17] [debug variable = cosine]
  call void @llvm.dbg.value(metadata !{i16* %cosine}, i64 0, metadata !305), !dbg !327 ; [debug line = 58:17] [debug variable = cosine]
  call void @llvm.dbg.value(metadata !{i16* %cosine}, i64 0, metadata !305), !dbg !327 ; [debug line = 58:17] [debug variable = cosine]
  call void @llvm.dbg.value(metadata !{i16* %cosine}, i64 0, metadata !305), !dbg !327 ; [debug line = 58:17] [debug variable = cosine]
  call void @llvm.dbg.value(metadata !{i16* %cosine}, i64 0, metadata !305), !dbg !327 ; [debug line = 58:17] [debug variable = cosine]
  call void @llvm.dbg.value(metadata !{i16* %cosine}, i64 0, metadata !305), !dbg !327 ; [debug line = 58:17] [debug variable = cosine]
  %cosine.load = load i16* %cosine, align 2, !dbg !327 ; [#uses=1 type=i16] [debug line = 58:17]
  %tmp.21 = sext i16 %cosine.load to i18, !dbg !327 ; [#uses=1 type=i18] [debug line = 58:17]
  %tmp.22 = call fastcc i37 @mix_SubDSP(i18 signext %tmp.20, i18 signext %tmp.21, i18 signext %Din), !dbg !327 ; [#uses=1 type=i37] [debug line = 58:17]
  %tmp23 = trunc i37 %tmp.22 to i34, !dbg !327    ; [#uses=2 type=i34] [debug line = 58:17]
  call void @llvm.dbg.value(metadata !{i34 %tmp23}, i64 0, metadata !328), !dbg !327 ; [debug line = 58:17] [debug variable = tmp]
  %tmp.24 = zext i34 %tmp23 to i37, !dbg !331     ; [#uses=1 type=i37] [debug line = 59:5]
  call void @llvm.dbg.value(metadata !{i16* %sine}, i64 0, metadata !310), !dbg !332 ; [debug line = 59:22] [debug variable = sine]
  call void @llvm.dbg.value(metadata !{i16* %sine}, i64 0, metadata !310), !dbg !332 ; [debug line = 59:22] [debug variable = sine]
  call void @llvm.dbg.value(metadata !{i16* %sine}, i64 0, metadata !310), !dbg !332 ; [debug line = 59:22] [debug variable = sine]
  call void @llvm.dbg.value(metadata !{i16* %sine}, i64 0, metadata !310), !dbg !332 ; [debug line = 59:22] [debug variable = sine]
  call void @llvm.dbg.value(metadata !{i16* %sine}, i64 0, metadata !310), !dbg !332 ; [debug line = 59:22] [debug variable = sine]
  call void @llvm.dbg.value(metadata !{i16* %sine}, i64 0, metadata !310), !dbg !332 ; [debug line = 59:22] [debug variable = sine]
  call void @llvm.dbg.value(metadata !{i16* %sine}, i64 0, metadata !310), !dbg !332 ; [debug line = 59:22] [debug variable = sine]
  call void @llvm.dbg.value(metadata !{i16* %sine}, i64 0, metadata !310), !dbg !332 ; [debug line = 59:22] [debug variable = sine]
  call void @llvm.dbg.value(metadata !{i16* %sine}, i64 0, metadata !310), !dbg !332 ; [debug line = 59:22] [debug variable = sine]
  call void @llvm.dbg.value(metadata !{i16* %sine}, i64 0, metadata !310), !dbg !332 ; [debug line = 59:22] [debug variable = sine]
  call void @llvm.dbg.value(metadata !{i16* %sine}, i64 0, metadata !310), !dbg !332 ; [debug line = 59:22] [debug variable = sine]
  %sine.load.1 = load i16* %sine, align 2, !dbg !332 ; [#uses=1 type=i16] [debug line = 59:22]
  %tmp.25 = sext i16 %sine.load.1 to i18, !dbg !332 ; [#uses=1 type=i18] [debug line = 59:22]
  %tmp.26 = call fastcc i37 @mix_SubDSP(i18 signext %Din_re, i18 signext %Din, i18 signext %tmp.25), !dbg !332 ; [#uses=1 type=i37] [debug line = 59:22]
  %tmp.27 = add nsw i37 %tmp.26, %tmp.24, !dbg !332 ; [#uses=1 type=i37] [debug line = 59:22]
  %tmp.28 = lshr i37 %tmp.27, 14, !dbg !332       ; [#uses=1 type=i37] [debug line = 59:22]
  %tmp.29 = trunc i37 %tmp.28 to i18, !dbg !332   ; [#uses=1 type=i18] [debug line = 59:22]
  store i18 %tmp.29, i18* %Dout_I, align 4, !dbg !332 ; [debug line = 59:22]
  %tmp.30 = zext i34 %tmp23 to i36, !dbg !333     ; [#uses=1 type=i36] [debug line = 60:5]
  call void @llvm.dbg.value(metadata !{i16* %cosine}, i64 0, metadata !305), !dbg !334 ; [debug line = 60:22] [debug variable = cosine]
  call void @llvm.dbg.value(metadata !{i16* %cosine}, i64 0, metadata !305), !dbg !334 ; [debug line = 60:22] [debug variable = cosine]
  call void @llvm.dbg.value(metadata !{i16* %cosine}, i64 0, metadata !305), !dbg !334 ; [debug line = 60:22] [debug variable = cosine]
  call void @llvm.dbg.value(metadata !{i16* %cosine}, i64 0, metadata !305), !dbg !334 ; [debug line = 60:22] [debug variable = cosine]
  call void @llvm.dbg.value(metadata !{i16* %cosine}, i64 0, metadata !305), !dbg !334 ; [debug line = 60:22] [debug variable = cosine]
  call void @llvm.dbg.value(metadata !{i16* %cosine}, i64 0, metadata !305), !dbg !334 ; [debug line = 60:22] [debug variable = cosine]
  call void @llvm.dbg.value(metadata !{i16* %cosine}, i64 0, metadata !305), !dbg !334 ; [debug line = 60:22] [debug variable = cosine]
  call void @llvm.dbg.value(metadata !{i16* %cosine}, i64 0, metadata !305), !dbg !334 ; [debug line = 60:22] [debug variable = cosine]
  call void @llvm.dbg.value(metadata !{i16* %cosine}, i64 0, metadata !305), !dbg !334 ; [debug line = 60:22] [debug variable = cosine]
  call void @llvm.dbg.value(metadata !{i16* %cosine}, i64 0, metadata !305), !dbg !334 ; [debug line = 60:22] [debug variable = cosine]
  call void @llvm.dbg.value(metadata !{i16* %cosine}, i64 0, metadata !305), !dbg !334 ; [debug line = 60:22] [debug variable = cosine]
  %cosine.load.1 = load i16* %cosine, align 2, !dbg !334 ; [#uses=1 type=i16] [debug line = 60:22]
  %tmp.31 = sext i16 %cosine.load.1 to i18, !dbg !334 ; [#uses=1 type=i18] [debug line = 60:22]
  %tmp.32 = call fastcc i36 @mix_AddDSP(i18 signext %Din_re, i18 signext %Din, i18 signext %tmp.31), !dbg !334 ; [#uses=1 type=i36] [debug line = 60:22]
  %tmp.33 = add nsw i36 %tmp.32, %tmp.30, !dbg !334 ; [#uses=1 type=i36] [debug line = 60:22]
  %tmp.34 = lshr i36 %tmp.33, 14, !dbg !334       ; [#uses=1 type=i36] [debug line = 60:22]
  %tmp.35 = trunc i36 %tmp.34 to i18, !dbg !334   ; [#uses=1 type=i18] [debug line = 60:22]
  store i18 %tmp.35, i18* %Dout_Q, align 4, !dbg !334 ; [debug line = 60:22]
  %index.load.2 = load i4* @index, align 1, !dbg !335 ; [#uses=1 type=i4] [debug line = 62:5]
  %tmp.36 = icmp eq i4 %index.load.2, -1, !dbg !335 ; [#uses=1 type=i1] [debug line = 62:5]
  br i1 %tmp.36, label %4, label %._crit_edge2, !dbg !335 ; [debug line = 62:5]

; <label>:4                                       ; preds = %3
  store i1 false, i1* @init.1, align 1, !dbg !336 ; [debug line = 64:7]
  br label %._crit_edge2, !dbg !338               ; [debug line = 65:5]

._crit_edge2:                                     ; preds = %4, %3
  br label %._crit_edge, !dbg !339                ; [debug line = 66:3]

._crit_edge:                                      ; preds = %._crit_edge2, %2
  br label %5

; <label>:5                                       ; preds = %._crit_edge, %1
  %index.load.3 = load i4* @index, align 1, !dbg !340 ; [#uses=2 type=i4] [debug line = 68:3]
  %tmp.37 = icmp eq i4 %index.load.3, -1, !dbg !340 ; [#uses=1 type=i1] [debug line = 68:3]
  br i1 %tmp.37, label %6, label %._crit_edge3, !dbg !340 ; [debug line = 68:3]

; <label>:6                                       ; preds = %5
  %ch.1.load.1 = load i1* @ch.1, align 1, !dbg !341 ; [#uses=1 type=i1] [debug line = 68:19]
  %tmp.38 = xor i1 %ch.1.load.1, true, !dbg !341  ; [#uses=1 type=i1] [debug line = 68:19]
  store i1 %tmp.38, i1* @ch.1, align 1, !dbg !341 ; [debug line = 68:19]
  br label %._crit_edge3, !dbg !343               ; [debug line = 68:29]

._crit_edge3:                                     ; preds = %6, %5
  br i1 %valid_in, label %7, label %._crit_edge4, !dbg !344 ; [debug line = 69:3]

; <label>:7                                       ; preds = %._crit_edge3
  %tmp.39 = add i4 %index.load.3, 1, !dbg !345    ; [#uses=1 type=i4] [debug line = 69:17]
  store i4 %tmp.39, i4* @index, align 1, !dbg !345 ; [debug line = 69:17]
  br label %._crit_edge4, !dbg !345               ; [debug line = 69:17]

._crit_edge4:                                     ; preds = %7, %._crit_edge3
  %i.1.load.1 = load i3* @i.1, align 1, !dbg !346 ; [#uses=1 type=i3] [debug line = 70:3]
  %tmp.40 = icmp eq i3 %i.1.load.1, -3, !dbg !346 ; [#uses=1 type=i1] [debug line = 70:3]
  %inc.2 = select i1 %tmp.40, i3 0, i3 %inc, !dbg !346 ; [#uses=1 type=i3] [debug line = 70:3]
  call void @llvm.dbg.value(metadata !{i3 %inc.2}, i64 0, metadata !313), !dbg !346 ; [debug line = 70:3] [debug variable = inc]
  store i3 %inc.2, i3* @i.1, align 1, !dbg !346   ; [debug line = 70:3]
  ret void, !dbg !347                             ; [debug line = 71:1]
}

; [#uses=2]
define internal fastcc i37 @mult(i18 signext %c, i19 signext %d) nounwind uwtable {
  call void @llvm.dbg.value(metadata !{i18 %c}, i64 0, metadata !348), !dbg !349 ; [debug line = 4:9] [debug variable = c]
  call void @llvm.dbg.value(metadata !{i19 %d}, i64 0, metadata !350), !dbg !351 ; [debug line = 5:9] [debug variable = d]
  %tmp = sext i18 %c to i37, !dbg !352            ; [#uses=1 type=i37] [debug line = 7:40]
  %tmp.42 = sext i19 %d to i37, !dbg !352         ; [#uses=1 type=i37] [debug line = 7:40]
  %m = mul nsw i37 %tmp.42, %tmp, !dbg !352       ; [#uses=1 type=i37] [debug line = 7:40]
  call void @llvm.dbg.value(metadata !{i37 %m}, i64 0, metadata !354), !dbg !352 ; [debug line = 7:40] [debug variable = m]
  ret i37 %m, !dbg !355                           ; [debug line = 8:5]
}

; [#uses=1]
define internal fastcc i38 @srrc_mac(i18 signext %c, i18 signext %d, i40 %s) nounwind uwtable {
  call void @llvm.dbg.value(metadata !{i18 %c}, i64 0, metadata !356), !dbg !357 ; [debug line = 12:9] [debug variable = c]
  call void @llvm.dbg.value(metadata !{i18 %d}, i64 0, metadata !358), !dbg !359 ; [debug line = 13:9] [debug variable = d]
  call void @llvm.dbg.value(metadata !{i40 %s}, i64 0, metadata !360), !dbg !361 ; [debug line = 14:9] [debug variable = s]
  %tmp = sext i18 %c to i36, !dbg !362            ; [#uses=1 type=i36] [debug line = 16:40]
  %tmp.43 = sext i18 %d to i36, !dbg !362         ; [#uses=1 type=i36] [debug line = 16:40]
  %m = mul nsw i36 %tmp.43, %tmp, !dbg !362       ; [#uses=1 type=i36] [debug line = 16:40]
  call void @llvm.dbg.value(metadata !{i36 %m}, i64 0, metadata !364), !dbg !362 ; [debug line = 16:40] [debug variable = m]
  %tmp.44 = sext i36 %m to i38, !dbg !366         ; [#uses=1 type=i38] [debug line = 17:22]
  %tmp.45 = trunc i40 %s to i38, !dbg !366        ; [#uses=1 type=i38] [debug line = 17:22]
  %tmp.46 = add i38 %tmp.44, %tmp.45, !dbg !367   ; [#uses=1 type=i38] [debug line = 18:5]
  ret i38 %tmp.46, !dbg !367                      ; [debug line = 18:5]
}

; [#uses=1]
define internal fastcc i38 @mac1(i18 signext %c, i18 signext %d, i38 %s) nounwind uwtable {
  call void @llvm.dbg.value(metadata !{i18 %c}, i64 0, metadata !368), !dbg !369 ; [debug line = 22:15] [debug variable = c]
  call void @llvm.dbg.value(metadata !{i18 %d}, i64 0, metadata !370), !dbg !371 ; [debug line = 23:15] [debug variable = d]
  call void @llvm.dbg.value(metadata !{i38 %s}, i64 0, metadata !372), !dbg !373 ; [debug line = 24:14] [debug variable = s]
  %tmp = sext i18 %c to i36, !dbg !374            ; [#uses=1 type=i36] [debug line = 26:40]
  %tmp.47 = sext i18 %d to i36, !dbg !374         ; [#uses=1 type=i36] [debug line = 26:40]
  %m = mul nsw i36 %tmp.47, %tmp, !dbg !374       ; [#uses=1 type=i36] [debug line = 26:40]
  call void @llvm.dbg.value(metadata !{i36 %m}, i64 0, metadata !376), !dbg !374 ; [debug line = 26:40] [debug variable = m]
  %tmp.48 = sext i36 %m to i38, !dbg !377         ; [#uses=1 type=i38] [debug line = 27:27]
  %sum = add nsw i38 %tmp.48, %s, !dbg !377       ; [#uses=1 type=i38] [debug line = 27:27]
  call void @llvm.dbg.value(metadata !{i38 %sum}, i64 0, metadata !378), !dbg !377 ; [debug line = 27:27] [debug variable = sum]
  ret i38 %sum, !dbg !379                         ; [debug line = 28:5]
}

; [#uses=1]
define internal fastcc i38 @mac2(i18 signext %c, i18 signext %d, i38 %s) nounwind uwtable {
  call void @llvm.dbg.value(metadata !{i18 %c}, i64 0, metadata !380), !dbg !381 ; [debug line = 32:15] [debug variable = c]
  call void @llvm.dbg.value(metadata !{i18 %d}, i64 0, metadata !382), !dbg !383 ; [debug line = 33:15] [debug variable = d]
  call void @llvm.dbg.value(metadata !{i38 %s}, i64 0, metadata !384), !dbg !385 ; [debug line = 34:14] [debug variable = s]
  %tmp = sext i18 %c to i36, !dbg !386            ; [#uses=1 type=i36] [debug line = 36:40]
  %tmp.49 = sext i18 %d to i36, !dbg !386         ; [#uses=1 type=i36] [debug line = 36:40]
  %m = mul nsw i36 %tmp.49, %tmp, !dbg !386       ; [#uses=1 type=i36] [debug line = 36:40]
  call void @llvm.dbg.value(metadata !{i36 %m}, i64 0, metadata !388), !dbg !386 ; [debug line = 36:40] [debug variable = m]
  %tmp.50 = sext i36 %m to i38, !dbg !389         ; [#uses=1 type=i38] [debug line = 37:27]
  %sum = add nsw i38 %tmp.50, %s, !dbg !389       ; [#uses=1 type=i38] [debug line = 37:27]
  call void @llvm.dbg.value(metadata !{i38 %sum}, i64 0, metadata !390), !dbg !389 ; [debug line = 37:27] [debug variable = sum]
  ret i38 %sum, !dbg !391                         ; [debug line = 38:5]
}

; [#uses=2]
define internal fastcc i48 @mac(i18 signext %c, i18 signext %d, i48 %s) nounwind uwtable {
  call void @llvm.dbg.value(metadata !{i18 %c}, i64 0, metadata !392), !dbg !393 ; [debug line = 42:9] [debug variable = c]
  call void @llvm.dbg.value(metadata !{i18 %d}, i64 0, metadata !394), !dbg !395 ; [debug line = 43:9] [debug variable = d]
  call void @llvm.dbg.value(metadata !{i48 %s}, i64 0, metadata !396), !dbg !397 ; [debug line = 44:9] [debug variable = s]
  %tmp = sext i18 %c to i36, !dbg !398            ; [#uses=1 type=i36] [debug line = 46:40]
  %tmp.51 = sext i18 %d to i36, !dbg !398         ; [#uses=1 type=i36] [debug line = 46:40]
  %m = mul nsw i36 %tmp.51, %tmp, !dbg !398       ; [#uses=1 type=i36] [debug line = 46:40]
  call void @llvm.dbg.value(metadata !{i36 %m}, i64 0, metadata !400), !dbg !398 ; [debug line = 46:40] [debug variable = m]
  %tmp.52 = sext i36 %m to i48, !dbg !401         ; [#uses=1 type=i48] [debug line = 47:5]
  %tmp.53 = add nsw i48 %tmp.52, %s, !dbg !401    ; [#uses=1 type=i48] [debug line = 47:5]
  ret i48 %tmp.53, !dbg !401                      ; [debug line = 47:5]
}

; [#uses=1]
define internal fastcc void @imf3(i18* %y, i18 signext %x) nounwind uwtable {
  call void @llvm.dbg.value(metadata !{i18* %y}, i64 0, metadata !402), !dbg !403 ; [debug line = 4:16] [debug variable = y]
  call void @llvm.dbg.value(metadata !{i18 %x}, i64 0, metadata !404), !dbg !405 ; [debug line = 5:15] [debug variable = x]
  %i.2.load = load i6* @i.2, align 1, !dbg !406   ; [#uses=4 type=i6] [debug line = 25:3]
  %tmp = icmp eq i6 %i.2.load, 0, !dbg !406       ; [#uses=1 type=i1] [debug line = 25:3]
  br i1 %tmp, label %1, label %._crit_edge, !dbg !406 ; [debug line = 25:3]

; <label>:1                                       ; preds = %0
  store i18 %x, i18* @in.1, align 4, !dbg !408    ; [debug line = 26:5]
  br label %._crit_edge, !dbg !410                ; [debug line = 27:3]

._crit_edge:                                      ; preds = %1, %0
  %inc = add i6 %i.2.load, 1, !dbg !411           ; [#uses=3 type=i6] [debug line = 28:18]
  call void @llvm.dbg.value(metadata !{i6 %inc}, i64 0, metadata !412), !dbg !411 ; [debug line = 28:18] [debug variable = inc]
  %__Val2__ = load i6* @j, align 1, !dbg !413     ; [#uses=1 type=i6] [debug line = 30:36]
  call void @llvm.dbg.value(metadata !{i6 %__Val2__}, i64 0, metadata !415), !dbg !413 ; [debug line = 30:36] [debug variable = __Val2__]
  %__Result__ = call i6 @llvm.part.select.i6(i6 %__Val2__, i32 3, i32 3), !dbg !416 ; [#uses=1 type=i6] [debug line = 30:64]
  call void @llvm.dbg.value(metadata !{i6 %__Result__}, i64 0, metadata !417), !dbg !416 ; [debug line = 30:64] [debug variable = __Result__]
  %ch = icmp ne i6 %__Result__, 0, !dbg !416      ; [#uses=3 type=i1] [debug line = 30:64]
  call void @llvm.dbg.value(metadata !{i1 %ch}, i64 0, metadata !418), !dbg !419 ; [debug line = 30:153] [debug variable = ch]
  %tmp.56 = zext i6 %i.2.load to i64, !dbg !420   ; [#uses=1 type=i64] [debug line = 32:12]
  %c.1.addr = getelementptr inbounds [6 x [2 x i18]]* @c.1, i64 0, i64 %tmp.56, i64 0, !dbg !420 ; [#uses=1 type=i18*] [debug line = 32:12]
  %c.1.load = load i18* %c.1.addr, align 8, !dbg !420 ; [#uses=2 type=i18] [debug line = 32:12]
  call void (...)* @_ssdm_SpecKeepArrayLoad(i18 %c.1.load) nounwind
  %in.1.load = load i18* @in.1, align 4, !dbg !420 ; [#uses=1 type=i18] [debug line = 32:12]
  %init.2.load = load i1* @init.2, align 1, !dbg !420 ; [#uses=1 type=i1] [debug line = 32:12]
  %tmp.57 = icmp eq i6 %i.2.load, 5, !dbg !420    ; [#uses=1 type=i1] [debug line = 32:12]
  %or.cond = or i1 %init.2.load, %tmp.57, !dbg !420 ; [#uses=1 type=i1] [debug line = 32:12]
  br i1 %or.cond, label %._crit_edge6, label %2, !dbg !420 ; [debug line = 32:12]

; <label>:2                                       ; preds = %._crit_edge
  %tmp.58 = zext i1 %ch to i64, !dbg !420         ; [#uses=1 type=i64] [debug line = 32:12]
  %tmp.59 = zext i6 %inc to i64, !dbg !420        ; [#uses=1 type=i64] [debug line = 32:12]
  %shift_reg_p0.addr = getelementptr inbounds [6 x [2 x i38]]* @shift_reg_p0, i64 0, i64 %tmp.59, i64 %tmp.58, !dbg !420 ; [#uses=1 type=i38*] [debug line = 32:12]
  %shift_reg_p0.load = load i38* %shift_reg_p0.addr, align 8, !dbg !420 ; [#uses=2 type=i38] [debug line = 32:12]
  call void (...)* @_ssdm_SpecKeepArrayLoad(i38 %shift_reg_p0.load) nounwind
  br label %._crit_edge6, !dbg !420               ; [debug line = 32:12]

._crit_edge6:                                     ; preds = %2, %._crit_edge
  %tmp.60 = phi i38 [ %shift_reg_p0.load, %2 ], [ 0, %._crit_edge ], !dbg !420 ; [#uses=1 type=i38] [debug line = 32:12]
  %tmp.61 = sext i38 %tmp.60 to i48, !dbg !420    ; [#uses=1 type=i48] [debug line = 32:12]
  %tmp.62 = call fastcc i48 @mac(i18 signext %c.1.load, i18 signext %in.1.load, i48 %tmp.61), !dbg !420 ; [#uses=1 type=i48] [debug line = 32:12]
  %acc0 = trunc i48 %tmp.62 to i38, !dbg !420     ; [#uses=2 type=i38] [debug line = 32:12]
  call void @llvm.dbg.value(metadata !{i38 %acc0}, i64 0, metadata !421), !dbg !420 ; [debug line = 32:12] [debug variable = acc0]
  %i.2.load.1 = load i6* @i.2, align 1, !dbg !422 ; [#uses=2 type=i6] [debug line = 33:12]
  %tmp.63 = zext i6 %i.2.load.1 to i64, !dbg !422 ; [#uses=1 type=i64] [debug line = 33:12]
  %c.1.addr.1 = getelementptr inbounds [6 x [2 x i18]]* @c.1, i64 0, i64 %tmp.63, i64 1, !dbg !422 ; [#uses=1 type=i18*] [debug line = 33:12]
  %c.1.load.1 = load i18* %c.1.addr.1, align 4, !dbg !422 ; [#uses=2 type=i18] [debug line = 33:12]
  call void (...)* @_ssdm_SpecKeepArrayLoad(i18 %c.1.load.1) nounwind
  %in.1.load.1 = load i18* @in.1, align 4, !dbg !422 ; [#uses=1 type=i18] [debug line = 33:12]
  %init.2.load.1 = load i1* @init.2, align 1, !dbg !422 ; [#uses=1 type=i1] [debug line = 33:12]
  %tmp.64 = icmp eq i6 %i.2.load.1, 5, !dbg !422  ; [#uses=1 type=i1] [debug line = 33:12]
  %or.cond3 = or i1 %init.2.load.1, %tmp.64, !dbg !422 ; [#uses=1 type=i1] [debug line = 33:12]
  br i1 %or.cond3, label %._crit_edge7, label %3, !dbg !422 ; [debug line = 33:12]

; <label>:3                                       ; preds = %._crit_edge6
  %tmp.65 = zext i1 %ch to i64, !dbg !422         ; [#uses=1 type=i64] [debug line = 33:12]
  %tmp.66 = zext i6 %inc to i64, !dbg !422        ; [#uses=1 type=i64] [debug line = 33:12]
  %shift_reg_p1.addr = getelementptr inbounds [6 x [2 x i38]]* @shift_reg_p1, i64 0, i64 %tmp.66, i64 %tmp.65, !dbg !422 ; [#uses=1 type=i38*] [debug line = 33:12]
  %shift_reg_p1.load = load i38* %shift_reg_p1.addr, align 8, !dbg !422 ; [#uses=2 type=i38] [debug line = 33:12]
  call void (...)* @_ssdm_SpecKeepArrayLoad(i38 %shift_reg_p1.load) nounwind
  br label %._crit_edge7, !dbg !422               ; [debug line = 33:12]

._crit_edge7:                                     ; preds = %3, %._crit_edge6
  %tmp.67 = phi i38 [ %shift_reg_p1.load, %3 ], [ 0, %._crit_edge6 ], !dbg !422 ; [#uses=1 type=i38] [debug line = 33:12]
  %tmp.68 = sext i38 %tmp.67 to i48, !dbg !422    ; [#uses=1 type=i48] [debug line = 33:12]
  %tmp.69 = call fastcc i48 @mac(i18 signext %c.1.load.1, i18 signext %in.1.load.1, i48 %tmp.68), !dbg !422 ; [#uses=1 type=i48] [debug line = 33:12]
  %acc1 = trunc i48 %tmp.69 to i38, !dbg !422     ; [#uses=2 type=i38] [debug line = 33:12]
  call void @llvm.dbg.value(metadata !{i38 %acc1}, i64 0, metadata !423), !dbg !422 ; [debug line = 33:12] [debug variable = acc1]
  %tmp.70 = zext i1 %ch to i64, !dbg !424         ; [#uses=2 type=i64] [debug line = 35:5]
  %i.2.load.2 = load i6* @i.2, align 1, !dbg !424 ; [#uses=3 type=i6] [debug line = 35:5]
  %tmp.71 = zext i6 %i.2.load.2 to i64, !dbg !424 ; [#uses=2 type=i64] [debug line = 35:5]
  %shift_reg_p0.addr.1 = getelementptr inbounds [6 x [2 x i38]]* @shift_reg_p0, i64 0, i64 %tmp.71, i64 %tmp.70, !dbg !424 ; [#uses=1 type=i38*] [debug line = 35:5]
  store i38 %acc0, i38* %shift_reg_p0.addr.1, align 8, !dbg !424 ; [debug line = 35:5]
  %shift_reg_p1.addr.1 = getelementptr inbounds [6 x [2 x i38]]* @shift_reg_p1, i64 0, i64 %tmp.71, i64 %tmp.70, !dbg !425 ; [#uses=1 type=i38*] [debug line = 36:5]
  store i38 %acc1, i38* %shift_reg_p1.addr.1, align 8, !dbg !425 ; [debug line = 36:5]
  %tmp.72 = icmp eq i6 %i.2.load.2, 0, !dbg !426  ; [#uses=1 type=i1] [debug line = 38:5]
  %acc0.1 = select i1 %tmp.72, i38 %acc0, i38 %acc1, !dbg !426 ; [#uses=1 type=i38] [debug line = 38:5]
  call void @llvm.dbg.value(metadata !{i38 %acc0.1}, i64 0, metadata !421), !dbg !426 ; [debug line = 38:5] [debug variable = acc0]
  %tmp.73 = lshr i38 %acc0.1, 17, !dbg !426       ; [#uses=1 type=i38] [debug line = 38:5]
  %tmp.74 = trunc i38 %tmp.73 to i18, !dbg !426   ; [#uses=1 type=i18] [debug line = 38:5]
  store i18 %tmp.74, i18* %y, align 4, !dbg !426  ; [debug line = 38:5]
  %tmp.75 = icmp eq i6 %i.2.load.2, 5, !dbg !427  ; [#uses=3 type=i1] [debug line = 39:5]
  %j.load = load i6* @j, align 1, !dbg !427       ; [#uses=2 type=i6] [debug line = 39:5]
  %tmp.76 = icmp eq i6 %j.load, 15, !dbg !427     ; [#uses=2 type=i1] [debug line = 39:5]
  %or.cond5 = and i1 %tmp.75, %tmp.76, !dbg !427  ; [#uses=1 type=i1] [debug line = 39:5]
  br i1 %or.cond5, label %4, label %._crit_edge8, !dbg !427 ; [debug line = 39:5]

; <label>:4                                       ; preds = %._crit_edge7
  store i1 false, i1* @init.2, align 1, !dbg !428 ; [debug line = 40:7]
  br label %._crit_edge8, !dbg !428               ; [debug line = 40:7]

._crit_edge8:                                     ; preds = %4, %._crit_edge7
  br i1 %tmp.75, label %._crit_edge10, label %._crit_edge9, !dbg !429 ; [debug line = 41:5]

._crit_edge10:                                    ; preds = %._crit_edge8
  %tmp.77 = add i6 %j.load, 1, !dbg !430          ; [#uses=1 type=i6] [debug line = 42:7]
  %tmp.78 = select i1 %tmp.76, i6 0, i6 %tmp.77, !dbg !430 ; [#uses=1 type=i6] [debug line = 42:7]
  store i6 %tmp.78, i6* @j, align 1, !dbg !430    ; [debug line = 42:7]
  br label %._crit_edge9, !dbg !430               ; [debug line = 42:7]

._crit_edge9:                                     ; preds = %._crit_edge10, %._crit_edge8
  %inc.3 = select i1 %tmp.75, i6 0, i6 %inc, !dbg !431 ; [#uses=1 type=i6] [debug line = 44:5]
  call void @llvm.dbg.value(metadata !{i6 %inc.3}, i64 0, metadata !412), !dbg !431 ; [debug line = 44:5] [debug variable = inc]
  store i6 %inc.3, i6* @i.2, align 1, !dbg !431   ; [debug line = 44:5]
  ret void, !dbg !432                             ; [debug line = 45:1]
}

; [#uses=1]
declare i6 @llvm.part.select.i6(i6, i32, i32) nounwind readnone

; [#uses=1]
define internal fastcc void @imf2(i18* %y, i18 signext %x) nounwind uwtable {
  call void @llvm.dbg.value(metadata !{i18* %y}, i64 0, metadata !433), !dbg !434 ; [debug line = 4:16] [debug variable = y]
  call void @llvm.dbg.value(metadata !{i18 %x}, i64 0, metadata !435), !dbg !436 ; [debug line = 5:15] [debug variable = x]
  %i.3.load = load i4* @i.3, align 1, !dbg !437   ; [#uses=4 type=i4] [debug line = 24:3]
  %tmp = icmp eq i4 %i.3.load, 0, !dbg !437       ; [#uses=1 type=i1] [debug line = 24:3]
  br i1 %tmp, label %1, label %._crit_edge, !dbg !437 ; [debug line = 24:3]

; <label>:1                                       ; preds = %0
  store i18 %x, i18* @in.2, align 4, !dbg !439    ; [debug line = 25:5]
  br label %._crit_edge, !dbg !441                ; [debug line = 26:3]

._crit_edge:                                      ; preds = %1, %0
  %inc = add i4 %i.3.load, 1, !dbg !442           ; [#uses=2 type=i4] [debug line = 27:18]
  call void @llvm.dbg.value(metadata !{i4 %inc}, i64 0, metadata !443), !dbg !442 ; [debug line = 27:18] [debug variable = inc]
  %tmp.81 = zext i4 %i.3.load to i64, !dbg !444   ; [#uses=1 type=i64] [debug line = 29:9]
  %c.2.addr = getelementptr inbounds [12 x i18]* @c.2, i64 0, i64 %tmp.81, !dbg !444 ; [#uses=1 type=i18*] [debug line = 29:9]
  %c.2.load = load i18* %c.2.addr, align 4, !dbg !444 ; [#uses=2 type=i18] [debug line = 29:9]
  call void (...)* @_ssdm_SpecKeepArrayLoad(i18 %c.2.load) nounwind
  %in.2.load = load i18* @in.2, align 4, !dbg !444 ; [#uses=1 type=i18] [debug line = 29:9]
  %init.3.load = load i1* @init.3, align 1, !dbg !444 ; [#uses=1 type=i1] [debug line = 29:9]
  br i1 %init.3.load, label %._crit_edge6, label %switch.early.test

switch.early.test:                                ; preds = %._crit_edge
  switch i4 %i.3.load, label %2 [
    i4 -5, label %._crit_edge6
    i4 5, label %._crit_edge6
  ], !dbg !444                                    ; [debug line = 29:9]

; <label>:2                                       ; preds = %switch.early.test
  %ch.2.load = load i1* @ch.2, align 1, !dbg !444 ; [#uses=1 type=i1] [debug line = 29:9]
  %tmp.82 = zext i1 %ch.2.load to i64, !dbg !444  ; [#uses=1 type=i64] [debug line = 29:9]
  %tmp.83 = zext i4 %inc to i64, !dbg !444        ; [#uses=1 type=i64] [debug line = 29:9]
  %shift_reg_p.1.addr = getelementptr inbounds [13 x [2 x i38]]* @shift_reg_p.1, i64 0, i64 %tmp.83, i64 %tmp.82, !dbg !444 ; [#uses=1 type=i38*] [debug line = 29:9]
  %shift_reg_p.1.load = load i38* %shift_reg_p.1.addr, align 8, !dbg !444 ; [#uses=2 type=i38] [debug line = 29:9]
  call void (...)* @_ssdm_SpecKeepArrayLoad(i38 %shift_reg_p.1.load) nounwind
  br label %._crit_edge6, !dbg !444               ; [debug line = 29:9]

._crit_edge6:                                     ; preds = %2, %switch.early.test, %switch.early.test, %._crit_edge
  %tmp.84 = phi i38 [ %shift_reg_p.1.load, %2 ], [ 0, %._crit_edge ], [ 0, %switch.early.test ], [ 0, %switch.early.test ], !dbg !444 ; [#uses=1 type=i38] [debug line = 29:9]
  %acc = call fastcc i38 @mac2(i18 signext %c.2.load, i18 signext %in.2.load, i38 %tmp.84), !dbg !444 ; [#uses=2 type=i38] [debug line = 29:9]
  call void @llvm.dbg.value(metadata !{i38 %acc}, i64 0, metadata !445), !dbg !444 ; [debug line = 29:9] [debug variable = acc]
  %ch.2.load.1 = load i1* @ch.2, align 1, !dbg !446 ; [#uses=3 type=i1] [debug line = 31:3]
  %tmp.85 = zext i1 %ch.2.load.1 to i64, !dbg !446 ; [#uses=1 type=i64] [debug line = 31:3]
  %i.3.load.1 = load i4* @i.3, align 1, !dbg !446 ; [#uses=3 type=i4] [debug line = 31:3]
  %tmp.86 = zext i4 %i.3.load.1 to i64, !dbg !446 ; [#uses=1 type=i64] [debug line = 31:3]
  %shift_reg_p.1.addr.1 = getelementptr inbounds [13 x [2 x i38]]* @shift_reg_p.1, i64 0, i64 %tmp.86, i64 %tmp.85, !dbg !446 ; [#uses=1 type=i38*] [debug line = 31:3]
  store i38 %acc, i38* %shift_reg_p.1.addr.1, align 8, !dbg !446 ; [debug line = 31:3]
  %tmp.87 = icmp eq i4 %i.3.load.1, -5, !dbg !447 ; [#uses=2 type=i1] [debug line = 32:3]
  br i1 %tmp.87, label %3, label %._crit_edge8, !dbg !447 ; [debug line = 32:3]

; <label>:3                                       ; preds = %._crit_edge6
  %cnt.load = load i2* @cnt, align 1, !dbg !448   ; [#uses=2 type=i2] [debug line = 33:5]
  %tmp.88 = icmp eq i2 %cnt.load, -1, !dbg !448   ; [#uses=1 type=i1] [debug line = 33:5]
  br i1 %tmp.88, label %4, label %._crit_edge9, !dbg !448 ; [debug line = 33:5]

; <label>:4                                       ; preds = %3
  br i1 %ch.2.load.1, label %5, label %._crit_edge10, !dbg !450 ; [debug line = 34:7]

; <label>:5                                       ; preds = %4
  store i1 false, i1* @init.3, align 1, !dbg !452 ; [debug line = 34:15]
  br label %._crit_edge10, !dbg !452              ; [debug line = 34:15]

._crit_edge10:                                    ; preds = %5, %4
  %tmp.89 = xor i1 %ch.2.load.1, true, !dbg !453  ; [#uses=1 type=i1] [debug line = 35:7]
  store i1 %tmp.89, i1* @ch.2, align 1, !dbg !453 ; [debug line = 35:7]
  br label %._crit_edge9, !dbg !454               ; [debug line = 36:5]

._crit_edge9:                                     ; preds = %._crit_edge10, %3
  %tmp.90 = add i2 %cnt.load, 1, !dbg !455        ; [#uses=1 type=i2] [debug line = 37:5]
  store i2 %tmp.90, i2* @cnt, align 1, !dbg !455  ; [debug line = 37:5]
  br label %._crit_edge8, !dbg !456               ; [debug line = 38:3]

._crit_edge8:                                     ; preds = %._crit_edge9, %._crit_edge6
  switch i4 %i.3.load.1, label %._crit_edge11 [
    i4 6, label %._crit_edge13
    i4 0, label %._crit_edge13
  ], !dbg !457                                    ; [debug line = 40:3]

._crit_edge13:                                    ; preds = %._crit_edge8, %._crit_edge8
  %tmp.91 = lshr i38 %acc, 17, !dbg !458          ; [#uses=1 type=i38] [debug line = 42:5]
  %tmp.92 = trunc i38 %tmp.91 to i18, !dbg !458   ; [#uses=1 type=i18] [debug line = 42:5]
  store i18 %tmp.92, i18* %y, align 4, !dbg !458  ; [debug line = 42:5]
  br label %._crit_edge11, !dbg !460              ; [debug line = 43:3]

._crit_edge11:                                    ; preds = %._crit_edge13, %._crit_edge8
  %inc.4 = select i1 %tmp.87, i4 0, i4 %inc, !dbg !461 ; [#uses=1 type=i4] [debug line = 45:3]
  call void @llvm.dbg.value(metadata !{i4 %inc.4}, i64 0, metadata !443), !dbg !461 ; [debug line = 45:3] [debug variable = inc]
  store i4 %inc.4, i4* @i.3, align 1, !dbg !461   ; [debug line = 45:3]
  ret void, !dbg !462                             ; [debug line = 46:1]
}

; [#uses=1]
define internal fastcc void @imf1(i18* %y, i18 signext %x) nounwind uwtable {
  call void @llvm.dbg.value(metadata !{i18* %y}, i64 0, metadata !463), !dbg !464 ; [debug line = 4:16] [debug variable = y]
  call void @llvm.dbg.value(metadata !{i18 %x}, i64 0, metadata !465), !dbg !466 ; [debug line = 5:15] [debug variable = x]
  %i.4.load = load i5* @i.4, align 1, !dbg !467   ; [#uses=4 type=i5] [debug line = 24:3]
  %tmp = icmp eq i5 %i.4.load, 0, !dbg !467       ; [#uses=1 type=i1] [debug line = 24:3]
  br i1 %tmp, label %1, label %._crit_edge, !dbg !467 ; [debug line = 24:3]

; <label>:1                                       ; preds = %0
  store i18 %x, i18* @in.3, align 4, !dbg !469    ; [debug line = 25:5]
  br label %._crit_edge, !dbg !471                ; [debug line = 26:3]

._crit_edge:                                      ; preds = %1, %0
  %inc = add i5 %i.4.load, 1, !dbg !472           ; [#uses=2 type=i5] [debug line = 27:18]
  call void @llvm.dbg.value(metadata !{i5 %inc}, i64 0, metadata !473), !dbg !472 ; [debug line = 27:18] [debug variable = inc]
  %tmp.95 = zext i5 %i.4.load to i64, !dbg !474   ; [#uses=1 type=i64] [debug line = 30:9]
  %c.3.addr = getelementptr inbounds [24 x i18]* @c.3, i64 0, i64 %tmp.95, !dbg !474 ; [#uses=1 type=i18*] [debug line = 30:9]
  %c.3.load = load i18* %c.3.addr, align 4, !dbg !474 ; [#uses=2 type=i18] [debug line = 30:9]
  call void (...)* @_ssdm_SpecKeepArrayLoad(i18 %c.3.load) nounwind
  %in.3.load = load i18* @in.3, align 4, !dbg !474 ; [#uses=1 type=i18] [debug line = 30:9]
  %init.4.load = load i1* @init.4, align 1, !dbg !474 ; [#uses=1 type=i1] [debug line = 30:9]
  br i1 %init.4.load, label %._crit_edge6, label %switch.early.test

switch.early.test:                                ; preds = %._crit_edge
  switch i5 %i.4.load, label %2 [
    i5 -9, label %._crit_edge6
    i5 11, label %._crit_edge6
  ], !dbg !474                                    ; [debug line = 30:9]

; <label>:2                                       ; preds = %switch.early.test
  %ch.3.load = load i1* @ch.3, align 1, !dbg !474 ; [#uses=1 type=i1] [debug line = 30:9]
  %tmp.96 = zext i1 %ch.3.load to i64, !dbg !474  ; [#uses=1 type=i64] [debug line = 30:9]
  %tmp.97 = zext i5 %inc to i64, !dbg !474        ; [#uses=1 type=i64] [debug line = 30:9]
  %shift_reg_p.2.addr = getelementptr inbounds [25 x [2 x i38]]* @shift_reg_p.2, i64 0, i64 %tmp.97, i64 %tmp.96, !dbg !474 ; [#uses=1 type=i38*] [debug line = 30:9]
  %shift_reg_p.2.load = load i38* %shift_reg_p.2.addr, align 8, !dbg !474 ; [#uses=2 type=i38] [debug line = 30:9]
  call void (...)* @_ssdm_SpecKeepArrayLoad(i38 %shift_reg_p.2.load) nounwind
  br label %._crit_edge6, !dbg !474               ; [debug line = 30:9]

._crit_edge6:                                     ; preds = %2, %switch.early.test, %switch.early.test, %._crit_edge
  %tmp.98 = phi i38 [ %shift_reg_p.2.load, %2 ], [ 0, %._crit_edge ], [ 0, %switch.early.test ], [ 0, %switch.early.test ], !dbg !474 ; [#uses=1 type=i38] [debug line = 30:9]
  %acc = call fastcc i38 @mac1(i18 signext %c.3.load, i18 signext %in.3.load, i38 %tmp.98), !dbg !474 ; [#uses=2 type=i38] [debug line = 30:9]
  call void @llvm.dbg.value(metadata !{i38 %acc}, i64 0, metadata !475), !dbg !474 ; [debug line = 30:9] [debug variable = acc]
  %ch.3.load.1 = load i1* @ch.3, align 1, !dbg !476 ; [#uses=3 type=i1] [debug line = 32:3]
  %tmp.99 = zext i1 %ch.3.load.1 to i64, !dbg !476 ; [#uses=1 type=i64] [debug line = 32:3]
  %i.4.load.1 = load i5* @i.4, align 1, !dbg !476 ; [#uses=3 type=i5] [debug line = 32:3]
  %tmp.100 = zext i5 %i.4.load.1 to i64, !dbg !476 ; [#uses=1 type=i64] [debug line = 32:3]
  %shift_reg_p.2.addr.1 = getelementptr inbounds [25 x [2 x i38]]* @shift_reg_p.2, i64 0, i64 %tmp.100, i64 %tmp.99, !dbg !476 ; [#uses=1 type=i38*] [debug line = 32:3]
  store i38 %acc, i38* %shift_reg_p.2.addr.1, align 8, !dbg !476 ; [debug line = 32:3]
  %tmp.101 = icmp eq i5 %i.4.load.1, -9, !dbg !477 ; [#uses=2 type=i1] [debug line = 33:3]
  br i1 %tmp.101, label %3, label %._crit_edge8, !dbg !477 ; [debug line = 33:3]

; <label>:3                                       ; preds = %._crit_edge6
  br i1 %ch.3.load.1, label %4, label %._crit_edge9, !dbg !478 ; [debug line = 34:5]

; <label>:4                                       ; preds = %3
  store i1 false, i1* @init.4, align 1, !dbg !480 ; [debug line = 34:13]
  br label %._crit_edge9, !dbg !480               ; [debug line = 34:13]

._crit_edge9:                                     ; preds = %4, %3
  %cnt.1.load = load i1* @cnt.1, align 1, !dbg !481 ; [#uses=2 type=i1] [debug line = 35:5]
  %tmp.102 = xor i1 %ch.3.load.1, %cnt.1.load, !dbg !481 ; [#uses=1 type=i1] [debug line = 35:5]
  store i1 %tmp.102, i1* @ch.3, align 1, !dbg !481 ; [debug line = 35:5]
  %tmp.103 = xor i1 %cnt.1.load, true, !dbg !482  ; [#uses=1 type=i1] [debug line = 36:5]
  store i1 %tmp.103, i1* @cnt.1, align 1, !dbg !482 ; [debug line = 36:5]
  br label %._crit_edge8, !dbg !483               ; [debug line = 37:3]

._crit_edge8:                                     ; preds = %._crit_edge9, %._crit_edge6
  switch i5 %i.4.load.1, label %._crit_edge10 [
    i5 12, label %._crit_edge12
    i5 0, label %._crit_edge12
  ], !dbg !484                                    ; [debug line = 39:3]

._crit_edge12:                                    ; preds = %._crit_edge8, %._crit_edge8
  %tmp.104 = lshr i38 %acc, 17, !dbg !485         ; [#uses=1 type=i38] [debug line = 41:5]
  %tmp.105 = trunc i38 %tmp.104 to i18, !dbg !485 ; [#uses=1 type=i18] [debug line = 41:5]
  store i18 %tmp.105, i18* %y, align 4, !dbg !485 ; [debug line = 41:5]
  br label %._crit_edge10, !dbg !487              ; [debug line = 42:3]

._crit_edge10:                                    ; preds = %._crit_edge12, %._crit_edge8
  %inc.5 = select i1 %tmp.101, i5 0, i5 %inc, !dbg !488 ; [#uses=1 type=i5] [debug line = 44:3]
  call void @llvm.dbg.value(metadata !{i5 %inc.5}, i64 0, metadata !473), !dbg !488 ; [debug line = 44:3] [debug variable = inc]
  store i5 %inc.5, i5* @i.4, align 1, !dbg !488   ; [debug line = 44:3]
  ret void, !dbg !489                             ; [debug line = 45:1]
}

; [#uses=0]
define void @duc(i18 signext %din_i, i16 zeroext %freq, i18* %dout_i, i18* %dout_q) nounwind uwtable {
  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @duc.str) nounwind
  %srrc_o = alloca i18, align 4                   ; [#uses=2 type=i18*]
  %imf1_o = alloca i18, align 4                   ; [#uses=2 type=i18*]
  %imf2_o = alloca i18, align 4                   ; [#uses=2 type=i18*]
  %imf3_o = alloca i18, align 4                   ; [#uses=2 type=i18*]
  call void @llvm.dbg.value(metadata !{i18 %din_i}, i64 0, metadata !490), !dbg !491 ; [debug line = 4:15] [debug variable = din_i]
  call void @llvm.dbg.value(metadata !{i16 %freq}, i64 0, metadata !492), !dbg !493 ; [debug line = 5:9] [debug variable = freq]
  call void @llvm.dbg.value(metadata !{i18* %dout_i}, i64 0, metadata !494), !dbg !495 ; [debug line = 6:15] [debug variable = dout_i]
  call void @llvm.dbg.value(metadata !{i18* %dout_q}, i64 0, metadata !496), !dbg !497 ; [debug line = 7:15] [debug variable = dout_q]
  call void @llvm.dbg.declare(metadata !{i18* %srrc_o}, metadata !498), !dbg !500 ; [debug line = 10:15] [debug variable = srrc_o]
  call void @llvm.dbg.declare(metadata !{i18* %imf1_o}, metadata !501), !dbg !503 ; [debug line = 11:15] [debug variable = imf1_o]
  call void @llvm.dbg.declare(metadata !{i18* %imf2_o}, metadata !504), !dbg !506 ; [debug line = 12:15] [debug variable = imf2_o]
  call void @llvm.dbg.declare(metadata !{i18* %imf3_o}, metadata !507), !dbg !509 ; [debug line = 13:15] [debug variable = imf3_o]
  call fastcc void @srrc(i18* %srrc_o, i18 signext %din_i), !dbg !510 ; [debug line = 29:3]
  call void @llvm.dbg.value(metadata !{i18* %srrc_o}, i64 0, metadata !498), !dbg !511 ; [debug line = 31:3] [debug variable = srrc_o]
  call void @llvm.dbg.value(metadata !{i18* %srrc_o}, i64 0, metadata !498), !dbg !511 ; [debug line = 31:3] [debug variable = srrc_o]
  call void @llvm.dbg.value(metadata !{i18* %srrc_o}, i64 0, metadata !498), !dbg !511 ; [debug line = 31:3] [debug variable = srrc_o]
  call void @llvm.dbg.value(metadata !{i18* %srrc_o}, i64 0, metadata !498), !dbg !511 ; [debug line = 31:3] [debug variable = srrc_o]
  call void @llvm.dbg.value(metadata !{i18* %srrc_o}, i64 0, metadata !498), !dbg !511 ; [debug line = 31:3] [debug variable = srrc_o]
  call void @llvm.dbg.value(metadata !{i18* %srrc_o}, i64 0, metadata !498), !dbg !511 ; [debug line = 31:3] [debug variable = srrc_o]
  call void @llvm.dbg.value(metadata !{i18* %srrc_o}, i64 0, metadata !498), !dbg !511 ; [debug line = 31:3] [debug variable = srrc_o]
  call void @llvm.dbg.value(metadata !{i18* %srrc_o}, i64 0, metadata !498), !dbg !511 ; [debug line = 31:3] [debug variable = srrc_o]
  call void @llvm.dbg.value(metadata !{i18* %srrc_o}, i64 0, metadata !498), !dbg !511 ; [debug line = 31:3] [debug variable = srrc_o]
  call void @llvm.dbg.value(metadata !{i18* %srrc_o}, i64 0, metadata !498), !dbg !511 ; [debug line = 31:3] [debug variable = srrc_o]
  call void @llvm.dbg.value(metadata !{i18* %srrc_o}, i64 0, metadata !498), !dbg !511 ; [debug line = 31:3] [debug variable = srrc_o]
  %srrc_o.load = load i18* %srrc_o, align 4, !dbg !511 ; [#uses=1 type=i18] [debug line = 31:3]
  call fastcc void @imf1(i18* %imf1_o, i18 signext %srrc_o.load), !dbg !511 ; [debug line = 31:3]
  call void @llvm.dbg.value(metadata !{i18* %imf1_o}, i64 0, metadata !501), !dbg !512 ; [debug line = 33:3] [debug variable = imf1_o]
  call void @llvm.dbg.value(metadata !{i18* %imf1_o}, i64 0, metadata !501), !dbg !512 ; [debug line = 33:3] [debug variable = imf1_o]
  call void @llvm.dbg.value(metadata !{i18* %imf1_o}, i64 0, metadata !501), !dbg !512 ; [debug line = 33:3] [debug variable = imf1_o]
  call void @llvm.dbg.value(metadata !{i18* %imf1_o}, i64 0, metadata !501), !dbg !512 ; [debug line = 33:3] [debug variable = imf1_o]
  call void @llvm.dbg.value(metadata !{i18* %imf1_o}, i64 0, metadata !501), !dbg !512 ; [debug line = 33:3] [debug variable = imf1_o]
  call void @llvm.dbg.value(metadata !{i18* %imf1_o}, i64 0, metadata !501), !dbg !512 ; [debug line = 33:3] [debug variable = imf1_o]
  call void @llvm.dbg.value(metadata !{i18* %imf1_o}, i64 0, metadata !501), !dbg !512 ; [debug line = 33:3] [debug variable = imf1_o]
  call void @llvm.dbg.value(metadata !{i18* %imf1_o}, i64 0, metadata !501), !dbg !512 ; [debug line = 33:3] [debug variable = imf1_o]
  call void @llvm.dbg.value(metadata !{i18* %imf1_o}, i64 0, metadata !501), !dbg !512 ; [debug line = 33:3] [debug variable = imf1_o]
  call void @llvm.dbg.value(metadata !{i18* %imf1_o}, i64 0, metadata !501), !dbg !512 ; [debug line = 33:3] [debug variable = imf1_o]
  call void @llvm.dbg.value(metadata !{i18* %imf1_o}, i64 0, metadata !501), !dbg !512 ; [debug line = 33:3] [debug variable = imf1_o]
  %imf1_o.load = load i18* %imf1_o, align 4, !dbg !512 ; [#uses=1 type=i18] [debug line = 33:3]
  call fastcc void @imf2(i18* %imf2_o, i18 signext %imf1_o.load), !dbg !512 ; [debug line = 33:3]
  call void @llvm.dbg.value(metadata !{i18* %imf2_o}, i64 0, metadata !504), !dbg !513 ; [debug line = 35:3] [debug variable = imf2_o]
  call void @llvm.dbg.value(metadata !{i18* %imf2_o}, i64 0, metadata !504), !dbg !513 ; [debug line = 35:3] [debug variable = imf2_o]
  call void @llvm.dbg.value(metadata !{i18* %imf2_o}, i64 0, metadata !504), !dbg !513 ; [debug line = 35:3] [debug variable = imf2_o]
  call void @llvm.dbg.value(metadata !{i18* %imf2_o}, i64 0, metadata !504), !dbg !513 ; [debug line = 35:3] [debug variable = imf2_o]
  call void @llvm.dbg.value(metadata !{i18* %imf2_o}, i64 0, metadata !504), !dbg !513 ; [debug line = 35:3] [debug variable = imf2_o]
  call void @llvm.dbg.value(metadata !{i18* %imf2_o}, i64 0, metadata !504), !dbg !513 ; [debug line = 35:3] [debug variable = imf2_o]
  call void @llvm.dbg.value(metadata !{i18* %imf2_o}, i64 0, metadata !504), !dbg !513 ; [debug line = 35:3] [debug variable = imf2_o]
  call void @llvm.dbg.value(metadata !{i18* %imf2_o}, i64 0, metadata !504), !dbg !513 ; [debug line = 35:3] [debug variable = imf2_o]
  call void @llvm.dbg.value(metadata !{i18* %imf2_o}, i64 0, metadata !504), !dbg !513 ; [debug line = 35:3] [debug variable = imf2_o]
  call void @llvm.dbg.value(metadata !{i18* %imf2_o}, i64 0, metadata !504), !dbg !513 ; [debug line = 35:3] [debug variable = imf2_o]
  call void @llvm.dbg.value(metadata !{i18* %imf2_o}, i64 0, metadata !504), !dbg !513 ; [debug line = 35:3] [debug variable = imf2_o]
  %imf2_o.load = load i18* %imf2_o, align 4, !dbg !513 ; [#uses=1 type=i18] [debug line = 35:3]
  call fastcc void @imf3(i18* %imf3_o, i18 signext %imf2_o.load), !dbg !513 ; [debug line = 35:3]
  call void @llvm.dbg.value(metadata !{i18* %imf3_o}, i64 0, metadata !507), !dbg !514 ; [debug line = 37:3] [debug variable = imf3_o]
  call void @llvm.dbg.value(metadata !{i18* %imf3_o}, i64 0, metadata !507), !dbg !514 ; [debug line = 37:3] [debug variable = imf3_o]
  call void @llvm.dbg.value(metadata !{i18* %imf3_o}, i64 0, metadata !507), !dbg !514 ; [debug line = 37:3] [debug variable = imf3_o]
  call void @llvm.dbg.value(metadata !{i18* %imf3_o}, i64 0, metadata !507), !dbg !514 ; [debug line = 37:3] [debug variable = imf3_o]
  call void @llvm.dbg.value(metadata !{i18* %imf3_o}, i64 0, metadata !507), !dbg !514 ; [debug line = 37:3] [debug variable = imf3_o]
  call void @llvm.dbg.value(metadata !{i18* %imf3_o}, i64 0, metadata !507), !dbg !514 ; [debug line = 37:3] [debug variable = imf3_o]
  call void @llvm.dbg.value(metadata !{i18* %imf3_o}, i64 0, metadata !507), !dbg !514 ; [debug line = 37:3] [debug variable = imf3_o]
  call void @llvm.dbg.value(metadata !{i18* %imf3_o}, i64 0, metadata !507), !dbg !514 ; [debug line = 37:3] [debug variable = imf3_o]
  call void @llvm.dbg.value(metadata !{i18* %imf3_o}, i64 0, metadata !507), !dbg !514 ; [debug line = 37:3] [debug variable = imf3_o]
  call void @llvm.dbg.value(metadata !{i18* %imf3_o}, i64 0, metadata !507), !dbg !514 ; [debug line = 37:3] [debug variable = imf3_o]
  call void @llvm.dbg.value(metadata !{i18* %imf3_o}, i64 0, metadata !507), !dbg !514 ; [debug line = 37:3] [debug variable = imf3_o]
  %imf3_o.load = load i18* %imf3_o, align 4, !dbg !514 ; [#uses=1 type=i18] [debug line = 37:3]
  call fastcc void @mixer(i16 zeroext %freq, i18 signext %imf3_o.load, i18* %dout_i, i18* %dout_q), !dbg !514 ; [debug line = 37:3]
  ret void, !dbg !515                             ; [debug line = 39:1]
}

; [#uses=1]
define internal fastcc void @dds(i16 zeroext %freq, i16* %sine, i16* %cosine) nounwind uwtable {
  call void @llvm.dbg.value(metadata !{i16 %freq}, i64 0, metadata !516), !dbg !517 ; [debug line = 4:11] [debug variable = freq]
  call void @llvm.dbg.value(metadata !{i16* %sine}, i64 0, metadata !518), !dbg !519 ; [debug line = 5:12] [debug variable = sine]
  call void @llvm.dbg.value(metadata !{i16* %cosine}, i64 0, metadata !520), !dbg !521 ; [debug line = 6:12] [debug variable = cosine]
  %acc.load = load i16* @acc, align 2, !dbg !522  ; [#uses=1 type=i16] [debug line = 14:3]
  %acc.assign = add i16 %acc.load, %freq, !dbg !522 ; [#uses=2 type=i16] [debug line = 14:3]
  store i16 %acc.assign, i16* @acc, align 2, !dbg !522 ; [debug line = 14:3]
  %tmp = lshr i16 %acc.assign, 11, !dbg !524      ; [#uses=1 type=i16] [debug line = 24:2]
  %phase1 = trunc i16 %tmp to i5, !dbg !524       ; [#uses=2 type=i5] [debug line = 24:2]
  call void @llvm.dbg.value(metadata !{i5 %phase1}, i64 0, metadata !525), !dbg !524 ; [debug line = 24:2] [debug variable = phase1]
  %tmp.107 = zext i5 %phase1 to i64, !dbg !528    ; [#uses=1 type=i64] [debug line = 26:3]
  %dds_table.addr = getelementptr inbounds [32 x i16]* @dds_table, i64 0, i64 %tmp.107, !dbg !528 ; [#uses=1 type=i16*] [debug line = 26:3]
  %dds_table.load = load i16* %dds_table.addr, align 2, !dbg !528 ; [#uses=2 type=i16] [debug line = 26:3]
  call void (...)* @_ssdm_SpecKeepArrayLoad(i16 %dds_table.load) nounwind
  store i16 %dds_table.load, i16* %sine, align 2, !dbg !528 ; [debug line = 26:3]
  %phase2 = sub i5 8, %phase1, !dbg !529          ; [#uses=1 type=i5] [debug line = 32:3]
  call void @llvm.dbg.value(metadata !{i5 %phase2}, i64 0, metadata !530), !dbg !529 ; [debug line = 32:3] [debug variable = phase2]
  %tmp.109 = zext i5 %phase2 to i64, !dbg !531    ; [#uses=1 type=i64] [debug line = 33:3]
  %dds_table.addr.1 = getelementptr inbounds [32 x i16]* @dds_table, i64 0, i64 %tmp.109, !dbg !531 ; [#uses=1 type=i16*] [debug line = 33:3]
  %dds_table.load.1 = load i16* %dds_table.addr.1, align 2, !dbg !531 ; [#uses=2 type=i16] [debug line = 33:3]
  call void (...)* @_ssdm_SpecKeepArrayLoad(i16 %dds_table.load.1) nounwind
  store i16 %dds_table.load.1, i16* %cosine, align 2, !dbg !531 ; [debug line = 33:3]
  ret void, !dbg !532                             ; [debug line = 34:1]
}

; [#uses=164]
declare void @llvm.dbg.value(metadata, i64, metadata) nounwind readnone

; [#uses=13]
declare void @_ssdm_SpecKeepArrayLoad(...)

; [#uses=1]
declare void @_ssdm_op_SpecTopModule(...)

!llvm.dbg.cu = !{!0, !41, !80, !120, !149, !182, !214, !227}
!hls.encrypted.func = !{}

!0 = metadata !{i32 786449, i32 0, i32 1, metadata !"D:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/.autopilot/db/srrc.pragma.2.c", metadata !"d:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2", metadata !"clang version 3.1 ", i1 true, i1 false, metadata !"", i32 0, metadata !1, metadata !1, metadata !3, metadata !15} ; [ DW_TAG_compile_unit ]
!1 = metadata !{metadata !2}
!2 = metadata !{i32 0}
!3 = metadata !{metadata !4}
!4 = metadata !{metadata !5}
!5 = metadata !{i32 786478, i32 0, metadata !6, metadata !"srrc", metadata !"srrc", metadata !"", metadata !6, i32 3, metadata !7, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, void (i18*, i18)* @srrc, null, null, metadata !13, i32 6} ; [ DW_TAG_subprogram ]
!6 = metadata !{i32 786473, metadata !"srrc.c", metadata !"d:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2", null} ; [ DW_TAG_file_type ]
!7 = metadata !{i32 786453, i32 0, metadata !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, metadata !8, i32 0, i32 0} ; [ DW_TAG_subroutine_type ]
!8 = metadata !{null, metadata !9, metadata !10}
!9 = metadata !{i32 786447, null, metadata !"", null, i32 0, i64 64, i64 64, i64 0, i32 0, metadata !10} ; [ DW_TAG_pointer_type ]
!10 = metadata !{i32 786454, null, metadata !"srrc_data_t", metadata !6, i32 47, i64 0, i64 0, i64 0, i32 0, metadata !11} ; [ DW_TAG_typedef ]
!11 = metadata !{i32 786454, null, metadata !"int18", metadata !6, i32 20, i64 0, i64 0, i64 0, i32 0, metadata !12} ; [ DW_TAG_typedef ]
!12 = metadata !{i32 786468, null, metadata !"int18", null, i32 0, i64 18, i64 32, i64 0, i32 0, i32 5} ; [ DW_TAG_base_type ]
!13 = metadata !{metadata !14}
!14 = metadata !{i32 786468}                      ; [ DW_TAG_base_type ]
!15 = metadata !{metadata !16}
!16 = metadata !{metadata !17, metadata !23, metadata !30, metadata !31, metadata !34, metadata !35, metadata !38}
!17 = metadata !{i32 786484, i32 0, metadata !5, metadata !"c", metadata !"c", metadata !"", metadata !6, i32 7, metadata !18, i32 1, i32 1, [48 x i18]* @c} ; [ DW_TAG_variable ]
!18 = metadata !{i32 786433, null, metadata !"", null, i32 0, i64 1536, i64 32, i32 0, i32 0, metadata !19, metadata !21, i32 0, i32 0} ; [ DW_TAG_array_type ]
!19 = metadata !{i32 786470, null, metadata !"", null, i32 0, i64 0, i64 0, i64 0, i32 0, metadata !20} ; [ DW_TAG_const_type ]
!20 = metadata !{i32 786454, null, metadata !"srrc_coef_t", metadata !6, i32 48, i64 0, i64 0, i64 0, i32 0, metadata !11} ; [ DW_TAG_typedef ]
!21 = metadata !{metadata !22}
!22 = metadata !{i32 786465, i64 0, i64 47}       ; [ DW_TAG_subrange_type ]
!23 = metadata !{i32 786484, i32 0, metadata !5, metadata !"shift_reg_p", metadata !"shift_reg_p", metadata !"", metadata !6, i32 10, metadata !24, i32 1, i32 1, [48 x [2 x i38]]* @shift_reg_p} ; [ DW_TAG_variable ]
!24 = metadata !{i32 786433, null, metadata !"", null, i32 0, i64 6144, i64 64, i32 0, i32 0, metadata !25, metadata !28, i32 0, i32 0} ; [ DW_TAG_array_type ]
!25 = metadata !{i32 786454, null, metadata !"srrc_acc_t", metadata !6, i32 49, i64 0, i64 0, i64 0, i32 0, metadata !26} ; [ DW_TAG_typedef ]
!26 = metadata !{i32 786454, null, metadata !"int38", metadata !6, i32 40, i64 0, i64 0, i64 0, i32 0, metadata !27} ; [ DW_TAG_typedef ]
!27 = metadata !{i32 786468, null, metadata !"int38", null, i32 0, i64 38, i64 64, i64 0, i32 0, i32 5} ; [ DW_TAG_base_type ]
!28 = metadata !{metadata !22, metadata !29}
!29 = metadata !{i32 786465, i64 0, i64 1}        ; [ DW_TAG_subrange_type ]
!30 = metadata !{i32 786484, i32 0, metadata !5, metadata !"in", metadata !"in", metadata !"", metadata !6, i32 11, metadata !10, i32 1, i32 1, i18* @in} ; [ DW_TAG_variable ]
!31 = metadata !{i32 786484, i32 0, metadata !5, metadata !"init", metadata !"init", metadata !"", metadata !6, i32 12, metadata !32, i32 1, i32 1, i1* @init} ; [ DW_TAG_variable ]
!32 = metadata !{i32 786454, null, metadata !"uint1", metadata !6, i32 3, i64 0, i64 0, i64 0, i32 0, metadata !33} ; [ DW_TAG_typedef ]
!33 = metadata !{i32 786468, null, metadata !"uint1", null, i32 0, i64 1, i64 1, i64 0, i32 0, i32 7} ; [ DW_TAG_base_type ]
!34 = metadata !{i32 786484, i32 0, metadata !5, metadata !"ch", metadata !"ch", metadata !"", metadata !6, i32 13, metadata !32, i32 1, i32 1, i1* @ch} ; [ DW_TAG_variable ]
!35 = metadata !{i32 786484, i32 0, metadata !5, metadata !"i", metadata !"i", metadata !"", metadata !6, i32 14, metadata !36, i32 1, i32 1, i6* @i} ; [ DW_TAG_variable ]
!36 = metadata !{i32 786454, null, metadata !"uint6", metadata !6, i32 8, i64 0, i64 0, i64 0, i32 0, metadata !37} ; [ DW_TAG_typedef ]
!37 = metadata !{i32 786468, null, metadata !"uint6", null, i32 0, i64 6, i64 8, i64 0, i32 0, i32 7} ; [ DW_TAG_base_type ]
!38 = metadata !{i32 786484, i32 0, null, metadata !"_sys_nerr", metadata !"_sys_nerr", metadata !"", metadata !39, i32 157, metadata !40, i32 0, i32 1, null} ; [ DW_TAG_variable ]
!39 = metadata !{i32 786473, metadata !"C:/opt/winprog/Xilinx/Vivado_HLS/2015.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\5Cstdlib.h", metadata !"d:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2", null} ; [ DW_TAG_file_type ]
!40 = metadata !{i32 786468, null, metadata !"int", null, i32 0, i64 32, i64 32, i64 0, i32 0, i32 5} ; [ DW_TAG_base_type ]
!41 = metadata !{i32 786449, i32 0, i32 1, metadata !"D:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/.autopilot/db/mixer.pragma.2.c", metadata !"d:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2", metadata !"clang version 3.1 ", i1 true, i1 false, metadata !"", i32 0, metadata !1, metadata !1, metadata !42, metadata !64} ; [ DW_TAG_compile_unit ]
!42 = metadata !{metadata !43}
!43 = metadata !{metadata !44, metadata !51, metadata !56}
!44 = metadata !{i32 786478, i32 0, metadata !45, metadata !"mix_SubDSP", metadata !"mix_SubDSP", metadata !"", metadata !45, i32 4, metadata !46, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, i37 (i18, i18, i18)* @mix_SubDSP, null, null, metadata !13, i32 5} ; [ DW_TAG_subprogram ]
!45 = metadata !{i32 786473, metadata !"mixer.c", metadata !"d:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2", null} ; [ DW_TAG_file_type ]
!46 = metadata !{i32 786453, i32 0, metadata !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, metadata !47, i32 0, i32 0} ; [ DW_TAG_subroutine_type ]
!47 = metadata !{metadata !48, metadata !50, metadata !50, metadata !50}
!48 = metadata !{i32 786454, null, metadata !"int37", metadata !45, i32 39, i64 0, i64 0, i64 0, i32 0, metadata !49} ; [ DW_TAG_typedef ]
!49 = metadata !{i32 786468, null, metadata !"int37", null, i32 0, i64 37, i64 64, i64 0, i32 0, i32 5} ; [ DW_TAG_base_type ]
!50 = metadata !{i32 786454, null, metadata !"int18", metadata !45, i32 20, i64 0, i64 0, i64 0, i32 0, metadata !12} ; [ DW_TAG_typedef ]
!51 = metadata !{i32 786478, i32 0, metadata !45, metadata !"mix_AddDSP", metadata !"mix_AddDSP", metadata !"", metadata !45, i32 13, metadata !52, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, i36 (i18, i18, i18)* @mix_AddDSP, null, null, metadata !13, i32 14} ; [ DW_TAG_subprogram ]
!52 = metadata !{i32 786453, i32 0, metadata !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, metadata !53, i32 0, i32 0} ; [ DW_TAG_subroutine_type ]
!53 = metadata !{metadata !54, metadata !50, metadata !50, metadata !50}
!54 = metadata !{i32 786454, null, metadata !"int36", metadata !45, i32 38, i64 0, i64 0, i64 0, i32 0, metadata !55} ; [ DW_TAG_typedef ]
!55 = metadata !{i32 786468, null, metadata !"int36", null, i32 0, i64 36, i64 64, i64 0, i32 0, i32 5} ; [ DW_TAG_base_type ]
!56 = metadata !{i32 786478, i32 0, metadata !45, metadata !"mixer", metadata !"mixer", metadata !"", metadata !45, i32 21, metadata !57, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, void (i16, i18, i18*, i18*)* @mixer, null, null, metadata !13, i32 26} ; [ DW_TAG_subprogram ]
!57 = metadata !{i32 786453, i32 0, metadata !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, metadata !58, i32 0, i32 0} ; [ DW_TAG_subroutine_type ]
!58 = metadata !{null, metadata !59, metadata !62, metadata !63, metadata !63}
!59 = metadata !{i32 786454, null, metadata !"acc_t", metadata !45, i32 40, i64 0, i64 0, i64 0, i32 0, metadata !60} ; [ DW_TAG_typedef ]
!60 = metadata !{i32 786454, null, metadata !"uint16", metadata !45, i32 18, i64 0, i64 0, i64 0, i32 0, metadata !61} ; [ DW_TAG_typedef ]
!61 = metadata !{i32 786468, null, metadata !"uint16", null, i32 0, i64 16, i64 16, i64 0, i32 0, i32 7} ; [ DW_TAG_base_type ]
!62 = metadata !{i32 786454, null, metadata !"mix_data_t", metadata !45, i32 66, i64 0, i64 0, i64 0, i32 0, metadata !50} ; [ DW_TAG_typedef ]
!63 = metadata !{i32 786447, null, metadata !"", null, i32 0, i64 64, i64 64, i64 0, i32 0, metadata !62} ; [ DW_TAG_pointer_type ]
!64 = metadata !{metadata !65}
!65 = metadata !{metadata !66, metadata !67, metadata !71, metadata !73, metadata !76, metadata !79, metadata !38}
!66 = metadata !{i32 786484, i32 0, metadata !56, metadata !"Din_im", metadata !"Din_im", metadata !"", metadata !45, i32 28, metadata !62, i32 1, i32 1, i18* @Din_im} ; [ DW_TAG_variable ]
!67 = metadata !{i32 786484, i32 0, metadata !56, metadata !"DI_cache", metadata !"DI_cache", metadata !"", metadata !45, i32 30, metadata !68, i32 1, i32 1, [16 x i18]* @DI_cache} ; [ DW_TAG_variable ]
!68 = metadata !{i32 786433, null, metadata !"", null, i32 0, i64 512, i64 32, i32 0, i32 0, metadata !62, metadata !69, i32 0, i32 0} ; [ DW_TAG_array_type ]
!69 = metadata !{metadata !70}
!70 = metadata !{i32 786465, i64 0, i64 15}       ; [ DW_TAG_subrange_type ]
!71 = metadata !{i32 786484, i32 0, metadata !56, metadata !"init", metadata !"init", metadata !"", metadata !45, i32 31, metadata !72, i32 1, i32 1, i1* @init.1} ; [ DW_TAG_variable ]
!72 = metadata !{i32 786454, null, metadata !"uint1", metadata !45, i32 3, i64 0, i64 0, i64 0, i32 0, metadata !33} ; [ DW_TAG_typedef ]
!73 = metadata !{i32 786484, i32 0, metadata !56, metadata !"index", metadata !"index", metadata !"", metadata !45, i32 33, metadata !74, i32 1, i32 1, i4* @index} ; [ DW_TAG_variable ]
!74 = metadata !{i32 786454, null, metadata !"uint4", metadata !45, i32 6, i64 0, i64 0, i64 0, i32 0, metadata !75} ; [ DW_TAG_typedef ]
!75 = metadata !{i32 786468, null, metadata !"uint4", null, i32 0, i64 4, i64 4, i64 0, i32 0, i32 7} ; [ DW_TAG_base_type ]
!76 = metadata !{i32 786484, i32 0, metadata !56, metadata !"i", metadata !"i", metadata !"", metadata !45, i32 34, metadata !77, i32 1, i32 1, i3* @i.1} ; [ DW_TAG_variable ]
!77 = metadata !{i32 786454, null, metadata !"uint3", metadata !45, i32 5, i64 0, i64 0, i64 0, i32 0, metadata !78} ; [ DW_TAG_typedef ]
!78 = metadata !{i32 786468, null, metadata !"uint3", null, i32 0, i64 3, i64 4, i64 0, i32 0, i32 7} ; [ DW_TAG_base_type ]
!79 = metadata !{i32 786484, i32 0, metadata !56, metadata !"ch", metadata !"ch", metadata !"", metadata !45, i32 35, metadata !72, i32 1, i32 1, i1* @ch.1} ; [ DW_TAG_variable ]
!80 = metadata !{i32 786449, i32 0, i32 1, metadata !"D:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/.autopilot/db/mac.pragma.2.c", metadata !"d:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2", metadata !"clang version 3.1 ", i1 true, i1 false, metadata !"", i32 0, metadata !1, metadata !1, metadata !81, metadata !118} ; [ DW_TAG_compile_unit ]
!81 = metadata !{metadata !82}
!82 = metadata !{metadata !83, metadata !91, metadata !98, metadata !104, metadata !110, metadata !115}
!83 = metadata !{i32 786478, i32 0, metadata !84, metadata !"mult", metadata !"mult", metadata !"", metadata !84, i32 3, metadata !85, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, i37 (i18, i19)* @mult, null, null, metadata !13, i32 6} ; [ DW_TAG_subprogram ]
!84 = metadata !{i32 786473, metadata !"mac.c", metadata !"d:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2", null} ; [ DW_TAG_file_type ]
!85 = metadata !{i32 786453, i32 0, metadata !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, metadata !86, i32 0, i32 0} ; [ DW_TAG_subroutine_type ]
!86 = metadata !{metadata !87, metadata !88, metadata !89}
!87 = metadata !{i32 786454, null, metadata !"int37", metadata !84, i32 39, i64 0, i64 0, i64 0, i32 0, metadata !49} ; [ DW_TAG_typedef ]
!88 = metadata !{i32 786454, null, metadata !"int18", metadata !84, i32 20, i64 0, i64 0, i64 0, i32 0, metadata !12} ; [ DW_TAG_typedef ]
!89 = metadata !{i32 786454, null, metadata !"int19", metadata !84, i32 21, i64 0, i64 0, i64 0, i32 0, metadata !90} ; [ DW_TAG_typedef ]
!90 = metadata !{i32 786468, null, metadata !"int19", null, i32 0, i64 19, i64 32, i64 0, i32 0, i32 5} ; [ DW_TAG_base_type ]
!91 = metadata !{i32 786478, i32 0, metadata !84, metadata !"srrc_mac", metadata !"srrc_mac", metadata !"", metadata !84, i32 11, metadata !92, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, i38 (i18, i18, i40)* @srrc_mac, null, null, metadata !13, i32 15} ; [ DW_TAG_subprogram ]
!92 = metadata !{i32 786453, i32 0, metadata !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, metadata !93, i32 0, i32 0} ; [ DW_TAG_subroutine_type ]
!93 = metadata !{metadata !94, metadata !88, metadata !88, metadata !96}
!94 = metadata !{i32 786454, null, metadata !"srrc_acc_t", metadata !84, i32 49, i64 0, i64 0, i64 0, i32 0, metadata !95} ; [ DW_TAG_typedef ]
!95 = metadata !{i32 786454, null, metadata !"int38", metadata !84, i32 40, i64 0, i64 0, i64 0, i32 0, metadata !27} ; [ DW_TAG_typedef ]
!96 = metadata !{i32 786454, null, metadata !"int40", metadata !84, i32 42, i64 0, i64 0, i64 0, i32 0, metadata !97} ; [ DW_TAG_typedef ]
!97 = metadata !{i32 786468, null, metadata !"int40", null, i32 0, i64 40, i64 64, i64 0, i32 0, i32 5} ; [ DW_TAG_base_type ]
!98 = metadata !{i32 786478, i32 0, metadata !84, metadata !"mac1", metadata !"mac1", metadata !"", metadata !84, i32 21, metadata !99, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, i38 (i18, i18, i38)* @mac1, null, null, metadata !13, i32 25} ; [ DW_TAG_subprogram ]
!99 = metadata !{i32 786453, i32 0, metadata !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, metadata !100, i32 0, i32 0} ; [ DW_TAG_subroutine_type ]
!100 = metadata !{metadata !101, metadata !102, metadata !103, metadata !101}
!101 = metadata !{i32 786454, null, metadata !"imf1_acc_t", metadata !84, i32 54, i64 0, i64 0, i64 0, i32 0, metadata !95} ; [ DW_TAG_typedef ]
!102 = metadata !{i32 786454, null, metadata !"imf1_coef_t", metadata !84, i32 53, i64 0, i64 0, i64 0, i32 0, metadata !88} ; [ DW_TAG_typedef ]
!103 = metadata !{i32 786454, null, metadata !"imf1_data_t", metadata !84, i32 52, i64 0, i64 0, i64 0, i32 0, metadata !88} ; [ DW_TAG_typedef ]
!104 = metadata !{i32 786478, i32 0, metadata !84, metadata !"mac2", metadata !"mac2", metadata !"", metadata !84, i32 31, metadata !105, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, i38 (i18, i18, i38)* @mac2, null, null, metadata !13, i32 35} ; [ DW_TAG_subprogram ]
!105 = metadata !{i32 786453, i32 0, metadata !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, metadata !106, i32 0, i32 0} ; [ DW_TAG_subroutine_type ]
!106 = metadata !{metadata !107, metadata !108, metadata !109, metadata !107}
!107 = metadata !{i32 786454, null, metadata !"imf2_acc_t", metadata !84, i32 59, i64 0, i64 0, i64 0, i32 0, metadata !95} ; [ DW_TAG_typedef ]
!108 = metadata !{i32 786454, null, metadata !"imf2_coef_t", metadata !84, i32 58, i64 0, i64 0, i64 0, i32 0, metadata !88} ; [ DW_TAG_typedef ]
!109 = metadata !{i32 786454, null, metadata !"imf2_data_t", metadata !84, i32 57, i64 0, i64 0, i64 0, i32 0, metadata !88} ; [ DW_TAG_typedef ]
!110 = metadata !{i32 786478, i32 0, metadata !84, metadata !"mac", metadata !"mac", metadata !"", metadata !84, i32 41, metadata !111, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, i48 (i18, i18, i48)* @mac, null, null, metadata !13, i32 45} ; [ DW_TAG_subprogram ]
!111 = metadata !{i32 786453, i32 0, metadata !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, metadata !112, i32 0, i32 0} ; [ DW_TAG_subroutine_type ]
!112 = metadata !{metadata !113, metadata !88, metadata !88, metadata !113}
!113 = metadata !{i32 786454, null, metadata !"int48", metadata !84, i32 50, i64 0, i64 0, i64 0, i32 0, metadata !114} ; [ DW_TAG_typedef ]
!114 = metadata !{i32 786468, null, metadata !"int48", null, i32 0, i64 48, i64 64, i64 0, i32 0, i32 5} ; [ DW_TAG_base_type ]
!115 = metadata !{i32 786478, i32 0, metadata !84, metadata !"symtap", metadata !"symtap", metadata !"", metadata !84, i32 50, metadata !116, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, null, null, null, metadata !13, i32 54} ; [ DW_TAG_subprogram ]
!116 = metadata !{i32 786453, i32 0, metadata !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, metadata !117, i32 0, i32 0} ; [ DW_TAG_subroutine_type ]
!117 = metadata !{metadata !87, metadata !88, metadata !88, metadata !88}
!118 = metadata !{metadata !119}
!119 = metadata !{metadata !38}
!120 = metadata !{i32 786449, i32 0, i32 1, metadata !"D:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/.autopilot/db/imf3.pragma.2.c", metadata !"d:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2", metadata !"clang version 3.1 ", i1 true, i1 false, metadata !"", i32 0, metadata !1, metadata !1, metadata !121, metadata !130} ; [ DW_TAG_compile_unit ]
!121 = metadata !{metadata !122}
!122 = metadata !{metadata !123}
!123 = metadata !{i32 786478, i32 0, metadata !124, metadata !"imf3", metadata !"imf3", metadata !"", metadata !124, i32 3, metadata !125, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, void (i18*, i18)* @imf3, null, null, metadata !13, i32 6} ; [ DW_TAG_subprogram ]
!124 = metadata !{i32 786473, metadata !"imf3.c", metadata !"d:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2", null} ; [ DW_TAG_file_type ]
!125 = metadata !{i32 786453, i32 0, metadata !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, metadata !126, i32 0, i32 0} ; [ DW_TAG_subroutine_type ]
!126 = metadata !{null, metadata !127, metadata !128}
!127 = metadata !{i32 786447, null, metadata !"", null, i32 0, i64 64, i64 64, i64 0, i32 0, metadata !128} ; [ DW_TAG_pointer_type ]
!128 = metadata !{i32 786454, null, metadata !"imf3_data_t", metadata !124, i32 62, i64 0, i64 0, i64 0, i32 0, metadata !129} ; [ DW_TAG_typedef ]
!129 = metadata !{i32 786454, null, metadata !"int18", metadata !124, i32 20, i64 0, i64 0, i64 0, i32 0, metadata !12} ; [ DW_TAG_typedef ]
!130 = metadata !{metadata !131}
!131 = metadata !{metadata !132, metadata !138, metadata !142, metadata !143, metadata !144, metadata !146, metadata !148, metadata !38}
!132 = metadata !{i32 786484, i32 0, metadata !123, metadata !"c", metadata !"c", metadata !"", metadata !124, i32 7, metadata !133, i32 1, i32 1, [6 x [2 x i18]]* @c.1} ; [ DW_TAG_variable ]
!133 = metadata !{i32 786433, null, metadata !"", null, i32 0, i64 384, i64 32, i32 0, i32 0, metadata !134, metadata !136, i32 0, i32 0} ; [ DW_TAG_array_type ]
!134 = metadata !{i32 786470, null, metadata !"", null, i32 0, i64 0, i64 0, i64 0, i32 0, metadata !135} ; [ DW_TAG_const_type ]
!135 = metadata !{i32 786454, null, metadata !"imf3_coef_t", metadata !124, i32 63, i64 0, i64 0, i64 0, i32 0, metadata !129} ; [ DW_TAG_typedef ]
!136 = metadata !{metadata !137, metadata !29}
!137 = metadata !{i32 786465, i64 0, i64 5}       ; [ DW_TAG_subrange_type ]
!138 = metadata !{i32 786484, i32 0, metadata !123, metadata !"shift_reg_p0", metadata !"shift_reg_p0", metadata !"", metadata !124, i32 13, metadata !139, i32 1, i32 1, [6 x [2 x i38]]* @shift_reg_p0} ; [ DW_TAG_variable ]
!139 = metadata !{i32 786433, null, metadata !"", null, i32 0, i64 768, i64 64, i32 0, i32 0, metadata !140, metadata !136, i32 0, i32 0} ; [ DW_TAG_array_type ]
!140 = metadata !{i32 786454, null, metadata !"imf3_acc_t", metadata !124, i32 64, i64 0, i64 0, i64 0, i32 0, metadata !141} ; [ DW_TAG_typedef ]
!141 = metadata !{i32 786454, null, metadata !"int38", metadata !124, i32 40, i64 0, i64 0, i64 0, i32 0, metadata !27} ; [ DW_TAG_typedef ]
!142 = metadata !{i32 786484, i32 0, metadata !123, metadata !"shift_reg_p1", metadata !"shift_reg_p1", metadata !"", metadata !124, i32 14, metadata !139, i32 1, i32 1, [6 x [2 x i38]]* @shift_reg_p1} ; [ DW_TAG_variable ]
!143 = metadata !{i32 786484, i32 0, metadata !123, metadata !"in", metadata !"in", metadata !"", metadata !124, i32 15, metadata !128, i32 1, i32 1, i18* @in.1} ; [ DW_TAG_variable ]
!144 = metadata !{i32 786484, i32 0, metadata !123, metadata !"init", metadata !"init", metadata !"", metadata !124, i32 18, metadata !145, i32 1, i32 1, i1* @init.2} ; [ DW_TAG_variable ]
!145 = metadata !{i32 786454, null, metadata !"uint1", metadata !124, i32 3, i64 0, i64 0, i64 0, i32 0, metadata !33} ; [ DW_TAG_typedef ]
!146 = metadata !{i32 786484, i32 0, metadata !123, metadata !"i", metadata !"i", metadata !"", metadata !124, i32 19, metadata !147, i32 1, i32 1, i6* @i.2} ; [ DW_TAG_variable ]
!147 = metadata !{i32 786454, null, metadata !"uint6", metadata !124, i32 8, i64 0, i64 0, i64 0, i32 0, metadata !37} ; [ DW_TAG_typedef ]
!148 = metadata !{i32 786484, i32 0, metadata !123, metadata !"j", metadata !"j", metadata !"", metadata !124, i32 20, metadata !147, i32 1, i32 1, i6* @j} ; [ DW_TAG_variable ]
!149 = metadata !{i32 786449, i32 0, i32 1, metadata !"D:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/.autopilot/db/imf2.pragma.2.c", metadata !"d:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2", metadata !"clang version 3.1 ", i1 true, i1 false, metadata !"", i32 0, metadata !1, metadata !1, metadata !150, metadata !159} ; [ DW_TAG_compile_unit ]
!150 = metadata !{metadata !151}
!151 = metadata !{metadata !152}
!152 = metadata !{i32 786478, i32 0, metadata !153, metadata !"imf2", metadata !"imf2", metadata !"", metadata !153, i32 3, metadata !154, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, void (i18*, i18)* @imf2, null, null, metadata !13, i32 6} ; [ DW_TAG_subprogram ]
!153 = metadata !{i32 786473, metadata !"imf2.c", metadata !"d:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2", null} ; [ DW_TAG_file_type ]
!154 = metadata !{i32 786453, i32 0, metadata !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, metadata !155, i32 0, i32 0} ; [ DW_TAG_subroutine_type ]
!155 = metadata !{null, metadata !156, metadata !157}
!156 = metadata !{i32 786447, null, metadata !"", null, i32 0, i64 64, i64 64, i64 0, i32 0, metadata !157} ; [ DW_TAG_pointer_type ]
!157 = metadata !{i32 786454, null, metadata !"imf2_data_t", metadata !153, i32 57, i64 0, i64 0, i64 0, i32 0, metadata !158} ; [ DW_TAG_typedef ]
!158 = metadata !{i32 786454, null, metadata !"int18", metadata !153, i32 20, i64 0, i64 0, i64 0, i32 0, metadata !12} ; [ DW_TAG_typedef ]
!159 = metadata !{metadata !160}
!160 = metadata !{metadata !161, metadata !167, metadata !173, metadata !174, metadata !176, metadata !179, metadata !180, metadata !38}
!161 = metadata !{i32 786484, i32 0, metadata !152, metadata !"c", metadata !"c", metadata !"", metadata !153, i32 7, metadata !162, i32 1, i32 1, [12 x i18]* @c.2} ; [ DW_TAG_variable ]
!162 = metadata !{i32 786433, null, metadata !"", null, i32 0, i64 384, i64 32, i32 0, i32 0, metadata !163, metadata !165, i32 0, i32 0} ; [ DW_TAG_array_type ]
!163 = metadata !{i32 786470, null, metadata !"", null, i32 0, i64 0, i64 0, i64 0, i32 0, metadata !164} ; [ DW_TAG_const_type ]
!164 = metadata !{i32 786454, null, metadata !"imf2_coef_t", metadata !153, i32 58, i64 0, i64 0, i64 0, i32 0, metadata !158} ; [ DW_TAG_typedef ]
!165 = metadata !{metadata !166}
!166 = metadata !{i32 786465, i64 0, i64 11}      ; [ DW_TAG_subrange_type ]
!167 = metadata !{i32 786484, i32 0, metadata !152, metadata !"shift_reg_p", metadata !"shift_reg_p", metadata !"", metadata !153, i32 13, metadata !168, i32 1, i32 1, [13 x [2 x i38]]* @shift_reg_p.1} ; [ DW_TAG_variable ]
!168 = metadata !{i32 786433, null, metadata !"", null, i32 0, i64 1664, i64 64, i32 0, i32 0, metadata !169, metadata !171, i32 0, i32 0} ; [ DW_TAG_array_type ]
!169 = metadata !{i32 786454, null, metadata !"imf2_acc_t", metadata !153, i32 59, i64 0, i64 0, i64 0, i32 0, metadata !170} ; [ DW_TAG_typedef ]
!170 = metadata !{i32 786454, null, metadata !"int38", metadata !153, i32 40, i64 0, i64 0, i64 0, i32 0, metadata !27} ; [ DW_TAG_typedef ]
!171 = metadata !{metadata !172, metadata !29}
!172 = metadata !{i32 786465, i64 0, i64 12}      ; [ DW_TAG_subrange_type ]
!173 = metadata !{i32 786484, i32 0, metadata !152, metadata !"in", metadata !"in", metadata !"", metadata !153, i32 14, metadata !157, i32 1, i32 1, i18* @in.2} ; [ DW_TAG_variable ]
!174 = metadata !{i32 786484, i32 0, metadata !152, metadata !"init", metadata !"init", metadata !"", metadata !153, i32 17, metadata !175, i32 1, i32 1, i1* @init.3} ; [ DW_TAG_variable ]
!175 = metadata !{i32 786454, null, metadata !"uint1", metadata !153, i32 3, i64 0, i64 0, i64 0, i32 0, metadata !33} ; [ DW_TAG_typedef ]
!176 = metadata !{i32 786484, i32 0, metadata !152, metadata !"cnt", metadata !"cnt", metadata !"", metadata !153, i32 18, metadata !177, i32 1, i32 1, i2* @cnt} ; [ DW_TAG_variable ]
!177 = metadata !{i32 786454, null, metadata !"uint2", metadata !153, i32 4, i64 0, i64 0, i64 0, i32 0, metadata !178} ; [ DW_TAG_typedef ]
!178 = metadata !{i32 786468, null, metadata !"uint2", null, i32 0, i64 2, i64 2, i64 0, i32 0, i32 7} ; [ DW_TAG_base_type ]
!179 = metadata !{i32 786484, i32 0, metadata !152, metadata !"ch", metadata !"ch", metadata !"", metadata !153, i32 19, metadata !175, i32 1, i32 1, i1* @ch.2} ; [ DW_TAG_variable ]
!180 = metadata !{i32 786484, i32 0, metadata !152, metadata !"i", metadata !"i", metadata !"", metadata !153, i32 20, metadata !181, i32 1, i32 1, i4* @i.3} ; [ DW_TAG_variable ]
!181 = metadata !{i32 786454, null, metadata !"uint4", metadata !153, i32 6, i64 0, i64 0, i64 0, i32 0, metadata !75} ; [ DW_TAG_typedef ]
!182 = metadata !{i32 786449, i32 0, i32 1, metadata !"D:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/.autopilot/db/imf1.pragma.2.c", metadata !"d:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2", metadata !"clang version 3.1 ", i1 true, i1 false, metadata !"", i32 0, metadata !1, metadata !1, metadata !183, metadata !192} ; [ DW_TAG_compile_unit ]
!183 = metadata !{metadata !184}
!184 = metadata !{metadata !185}
!185 = metadata !{i32 786478, i32 0, metadata !186, metadata !"imf1", metadata !"imf1", metadata !"", metadata !186, i32 3, metadata !187, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, void (i18*, i18)* @imf1, null, null, metadata !13, i32 6} ; [ DW_TAG_subprogram ]
!186 = metadata !{i32 786473, metadata !"imf1.c", metadata !"d:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2", null} ; [ DW_TAG_file_type ]
!187 = metadata !{i32 786453, i32 0, metadata !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, metadata !188, i32 0, i32 0} ; [ DW_TAG_subroutine_type ]
!188 = metadata !{null, metadata !189, metadata !190}
!189 = metadata !{i32 786447, null, metadata !"", null, i32 0, i64 64, i64 64, i64 0, i32 0, metadata !190} ; [ DW_TAG_pointer_type ]
!190 = metadata !{i32 786454, null, metadata !"imf1_data_t", metadata !186, i32 52, i64 0, i64 0, i64 0, i32 0, metadata !191} ; [ DW_TAG_typedef ]
!191 = metadata !{i32 786454, null, metadata !"int18", metadata !186, i32 20, i64 0, i64 0, i64 0, i32 0, metadata !12} ; [ DW_TAG_typedef ]
!192 = metadata !{metadata !193}
!193 = metadata !{metadata !194, metadata !200, metadata !206, metadata !207, metadata !209, metadata !210, metadata !211, metadata !38}
!194 = metadata !{i32 786484, i32 0, metadata !185, metadata !"c", metadata !"c", metadata !"", metadata !186, i32 7, metadata !195, i32 1, i32 1, [24 x i18]* @c.3} ; [ DW_TAG_variable ]
!195 = metadata !{i32 786433, null, metadata !"", null, i32 0, i64 768, i64 32, i32 0, i32 0, metadata !196, metadata !198, i32 0, i32 0} ; [ DW_TAG_array_type ]
!196 = metadata !{i32 786470, null, metadata !"", null, i32 0, i64 0, i64 0, i64 0, i32 0, metadata !197} ; [ DW_TAG_const_type ]
!197 = metadata !{i32 786454, null, metadata !"imf1_coef_t", metadata !186, i32 53, i64 0, i64 0, i64 0, i32 0, metadata !191} ; [ DW_TAG_typedef ]
!198 = metadata !{metadata !199}
!199 = metadata !{i32 786465, i64 0, i64 23}      ; [ DW_TAG_subrange_type ]
!200 = metadata !{i32 786484, i32 0, metadata !185, metadata !"shift_reg_p", metadata !"shift_reg_p", metadata !"", metadata !186, i32 13, metadata !201, i32 1, i32 1, [25 x [2 x i38]]* @shift_reg_p.2} ; [ DW_TAG_variable ]
!201 = metadata !{i32 786433, null, metadata !"", null, i32 0, i64 3200, i64 64, i32 0, i32 0, metadata !202, metadata !204, i32 0, i32 0} ; [ DW_TAG_array_type ]
!202 = metadata !{i32 786454, null, metadata !"imf1_acc_t", metadata !186, i32 54, i64 0, i64 0, i64 0, i32 0, metadata !203} ; [ DW_TAG_typedef ]
!203 = metadata !{i32 786454, null, metadata !"int38", metadata !186, i32 40, i64 0, i64 0, i64 0, i32 0, metadata !27} ; [ DW_TAG_typedef ]
!204 = metadata !{metadata !205, metadata !29}
!205 = metadata !{i32 786465, i64 0, i64 24}      ; [ DW_TAG_subrange_type ]
!206 = metadata !{i32 786484, i32 0, metadata !185, metadata !"in", metadata !"in", metadata !"", metadata !186, i32 14, metadata !190, i32 1, i32 1, i18* @in.3} ; [ DW_TAG_variable ]
!207 = metadata !{i32 786484, i32 0, metadata !185, metadata !"init", metadata !"init", metadata !"", metadata !186, i32 15, metadata !208, i32 1, i32 1, i1* @init.4} ; [ DW_TAG_variable ]
!208 = metadata !{i32 786454, null, metadata !"uint1", metadata !186, i32 3, i64 0, i64 0, i64 0, i32 0, metadata !33} ; [ DW_TAG_typedef ]
!209 = metadata !{i32 786484, i32 0, metadata !185, metadata !"cnt", metadata !"cnt", metadata !"", metadata !186, i32 16, metadata !208, i32 1, i32 1, i1* @cnt.1} ; [ DW_TAG_variable ]
!210 = metadata !{i32 786484, i32 0, metadata !185, metadata !"ch", metadata !"ch", metadata !"", metadata !186, i32 17, metadata !208, i32 1, i32 1, i1* @ch.3} ; [ DW_TAG_variable ]
!211 = metadata !{i32 786484, i32 0, metadata !185, metadata !"i", metadata !"i", metadata !"", metadata !186, i32 18, metadata !212, i32 1, i32 1, i5* @i.4} ; [ DW_TAG_variable ]
!212 = metadata !{i32 786454, null, metadata !"uint5", metadata !186, i32 7, i64 0, i64 0, i64 0, i32 0, metadata !213} ; [ DW_TAG_typedef ]
!213 = metadata !{i32 786468, null, metadata !"uint5", null, i32 0, i64 5, i64 8, i64 0, i32 0, i32 7} ; [ DW_TAG_base_type ]
!214 = metadata !{i32 786449, i32 0, i32 1, metadata !"D:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/.autopilot/db/duc.pragma.2.c", metadata !"d:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2", metadata !"clang version 3.1 ", i1 true, i1 false, metadata !"", i32 0, metadata !1, metadata !1, metadata !215, metadata !1} ; [ DW_TAG_compile_unit ]
!215 = metadata !{metadata !216}
!216 = metadata !{metadata !217}
!217 = metadata !{i32 786478, i32 0, metadata !218, metadata !"duc", metadata !"duc", metadata !"", metadata !218, i32 3, metadata !219, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, void (i18, i16, i18*, i18*)* @duc, null, null, metadata !13, i32 8} ; [ DW_TAG_subprogram ]
!218 = metadata !{i32 786473, metadata !"duc.c", metadata !"d:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2", null} ; [ DW_TAG_file_type ]
!219 = metadata !{i32 786453, i32 0, metadata !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, metadata !220, i32 0, i32 0} ; [ DW_TAG_subroutine_type ]
!220 = metadata !{null, metadata !221, metadata !223, metadata !225, metadata !225}
!221 = metadata !{i32 786454, null, metadata !"srrc_data_t", metadata !218, i32 47, i64 0, i64 0, i64 0, i32 0, metadata !222} ; [ DW_TAG_typedef ]
!222 = metadata !{i32 786454, null, metadata !"int18", metadata !218, i32 20, i64 0, i64 0, i64 0, i32 0, metadata !12} ; [ DW_TAG_typedef ]
!223 = metadata !{i32 786454, null, metadata !"acc_t", metadata !218, i32 40, i64 0, i64 0, i64 0, i32 0, metadata !224} ; [ DW_TAG_typedef ]
!224 = metadata !{i32 786454, null, metadata !"uint16", metadata !218, i32 18, i64 0, i64 0, i64 0, i32 0, metadata !61} ; [ DW_TAG_typedef ]
!225 = metadata !{i32 786447, null, metadata !"", null, i32 0, i64 64, i64 64, i64 0, i32 0, metadata !226} ; [ DW_TAG_pointer_type ]
!226 = metadata !{i32 786454, null, metadata !"mix_data_t", metadata !218, i32 66, i64 0, i64 0, i64 0, i32 0, metadata !222} ; [ DW_TAG_typedef ]
!227 = metadata !{i32 786449, i32 0, i32 1, metadata !"D:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/.autopilot/db/dds.pragma.2.c", metadata !"d:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2", metadata !"clang version 3.1 ", i1 true, i1 false, metadata !"", i32 0, metadata !1, metadata !1, metadata !228, metadata !240} ; [ DW_TAG_compile_unit ]
!228 = metadata !{metadata !229}
!229 = metadata !{metadata !230}
!230 = metadata !{i32 786478, i32 0, metadata !231, metadata !"dds", metadata !"dds", metadata !"", metadata !231, i32 3, metadata !232, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, void (i16, i16*, i16*)* @dds, null, null, metadata !13, i32 7} ; [ DW_TAG_subprogram ]
!231 = metadata !{i32 786473, metadata !"dds.c", metadata !"d:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2", null} ; [ DW_TAG_file_type ]
!232 = metadata !{i32 786453, i32 0, metadata !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, metadata !233, i32 0, i32 0} ; [ DW_TAG_subroutine_type ]
!233 = metadata !{null, metadata !234, metadata !236, metadata !236}
!234 = metadata !{i32 786454, null, metadata !"acc_t", metadata !231, i32 40, i64 0, i64 0, i64 0, i32 0, metadata !235} ; [ DW_TAG_typedef ]
!235 = metadata !{i32 786454, null, metadata !"uint16", metadata !231, i32 18, i64 0, i64 0, i64 0, i32 0, metadata !61} ; [ DW_TAG_typedef ]
!236 = metadata !{i32 786447, null, metadata !"", null, i32 0, i64 64, i64 64, i64 0, i32 0, metadata !237} ; [ DW_TAG_pointer_type ]
!237 = metadata !{i32 786454, null, metadata !"dds_t", metadata !231, i32 42, i64 0, i64 0, i64 0, i32 0, metadata !238} ; [ DW_TAG_typedef ]
!238 = metadata !{i32 786454, null, metadata !"int16", metadata !231, i32 18, i64 0, i64 0, i64 0, i32 0, metadata !239} ; [ DW_TAG_typedef ]
!239 = metadata !{i32 786468, null, metadata !"int16", null, i32 0, i64 16, i64 16, i64 0, i32 0, i32 5} ; [ DW_TAG_base_type ]
!240 = metadata !{metadata !241}
!241 = metadata !{metadata !242, metadata !243, metadata !38}
!242 = metadata !{i32 786484, i32 0, metadata !230, metadata !"acc", metadata !"acc", metadata !"", metadata !231, i32 8, metadata !234, i32 1, i32 1, i16* @acc} ; [ DW_TAG_variable ]
!243 = metadata !{i32 786484, i32 0, metadata !230, metadata !"dds_table", metadata !"dds_table", metadata !"", metadata !231, i32 9, metadata !244, i32 1, i32 1, [32 x i16]* @dds_table} ; [ DW_TAG_variable ]
!244 = metadata !{i32 786433, null, metadata !"", null, i32 0, i64 512, i64 16, i32 0, i32 0, metadata !245, metadata !246, i32 0, i32 0} ; [ DW_TAG_array_type ]
!245 = metadata !{i32 786470, null, metadata !"", null, i32 0, i64 0, i64 0, i64 0, i32 0, metadata !237} ; [ DW_TAG_const_type ]
!246 = metadata !{metadata !247}
!247 = metadata !{i32 786465, i64 0, i64 31}      ; [ DW_TAG_subrange_type ]
!248 = metadata !{i32 786689, metadata !5, metadata !"y", metadata !6, i32 16777220, metadata !9, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!249 = metadata !{i32 4, i32 16, metadata !5, null}
!250 = metadata !{i32 786689, metadata !5, metadata !"x", metadata !6, i32 33554437, metadata !10, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!251 = metadata !{i32 5, i32 15, metadata !5, null}
!252 = metadata !{i32 20, i32 3, metadata !253, null}
!253 = metadata !{i32 786443, metadata !5, i32 6, i32 5, metadata !6, i32 0} ; [ DW_TAG_lexical_block ]
!254 = metadata !{i32 20, i32 13, metadata !253, null}
!255 = metadata !{i32 21, i32 18, metadata !253, null}
!256 = metadata !{i32 786688, metadata !253, metadata !"inc", metadata !6, i32 21, metadata !36, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!257 = metadata !{i32 23, i32 9, metadata !253, null}
!258 = metadata !{i32 786688, metadata !253, metadata !"acc", metadata !6, i32 16, metadata !25, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!259 = metadata !{i32 25, i32 3, metadata !253, null}
!260 = metadata !{i32 26, i32 3, metadata !253, null}
!261 = metadata !{i32 27, i32 5, metadata !262, null}
!262 = metadata !{i32 786443, metadata !253, i32 26, i32 14, metadata !6, i32 1} ; [ DW_TAG_lexical_block ]
!263 = metadata !{i32 27, i32 13, metadata !262, null}
!264 = metadata !{i32 28, i32 5, metadata !262, null}
!265 = metadata !{i32 29, i32 3, metadata !262, null}
!266 = metadata !{i32 32, i32 3, metadata !253, null}
!267 = metadata !{i32 33, i32 5, metadata !268, null}
!268 = metadata !{i32 786443, metadata !253, i32 32, i32 22, metadata !6, i32 2} ; [ DW_TAG_lexical_block ]
!269 = metadata !{i32 34, i32 3, metadata !268, null}
!270 = metadata !{i32 35, i32 3, metadata !253, null}
!271 = metadata !{i32 36, i32 1, metadata !253, null}
!272 = metadata !{i32 786689, metadata !44, metadata !"a", metadata !45, i32 16777220, metadata !50, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!273 = metadata !{i32 4, i32 24, metadata !44, null}
!274 = metadata !{i32 786689, metadata !44, metadata !"b", metadata !45, i32 33554436, metadata !50, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!275 = metadata !{i32 4, i32 33, metadata !44, null}
!276 = metadata !{i32 786689, metadata !44, metadata !"c", metadata !45, i32 50331652, metadata !50, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!277 = metadata !{i32 4, i32 42, metadata !44, null}
!278 = metadata !{i32 7, i32 20, metadata !279, null}
!279 = metadata !{i32 786443, metadata !44, i32 5, i32 1, metadata !45, i32 0} ; [ DW_TAG_lexical_block ]
!280 = metadata !{i32 786688, metadata !279, metadata !"tmp", metadata !45, i32 7, metadata !281, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!281 = metadata !{i32 786454, null, metadata !"int19", metadata !45, i32 21, i64 0, i64 0, i64 0, i32 0, metadata !90} ; [ DW_TAG_typedef ]
!282 = metadata !{i32 8, i32 13, metadata !279, null}
!283 = metadata !{i32 786688, metadata !279, metadata !"m", metadata !45, i32 8, metadata !48, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!284 = metadata !{i32 9, i32 3, metadata !279, null}
!285 = metadata !{i32 786689, metadata !51, metadata !"a", metadata !45, i32 16777229, metadata !50, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!286 = metadata !{i32 13, i32 24, metadata !51, null}
!287 = metadata !{i32 786689, metadata !51, metadata !"b", metadata !45, i32 33554445, metadata !50, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!288 = metadata !{i32 13, i32 33, metadata !51, null}
!289 = metadata !{i32 786689, metadata !51, metadata !"c", metadata !45, i32 50331661, metadata !50, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!290 = metadata !{i32 13, i32 42, metadata !51, null}
!291 = metadata !{i32 16, i32 20, metadata !292, null}
!292 = metadata !{i32 786443, metadata !51, i32 14, i32 1, metadata !45, i32 1} ; [ DW_TAG_lexical_block ]
!293 = metadata !{i32 786688, metadata !292, metadata !"tmp", metadata !45, i32 16, metadata !281, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!294 = metadata !{i32 17, i32 13, metadata !292, null}
!295 = metadata !{i32 786688, metadata !292, metadata !"m", metadata !45, i32 17, metadata !48, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!296 = metadata !{i32 18, i32 3, metadata !292, null}
!297 = metadata !{i32 786689, metadata !56, metadata !"freq", metadata !45, i32 16777238, metadata !59, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!298 = metadata !{i32 22, i32 9, metadata !56, null}
!299 = metadata !{i32 786689, metadata !56, metadata !"Din", metadata !45, i32 33554455, metadata !62, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!300 = metadata !{i32 23, i32 14, metadata !56, null}
!301 = metadata !{i32 786689, metadata !56, metadata !"Dout_I", metadata !45, i32 50331672, metadata !63, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!302 = metadata !{i32 24, i32 15, metadata !56, null}
!303 = metadata !{i32 786689, metadata !56, metadata !"Dout_Q", metadata !45, i32 67108889, metadata !63, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!304 = metadata !{i32 25, i32 15, metadata !56, null}
!305 = metadata !{i32 786688, metadata !306, metadata !"cosine", metadata !45, i32 29, metadata !307, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!306 = metadata !{i32 786443, metadata !56, i32 26, i32 5, metadata !45, i32 2} ; [ DW_TAG_lexical_block ]
!307 = metadata !{i32 786454, null, metadata !"dds_t", metadata !45, i32 42, i64 0, i64 0, i64 0, i32 0, metadata !308} ; [ DW_TAG_typedef ]
!308 = metadata !{i32 786454, null, metadata !"int16", metadata !45, i32 18, i64 0, i64 0, i64 0, i32 0, metadata !239} ; [ DW_TAG_typedef ]
!309 = metadata !{i32 29, i32 9, metadata !306, null}
!310 = metadata !{i32 786688, metadata !306, metadata !"sine", metadata !45, i32 29, metadata !307, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!311 = metadata !{i32 29, i32 17, metadata !306, null}
!312 = metadata !{i32 37, i32 20, metadata !306, null}
!313 = metadata !{i32 786688, metadata !306, metadata !"inc", metadata !45, i32 37, metadata !77, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!314 = metadata !{i32 38, i32 25, metadata !306, null}
!315 = metadata !{i32 786688, metadata !306, metadata !"valid_in", metadata !45, i32 38, metadata !72, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!316 = metadata !{i32 39, i32 35, metadata !306, null}
!317 = metadata !{i32 786688, metadata !306, metadata !"freq_dds", metadata !45, i32 39, metadata !59, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!318 = metadata !{i32 45, i32 3, metadata !306, null}
!319 = metadata !{i32 46, i32 5, metadata !320, null}
!320 = metadata !{i32 786443, metadata !306, i32 45, i32 23, metadata !45, i32 3} ; [ DW_TAG_lexical_block ]
!321 = metadata !{i32 47, i32 3, metadata !320, null}
!322 = metadata !{i32 48, i32 8, metadata !306, null}
!323 = metadata !{i32 49, i32 5, metadata !324, null}
!324 = metadata !{i32 786443, metadata !306, i32 48, i32 22, metadata !45, i32 4} ; [ DW_TAG_lexical_block ]
!325 = metadata !{i32 50, i32 5, metadata !324, null}
!326 = metadata !{i32 786688, metadata !306, metadata !"Din_re", metadata !45, i32 27, metadata !62, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!327 = metadata !{i32 58, i32 17, metadata !324, null}
!328 = metadata !{i32 786688, metadata !324, metadata !"tmp", metadata !45, i32 58, metadata !329, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!329 = metadata !{i32 786454, null, metadata !"int34", metadata !45, i32 36, i64 0, i64 0, i64 0, i32 0, metadata !330} ; [ DW_TAG_typedef ]
!330 = metadata !{i32 786468, null, metadata !"int34", null, i32 0, i64 34, i64 64, i64 0, i32 0, i32 5} ; [ DW_TAG_base_type ]
!331 = metadata !{i32 59, i32 5, metadata !324, null}
!332 = metadata !{i32 59, i32 22, metadata !324, null}
!333 = metadata !{i32 60, i32 5, metadata !324, null}
!334 = metadata !{i32 60, i32 22, metadata !324, null}
!335 = metadata !{i32 62, i32 5, metadata !324, null}
!336 = metadata !{i32 64, i32 7, metadata !337, null}
!337 = metadata !{i32 786443, metadata !324, i32 63, i32 5, metadata !45, i32 5} ; [ DW_TAG_lexical_block ]
!338 = metadata !{i32 65, i32 5, metadata !337, null}
!339 = metadata !{i32 66, i32 3, metadata !324, null}
!340 = metadata !{i32 68, i32 3, metadata !306, null}
!341 = metadata !{i32 68, i32 19, metadata !342, null}
!342 = metadata !{i32 786443, metadata !306, i32 68, i32 17, metadata !45, i32 6} ; [ DW_TAG_lexical_block ]
!343 = metadata !{i32 68, i32 29, metadata !342, null}
!344 = metadata !{i32 69, i32 3, metadata !306, null}
!345 = metadata !{i32 69, i32 17, metadata !306, null}
!346 = metadata !{i32 70, i32 3, metadata !306, null}
!347 = metadata !{i32 71, i32 1, metadata !306, null}
!348 = metadata !{i32 786689, metadata !83, metadata !"c", metadata !84, i32 16777220, metadata !88, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!349 = metadata !{i32 4, i32 9, metadata !83, null}
!350 = metadata !{i32 786689, metadata !83, metadata !"d", metadata !84, i32 33554437, metadata !89, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!351 = metadata !{i32 5, i32 9, metadata !83, null}
!352 = metadata !{i32 7, i32 40, metadata !353, null}
!353 = metadata !{i32 786443, metadata !83, i32 6, i32 5, metadata !84, i32 0} ; [ DW_TAG_lexical_block ]
!354 = metadata !{i32 786688, metadata !353, metadata !"m", metadata !84, i32 7, metadata !87, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!355 = metadata !{i32 8, i32 5, metadata !353, null}
!356 = metadata !{i32 786689, metadata !91, metadata !"c", metadata !84, i32 16777228, metadata !88, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!357 = metadata !{i32 12, i32 9, metadata !91, null}
!358 = metadata !{i32 786689, metadata !91, metadata !"d", metadata !84, i32 33554445, metadata !88, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!359 = metadata !{i32 13, i32 9, metadata !91, null}
!360 = metadata !{i32 786689, metadata !91, metadata !"s", metadata !84, i32 50331662, metadata !96, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!361 = metadata !{i32 14, i32 9, metadata !91, null}
!362 = metadata !{i32 16, i32 40, metadata !363, null}
!363 = metadata !{i32 786443, metadata !91, i32 15, i32 5, metadata !84, i32 1} ; [ DW_TAG_lexical_block ]
!364 = metadata !{i32 786688, metadata !363, metadata !"m", metadata !84, i32 16, metadata !365, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!365 = metadata !{i32 786454, null, metadata !"int36", metadata !84, i32 38, i64 0, i64 0, i64 0, i32 0, metadata !55} ; [ DW_TAG_typedef ]
!366 = metadata !{i32 17, i32 22, metadata !363, null}
!367 = metadata !{i32 18, i32 5, metadata !363, null}
!368 = metadata !{i32 786689, metadata !98, metadata !"c", metadata !84, i32 16777238, metadata !102, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!369 = metadata !{i32 22, i32 15, metadata !98, null}
!370 = metadata !{i32 786689, metadata !98, metadata !"d", metadata !84, i32 33554455, metadata !103, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!371 = metadata !{i32 23, i32 15, metadata !98, null}
!372 = metadata !{i32 786689, metadata !98, metadata !"s", metadata !84, i32 50331672, metadata !101, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!373 = metadata !{i32 24, i32 14, metadata !98, null}
!374 = metadata !{i32 26, i32 40, metadata !375, null}
!375 = metadata !{i32 786443, metadata !98, i32 25, i32 5, metadata !84, i32 2} ; [ DW_TAG_lexical_block ]
!376 = metadata !{i32 786688, metadata !375, metadata !"m", metadata !84, i32 26, metadata !365, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!377 = metadata !{i32 27, i32 27, metadata !375, null}
!378 = metadata !{i32 786688, metadata !375, metadata !"sum", metadata !84, i32 27, metadata !101, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!379 = metadata !{i32 28, i32 5, metadata !375, null}
!380 = metadata !{i32 786689, metadata !104, metadata !"c", metadata !84, i32 16777248, metadata !108, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!381 = metadata !{i32 32, i32 15, metadata !104, null}
!382 = metadata !{i32 786689, metadata !104, metadata !"d", metadata !84, i32 33554465, metadata !109, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!383 = metadata !{i32 33, i32 15, metadata !104, null}
!384 = metadata !{i32 786689, metadata !104, metadata !"s", metadata !84, i32 50331682, metadata !107, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!385 = metadata !{i32 34, i32 14, metadata !104, null}
!386 = metadata !{i32 36, i32 40, metadata !387, null}
!387 = metadata !{i32 786443, metadata !104, i32 35, i32 5, metadata !84, i32 3} ; [ DW_TAG_lexical_block ]
!388 = metadata !{i32 786688, metadata !387, metadata !"m", metadata !84, i32 36, metadata !365, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!389 = metadata !{i32 37, i32 27, metadata !387, null}
!390 = metadata !{i32 786688, metadata !387, metadata !"sum", metadata !84, i32 37, metadata !107, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!391 = metadata !{i32 38, i32 5, metadata !387, null}
!392 = metadata !{i32 786689, metadata !110, metadata !"c", metadata !84, i32 16777258, metadata !88, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!393 = metadata !{i32 42, i32 9, metadata !110, null}
!394 = metadata !{i32 786689, metadata !110, metadata !"d", metadata !84, i32 33554475, metadata !88, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!395 = metadata !{i32 43, i32 9, metadata !110, null}
!396 = metadata !{i32 786689, metadata !110, metadata !"s", metadata !84, i32 50331692, metadata !113, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!397 = metadata !{i32 44, i32 9, metadata !110, null}
!398 = metadata !{i32 46, i32 40, metadata !399, null}
!399 = metadata !{i32 786443, metadata !110, i32 45, i32 5, metadata !84, i32 4} ; [ DW_TAG_lexical_block ]
!400 = metadata !{i32 786688, metadata !399, metadata !"m", metadata !84, i32 46, metadata !365, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!401 = metadata !{i32 47, i32 5, metadata !399, null}
!402 = metadata !{i32 786689, metadata !123, metadata !"y", metadata !124, i32 16777220, metadata !127, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!403 = metadata !{i32 4, i32 16, metadata !123, null}
!404 = metadata !{i32 786689, metadata !123, metadata !"x", metadata !124, i32 33554437, metadata !128, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!405 = metadata !{i32 5, i32 15, metadata !123, null}
!406 = metadata !{i32 25, i32 3, metadata !407, null}
!407 = metadata !{i32 786443, metadata !123, i32 6, i32 5, metadata !124, i32 0} ; [ DW_TAG_lexical_block ]
!408 = metadata !{i32 26, i32 5, metadata !409, null}
!409 = metadata !{i32 786443, metadata !407, i32 25, i32 13, metadata !124, i32 1} ; [ DW_TAG_lexical_block ]
!410 = metadata !{i32 27, i32 3, metadata !409, null}
!411 = metadata !{i32 28, i32 18, metadata !407, null}
!412 = metadata !{i32 786688, metadata !407, metadata !"inc", metadata !124, i32 28, metadata !147, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!413 = metadata !{i32 30, i32 36, metadata !414, null}
!414 = metadata !{i32 786443, metadata !407, i32 30, i32 10, metadata !124, i32 2} ; [ DW_TAG_lexical_block ]
!415 = metadata !{i32 786688, metadata !414, metadata !"__Val2__", metadata !124, i32 30, metadata !147, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!416 = metadata !{i32 30, i32 64, metadata !414, null}
!417 = metadata !{i32 786688, metadata !414, metadata !"__Result__", metadata !124, i32 30, metadata !147, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!418 = metadata !{i32 786688, metadata !407, metadata !"ch", metadata !124, i32 22, metadata !145, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!419 = metadata !{i32 30, i32 153, metadata !414, null}
!420 = metadata !{i32 32, i32 12, metadata !407, null}
!421 = metadata !{i32 786688, metadata !407, metadata !"acc0", metadata !124, i32 16, metadata !140, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!422 = metadata !{i32 33, i32 12, metadata !407, null}
!423 = metadata !{i32 786688, metadata !407, metadata !"acc1", metadata !124, i32 17, metadata !140, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!424 = metadata !{i32 35, i32 5, metadata !407, null}
!425 = metadata !{i32 36, i32 5, metadata !407, null}
!426 = metadata !{i32 38, i32 5, metadata !407, null}
!427 = metadata !{i32 39, i32 5, metadata !407, null}
!428 = metadata !{i32 40, i32 7, metadata !407, null}
!429 = metadata !{i32 41, i32 5, metadata !407, null}
!430 = metadata !{i32 42, i32 7, metadata !407, null}
!431 = metadata !{i32 44, i32 5, metadata !407, null}
!432 = metadata !{i32 45, i32 1, metadata !407, null}
!433 = metadata !{i32 786689, metadata !152, metadata !"y", metadata !153, i32 16777220, metadata !156, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!434 = metadata !{i32 4, i32 16, metadata !152, null}
!435 = metadata !{i32 786689, metadata !152, metadata !"x", metadata !153, i32 33554437, metadata !157, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!436 = metadata !{i32 5, i32 15, metadata !152, null}
!437 = metadata !{i32 24, i32 3, metadata !438, null}
!438 = metadata !{i32 786443, metadata !152, i32 6, i32 5, metadata !153, i32 0} ; [ DW_TAG_lexical_block ]
!439 = metadata !{i32 25, i32 5, metadata !440, null}
!440 = metadata !{i32 786443, metadata !438, i32 24, i32 13, metadata !153, i32 1} ; [ DW_TAG_lexical_block ]
!441 = metadata !{i32 26, i32 3, metadata !440, null}
!442 = metadata !{i32 27, i32 18, metadata !438, null}
!443 = metadata !{i32 786688, metadata !438, metadata !"inc", metadata !153, i32 27, metadata !181, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!444 = metadata !{i32 29, i32 9, metadata !438, null}
!445 = metadata !{i32 786688, metadata !438, metadata !"acc", metadata !153, i32 15, metadata !169, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!446 = metadata !{i32 31, i32 3, metadata !438, null}
!447 = metadata !{i32 32, i32 3, metadata !438, null}
!448 = metadata !{i32 33, i32 5, metadata !449, null}
!449 = metadata !{i32 786443, metadata !438, i32 32, i32 14, metadata !153, i32 2} ; [ DW_TAG_lexical_block ]
!450 = metadata !{i32 34, i32 7, metadata !451, null}
!451 = metadata !{i32 786443, metadata !449, i32 33, i32 19, metadata !153, i32 3} ; [ DW_TAG_lexical_block ]
!452 = metadata !{i32 34, i32 15, metadata !451, null}
!453 = metadata !{i32 35, i32 7, metadata !451, null}
!454 = metadata !{i32 36, i32 5, metadata !451, null}
!455 = metadata !{i32 37, i32 5, metadata !449, null}
!456 = metadata !{i32 38, i32 3, metadata !449, null}
!457 = metadata !{i32 40, i32 3, metadata !438, null}
!458 = metadata !{i32 42, i32 5, metadata !459, null}
!459 = metadata !{i32 786443, metadata !438, i32 41, i32 3, metadata !153, i32 4} ; [ DW_TAG_lexical_block ]
!460 = metadata !{i32 43, i32 3, metadata !459, null}
!461 = metadata !{i32 45, i32 3, metadata !438, null}
!462 = metadata !{i32 46, i32 1, metadata !438, null}
!463 = metadata !{i32 786689, metadata !185, metadata !"y", metadata !186, i32 16777220, metadata !189, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!464 = metadata !{i32 4, i32 16, metadata !185, null}
!465 = metadata !{i32 786689, metadata !185, metadata !"x", metadata !186, i32 33554437, metadata !190, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!466 = metadata !{i32 5, i32 15, metadata !185, null}
!467 = metadata !{i32 24, i32 3, metadata !468, null}
!468 = metadata !{i32 786443, metadata !185, i32 6, i32 5, metadata !186, i32 0} ; [ DW_TAG_lexical_block ]
!469 = metadata !{i32 25, i32 5, metadata !470, null}
!470 = metadata !{i32 786443, metadata !468, i32 24, i32 13, metadata !186, i32 1} ; [ DW_TAG_lexical_block ]
!471 = metadata !{i32 26, i32 3, metadata !470, null}
!472 = metadata !{i32 27, i32 18, metadata !468, null}
!473 = metadata !{i32 786688, metadata !468, metadata !"inc", metadata !186, i32 27, metadata !212, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!474 = metadata !{i32 30, i32 9, metadata !468, null}
!475 = metadata !{i32 786688, metadata !468, metadata !"acc", metadata !186, i32 20, metadata !202, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!476 = metadata !{i32 32, i32 3, metadata !468, null}
!477 = metadata !{i32 33, i32 3, metadata !468, null}
!478 = metadata !{i32 34, i32 5, metadata !479, null}
!479 = metadata !{i32 786443, metadata !468, i32 33, i32 14, metadata !186, i32 2} ; [ DW_TAG_lexical_block ]
!480 = metadata !{i32 34, i32 13, metadata !479, null}
!481 = metadata !{i32 35, i32 5, metadata !479, null}
!482 = metadata !{i32 36, i32 5, metadata !479, null}
!483 = metadata !{i32 37, i32 3, metadata !479, null}
!484 = metadata !{i32 39, i32 3, metadata !468, null}
!485 = metadata !{i32 41, i32 5, metadata !486, null}
!486 = metadata !{i32 786443, metadata !468, i32 40, i32 3, metadata !186, i32 3} ; [ DW_TAG_lexical_block ]
!487 = metadata !{i32 42, i32 3, metadata !486, null}
!488 = metadata !{i32 44, i32 3, metadata !468, null}
!489 = metadata !{i32 45, i32 1, metadata !468, null}
!490 = metadata !{i32 786689, metadata !217, metadata !"din_i", metadata !218, i32 16777220, metadata !221, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!491 = metadata !{i32 4, i32 15, metadata !217, null}
!492 = metadata !{i32 786689, metadata !217, metadata !"freq", metadata !218, i32 33554437, metadata !223, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!493 = metadata !{i32 5, i32 9, metadata !217, null}
!494 = metadata !{i32 786689, metadata !217, metadata !"dout_i", metadata !218, i32 50331654, metadata !225, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!495 = metadata !{i32 6, i32 15, metadata !217, null}
!496 = metadata !{i32 786689, metadata !217, metadata !"dout_q", metadata !218, i32 67108871, metadata !225, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!497 = metadata !{i32 7, i32 15, metadata !217, null}
!498 = metadata !{i32 786688, metadata !499, metadata !"srrc_o", metadata !218, i32 10, metadata !221, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!499 = metadata !{i32 786443, metadata !217, i32 8, i32 5, metadata !218, i32 0} ; [ DW_TAG_lexical_block ]
!500 = metadata !{i32 10, i32 15, metadata !499, null}
!501 = metadata !{i32 786688, metadata !499, metadata !"imf1_o", metadata !218, i32 11, metadata !502, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!502 = metadata !{i32 786454, null, metadata !"imf1_data_t", metadata !218, i32 52, i64 0, i64 0, i64 0, i32 0, metadata !222} ; [ DW_TAG_typedef ]
!503 = metadata !{i32 11, i32 15, metadata !499, null}
!504 = metadata !{i32 786688, metadata !499, metadata !"imf2_o", metadata !218, i32 12, metadata !505, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!505 = metadata !{i32 786454, null, metadata !"imf2_data_t", metadata !218, i32 57, i64 0, i64 0, i64 0, i32 0, metadata !222} ; [ DW_TAG_typedef ]
!506 = metadata !{i32 12, i32 15, metadata !499, null}
!507 = metadata !{i32 786688, metadata !499, metadata !"imf3_o", metadata !218, i32 13, metadata !508, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!508 = metadata !{i32 786454, null, metadata !"imf3_data_t", metadata !218, i32 62, i64 0, i64 0, i64 0, i32 0, metadata !222} ; [ DW_TAG_typedef ]
!509 = metadata !{i32 13, i32 15, metadata !499, null}
!510 = metadata !{i32 29, i32 3, metadata !499, null}
!511 = metadata !{i32 31, i32 3, metadata !499, null}
!512 = metadata !{i32 33, i32 3, metadata !499, null}
!513 = metadata !{i32 35, i32 3, metadata !499, null}
!514 = metadata !{i32 37, i32 3, metadata !499, null}
!515 = metadata !{i32 39, i32 1, metadata !499, null}
!516 = metadata !{i32 786689, metadata !230, metadata !"freq", metadata !231, i32 16777220, metadata !234, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!517 = metadata !{i32 4, i32 11, metadata !230, null}
!518 = metadata !{i32 786689, metadata !230, metadata !"sine", metadata !231, i32 33554437, metadata !236, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!519 = metadata !{i32 5, i32 12, metadata !230, null}
!520 = metadata !{i32 786689, metadata !230, metadata !"cosine", metadata !231, i32 50331654, metadata !236, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!521 = metadata !{i32 6, i32 12, metadata !230, null}
!522 = metadata !{i32 14, i32 3, metadata !523, null}
!523 = metadata !{i32 786443, metadata !230, i32 7, i32 5, metadata !231, i32 0} ; [ DW_TAG_lexical_block ]
!524 = metadata !{i32 24, i32 2, metadata !523, null}
!525 = metadata !{i32 786688, metadata !523, metadata !"phase1", metadata !231, i32 12, metadata !526, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!526 = metadata !{i32 786454, null, metadata !"phi_t", metadata !231, i32 41, i64 0, i64 0, i64 0, i32 0, metadata !527} ; [ DW_TAG_typedef ]
!527 = metadata !{i32 786454, null, metadata !"uint5", metadata !231, i32 7, i64 0, i64 0, i64 0, i32 0, metadata !213} ; [ DW_TAG_typedef ]
!528 = metadata !{i32 26, i32 3, metadata !523, null}
!529 = metadata !{i32 32, i32 3, metadata !523, null}
!530 = metadata !{i32 786688, metadata !523, metadata !"phase2", metadata !231, i32 12, metadata !526, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!531 = metadata !{i32 33, i32 3, metadata !523, null}
!532 = metadata !{i32 34, i32 1, metadata !523, null}
