

================================================================
== Vivado HLS Report for 'sha_transform'
================================================================
* Date:           Mon May  2 16:40:32 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        Raise_dse
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 2.883 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      395|      395| 3.160 us | 3.160 us |  395|  395|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       32|       32|         2|          -|          -|    16|    no    |
        |- Loop 2  |      192|      192|         3|          -|          -|    64|    no    |
        |- Loop 3  |       40|       40|         2|          -|          -|    20|    no    |
        |- Loop 4  |       40|       40|         2|          -|          -|    20|    no    |
        |- Loop 5  |       40|       40|         2|          -|          -|    20|    no    |
        |- Loop 6  |       40|       40|         2|          -|          -|    20|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|     1403|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        2|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      487|    -|
|Register             |        -|      -|     1113|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        2|      0|     1113|     1890|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |W_U    |sha_transform_W  |        2|  0|   0|    0|    80|   32|     1|         2560|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                 |        2|  0|   0|    0|    80|   32|     1|         2560|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln107_1_fu_523_p2  |     +    |      0|  0|  15|           7|           5|
    |add_ln107_2_fu_534_p2  |     +    |      0|  0|  15|           7|           5|
    |add_ln107_3_fu_545_p2  |     +    |      0|  0|  15|           7|           6|
    |add_ln107_fu_512_p2    |     +    |      0|  0|  15|           7|           3|
    |add_ln117_1_fu_653_p2  |     +    |      0|  0|  32|          31|          32|
    |add_ln117_2_fu_659_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln117_fu_647_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln121_1_fu_750_p2  |     +    |      0|  0|  32|          31|          32|
    |add_ln121_2_fu_756_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln121_fu_744_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln125_1_fu_859_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln125_2_fu_865_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln125_fu_853_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln129_1_fu_944_p2  |     +    |      0|  0|  32|          31|          32|
    |add_ln129_2_fu_950_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln129_fu_1006_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln132_fu_984_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln133_fu_990_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln134_fu_996_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln135_fu_1001_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln136_fu_1017_p2   |     +    |      0|  0|  39|          32|          32|
    |i_10_fu_978_p2         |     +    |      0|  0|  15|           1|           7|
    |i_6_fu_578_p2          |     +    |      0|  0|  15|           7|           1|
    |i_7_fu_590_p2          |     +    |      0|  0|  15|           5|           1|
    |i_8_fu_704_p2          |     +    |      0|  0|  15|           1|           6|
    |i_9_fu_801_p2          |     +    |      0|  0|  15|           1|           6|
    |i_fu_495_p2            |     +    |      0|  0|  15|           5|           1|
    |temp_1_fu_762_p2       |     +    |      0|  0|  32|          32|          32|
    |temp_2_fu_871_p2       |     +    |      0|  0|  32|          32|          32|
    |temp_3_fu_1012_p2      |     +    |      0|  0|  32|          32|          32|
    |temp_fu_665_p2         |     +    |      0|  0|  32|          32|          32|
    |and_ln117_1_fu_635_p2  |    and   |      0|  0|  32|          32|          32|
    |and_ln117_fu_623_p2    |    and   |      0|  0|  32|          32|          32|
    |and_ln125_1_fu_841_p2  |    and   |      0|  0|  32|          32|          32|
    |and_ln125_fu_835_p2    |    and   |      0|  0|  32|          32|          32|
    |icmp_ln101_fu_489_p2   |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln105_fu_506_p2   |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln115_fu_584_p2   |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln119_fu_693_p2   |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln123_fu_790_p2   |   icmp   |      0|  0|  11|           6|           4|
    |icmp_ln127_fu_899_p2   |   icmp   |      0|  0|  11|           7|           7|
    |or_ln117_fu_641_p2     |    or    |      0|  0|  32|          32|          32|
    |or_ln125_1_fu_847_p2   |    or    |      0|  0|  32|          32|          32|
    |or_ln125_fu_829_p2     |    or    |      0|  0|  32|          32|          32|
    |W_d1                   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln107_1_fu_560_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln107_fu_556_p2    |    xor   |      0|  0|  32|          32|          32|
    |xor_ln117_fu_629_p2    |    xor   |      0|  0|  32|           2|          32|
    |xor_ln121_1_fu_738_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln121_fu_732_p2    |    xor   |      0|  0|  32|          32|          32|
    |xor_ln129_1_fu_933_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln129_fu_927_p2    |    xor   |      0|  0|  32|          32|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|1403|        1203|        1228|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |B_0_reg_251               |   9|          2|   32|         64|
    |B_1_reg_318               |   9|          2|   32|         64|
    |B_2_reg_387               |   9|          2|   32|         64|
    |B_3_reg_456               |   9|          2|   32|         64|
    |B_4_reg_261               |   9|          2|   32|         64|
    |B_5_reg_329               |   9|          2|   32|         64|
    |B_6_reg_398               |   9|          2|   32|         64|
    |B_7_reg_466               |   9|          2|   32|         64|
    |D_1_reg_240               |   9|          2|   32|         64|
    |D_2_reg_306               |   9|          2|   32|         64|
    |D_3_reg_375               |   9|          2|   32|         64|
    |D_4_reg_444               |   9|          2|   32|         64|
    |E_0_reg_219               |   9|          2|   32|         64|
    |E_1_reg_283               |   9|          2|   32|         64|
    |E_2_reg_352               |   9|          2|   32|         64|
    |E_3_reg_421               |   9|          2|   32|         64|
    |E_4_reg_229               |   9|          2|   32|         64|
    |E_5_reg_294               |   9|          2|   32|         64|
    |E_6_reg_363               |   9|          2|   32|         64|
    |E_7_reg_432               |   9|          2|   32|         64|
    |W_address0                |  33|          6|    7|         42|
    |W_address1                |  33|          6|    7|         42|
    |ap_NS_fsm                 |  97|         20|    1|         20|
    |i_0_reg_196               |   9|          2|    5|         10|
    |i_1_reg_207               |   9|          2|    7|         14|
    |i_2_reg_272               |   9|          2|    5|         10|
    |i_3_reg_341               |   9|          2|    6|         12|
    |i_4_reg_410               |   9|          2|    6|         12|
    |i_5_reg_478               |   9|          2|    7|         14|
    |sha_info_digest_address0  |  27|          5|    3|         15|
    |sha_info_digest_address1  |  27|          5|    3|         15|
    |sha_info_digest_d0        |  15|          3|   32|         96|
    |sha_info_digest_d1        |  21|          4|   32|        128|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 487|        101|  761|       1710|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |A_reg_1078            |  32|   0|   32|          0|
    |B_0_reg_251           |  32|   0|   32|          0|
    |B_1_reg_318           |  32|   0|   32|          0|
    |B_2_reg_387           |  32|   0|   32|          0|
    |B_3_reg_456           |  32|   0|   32|          0|
    |B_4_reg_261           |  32|   0|   32|          0|
    |B_5_reg_329           |  32|   0|   32|          0|
    |B_6_reg_398           |  32|   0|   32|          0|
    |B_7_reg_466           |  32|   0|   32|          0|
    |B_reg_1084            |  32|   0|   32|          0|
    |C_4_reg_1190          |  32|   0|   32|          0|
    |C_reg_1090            |  32|   0|   32|          0|
    |D_1_reg_240           |  32|   0|   32|          0|
    |D_2_reg_306           |  32|   0|   32|          0|
    |D_3_reg_375           |  32|   0|   32|          0|
    |D_4_reg_444           |  32|   0|   32|          0|
    |D_reg_1096            |  32|   0|   32|          0|
    |E_0_reg_219           |  32|   0|   32|          0|
    |E_1_reg_283           |  32|   0|   32|          0|
    |E_2_reg_352           |  32|   0|   32|          0|
    |E_3_reg_421           |  32|   0|   32|          0|
    |E_4_reg_229           |  32|   0|   32|          0|
    |E_5_reg_294           |  32|   0|   32|          0|
    |E_6_reg_363           |  32|   0|   32|          0|
    |E_7_reg_432           |  32|   0|   32|          0|
    |E_reg_1102            |  32|   0|   32|          0|
    |W_load_1_reg_1058     |  32|   0|   32|          0|
    |W_load_reg_1053       |  32|   0|   32|          0|
    |add_ln129_2_reg_1185  |  32|   0|   32|          0|
    |add_ln134_reg_1200    |  32|   0|   32|          0|
    |add_ln135_reg_1205    |  32|   0|   32|          0|
    |add_ln136_reg_1215    |  32|   0|   32|          0|
    |ap_CS_fsm             |  19|   0|   19|          0|
    |i_0_reg_196           |   5|   0|    5|          0|
    |i_10_reg_1195         |   7|   0|    7|          0|
    |i_1_reg_207           |   7|   0|    7|          0|
    |i_2_reg_272           |   5|   0|    5|          0|
    |i_3_reg_341           |   6|   0|    6|          0|
    |i_4_reg_410           |   6|   0|    6|          0|
    |i_5_reg_478           |   7|   0|    7|          0|
    |i_7_reg_1111          |   5|   0|    5|          0|
    |i_8_reg_1139          |   6|   0|    6|          0|
    |i_9_reg_1162          |   6|   0|    6|          0|
    |i_reg_1025            |   5|   0|    5|          0|
    |zext_ln103_reg_1030   |   5|   0|   64|         59|
    +----------------------+----+----+-----+-----------+
    |Total                 |1113|   0| 1172|         59|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |  sha_transform  | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |  sha_transform  | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |  sha_transform  | return value |
|ap_done                   | out |    1| ap_ctrl_hs |  sha_transform  | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |  sha_transform  | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |  sha_transform  | return value |
|sha_info_data_address0    | out |    4|  ap_memory |  sha_info_data  |     array    |
|sha_info_data_ce0         | out |    1|  ap_memory |  sha_info_data  |     array    |
|sha_info_data_q0          |  in |   32|  ap_memory |  sha_info_data  |     array    |
|sha_info_digest_address0  | out |    3|  ap_memory | sha_info_digest |     array    |
|sha_info_digest_ce0       | out |    1|  ap_memory | sha_info_digest |     array    |
|sha_info_digest_we0       | out |    1|  ap_memory | sha_info_digest |     array    |
|sha_info_digest_d0        | out |   32|  ap_memory | sha_info_digest |     array    |
|sha_info_digest_q0        |  in |   32|  ap_memory | sha_info_digest |     array    |
|sha_info_digest_address1  | out |    3|  ap_memory | sha_info_digest |     array    |
|sha_info_digest_ce1       | out |    1|  ap_memory | sha_info_digest |     array    |
|sha_info_digest_we1       | out |    1|  ap_memory | sha_info_digest |     array    |
|sha_info_digest_d1        | out |   32|  ap_memory | sha_info_digest |     array    |
|sha_info_digest_q1        |  in |   32|  ap_memory | sha_info_digest |     array    |
+--------------------------+-----+-----+------------+-----------------+--------------+

