[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADS1216Y/250 production of TEXAS INSTRUMENTS from the text:ADS1216 \nwww .ti.com \n FEATURES\nDESCRIPTION\nAPPLICATIONS\nADS1216\nSBAS171D\n–\nNOVEMBER\n2000\n–\nREVISED\nSEPTEMBER\n2006\n8-Channel,\n24-Bit\nANALOG-TO-DIGITAL\nCONVERTER\n•\n24\nBITS,\nNO\nMISSING\nCODES\nThe\nADS1216\nis\na\nprecision,\nwide\ndynamic\nrange,\ndelta-sigma,\nAnalog-to-Digital\n(A/D)\nconverter\nwith\n•\n0.0015%\nINL\n24-bit\nresolution\noperating\nfrom\n2.7V\nto\n5.25V\n•\n22\nBITS\nEFFECTIVE\nRESOLUTION\nsupplies.\nThe\ndelta-sigma\nA/D\nconverter\nprovides\nup\n(PGA\n=\n1),\n19\nBITS\n(PGA\n=\n128)\nto\n24\nbits\nof\nno-missing-code\nperformance\nand\nan\n•\nPGA\nFROM\n1\nTO\n128\neffective\nresolution\nof\n22\nbits.\n•\nSINGLE-CYCLE\nSETTLING\nMODE\nThe\neight\ninput\nchannels\nare\nmultiplexed.\nInternal\n•\nPROGRAMMABLE\nDATA\nOUTPUT\nRATES:\nbuffering\ncan\nbe\nselected\nto\nprovide\na\nvery\nhigh\ninput\nup\nto\n1kHz\nimpedance\nfor\ndirect\nconnection\nto\ntransducers\nor\nlow-level\nvoltage\nsignals.\nBurnout\ncurrent\nsources\n•\nON-CHIP\n1.25V/2.5V\nREFERENCE\nare\nprovided\nthat\nallow\nfor\nthe\ndetection\nof\nan\nopen\n•\nEXTERNAL\nDIFFERENTIAL\nREFERENCE:\nor\nshorted\nsensor.\nAn\n8-bit\nDigital-to-Analog\n0.1V\nto\n2.5V\nConverter\n(DAC)\nprovides\nan\noffset\ncorrection\nwith\na\n•\nON-CHIP\nCALIBRATION\nrange\nof\n50%\nof\nthe\nFSR\n(Full-Scale\nRange).\n•\nSPI\n™\n-COMPATIBLE\nThe\nPGA\n(Programmable\nGain\nAmplifier)\nprovides\nselectable\ngains\nof\n1\nto\n128\nwith\nan\neffective\n•\n2.7V\nTO\n5.25V\nresolution\nof\n19\nbits\nat\na\ngain\nof\n128.\nThe\nA/D\n•\n<\n1mW\nPOWER\nCONSUMPTION\nconversion\nis\naccomplished\nwith\na\nsecond-order\ndelta-sigma\nmodulator\nand\nprogrammable\nsinc\nfilter.\nThe\nreference\ninput\nis\ndifferential\nand\ncan\nbe\nused\n•\nINDUSTRIAL\nPROCESS\nCONTROL\nfor\nratiometric\ncancellation.\nThe\nonboard\ncurrent\n•\nLIQUID/GAS\nCHROMATOGRAPHY\nDACs\noperate\nindependently\nwith\nthe\nmaximum\ncurrent\nset\nby\nan\nexternal\nresistor.\n•\nBLOOD\nANALYSIS\n•\nSMART\nTRANSMITTERS\nThe\nserial\ninterface\nis\nSPI-compatible.\nEight\nbits\nof\ndigital\nI/O\nare\nalso\nprovided\nthat\ncan\nbe\nused\nfor\n•\nPORTABLE\nINSTRUMENTATION\ninput\nor\noutput.\nThe\nADS1216\nis\ndesigned\nfor\n•\nWEIGHT\nSCALES\nhigh-resolution\nmeasurement\napplications\nin\nsmart\n•\nPRESSURE\nTRANSDUCERS\ntransmitters,\nindustrial\nprocess\ncontrol,\nweight\nscales,\nchromatography,\nand\nportable\ninstrumentation.\nPlease\nbe\naware\nthat\nan\nimportant\nnotice\nconcerning\navailability,\nstandard\nwarranty,\nand\nuse\nin\ncritical\napplications\nof\nTexas\nInstruments\nsemiconductor\nproducts\nand\ndisclaimers\nthereto\nappears\nat\nthe\nend\nof\nthis\ndata\nsheet.\nSPI\nis\na\ntrademark\nof\nMotorola.\nAll\nother\ntrademarks\nare\nthe\nproperty\nof\ntheir\nrespective\nowners.\nPRODUCTION\nDATA\ninformation\nis\ncurrent\nas\nof\npublication\ndate.\nCopyright\n©\n2000\n–\n2006,\nTexas\nInstruments\nIncorporated\nProducts\nconform\nto\nspecifications\nper\nthe\nterms\nof\nthe\nTexas\nInstruments\nstandard\nwarranty.\nProduction\nprocessing\ndoes\nnot\nnecessarily\ninclude\ntesting\nof\nall\nparameters.\n\nwww .ti.com\n \nORDERING\nINFORMATION\nABSOLUTE\nMAXIMUM\nRATINGS\n(1)\nADS1216\nSBAS171D\n–\nNOVEMBER\n2000\n–\nREVISED\nSEPTEMBER\n2006\nThis\nintegrated\ncircuit\ncan\nbe\ndamaged\nby\nESD.\nTexas\nInstruments\nrecommends\nthat\nall\nintegrated\ncircuits\nbe\nhandled\nwith\nappropriate\nprecautions.\nFailure\nto\nobserve\nproper\nhandling\nand\ninstallation\nprocedures\ncan\ncause\ndamage.\nESD\ndamage\ncan\nrange\nfrom\nsubtle\nperformance\ndegradation\nto\ncomplete\ndevice\nfailure.\nPrecision\nintegrated\ncircuits\nmay\nbe\nmore\nsusceptible\nto\ndamage\nbecause\nvery\nsmall\nparametric\nchanges\ncould\ncause\nthe\ndevice\nnot\nto\nmeet\nits\npublished\nspecifications.\nFor\nthe\nmost\ncurrent\npackage\nand\nordering\ninformation\nsee\nthe\nPackage\nOption\nAddendum\nat\nthe\nend\nof\nthis\ndocument,\nor\nsee\nthe\nTI\nweb\nsite\nat\nwww.ti.com\n.\nADS1216\nUNIT\nAV\nDD\nto\nAGND\n–\n0.3\nto\n+6\nV\nDV\nDD\nto\nDGND\n–\n0.3\nto\n+6\nV\nInput\nCurrent\n100,\nMomentary\nmA\nInput\nCurrent\n10,\nContinuous\nmA\nA\nIN\nGND\n–\n0.5\nto\nAV\nDD\n+\n0.5\nV\nAV\nDD\nto\nDV\nDD\n–\n6\nto\n+6\nV\nAGND\nto\nDGND\n–\n0.3\nto\n+0.3\nV\nDigital\nInput\nVoltage\nto\nGND\n–\n0.3\nto\nDV\nDD\n+\n0.3\nV\nDigital\nOutput\nVoltage\nto\nGND\n–\n0.3\nto\nDV\nDD\n+\n0.3\nV\nMaximum\nJunction\nTemperature\n+150\n°\nC\nOperating\nTemperature\nRange\n–\n40\nto\n+85\n°\nC\nStorage\nTemperature\nRange\n–\n60\nto\n+100\n°\nC\n(1)\nStresses\nabove\nthese\nratings\nmay\ncause\npermanent\ndamage.\nExposure\nto\nabsolute\nmaximum\nconditions\nfor\nextended\nperiods\nmay\ndegrade\ndevice\nreliability.\nThese\nare\nstress\nratings\nonly,\nand\nfunctional\noperation\nof\nthe\ndevice\nat\nthese\nor\nany\nother\nconditions\nbeyond\nthose\nspecified\nis\nnot\nimplied.\n2\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n ELECTRICAL\nCHARACTERISTICS:\nAV\nDD\n=\n+5V\nADS1216\nSBAS171D\n–\nNOVEMBER\n2000\n–\nREVISED\nSEPTEMBER\n2006\nAll\nspecifications\nat\nT\nMIN\nto\nT\nMAX\n,\nAV\nDD\n=\n+5V,\nDV\nDD\n=\n+2.7V\nto\n+5.25V,\nf\nMOD\n=\n19.2kHz,\nPGA\n=\n1,\nBuffer\nON,\nR\nDAC\n=\n150k\nΩ\n,\nf\nDATA\n=\n10Hz,\nand\nV\nREF\n=\n+2.5V,\nunless\notherwise\nspecified.\nADS1216\nPARAMETER\nCONDITIONS\nMIN\nTYP\nMAX\nUNIT\nANALOG\nINPUT\n(A\nIN\n0\n–\nA\nIN\n7,\nA\nINCOM\n)\nAnalog\ninput\nrange\nBuffer\nOFF\nAGND\n–\n0.1\nAV\nDD\n+\n0.1\nV\nBuffer\nON\nAGND\n+\n0.05\nAV\nDD\n–\n1.5\nV\nFull-scale\ninput\nvoltage\nrange\n(In+)\n–\n(In\n–\n);\nsee\nFunctional\nBlock\n±\nV\nREF\n/PGA\nV\nDiagram\nDifferential\ninput\nimpedance\nBuffer\nOFF\n5/PGA\nM\nΩ\nInput\ncurrent\nBuffer\nON\n0.5\nnA\nBandwidth\nFast-settling\nfilter\n–\n3dB\n0.469\n×\nf\nDATA\nHz\n–\n3dB\n0.318\n×\nf\nDATA\nHz\nSinc\n2\nfilter\n–\n3dB\n0.262\n×\nf\nDATA\nHz\nSinc\n3\nfilter\nProgrammable\ngain\namplifier\nUser-selectable\ngain\nranges\n1\n128\nInput\ncapacitance\n9\npF\nInput\nleakage\ncurrent\nModulator\nOFF,\nT\nA\n=\n+25\n°\nC\n5\npA\nBurnout\ncurrent\nsources\n2\nµ\nA\nOFFSET\nDAC\nOffset\nDAC\nrange\n±\nV\nREF\n/(2\n×\nPGA)\nV\nOffset\nDAC\nmonotonicity\n8\nBits\nOffset\nDAC\ngain\nerror\n±\n10\n%\nOffset\nDAC\ngain\nerror\ndrift\n1\nppm/\n°\nC\nSYSTEM\nPERFORMANCE\nResolution\n24\nBits\nNo\nmissing\ncodes\n24\nBits\nSinc\n3\nfilter\nIntegral\nnonlinearity\nEnd-point\nfit\n±\n0.0015\n%\nof\nFS\nOffset\nerror\n(1)\n7.5\nppm\nof\nFS\nOffset\ndrift\n(1)\n0.02\nppm\nof\nFS/\n°\nC\nGain\nerror\n(1)\n0.005\n%\nGain\nerror\ndrift\n(1)\n0.5\nppm/\n°\nC\nCommon-mode\nrejection\nAt\nDC\n100\ndB\nf\nCM\n=\n60Hz,\nf\nDATA\n=\n10Hz\n130\ndB\nf\nCM\n=\n50Hz,\nf\nDATA\n=\n50Hz\n120\ndB\nf\nCM\n=\n60Hz,\nf\nDATA\n=\n60Hz\n120\ndB\nNormal-mode\nrejection\nf\nSIG\n=\n50Hz,\nf\nDATA\n=\n50Hz\n100\ndB\nf\nSIG\n=\n60Hz,\nf\nDATA\n=\n60Hz\n100\ndB\nOutput\nnoise\nSee\nTypical\nCharacteristics\nPower-supply\nrejection\nAt\nDC,\ndB\n=\n–\n20\nlog(\nΔ\nV\nOUT\n/\n∆\nV\nDD\n)\n(2)\n80\n95\ndB\nVOLTAGE\nREFERENCE\nINPUT\nReference\ninput\nrange\nREF\nIN+,\nREF\nIN\n–\nAGND\nAV\nDD\nV\nV\nREF\nV\nREF\n≡\n(REF\nIN+)\n–\n(REF\nIN\n–\n)\n0.1\n2.5\n2.6\nV\nCommon-mode\nrejection\nat\nDC\n120\ndB\nCommon-mode\nrejection\nf\nVREFCM\n=\n60Hz,\nf\nDATA\n=\n60Hz\n120\ndB\nBias\ncurrent\n(3)\nV\nREF\n=\n2.5V\n1.3\nµ\nA\n(1)\nCalibration\ncan\nminimize\nthese\nerrors.\n(2)\nΔ\nV\nOUT\nis\nchange\nin\ndigital\nresult.\n(3)\n12pF\nswitched\ncapacitor\nat\nf\nSAMP\nclock\nfrequency.\n3\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n \n ADS1216\nSBAS171D\n–\nNOVEMBER\n2000\n–\nREVISED\nSEPTEMBER\n2006\nELECTRICAL\nCHARACTERISTICS:\nAV\nDD\n=\n+5V\n(continued)\nAll\nspecifications\nat\nT\nMIN\nto\nT\nMAX\n,\nAV\nDD\n=\n+5V,\nDV\nDD\n=\n+2.7V\nto\n+5.25V,\nf\nMOD\n=\n19.2kHz,\nPGA\n=\n1,\nBuffer\nON,\nR\nDAC\n=\n150k\nΩ\n,\nf\nDATA\n=\n10Hz,\nand\nV\nREF\n=\n+2.5V,\nunless\notherwise\nspecified.\nADS1216\nPARAMETER\nCONDITIONS\nMIN\nTYP\nMAX\nUNIT\nON-CHIP\nVOLTAGE\nREFERENCE\nOutput\nvoltage\nREF\nHI\n=\n1\n2.4\n2.5\n2.6\nV\nREF\nHI\n=\n0\n1.25\nV\nShort-circuit\ncurrent\nsource\n8\nmA\nShort-circuit\ncurrent\nsink\n50\nµ\nA\nShort-circuit\nduration\nSink\nor\nsource\nIndefinite\nDrift\n15\nppm/\n°\nC\nNoise\nV\nRCAP\n=\n0.1\nµ\nF,\nBW\n=\n0.1Hz\nto\n100Hz\n10\nµ\nV\nPP\nOutput\nimpedance\nSourcing\n100\nµ\nA\n3\nΩ\nStartup\ntime\n50\nµ\ns\nIDAC\nFull-scale\noutput\ncurrent\nR\nDAC\n=\n150k\nΩ\n,\nrange\n=\n1\n0.5\nmA\nR\nDAC\n=\n150k\nΩ\n,\nrange\n=\n2\n1\nmA\nR\nDAC\n=\n150k\nΩ\n,\nrange\n=\n3\n2\nmA\nR\nDAC\n=\n15k\nΩ\n,\nrange\n=\n3\n20\nmA\nMaximum\nshort-circuit\ncurrent\nduration\nR\nDAC\n=\n10k\nΩ\nIndefinite\nR\nDAC\n=\n0k\nΩ\n10\nMinute\nMonotonicity\nR\nDAC\n=\n150k\nΩ\n8\nBits\nCompliance\nvoltage\n0\nAV\nDD\n–\n1\nV\nOutput\nimpedance\nSee\nTypical\nCharacteristics\nPower-supply\nrejection\nratio\nV\nOUT\n=\nAV\nDD\n/2\n400\nppm/V\nAbsolute\nerror\nIndividual\nIDAC\n5\n%\nAbsolute\ndrift\nIndividual\nIDAC\n75\nppm/\n°\nC\nMismatch\nerror\nBetween\nIDACs,\nsame\nrange\nand\ncode\n0.25\n%\nMismatch\ndrift\nBetween\nIDACs,\nsame\nrange\nand\ncode\n15\nppm/\n°\nC\nPOWER-SUPPLY\nREQUIREMENTS\nPower-supply\nvoltage\nAV\nDD\n4.75\n5.25\nV\nAnalog\ncurrent\n(I\nADC\n+\nI\nVREF\n+\nIDAC)\nPDWN\n=\n0\nor\nSLEEP\n1\nnA\nADC\ncurrent\n(I\nADC\n)\nPGA\n=\n1,\nbuffer\nOFF\n140\n225\nµ\nA\nPGA\n=\n128,\nbuffer\nOFF\n430\n650\nµ\nA\nPGA\n=\n1,\nbuffer\nON\n180\n275\nµ\nA\nPGA\n=\n128,\nbuffer\nON\n800\n1250\nµ\nA\nV\nREF\ncurrent\n(I\nVREF\n)\n250\n375\nµ\nA\nIDAC\ncurrent\n(IDAC)\nExcludes\nload\ncurrent\n480\n675\nµ\nA\nDigital\ncurrent\nNormal\nmode,\nDV\nDD\n=\n5V\n180\n275\nµ\nA\nSLEEP\nmode,\nDV\nDD\n=\n5V\n150\nµ\nA\nRead\ndata\ncontinuous\nmode,\nDV\nDD\n=\n5V\n230\nµ\nA\nPDWN\n1\nnA\nPGA\n=\n1,\nbuffer\nOFF,\nREFEN\n=\n0,\nPower\ndissipation\n1.6\n2.5\nmW\nIDACS\nOFF,\nDV\nDD\n=\n5V\nTEMPERATURE\nRANGE\nOperating\n–\n40\n+85\n°\nC\nStorage\n–\n60\n+100\n°\nC\n4\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n ELECTRICAL\nCHARACTERISTICS:\nAV\nDD\n=\n+3V\nADS1216\nSBAS171D\n–\nNOVEMBER\n2000\n–\nREVISED\nSEPTEMBER\n2006\nAll\nspecifications\nat\nT\nMIN\nto\nT\nMAX\n,\nAV\nDD\n=\n+3V,\nDV\nDD\n=\n+2.7V\nto\n+5.25V,\nf\nMOD\n=\n19.2kHz,\nPGA\n=\n1,\nBuffer\nON,\nR\nDAC\n=\n75k\nΩ\n,\nf\nDATA\n=\n10Hz,\nand\nV\nREF\n=\n+1.25V,\nunless\notherwise\nspecified.\nADS1216\nPARAMETER\nCONDITIONS\nMIN\nTYP\nMAX\nUNIT\nANALOG\nINPUT\n(A\nIN\n0\n–\nA\nIN\n7,\nA\nINCOM\n)\nAnalog\ninput\nrange\nBuffer\nOFF\nAGND\n–\n0.1\nAV\nDD\n+\n0.1\nV\nBuffer\nON\nAGND\n+\n0.05\nAV\nDD\n–\n1.5\nV\nFull-scale\ninput\nvoltage\nrange\n(In+)\n–\n(In\n–\n);\nsee\nFunctional\nBlock\n±\nV\nREF\n/PGA\nV\nDiagram\nInput\nimpedance\nBuffer\nOFF\n5/PGA\nM\nΩ\nInput\ncurrent\nBuffer\nON\n0.5\nnA\nBandwidth\nFast-settling\nfilter\n–\n3dB\n0.469\n×\nf\nDATA\nHz\n–\n3dB\n0.318\n×\nf\nDATA\nHz\nSinc\n2\nfilter\n–\n3dB\n0.262\n×\nf\nDATA\nHz\nSinc\n3\nfilter\nProgrammable\ngain\namplifier\nUser-selectable\ngain\nranges\n1\n128\nInput\ncapacitance\n9\npF\nInput\nleakage\ncurrent\nModulator\nOFF,\nT\nA\n=\n+25\n°\nC\n5\npA\nBurnout\ncurrent\nsources\n2\nµ\nA\nOFFSET\nDAC\nOffset\nDAC\nrange\n±\nV\nREF\n/(2\n×\nPGA)\nV\nOffset\nDAC\nmonotonicity\n8\nBits\nOffset\nDAC\ngain\nerror\n±\n10\n%\nOffset\nDAC\ngain\nerror\ndrift\n2\nppm/\n°\nC\nSYSTEM\nPERFORMANCE\nResolution\n24\nBits\nNo\nmissing\ncodes\n24\nBits\nSinc\n3\nfilter\nIntegral\nnonlinearity\nEnd-point\nfit\n±\n0.0015\n%\nof\nFS\nOffset\nerror\n(1)\n15\nppm\nof\nFS\nOffset\ndrift\n(1)\n0.04\nppm\nof\nFS/\n°\nC\nGain\nerror\n(1)\n0.010\n%\nGain\nerror\ndrift\n(1)\n1.0\nppm/\n°\nC\nCommon-mode\nrejection\nAt\nDC\n100\ndB\nf\nCM\n=\n60Hz,\nf\nDATA\n=\n10Hz\n130\ndB\nf\nCM\n=\n50Hz,\nf\nDATA\n=\n50Hz\n120\ndB\nf\nCM\n=\n60Hz,\nf\nDATA\n=\n60Hz\n120\ndB\nNormal-mode\nrejection\nf\nSIG\n=\n50Hz,\nf\nDATA\n=\n50Hz\n100\ndB\nf\nSIG\n=\n60Hz,\nf\nDATA\n=\n60Hz\n100\ndB\nOutput\nnoise\nSee\nTypical\nCharacteristics\nPower-supply\nrejection\nAt\nDC,\ndB\n=\n–\n20\nlog(\nΔ\nV\nOUT\n/\n∆\nV\nDD\n)\n(2)\n75\n90\ndB\nVOLTAGE\nREFERENCE\nINPUT\nReference\ninput\nrange\nREF\nIN+,\nREF\nIN\n–\n0\nAV\nDD\nV\nV\nREF\nV\nREF\n≡\n(REF\nIN+)\n–\n(REF\nIN\n–\n)\n0.1\n1.25\n1.3\nV\nCommon-mode\nrejection\nat\nDC\n120\ndB\nCommon-mode\nrejection\nf\nVREFCM\n=\n60Hz,\nf\nDATA\n=\n60Hz\n120\ndB\nBias\ncurrent\n(3)\nV\nREF\n=\n1.25V\n0.65\nµ\nA\n(1)\nCalibration\ncan\nminimize\nthese\nerrors.\n(2)\nΔ\nV\nOUT\nis\nchange\nin\ndigital\nresult.\n(3)\n12pF\nswitched\ncapacitor\nat\nf\nSAMP\nclock\nfrequency.\n5\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n \n ADS1216\nSBAS171D\n–\nNOVEMBER\n2000\n–\nREVISED\nSEPTEMBER\n2006\nELECTRICAL\nCHARACTERISTICS:\nAV\nDD\n=\n+3V\n(continued)\nAll\nspecifications\nat\nT\nMIN\nto\nT\nMAX\n,\nAV\nDD\n=\n+3V,\nDV\nDD\n=\n+2.7V\nto\n+5.25V,\nf\nMOD\n=\n19.2kHz,\nPGA\n=\n1,\nBuffer\nON,\nR\nDAC\n=\n75k\nΩ\n,\nf\nDATA\n=\n10Hz,\nand\nV\nREF\n=\n+1.25V,\nunless\notherwise\nspecified.\nADS1216\nPARAMETER\nCONDITIONS\nMIN\nTYP\nMAX\nUNIT\nON-CHIP\nVOLTAGE\nREFERENCE\nOutput\nvoltage\nREF\nHI\n=\n0\n1.2\n1.25\n1.3\nV\nShort-circuit\ncurrent\nsource\n3\nmA\nShort-circuit\ncurrent\nsink\n50\nµ\nA\nShort-circuit\nduration\nSink\nor\nsource\nIndefinite\nDrift\n15\nppm/\n°\nC\nNoise\nV\nRCAP\n=\n0.1\nµ\nF,\nBW\n=\n0.1Hz\nto\n100Hz\n10\nµ\nV\nPP\nOutput\nimpedance\nSourcing\n100\nµ\nA\n3\nΩ\nStartup\ntime\n50\nµ\ns\nIDAC\nFull-scale\noutput\ncurrent\nR\nDAC\n=\n75k\nΩ\n,\nrange\n=\n1\n0.5\nmA\nR\nDAC\n=\n75k\nΩ\n,\nrange\n=\n2\n1\nmA\nR\nDAC\n=\n75k\nΩ\n,\nrange\n=\n3\n2\nmA\nR\nDAC\n=\n15k\nΩ\n,\nrange\n=\n3\n20\nmA\nMaximum\nshort-circuit\ncurrent\nduration\nR\nDAC\n=\n10k\nΩ\nIndefinite\nR\nDAC\n=\n0k\nΩ\n10\nMinute\nMonotonicity\nR\nDAC\n=\n75k\nΩ\n8\nBits\nCompliance\nvoltage\n0\nAV\nDD\n–\n1\nV\nOutput\nimpedance\nSee\nTypical\nCharacteristics\nPower-supply\nrejection\nratio\nV\nOUT\n=\nAV\nDD\n/2\n600\nppm/V\nAbsolute\nerror\nIndividual\nIDAC\n5\n%\nAbsolute\ndrift\nIndividual\nIDAC\n75\nppm/\n°\nC\nMismatch\nerror\nBetween\nIDACs,\nsame\nrange\nand\ncode\n0.25\n%\nMismatch\ndrift\nBetween\nIDACs,\nsame\nrange\nand\ncode\n15\nppm/\n°\nC\nPOWER-SUPPLY\nREQUIREMENTS\nPower-supply\nvoltage\nAV\nDD\n2.7\n3.3\nV\nAnalog\ncurrent\n(I\nADC\n+\nI\nVREF\n+\nIDAC)\nPDWN\n=\n0\nor\nSLEEP\n1\nnA\nADC\ncurrent\n(I\nADC\n)\nPGA\n=\n1,\nbuffer\nOFF\n120\n200\nµ\nA\nPGA\n=\n128,\nbuffer\nOFF\n370\n600\nµ\nA\nPGA\n=\n1,\nbuffer\nON\n170\n250\nµ\nA\nPGA\n=\n128,\nbuffer\nON\n750\n1200\nµ\nA\nV\nREF\ncurrent\n(I\nVREF\n)\n250\n375\nµ\nA\nIDAC\ncurrent\n(IDAC)\nExcludes\nload\ncurrent\n480\n675\nµ\nA\nDigital\ncurrent\nNormal\nmode,\nDV\nDD\n=\n3V\n90\n200\nµ\nA\nSLEEP\nmode,\nDV\nDD\n=\n3V\n75\nµ\nA\nRead\ndata\ncontinuous\nmode,\nDV\nDD\n=\n3V\n113\nµ\nA\nPDWN\n=\n0\n1\nnA\nPGA\n=\n1,\nbuffer\nOFF,\nREFEN\n=\n0,\nPower\ndissipation\n0.6\n1.2\nmW\nIDACS\nOFF,\nDV\nDD\n=\n3V\nTEMPERATURE\nRANGE\nOperating\n–\n40\n+85\n°\nC\nStorage\n–\n60\n+100\n°\nC\n6\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n DIGITAL\nCHARACTERISTICS:\nT\nMIN\nto\nT\nMAX\n,\nDV\nDD\n+2.7V\nto\n+5.25V\nFUNCTIONAL\nBLOCK\nDIAGRAM\nBUF PGAA□=□1:128\n+1.25V□or\n2.5V\nReferenceClock□Generator\nRegisters\nSerial□Interface2nd-Order\nModulator\nRAM\nDigital□I/O\nInterfaceAGND AVDD\nIN+\nIN/c45RDAC VREFOUT VRCAP VREF+ VREF- XIN XOUT\nDSYNC PDWN RESET DRDY D7 BUFEN DGND DVDD /c46/c46/c46 D0SCLKPOL\nDIN\nDOUT\nCSMUXA 0IN\nA 1IN\nA 2IN\nA 3IN\nA 4IN\nA 5IN\nA 6IN\nA 7IN\nAINCOMIDAC1\nControllerProgrammable\nDigital\nFilter8-Bit\nIDACIDAC28-Bit\nIDAC\nOffset\nDACAVDD\nAGND2 A/c109\n2 A/c109\nADS1216\nSBAS171D\n–\nNOVEMBER\n2000\n–\nREVISED\nSEPTEMBER\n2006\nADS1216\nPARAMETER\nCONDITIONS\nMIN\nTYP\nMAX\nUNIT\nDigital\ninput/output\nLogic\nfamily\nCMOS\nLogic\nlevel:\nV\nIH\n0.8\n×\nDV\nDD\nDV\nDD\nV\nLogic\nlevel:\nV\nIL\nDGND\n0.2\n×\nDV\nDD\nV\nLogic\nlevel:\nV\nOH\nI\nOH\n=\n1mA\nDV\nDD\n–\n0.4\nV\nLogic\nlevel:\nV\nOL\nI\nOL\n=\n1mA\nDGND\nDGND\n+\n0.4\nV\nInput\nleakage:\nI\nIH\nV\nI\n=\nDV\nDD\n10\nµ\nA\nInput\nleakage:\nI\nIL\nV\nI\n=\n0\n–\n10\nµ\nA\nMaster\nclock\nrate:\nf\nOSC\n1\n5\nMHz\nMaster\nclock\nperiod:\nt\nOSC\n1/f\nOSC\n200\n1000\nns\n7\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n TIMING\nCHARACTERISTICS\nt4\nMSB\n(Command□or□Command□and□Data)LSBt5t1 t3CS\nSCLK\n(POL□=□0)\nDIN\nDOUT\nNOTE:□(1)□Bit□Order□=□0.t7\nMSB(1)LSB(1)t8t10 t2\nt2 t11t6\nt9SCLK\n(POL□=□1)\nADS1216\nSBAS171D\n–\nNOVEMBER\n2000\n–\nREVISED\nSEPTEMBER\n2006\nSPEC\nDESCRIPTION\nMIN\nMAX\nUNITS\nSCLK\nperiod\n4\nt\nOSC\nperiods\nt\n1\n3\nDRDY\nperiods\nt\n2\nSCLK\npulse\nwidth,\nHIGH\nand\nLOW\n200\nns\nt\n3\nCS\nLOW\nto\nfirst\nSCLK\nedge;\nsetup\ntime\n0\nns\nt\n4\nD\nIN\nvalid\nto\nSCLK\nedge;\nsetup\ntime\n50\nns\nt\n5\nValid\nD\nIN\nto\nSCLK\nedge;\nhold\ntime\n50\nns\nDelay\nbetween\nlast\nSCLK\nedge\nfor\nD\nIN\nand\nfirst\nSCLK\nedge\nfor\nD\nOUT\n:\nRDATA,\nRDATAC,\nRREG,\nWREG,\nRRAM,\nWRAM\n50\nt\nOSC\nperiods\nt\n6\nCSREG,\nCSRAMX,\nCSRAM\n200\nt\nOSC\nperiods\nCSARAM,\nCSARAMX\n1100\nt\nOSC\nperiods\nt\n7\nSCLK\nedge\nto\nvalid\nnew\nD\nOUT\n50\nns\nt\n8\nSCLK\nedge\nto\nD\nOUT\n,\nhold\ntime\n0\nns\nLast\nSCLK\nedge\nto\nD\nOUT\ntri-state\nt\n9\n6\n10\nt\nOSC\nperiods\nNOTE:\nD\nOUT\ngoes\ntri-state\nimmediately\nwhen\nCS\ngoes\nHIGH.\nt\n10\nCS\nLOW\ntime\nafter\nfinal\nSCLK\nedge\n16\nt\nOSC\nperiods\nFinal\nSCLK\nedge\nof\none\nop\ncode\nuntil\nfirst\nedge\nSCLK\nof\nnext\ncommand:\nRREG,\nWREG,\nRRAM,\nWRAM,\nCSRAMX,\nCSARAMX,\nCSRAM,\n4\nt\nOSC\nperiods\nCSARAM,\nCSREG,\nSLEEP,\nRDATA,\nRDATAC,\nSTOPC\nCREG,\nCRAM\n220\nt\nOSC\nperiods\nt\n11\nCREGA\n1600\nt\nOSC\nperiods\nSELFGCAL,\nSELFOCAL,\nSYSOCAL,\nSYSGCAL\n7\nDRDY\nperiods\nSELFCAL\n14\nDRDY\nperiods\nRESET\n(Command,\nSCLK\nor\nPin),\nDSYNC\n16\nt\nOSC\nperiods\n8\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n \nSCLK□Reset□Waveform\nt12 t14 t15t13 t13\nSCLK\nt17A\nDRDYt16\nRESET□□DSYNC□□PDWN , ,ADS1216\nResets□On\nFalling□Edge\nt17B DEVICE\nINFORMATION\n24\n23\n22\n21\n20\n19\n18\n17\n16\n15\n14\n13RESET\nBUFEN\nDGND\nDGND\nDGND\nDGND\nDGND\nRDAC\nIDAC2\nIDAC1\nVRCAP\nAVDDDOUT\nAVDDDIN\nAGNDSCLK\nA 0INCS\nA 1INDRDY\nA 2INDVDD\nA3\nINDGND\nA4\nINDSYNC\nA 5INPOL\nA 6INPDWN\nA 7INXOUT\nAINCOMXIN\nAGND37\n38\n39\n40\n41\n42\n43\n44\n45\n46\n47\n48D0\nD1\nD2\nD3\nD4\nD5\nD6\nD7\nAGND\nVREFOUT\nVREF+\nVREF-36 35 34 33 32 31 30 29 28 27 26\n1 2 3 4 5 6 7 8 9 10 1125\n12ADS1216\nADS1216\nSBAS171D\n–\nNOVEMBER\n2000\n–\nREVISED\nSEPTEMBER\n2006\nSPEC\nDESCRIPTION\nMIN\nMAX\nUNITS\nt\n12\n300\n500\nt\nOSC\nperiods\nt\n13\n5\nt\nOSC\nperiods\nt\n14\n550\n750\nt\nOSC\nperiods\nt\n15\n1050\n1250\nt\nOSC\nperiods\nt\n16\nPulse\nwidth\n4\nt\nOSC\nperiods\nt\n17A\nDOR\ndata\nnot\nvalid\nduring\nthis\nupdate\nperiod\n4\nt\nOSC\nperiods\nt\n17B\nDOR\ndata\nnot\nvalid\nduring\nthis\nupdate\nperiod\n12\nt\nOSC\nperiods\n9\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n \n ADS1216\nSBAS171D\n–\nNOVEMBER\n2000\n–\nREVISED\nSEPTEMBER\n2006\nDEVICE\nINFORMATION\n(continued)\nTERMINAL\nFUNCTIONS\nPIN\nNUMBER\nNAME\nDESCRIPTION\n1,\n13\nAV\nDD\nAnalog\npower\nsupply\n2,\n12,\n45\nAGND\nAnalog\nground\n3\n–\n10\nA\nIN\n0\n–\n7\nAnalog\ninput\n0\n–\n7\n11\nA\nINCOM\nAnalog\ninput\ncommon\n14\nV\nRCAP\nV\nREF\nbypass\ncapcitor\n15\nIDAC1\nCurrent\nDAC1\noutput\n16\nIDAC2\nCurrent\nDAC2\noutput\n17\nRDAC\nCurrent\nDAC\nresistor\n18\n–\n22,\n30\nDGND\nDigital\nground\n23\nBUFEN\nBuffer\nenable\n24\nRESET\nActive\nLOW;\nresets\nthe\nentire\nchip.\n25\nX\nIN\nClock\ninput\n26\nX\nOUT\nClock\noutput,\nused\nwith\ncrystal\nor\nresonator.\n27\nPDWN\nActive\nLOW;\npower\ndown.\nThe\npower-down\nfunction\nshuts\ndown\nthe\nanalog\nand\ndigital\ncircuits.\n28\nPOL\nSerial\nclock\npolarity\n29\nDSYNC\nActive\nLOW;\nsynchronization\ncontrol\n31\nDV\nDD\nDigital\npower\nsupply\n32\nDRDY\nActive\nLOW;\ndata\nready\n33\nCS\nActive\nLOW;\nchip\nselect\n34\nSCLK\nSerial\nclock,\nSchmitt\ntrigger\n35\nD\nIN\nSerial\ndata\ninput,\nSchmitt\ntrigger\n36\nD\nOUT\nSerial\ndata\noutput\n37\n–\n44\nD0\n–\nD7\nDigital\nI/O\n0\n–\n7\n46\nV\nREFOUT\nVoltage\nreference\noutput\n47\nV\nREF+\nPositive\ndifferential\nreference\ninput\n48\nV\nREF\n–\nNegative\ndifferential\nreference\ninput\n10\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n TYPICAL\nCHARACTERISTICS\n22\n21\n20\n19\n18\n17\n16\n15\n14\n13\n12\nDecimation□Ratio□=□f /fMOD DATA0 500 1000 1500 2000PGA4\nENOB□(rms)PGA1 PGA2\nPGA16PGA8\nPGA32PGA64 PGA128\nSinc Filter3\n22\n21\n20\n19\n18\n17\n16\n15\n14\n13\n12\n0 500 1000 1500 2000ENOB□(rms)PGA4 PGA8\nPGA1PGA2\nPGA16PGA32 PGA64 PGA128\nDecimation□Ratio□=□f /fMOD DATASinc Filter,□Buffer□ON3\n22\n21\n20\n19\n18\n17\n16\n15\n14\n13\n12\nDecimation□Ratio0 500 1000 1500 2000ENOB□(rms)PGA4 PGA8\nPGA1PGA2\nPGA16PGA32 PGA64 PGA128\nSinc Filter,□VREF=□1.25,□BUFFER□ON3\n22\n21\n20\n19\n18\n17\n16\n15\n14\n13\n12\n0 500 1000 1500 2000ENOB□(rms)PGA4 PGA8 PGA1 PGA2\nPGA16PGA32PGA64 PGA128\nDecimation□Ratio□=□f /fMOD DATASinc Filter,□VREF=□1.25V,□BUFFER□OFF3\n22\n21\n20\n19\n18\n17\n16\n15\n14\n13\n12\n0 500 1000 1500 2000ENOB□(rms)PGA4 PGA8\nPGA1PGA2\nPGA32PGA128PGA16 PGA64\nDecimation□Ratio□=□f /fMOD DATASinc Filter2\n22\n21\n20\n19\n18\n17\n16\n15\n14\n13\n12\n0 500 1000 1500 2000ENOB□(rms)\nDecimation□Ratio□=□f /fMOD DATAFast-Settling□Filter\nADS1216\nSBAS171D\n–\nNOVEMBER\n2000\n–\nREVISED\nSEPTEMBER\n2006\nAt\nAV\nDD\n=\n+5V,\nDV\nDD\n=\n+5V,\nf\nOSC\n=\n2.4576MHz,\nPGA\n=\n1,\nR\nDAC\n=\n150k\nΩ\n,\nf\nDATA\n=\n10Hz,\nand\nV\nREF\n=\n+2.5V,\nunless\notherwise\nspecified.\nEFFECTIVE\nNUMBER\nOF\nBITS\nEFFECTIVE\nNUMBER\nOF\nBITS\nvs\nDECIMATION\nRATIO\nvs\nDECIMATION\nRATIO\nFigure\n1.\nFigure\n2.\nEFFECTIVE\nNUMBER\nOF\nBITS\nEFFECTIVE\nNUMBER\nOF\nBITS\nvs\nDECIMATION\nRATIO\nvs\nDECIMATION\nRATIO\nFigure\n3.\nFigure\n4.\nEFFECTIVE\nNUMBER\nOF\nBITS\nFAST-SETTLING\nFILTER\nvs\nDECIMATION\nRATIO\nEFFECTIVE\nNUMBER\nOF\nBITS\nvs\nDECIMATION\nRATIO\nFigure\n5.\nFigure\n6.\n11\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n \n0.8\n0.7\n0.6\n0.5\n0.4\n0.3\n0.2\n0.1\n0\nV (V)IN/c452.5 /c451.5 0.5 /c450.5 1.5 2.5Noise□(rms,□ppm□of□FS) \n130\n120\n110\n100\n90\n80\n70\n60\n50\n40\n30\n20\n10\n0\nFrequency□of□CM□Signal□(Hz)1 10 100 1k 10k 100kCMRR□(dB) \n50\n0\n/c4550\n/c45100\n/c45150\n/c45200Offset□(ppm□of□FS)PGA1\nPGA128PGA64\nT emperature□( C) /c176/c4550 /c4530 10 /c4510 30 50 70 90PGA16 \n120\n110\n100\n90\n80\n70\n60\n50\n40\n30\n20\n10\n0\nFrequency□of□Power□Supply□(Hz)1 10 1k 100 10k 100kPSRR□(dB) \n1.00010\n1.00006\n1.00002\n0.99998\n0.99994\n0.99990\n0.99986\nT emperature□( /c176C)/c4550 /c4530 10 /c4510 30 50 70 90Gain□(Normalized) \n10\n8\n6\n4\n2\n0\n/c452\n/c454\n/c456\n/c458\n/c4510\nV (V)IN/c452.5 /c452.0 /c451.0 /c450.5 /c451.5 0 0.5 1.0 1.5 2.0 2.5INL□(ppm□of□FS)/c45 /c17640 C\n+25 C/c176+85 C/c176 \n ADS1216\nSBAS171D\n–\nNOVEMBER\n2000\n–\nREVISED\nSEPTEMBER\n2006\nTYPICAL\nCHARACTERISTICS\n(continued)\nAt\nAV\nDD\n=\n+5V,\nDV\nDD\n=\n+5V,\nf\nOSC\n=\n2.4576MHz,\nPGA\n=\n1,\nR\nDAC\n=\n150k\nΩ\n,\nf\nDATA\n=\n10Hz,\nand\nV\nREF\n=\n+2.5V,\nunless\notherwise\nspecified.\nNOISE\nvs\nINPUT\nSIGNAL\nCMRR\nvs\nFREQUENCY\nFigure\n7.\nFigure\n8.\nPSRR\nvs\nFREQUENCY\nOFFSET\nvs\nTEMPERATURE\nFigure\n9.\nFigure\n10.\nGAIN\nvs\nTEMPERATURE\nINTEGRAL\nNONLINEARITY\nvs\nINPUT\nSIGNAL\nFigure\n11.\nFigure\n12.\n12\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n \n250\n200\n150\n100\n50\n0Current□( A)/c109IDIGITAL\nIANALOG\nT emperature□( C) /c176/c4550 /c4530 10 /c4510 30 50 70 90 \n900\n800\n700\n600\n500\n400\n300\n200\n100\n0\nPGA□Setting0 1 8 2 4 32 16 128 64IADC(/c109A)AV =□5V,□Buffer□=□ONDD\nAV =□3V,□Buffer□=□ONDD\nBuffer□=□OFFBuffer□=□OFF \n400\n350\n300\n250\n200\n150\n100\n50\n0\nV (V)DD3.0 4.0 5.0Current□( A)/c109Normal\n4.91MHz\nSLEEP\n4.91MHz\nSLEEP\n2.45MHzPower-DownNormal\n2.45MHz \n4500\n4000\n3500\n3000\n2500\n2000\n1500\n1000\n500\n0\nppm□of□FS/c452.0Number□of□Occurrences\n/c451.5 /c451.0 /c450.5 0 0.5 1.0 1.5 2.0 \n200\n170\n140\n110\n80\n50\n20\n/c4510\n/c4540\n/c4570\n/c45100Offset□(ppm□of□FSR)\nT emperature□( C) /c176/c4550 /c4530 10 /c4510 30 50 70 90 \n2.55\n2.50\n2.45\nV Current□Load□(mA)REFOUT/c450.5 0 0.5 1.0 1.5 2.0 2.5V (V)REFOUT \n ADS1216\nSBAS171D\n–\nNOVEMBER\n2000\n–\nREVISED\nSEPTEMBER\n2006\nTYPICAL\nCHARACTERISTICS\n(continued)\nAt\nAV\nDD\n=\n+5V,\nDV\nDD\n=\n+5V,\nf\nOSC\n=\n2.4576MHz,\nPGA\n=\n1,\nR\nDAC\n=\n150k\nΩ\n,\nf\nDATA\n=\n10Hz,\nand\nV\nREF\n=\n+2.5V,\nunless\notherwise\nspecified.\nCURRENT\nvs\nTEMPERATURE\nADC\nCURRENT\nvs\nPGA\nFigure\n13.\nFigure\n14.\nDIGITAL\nCURRENT\nHISTOGRAM\nOF\nOUTPUT\nDATA\nFigure\n15.\nFigure\n16.\nV\nREFOUT\nvs\nLOAD\nCURRENT\nOFFSET\nDAC\n–\nOFFSET\nvs\nTEMPERATURE\nFigure\n17.\nFigure\n18.\n13\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n \n1.00020\n1.00016\n1.00012\n1.00008\n1.00004\n1.00000\n0.99996\n0.99992\n0.99988\n0.99984\n0.99980\n0.99976Normalized□Gain\nT emperature□( C) /c176/c4550 /c4530 10 /c4510 30 50 70 90 \n1.000\n1.000\n0.999\n0.999\n0.998\nV V /c45DD OUT (V)0 1 2 3 4 5I (Normalized)OUT+85 C/c176\n/c45 /c17640 C+25 C/c176 \n1.010\n1.005\n1.000\n0.995\n0.990\n0.985I(Normalized)\nOUT\nT emperature□(°C)/c4550 /c4530 10 /c4510 30 50 70 90 \n3000\n2000\n1000\n0\n/c451000\n/c452000\n/c453000\n/c454000\n/c455000\n/c456000IDAC□Match□(ppm)\nT emperature□( C) /c176/c4550 /c4530 10 /c4510 30 50 70 90 \n0.5\n0.4\n0.3\n0.2\n0.1\n0\n/c450.1\n/c450.2\n/c450.3\n/c450.4\n/c450.5\nIDAC□Code0 255 32 64 96 128 160 192 224DNL□(LSB) \n0.5\n0.4\n0.3\n0.2\n0.1\n0\n/c450.1\n/c450.2\n/c450.3\n/c450.4\n/c450.5\nIDAC□Code0 255 32 64 96 128 160 192 224INL□(LSB) \n ADS1216\nSBAS171D\n–\nNOVEMBER\n2000\n–\nREVISED\nSEPTEMBER\n2006\nTYPICAL\nCHARACTERISTICS\n(continued)\nAt\nAV\nDD\n=\n+5V,\nDV\nDD\n=\n+5V,\nf\nOSC\n=\n2.4576MHz,\nPGA\n=\n1,\nR\nDAC\n=\n150k\nΩ\n,\nf\nDATA\n=\n10Hz,\nand\nV\nREF\n=\n+2.5V,\nunless\notherwise\nspecified.\nOFFSET\nDAC\n–\nGAIN\nvs\nTEMPERATURE\nIDAC\nR\nOUT\nvs\nV\nOUT\nFigure\n19.\nFigure\n20.\nIDAC\nNORMALIZED\nvs\nTEMPERATURE\nIDAC\nMATCHING\nvs\nTEMPERATURE\nFigure\n21.\nFigure\n22.\nIDAC\nDIFFERENTIAL\nNONLINEARITY\nIDAC\nINTEGRAL\nNONLINEARITY\n(Range\n=\n1,\nR\nDAC\n=\n150k\nΩ\n,\nV\nREF\n=\n2.5V)\n(Range\n=\n1,\nR\nDAC\n=\n150k\nΩ\n,\nV\nREF\n=\n2.5V)\nFigure\n23.\nFigure\n24.\n14\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n OVERVIEW\nINPUT\nMULTIPLEXER\nBURNOUT\nCURRENT\nSOURCES\nINPUT\nBUFFER\nIDAC1\nAND\nIDAC2\nA 3IN\nA 4IN\nA 5IN\nA 6INA 0IN\nA 1IN\nA 2IN\nA 7IN\nAINCOMBurnout□Current\nSource□On\nBurnout□Current\nSource□On\nIDAC1AGNDAVDD\nTEMPERATURE\nSENSOR\nADS1216\nSBAS171D\n–\nNOVEMBER\n2000\n–\nREVISED\nSEPTEMBER\n2006\nof\nthe\ndiode\nis\nconnected\nto\nthe\nnegative\ninput\nof\nthe\nA/D\nconverter.\nThe\noutput\nof\nIDAC1\nis\nconnected\nto\nthe\nanode\nto\nbias\nthe\ndiode\nand\nthe\ncathode\nof\nthe\nThe\ninput\nmultiplexer\nprovides\nfor\nany\ncombination\nof\ndiode\nis\nalso\nconnected\nto\nground\nto\ncomplete\nthe\ndifferential\ninputs\nto\nbe\nselected\non\nany\nof\nthe\ninput\ncircuit.\nchannels,\nas\nshown\nin\nFigure\n25\n.\nIf\nchannel\n1\nis\nIn\nthis\nmode,\nthe\noutput\nof\nIDAC1\nis\nalso\nconnected\nselected\nas\nthe\npositive\ndifferential\ninput\nchannel,\nto\nthe\noutput\npin,\nso\nsome\ncurrent\nmay\nflow\ninto\nan\nany\nother\nchannel\ncan\nbe\nselected\nas\nthe\nnegative\nexternal\nload\nfrom\nIDAC1,\nrather\nthan\nthe\ndiode.\nSee\ndifferential\ninput\nchannel.\nWith\nthis\nmethod,\nit\nis\nApplication\nReport\nMeasuring\nTemperature\nwith\nthe\npossible\nto\nhave\nup\nto\neight\nfully-differential\ninput\nADS1216,\nADS1217,\nor\nADS1216\n(\nSBAA073\n),\nchannels.\navailable\nfor\ndownload\nat\nwww.ti.com\n,\nfor\nmore\nIn\naddition,\ncurrent\nsources\nare\nsupplied\nthat\nwill\ninformation.\nsource\nor\nsink\ncurrent\nto\ndetect\nopen\nor\nshort\ncircuits\non\nthe\npins.\nWhen\nthe\nBurnout\nbit\nis\nset\nin\nthe\nACR\nConfiguration\nRegister\n(see\nthe\nRegister\nMap\nsection),\ntwo\ncurrent\nsources\nare\nenabled.\nThe\ncurrent\nsource\non\nthe\npositive\ninput\nchannel\nsources\napproximately\n2\nµ\nA\nof\ncurrent.\nThe\ncurrent\nsource\non\nthe\nnegative\ninput\nchannel\nsinks\napproximately\n2\nµ\nA.\nThis\nsinking\nallows\nfor\nthe\ndetection\nof\nan\nopen\ncircuit\n(full-scale\nreading)\nor\nshort\ncircuit\n(0V\ndifferential\nreading)\non\nthe\nselected\ninput\ndifferential\npair.\nThe\ninput\nimpedance\nof\nthe\nADS1216\nwithout\nthe\nbuffer\nis\n5M\nΩ\n/PGA.\nWith\nthe\nbuffer\nenabled,\nthe\ninput\nvoltage\nrange\nis\nreduced\nand\nthe\nanalog\npower-supply\ncurrent\nis\nhigher.\nThe\nbuffer\nis\ncontrolled\nby\nANDing\nthe\nstate\nof\nthe\nbuffer\npin\nwith\nthe\nstate\nof\nthe\nBUFFER\nbit\nin\nthe\nACR\nRegister\n(see\nthe\nRegister\nMap\nsection).\nSee\nApplication\nReport\nInput\nCurrents\nfor\nHigh-Resolution\nADCs\n(\nSBAA080\n),\navailable\nfor\ndownload\nat\nwww.ti.com\n,\nfor\nmore\ninformation.\nThe\nADS1216\nhas\ntwo\n8-bit\ncurrent\noutput\nDACs\nthat\ncan\nbe\ncontrolled\nindependently.\nThe\noutput\ncurrent\nis\nset\nwith\nR\nDAC\n,\nthe\nrange\nselect\nbits\nin\nthe\nACR\nregister,\nand\nthe\n8-bit\ndigital\nvalue\nin\nthe\nIDAC\nregister.\nThe\noutput\ncurrent\nequals\nV\nREF\n/(8\n×\nR\nDAC\n)(2\nRANGE\n–\n1\n)(DAC\nCODE).\nWith\nV\nREFOUT\n=\n2.5V\nand\nR\nDAC\n=\n150k\nΩ\n,\nthe\nfull-scale\noutput\ncan\nbe\nFigure\n25.\nInput\nMultiplexer\nConfiguration\nselected\nto\nbe\n0.5,\n1,\nor\n2mA.\nThe\ncompliance\nvoltage\nrange\nis\n0\nto\nwithin\n1V\nof\nAV\nDD\n.\nWhen\nthe\ninternal\nvoltage\nreference\nof\nthe\nADS1216\nis\nused,\nit\nis\nthe\nreference\nfor\nthe\nIDAC.\nAn\nexternal\nreference\nAn\non-chip\ndiode\nprovides\ntemperature\nsensing\nmay\nbe\nused\nfor\nthe\nIDACs\nby\ndisabling\nthe\ninternal\ncapability.\nWhen\nthe\nconfiguration\nregister\nfor\nthe\nreference\nand\ntying\nthe\nexternal\nreference\ninput\nto\ninput\nMUX\nis\nset\nto\nall\n1s,\nthe\ndiode\nis\nconnected\nto\nthe\nV\nREFOUT\npin.\nthe\ninput\nof\nthe\nA/D\nconverter.\nAll\nother\nchannels\nare\nopen.\nThe\nanode\nof\nthe\ndiode\nis\nconnected\nto\nthe\npositive\ninput\nof\nthe\nA/D\nconverter,\nand\nthe\ncathode\n15\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n PROGRAMMABLE\nGAIN\nAMPLIFIER\n(PGA)\nON-CHIP\nVOLTAGE\nREFERENCE\nPGA\nOFFSET\nDAC\nV\nRCAP\nPIN\nCLOCK\nGENERATOR\nMODULATOR\nC1\nCrystalXIN\nXOUTC2\nVOLTAGE\nREFERENCE\nINPUT\nADS1216\nSBAS171D\n–\nNOVEMBER\n2000\n–\nREVISED\nSEPTEMBER\n2006\nThe\nPGA\ncan\nbe\nset\nto\ngains\nof\n1,\n2,\n4,\n8,\n16,\n32,\n64,\nA\nselectable\nvoltage\nreference\n(1.25V\nor\n2.5V)\nis\nor\n128.\nUsing\nthe\nPGA\ncan\nimprove\nthe\neffective\navailable\nfor\nsupplying\nthe\nvoltage\nreference\ninput.\nresolution\nof\nthe\nA/D\nconverter.\nFor\ninstance,\nwith\na\nTo\nuse,\nconnect\nV\nREF\n–\nto\nAGND\nand\nV\nREF+\nto\nPGA\nof\n1\non\na\n5V\nfull-scale\nrange,\nthe\nA/D\nconverter\nV\nREFOUT\n.\nThe\nenabling\nand\nvoltage\nselection\nare\ncan\nresolve\nto\n1\nµ\nV.\nWith\na\nPGA\nof\n128\non\na\n40mV\ncontrolled\nthrough\nbits\nREF\nEN\nand\nREF\nHI\nin\nthe\nfull-scale\nrange,\nthe\nA/D\nconverter\ncan\nresolve\nto\nSetup\nRegister\n(see\nthe\nRegister\nMap\nsection).\nThe\n75nV.\n2.5V\nreference\nrequires\nAV\nDD\n=\n+5V.\nWhen\nusing\nthe\non-chip\nvoltage\nreference,\nthe\nV\nREFOUT\npin\nshould\nbe\nbypassed\nwith\na\n0.1\nµ\nF\ncapacitor\nto\nAGND.\nThe\ninput\nto\nthe\nPGA\ncan\nbe\nshifted\nby\nhalf\nthe\nfull-scale\ninput\nrange\nof\nthe\nPGA\nby\nusing\nthe\nODAC\n(Offset\nDAC)\nRegister;\nsee\nthe\nRegister\nMap\nsection.\nThis\npin\nprovides\na\nbypass\ncap\nfor\nnoise\nfiltering\non\nThe\nODAC\nregister\nis\nan\n8-bit\nvalue;\nthe\nMSB\nis\nthe\ninternal\nV\nREF\ncircuitry\nonly.\nThis\npin\nis\na\nsensitive\npin;\nsign\nand\nthe\nseven\nLSBs\nprovide\nthe\nmagnitude\nof\ntherefore\nplace\nthe\ncapacitor\nas\nclose\nas\npossible\nthe\noffset.\nUsing\nthe\nODAC\ndoes\nnot\nreduce\nthe\nand\navoid\nany\nresistive\nloading.\nThe\nrecommended\nperformance\nof\nthe\nA/D\nconverter.\nSee\nApplication\ncapacitor\nis\na\n1000pF\nceramic\ncap.\nIf\nan\nexternal\nReport\nThe\nOffset\nDAC\n(\nSBAA077\n),\navailable\nfor\nV\nREF\nis\nused,\nthis\npin\ncan\nbe\nleft\nunconnected.\ndownload\nat\nwww.ti.com\n,\nfor\nmore\ninformation.\nThe\nclock\nsource\nfor\nthe\nADS1216\ncan\nbe\nprovided\nThe\nmodulator\nis\na\nsingle-loop,\nsecond-order\nsystem.\nfrom\na\ncrystal,\noscillator,\nor\nexternal\nclock.\nWhen\nthe\nThe\nmodulator\nruns\nat\na\nclock\nspeed\n(f\nMOD\n)\nthat\nis\nclock\nsource\nis\na\ncrystal,\nexternal\ncapacitors\nmust\nbe\nderived\nfrom\nthe\nexternal\nclock\n(f\nOSC\n),\nas\nshown\nin\nprovided\nto\nensure\nstartup\nand\na\nstable\nclock\nTable\n1\n.\nThe\nfrequency\ndivision\nis\ndetermined\nby\nthe\nfrequency;\nthis\nconfiguration\nis\nshown\nin\nFigure\n26\nSPEED\nbit\nin\nthe\nSetup\nRegister\n(see\nthe\nRegister\nand\nTable\n2\n.\nMap\nsection).\nTable\n1.\nModulator\nSpeed\nSPEED\nBIT\nf\nMOD\n0\nf\nOSC\n/128\n1\nf\nOSC\n/256\nFigure\n26.\nCrystal\nConnection\nThe\nADS1216\nuses\na\ndifferential\nvoltage\nreference\nTable\n2.\nTypical\nClock\nSources\ninput.\nThe\ninput\nsignal\nis\nmeasured\nagainst\nthe\ndifferential\nvoltage\nV\nREF\n≡\n(V\nREF+\n)\n–\n(V\nREF\n–\n).\nFor\nAV\nDD\nCLOCK\n=\n+5V,\nV\nREF\nis\ntypically\n+2.5V.\nFor\nAV\nDD\n=\n+3V,\nV\nREF\nSOURCE\nFREQUENCY\nC\n1\nC\n2\nPART\nNUMBER\nis\ntypically\n+1.25V.\nAs\na\nresult\nof\nthe\nsampling\nnature\nCrystal\n2.4576\n0\n–\n20pF\n0\n–\n20pF\nECS,\nECSD\n2.45\n–\n32\nof\nthe\nmodulator,\nthe\nreference\ninput\ncurrent\nCrystal\n4.9152\n0\n–\n20pF\n0\n–\n20pF\nECS,\nECSL\n4.91\nincreases\nwith\nhigher\nmodulator\nclock\nfrequency\nCrystal\n4.9152\n0\n–\n20pF\n0\n–\n20pF\nECS,\nECSD\n4.91\n(f\nMOD\n)\nand\nhigher\nPGA\nsettings.\nCrystal\n4.9152\n0\n–\n20pF\n0\n–\n20pF\nCTS,\nMP\n042\n4M9182\n16\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n CALIBRATION\nDIGITAL\nFILTER\nAdjustable□Digital□Filter\nData□OutModulator\nOutput\nFast-SettlingSinc2Sinc3\nFILTER□SETTLING□TIME\nNOTE:□(1)□With□Synchronized□Channel□Changes.FILTERSETTLING□TIME\n(Conversion□Cycles)\nSinc3\nSinc2\nFast3(1)\n2(1)\n1(1)AUTO□MODE□FILTER□SELECTION\n1 2 3 4CONVERSION□CYCLE\nDiscard Sinc2Sinc3Fast\nADS1216\nSBAS171D\n–\nNOVEMBER\n2000\n–\nREVISED\nSEPTEMBER\n2006\nAt\nthe\ncompletion\nof\ncalibration,\nthe\nDRDY\nsignal\ngoes\nlow,\nwhich\nindicates\nthe\ncalibration\nis\nfinished\nThe\noffset\nand\ngain\nerrors\nin\nthe\nADS1216,\nor\nthe\nand\nvalid\ndata\nis\navailable.\nSee\nApplication\nReport\ncomplete\nsystem,\ncan\nbe\nreduced\nwith\ncalibration.\nCalibration\nRoutine\nand\nRegister\nValue\nGeneration\nInternal\ncalibration\nof\nthe\nADS1216\nis\ncalled\nfor\nthe\nADS121x\nSeries\n(\nSBAA099\n),\navailable\nfor\nself-calibration.\nSelf-calibration\nis\nhandled\nwith\nthree\ndownload\nat\nwww.ti.com\n,\nfor\nmore\ninformation.\ncommands.\nOne\ncommand\ndoes\nboth\noffset\nand\ngain\ncalibration.\nThere\nis\nalso\na\ngain\ncalibration\ncommand\nand\nan\noffset\ncalibration\ncommand.\nEach\ncalibration\nprocess\ntakes\nseven\nt\nDATA\nperiods\nto\ncomplete.\nIt\nThe\nDigital\nFilter\ncan\nuse\neither\nthe\nFast-Settling,\ntakes\n14\nt\nDATA\nperiods\nto\ncomplete\nboth\nan\noffset\nand\nSinc\n2\n,\nor\nSinc\n3\nfilter,\nas\nshown\nin\nFigure\n27\n.\nIn\ngain\ncalibration.\nSelf-gain\ncalibration\nis\noptimized\nfor\naddition,\nthe\nAuto\nmode\nchanges\nthe\nsinc\nfilter\nafter\nPGA\ngains\nless\nthan\n8.\nWhen\nusing\nhigher\ngains,\nthe\ninput\nchannel\nor\nPGA\nis\nchanged.\nWhen\nsystem\ngain\ncalibration\nis\nrecommended.\nswitching\nto\na\nnew\nchannel,\nit\nwill\nuse\nthe\nFast-Settling\nfilter\nfor\nthe\nnext\ntwo\nconversions,\nthe\nFor\nsystem\ncalibration,\nthe\nappropriate\nsignal\nmust\nfirst\nof\nwhich\nshould\nbe\ndiscarded.\nIt\nwill\nthen\nuse\nthe\nbe\napplied\nto\nthe\ninputs.\nThe\nsystem\noffset\ncommand\nSinc\n2\nfollowed\nby\nthe\nSinc\n3\nfilter.\nThis\narchitecture\nrequires\na\nzero\ndifferential\ninput\nsignal.\nIt\nthen\ncombines\nthe\nlow-noise\nadvantage\nof\nthe\nSinc\n3\nfilter\ncomputes\nan\noffset\nthat\nwill\nnullify\noffset\nin\nthe\nwith\nthe\nquick\nresponse\nof\nthe\nFast-Settling\ntime\nsystem.\nThe\nsystem\ngain\ncommand\nrequires\na\nfilter.\nSee\nFigure\n28\nfor\nthe\nfrequency\nresponse\nof\npositive\nfull-scale\ndifferential\ninput\nsignal.\nIt\nthen\neach\nfilter.\ncomputes\na\nvalue\nto\nnullify\ngain\nerrors\nin\nthe\nsystem.\nEach\nof\nthese\ncalibrations\nwill\ntake\nseven\nt\nDATA\nWhen\nusing\nthe\nFast-Settling\nfilter,\nselect\na\nperiods\nto\ncomplete.\ndecimation\nvalue\nset\nby\nthe\nDEC0\nand\nM/DEC1\nregisters\nthat\nis\nevenly\ndivisible\nby\nfour\nfor\nthe\nbest\nCalibration\nmust\nbe\nperformed\nafter\npower\non,\na\ngain\naccuracy.\nFor\nexample,\nchoose\n260\nrather\nthan\nchange\nin\ndecimation\nratio,\nor\na\nchange\nof\nthe\nPGA.\n261.\nFor\noperation\nwith\na\nreference\nvoltage\ngreater\nthan\n(AV\nDD\n–\n1.5V),\nthe\nbuffer\nmust\nalso\nbe\nturned\noff\nduring\ncalibration.\nFigure\n27.\nFilter\nStep\nResponses\n17\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n \nSINC FILTER□RESPONSE3 (1)\n( 3dB□=□0.262 f/c45 /c180DATA=□15.76Hz)\nFrequency□(Hz)0\n/c4520\n/c4540\n/c4560\n/c4580\n/c45100\n/c45120\n0 30 120 60 90 150 180 210 240 270 300Gain□(dB)SINC FILTER□RESPONSE2 (1)\n( 3dB□=□0.318 f/c45 /c180DATA=□19.11Hz)\nFrequency□(Hz)0\n/c4520\n/c4540\n/c4560\n/c4580\n/c45100\n/c45120\n0 30 120 60 90 150 180 210 240 270 300Gain□(dB)\nFAST□SETTLING□FILTER□RESPONSE(1)\n( 3dB□=□0.469 f/c45 /c180DATA=□28.125Hz)\nFrequency□(Hz)0\n/c4520\n/c4540\n/c4560\n/c4580\n/c45100\n/c45120\n0\nNOTE:□(1)□f =□60Hz.DATA30 120 60 90 150 180 210 240 270 300Gain□(dB) Chip\nSelect\n(\nCS\n)\nDIGITAL\nI/O\nINTERFACE\nSerial\nClock\n(SCLK)\nSERIAL\nPERIPHERAL\nINTERFACE\n(SPI)\nADS1216\nSBAS171D\n–\nNOVEMBER\n2000\n–\nREVISED\nSEPTEMBER\n2006\nFigure\n28.\nFilter\nFrequency\nResponses\nThe\nchip\nselect\n(\nCS\n)\ninput\nof\nthe\nADS1216\nmust\nbe\nThe\nADS1216\nhas\neight\npins\ndedicated\nfor\ndigital\nexternally\nasserted\nbefore\na\nmaster\ndevice\ncan\nI/O.\nThe\ndefault\npower-up\ncondition\nfor\nthe\ndigital\nI/O\nexchange\ndata\nwith\nthe\nADS1216.\nCS\nmust\nbe\nlow\npins\nare\nas\ninputs.\nAll\nof\nthe\ndigital\nI/O\npins\nare\nfor\nthe\nduration\nof\nthe\ntransaction.\nCS\ncan\nbe\ntied\nindividually\nconfigurable\nas\ninputs\nor\noutputs.\nThey\nlow.\nare\nconfigured\nthrough\nthe\nDIR\ncontrol\nregister.\nThe\nDIR\nregister\ndefines\nwhether\nthe\npin\nis\nan\ninput\nor\noutput,\nand\nthe\nDIO\nregister\ndefines\nthe\nstate\nof\nthe\ndigital\noutput.\nWhen\nthe\ndigital\nI/O\nare\nconfigured\nas\nSCLK,\na\nSchmitt-Trigger\ninput,\nclocks\ndata\ntransfer\ninputs,\nDIO\nis\nused\nto\nread\nthe\nstate\nof\nthe\npin.\nIf\nthe\non\nthe\nD\nIN\ninput\nand\nD\nOUT\noutput.\nWhen\ntransferring\ndigital\nI/O\nare\nnot\nused,\neither\n1)\nconfigure\nas\ndata\nto\nor\nfrom\nthe\nADS1216,\nmultiple\nbits\nof\ndata\noutputs;\nor\n2)\nleave\nas\ninputs\nand\ntie\nto\nground;\nthis\nmay\nbe\ntransferred\nback-to-back\nwith\nno\ndelay\nin\nconfiguration\nprevents\nexcess\npower\ndissipation.\nSCLKs\nor\ntoggling\nof\nCS\n.\nMake\nsure\nto\navoid\nglitches\non\nSCLK\nbecause\nthey\ncan\ncause\nextra\nshifting\nof\nthe\ndata.\nThe\nSPI\nallows\na\ncontroller\nto\ncommunicate\nsynchronously\nwith\nthe\nADS1216.\nThe\nADS1216\noperates\nin\nslave-only\nmode.\n18\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n Polarity\n(POL)\nDATA\nREADY\nDSYNC\nOPERATION\nMEMORY\nConfiguration\nRegisters\n16□bytes\nSETUP\nMUX\nACR\nIDAC1\nIDAC2\nODAC\nDIO\nDIR\nDEC0\nM/DEC1\nOCR0\nOCR1\nOCR2\nFSR0\nFSR1\nFSR2RAM\n128□Bytes\nBank□2\n16□bytes\nBank□7\n16□bytesBank□0\n16□bytes\nREGISTER\nBANK\nADS1216\nSBAS171D\n–\nNOVEMBER\n2000\n–\nREVISED\nSEPTEMBER\n2006\nThe\nserial\nclock\npolarity\nis\nspecified\nby\nthe\nPOL\ninput.\nWhen\nSCLK\nis\nactive\nhigh,\nset\nPOL\nhigh.\nWhen\nSCLK\nis\nactive\nlow,\nset\nPOL\nlow.\nThe\nDRDY\noutput\nis\nused\nas\na\nstatus\nsignal\nto\nindicate\nwhen\ndata\nis\nready\nto\nbe\nread\nfrom\nthe\nADS1216.\nDRDY\ngoes\nlow\nwhen\nnew\ndata\nis\navailable.\nIt\nis\nreset\nhigh\nwhen\na\nread\noperation\nfrom\nthe\ndata\nregister\nis\ncomplete.\nIt\nalso\ngoes\nhigh\nprior\nto\nthe\nupdating\nof\nthe\noutput\nregister\nto\nindicate\nwhen\nnot\nto\nread\nfrom\nthe\ndevice\nto\nensure\nthat\na\ndata\nread\nis\nnot\nattempted\nwhile\nthe\nregister\nis\nbeing\nupdated.\nDSYNC\nis\nused\nto\nprovide\nfor\nsynchronization\nof\nthe\nA/D\nconversion\nwith\nan\nexternal\nevent.\nSynchronization\ncan\nbe\nachieved\neither\nthrough\nthe\nDSYNC\npin\nor\nthe\nDSYNC\ncommand.\nWhen\nthe\nDSYNC\npin\nis\nused,\nthe\nfilter\ncounter\nis\nreset\non\nthe\nfalling\nedge\nof\nDSYNC\n.\nThe\nmodulator\nis\nheld\nin\nreset\nuntil\nDSYNC\nis\ntaken\nhigh.\nSynchronization\noccurs\non\nthe\nnext\nrising\nedge\nof\nthe\nsystem\nclock\nafter\nDSYNC\nis\ntaken\nhigh.\nTwo\ntypes\nof\nmemory\nare\nused\non\nthe\nADS1216:\nregisters\nand\nRAM.\n16\nregisters\ndirectly\ncontrol\nthe\nvarious\nfunctions\n(PGA,\nDAC\nvalue,\nDecimation\nRatio,\netc.)\nand\ncan\nbe\ndirectly\nread\nor\nwritten\nto.\nCollectively,\nthe\nregisters\ncontain\nall\nthe\ninformation\nneeded\nto\nconfigure\nthe\npart,\nsuch\nas\ndata\nformat,\nmux\nsettings,\ncalibration\nsettings,\ndecimation\nratio,\netc.\nAdditional\nregisters,\nsuch\nas\nconversion\ndata,\nFigure\n29.\nMemory\nOrganization\nare\naccessed\nthrough\ndedicated\ninstructions.\nThe\noperation\nof\nthe\ndevice\nis\nset\nup\nthrough\nindividual\nregisters.\nThe\nset\nof\nthe\n16\nregisters\nrequired\nto\nconfigure\nthe\ndevice\nis\nreferred\nto\nas\na\nRegister\nBank,\nas\nshown\nin\nFigure\n29\n.\n19\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n RAM\nADS1216\nSBAS171D\n–\nNOVEMBER\n2000\n–\nREVISED\nSEPTEMBER\n2006\nThe\nRAM\naddress\nspace\nis\nlinear;\ntherefore,\naccessing\nRAM\nis\ndone\nusing\nan\nauto-incrementing\nReads\nand\nWrites\nto\nRegisters\nand\nRAM\noccur\non\na\npointer.\nAccess\nto\nRAM\nin\nthe\nentire\nmemory\nmap\nbyte\nbasis.\nHowever,\ncopies\nbetween\nregisters\nand\ncan\nbe\ndone\nconsecutively\nwithout\nhaving\nto\naddress\nRAM\noccur\non\na\nbank\nbasis.\nThe\nRAM\nis\neach\nbank\nindividually.\nFor\nexample,\nif\nyou\nwere\nindependent\nof\nthe\nRegisters;\nfor\nexample,\nthe\nRAM\ncurrently\naccessing\nbank\n0\nat\noffset\n0xF\n(the\nlast\ncan\nbe\nused\nas\ngeneral-purpose\nRAM.\nlocation\nof\nbank\n0),\nthe\nnext\naccess\nwould\nbe\nbank\n1\nand\noffset\n0x0.\nAny\naccess\nafter\nbank\n7\nand\noffset\nThe\nADS1216\nsupports\nany\ncombination\nof\neight\n0xF\nwill\nwrap\naround\nto\nbank\n0\nand\nOffset\n0x0.\nanalog\ninputs.\nWith\nthis\nflexibility,\nthe\ndevice\ncan\neasily\nsupport\neight\nunique\nconfigurations\n—\none\nper\nAlthough\nthe\nRegister\nBank\nmemory\nis\nlinear,\nthe\ninput\nchannel.\nIn\norder\nto\nfacilitate\nthis\ntype\nof\nusage,\nconcept\nof\naddressing\nthe\ndevice\ncan\nalso\nbe\neight\nseparate\nregister\nbanks\nare\navailable.\nthought\nof\nin\nterms\nof\nbank\nand\noffset\naddressing.\nTherefore,\neach\nconfiguration\ncould\nbe\nwritten\nonce\nLooking\nat\nlinear\nand\nbank\naddressing\nsyntax,\nwe\nand\nrecalled\nas\nneeded\nwithout\nhaving\nto\nserially\nhave\nthe\nfollowing\ncomparison:\nin\nthe\nlinear\nmemory\nretransmit\nall\nthe\nconfiguration\ndata.\nChecksum\nmap,\nthe\naddress\n0x14\nis\nequivalent\nto\nbank\n1\nand\ncommands\nare\nalso\nincluded,\nwhich\ncan\nbe\nused\nto\noffset\n0x4.\nSimply\nstated,\nthe\nmost\nsignificant\nfour\nverify\nthe\nintegrity\nof\nRAM.\nbits\nrepresent\nthe\nbank,\nand\nthe\nleast\nsignificant\nfour\nbits\nrepresent\nthe\noffset.\nThe\noffset\nis\nequivalent\nto\nThe\nRAM\nprovides\neight\nbanks\n,\nwith\na\nbank\nthe\nregister\naddress\nfor\nthat\nbank\nof\nmemory.\nconsisting\nof\n16\nbytes.\nThe\ntotal\nsize\nof\nthe\nRAM\nis\n128\nbytes.\nCopies\nbetween\nthe\nregisters\nand\nRAM\nare\nperformed\non\na\nbank\nbasis.\nAlso,\nthe\nRAM\ncan\nbe\ndirectly\nread\nor\nwritten\nthrough\nthe\nserial\ninterface\non\npower-up.\nThe\nbanks\nallow\nseparate\nstorage\nof\nsettings\nfor\neach\ninput.\n20\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n REGISTER\nMAP\nDETAILED\nREGISTER\nDEFINITIONS\nADS1216\nSBAS171D\n–\nNOVEMBER\n2000\n–\nREVISED\nSEPTEMBER\n2006\nTable\n3.\nRegisters\nADDRESS\nREGISTER\nBIT\n7\nBIT\n6\nBIT\n5\nBIT\n4\nBIT\n3\nBIT\n2\nBIT\n1\nBIT\n0\n00h\nSETUP\nID\nID\nID\nSPEED\nREF\nEN\nREF\nHI\nBUF\nEN\nBIT\nORDER\n01h\nMUX\nPSEL3\nPSEL2\nPSEL1\nPSEL0\nNSEL3\nNSEL2\nNSEL1\nNSEL0\n02h\nACR\nBOCS\nIDAC2R1\nIDAC2R0\nIDAC1R1\nIDAC1R0\nPGA2\nPGA1\nPGA0\n03h\nIDAC1\nIDAC1_7\nIDAC1_6\nIDAC1_5\nIDAC1_4\nIDAC1_3\nIDAC1_2\nIDAC1_1\nIDAC1_0\n04h\nIDAC2\nIDAC2_7\nIDAC2_6\nIDAC2_5\nIDAC2_4\nIDAC2_3\nIDAC2_2\nIDAC2_1\nIDAC2_0\n05h\nODAC\nSIGN\nOSET_6\nOSET_5\nOSET_4\nOSET_3\nOSET_2\nOSET_1\nOSET_0\n06h\nDIO\nDIO_7\nDIO_6\nDIO_5\nDIO_4\nDIO_3\nDIO_2\nDIO_1\nDIO_0\n07h\nDIR\nDIR_7\nDIR_6\nDIR_5\nDIR_4\nDIR_3\nDIR_2\nDIR_1\nDIR_0\n08h\nDEC0\nDEC07\nDEC06\nDEC05\nDEC04\nDEC03\nDEC02\nDEC01\nDEC00\n09h\nM/DEC1\nDRDY\nU/\nB\nSMODE1\nSMODE0\nReserved\nDEC10\nDEC9\nDEC8\n0Ah\nOCR0\nOCR07\nOCR06\nOCR05\nOCR04\nOCR03\nOCR02\nOCR01\nOCR00\n0Bh\nOCR1\nOCR15\nOCR14\nOCR13\nOCR12\nOCR11\nOCR10\nOCR09\nOCR08\n0Ch\nOCR2\nOCR23\nOCR22\nOCR21\nOCR20\nOCR19\nOCR18\nOCR17\nOCR16\n0Dh\nFSR0\nFSR07\nFSR06\nFSR05\nFSR04\nFSR03\nFSR02\nFSR01\nFSR00\n0Eh\nFSR1\nFSR15\nFSR14\nFSR13\nFSR12\nFSR11\nFSR10\nFSR09\nFSR08\n0Fh\nFSR2\nFSR23\nFSR22\nFSR21\nFSR20\nFSR19\nFSR18\nFSR17\nFSR16\nSETUP\n(Address\n00h)\nSetup\nRegister\nReset\nvalue\n=\niii01110.\nbit\n7\nbit\n6\nbit\n5\nbit\n4\nbit\n3\nbit\n2\nbit\n1\nbit\n0\nID\nID\nID\nSPEED\nREF\nEN\nREF\nHI\nBUF\nEN\nBIT\nORDER\nbits\n7-5\nFactory\nprogrammed\nbits\nbit\n4\nSPEED:\nmodulator\nclock\nspeed\n0\n:\nf\nMOD\n=\nf\nOSC\n/128\n1\n:\nf\nMOD\n=\nf\nOSC\n/256\nbit\n3\nREF\nEN:\nInternal\nvoltage\nreference\nenable\n0\n=\nInternal\nvoltage\nreference\ndisabled\n1\n=\nInternal\nvoltage\nreference\nenabled\nbit\n2\nREF\nHI:\ninternal\nreference\nvoltage\nselect\n0\n=\nInternal\nreference\nvoltage\n=\n1.25V\n1\n=\nInternal\nreference\nvoltage\n=\n2.5V\nbit\n1\nBUF\nEN:\nbuffer\nenable\n0\n=\nBuffer\ndisabled\n1\n=\nBuffer\nenabled\nbit\n0\nBIT\nORDER:\nset\norder\nbits\nare\ntransmitted\n0\n=\nMost\nsignificant\nbit\ntransmitted\nfirst\n1\n=\nLeast\nsignificant\nbit\ntransmitted\nfirst\ndata\nis\nalways\nshifted\ninto\nthe\npart\nmost\nsignificant\nbit\nfirst.\nData\nis\nalways\nshifted\nout\nof\nthe\npart\nmost\nsignificant\nbyte\nfirst.\nThis\nconfiguration\nbit\nonly\ncontrols\nthe\nbit\norder\nwithin\nthe\nbyte\nof\ndata\nthat\nis\nshifted\nout.\n21\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n \nIDAC Current /C0043/C0466VREF\n8RDAC/C0467/C04662RANGE /C00421/C0467(DAC CODE ) \n ADS1216\nSBAS171D\n–\nNOVEMBER\n2000\n–\nREVISED\nSEPTEMBER\n2006\nMUX\n(Address\n01h)\nMultiplexer\nControl\nRegister\nReset\nvalue\n=\n01h.\nbit\n7\nbit\n6\nbit\n5\nbit\n4\nbit\n3\nbit\n2\nbit\n1\nbit\n0\nPSEL3\nPSEL2\nPSEL1\nPSEL0\nNSEL3\nNSEL2\nNSEL1\nNSEL0\nbits\n7-4\nPSEL3:\nPSEL2:\nPSEL1:\nPSEL0:\nPositive\nchannel\nselect\n0000\n=\nA\nIN\n0\n0100\n=\nA\nIN\n4\n0001\n=\nA\nIN\n1\n0101\n=\nA\nIN\n5\n0010\n=\nA\nIN\n2\n0110\n=\nA\nIN\n6\n0011\n=\nA\nIN\n3\n0111\n=\nA\nIN\n7\n1xxx\n=\nA\nINCOM\n(except\nwhen\nall\nbits\nare\n1s)\n1111\n=\nTemperature\nsensor\ndiode\nbits\n3-0\nNSEL3:\nNSEL2:\nNSEL1:\nNSEL0:\nNegative\nchannel\nselect\n0000\n=\nA\nIN\n0\n0100\n=\nA\nIN\n4\n0001\n=\nA\nIN\n1\n0101\n=\nA\nIN\n5\n0010\n=\nA\nIN\n2\n0110\n=\nA\nIN\n6\n0011\n=\nA\nIN\n3\n0111\n=\nA\nIN\n7\n1xxx\n=\nA\nINCOM\n(except\nwhen\nall\nbits\nare\n1s)\n1111\n=\nTemperature\nsensor\ndiode\nACR\n(Address\n02h)\nAnalog\nControl\nRegister\nReset\nvalue\n=\n00h.\nbit\n7\nbit\n6\nbit\n5\nbit\n4\nbit\n3\nbit\n2\nbit\n1\nbit\n0\nBOCS\nIDAC2R1\nIDAC2R0\nIDAC1R1\nIDAC1R0\nPGA2\nPGA1\nPGA0\nbit\n7\nBOCS:\nBurnout\ncurrent\nsource\n0\n=\nDisabled\n1\n=\nEnabled\nbits\n6-5\nIDAC2R1:\nIDAC2R0:\nFull-scale\nrange\nselect\nfor\nIDAC2\n00\n=\nOff\n01\n=\nRange\n1\n10\n=\nRange\n2\n11\n=\nRange\n3\nbits\n4-3\nIDAC1R1:\nIDAC1R0:\nFull-scale\nrange\nselect\nfor\nIDAC1\n00\n=\nOff\n01\n=\nRange\n1\n10\n=\nRange\n2\n11\n=\nRange\n3\nbits\n2-0\nPGA2:\nPGA1:\nPGA0:\nProgrammable\ngain\namplifier\ngain\nselection\n000\n=\n1\n100\n=\n16\n001\n=\n2\n101\n=\n32\n010\n=\n4\n110\n=\n64\n011\n=\n8\n111\n=\n128\n22\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n \nOffset /C0043VREF\n2PGA/C0032/C0466Code\n127/C0467 \n ADS1216\nSBAS171D\n–\nNOVEMBER\n2000\n–\nREVISED\nSEPTEMBER\n2006\nIDAC1\n(Address\n03h)\nCurrent\nDAC\n1\nReset\nvalue\n=\n00h.\nbit\n7\nbit\n6\nbit\n5\nbit\n4\nbit\n3\nbit\n2\nbit\n1\nbit\n0\nIDAC1_7\nIDAC1_6\nIDAC1_5\nIDAC1_4\nIDAC1_3\nIDAC1_2\nIDAC1_1\nIDAC1_0\nThe\nDAC\ncode\nbits\nset\nthe\noutput\nof\nDAC1\nfrom\n0\nto\nfull-scale.\nThe\nvalue\nof\nthe\nfull-scale\ncurrent\nis\nset\nby\nthis\nbyte,\nV\nREF\n,\nR\nDAC\n,\nand\nthe\nDAC1\nrange\nbits\nin\nthe\nACR\nregister.\nIDAC2\n(Address\n04h)\nCurrent\nDAC\n2\nReset\nvalue\n=\n00h.\nbit\n7\nbit\n6\nbit\n5\nbit\n4\nbit\n3\nbit\n2\nbit\n1\nbit\n0\nIDAC2_7\nIDAC2_6\nIDAC2_5\nIDAC2_4\nIDAC2_3\nIDAC2_2\nIDAC2_1\nIDAC2_0\nThe\nDAC\ncode\nbits\nset\nthe\noutput\nof\nDAC2\nfrom\n0\nto\nfull-scale.\nThe\nvalue\nof\nthe\nfull-scale\ncurrent\nis\nset\nby\nthis\nbyte,\nV\nREF\n,\nR\nDAC\n,\nand\nthe\nDAC2\nrange\nbits\nin\nthe\nACR\nregister.\nODAC\n(Address\n05h)\nOffset\nDAC\nSetting\nReset\nvalue\n=\n00h.\nbit\n7\nbit\n6\nbit\n5\nbit\n4\nbit\n3\nbit\n2\nbit\n1\nbit\n0\nSIGN\nOSET6\nOSET5\nOSET4\nOSET3\nOSET2\nOSET1\nOSET0\nbit\n7\nOffset\nsign\n0\n=\nPositive\n1\n=\nNegative\nbits\n6-0\nNOTE:\nThe\noffset\nmust\nbe\nused\nafter\ncalibration\nor\nthe\ncalibration\nwill\nnullify\nthe\neffects.\nDIO\n(Address\n06h)\nDigital\nI/O\nReset\nvalue\n=\n00h.\nbit\n7\nbit\n6\nbit\n5\nbit\n4\nbit\n3\nbit\n2\nbit\n1\nbit\n0\nDIO7\nDIO6\nDIO5\nDIO4\nDIO3\nDIO2\nDIO1\nDIO0\nA\nvalue\nwritten\nto\nthis\nregister\nwill\nappear\non\nthe\ndigital\nI/O\npins\nif\nthe\npin\nis\nconfigured\nas\nan\noutput\nin\nthe\nDIR\nregister.\nReading\nthis\nregister\nwill\nreturn\nthe\nvalue\nof\nthe\ndigital\nI/O\npins.\nDIR\n(Address\n07h)\nDirection\ncontrol\nfor\ndigital\nI/O\nReset\nvalue\n=\nFFh.\nbit\n7\nbit\n6\nbit\n5\nbit\n4\nbit\n3\nbit\n2\nbit\n1\nbit\n0\nDIR7\nDIR6\nDIR5\nDIR4\nDIR3\nDIR2\nDIR1\nDIR0\nEach\nbit\ncontrols\nwhether\nthe\nDigital\nI/O\npin\nis\nan\noutput\n(=\n0)\nor\ninput\n(=\n1).\nThe\ndefault\npower-up\nstate\nis\nas\ninputs.\n23\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n \n ADS1216\nSBAS171D\n–\nNOVEMBER\n2000\n–\nREVISED\nSEPTEMBER\n2006\nDEC0\n(Address\n08h)\nDecimation\nRegister\n(least\nsignificant\n8\nbits)\nReset\nvalue\n=\n80h.\nbit\n7\nbit\n6\nbit\n5\nbit\n4\nbit\n3\nbit\n2\nbit\n1\nbit\n0\nDEC07\nDEC06\nDEC05\nDEC04\nDEC03\nDEC02\nDEC01\nDEC00\nThe\ndecimation\nvalue\nis\ndefined\nwith\n11\nbits\nfor\na\nrange\nof\n20\nto\n2047.\nThis\nregister\nis\nthe\nleast\nsignificant\neight\nbits.\nThe\nthree\nmost\nsignificant\nbits\nare\ncontained\nin\nthe\nM/DEC1\nregister.\nM/DEC1\n(Address\n09h)\nMode\nand\nDecimation\nRegister\nReset\nvalue\n=\n07h.\nbit\n7\nbit\n6\nbit\n5\nbit\n4\nbit\n3\nbit\n2\nbit\n1\nbit\n0\nDRDY\nU/\nB\nSMODE1\nSMODE0\nReserved\nDEC10\nDEC09\nDEC08\nbit\n7\nDRDY\n:\nData\nready\n(read-only)\nThis\nbit\nduplicates\nthe\nstate\nof\nthe\nDRDY\npin.\nbit\n6\nU/\nB\n:\nData\nformat\n0\n=\nBipolar\n1\n=\nUnipolar\nU/\nB\nANALOG\nINPUT\nDIGITAL\nOUTPUT\n0\n+FS\n0x7FFFFF\nZero\n0x000000\n–\nFS\n0x800000\n1\n+FS\n0xFFFFFF\nZero\n0x000000\n–\nFS\n0x000000\nbits\n5-4\nSMODE1:\nSMODE0:\nSettling\nmode\n00\n=\nAuto\n01\n=\nFast-Settling\nfilter\n10\n=\nSinc\n2\nfilter\n11\n=\nSinc\n3\nfilter\nbit\n3\nReserved\nThis\nbit\nis\nnot\nused\nin\nthe\nADS1216\nand\nit\nis\nrecommended\nthat\nit\nbe\nset\nto\n0.\nbits\n2-0\nDEC10:\nDEC09:\nDEC08:\nMost\nsignificant\nbits\nof\nthe\ndecimation\nvalue\n24\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n \n ADS1216\nSBAS171D\n–\nNOVEMBER\n2000\n–\nREVISED\nSEPTEMBER\n2006\nOCR0\n(Address\n0Ah)\nOffset\nCalibration\nCoefficient\n(least\nsignificant\nbyte)\nReset\nvalue\n=\n00h.\nbit\n7\nbit\n6\nbit\n5\nbit\n4\nbit\n3\nbit\n2\nbit\n1\nbit\n0\nOCR07\nOCR06\nOCR05\nOCR04\nOCR03\nOCR02\nOCR01\nOCR00\nOCR1\n(Address\n0Bh)\nOffset\nCalibration\nCoefficient\n(middle\nbyte)\nReset\nvalue\n=\n00h.\nbit\n7\nbit\n6\nbit\n5\nbit\n4\nbit\n3\nbit\n2\nbit\n1\nbit\n0\nOCR15\nOCR14\nOCR13\nOCR12\nOCR11\nOCR10\nOCR09\nOCR08\nOCR2\n(Address\n0Ch)\nOffset\nCalibration\nCoefficient\n(most\nsignificant\nbyte)\nReset\nvalue\n=\n00h.\nbit\n7\nbit\n6\nbit\n5\nbit\n4\nbit\n3\nbit\n2\nbit\n1\nbit\n0\nOCR23\nOCR22\nOCR21\nOCR20\nOCR19\nOCR18\nOCR17\nOCR16\nFSR0\n(Address\n0Dh)\nFull-Scale\nRegister\n(least\nsignificant\nbyte)\nReset\nvalue\n=\n24h.\nbit\n7\nbit\n6\nbit\n5\nbit\n4\nbit\n3\nbit\n2\nbit\n1\nbit\n0\nFSR07\nFSR06\nFSR05\nFSR04\nFSR03\nFSR02\nFSR01\nFSR00\nFSR1\n(Address\n0Eh)\nFull-Scale\nRegister\n(middle\nbyte)\nReset\nvalue\n=\n90h.\nbit\n7\nbit\n6\nbit\n5\nbit\n4\nbit\n3\nbit\n2\nbit\n1\nbit\n0\nFSR15\nFSR14\nFSR13\nFSR12\nFSR11\nFSR10\nFSR09\nFSR08\nFSR2\n(Address\n0Fh)\nFull-Scale\nRegister\n(most\nsignificant\nbyte)\nReset\nvalue\n=\n67h.\nbit\n7\nbit\n6\nbit\n5\nbit\n4\nbit\n3\nbit\n2\nbit\n1\nbit\n0\nFSR23\nFSR22\nFSR21\nFSR20\nFSR19\nFSR18\nFSR17\nFSR16\n25\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n COMMAND\nDEFINITIONS\nADS1216\nSBAS171D\n–\nNOVEMBER\n2000\n–\nREVISED\nSEPTEMBER\n2006\nThe\ncommands\nsummarized\nin\nTable\n4\ncontrol\nthe\noperation\nof\nthe\nADS1216.\nAll\nof\nthe\ncommands\nare\nstand-alone\nexcept\nfor\nthe\nregister\nreads\nand\nwrites\n(RREG,\nWREG)\nwhich\nrequire\na\nsecond\ncommand\nbyte\nplus\ndata.\nAdditional\ncommand\nand\ndata\nbytes\nmay\nbe\nshifted\nin\nwithout\ndelay\nafter\nthe\nfirst\ncommand\nbyte.\nThe\nORDER\nbit\nin\nthe\nSTATUS\nregister\n(see\nthe\nRegister\nmap\nsection)\nsets\nthe\norder\nof\nthe\nbits\nwithin\nthe\noutput\ndata.\nCS\nmust\nstay\nlow\nduring\nthe\nentire\ncommand\nsequence.\nTable\n4.\nCommand\nDefinitions\n(1)\nCOMMAND\nDESCRIPTION\n1ST\nCOMMAND\nBYTE\n2ND\nCOMMAND\nBYTE\nWAKEUP\nCompletes\nSYNC\nand\nexits\nstandby\nmode\n0000\n0000\n(00h)\nRDATA\nRead\ndata\n0000\n0001\n(01h)\nRDATAC\nRead\ndata\ncontinuously\n0000\n0011\n(03h)\nSDATAC\nStop\nread\ndata\ncontinuously\n0000\n1111\n(0Fh)\nRREG\nRead\nfrom\nREG\nrrr\n0001\nrrrr\n(1xh)\n0000\nnnnn\nRRAM\nRead\nfrom\nRAM\nbank\naaa\n0010\n0\naaa\n(2xh)\nx\nnnn\nnnnn\n(number\nof\nbytes\n–\n1)\nCREG\nCopy\nREG\nto\nRAM\nbank\naaa\n0100\n0\naaa\n(4xh)\nCREGA\nCopy\nREG\nto\nall\nRAM\nbanks\n0100\n1000\n(48h)\nWREG\nWrite\nto\nREG\nrrr\n0101\nrrrr\n(5xh)\n0000\nnnnn\nWRAM\nWrite\nto\nRAM\nbank\naaa\n0110\n0\naaa\n(6xh)\nx\nnnn\nnnnn\n(number\nof\nbytes\n–\n1)\nCRAM\nCopy\nRAM\nbank\naaa\nto\nREG\n1100\n0\naaa\n(Cxh)\nCSRAMX\nCalculate\nRAM\nbank\naaa\nchecksum\n1101\n0\naaa\n(Dxh)\nCSARAMX\nCalculate\nall\nRAM\nbanks\nchecksum\n1101\n1000\n(D8h)\nCSREG\nCalculate\nREG\nchecksum\n1101\n1111\n(DFh)\nCSRAM\nCalculate\nRAM\nbank\naaa\nchecksum\n1110\n0\naaa\n(Exh)\nCSARAM\nCalculate\nall\nRAM\nbanks\nchecksum\n1110\n1000\n(E8h)\nSELFCAL\nOffset\nand\ngain\nself-calibration\n1111\n0000\n(F0h)\nSELFOCAL\nOffset\nself-calibration\n1111\n0001\n(F1h)\nSELFGCAL\nGain\nself-calibration\n1111\n0010\n(F2h)\nSYSOCAL\nSystem\noffset\ncalibration\n1111\n0011\n(F3h)\nSYSGCAL\nSystem\ngain\ncalibration\n1111\n0100\n(F4h)\nDSYNC\nSynchronize\nthe\nA/D\nconversion\n1111\n1100\n(FCh)\nSLEEP\nBegin\nsleep\nmode\n1111\n1101\n(FDh)\nRESET\nReset\nto\npower-up\nvalues\n1111\n1110\n(FEh)\nWAKEUP\nCompletes\nSYNC\nand\nexits\nstandby\nmode\n1111\n1111\n(FFh)\n(1)\nn\n=\nnumber\nof\nregisters\nto\nbe\nread/written\n–\n1.\nFor\nexample,\nto\nread/write\nthree\nregisters,\nset\nnnnn\n=\n2\n(0010).\nr\n=\nstarting\nregister\naddress\nfor\nread/write\ncommands.\n26\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n \nDOUT\nSCLKDIN\nMSB\nt6Mid-Byte LSBDRDY\n0000□0001\n/c183/c32/c183/c32/c183 /c183/c32/c183/c32/c183 \nDOUTDIN\n24□BitsDRDY\n24□Bits0000□0011\nt6 \nDOUTDINDRDY\ninput_data input_data input_data\nMSB Mid-Byte LSB \n ADS1216\nSBAS171D\n–\nNOVEMBER\n2000\n–\nREVISED\nSEPTEMBER\n2006\nRDATA\nRead\nData\nDescription:\nIssue\nthis\ncommand\nafter\nDRDY\ngoes\nlow\nto\nread\na\nsingle\nconversion\nresult.\nAfter\nall\n24\nbits\nhave\nbeen\nshifted\nout\non\nD\nOUT\n,\nDRDY\ngoes\nhigh.\nIt\nis\nnot\nnecessary\nto\nread\nback\nall\n24\nbits,\nbut\nDRDY\nwill\nthen\nnot\nreturn\nhigh\nuntil\nnew\ndata\nis\nbeing\nupdated.\nSee\nthe\nTiming\nCharacteristics\nfor\nthe\nrequired\ndelay\nbetween\nthe\nend\nof\nthe\nRDATA\ncommand\nand\nthe\nbeginning\nof\nshifting\ndata\non\nD\nOUT\n:\nt\n6\n.\nFigure\n30.\nRDATA\nCommand\nSequence\nRDATAC\nRead\nData\nContinuous\nDescription:\nIssue\ncommand\nafter\nDRDY\ngoes\nlow\nto\nenter\nthe\nRead\nData\nContinuous\nmode.\nThis\nmode\nenables\nthe\ncontinuous\noutput\nof\nnew\ndata\non\neach\nDRDY\nwithout\nthe\nneed\nto\nissue\nsubsequent\nread\ncommands.\nAfter\nall\n24\nbits\nhave\nbeen\nread,\nDRDY\ngoes\nhigh.\nIt\nis\nnot\nnecessary\nto\nread\nback\nall\n24\nbits,\nbut\nDRDY\nwill\nthen\nnot\nreturn\nhigh\nuntil\nnew\ndata\nis\nbeing\nupdated.\nThis\nmode\nmay\nbe\nterminated\nby\nthe\nStop\nRead\nData\nContinuous\ncommand\n(STOPC).\nBecause\nD\nIN\nis\nconstantly\nbeing\nmonitored\nduring\nthe\nRead\nData\nContinuous\nmode\nfor\nthe\nSTOPC\nor\nRESET\ncommand,\ndo\nnot\nuse\nthis\nmode\nif\nD\nIN\nand\nD\nOUT\nare\nconnected\ntogether.\nSee\nthe\nTiming\nCharacteristics\nfor\nthe\nrequired\ndelay\nbetween\nthe\nend\nof\nthe\nRDATAC\ncommand\nand\nthe\nbeginning\nof\nshifting\ndata\non\nD\nOUT\n:\nt\n6\n.\nFigure\n31.\nRDATAC\nCommand\nSequence\nOn\nthe\nfollowing\nDRDY\n,\nshift\nout\ndata\nby\napplying\nSCLKs.\nThe\nRead\nData\nContinuous\nmode\nterminates\nif\ninput_data\nequals\nthe\nSTOPC\nor\nRESET\ncommand\nin\nany\nof\nthe\nthree\nbytes\non\nD\nIN\n.\nFigure\n32.\nD\nIN\nand\nD\nOUT\nCommand\nSequence\nDuring\nRead\nContinuous\nmode\n27\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n \nDINDRDY\n000□1111 \nDOUTDIN 0001□0001 0000□0001\n1st□Command\nByte2nd□Command\nByte\nMUX ADCON\nData\nByteData\nBytet6 \nDOUTDIN 0010□0001 0000□1111\nBank□1,\nByte□0Bank□1,\nByte□1t6\nRAM□Data \n ADS1216\nSBAS171D\n–\nNOVEMBER\n2000\n–\nREVISED\nSEPTEMBER\n2006\nSTOPC\nStop\nRead\nData\nContinuous\nDescription:\nEnds\nthe\ncontinuous\ndata\noutput\nmode;\nrefer\nto\nRDATAC\nin\nthe\nCommand\nDefinitions\nsection.\nThe\ncommand\nmust\nbe\nissued\nafter\nDRDY\ngoes\nlow\nand\ncompleted\nbefore\nDRDY\ngoes\nhigh.\nFigure\n33.\nSTOPC\nCommand\nSequence\nRREG\nRead\nfrom\nRegisters\nDescription:\nOutput\nthe\ndata\nfrom\nup\nto\n16\nregisters\nstarting\nwith\nthe\nregister\naddress\nspecified\nas\npart\nof\nthe\ncommand.\nThe\nnumber\nof\nregisters\nread\nwill\nbe\none\nplus\nthe\nsecond\nbyte\nof\nthe\ncommand.\nIf\nthe\ncount\nexceeds\nthe\nremaining\nregisters,\nthe\naddresses\nwill\nwrap\nback\nto\nthe\nbeginning.\n1st\nCommand\nByte:\n0001\nrrrr\nwhere\nrrrr\nis\nthe\naddress\nof\nthe\nfirst\nregister\nto\nread.\n2nd\nCommand\nByte:\n0000\nnnnn\nwhere\nnnnn\nis\nthe\nnumber\nof\nbytes\nto\nread\n–\n1.\nSee\nthe\nTiming\nCharacteristics\nfor\nthe\nrequired\ndelay\nbetween\nthe\nend\nof\nthe\nRREG\ncommand\nand\nthe\nbeginning\nof\nshifting\ndata\non\nD\nOUT\n:\nt\n6\n.\nFigure\n34.\nRREG\nCommand\nExample:\nRead\nTwo\nRegisters\nStarting\nfrom\nRegiater\n01h\n(multiplexer)\nRRAM\nRead\nfrom\nRAM\nDescription:\nThis\ncommand\nallows\nfor\nthe\ndirect\nreading\nof\nthe\nRAM\ncontents.\nAll\nreads\nbegin\nat\nthe\nspecified\nstarting\nRAM\nbank.\nMore\nthan\none\nbank\ncan\nbe\nread\nout\nin\na\nsingle\nread\noperation.\nThe\nreads\nwill\nwrap\naround\nto\nthe\nfirst\nbank\nif\nthere\nis\nmore\ndata\nto\nbe\nretrieved\nwhen\nthe\nlast\nbank\nis\ncompletely\nread.\nSee\nthe\nTiming\nCharacteristics\nfor\nthe\nrequired\ndelay\nbetween\nthe\nend\nof\nthe\nRRAM\ncommand\nand\nthe\nbeginning\nof\nshifting\ndata\non\nD\nOUT\n:\nt\n6\n.\n1st\nCommand\nByte:\n0010\n0\naaa\nwhere\naaa\nis\nthe\nstarting\nRAM\nbank\nfor\nthe\nread.\n2nd\nCommand\nByte:\n0\nnnn\nnnnn\nwhere\nnnn\nnnnn\nis\nthe\nnumber\nof\nbytes\nto\nbe\nread\n–\n1.\nFigure\n35.\nRRAM\nCommand\nExample:\nRead\n16\nBytes\nStarting\nfrom\nBank\n1\n28\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n \nDIN 0101□0011 0000□0001\n1st□Command\nByte2nd□Command\nByteDRATE□Data IO□Data\nData\nByteData\nByte \nDIN 0110□0001 0000□1111Bank□1,\nByte□0\nRAM□DataBank□1,\nByte□1\ntx \n ADS1216\nSBAS171D\n–\nNOVEMBER\n2000\n–\nREVISED\nSEPTEMBER\n2006\nCREG\nCopy\nRegisters\nto\nRAM\nBank\nDescription:\nThis\ncommand\ncopies\nthe\nregisters\nto\nthe\nselected\nRAM\nbank.\nDo\nnot\nissue\nadditional\ncommands\nwhile\nthe\ncopy\noperation\nis\nunderway.\n1st\nCommand\nbyte:\n0100\n0\naaa\nwhere\naaa\nis\nthe\nRAM\nbank\nthat\nwill\nbe\nupdated\nwith\na\ncopy\nof\nthe\nregisters.\nCREGA\nCopy\nRegisters\nto\nAll\nRAM\nBanks\nDescription:\nThis\ncommand\ncopies\nthe\nregisters\nto\nall\nRAM\nbanks.\nDo\nnot\nissue\nadditional\ncommands\nwhile\nthe\ncopy\noperation\nis\nunderway.\nWREG\nWrite\nto\nRegister\nDescription:\nWrite\nto\nthe\nregisters\nstarting\nwith\nthe\nregister\nspecified\nas\npart\nof\nthe\ncommand.\nThe\nnumber\nof\nregisters\nthat\nwill\nbe\nwritten\nis\none\nplus\nthe\nvalue\nof\nthe\nsecond\nbyte\nin\nthe\ncommand.\n1st\nCommand\nByte:\n0101\nrrrr\nwhere\nrrrr\nis\nthe\naddress\nto\nthe\nfirst\nregister\nto\nbe\nwritten.\n2nd\nCommand\nByte:\n0000\nnnnn\nwhere\nnnnn\nis\nthe\nnumber\nof\nbytes\nto\nbe\nwritten\n–\n1.\nData\nByte(s):\ndata\nto\nbe\nwritten\nto\nthe\nregisters.\nFigure\n36.\nWREG\nCommand\nExample:\nWrite\nTwo\nRegisters\nStarting\nfrom\n03h\n(DRATE)\nWRAM\nWrite\nto\nRAM\nDescription:\nThis\ncommand\nallows\nfor\ndirect\nwriting\nto\nthe\nRAM.\nAll\nwrites\nbegin\nat\nthe\nspecified\nstarting\nRAM\nbank.\nMore\nthan\none\nbank\ncan\nbe\nwritten\nin\na\nsingle\nwrite\noperation.\nThe\nwrites\nwill\nwrap\naround\nto\nthe\nfirst\nbank\nif\nthere\nis\nmore\ndata\nto\nbe\nwritten\nwhen\nthe\nlast\nbank\nis\ncompletely\nwritten.\nSee\nthe\nTiming\nCharacteristics\nfor\nthe\nrequired\ndelay\nbetween\nthe\nend\nof\nthe\nRRAM\ncommand\nand\nthe\nbeginning\nof\nshifting\ndata\non\nD\nOUT\n:\nt\n6\n.\n1st\nCommand\nByte:\n0010\n0\naaa\nwhere\naaa\nis\nthe\nstarting\nRAM\nbank\nfor\nthe\nwrite.\n2nd\nCommand\nByte:\n0\nnnn\nnnnn\nwhere\nnnn\nnnnn\nis\nthe\nnumber\nof\nbytes\nto\nbe\nwritten\n–\n1.\nFigure\n37.\nWRAM\nCommand\nExample:\nWrite\n16\nBytes\nStarting\nat\nBank\n1\nCRAM\nCopy\nSelected\nRAM\nBank\nto\nRegisters\nDescription:\nThis\ncommand\ncopies\nthe\nselected\nRAM\nbank\nto\nthe\nregisters.\nThis\naction\nwill\noverwrite\nall\nprevious\nregister\nsettings.\nDo\nnot\nissue\nadditional\ncommands\nwhile\nthis\ncopy\noperation\nis\nunderway.\n1st\nCommand\nByte:\n1100\n0\naaa\nwhere\naaa\nis\nthe\nselected\nRAM\nbank.\n29\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n \nDOUTDIN\n24□Bits0000□0011\nt6 \n ADS1216\nSBAS171D\n–\nNOVEMBER\n2000\n–\nREVISED\nSEPTEMBER\n2006\nCSRAM\nCalculate\nChecksum\nfor\nSelected\nRAM\nBank\nDescription:\nThis\ncommand\ncalculates\nthe\nchecksum\nfor\nthe\nselected\nRAM\nbank.\nThe\nchecksum\nis\ncalculated\nas\nthe\nsum\nof\nall\nthe\nbytes\nin\nthe\nregisters\nwith\nthe\ncarry\nignored.\nDo\nnot\nissue\nany\nadditional\ncommands\nwhile\nthe\nchecksum\nis\nbeing\ncalculated.\nCSRAMX\nCalculate\nChecksum\nfor\nSelected\nRAM\nBank,\nIgnoring\nCertain\nBits\nDescription:\nThis\ncommand\ncalculates\nthe\nchecksum\nof\nthe\nselected\nRAM\nbank.\nThe\nchecksum\nis\ncalculated\nas\na\nsum\nof\nall\nthe\nbytes\nin\nthe\nRAM\nbank\nwith\nthe\ncarry\nignored.\nThe\nID,\nDRDY\n,\nand\nDIO\nbits\nare\nmasked\nand\nare\nnot\nincluded\nin\nthe\nchecksum\ncalculation.\nDo\nnot\nissue\nany\nadditional\ncommands\nwhile\nthe\nchecksum\nis\nbeing\ncalculated.\nCSARAM\nCalculate\nChecksum\nfor\nall\nRAM\nBanks\nDescription:\nThis\ncommand\ncalculates\nthe\nchecksum\nfor\nall\nRAM\nbanks.\nThe\nchecksum\nis\ncalculated\nas\na\nsum\nof\nall\nthe\nbytes\nin\nthe\nRAM\nbank\nwith\nthe\ncarry\nignored.\nDo\nnot\nissue\nany\nadditional\ncommands\nwhile\nthe\nchecksum\nis\nbeing\ncalculated.\nCalculate\nChecksum\nfor\nall\nRAM\nBanks,\nIgnoring\nCSARAMX\nCertain\nBits\nDescription:\nThis\ncommand\ncalculates\nthe\nchecksum\nfor\nall\nRAM\nbanks.\nThe\nchecksum\nis\ncalculated\nas\na\nsum\nof\nall\nthe\nbytes\nin\nthe\nRAM\nbank\nwith\nthe\ncarry\nignored.\nThe\nID,\nDRDY\n,\nand\nDIO\nbits\nare\nmasked\nand\nare\nnot\nincluded\nin\nthe\nchecksum\ncalculation.\nDo\nnot\nissue\nany\nadditional\ncommands\nwhile\nthe\nchecksum\nis\nbeing\ncalculated.\nCSREG\nCalculate\nChecksum\nfor\nthe\nRegisters\nDescription:\nThis\ncommand\ncalculates\nthe\nchecksum\nfor\nthe\nregisters.\nThe\nchecksum\nis\ncalculated\nas\na\nsum\nof\nall\nthe\nbytes\nin\nthe\nregisters\nwith\nthe\ncarry\nignored.\nThe\nID,\nDRDY\n,\nand\nDIO\nbits\nare\nmasked\nand\nare\nnot\nincluded\nin\nthe\nchecksum\ncalculation.\nDo\nnot\nissue\nany\nadditional\ncommands\nwhile\nthe\nchecksum\nis\nbeing\ncalculated.\nSee\nthe\nTiming\nCharacteristics\nfor\nthe\nrequired\ndelay\nbetween\nthe\nend\nof\nthe\nchecksum\ncommands\nand\nthe\nbeginning\nof\nshifting\ndata\non\nD\nOUT\n:\nt\n6\n.\nNote\nthat\nthis\ntime\nis\ndependent\non\nthe\nspecific\nchecksum\ncommand\nused.\nFigure\n38.\nChecksum\nCommand\nSequence\nSYSOCAL\nSystem\nOffset\nCalibration\nDescription:\nPerforms\na\nsystem\noffset\ncalibration.\nThe\nOffset\nCalibration\nRegister\n(OFC)\nis\nupdated\nafter\nthis\noperation.\nDRDY\ngoes\nhigh\nat\nthe\nbeginning\nof\nthe\ncalibration.\nIt\ngoes\nlow\nafter\nthe\ncalibration\ncompletes\nand\nsettled\ndata\nis\nready.\nDo\nnot\nsend\nadditional\ncommands\nafter\nissuing\nthis\ncommand\nuntil\nDRDY\ngoes\nlow\nindicating\nthat\nthe\ncalibration\nis\ncomplete.\n30\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n \nDIN\nSCLK\nCLKIN/c183/c183/c183 /c183/c183/c183\n/c183/c183/c183 /c183/c183/c1831111□1100\n(SYNC)0000□0000\n(WAKEUP)\nSynchronization□Occurs□Here \nDIN\nSCLK1111□1101\n(SLEEP)\nNormal□Mode Sleep□Mode Normal□Mode0000□0000\n(WAKEUP) \n ADS1216\nSBAS171D\n–\nNOVEMBER\n2000\n–\nREVISED\nSEPTEMBER\n2006\nSYSGCAL\nSystem\nGain\nCalibration\nDescription:\nPerforms\na\nsystem\ngain\ncalibration.\nThe\nFull-Scale\nCalibration\nRegister\n(FSC)\nis\nupdated\nafter\nthis\noperation.\nDRDY\ngoes\nhigh\nat\nthe\nbeginning\nof\nthe\ncalibration.\nIt\ngoes\nlow\nafter\nthe\ncalibration\ncompletes\nand\nsettled\ndata\nis\nready.\nDo\nnot\nsend\nadditional\ncommands\nafter\nissuing\nthis\ncommand\nuntil\nDRDY\ngoes\nlow\nindicating\nthat\nthe\ncalibration\nis\ncomplete.\nDSYNC\nSynchronize\nthe\nA/D\nConversion\nDescription:\nThis\ncommand\nsynchronizes\nthe\nA/D\nconversion.\nTo\nuse,\nfirst\nshift\nin\nthe\ncommand.\nThen\nshift\nin\nthe\nWAKEUP\ncommand.\nSynchronization\noccurs\non\nthe\nfirst\nCLKIN\nrising\nedge\nafter\nthe\nfirst\nSCLK\nused\nto\nshift\nin\nthe\nWAKEUP\ncommand.\nFigure\n39.\nDSYNC\nCommand\nSequence\nSLEEP\nSleep\nMode\nDescription:\nThis\ncommand\nputs\nthe\nADS1216\ninto\na\nSleep\nmode.\nAfter\nissuing\nthe\nSLEEP\ncommand,\nmake\nsure\nthere\nis\nno\nmore\nactivity\non\nSCLK\nwhile\nCS\nis\nlow\nbecause\nthis\nwill\ninterrupt\nSleep\nmode.\nIf\nCS\nis\nhigh,\nSCLK\nactivity\nis\nallowed\nduring\nSleep\nmode.\nTo\nexit\nSleep\nmode,\nissue\nthe\nWAKEUP\ncommand.\nFigure\n40.\nSLEEP\nCommand\nSequence\nWAKEUP\nComplete\nSynchronization\nor\nExit\nSleep\nMode\nDescription:\nUsed\nin\nconjunction\nwith\nthe\nSYNC\nand\nSTANDBY\ncommands.\nTwo\nvalues\n(all\nzeros\nor\nall\nones)\nare\navailable\nfor\nthis\ncommand.\nRESET\nReset\nRegisters\nto\nDefault\nValues\nDescription:\nReturns\nall\nregisters\nto\ntheir\ndefault\nvalues.\nThis\ncommand\nwill\nalso\nstop\nthe\nRead\nData\nContinuous\nmode.\nWhile\nin\nthe\nRead\nData\nContinuous\nmode,\nthe\nRESET\ncommand\nmust\nbe\nissued\nafter\nDRDY\ngoes\nlow\nand\ncomplete\nbefore\nDRDY\nreturns\nhigh.\n31\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n DEFINITIONS\nENOB/C0043−20 log(ppm)\n6.02\n/C04662VREF\nPGA/C0467\n10/C04666.02ER\n20/C0467\n/C0466VREF\nPGA/C0467\n10/C04666.02ER\n20/C0467\nfDATA/C0043/C0466fMOD\nDecimation Ratio/C0467/C0043/C0466fOSC\nmfactor Decimation Ratio/C0467\nfSAMP/C0043fOSC\nmfactor\nfSAMP/C00432fOSC\nmfactor\nfSAMP/C00438fOSC\nmfactor\nfSAMP/C004316fOSC\nmfactor\nfSAMP/C004316fOSC\nmfactor\nADS1216\nSBAS171D\n–\nNOVEMBER\n2000\n–\nREVISED\nSEPTEMBER\n2006\nAnalog\nInput\nVoltage\n—\nthe\nvoltage\nat\nany\none\nThe\ndata\nfrom\nthe\nA/D\nconverter\nis\noutput\nas\ncodes,\nanalog\ninput\nrelative\nto\nAGND.\nwhich\nthen\ncan\nbe\neasily\nconverted\nto\nother\nunits,\nAnalog\nInput\nDifferential\nVoltage\n—\ngiven\nby\nthe\nsuch\nas\nppm\nor\nvolts.\nThe\nequations\nand\ntable\nbelow\nfollowing\nequation:\n(A\nIN+\n)\n–\n(A\nIN\n–\n).\nThus,\na\npositive\nshow\nthe\nrelationship\nbetween\nbits\nor\ncodes,\nppm,\ndigital\noutput\nis\nproduced\nwhenever\nthe\nanalog\ninput\nand\nvolts.\ndifferential\nvoltage\nis\npositive,\nwhile\na\nnegative\ndigital\noutput\nis\nproduced\nwhenever\nthe\ndifferential\nis\nnegative.\nBITS\nrms\nBIPOLAR\nV\nRMS\nUNIPOLAR\nV\nRMS\nFor\nexample,\nwhen\nthe\nconverter\nis\nconfigured\nwith\na\n2.5V\nreference\nand\nplaced\nin\na\ngain\nsetting\nof\n1,\nthe\npositive\nfull-scale\noutput\nis\nproduced\nwhen\nthe\nanalog\ninput\ndifferential\nis\n2.5V.\nThe\nnegative\nfull-scale\noutput\nis\nproduced\nwhen\nthe\ndifferential\nis\n24\n298nV\n149nV\n–\n2.5V.\nIn\neach\ncase,\nthe\nactual\ninput\nvoltages\nmust\nremain\nwithin\nthe\nAGND\nto\nAV\nDD\nrange.\n22\n1.19\nµ\nV\n597nV\n20\n4.77\nµ\nV\n2.39\nµ\nV\nConversion\nCycle\n—\nthe\nterm\nconversion\ncycle\n18\n19.1\nµ\nV\n9.55\nµ\nV\nusually\nrefers\nto\na\ndiscrete\nA/D\nconversion\noperation,\nsuch\nas\nthat\nperformed\nby\na\nsuccessive\n16\n76.4\nµ\nV\n38.2\nµ\nV\napproximation\nconverter.\nAs\nused\nhere,\na\nconversion\n14\n505\nµ\nV\n152.7\nµ\nV\ncycle\nrefers\nto\nthe\nt\nDATA\ntime\nperiod.\nHowever,\neach\n12\n1.22mV\n610\nµ\nV\ndigital\noutput\nis\nactually\nbased\non\nthe\nmodulator\nresults\nfrom\nseveral\nt\nDATA\ntime\nperiods.\nf\nDATA\n—\nthe\nfrequency\nof\nthe\ndigital\noutput\ndata\nFILTER\nSETTING\nMODULATOR\nRESULTS\nproduced\nby\nthe\nADS1216.\nf\nDATA\nis\nalso\nreferred\nto\nas\nthe\ndata\nrate.\nFast\nSettling\n1\nt\nDATA\nTime\nPeriod\nSinc\n2\n2\nt\nDATA\nTime\nPeriod\nSinc\n3\n3\nt\nDATA\nTime\nPeriod\nf\nMOD\n—\nthe\nfrequency\nor\nspeed\nat\nwhich\nthe\nmodulator\nData\nRate\n—\nthe\nrate\nat\nwhich\nconversions\nare\nof\nthe\nADS1216\nis\nrunning.\nThis\nrate\ndepends\non\nthe\ncompleted.\nSee\ndefinition\nfor\nf\nDATA\n.\nSPEED\nbit\nas\nshown\nbelow:\nDecimation\nRatio\n—\ndefines\nthe\nratio\nbetween\nthe\nSPEED\nBIT\nf\nMOD\noutput\nof\nthe\nmodulator\nand\nthe\noutput\nData\nRate.\n0\nf\nOSC\n/128\nValid\nvalues\nfor\nthe\nDecimation\nRatio\nare\nfrom\n20\nto\n2047.\nLarger\nDecimation\nRatios\nwill\nhave\nlower\n1\nf\nOSC\n/256\nnoise.\nf\nOSC\n—\nthe\nfrequency\nof\nthe\ncrystal\ninput\nsignal\nat\nthe\nEffective\nResolution\n—\nthe\neffective\nresolution\nof\nthe\nX\nIN\ninput\nof\nthe\nADS1216.\nADS1216\nin\na\nparticular\nconfiguration\ncan\nbe\nexpressed\nin\ntwo\ndifferent\nunits:\nbits\nrms\n(referenced\nf\nSAMP\n—\nthe\nfrequency,\nor\nswitching\nspeed,\nof\nthe\nto\noutput)\nand\nV\nRMS\n(referenced\nto\ninput).\nComputed\ninput\nsampling\ncapacitor.\nThe\nvalue\nis\ngiven\nby\none\ndirectly\nfrom\nthe\nconverter\noutput\ndata,\neach\nis\na\nof\nthe\nfollowing\nequations:\nstatistical\ncalculation.\nThe\nconversion\nfrom\none\nto\nthe\nPGA\nSETTING\nSAMPLING\nFREQUENCY\nother\nis\nshown\nbelow.\n1,\n2,\n4,\n8\nEffective\nnumber\nof\nbits\n(ENOB)\nor\neffective\nresolution\nis\ncommonly\nused\nto\ndefine\nthe\nusable\nresolution\nof\nthe\nA/D\nconverter.\nIt\nis\ncalculated\nfrom\n8\nempirical\ndata\ntaken\ndirectly\nfrom\nthe\ndevice.\nIt\nis\ntypically\ndetermined\nby\napplying\na\nfixed\nknown\nsignal\n16\nsource\nto\nthe\nanalog\ninput\nand\ncomputing\nthe\nstandard\ndeviation\nof\nthe\ndata\nsample\nset.\nThe\nrms\n32\nnoise\ndefines\nthe\n±\nσ\ninterval\nabout\nthe\nsample\nmean.\n64,\n128\n32\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n \nLSB Weight/C0043Full−Scale Range\n2N (1)\n2VREF\nPGA\n/C0034VREF\nPGA\n/C0034VREF\n2PGA\nADS1216\nSBAS171D\n–\nNOVEMBER\n2000\n–\nREVISED\nSEPTEMBER\n2006\nFilter\nSelection\n—\nthe\nADS1216\nuses\na\n(sinx/x)\nfilter\nFor\nexample,\nwhen\nthe\nconverter\nis\nconfigured\nwith\na\nor\nsinc\nfilter.\nThere\nare\nthree\ndifferent\nsinc\nfilters\nthat\n2.5V\nreference\nand\nis\nplaced\nin\na\ngain\nsetting\nof\n2,\ncan\nbe\nselected.\nA\nFast-Settling\nfilter\nwill\nsettle\nin\nthe\nfull-scale\nrange\nis:\n[1.25V\n(positive\nfull-scale)\n–\none\nt\nDATA\ncycle.\nThe\nSinc\n2\nfilter\nwill\nsettle\nin\ntwo\n(\n–\n1.25V\n(negative\nfull-scale))]\n=\n2.5V.\ncycles\nand\nhave\nlower\nnoise.\nThe\nSinc\n3\nwill\nachieve\nLeast\nSignificant\nBit\n(LSB)\nWeight\n—\nthis\nis\nthe\nlowest\nnoise\nand\nhigher\nnumber\nof\neffective\nbits,\nbut\ntheoretical\namount\nof\nvoltage\nthat\nthe\ndifferential\nrequires\nthree\ncycles\nto\nsettle.\nThe\nADS1216\nwill\nvoltage\nat\nthe\nanalog\ninput\nwould\nhave\nto\nchange\nin\noperate\nwith\nany\none\nof\nthese\nfilters,\nor\nit\ncan\norder\nto\nobserve\na\nchange\nin\nthe\noutput\ndata\nof\none\noperate\nin\nan\nauto\nmode,\nwhere\nit\nwill\nfirst\nselect\nthe\nleast\nsignificant\nbit.\nIt\nis\ncomputed\nas\nshown\nin\nFast-Settling\nfilter\nafter\na\nnew\nchannel\nis\nselected\nfor\nEquation\n1\n:\ntwo\nreadings\nand\nwill\nthen\nswitch\nto\nSinc\n2\nfor\none\nreading,\nfollowed\nby\nSinc\n3\nfrom\nthen\non.\nFull-Scale\nRange\n(FSR)\n—\nas\nwith\nmost\nA/D\nwhere\nN\nis\nthe\nnumber\nof\nbits\nin\nthe\ndigital\noutput.\nconverters,\nthe\nfull-scale\nrange\nof\nthe\nADS1216\nis\ndefined\nas\nthe\ninput\n,\nwhich\nproduces\nthe\npositive\nt\nDATA\n—\nthe\ninverse\nof\nf\nDATA\n,\nor\nthe\nperiod\nbetween\nfull-scale\ndigital\noutput\nminus\nthe\ninput\n,\nwhich\neach\ndata\noutput.\nproduces\nthe\nnegative\nfull-scale\ndigital\noutput.\nThe\nfull-scale\nrange\nchanges\nwith\ngain\nsetting;\nsee\nTable\n5\n.\nTable\n5.\nFull-Scale\nRange\nvs\nPGA\nSetting\n5V\nSUPPLY\nANALOG\nINPUT\n(1)\nGENERAL\nEQUATIONS\nDIFFERENTIAL\nDIFFERENTIAL\nGAIN\nFULL-SCALE\nINPUT\nPGA\nOFFSET\nFULL-SCALE\nINPUT\nPGA\nSHIFT\nSETTING\nRANGE\nVOLTAGES\n(2)\nRANGE\nRANGE\nVOLTAGES\n(2)\nRANGE\n1\n5V\n±\n2.5V\n±\n1.25V\n2\n2.5V\n±\n1.25V\n±\n0.625V\n4\n1.25V\n±\n0.625V\n±\n312.5mV\n8\n0.625V\n±\n312.5mV\n±\n156.25mV\n16\n312.5mV\n±\n156.25mV\n±\n78.125mV\n34\n156.25mV\n±\n78.125mV\n±\n39.0625mV\n64\n78.125mV\n±\n39.0625mV\n±\n19.531mV\n128\n39.0625mV\n±\n19.531mV\n±\n9.766mV\n(1)\nWith\na\n2.5V\nreference.\n(2)\nThe\nADS1216\nallows\ncommon-mode\nvoltage\nas\nlong\nas\nthe\nabsolute\ninput\nvoltage\non\nA\nIN+\nor\nA\nIN\n–\ndoes\nnot\ngo\nbelow\nAGND\nor\nabove\nAV\nDD\n.\n33\nSubmit\nDocumentation\nFeedback\n\nwww .ti.com\n \n ADS1216\nSBAS171D\n–\nNOVEMBER\n2000\n–\nREVISED\nSEPTEMBER\n2006\nChanges\nfrom\nC\nRevision\n(May\n2006)\nto\nD\nRevision\n.....................................................................................................\nPage\n•\nAdded\ntitle\nfor\nTable\n1\n.\n........................................................................................................................................................\n16\n•\nChanged\n11\nregisters\nto\n16\nregisters\nin\nDescription\ntext\nof\nRREG\nsection\nin\nCommand\nDefinitions.\n...............................\n28\n34\nSubmit\nDocumentation\nFeedback\n\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nADS1216Y/250 ACTIVE TQFP PFB 48250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 ADS1216YSamples\nADS1216Y/2K ACTIVE TQFP PFB 482000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 ADS1216YSamples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\n \nAddendum-Page 2\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nADS1216Y/2K TQFP PFB482000 330.0 16.4 9.69.61.512.016.0 Q2PACKAGE MATERIALS INFORMATION\nwww.ti.com 1-Sep-2021\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nADS1216Y/2K TQFP PFB 482000 350.0 350.0 43.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 1-Sep-2021\nPack Materials-Page 2\n MECHANICAL DATA\n \n \n MTQF019A – JANUARY 1995 – REVISED JANUARY 1998\nPOST OFFICE BOX 655303 • DALLAS, TEXAS 75265PFB (S-PQFP-G48)   PLASTIC QUAD FLATPACK\n4073176/B 10/96Gage Plane0,13 NOM\n0,25\n0,450,75\nSeating Plane0,05 MIN0,170,27\n2425\n13\n12\nSQ36\n37\n7,20\n6,8048\n1\n5,50 TYP\nSQ8,809,20\n1,05\n0,95\n1,20 MAX0,080,50 M0,08\n0°–7°\nNOTES: A. All linear dimensions are in millimeters.\nB. This drawing is subject to change without notice.\nC. Falls within JEDEC MS-026\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: ADS1216Y/250 (Texas Instruments)

#### Key Specifications:
- **Voltage Ratings:**
  - Analog Supply Voltage (AVDD): 2.7V to 5.25V
  - Digital Supply Voltage (DVDD): 2.7V to 5.25V
- **Current Ratings:**
  - Typical Analog Current (IADC): 140 µA (PGA = 1, buffer OFF)
  - Typical Digital Current: 180 µA (DVDD = 5V)
- **Power Consumption:**
  - Power Dissipation: 1.6 mW (typical)
- **Operating Temperature Range:**
  - -40°C to +85°C
- **Package Type:**
  - TQFP (Thin Quad Flat Package), 48 pins
- **Special Features:**
  - 24-bit resolution with no missing codes
  - Programmable Gain Amplifier (PGA) with gains from 1 to 128
  - On-chip voltage reference (1.25V or 2.5V)
  - SPI-compatible serial interface
  - Integrated calibration features
  - Burnout current sources for sensor fault detection
- **Moisture Sensitive Level (MSL):**
  - Level 2, according to JEDEC J-STD-020E

#### Description:
The **ADS1216** is a precision, 24-bit Analog-to-Digital Converter (ADC) designed for high-resolution measurement applications. It utilizes a delta-sigma architecture, providing excellent performance in terms of linearity and noise. The device features an integrated programmable gain amplifier (PGA) that allows for flexible gain settings, making it suitable for a variety of low-level signal applications.

#### Typical Applications:
The ADS1216 is commonly used in:
- **Industrial Process Control:** For monitoring and controlling various industrial processes.
- **Liquid/Gas Chromatography:** In analytical chemistry for separating and analyzing compounds.
- **Blood Analysis:** In medical devices for precise measurement of biological signals.
- **Smart Transmitters:** For transmitting data in industrial and environmental monitoring.
- **Portable Instrumentation:** In handheld devices requiring high precision and low power consumption.
- **Weight Scales and Pressure Transducers:** For accurate measurement of weight and pressure in various applications.

This ADC is particularly well-suited for applications that require high accuracy and low noise, making it a preferred choice in precision measurement systems.