[INF:CM0023] Creating log file ../../build/tests/FuncArgDirection/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<208> s<207> l<1:0>
n<> u<1> t<Module_keyword> p<5> s<2> l<1:0> el<1:6>
n<dut> u<2> t<StringConst> p<5> s<4> l<1:7> el<1:10>
n<> u<3> t<Port> p<4> l<1:11> el<1:11>
n<> u<4> t<List_of_ports> p<5> c<3> l<1:10> el<1:12>
n<> u<5> t<Module_nonansi_header> p<205> c<1> s<142> l<1:0> el<1:13>
n<> u<6> t<Lifetime_Automatic> p<136> s<135> l<2:9> el<2:18>
n<> u<7> t<IntVec_TypeLogic> p<18> s<17> l<2:19> el<2:24>
n<7> u<8> t<IntConst> p<9> l<2:26> el<2:27>
n<> u<9> t<Primary_literal> p<10> c<8> l<2:26> el<2:27>
n<> u<10> t<Constant_primary> p<11> c<9> l<2:26> el<2:27>
n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<2:26> el<2:27>
n<0> u<12> t<IntConst> p<13> l<2:28> el<2:29>
n<> u<13> t<Primary_literal> p<14> c<12> l<2:28> el<2:29>
n<> u<14> t<Constant_primary> p<15> c<13> l<2:28> el<2:29>
n<> u<15> t<Constant_expression> p<16> c<14> l<2:28> el<2:29>
n<> u<16> t<Constant_range> p<17> c<11> l<2:26> el<2:29>
n<> u<17> t<Packed_dimension> p<18> c<16> l<2:25> el<2:30>
n<> u<18> t<Data_type> p<19> c<7> l<2:19> el<2:30>
n<> u<19> t<Function_data_type> p<20> c<18> l<2:19> el<2:30>
n<> u<20> t<Function_data_type_or_implicit> p<135> c<19> s<21> l<2:19> el<2:30>
n<aes_rev_order_bit> u<21> t<StringConst> p<135> s<37> l<2:31> el<2:48>
n<> u<22> t<IntVec_TypeLogic> p<33> s<32> l<2:49> el<2:54>
n<7> u<23> t<IntConst> p<24> l<2:56> el<2:57>
n<> u<24> t<Primary_literal> p<25> c<23> l<2:56> el<2:57>
n<> u<25> t<Constant_primary> p<26> c<24> l<2:56> el<2:57>
n<> u<26> t<Constant_expression> p<31> c<25> s<30> l<2:56> el<2:57>
n<0> u<27> t<IntConst> p<28> l<2:58> el<2:59>
n<> u<28> t<Primary_literal> p<29> c<27> l<2:58> el<2:59>
n<> u<29> t<Constant_primary> p<30> c<28> l<2:58> el<2:59>
n<> u<30> t<Constant_expression> p<31> c<29> l<2:58> el<2:59>
n<> u<31> t<Constant_range> p<32> c<26> l<2:56> el<2:59>
n<> u<32> t<Packed_dimension> p<33> c<31> l<2:55> el<2:60>
n<> u<33> t<Data_type> p<34> c<22> l<2:49> el<2:60>
n<> u<34> t<Data_type_or_implicit> p<36> c<33> s<35> l<2:49> el<2:60>
n<in> u<35> t<StringConst> p<36> l<2:61> el<2:63>
n<> u<36> t<Tf_port_item> p<37> c<34> l<2:49> el<2:63>
n<> u<37> t<Tf_port_list> p<135> c<36> s<55> l<2:49> el<2:63>
n<> u<38> t<IntVec_TypeLogic> p<49> s<48> l<3:2> el<3:7>
n<7> u<39> t<IntConst> p<40> l<3:9> el<3:10>
n<> u<40> t<Primary_literal> p<41> c<39> l<3:9> el<3:10>
n<> u<41> t<Constant_primary> p<42> c<40> l<3:9> el<3:10>
n<> u<42> t<Constant_expression> p<47> c<41> s<46> l<3:9> el<3:10>
n<0> u<43> t<IntConst> p<44> l<3:11> el<3:12>
n<> u<44> t<Primary_literal> p<45> c<43> l<3:11> el<3:12>
n<> u<45> t<Constant_primary> p<46> c<44> l<3:11> el<3:12>
n<> u<46> t<Constant_expression> p<47> c<45> l<3:11> el<3:12>
n<> u<47> t<Constant_range> p<48> c<42> l<3:9> el<3:12>
n<> u<48> t<Packed_dimension> p<49> c<47> l<3:8> el<3:13>
n<> u<49> t<Data_type> p<53> c<38> s<52> l<3:2> el<3:13>
n<out> u<50> t<StringConst> p<51> l<3:14> el<3:17>
n<> u<51> t<Variable_decl_assignment> p<52> c<50> l<3:14> el<3:17>
n<> u<52> t<List_of_variable_decl_assignments> p<53> c<51> l<3:14> el<3:17>
n<> u<53> t<Variable_declaration> p<54> c<49> l<3:2> el<3:18>
n<> u<54> t<Data_declaration> p<55> c<53> l<3:2> el<3:18>
n<> u<55> t<Block_item_declaration> p<135> c<54> s<124> l<3:2> el<3:18>
n<> u<56> t<IntegerAtomType_Int> p<57> l<4:7> el<4:10>
n<> u<57> t<Data_type> p<63> c<56> s<58> l<4:7> el<4:10>
n<i> u<58> t<StringConst> p<63> s<62> l<4:11> el<4:12>
n<0> u<59> t<IntConst> p<60> l<4:13> el<4:14>
n<> u<60> t<Primary_literal> p<61> c<59> l<4:13> el<4:14>
n<> u<61> t<Primary> p<62> c<60> l<4:13> el<4:14>
n<> u<62> t<Expression> p<63> c<61> l<4:13> el<4:14>
n<> u<63> t<For_variable_declaration> p<64> c<57> l<4:7> el<4:14>
n<> u<64> t<For_initialization> p<121> c<63> s<74> l<4:7> el<4:14>
n<i> u<65> t<StringConst> p<66> l<4:16> el<4:17>
n<> u<66> t<Primary_literal> p<67> c<65> l<4:16> el<4:17>
n<> u<67> t<Primary> p<68> c<66> l<4:16> el<4:17>
n<> u<68> t<Expression> p<74> c<67> s<73> l<4:16> el<4:17>
n<8> u<69> t<IntConst> p<70> l<4:18> el<4:19>
n<> u<70> t<Primary_literal> p<71> c<69> l<4:18> el<4:19>
n<> u<71> t<Primary> p<72> c<70> l<4:18> el<4:19>
n<> u<72> t<Expression> p<74> c<71> l<4:18> el<4:19>
n<> u<73> t<BinOp_Less> p<74> s<72> l<4:17> el<4:18>
n<> u<74> t<Expression> p<121> c<68> s<83> l<4:16> el<4:19>
n<i> u<75> t<StringConst> p<76> l<4:21> el<4:22>
n<> u<76> t<Hierarchical_identifier> p<79> c<75> s<78> l<4:21> el<4:22>
n<> u<77> t<Bit_select> p<78> l<4:22> el<4:22>
n<> u<78> t<Select> p<79> c<77> l<4:22> el<4:22>
n<> u<79> t<Variable_lvalue> p<81> c<76> s<80> l<4:21> el<4:22>
n<> u<80> t<IncDec_PlusPlus> p<81> l<4:22> el<4:24>
n<> u<81> t<Inc_or_dec_expression> p<82> c<79> l<4:21> el<4:24>
n<> u<82> t<For_step_assignment> p<83> c<81> l<4:21> el<4:24>
n<> u<83> t<For_step> p<121> c<82> s<119> l<4:21> el<4:24>
n<out> u<84> t<StringConst> p<85> l<5:4> el<5:7>
n<> u<85> t<Hierarchical_identifier> p<92> c<84> s<91> l<5:4> el<5:7>
n<i> u<86> t<StringConst> p<87> l<5:8> el<5:9>
n<> u<87> t<Primary_literal> p<88> c<86> l<5:8> el<5:9>
n<> u<88> t<Primary> p<89> c<87> l<5:8> el<5:9>
n<> u<89> t<Expression> p<90> c<88> l<5:8> el<5:9>
n<> u<90> t<Bit_select> p<91> c<89> l<5:7> el<5:10>
n<> u<91> t<Select> p<92> c<90> l<5:7> el<5:10>
n<> u<92> t<Variable_lvalue> p<110> c<85> s<93> l<5:4> el<5:10>
n<> u<93> t<AssignOp_Assign> p<110> s<109> l<5:11> el<5:12>
n<in> u<94> t<StringConst> p<107> s<106> l<5:13> el<5:15>
n<7> u<95> t<IntConst> p<96> l<5:16> el<5:17>
n<> u<96> t<Primary_literal> p<97> c<95> l<5:16> el<5:17>
n<> u<97> t<Primary> p<98> c<96> l<5:16> el<5:17>
n<> u<98> t<Expression> p<104> c<97> s<103> l<5:16> el<5:17>
n<i> u<99> t<StringConst> p<100> l<5:18> el<5:19>
n<> u<100> t<Primary_literal> p<101> c<99> l<5:18> el<5:19>
n<> u<101> t<Primary> p<102> c<100> l<5:18> el<5:19>
n<> u<102> t<Expression> p<104> c<101> l<5:18> el<5:19>
n<> u<103> t<BinOp_Minus> p<104> s<102> l<5:17> el<5:18>
n<> u<104> t<Expression> p<105> c<98> l<5:16> el<5:19>
n<> u<105> t<Bit_select> p<106> c<104> l<5:15> el<5:20>
n<> u<106> t<Select> p<107> c<105> l<5:15> el<5:20>
n<> u<107> t<Complex_func_call> p<108> c<94> l<5:13> el<5:20>
n<> u<108> t<Primary> p<109> c<107> l<5:13> el<5:20>
n<> u<109> t<Expression> p<110> c<108> l<5:13> el<5:20>
n<> u<110> t<Operator_assignment> p<111> c<92> l<5:4> el<5:20>
n<> u<111> t<Blocking_assignment> p<112> c<110> l<5:4> el<5:20>
n<> u<112> t<Statement_item> p<113> c<111> l<5:4> el<5:21>
n<> u<113> t<Statement> p<114> c<112> l<5:4> el<5:21>
n<> u<114> t<Statement_or_null> p<116> c<113> s<115> l<5:4> el<5:21>
n<> u<115> t<End> p<116> l<6:2> el<6:5>
n<> u<116> t<Seq_block> p<117> c<114> l<4:26> el<6:5>
n<> u<117> t<Statement_item> p<118> c<116> l<4:26> el<6:5>
n<> u<118> t<Statement> p<119> c<117> l<4:26> el<6:5>
n<> u<119> t<Statement_or_null> p<121> c<118> l<4:26> el<6:5>
n<> u<120> t<For> p<121> s<64> l<4:2> el<4:5>
n<> u<121> t<Loop_statement> p<122> c<120> l<4:2> el<6:5>
n<> u<122> t<Statement_item> p<123> c<121> l<4:2> el<6:5>
n<> u<123> t<Statement> p<124> c<122> l<4:2> el<6:5>
n<> u<124> t<Function_statement_or_null> p<135> c<123> s<133> l<4:2> el<6:5>
n<out> u<125> t<StringConst> p<126> l<7:9> el<7:12>
n<> u<126> t<Primary_literal> p<127> c<125> l<7:9> el<7:12>
n<> u<127> t<Primary> p<128> c<126> l<7:9> el<7:12>
n<> u<128> t<Expression> p<130> c<127> l<7:9> el<7:12>
n<> u<129> t<ReturnStmt> p<130> s<128> l<7:2> el<7:8>
n<> u<130> t<Jump_statement> p<131> c<129> l<7:2> el<7:13>
n<> u<131> t<Statement_item> p<132> c<130> l<7:2> el<7:13>
n<> u<132> t<Statement> p<133> c<131> l<7:2> el<7:13>
n<> u<133> t<Function_statement_or_null> p<135> c<132> s<134> l<7:2> el<7:13>
n<> u<134> t<Endfunction> p<135> l<8:0> el<8:11>
n<> u<135> t<Function_body_declaration> p<136> c<20> l<2:19> el<8:11>
n<> u<136> t<Function_declaration> p<137> c<6> l<2:0> el<8:11>
n<> u<137> t<Package_or_generate_item_declaration> p<138> c<136> l<2:0> el<8:11>
n<> u<138> t<Module_or_generate_item_declaration> p<139> c<137> l<2:0> el<8:11>
n<> u<139> t<Module_common_item> p<140> c<138> l<2:0> el<8:11>
n<> u<140> t<Module_or_generate_item> p<141> c<139> l<2:0> el<8:11>
n<> u<141> t<Non_port_module_item> p<142> c<140> l<2:0> el<8:11>
n<> u<142> t<Module_item> p<205> c<141> s<167> l<2:0> el<8:11>
n<> u<143> t<IntVec_TypeLogic> p<154> s<153> l<10:0> el<10:5>
n<7> u<144> t<IntConst> p<145> l<10:7> el<10:8>
n<> u<145> t<Primary_literal> p<146> c<144> l<10:7> el<10:8>
n<> u<146> t<Constant_primary> p<147> c<145> l<10:7> el<10:8>
n<> u<147> t<Constant_expression> p<152> c<146> s<151> l<10:7> el<10:8>
n<0> u<148> t<IntConst> p<149> l<10:9> el<10:10>
n<> u<149> t<Primary_literal> p<150> c<148> l<10:9> el<10:10>
n<> u<150> t<Constant_primary> p<151> c<149> l<10:9> el<10:10>
n<> u<151> t<Constant_expression> p<152> c<150> l<10:9> el<10:10>
n<> u<152> t<Constant_range> p<153> c<147> l<10:7> el<10:10>
n<> u<153> t<Packed_dimension> p<154> c<152> l<10:6> el<10:11>
n<> u<154> t<Data_type> p<160> c<143> s<159> l<10:0> el<10:11>
n<ctr_we_o_rev> u<155> t<StringConst> p<156> l<10:18> el<10:30>
n<> u<156> t<Variable_decl_assignment> p<159> c<155> s<158> l<10:18> el<10:30>
n<ctr_we_o> u<157> t<StringConst> p<158> l<10:32> el<10:40>
n<> u<158> t<Variable_decl_assignment> p<159> c<157> l<10:32> el<10:40>
n<> u<159> t<List_of_variable_decl_assignments> p<160> c<156> l<10:18> el<10:40>
n<> u<160> t<Variable_declaration> p<161> c<154> l<10:0> el<10:41>
n<> u<161> t<Data_declaration> p<162> c<160> l<10:0> el<10:41>
n<> u<162> t<Package_or_generate_item_declaration> p<163> c<161> l<10:0> el<10:41>
n<> u<163> t<Module_or_generate_item_declaration> p<164> c<162> l<10:0> el<10:41>
n<> u<164> t<Module_common_item> p<165> c<163> l<10:0> el<10:41>
n<> u<165> t<Module_or_generate_item> p<166> c<164> l<10:0> el<10:41>
n<> u<166> t<Non_port_module_item> p<167> c<165> l<10:0> el<10:41>
n<> u<167> t<Module_item> p<205> c<166> s<183> l<10:0> el<10:41>
n<ctr_we_o_rev> u<168> t<StringConst> p<169> l<12:7> el<12:19>
n<> u<169> t<Ps_or_hierarchical_identifier> p<172> c<168> s<171> l<12:7> el<12:19>
n<> u<170> t<Constant_bit_select> p<171> l<12:20> el<12:20>
n<> u<171> t<Constant_select> p<172> c<170> l<12:20> el<12:20>
n<> u<172> t<Net_lvalue> p<177> c<169> s<176> l<12:7> el<12:19>
n<8'b00001111> u<173> t<IntConst> p<174> l<12:22> el<12:33>
n<> u<174> t<Primary_literal> p<175> c<173> l<12:22> el<12:33>
n<> u<175> t<Primary> p<176> c<174> l<12:22> el<12:33>
n<> u<176> t<Expression> p<177> c<175> l<12:22> el<12:33>
n<> u<177> t<Net_assignment> p<178> c<172> l<12:7> el<12:33>
n<> u<178> t<List_of_net_assignments> p<179> c<177> l<12:7> el<12:33>
n<> u<179> t<Continuous_assign> p<180> c<178> l<12:0> el<12:34>
n<> u<180> t<Module_common_item> p<181> c<179> l<12:0> el<12:34>
n<> u<181> t<Module_or_generate_item> p<182> c<180> l<12:0> el<12:34>
n<> u<182> t<Non_port_module_item> p<183> c<181> l<12:0> el<12:34>
n<> u<183> t<Module_item> p<205> c<182> s<204> l<12:0> el<12:34>
n<ctr_we_o> u<184> t<StringConst> p<185> l<14:7> el<14:15>
n<> u<185> t<Ps_or_hierarchical_identifier> p<188> c<184> s<187> l<14:7> el<14:15>
n<> u<186> t<Constant_bit_select> p<187> l<14:16> el<14:16>
n<> u<187> t<Constant_select> p<188> c<186> l<14:16> el<14:16>
n<> u<188> t<Net_lvalue> p<198> c<185> s<197> l<14:7> el<14:15>
n<aes_rev_order_bit> u<189> t<StringConst> p<195> s<194> l<14:18> el<14:35>
n<ctr_we_o_rev> u<190> t<StringConst> p<191> l<14:36> el<14:48>
n<> u<191> t<Primary_literal> p<192> c<190> l<14:36> el<14:48>
n<> u<192> t<Primary> p<193> c<191> l<14:36> el<14:48>
n<> u<193> t<Expression> p<194> c<192> l<14:36> el<14:48>
n<> u<194> t<List_of_arguments> p<195> c<193> l<14:36> el<14:48>
n<> u<195> t<Complex_func_call> p<196> c<189> l<14:18> el<14:49>
n<> u<196> t<Primary> p<197> c<195> l<14:18> el<14:49>
n<> u<197> t<Expression> p<198> c<196> l<14:18> el<14:49>
n<> u<198> t<Net_assignment> p<199> c<188> l<14:7> el<14:49>
n<> u<199> t<List_of_net_assignments> p<200> c<198> l<14:7> el<14:49>
n<> u<200> t<Continuous_assign> p<201> c<199> l<14:0> el<14:50>
n<> u<201> t<Module_common_item> p<202> c<200> l<14:0> el<14:50>
n<> u<202> t<Module_or_generate_item> p<203> c<201> l<14:0> el<14:50>
n<> u<203> t<Non_port_module_item> p<204> c<202> l<14:0> el<14:50>
n<> u<204> t<Module_item> p<205> c<203> l<14:0> el<14:50>
n<> u<205> t<Module_declaration> p<206> c<5> l<1:0> el<15:9>
n<> u<206> t<Description> p<207> c<205> l<1:0> el<15:9>
n<> u<207> t<Source_text> p<208> c<206> l<1:0> el<15:9>
n<> u<208> t<Top_level_rule> l<1:0> el<16:0>
[WRN:PA0205] dut.sv:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@dut".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/FuncArgDirection/slpp_all//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/FuncArgDirection/slpp_all//surelog.uhdm.chk.html...

[INF:UH0710] Loading UHDM DB: ../../build/tests/FuncArgDirection/slpp_all//surelog.uhdm...

[INF:UH0711] Decompling UHDM...

====== UHDM =======
design: (work@dut)
|vpiName:work@dut
|uhdmallPackages:
\_package: builtin (builtin::), parent:work@dut
  |vpiDefName:builtin
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiClassDefn:
  \_class_defn: (builtin::array), parent:builtin::
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue), parent:builtin::
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string), parent:builtin::
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system), parent:builtin::
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4: , endln:30:8, parent:work@dut
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:6:2, endln:7:13, parent:work@mailbox
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4: , endln:30:8, parent:work@dut
    |vpiIODecl:
    \_io_decl: (bound), parent:work@mailbox::new
      |vpiName:bound
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:6:16, endln:6:19, parent:bound
      |vpiExpr:
      \_constant: , line:6:28, endln:6:29, parent:bound
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiMethod:
  \_function: (work@mailbox::num), line:9:2, endln:10:13, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiReturn:
    \_int_var: , line:9:11, endln:9:14
  |vpiMethod:
  \_task: (work@mailbox::put), line:12:2, endln:13:9, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::put
      |vpiName:message
      |vpiDirection:1
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:15:2, endln:16:13, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_put
      |vpiName:message
      |vpiDirection:1
  |vpiMethod:
  \_task: (work@mailbox::get), line:18:2, endln:19:9, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::get
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:21:2, endln:22:13, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiReturn:
    \_int_var: , line:21:11, endln:21:14
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_get
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_task: (work@mailbox::peek), line:24:2, endln:25:9, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::peek
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:27:2, endln:28:13, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiReturn:
    \_int_var: , line:27:11, endln:27:14
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_peek
      |vpiName:message
      |vpiDirection:6
|uhdmallClasses:
\_class_defn: (work@process) ${SURELOG_DIR}/build/bin/sv/builtin.sv:33: , endln:55:8, parent:work@dut
  |vpiName:work@process
  |vpiMethod:
  \_function: (work@process::self), line:37:2, endln:37:8, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiReturn:
    \_chandle_var: , line:37:18, endln:37:25
  |vpiMethod:
  \_function: (work@process::status), line:40:2, endln:41:13, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiReturn:
    \_int_var: , line:40:11, endln:40:16
      |vpiTypespec:
      \_enum_typespec: (state), line:35:65, endln:35:70
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED), line:35:17, endln:35:25
          |vpiName:FINISHED
          |vpiDecompile:0
          |INT:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING), line:35:27, endln:35:34
          |vpiName:RUNNING
          |vpiDecompile:1
          |INT:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING), line:35:36, endln:35:43
          |vpiName:WAITING
          |vpiDecompile:2
          |INT:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED), line:35:45, endln:35:54
          |vpiName:SUSPENDED
          |vpiDecompile:3
          |INT:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED), line:35:56, endln:35:62
          |vpiName:KILLED
          |vpiDecompile:4
          |INT:4
          |vpiSize:64
  |vpiMethod:
  \_task: (work@process::kill), line:43:2, endln:44:9, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiStmt:
    \_begin: (work@process::kill), parent:work@process::kill
      |vpiFullName:work@process::kill
  |vpiMethod:
  \_task: (work@process::await), line:46:2, endln:47:9, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiStmt:
    \_begin: (work@process::await), parent:work@process::await
      |vpiFullName:work@process::await
  |vpiMethod:
  \_task: (work@process::suspend), line:49:2, endln:50:9, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiStmt:
    \_begin: (work@process::suspend), parent:work@process::suspend
      |vpiFullName:work@process::suspend
  |vpiMethod:
  \_task: (work@process::resume), line:52:2, endln:53:9, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiStmt:
    \_begin: (work@process::resume), parent:work@process::resume
      |vpiFullName:work@process::resume
  |vpiTypedef:
  \_enum_typespec: (state), line:35:65, endln:35:70, parent:work@process
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:35:17, endln:35:25, parent:state
      |vpiName:FINISHED
      |vpiDecompile:0
      |INT:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:35:27, endln:35:34, parent:state
      |vpiName:RUNNING
      |vpiDecompile:1
      |INT:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:35:36, endln:35:43, parent:state
      |vpiName:WAITING
      |vpiDecompile:2
      |INT:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:35:45, endln:35:54, parent:state
      |vpiName:SUSPENDED
      |vpiDecompile:3
      |INT:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:35:56, endln:35:62, parent:state
      |vpiName:KILLED
      |vpiDecompile:4
      |INT:4
      |vpiSize:64
|uhdmallClasses:
\_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58: , endln:72:8, parent:work@dut
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:60:2, endln:61:13, parent:work@semaphore
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58: , endln:72:8, parent:work@dut
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::new
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:60:15, endln:60:18, parent:keyCount
      |vpiExpr:
      \_constant: , line:60:30, endln:60:31, parent:keyCount
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiMethod:
  \_task: (work@semaphore::put), line:63:2, endln:64:9, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::put
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:63:11, endln:63:14, parent:keyCount
      |vpiExpr:
      \_constant: , line:63:26, endln:63:27, parent:keyCount
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
  |vpiMethod:
  \_task: (work@semaphore::get), line:66:2, endln:67:9, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::get
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:66:11, endln:66:14, parent:keyCount
      |vpiExpr:
      \_constant: , line:66:26, endln:66:27, parent:keyCount
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:69:2, endln:70:13, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiReturn:
    \_int_var: , line:69:11, endln:69:14
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::try_get
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:69:23, endln:69:26, parent:keyCount
      |vpiExpr:
      \_constant: , line:69:38, endln:69:39, parent:keyCount
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
|uhdmallModules:
\_module: work@dut (work@dut) dut.sv:1: , endln:15:9, parent:work@dut
  |vpiDefName:work@dut
  |vpiFullName:work@dut
  |vpiContAssign:
  \_cont_assign: , line:12:7, endln:12:33, parent:work@dut
    |vpiRhs:
    \_constant: , line:12:22, endln:12:33
      |vpiConstType:3
      |vpiDecompile:8'b00001111
      |vpiSize:8
      |BIN:00001111
    |vpiLhs:
    \_ref_obj: (work@dut.ctr_we_o_rev), line:12:7, endln:12:19
      |vpiName:ctr_we_o_rev
      |vpiFullName:work@dut.ctr_we_o_rev
  |vpiContAssign:
  \_cont_assign: , line:14:7, endln:14:49, parent:work@dut
    |vpiRhs:
    \_func_call: (aes_rev_order_bit), line:14:18, endln:14:49
      |vpiName:aes_rev_order_bit
      |vpiFunction:
      \_function: (work@dut.aes_rev_order_bit), line:2, endln:8:11, parent:work@dut
      |vpiArgument:
      \_ref_obj: (work@dut.ctr_we_o_rev), line:14:36, endln:14:48, parent:aes_rev_order_bit
        |vpiName:ctr_we_o_rev
        |vpiFullName:work@dut.ctr_we_o_rev
        |vpiActual:
        \_logic_net: (work@dut.ctr_we_o_rev), line:10:18, endln:10:30, parent:work@dut
          |vpiName:ctr_we_o_rev
          |vpiFullName:work@dut.ctr_we_o_rev
          |vpiNetType:36
          |vpiRange:
          \_range: , line:10:7, endln:10:10
            |vpiLeftRange:
            \_constant: , line:10:7, endln:10:8
              |vpiConstType:9
              |vpiDecompile:7
              |vpiSize:64
              |UINT:7
            |vpiRightRange:
            \_constant: , line:10:9, endln:10:10
              |vpiConstType:9
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
    |vpiLhs:
    \_ref_obj: (work@dut.ctr_we_o), line:14:7, endln:14:15
      |vpiName:ctr_we_o
      |vpiFullName:work@dut.ctr_we_o
  |vpiTaskFunc:
  \_function: (work@dut.aes_rev_order_bit), line:2, endln:8:11, parent:work@dut
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiName:aes_rev_order_bit
    |vpiFullName:work@dut.aes_rev_order_bit
    |vpiReturn:
    \_logic_var: , line:2:19, endln:2:24
      |vpiRange:
      \_range: , line:2:26, endln:2:29
        |vpiLeftRange:
        \_constant: , line:2:26, endln:2:27
          |vpiConstType:9
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
        |vpiRightRange:
        \_constant: , line:2:28, endln:2:29
          |vpiConstType:9
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
    |vpiInstance:
    \_module: work@dut (work@dut) dut.sv:1: , endln:15:9, parent:work@dut
    |vpiIODecl:
    \_io_decl: (in)
      |vpiName:in
      |vpiDirection:1
      |vpiTypedef:
      \_logic_typespec: , line:2:49, endln:2:54
        |vpiRange:
        \_range: , line:2:56, endln:2:59
          |vpiLeftRange:
          \_constant: , line:2:56, endln:2:57
            |vpiConstType:9
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
          |vpiRightRange:
          \_constant: , line:2:58, endln:2:59
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
    |vpiStmt:
    \_begin: (work@dut.aes_rev_order_bit), parent:work@dut.aes_rev_order_bit
      |vpiFullName:work@dut.aes_rev_order_bit
      |vpiStmt:
      \_for_stmt: (work@dut.aes_rev_order_bit), line:4:2, endln:4:5, parent:work@dut.aes_rev_order_bit
        |vpiFullName:work@dut.aes_rev_order_bit
        |vpiCondition:
        \_operation: , line:4:16, endln:4:17, parent:work@dut.aes_rev_order_bit
          |vpiOpType:20
          |vpiOperand:
          \_ref_obj: (work@dut.aes_rev_order_bit.i), line:4:16, endln:4:17
            |vpiName:i
            |vpiFullName:work@dut.aes_rev_order_bit.i
          |vpiOperand:
          \_constant: , line:4:18, endln:4:19
            |vpiConstType:9
            |vpiDecompile:8
            |vpiSize:64
            |UINT:8
        |vpiForInitStmt:
        \_assign_stmt: , parent:work@dut.aes_rev_order_bit
          |vpiRhs:
          \_constant: , line:4:13, endln:4:14
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
          |vpiLhs:
          \_int_var: (work@dut.aes_rev_order_bit.i), line:4:7, endln:4:10
            |vpiName:i
            |vpiFullName:work@dut.aes_rev_order_bit.i
        |vpiForIncStmt:
        \_operation: , line:4:21, endln:4:22, parent:work@dut.aes_rev_order_bit
          |vpiOpType:62
          |vpiOperand:
          \_ref_obj: (i), line:4:21, endln:4:22
            |vpiName:i
        |vpiStmt:
        \_begin: (work@dut.aes_rev_order_bit), line:4:26, endln:6:5, parent:work@dut.aes_rev_order_bit
          |vpiFullName:work@dut.aes_rev_order_bit
          |vpiStmt:
          \_assignment: , line:5:4, endln:5:20, parent:work@dut.aes_rev_order_bit
            |vpiOpType:82
            |vpiBlocking:1
            |vpiLhs:
            \_bit_select: (work@dut.aes_rev_order_bit.out), line:5:4, endln:5:7
              |vpiName:out
              |vpiFullName:work@dut.aes_rev_order_bit.out
              |vpiIndex:
              \_ref_obj: (work@dut.aes_rev_order_bit.i), line:5:8, endln:5:9, parent:work@dut.aes_rev_order_bit
                |vpiName:i
                |vpiFullName:work@dut.aes_rev_order_bit.i
            |vpiRhs:
            \_bit_select: (work@dut.aes_rev_order_bit.in), line:5:13, endln:5:20
              |vpiName:in
              |vpiFullName:work@dut.aes_rev_order_bit.in
              |vpiIndex:
              \_operation: , line:5:16, endln:5:17, parent:work@dut.aes_rev_order_bit
                |vpiOpType:11
                |vpiOperand:
                \_constant: , line:5:16, endln:5:17
                  |vpiConstType:9
                  |vpiDecompile:7
                  |vpiSize:64
                  |UINT:7
                |vpiOperand:
                \_ref_obj: (work@dut.aes_rev_order_bit.i), line:5:18, endln:5:19
                  |vpiName:i
                  |vpiFullName:work@dut.aes_rev_order_bit.i
      |vpiStmt:
      \_return_stmt: , line:7:2, endln:7:8, parent:work@dut.aes_rev_order_bit
        |vpiCondition:
        \_ref_obj: (work@dut.aes_rev_order_bit.out), line:7:9, endln:7:12
          |vpiName:out
          |vpiFullName:work@dut.aes_rev_order_bit.out
    |vpiVariables:
    \_logic_var: (work@dut.aes_rev_order_bit.out), line:3:2, endln:3:7
      |vpiName:out
      |vpiFullName:work@dut.aes_rev_order_bit.out
      |vpiRange:
      \_range: , line:3:9, endln:3:12, parent:work@dut.aes_rev_order_bit
        |vpiLeftRange:
        \_constant: , line:3:9, endln:3:10
          |vpiConstType:9
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
        |vpiRightRange:
        \_constant: , line:3:11, endln:3:12
          |vpiConstType:9
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
  |vpiNet:
  \_logic_net: (work@dut.ctr_we_o_rev), line:10:18, parent:work@dut
    |vpiName:ctr_we_o_rev
    |vpiFullName:work@dut.ctr_we_o_rev
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@dut.ctr_we_o), line:10:32, parent:work@dut
    |vpiName:ctr_we_o
    |vpiFullName:work@dut.ctr_we_o
    |vpiNetType:36
|uhdmtopModules:
\_module: work@dut (work@dut) dut.sv:1: , endln:15:9
  |vpiDefName:work@dut
  |vpiName:work@dut
  |vpiContAssign:
  \_cont_assign: , line:12:7, endln:12:33, parent:work@dut
    |vpiRhs:
    \_constant: , line:12:22, endln:12:33
      |vpiConstType:3
      |vpiDecompile:8'b00001111
      |vpiSize:8
      |BIN:00001111
    |vpiLhs:
    \_ref_obj: (work@dut.ctr_we_o_rev), line:12:7, endln:12:19
      |vpiName:ctr_we_o_rev
      |vpiFullName:work@dut.ctr_we_o_rev
      |vpiActual:
      \_logic_net: (work@dut.ctr_we_o_rev), line:10:18, endln:10:30, parent:work@dut
        |vpiName:ctr_we_o_rev
        |vpiFullName:work@dut.ctr_we_o_rev
        |vpiNetType:36
        |vpiRange:
        \_range: , line:10:7, endln:10:10
          |vpiLeftRange:
          \_constant: , line:10:7, endln:10:8
            |vpiConstType:9
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
          |vpiRightRange:
          \_constant: , line:10:9, endln:10:10
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
  |vpiContAssign:
  \_cont_assign: , line:14:7, endln:14:49, parent:work@dut
    |vpiRhs:
    \_func_call: (aes_rev_order_bit), line:14:18, endln:14:49
      |vpiName:aes_rev_order_bit
      |vpiFunction:
      \_function: (work@dut.aes_rev_order_bit), line:2, endln:8:11, parent:work@dut
      |vpiArgument:
      \_ref_obj: (work@dut.ctr_we_o_rev), line:14:36, endln:14:48, parent:aes_rev_order_bit
        |vpiName:ctr_we_o_rev
        |vpiFullName:work@dut.ctr_we_o_rev
        |vpiActual:
        \_logic_net: (work@dut.ctr_we_o_rev), line:10:18, endln:10:30, parent:work@dut
    |vpiLhs:
    \_ref_obj: (work@dut.ctr_we_o), line:14:7, endln:14:15
      |vpiName:ctr_we_o
      |vpiFullName:work@dut.ctr_we_o
      |vpiActual:
      \_logic_net: (work@dut.ctr_we_o), line:10:32, endln:10:40, parent:work@dut
        |vpiName:ctr_we_o
        |vpiFullName:work@dut.ctr_we_o
        |vpiNetType:36
        |vpiRange:
        \_range: , line:10:7, endln:10:10
          |vpiLeftRange:
          \_constant: , line:10:7, endln:10:8
            |vpiConstType:9
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
          |vpiRightRange:
          \_constant: , line:10:9, endln:10:10
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
  |vpiTaskFunc:
  \_function: (work@dut.aes_rev_order_bit), line:2, endln:8:11, parent:work@dut
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiName:aes_rev_order_bit
    |vpiFullName:work@dut.aes_rev_order_bit
    |vpiReturn:
    \_logic_var: , line:2:19, endln:2:24
      |vpiRange:
      \_range: , line:2:26, endln:2:29
        |vpiLeftRange:
        \_constant: , line:2:26, endln:2:27
          |vpiConstType:9
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
        |vpiRightRange:
        \_constant: , line:2:28, endln:2:29
          |vpiConstType:9
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
    |vpiInstance:
    \_module: work@dut (work@dut) dut.sv:1: , endln:15:9, parent:work@dut
      |vpiDefName:work@dut
      |vpiFullName:work@dut
      |vpiContAssign:
      \_cont_assign: , line:12:7, endln:12:33, parent:work@dut
        |vpiRhs:
        \_constant: , line:12:22, endln:12:33
          |vpiConstType:3
          |vpiDecompile:8'b00001111
          |vpiSize:8
          |BIN:00001111
        |vpiLhs:
        \_ref_obj: (work@dut.ctr_we_o_rev), line:12:7, endln:12:19
          |vpiName:ctr_we_o_rev
          |vpiFullName:work@dut.ctr_we_o_rev
      |vpiContAssign:
      \_cont_assign: , line:14:7, endln:14:49, parent:work@dut
        |vpiRhs:
        \_func_call: (aes_rev_order_bit), line:14:18, endln:14:49
          |vpiName:aes_rev_order_bit
          |vpiFunction:
          \_function: (work@dut.aes_rev_order_bit), line:2, endln:8:11, parent:work@dut
          |vpiArgument:
          \_ref_obj: (work@dut.ctr_we_o_rev), line:14:36, endln:14:48, parent:aes_rev_order_bit
            |vpiName:ctr_we_o_rev
            |vpiFullName:work@dut.ctr_we_o_rev
            |vpiActual:
            \_logic_net: (work@dut.ctr_we_o_rev), line:10:18, endln:10:30, parent:work@dut
        |vpiLhs:
        \_ref_obj: (work@dut.ctr_we_o), line:14:7, endln:14:15
          |vpiName:ctr_we_o
          |vpiFullName:work@dut.ctr_we_o
      |vpiTaskFunc:
      \_function: (work@dut.aes_rev_order_bit), line:2, endln:8:11, parent:work@dut
        |vpiVisibility:1
        |vpiAutomatic:1
        |vpiName:aes_rev_order_bit
        |vpiFullName:work@dut.aes_rev_order_bit
        |vpiReturn:
        \_logic_var: , line:2:19, endln:2:24
        |vpiInstance:
        \_module: work@dut (work@dut) dut.sv:1: , endln:15:9, parent:work@dut
        |vpiIODecl:
        \_io_decl: (in)
          |vpiName:in
          |vpiDirection:1
          |vpiTypedef:
          \_logic_typespec: , line:2:49, endln:2:54
            |vpiRange:
            \_range: , line:2:56, endln:2:59
              |vpiLeftRange:
              \_constant: , line:2:56, endln:2:57
                |vpiConstType:9
                |vpiDecompile:7
                |vpiSize:64
                |UINT:7
              |vpiRightRange:
              \_constant: , line:2:58, endln:2:59
                |vpiConstType:9
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
        |vpiStmt:
        \_begin: (work@dut.aes_rev_order_bit), parent:work@dut.aes_rev_order_bit
          |vpiFullName:work@dut.aes_rev_order_bit
          |vpiStmt:
          \_for_stmt: (work@dut.aes_rev_order_bit), line:4:2, endln:4:5, parent:work@dut.aes_rev_order_bit
            |vpiFullName:work@dut.aes_rev_order_bit
            |vpiCondition:
            \_operation: , line:4:16, endln:4:17, parent:work@dut.aes_rev_order_bit
              |vpiOpType:20
              |vpiOperand:
              \_ref_obj: (work@dut.aes_rev_order_bit.i), line:4:16, endln:4:17
                |vpiName:i
                |vpiFullName:work@dut.aes_rev_order_bit.i
              |vpiOperand:
              \_constant: , line:4:18, endln:4:19
                |vpiConstType:9
                |vpiDecompile:8
                |vpiSize:64
                |UINT:8
            |vpiForInitStmt:
            \_assign_stmt: , parent:work@dut.aes_rev_order_bit
              |vpiRhs:
              \_constant: , line:4:13, endln:4:14
                |vpiConstType:9
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
              |vpiLhs:
              \_int_var: (work@dut.aes_rev_order_bit.i), line:4:7, endln:4:10
                |vpiName:i
                |vpiFullName:work@dut.aes_rev_order_bit.i
            |vpiForIncStmt:
            \_operation: , line:4:21, endln:4:22, parent:work@dut.aes_rev_order_bit
              |vpiOpType:62
              |vpiOperand:
              \_ref_obj: (i), line:4:21, endln:4:22
                |vpiName:i
            |vpiStmt:
            \_begin: (work@dut.aes_rev_order_bit), line:4:26, endln:6:5, parent:work@dut.aes_rev_order_bit
              |vpiFullName:work@dut.aes_rev_order_bit
              |vpiStmt:
              \_assignment: , line:5:4, endln:5:20, parent:work@dut.aes_rev_order_bit
                |vpiOpType:82
                |vpiBlocking:1
                |vpiLhs:
                \_bit_select: (work@dut.aes_rev_order_bit.out), line:5:4, endln:5:7
                  |vpiName:out
                  |vpiFullName:work@dut.aes_rev_order_bit.out
                  |vpiIndex:
                  \_ref_obj: (work@dut.aes_rev_order_bit.i), line:5:8, endln:5:9, parent:work@dut.aes_rev_order_bit
                    |vpiName:i
                    |vpiFullName:work@dut.aes_rev_order_bit.i
                |vpiRhs:
                \_bit_select: (work@dut.aes_rev_order_bit.in), line:5:13, endln:5:20
                  |vpiName:in
                  |vpiFullName:work@dut.aes_rev_order_bit.in
                  |vpiIndex:
                  \_operation: , line:5:16, endln:5:17, parent:work@dut.aes_rev_order_bit
                    |vpiOpType:11
                    |vpiOperand:
                    \_constant: , line:5:16, endln:5:17
                      |vpiConstType:9
                      |vpiDecompile:7
                      |vpiSize:64
                      |UINT:7
                    |vpiOperand:
                    \_ref_obj: (work@dut.aes_rev_order_bit.i), line:5:18, endln:5:19
                      |vpiName:i
                      |vpiFullName:work@dut.aes_rev_order_bit.i
          |vpiStmt:
          \_return_stmt: , line:7:2, endln:7:8, parent:work@dut.aes_rev_order_bit
            |vpiCondition:
            \_ref_obj: (work@dut.aes_rev_order_bit.out), line:7:9, endln:7:12
              |vpiName:out
              |vpiFullName:work@dut.aes_rev_order_bit.out
        |vpiVariables:
        \_logic_var: (work@dut.aes_rev_order_bit.out), line:3:2, endln:3:7
          |vpiName:out
          |vpiFullName:work@dut.aes_rev_order_bit.out
          |vpiRange:
          \_range: , line:3:9, endln:3:12, parent:work@dut.aes_rev_order_bit
            |vpiLeftRange:
            \_constant: , line:3:9, endln:3:10
              |vpiConstType:9
              |vpiDecompile:7
              |vpiSize:64
              |UINT:7
            |vpiRightRange:
            \_constant: , line:3:11, endln:3:12
              |vpiConstType:9
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
      |vpiNet:
      \_logic_net: (work@dut.ctr_we_o_rev), line:10:18, parent:work@dut
        |vpiName:ctr_we_o_rev
        |vpiFullName:work@dut.ctr_we_o_rev
        |vpiNetType:36
      |vpiNet:
      \_logic_net: (work@dut.ctr_we_o), line:10:32, parent:work@dut
        |vpiName:ctr_we_o
        |vpiFullName:work@dut.ctr_we_o
        |vpiNetType:36
    |vpiIODecl:
    \_io_decl: (in), parent:work@dut.aes_rev_order_bit
      |vpiName:in
      |vpiDirection:1
      |vpiTypedef:
      \_logic_typespec: , line:2:49, endln:2:54, parent:in
        |vpiRange:
        \_range: , line:2:56, endln:2:59
          |vpiLeftRange:
          \_constant: , line:2:56, endln:2:57
            |vpiConstType:9
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
          |vpiRightRange:
          \_constant: , line:2:58, endln:2:59
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
    |vpiStmt:
    \_begin: (work@dut.aes_rev_order_bit), parent:work@dut.aes_rev_order_bit
      |vpiFullName:work@dut.aes_rev_order_bit
      |vpiStmt:
      \_for_stmt: (work@dut.aes_rev_order_bit), line:4:2, endln:4:5, parent:work@dut.aes_rev_order_bit
        |vpiFullName:work@dut.aes_rev_order_bit
        |vpiCondition:
        \_operation: , line:4:16, endln:4:17, parent:work@dut.aes_rev_order_bit
          |vpiOpType:20
          |vpiOperand:
          \_ref_obj: (work@dut.aes_rev_order_bit.i), line:4:16, endln:4:17
            |vpiName:i
            |vpiFullName:work@dut.aes_rev_order_bit.i
          |vpiOperand:
          \_constant: , line:4:18, endln:4:19
            |vpiConstType:9
            |vpiDecompile:8
            |vpiSize:64
            |UINT:8
        |vpiForInitStmt:
        \_assign_stmt: , parent:work@dut.aes_rev_order_bit
          |vpiRhs:
          \_constant: , line:4:13, endln:4:14
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
          |vpiLhs:
          \_int_var: (work@dut.aes_rev_order_bit.i), line:4:7, endln:4:10
            |vpiName:i
            |vpiFullName:work@dut.aes_rev_order_bit.i
        |vpiForIncStmt:
        \_operation: , line:4:21, endln:4:22, parent:work@dut.aes_rev_order_bit
          |vpiOpType:62
          |vpiOperand:
          \_ref_obj: (work@dut.aes_rev_order_bit.i), line:4:21, endln:4:22
            |vpiName:i
            |vpiFullName:work@dut.aes_rev_order_bit.i
        |vpiStmt:
        \_begin: (work@dut.aes_rev_order_bit), line:4:26, endln:6:5, parent:work@dut.aes_rev_order_bit
          |vpiFullName:work@dut.aes_rev_order_bit
          |vpiStmt:
          \_assignment: , line:5:4, endln:5:20, parent:work@dut.aes_rev_order_bit
            |vpiOpType:82
            |vpiBlocking:1
            |vpiLhs:
            \_bit_select: (work@dut.aes_rev_order_bit.out), line:5:4, endln:5:7
              |vpiName:out
              |vpiFullName:work@dut.aes_rev_order_bit.out
              |vpiIndex:
              \_ref_obj: (work@dut.aes_rev_order_bit.out.i), line:5:8, endln:5:9, parent:work@dut.aes_rev_order_bit.out
                |vpiName:i
                |vpiFullName:work@dut.aes_rev_order_bit.out.i
            |vpiRhs:
            \_bit_select: (work@dut.aes_rev_order_bit.in), line:5:13, endln:5:20
              |vpiName:in
              |vpiFullName:work@dut.aes_rev_order_bit.in
              |vpiIndex:
              \_operation: , line:5:16, endln:5:17, parent:work@dut.aes_rev_order_bit.in
                |vpiOpType:11
                |vpiOperand:
                \_constant: , line:5:16, endln:5:17
                  |vpiConstType:9
                  |vpiDecompile:7
                  |vpiSize:64
                  |UINT:7
                |vpiOperand:
                \_ref_obj: (work@dut.aes_rev_order_bit.in.i), line:5:18, endln:5:19
                  |vpiName:i
                  |vpiFullName:work@dut.aes_rev_order_bit.in.i
      |vpiStmt:
      \_return_stmt: , line:7:2, endln:7:8, parent:work@dut.aes_rev_order_bit
        |vpiCondition:
        \_ref_obj: (work@dut.aes_rev_order_bit.out), line:7:9, endln:7:12
          |vpiName:out
          |vpiFullName:work@dut.aes_rev_order_bit.out
          |vpiActual:
          \_logic_var: (work@dut.aes_rev_order_bit.out), line:3:2, endln:3:7, parent:work@dut.aes_rev_order_bit
            |vpiName:out
            |vpiFullName:work@dut.aes_rev_order_bit.out
            |vpiRange:
            \_range: , line:3:9, endln:3:12, parent:work@dut.aes_rev_order_bit.out
              |vpiLeftRange:
              \_constant: , line:3:9, endln:3:10
                |vpiConstType:9
                |vpiDecompile:7
                |vpiSize:64
                |UINT:7
              |vpiRightRange:
              \_constant: , line:3:11, endln:3:12
                |vpiConstType:9
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
    |vpiVariables:
    \_logic_var: (work@dut.aes_rev_order_bit.out), line:3:2, endln:3:7, parent:work@dut.aes_rev_order_bit
  |vpiNet:
  \_logic_net: (work@dut.ctr_we_o_rev), line:10:18, endln:10:30, parent:work@dut
  |vpiNet:
  \_logic_net: (work@dut.ctr_we_o), line:10:32, endln:10:40, parent:work@dut
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

