{"top":"global.SimpleALU",
"namespaces":{
  "global":{
    "modules":{
      "Add16_cin":{
        "type":["Record",[
          ["I0",["Array",16,"BitIn"]],
          ["I1",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]],
          ["CIN","BitIn"]
        ]],
        "instances":{
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "coreir_add16_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coreir_add16_inst1":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coreir_add16_inst1.in0.10","bit_const_0_None.out"],
          ["coreir_add16_inst1.in0.11","bit_const_0_None.out"],
          ["coreir_add16_inst1.in0.12","bit_const_0_None.out"],
          ["coreir_add16_inst1.in0.13","bit_const_0_None.out"],
          ["coreir_add16_inst1.in0.14","bit_const_0_None.out"],
          ["coreir_add16_inst1.in0.15","bit_const_0_None.out"],
          ["coreir_add16_inst1.in0.1","bit_const_0_None.out"],
          ["coreir_add16_inst1.in0.2","bit_const_0_None.out"],
          ["coreir_add16_inst1.in0.3","bit_const_0_None.out"],
          ["coreir_add16_inst1.in0.4","bit_const_0_None.out"],
          ["coreir_add16_inst1.in0.5","bit_const_0_None.out"],
          ["coreir_add16_inst1.in0.6","bit_const_0_None.out"],
          ["coreir_add16_inst1.in0.7","bit_const_0_None.out"],
          ["coreir_add16_inst1.in0.8","bit_const_0_None.out"],
          ["coreir_add16_inst1.in0.9","bit_const_0_None.out"],
          ["coreir_add16_inst1.out","coreir_add16_inst0.in0"],
          ["self.I1","coreir_add16_inst0.in1"],
          ["self.O","coreir_add16_inst0.out"],
          ["self.CIN","coreir_add16_inst1.in0.0"],
          ["self.I0","coreir_add16_inst1.in1"]
        ]
      },
      "ConfigReg":{
        "type":["Record",[
          ["D",["Array",2,"BitIn"]],
          ["Q",["Array",2,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["CE","BitIn"]
        ]],
        "instances":{
          "conf_reg$enable_mux$coreir_commonlib_mux2x2_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",2]}
          },
          "conf_reg$value":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",2]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",2],"2'h0"]}
          }
        },
        "connections":[
          ["conf_reg$value.out","conf_reg$enable_mux$coreir_commonlib_mux2x2_inst0$_join.in0"],
          ["self.D","conf_reg$enable_mux$coreir_commonlib_mux2x2_inst0$_join.in1"],
          ["conf_reg$value.in","conf_reg$enable_mux$coreir_commonlib_mux2x2_inst0$_join.out"],
          ["self.CE","conf_reg$enable_mux$coreir_commonlib_mux2x2_inst0$_join.sel"],
          ["self.CLK","conf_reg$value.clk"],
          ["self.Q","conf_reg$value.out"]
        ]
      },
      "Mux2xOutBits2":{
        "type":["Record",[
          ["I0",["Array",2,"BitIn"]],
          ["I1",["Array",2,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",2,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x2_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",2]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x2_inst0$_join.in0"],
          ["self.I1","coreir_commonlib_mux2x2_inst0$_join.in1"],
          ["self.O","coreir_commonlib_mux2x2_inst0$_join.out"],
          ["self.S","coreir_commonlib_mux2x2_inst0$_join.sel"]
        ]
      },
      "Mux4xOutUInt16":{
        "type":["Record",[
          ["I0",["Array",16,"BitIn"]],
          ["I1",["Array",16,"BitIn"]],
          ["I2",["Array",16,"BitIn"]],
          ["I3",["Array",16,"BitIn"]],
          ["S",["Array",2,"BitIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux4x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "coreir_commonlib_mux4x16_inst0$muxN_0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "coreir_commonlib_mux4x16_inst0$muxN_1$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "coreir_commonlib_mux4x16_inst0$sel_slice0":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",1], "lo":["Int",0], "width":["Int",2]}
          },
          "coreir_commonlib_mux4x16_inst0$sel_slice1":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",1], "lo":["Int",0], "width":["Int",2]}
          }
        },
        "connections":[
          ["coreir_commonlib_mux4x16_inst0$muxN_0$_join.out","coreir_commonlib_mux4x16_inst0$_join.in0"],
          ["coreir_commonlib_mux4x16_inst0$muxN_1$_join.out","coreir_commonlib_mux4x16_inst0$_join.in1"],
          ["self.O","coreir_commonlib_mux4x16_inst0$_join.out"],
          ["self.S.1","coreir_commonlib_mux4x16_inst0$_join.sel"],
          ["self.I0","coreir_commonlib_mux4x16_inst0$muxN_0$_join.in0"],
          ["self.I1","coreir_commonlib_mux4x16_inst0$muxN_0$_join.in1"],
          ["coreir_commonlib_mux4x16_inst0$sel_slice0.out.0","coreir_commonlib_mux4x16_inst0$muxN_0$_join.sel"],
          ["self.I2","coreir_commonlib_mux4x16_inst0$muxN_1$_join.in0"],
          ["self.I3","coreir_commonlib_mux4x16_inst0$muxN_1$_join.in1"],
          ["coreir_commonlib_mux4x16_inst0$sel_slice1.out.0","coreir_commonlib_mux4x16_inst0$muxN_1$_join.sel"],
          ["self.S","coreir_commonlib_mux4x16_inst0$sel_slice0.in"],
          ["self.S","coreir_commonlib_mux4x16_inst0$sel_slice1.in"]
        ]
      },
      "Register_has_ce_True_has_reset_False_has_async_reset_False_type_Bits_n_2":{
        "type":["Record",[
          ["I",["Array",2,"BitIn"]],
          ["O",["Array",2,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["CE","BitIn"]
        ]],
        "instances":{
          "enable_mux$coreir_commonlib_mux2x2_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",2]}
          },
          "value":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",2]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",2],"2'h0"]}
          }
        },
        "connections":[
          ["value.out","enable_mux$coreir_commonlib_mux2x2_inst0$_join.in0"],
          ["self.I","enable_mux$coreir_commonlib_mux2x2_inst0$_join.in1"],
          ["value.in","enable_mux$coreir_commonlib_mux2x2_inst0$_join.out"],
          ["self.CE","enable_mux$coreir_commonlib_mux2x2_inst0$_join.sel"],
          ["value.clk","self.CLK"],
          ["value.out","self.O"]
        ]
      },
      "SimpleALU":{
        "type":["Record",[
          ["a",["Array",16,"BitIn"]],
          ["b",["Array",16,"BitIn"]],
          ["c",["Array",16,"Bit"]],
          ["config_data",["Array",2,"BitIn"]],
          ["config_en","BitIn"],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "Mux4xOutUInt16_inst0$coreir_commonlib_mux4x16_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux4xOutUInt16_inst0$coreir_commonlib_mux4x16_inst0$muxN_0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux4xOutUInt16_inst0$coreir_commonlib_mux4x16_inst0$muxN_1$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "Mux4xOutUInt16_inst0$coreir_commonlib_mux4x16_inst0$sel_slice0":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",1], "lo":["Int",0], "width":["Int",2]}
          },
          "Mux4xOutUInt16_inst0$coreir_commonlib_mux4x16_inst0$sel_slice1":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",1], "lo":["Int",0], "width":["Int",2]}
          },
          "Sub16_inst0$Add16_cin_inst0$bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "Sub16_inst0$Add16_cin_inst0$coreir_add16_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "Sub16_inst0$Add16_cin_inst0$coreir_add16_inst1":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "Sub16_inst0$Invert16_inst0":{
            "genref":"coreir.not",
            "genargs":{"width":["Int",16]}
          },
          "Sub16_inst0$bit_const_1_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "Sub16_inst1$Add16_cin_inst0$bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "Sub16_inst1$Add16_cin_inst0$coreir_add16_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "Sub16_inst1$Add16_cin_inst0$coreir_add16_inst1":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "Sub16_inst1$Invert16_inst0":{
            "genref":"coreir.not",
            "genargs":{"width":["Int",16]}
          },
          "Sub16_inst1$bit_const_1_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "config_reg$conf_reg$enable_mux$coreir_commonlib_mux2x2_inst0$_join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",2]}
          },
          "config_reg$conf_reg$value":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",2]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",2],"2'h0"]}
          },
          "coreir_add16_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coreir_mul16_inst0":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["Mux4xOutUInt16_inst0$coreir_commonlib_mux4x16_inst0$muxN_0$_join.out","Mux4xOutUInt16_inst0$coreir_commonlib_mux4x16_inst0$_join.in0"],
          ["Mux4xOutUInt16_inst0$coreir_commonlib_mux4x16_inst0$muxN_1$_join.out","Mux4xOutUInt16_inst0$coreir_commonlib_mux4x16_inst0$_join.in1"],
          ["self.c","Mux4xOutUInt16_inst0$coreir_commonlib_mux4x16_inst0$_join.out"],
          ["config_reg$conf_reg$value.out.1","Mux4xOutUInt16_inst0$coreir_commonlib_mux4x16_inst0$_join.sel"],
          ["coreir_add16_inst0.out","Mux4xOutUInt16_inst0$coreir_commonlib_mux4x16_inst0$muxN_0$_join.in0"],
          ["Sub16_inst0$Add16_cin_inst0$coreir_add16_inst0.out","Mux4xOutUInt16_inst0$coreir_commonlib_mux4x16_inst0$muxN_0$_join.in1"],
          ["Mux4xOutUInt16_inst0$coreir_commonlib_mux4x16_inst0$sel_slice0.out.0","Mux4xOutUInt16_inst0$coreir_commonlib_mux4x16_inst0$muxN_0$_join.sel"],
          ["coreir_mul16_inst0.out","Mux4xOutUInt16_inst0$coreir_commonlib_mux4x16_inst0$muxN_1$_join.in0"],
          ["Sub16_inst1$Add16_cin_inst0$coreir_add16_inst0.out","Mux4xOutUInt16_inst0$coreir_commonlib_mux4x16_inst0$muxN_1$_join.in1"],
          ["Mux4xOutUInt16_inst0$coreir_commonlib_mux4x16_inst0$sel_slice1.out.0","Mux4xOutUInt16_inst0$coreir_commonlib_mux4x16_inst0$muxN_1$_join.sel"],
          ["config_reg$conf_reg$value.out","Mux4xOutUInt16_inst0$coreir_commonlib_mux4x16_inst0$sel_slice0.in"],
          ["config_reg$conf_reg$value.out","Mux4xOutUInt16_inst0$coreir_commonlib_mux4x16_inst0$sel_slice1.in"],
          ["Sub16_inst0$Add16_cin_inst0$coreir_add16_inst1.in0.10","Sub16_inst0$Add16_cin_inst0$bit_const_0_None.out"],
          ["Sub16_inst0$Add16_cin_inst0$coreir_add16_inst1.in0.11","Sub16_inst0$Add16_cin_inst0$bit_const_0_None.out"],
          ["Sub16_inst0$Add16_cin_inst0$coreir_add16_inst1.in0.12","Sub16_inst0$Add16_cin_inst0$bit_const_0_None.out"],
          ["Sub16_inst0$Add16_cin_inst0$coreir_add16_inst1.in0.13","Sub16_inst0$Add16_cin_inst0$bit_const_0_None.out"],
          ["Sub16_inst0$Add16_cin_inst0$coreir_add16_inst1.in0.14","Sub16_inst0$Add16_cin_inst0$bit_const_0_None.out"],
          ["Sub16_inst0$Add16_cin_inst0$coreir_add16_inst1.in0.15","Sub16_inst0$Add16_cin_inst0$bit_const_0_None.out"],
          ["Sub16_inst0$Add16_cin_inst0$coreir_add16_inst1.in0.1","Sub16_inst0$Add16_cin_inst0$bit_const_0_None.out"],
          ["Sub16_inst0$Add16_cin_inst0$coreir_add16_inst1.in0.2","Sub16_inst0$Add16_cin_inst0$bit_const_0_None.out"],
          ["Sub16_inst0$Add16_cin_inst0$coreir_add16_inst1.in0.3","Sub16_inst0$Add16_cin_inst0$bit_const_0_None.out"],
          ["Sub16_inst0$Add16_cin_inst0$coreir_add16_inst1.in0.4","Sub16_inst0$Add16_cin_inst0$bit_const_0_None.out"],
          ["Sub16_inst0$Add16_cin_inst0$coreir_add16_inst1.in0.5","Sub16_inst0$Add16_cin_inst0$bit_const_0_None.out"],
          ["Sub16_inst0$Add16_cin_inst0$coreir_add16_inst1.in0.6","Sub16_inst0$Add16_cin_inst0$bit_const_0_None.out"],
          ["Sub16_inst0$Add16_cin_inst0$coreir_add16_inst1.in0.7","Sub16_inst0$Add16_cin_inst0$bit_const_0_None.out"],
          ["Sub16_inst0$Add16_cin_inst0$coreir_add16_inst1.in0.8","Sub16_inst0$Add16_cin_inst0$bit_const_0_None.out"],
          ["Sub16_inst0$Add16_cin_inst0$coreir_add16_inst1.in0.9","Sub16_inst0$Add16_cin_inst0$bit_const_0_None.out"],
          ["Sub16_inst0$Add16_cin_inst0$coreir_add16_inst1.out","Sub16_inst0$Add16_cin_inst0$coreir_add16_inst0.in0"],
          ["Sub16_inst0$Invert16_inst0.out","Sub16_inst0$Add16_cin_inst0$coreir_add16_inst0.in1"],
          ["Sub16_inst0$bit_const_1_None.out","Sub16_inst0$Add16_cin_inst0$coreir_add16_inst1.in0.0"],
          ["self.a","Sub16_inst0$Add16_cin_inst0$coreir_add16_inst1.in1"],
          ["self.b","Sub16_inst0$Invert16_inst0.in"],
          ["Sub16_inst1$Add16_cin_inst0$coreir_add16_inst1.in0.10","Sub16_inst1$Add16_cin_inst0$bit_const_0_None.out"],
          ["Sub16_inst1$Add16_cin_inst0$coreir_add16_inst1.in0.11","Sub16_inst1$Add16_cin_inst0$bit_const_0_None.out"],
          ["Sub16_inst1$Add16_cin_inst0$coreir_add16_inst1.in0.12","Sub16_inst1$Add16_cin_inst0$bit_const_0_None.out"],
          ["Sub16_inst1$Add16_cin_inst0$coreir_add16_inst1.in0.13","Sub16_inst1$Add16_cin_inst0$bit_const_0_None.out"],
          ["Sub16_inst1$Add16_cin_inst0$coreir_add16_inst1.in0.14","Sub16_inst1$Add16_cin_inst0$bit_const_0_None.out"],
          ["Sub16_inst1$Add16_cin_inst0$coreir_add16_inst1.in0.15","Sub16_inst1$Add16_cin_inst0$bit_const_0_None.out"],
          ["Sub16_inst1$Add16_cin_inst0$coreir_add16_inst1.in0.1","Sub16_inst1$Add16_cin_inst0$bit_const_0_None.out"],
          ["Sub16_inst1$Add16_cin_inst0$coreir_add16_inst1.in0.2","Sub16_inst1$Add16_cin_inst0$bit_const_0_None.out"],
          ["Sub16_inst1$Add16_cin_inst0$coreir_add16_inst1.in0.3","Sub16_inst1$Add16_cin_inst0$bit_const_0_None.out"],
          ["Sub16_inst1$Add16_cin_inst0$coreir_add16_inst1.in0.4","Sub16_inst1$Add16_cin_inst0$bit_const_0_None.out"],
          ["Sub16_inst1$Add16_cin_inst0$coreir_add16_inst1.in0.5","Sub16_inst1$Add16_cin_inst0$bit_const_0_None.out"],
          ["Sub16_inst1$Add16_cin_inst0$coreir_add16_inst1.in0.6","Sub16_inst1$Add16_cin_inst0$bit_const_0_None.out"],
          ["Sub16_inst1$Add16_cin_inst0$coreir_add16_inst1.in0.7","Sub16_inst1$Add16_cin_inst0$bit_const_0_None.out"],
          ["Sub16_inst1$Add16_cin_inst0$coreir_add16_inst1.in0.8","Sub16_inst1$Add16_cin_inst0$bit_const_0_None.out"],
          ["Sub16_inst1$Add16_cin_inst0$coreir_add16_inst1.in0.9","Sub16_inst1$Add16_cin_inst0$bit_const_0_None.out"],
          ["Sub16_inst1$Add16_cin_inst0$coreir_add16_inst1.out","Sub16_inst1$Add16_cin_inst0$coreir_add16_inst0.in0"],
          ["Sub16_inst1$Invert16_inst0.out","Sub16_inst1$Add16_cin_inst0$coreir_add16_inst0.in1"],
          ["Sub16_inst1$bit_const_1_None.out","Sub16_inst1$Add16_cin_inst0$coreir_add16_inst1.in0.0"],
          ["self.b","Sub16_inst1$Add16_cin_inst0$coreir_add16_inst1.in1"],
          ["self.a","Sub16_inst1$Invert16_inst0.in"],
          ["config_reg$conf_reg$value.out","config_reg$conf_reg$enable_mux$coreir_commonlib_mux2x2_inst0$_join.in0"],
          ["self.config_data","config_reg$conf_reg$enable_mux$coreir_commonlib_mux2x2_inst0$_join.in1"],
          ["config_reg$conf_reg$value.in","config_reg$conf_reg$enable_mux$coreir_commonlib_mux2x2_inst0$_join.out"],
          ["self.config_en","config_reg$conf_reg$enable_mux$coreir_commonlib_mux2x2_inst0$_join.sel"],
          ["self.CLK","config_reg$conf_reg$value.clk"],
          ["self.a","coreir_add16_inst0.in0"],
          ["self.b","coreir_add16_inst0.in1"],
          ["self.a","coreir_mul16_inst0.in0"],
          ["self.b","coreir_mul16_inst0.in1"]
        ]
      },
      "Sub16":{
        "type":["Record",[
          ["I0",["Array",16,"BitIn"]],
          ["I1",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "Add16_cin_inst0$bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "Add16_cin_inst0$coreir_add16_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "Add16_cin_inst0$coreir_add16_inst1":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "Invert16_inst0":{
            "genref":"coreir.not",
            "genargs":{"width":["Int",16]}
          },
          "bit_const_1_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["Add16_cin_inst0$coreir_add16_inst1.in0.10","Add16_cin_inst0$bit_const_0_None.out"],
          ["Add16_cin_inst0$coreir_add16_inst1.in0.11","Add16_cin_inst0$bit_const_0_None.out"],
          ["Add16_cin_inst0$coreir_add16_inst1.in0.12","Add16_cin_inst0$bit_const_0_None.out"],
          ["Add16_cin_inst0$coreir_add16_inst1.in0.13","Add16_cin_inst0$bit_const_0_None.out"],
          ["Add16_cin_inst0$coreir_add16_inst1.in0.14","Add16_cin_inst0$bit_const_0_None.out"],
          ["Add16_cin_inst0$coreir_add16_inst1.in0.15","Add16_cin_inst0$bit_const_0_None.out"],
          ["Add16_cin_inst0$coreir_add16_inst1.in0.1","Add16_cin_inst0$bit_const_0_None.out"],
          ["Add16_cin_inst0$coreir_add16_inst1.in0.2","Add16_cin_inst0$bit_const_0_None.out"],
          ["Add16_cin_inst0$coreir_add16_inst1.in0.3","Add16_cin_inst0$bit_const_0_None.out"],
          ["Add16_cin_inst0$coreir_add16_inst1.in0.4","Add16_cin_inst0$bit_const_0_None.out"],
          ["Add16_cin_inst0$coreir_add16_inst1.in0.5","Add16_cin_inst0$bit_const_0_None.out"],
          ["Add16_cin_inst0$coreir_add16_inst1.in0.6","Add16_cin_inst0$bit_const_0_None.out"],
          ["Add16_cin_inst0$coreir_add16_inst1.in0.7","Add16_cin_inst0$bit_const_0_None.out"],
          ["Add16_cin_inst0$coreir_add16_inst1.in0.8","Add16_cin_inst0$bit_const_0_None.out"],
          ["Add16_cin_inst0$coreir_add16_inst1.in0.9","Add16_cin_inst0$bit_const_0_None.out"],
          ["Add16_cin_inst0$coreir_add16_inst1.out","Add16_cin_inst0$coreir_add16_inst0.in0"],
          ["Invert16_inst0.out","Add16_cin_inst0$coreir_add16_inst0.in1"],
          ["self.O","Add16_cin_inst0$coreir_add16_inst0.out"],
          ["bit_const_1_None.out","Add16_cin_inst0$coreir_add16_inst1.in0.0"],
          ["self.I0","Add16_cin_inst0$coreir_add16_inst1.in1"],
          ["self.I1","Invert16_inst0.in"]
        ]
      }
    }
  }
}
}
