<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>fpga_mgt</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>s_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s_axi"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_BUSIF">s_axi</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_RESET">s_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s_axi</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:minimum="4096" spirit:rangeType="long">4096</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>fpga_mgt_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>102c79d4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>fpga_mgt_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>102c79d4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1b359f2e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>o_reg_wen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_reg_waddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_reg_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_reg_ren</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_reg_raddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_reg_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_DATA_WIDTH</spirit:name>
        <spirit:displayName>C Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_ADDR_WIDTH">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/axi_reg_interface_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/fpga_mgt_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_e037176c</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/axi_reg_interface_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/fpga_mgt_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/fpga_mgt_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_1b359f2e</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>fpga_mgt</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_DATA_WIDTH</spirit:name>
      <spirit:displayName>C Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_ADDR_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">fpga_mgt_v1_0_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>fpga_mgt</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>10</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-10-01T10:39:05Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70392371_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@554f4b3c_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dcaa720_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c1f7e54_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@785ddb60_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7325da41_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e51ad5a_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4391a411_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fbc400b_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e91f1fc_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3361a7c2_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40ced4f_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49a01b1c_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19afe65d_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55bbb052_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ea07e19_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b2e9d_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ef9a36a_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1de125d1_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57192e12_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a4a7fd5_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63bc7369_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3916390d_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f91e6ea_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@de2909d_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a4da9a6_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dcbb807_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ef94d14_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c73aaf7_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ddd074c_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9053b24_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33504840_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e451dd7_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61e01d6_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3430c952_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d86e938_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d67c08f_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@544af195_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e4bcb3_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36dcce0_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b1c5907_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52a14869_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55fc7ca2_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fd94962_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@136a2e8e_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7afa4d0e_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@250cacf1_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7361d641_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@507c0dc6_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b53b78b_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c49edb0_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@183c8688_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57a78dcf_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28d89f8d_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33993e48_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a388e7a_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68b1f68d_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74b24417_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1abf9ff4_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e0a1316_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@433563bc_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d399f8c_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28c3c726_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bb07008_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fac14a6_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7100ca0_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@396c2bbe_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5542bb42_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79776363_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36432f31_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@173f2072_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cd29f7e_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40c6e054_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b2f6087_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@727eafd2_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e404f71_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d700c00_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ee7d3ed_ARCHIVE_LOCATION">e:/workspace/code_repo/xczu9-pack-ip/fpga_mgt_v1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="5dd0c285"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="5970754d"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="6603db4d"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="d2a1dbc7"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="e6fe008c"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="4cfb63ef"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
