

================================================================
== Vitis HLS Report for 'point_double'
================================================================
* Date:           Thu Dec 26 19:54:51 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        haidiem
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.041 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_point_double_Pipeline_VITIS_LOOP_25_1_fu_100   |point_double_Pipeline_VITIS_LOOP_25_1   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_point_double_Pipeline_VITIS_LOOP_25_15_fu_106  |point_double_Pipeline_VITIS_LOOP_25_15  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_bf_mult_1_fu_112                               |bf_mult_1                               |      164|      164|  1.640 us|  1.640 us|  164|  164|       no|
        |grp_bf_mult_2_fu_118                               |bf_mult_2                               |      165|      165|  1.650 us|  1.650 us|  165|  165|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   5060|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    1217|   5452|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    179|    -|
|Register         |        -|    -|    3186|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    4403|  10691|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       4|     20|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |grp_bf_mult_1_fu_112                               |bf_mult_1                               |        0|   0|  509|  1869|    0|
    |grp_bf_mult_2_fu_118                               |bf_mult_2                               |        0|   0|  672|  1869|    0|
    |grp_point_double_Pipeline_VITIS_LOOP_25_1_fu_100   |point_double_Pipeline_VITIS_LOOP_25_1   |        0|   0|   18|   857|    0|
    |grp_point_double_Pipeline_VITIS_LOOP_25_15_fu_106  |point_double_Pipeline_VITIS_LOOP_25_15  |        0|   0|   18|   857|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |Total                                              |                                        |        0|   0| 1217|  5452|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |add_ln28_2_fu_187_p2             |         +|   0|  0|   23|          16|           1|
    |add_ln28_fu_177_p2               |         +|   0|  0|   23|          16|           1|
    |j_fu_197_p2                      |         -|   0|  0|   24|          17|          17|
    |sub_ln1691_fu_267_p2             |         -|   0|  0|   24|           1|          17|
    |sub_ln69_fu_211_p2               |         -|   0|  0|   24|           1|          17|
    |ashr_ln1691_fu_286_p2            |      ashr|   0|  0|  579|         166|         166|
    |r_fu_280_p2                      |      ashr|   0|  0|  579|         166|         166|
    |icmp_ln1064_fu_132_p2            |      icmp|   0|  0|   62|         166|           1|
    |icmp_ln1068_fu_161_p2            |      icmp|   0|  0|   62|         166|           1|
    |ap_block_state4_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    |ap_block_state9_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    |g_V_2_fu_236_p3                  |    select|   0|  0|  166|           1|         166|
    |j_2_fu_217_p3                    |    select|   0|  0|   17|           1|          17|
    |lhs_V_9_fu_316_p3                |    select|   0|  0|  166|           1|         166|
    |r_2_fu_299_p3                    |    select|   0|  0|  166|           1|         166|
    |select_ln1691_fu_292_p3          |    select|   0|  0|  166|           1|         166|
    |u_V_10_fu_322_p3                 |    select|   0|  0|  166|           1|         166|
    |v_V_fu_243_p3                    |    select|   0|  0|  166|           1|         166|
    |shl_ln1691_2_fu_261_p2           |       shl|   0|  0|  579|         166|         166|
    |shl_ln1691_fu_255_p2             |       shl|   0|  0|  579|         166|         166|
    |lambda_V_16_fu_365_p2            |       xor|   0|  0|  166|         166|           1|
    |ret_10_fu_394_p2                 |       xor|   0|  0|  166|         166|         166|
    |ret_11_fu_332_p2                 |       xor|   0|  0|  166|         166|         166|
    |ret_12_fu_347_p2                 |       xor|   0|  0|  166|         166|         166|
    |ret_fu_381_p2                    |       xor|   0|  0|  166|         166|         166|
    |u_V_fu_327_p2                    |       xor|   0|  0|  166|         166|         166|
    |xor_ln1544_11_fu_387_p2          |       xor|   0|  0|  163|         163|         163|
    |xor_ln1544_fu_371_p2             |       xor|   0|  0|  163|         163|           1|
    |xor_ln904_fu_359_p2              |       xor|   0|  0|  163|         163|         163|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |Total                            |          |   0|  0| 5060|        2541|        2892|
    +---------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  65|         13|    1|         13|
    |ap_return_0                    |   9|          2|  166|        332|
    |ap_return_1                    |   9|          2|  166|        332|
    |g_V_fu_58                      |   9|          2|  166|        332|
    |grp_bf_mult_1_fu_112_y_V_read  |  14|          3|  163|        489|
    |grp_bf_mult_1_fu_112_z_V_read  |  14|          3|  166|        498|
    |grp_bf_mult_2_fu_118_x_V_read  |  14|          3|  166|        498|
    |lambda_V_fu_62                 |   9|          2|  166|        332|
    |storemerge_reg_89              |   9|          2|  166|        332|
    |u_V_7_fu_50                    |   9|          2|  166|        332|
    |v_V_2_fu_54                    |   9|          2|  166|        332|
    |x_0_reg_78                     |   9|          2|  166|        332|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 179|         38| 1824|       4154|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |                              Name                              |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                       |   12|   0|   12|          0|
    |ap_return_0_preg                                                |  166|   0|  166|          0|
    |ap_return_1_preg                                                |  166|   0|  166|          0|
    |g_V_fu_58                                                       |  166|   0|  166|          0|
    |g_V_load_reg_497                                                |  166|   0|  166|          0|
    |grp_bf_mult_1_fu_112_ap_start_reg                               |    1|   0|    1|          0|
    |grp_bf_mult_2_fu_118_ap_start_reg                               |    1|   0|    1|          0|
    |grp_point_double_Pipeline_VITIS_LOOP_25_15_fu_106_ap_start_reg  |    1|   0|    1|          0|
    |grp_point_double_Pipeline_VITIS_LOOP_25_1_fu_100_ap_start_reg   |    1|   0|    1|          0|
    |j_2_reg_485                                                     |   17|   0|   17|          0|
    |lambda_V_15_reg_512                                             |  166|   0|  166|          0|
    |lambda_V_16_reg_528                                             |  166|   0|  166|          0|
    |lambda_V_fu_62                                                  |  166|   0|  166|          0|
    |lhs_V_7_reg_523                                                 |  166|   0|  166|          0|
    |r_2_reg_507                                                     |  166|   0|  166|          0|
    |reg_127                                                         |  166|   0|  166|          0|
    |ret_12_reg_517                                                  |  166|   0|  166|          0|
    |ret_reg_533                                                     |  166|   0|  166|          0|
    |select_ln1691_reg_502                                           |  166|   0|  166|          0|
    |storemerge_reg_89                                               |  166|   0|  166|          0|
    |tmp_20_reg_491                                                  |    1|   0|    1|          0|
    |tmp_reg_477                                                     |    1|   0|    1|          0|
    |u_V_7_fu_50                                                     |  166|   0|  166|          0|
    |v_V_2_fu_54                                                     |  166|   0|  166|          0|
    |v_V_2_load_reg_472                                              |  166|   0|  166|          0|
    |x_0_reg_78                                                      |  166|   0|  166|          0|
    |xor_ln1544_11_reg_538                                           |  163|   0|  163|          0|
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                           | 3186|   0| 3186|          0|
    +----------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  point_double|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  point_double|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  point_double|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  point_double|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  point_double|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  point_double|  return value|
|ap_return_0  |  out|  166|  ap_ctrl_hs|  point_double|  return value|
|ap_return_1  |  out|  166|  ap_ctrl_hs|  point_double|  return value|
|x_V_read     |   in|  166|     ap_none|      x_V_read|        scalar|
|y_V_read     |   in|  163|     ap_none|      y_V_read|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 12 2 
2 --> 3 8 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.41>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%y_V_read_1 = read i163 @_ssdm_op_Read.ap_auto.i163, i163 %y_V_read"   --->   Operation 13 'read' 'y_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_V_read_1 = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %x_V_read"   --->   Operation 14 'read' 'x_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_13_loc = alloca i64 1"   --->   Operation 15 'alloca' 'i_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_loc = alloca i64 1"   --->   Operation 16 'alloca' 'i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.82ns)   --->   "%icmp_ln1064 = icmp_eq  i166 %x_V_read_1, i166 0"   --->   Operation 17 'icmp' 'icmp_ln1064' <Predicate = true> <Delay = 3.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%br_ln80 = br i1 %icmp_ln1064, void %.preheader.preheader, void %._crit_edge" [gf2_arithmetic.cpp:80]   --->   Operation 18 'br' 'br_ln80' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%u_V_7 = alloca i32 1"   --->   Operation 19 'alloca' 'u_V_7' <Predicate = (!icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%v_V_2 = alloca i32 1"   --->   Operation 20 'alloca' 'v_V_2' <Predicate = (!icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%g_V = alloca i32 1"   --->   Operation 21 'alloca' 'g_V' <Predicate = (!icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%lambda_V = alloca i32 1"   --->   Operation 22 'alloca' 'lambda_V' <Predicate = (!icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln1068 = store i166 1, i166 %lambda_V"   --->   Operation 23 'store' 'store_ln1068' <Predicate = (!icmp_ln1064)> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln1068 = store i166 0, i166 %g_V"   --->   Operation 24 'store' 'store_ln1068' <Predicate = (!icmp_ln1064)> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln1068 = store i166 11692013098647223345629478661730264157247460344009, i166 %v_V_2"   --->   Operation 25 'store' 'store_ln1068' <Predicate = (!icmp_ln1064)> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln1068 = store i166 %x_V_read_1, i166 %u_V_7"   --->   Operation 26 'store' 'store_ln1068' <Predicate = (!icmp_ln1064)> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln1068 = br void %.preheader"   --->   Operation 27 'br' 'br_ln1068' <Predicate = (!icmp_ln1064)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.82>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%u_V_8 = load i166 %u_V_7"   --->   Operation 28 'load' 'u_V_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (3.82ns)   --->   "%icmp_ln1068 = icmp_eq  i166 %u_V_8, i166 1"   --->   Operation 29 'icmp' 'icmp_ln1068' <Predicate = true> <Delay = 3.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln1068, void %codeRepl, void %_Z6bf_invR6ap_intILi166EERKS0_.229.exit" [gf2_arithmetic.cpp:64]   --->   Operation 30 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%v_V_2_load = load i166 %v_V_2"   --->   Operation 31 'load' 'v_V_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (5.57ns)   --->   "%call_ln0 = call void @point_double_Pipeline_VITIS_LOOP_25_1, i166 %u_V_8, i16 %i_loc"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 33 [2/2] (5.57ns)   --->   "%call_ln0 = call void @point_double_Pipeline_VITIS_LOOP_25_15, i166 %v_V_2_load, i16 %i_13_loc"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 34 [1/2] (5.57ns)   --->   "%call_ln0 = call void @point_double_Pipeline_VITIS_LOOP_25_1, i166 %u_V_8, i16 %i_loc"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 35 [1/2] (5.57ns)   --->   "%call_ln0 = call void @point_double_Pipeline_VITIS_LOOP_25_15, i166 %v_V_2_load, i16 %i_13_loc"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.04>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%i_loc_load = load i16 %i_loc"   --->   Operation 36 'load' 'i_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%i_13_loc_load = load i16 %i_13_loc"   --->   Operation 37 'load' 'i_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (2.07ns)   --->   "%add_ln28 = add i16 %i_loc_load, i16 1" [gf2_arithmetic.cpp:28]   --->   Operation 38 'add' 'add_ln28' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i16 %add_ln28" [gf2_arithmetic.cpp:28]   --->   Operation 39 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (2.07ns)   --->   "%add_ln28_2 = add i16 %i_13_loc_load, i16 1" [gf2_arithmetic.cpp:28]   --->   Operation 40 'add' 'add_ln28_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i16 %add_ln28_2" [gf2_arithmetic.cpp:65]   --->   Operation 41 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (2.07ns)   --->   "%j = sub i17 %zext_ln28, i17 %zext_ln65" [gf2_arithmetic.cpp:65]   --->   Operation 42 'sub' 'j' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %j, i32 16" [gf2_arithmetic.cpp:66]   --->   Operation 43 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (2.10ns)   --->   "%sub_ln69 = sub i17 0, i17 %j" [gf2_arithmetic.cpp:69]   --->   Operation 44 'sub' 'sub_ln69' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.78ns)   --->   "%j_2 = select i1 %tmp, i17 %sub_ln69, i17 %j" [gf2_arithmetic.cpp:66]   --->   Operation 45 'select' 'j_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %j_2, i32 16"   --->   Operation 46 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%g_V_load = load i166 %g_V" [gf2_arithmetic.cpp:66]   --->   Operation 47 'load' 'g_V_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%lambda_V_load_1 = load i166 %lambda_V" [gf2_arithmetic.cpp:66]   --->   Operation 48 'load' 'lambda_V_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (1.27ns)   --->   "%g_V_2 = select i1 %tmp, i166 %lambda_V_load_1, i166 %g_V_load" [gf2_arithmetic.cpp:66]   --->   Operation 49 'select' 'g_V_2' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (1.27ns)   --->   "%v_V = select i1 %tmp, i166 %u_V_8, i166 %v_V_2_load" [gf2_arithmetic.cpp:66]   --->   Operation 50 'select' 'v_V' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1691 = sext i17 %j_2"   --->   Operation 51 'sext' 'sext_ln1691' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1691 = zext i32 %sext_ln1691"   --->   Operation 52 'zext' 'zext_ln1691' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln1691)   --->   "%shl_ln1691 = shl i166 %v_V, i166 %zext_ln1691"   --->   Operation 53 'shl' 'shl_ln1691' <Predicate = (!tmp_20)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node r_2)   --->   "%shl_ln1691_2 = shl i166 %g_V_2, i166 %zext_ln1691"   --->   Operation 54 'shl' 'shl_ln1691_2' <Predicate = (!tmp_20)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (2.10ns)   --->   "%sub_ln1691 = sub i17 0, i17 %j_2"   --->   Operation 55 'sub' 'sub_ln1691' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1691_2 = sext i17 %sub_ln1691"   --->   Operation 56 'sext' 'sext_ln1691_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1691_2 = zext i32 %sext_ln1691_2"   --->   Operation 57 'zext' 'zext_ln1691_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln1691)   --->   "%r = ashr i166 %v_V, i166 %zext_ln1691_2"   --->   Operation 58 'ashr' 'r' <Predicate = (tmp_20)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node r_2)   --->   "%ashr_ln1691 = ashr i166 %g_V_2, i166 %zext_ln1691_2"   --->   Operation 59 'ashr' 'ashr_ln1691' <Predicate = (tmp_20)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (4.90ns) (out node of the LUT)   --->   "%select_ln1691 = select i1 %tmp_20, i166 %r, i166 %shl_ln1691"   --->   Operation 60 'select' 'select_ln1691' <Predicate = true> <Delay = 4.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (4.90ns) (out node of the LUT)   --->   "%r_2 = select i1 %tmp_20, i166 %ashr_ln1691, i166 %shl_ln1691_2"   --->   Operation 61 'select' 'r_2' <Predicate = true> <Delay = 4.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln64 = store i166 %g_V_2, i166 %g_V" [gf2_arithmetic.cpp:64]   --->   Operation 62 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln64 = store i166 %v_V, i166 %v_V_2" [gf2_arithmetic.cpp:64]   --->   Operation 63 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>

State 7 <SV = 6> <Delay = 2.86>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [gf2_arithmetic.cpp:23]   --->   Operation 64 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node ret_11)   --->   "%lhs_V_9 = select i1 %tmp, i166 %g_V_load, i166 %lambda_V_load_1" [gf2_arithmetic.cpp:66]   --->   Operation 65 'select' 'lhs_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node u_V)   --->   "%u_V_10 = select i1 %tmp, i166 %v_V_2_load, i166 %u_V_8" [gf2_arithmetic.cpp:66]   --->   Operation 66 'select' 'u_V_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (1.27ns) (out node of the LUT)   --->   "%u_V = xor i166 %select_ln1691, i166 %u_V_10"   --->   Operation 67 'xor' 'u_V' <Predicate = true> <Delay = 1.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (1.27ns) (out node of the LUT)   --->   "%ret_11 = xor i166 %r_2, i166 %lhs_V_9"   --->   Operation 68 'xor' 'ret_11' <Predicate = true> <Delay = 1.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln64 = store i166 %ret_11, i166 %lambda_V" [gf2_arithmetic.cpp:64]   --->   Operation 69 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln64 = store i166 %u_V, i166 %u_V_7" [gf2_arithmetic.cpp:64]   --->   Operation 70 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln64 = br void %.preheader" [gf2_arithmetic.cpp:64]   --->   Operation 71 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>

State 8 <SV = 2> <Delay = 4.45>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%lambda_V_load = load i166 %lambda_V" [gf2_arithmetic.cpp:86]   --->   Operation 72 'load' 'lambda_V_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [2/2] (4.45ns)   --->   "%lambda_V_15 = call i166 @bf_mult.1, i166 %lambda_V_load, i163 %y_V_read_1" [gf2_arithmetic.cpp:86]   --->   Operation 73 'call' 'lambda_V_15' <Predicate = true> <Delay = 4.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 74 [2/2] (4.45ns)   --->   "%lhs_V_7 = call i166 @bf_mult.2, i166 %x_V_read_1" [gf2_arithmetic.cpp:89]   --->   Operation 74 'call' 'lhs_V_7' <Predicate = true> <Delay = 4.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 3> <Delay = 5.49>
ST_9 : Operation 75 [1/2] (0.00ns)   --->   "%lambda_V_15 = call i166 @bf_mult.1, i166 %lambda_V_load, i163 %y_V_read_1" [gf2_arithmetic.cpp:86]   --->   Operation 75 'call' 'lambda_V_15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 76 [1/1] (1.03ns)   --->   "%ret_12 = xor i166 %lambda_V_15, i166 %x_V_read_1"   --->   Operation 76 'xor' 'ret_12' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/2] (0.00ns)   --->   "%lhs_V_7 = call i166 @bf_mult.2, i166 %x_V_read_1" [gf2_arithmetic.cpp:89]   --->   Operation 77 'call' 'lhs_V_7' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 78 [2/2] (4.45ns)   --->   "%lhs_V_1 = call i166 @bf_mult.2, i166 %ret_12" [gf2_arithmetic.cpp:90]   --->   Operation 78 'call' 'lhs_V_1' <Predicate = true> <Delay = 4.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 4> <Delay = 5.49>
ST_10 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1544_11)   --->   "%trunc_ln1544 = trunc i166 %x_V_read_1"   --->   Operation 79 'trunc' 'trunc_ln1544' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1544_11)   --->   "%trunc_ln1544_5 = trunc i166 %lambda_V_15"   --->   Operation 80 'trunc' 'trunc_ln1544_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/2] (0.00ns)   --->   "%lhs_V_1 = call i166 @bf_mult.2, i166 %ret_12" [gf2_arithmetic.cpp:90]   --->   Operation 81 'call' 'lhs_V_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1544_11)   --->   "%xor_ln904 = xor i163 %trunc_ln1544_5, i163 %trunc_ln1544"   --->   Operation 82 'xor' 'xor_ln904' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (1.03ns)   --->   "%lambda_V_16 = xor i166 %ret_12, i166 1"   --->   Operation 83 'xor' 'lambda_V_16' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1544_11)   --->   "%xor_ln1544 = xor i163 %xor_ln904, i163 1"   --->   Operation 84 'xor' 'xor_ln1544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1544_11)   --->   "%trunc_ln1544_6 = trunc i166 %lhs_V_1"   --->   Operation 85 'trunc' 'trunc_ln1544_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (1.03ns)   --->   "%ret = xor i166 %lhs_V_1, i166 %lambda_V_16"   --->   Operation 86 'xor' 'ret' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (1.03ns) (out node of the LUT)   --->   "%xor_ln1544_11 = xor i163 %trunc_ln1544_6, i163 %xor_ln1544"   --->   Operation 87 'xor' 'xor_ln1544_11' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 88 [2/2] (4.45ns)   --->   "%lambda_V_17 = call i166 @bf_mult.1, i166 %lambda_V_16, i163 %xor_ln1544_11" [gf2_arithmetic.cpp:93]   --->   Operation 88 'call' 'lambda_V_17' <Predicate = true> <Delay = 4.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 5> <Delay = 1.58>
ST_11 : Operation 89 [1/2] (0.00ns)   --->   "%lambda_V_17 = call i166 @bf_mult.1, i166 %lambda_V_16, i163 %xor_ln1544_11" [gf2_arithmetic.cpp:93]   --->   Operation 89 'call' 'lambda_V_17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 90 [1/1] (1.03ns)   --->   "%ret_10 = xor i166 %lambda_V_17, i166 %lhs_V_7"   --->   Operation 90 'xor' 'ret_10' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 91 [1/1] (1.58ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 91 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 12 <SV = 6> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%x_0 = phi i166 %ret, void %_Z6bf_invR6ap_intILi166EERKS0_.229.exit, i166 0, void"   --->   Operation 92 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%storemerge = phi i166 %ret_10, void %_Z6bf_invR6ap_intILi166EERKS0_.229.exit, i166 0, void"   --->   Operation 93 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%mrv = insertvalue i332 <undef>, i166 %x_0" [gf2_arithmetic.cpp:96]   --->   Operation 94 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i332 %mrv, i166 %storemerge" [gf2_arithmetic.cpp:96]   --->   Operation 95 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln96 = ret i332 %mrv_1" [gf2_arithmetic.cpp:96]   --->   Operation 96 'ret' 'ret_ln96' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_V_read_1        (read        ) [ 0011111111000]
x_V_read_1        (read        ) [ 0011111111100]
i_13_loc          (alloca      ) [ 0011111100000]
i_loc             (alloca      ) [ 0011111100000]
icmp_ln1064       (icmp        ) [ 0100000000000]
br_ln80           (br          ) [ 0111111111111]
u_V_7             (alloca      ) [ 0111111100000]
v_V_2             (alloca      ) [ 0111111100000]
g_V               (alloca      ) [ 0111111100000]
lambda_V          (alloca      ) [ 0111111110000]
store_ln1068      (store       ) [ 0000000000000]
store_ln1068      (store       ) [ 0000000000000]
store_ln1068      (store       ) [ 0000000000000]
store_ln1068      (store       ) [ 0000000000000]
br_ln1068         (br          ) [ 0000000000000]
u_V_8             (load        ) [ 0001111100000]
icmp_ln1068       (icmp        ) [ 0011111100000]
br_ln64           (br          ) [ 0000000000000]
v_V_2_load        (load        ) [ 0000111100000]
call_ln0          (call        ) [ 0000000000000]
call_ln0          (call        ) [ 0000000000000]
i_loc_load        (load        ) [ 0000000000000]
i_13_loc_load     (load        ) [ 0000000000000]
add_ln28          (add         ) [ 0000000000000]
zext_ln28         (zext        ) [ 0000000000000]
add_ln28_2        (add         ) [ 0000000000000]
zext_ln65         (zext        ) [ 0000000000000]
j                 (sub         ) [ 0000000000000]
tmp               (bitselect   ) [ 0000001100000]
sub_ln69          (sub         ) [ 0000000000000]
j_2               (select      ) [ 0000001000000]
tmp_20            (bitselect   ) [ 0000001000000]
g_V_load          (load        ) [ 0000000100000]
lambda_V_load_1   (load        ) [ 0000000100000]
g_V_2             (select      ) [ 0000000000000]
v_V               (select      ) [ 0000000000000]
sext_ln1691       (sext        ) [ 0000000000000]
zext_ln1691       (zext        ) [ 0000000000000]
shl_ln1691        (shl         ) [ 0000000000000]
shl_ln1691_2      (shl         ) [ 0000000000000]
sub_ln1691        (sub         ) [ 0000000000000]
sext_ln1691_2     (sext        ) [ 0000000000000]
zext_ln1691_2     (zext        ) [ 0000000000000]
r                 (ashr        ) [ 0000000000000]
ashr_ln1691       (ashr        ) [ 0000000000000]
select_ln1691     (select      ) [ 0000000100000]
r_2               (select      ) [ 0000000100000]
store_ln64        (store       ) [ 0000000000000]
store_ln64        (store       ) [ 0000000000000]
specloopname_ln23 (specloopname) [ 0000000000000]
lhs_V_9           (select      ) [ 0000000000000]
u_V_10            (select      ) [ 0000000000000]
u_V               (xor         ) [ 0000000000000]
ret_11            (xor         ) [ 0000000000000]
store_ln64        (store       ) [ 0000000000000]
store_ln64        (store       ) [ 0000000000000]
br_ln64           (br          ) [ 0000000000000]
lambda_V_load     (load        ) [ 0000000001000]
lambda_V_15       (call        ) [ 0000000000100]
ret_12            (xor         ) [ 0000000000100]
lhs_V_7           (call        ) [ 0000000000110]
trunc_ln1544      (trunc       ) [ 0000000000000]
trunc_ln1544_5    (trunc       ) [ 0000000000000]
lhs_V_1           (call        ) [ 0000000000000]
xor_ln904         (xor         ) [ 0000000000000]
lambda_V_16       (xor         ) [ 0000000000010]
xor_ln1544        (xor         ) [ 0000000000000]
trunc_ln1544_6    (trunc       ) [ 0000000000000]
ret               (xor         ) [ 0100000000011]
xor_ln1544_11     (xor         ) [ 0000000000010]
lambda_V_17       (call        ) [ 0000000000000]
ret_10            (xor         ) [ 0100000000011]
br_ln0            (br          ) [ 0100000000011]
x_0               (phi         ) [ 0000000000001]
storemerge        (phi         ) [ 0000000000001]
mrv               (insertvalue ) [ 0000000000000]
mrv_1             (insertvalue ) [ 0000000000000]
ret_ln96          (ret         ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i163"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i166"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="point_double_Pipeline_VITIS_LOOP_25_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="point_double_Pipeline_VITIS_LOOP_25_15"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bf_mult.1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bf_mult.2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_13_loc_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_13_loc/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="i_loc_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_loc/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="u_V_7_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_V_7/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="v_V_2_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_V_2/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="g_V_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="g_V/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="lambda_V_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lambda_V/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="y_V_read_1_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="163" slack="0"/>
<pin id="68" dir="0" index="1" bw="163" slack="0"/>
<pin id="69" dir="1" index="2" bw="163" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_V_read_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="x_V_read_1_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="166" slack="0"/>
<pin id="74" dir="0" index="1" bw="166" slack="0"/>
<pin id="75" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read_1/1 "/>
</bind>
</comp>

<comp id="78" class="1005" name="x_0_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="166" slack="6"/>
<pin id="80" dir="1" index="1" bw="166" slack="6"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="x_0_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="166" slack="2"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="1" slack="6"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/12 "/>
</bind>
</comp>

<comp id="89" class="1005" name="storemerge_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="166" slack="6"/>
<pin id="91" dir="1" index="1" bw="166" slack="6"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="storemerge_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="166" slack="1"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="1" slack="6"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/12 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_point_double_Pipeline_VITIS_LOOP_25_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="166" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="16" slack="2"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_point_double_Pipeline_VITIS_LOOP_25_15_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="166" slack="0"/>
<pin id="109" dir="0" index="2" bw="16" slack="2"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_bf_mult_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="166" slack="0"/>
<pin id="114" dir="0" index="1" bw="166" slack="0"/>
<pin id="115" dir="0" index="2" bw="163" slack="0"/>
<pin id="116" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="lambda_V_15/8 lambda_V_17/10 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_bf_mult_2_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="166" slack="0"/>
<pin id="120" dir="0" index="1" bw="166" slack="0"/>
<pin id="121" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="lhs_V_7/8 lhs_V_1/9 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="166" slack="2"/>
<pin id="125" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lambda_V_load_1/6 lambda_V_load/8 "/>
</bind>
</comp>

<comp id="127" class="1005" name="reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="166" slack="1"/>
<pin id="129" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="lambda_V_load_1 lambda_V_load "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln1064_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="166" slack="0"/>
<pin id="134" dir="0" index="1" bw="166" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln1068_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="166" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1068/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln1068_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="166" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1068/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln1068_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="165" slack="0"/>
<pin id="150" dir="0" index="1" bw="166" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1068/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln1068_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="166" slack="0"/>
<pin id="155" dir="0" index="1" bw="166" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1068/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="u_V_8_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="166" slack="1"/>
<pin id="160" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_V_8/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="icmp_ln1068_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="166" slack="0"/>
<pin id="163" dir="0" index="1" bw="166" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1068/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="v_V_2_load_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="166" slack="2"/>
<pin id="169" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_V_2_load/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="i_loc_load_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="4"/>
<pin id="173" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_loc_load/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_13_loc_load_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="4"/>
<pin id="176" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_13_loc_load/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln28_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln28_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="0"/>
<pin id="185" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln28_2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_2/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln65_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/5 "/>
</bind>
</comp>

<comp id="197" class="1004" name="j_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="0"/>
<pin id="199" dir="0" index="1" bw="16" slack="0"/>
<pin id="200" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="17" slack="0"/>
<pin id="206" dir="0" index="2" bw="6" slack="0"/>
<pin id="207" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="sub_ln69_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="17" slack="0"/>
<pin id="214" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln69/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="j_2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="17" slack="0"/>
<pin id="220" dir="0" index="2" bw="17" slack="0"/>
<pin id="221" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_2/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_20_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="17" slack="0"/>
<pin id="228" dir="0" index="2" bw="6" slack="0"/>
<pin id="229" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="g_V_load_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="166" slack="5"/>
<pin id="235" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="g_V_load/6 "/>
</bind>
</comp>

<comp id="236" class="1004" name="g_V_2_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="166" slack="0"/>
<pin id="239" dir="0" index="2" bw="166" slack="0"/>
<pin id="240" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="g_V_2/6 "/>
</bind>
</comp>

<comp id="243" class="1004" name="v_V_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="166" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="166" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v_V/6 "/>
</bind>
</comp>

<comp id="248" class="1004" name="sext_ln1691_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="17" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1691/6 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln1691_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="17" slack="0"/>
<pin id="253" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1691/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="shl_ln1691_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="166" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1691/6 "/>
</bind>
</comp>

<comp id="261" class="1004" name="shl_ln1691_2_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="166" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1691_2/6 "/>
</bind>
</comp>

<comp id="267" class="1004" name="sub_ln1691_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="17" slack="1"/>
<pin id="270" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1691/6 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sext_ln1691_2_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="17" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1691_2/6 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln1691_2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="17" slack="0"/>
<pin id="278" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1691_2/6 "/>
</bind>
</comp>

<comp id="280" class="1004" name="r_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="166" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r/6 "/>
</bind>
</comp>

<comp id="286" class="1004" name="ashr_ln1691_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="166" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1691/6 "/>
</bind>
</comp>

<comp id="292" class="1004" name="select_ln1691_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="0" index="1" bw="166" slack="0"/>
<pin id="295" dir="0" index="2" bw="166" slack="0"/>
<pin id="296" dir="1" index="3" bw="166" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1691/6 "/>
</bind>
</comp>

<comp id="299" class="1004" name="r_2_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="0" index="1" bw="166" slack="0"/>
<pin id="302" dir="0" index="2" bw="166" slack="0"/>
<pin id="303" dir="1" index="3" bw="166" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_2/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln64_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="166" slack="0"/>
<pin id="308" dir="0" index="1" bw="166" slack="5"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/6 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln64_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="166" slack="0"/>
<pin id="313" dir="0" index="1" bw="166" slack="5"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/6 "/>
</bind>
</comp>

<comp id="316" class="1004" name="lhs_V_9_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="2"/>
<pin id="318" dir="0" index="1" bw="166" slack="1"/>
<pin id="319" dir="0" index="2" bw="166" slack="1"/>
<pin id="320" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lhs_V_9/7 "/>
</bind>
</comp>

<comp id="322" class="1004" name="u_V_10_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="2"/>
<pin id="324" dir="0" index="1" bw="166" slack="4"/>
<pin id="325" dir="0" index="2" bw="166" slack="2147483647"/>
<pin id="326" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="u_V_10/7 "/>
</bind>
</comp>

<comp id="327" class="1004" name="u_V_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="166" slack="1"/>
<pin id="329" dir="0" index="1" bw="166" slack="0"/>
<pin id="330" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="u_V/7 "/>
</bind>
</comp>

<comp id="332" class="1004" name="ret_11_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="166" slack="1"/>
<pin id="334" dir="0" index="1" bw="166" slack="0"/>
<pin id="335" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_11/7 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln64_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="166" slack="0"/>
<pin id="339" dir="0" index="1" bw="166" slack="6"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/7 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln64_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="166" slack="0"/>
<pin id="344" dir="0" index="1" bw="166" slack="6"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/7 "/>
</bind>
</comp>

<comp id="347" class="1004" name="ret_12_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="166" slack="0"/>
<pin id="349" dir="0" index="1" bw="166" slack="3"/>
<pin id="350" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_12/9 "/>
</bind>
</comp>

<comp id="353" class="1004" name="trunc_ln1544_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="166" slack="4"/>
<pin id="355" dir="1" index="1" bw="163" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1544/10 "/>
</bind>
</comp>

<comp id="356" class="1004" name="trunc_ln1544_5_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="166" slack="1"/>
<pin id="358" dir="1" index="1" bw="163" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1544_5/10 "/>
</bind>
</comp>

<comp id="359" class="1004" name="xor_ln904_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="163" slack="0"/>
<pin id="361" dir="0" index="1" bw="163" slack="0"/>
<pin id="362" dir="1" index="2" bw="163" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln904/10 "/>
</bind>
</comp>

<comp id="365" class="1004" name="lambda_V_16_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="166" slack="1"/>
<pin id="367" dir="0" index="1" bw="166" slack="0"/>
<pin id="368" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="lambda_V_16/10 "/>
</bind>
</comp>

<comp id="371" class="1004" name="xor_ln1544_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="163" slack="0"/>
<pin id="373" dir="0" index="1" bw="163" slack="0"/>
<pin id="374" dir="1" index="2" bw="163" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1544/10 "/>
</bind>
</comp>

<comp id="377" class="1004" name="trunc_ln1544_6_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="166" slack="0"/>
<pin id="379" dir="1" index="1" bw="163" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1544_6/10 "/>
</bind>
</comp>

<comp id="381" class="1004" name="ret_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="166" slack="0"/>
<pin id="383" dir="0" index="1" bw="166" slack="0"/>
<pin id="384" dir="1" index="2" bw="166" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret/10 "/>
</bind>
</comp>

<comp id="387" class="1004" name="xor_ln1544_11_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="163" slack="0"/>
<pin id="389" dir="0" index="1" bw="163" slack="0"/>
<pin id="390" dir="1" index="2" bw="163" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1544_11/10 "/>
</bind>
</comp>

<comp id="394" class="1004" name="ret_10_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="166" slack="0"/>
<pin id="396" dir="0" index="1" bw="166" slack="2"/>
<pin id="397" dir="1" index="2" bw="166" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_10/11 "/>
</bind>
</comp>

<comp id="399" class="1004" name="mrv_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="332" slack="0"/>
<pin id="401" dir="0" index="1" bw="166" slack="0"/>
<pin id="402" dir="1" index="2" bw="332" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/12 "/>
</bind>
</comp>

<comp id="405" class="1004" name="mrv_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="332" slack="0"/>
<pin id="407" dir="0" index="1" bw="166" slack="0"/>
<pin id="408" dir="1" index="2" bw="332" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/12 "/>
</bind>
</comp>

<comp id="411" class="1005" name="y_V_read_1_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="163" slack="2"/>
<pin id="413" dir="1" index="1" bw="163" slack="2"/>
</pin_list>
<bind>
<opset="y_V_read_1 "/>
</bind>
</comp>

<comp id="416" class="1005" name="x_V_read_1_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="166" slack="2"/>
<pin id="418" dir="1" index="1" bw="166" slack="2"/>
</pin_list>
<bind>
<opset="x_V_read_1 "/>
</bind>
</comp>

<comp id="423" class="1005" name="i_13_loc_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="16" slack="2"/>
<pin id="425" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="i_13_loc "/>
</bind>
</comp>

<comp id="429" class="1005" name="i_loc_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="16" slack="2"/>
<pin id="431" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="i_loc "/>
</bind>
</comp>

<comp id="438" class="1005" name="u_V_7_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="166" slack="0"/>
<pin id="440" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opset="u_V_7 "/>
</bind>
</comp>

<comp id="445" class="1005" name="v_V_2_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="166" slack="0"/>
<pin id="447" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opset="v_V_2 "/>
</bind>
</comp>

<comp id="452" class="1005" name="g_V_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="166" slack="0"/>
<pin id="454" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opset="g_V "/>
</bind>
</comp>

<comp id="459" class="1005" name="lambda_V_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="166" slack="0"/>
<pin id="461" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opset="lambda_V "/>
</bind>
</comp>

<comp id="472" class="1005" name="v_V_2_load_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="166" slack="4"/>
<pin id="474" dir="1" index="1" bw="166" slack="4"/>
</pin_list>
<bind>
<opset="v_V_2_load "/>
</bind>
</comp>

<comp id="477" class="1005" name="tmp_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="1"/>
<pin id="479" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="485" class="1005" name="j_2_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="17" slack="1"/>
<pin id="487" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="491" class="1005" name="tmp_20_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="1"/>
<pin id="493" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="497" class="1005" name="g_V_load_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="166" slack="1"/>
<pin id="499" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="g_V_load "/>
</bind>
</comp>

<comp id="502" class="1005" name="select_ln1691_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="166" slack="1"/>
<pin id="504" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1691 "/>
</bind>
</comp>

<comp id="507" class="1005" name="r_2_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="166" slack="1"/>
<pin id="509" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="r_2 "/>
</bind>
</comp>

<comp id="512" class="1005" name="lambda_V_15_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="166" slack="1"/>
<pin id="514" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="lambda_V_15 "/>
</bind>
</comp>

<comp id="517" class="1005" name="ret_12_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="166" slack="1"/>
<pin id="519" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="ret_12 "/>
</bind>
</comp>

<comp id="523" class="1005" name="lhs_V_7_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="166" slack="2"/>
<pin id="525" dir="1" index="1" bw="166" slack="2"/>
</pin_list>
<bind>
<opset="lhs_V_7 "/>
</bind>
</comp>

<comp id="528" class="1005" name="lambda_V_16_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="166" slack="1"/>
<pin id="530" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="lambda_V_16 "/>
</bind>
</comp>

<comp id="533" class="1005" name="ret_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="166" slack="2"/>
<pin id="535" dir="1" index="1" bw="166" slack="2"/>
</pin_list>
<bind>
<opset="ret "/>
</bind>
</comp>

<comp id="538" class="1005" name="xor_ln1544_11_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="163" slack="1"/>
<pin id="540" dir="1" index="1" bw="163" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln1544_11 "/>
</bind>
</comp>

<comp id="543" class="1005" name="ret_10_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="166" slack="1"/>
<pin id="545" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="ret_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="34" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="36" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="123" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="130"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="136"><net_src comp="72" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="72" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="165"><net_src comp="158" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="14" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="167" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="22" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="174" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="22" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="183" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="193" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="24" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="197" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="26" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="215"><net_src comp="28" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="197" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="203" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="211" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="197" pin="2"/><net_sink comp="217" pin=2"/></net>

<net id="230"><net_src comp="24" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="217" pin="3"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="26" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="241"><net_src comp="123" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="242"><net_src comp="233" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="254"><net_src comp="248" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="243" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="251" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="236" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="251" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="28" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="267" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="243" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="276" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="236" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="276" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="280" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="298"><net_src comp="255" pin="2"/><net_sink comp="292" pin=2"/></net>

<net id="304"><net_src comp="286" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="305"><net_src comp="261" pin="2"/><net_sink comp="299" pin=2"/></net>

<net id="310"><net_src comp="236" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="243" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="127" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="331"><net_src comp="322" pin="3"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="316" pin="3"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="332" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="327" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="112" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="347" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="363"><net_src comp="356" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="353" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="14" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="370"><net_src comp="365" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="375"><net_src comp="359" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="38" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="118" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="118" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="365" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="377" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="371" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="393"><net_src comp="387" pin="2"/><net_sink comp="112" pin=2"/></net>

<net id="398"><net_src comp="112" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="40" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="82" pin="4"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="399" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="93" pin="4"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="66" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="419"><net_src comp="72" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="422"><net_src comp="416" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="426"><net_src comp="42" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="432"><net_src comp="46" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="441"><net_src comp="50" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="444"><net_src comp="438" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="448"><net_src comp="54" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="451"><net_src comp="445" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="455"><net_src comp="58" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="458"><net_src comp="452" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="462"><net_src comp="62" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="465"><net_src comp="459" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="475"><net_src comp="167" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="480"><net_src comp="203" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="483"><net_src comp="477" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="484"><net_src comp="477" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="488"><net_src comp="217" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="494"><net_src comp="225" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="500"><net_src comp="233" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="505"><net_src comp="292" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="510"><net_src comp="299" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="515"><net_src comp="112" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="520"><net_src comp="347" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="522"><net_src comp="517" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="526"><net_src comp="118" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="531"><net_src comp="365" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="536"><net_src comp="381" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="541"><net_src comp="387" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="546"><net_src comp="394" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="93" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: point_double : x_V_read | {1 }
	Port: point_double : y_V_read | {1 }
  - Chain level:
	State 1
		br_ln80 : 1
		store_ln1068 : 1
		store_ln1068 : 1
		store_ln1068 : 1
		store_ln1068 : 1
	State 2
		icmp_ln1068 : 1
		br_ln64 : 2
	State 3
		call_ln0 : 1
	State 4
	State 5
		add_ln28 : 1
		zext_ln28 : 2
		add_ln28_2 : 1
		zext_ln65 : 2
		j : 3
		tmp : 4
		sub_ln69 : 4
		j_2 : 5
		tmp_20 : 6
	State 6
		g_V_2 : 1
		zext_ln1691 : 1
		shl_ln1691 : 2
		shl_ln1691_2 : 2
		sext_ln1691_2 : 1
		zext_ln1691_2 : 2
		r : 3
		ashr_ln1691 : 3
		select_ln1691 : 4
		r_2 : 4
		store_ln64 : 2
		store_ln64 : 1
	State 7
		u_V : 1
		ret_11 : 1
		store_ln64 : 1
		store_ln64 : 1
	State 8
		lambda_V_15 : 1
	State 9
		ret_12 : 1
		lhs_V_1 : 1
	State 10
		xor_ln904 : 1
		xor_ln1544 : 1
		trunc_ln1544_6 : 1
		xor_ln1544_11 : 1
		lambda_V_17 : 1
	State 11
		ret_10 : 1
	State 12
		mrv : 1
		mrv_1 : 2
		ret_ln96 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|
| Operation|                  Functional Unit                  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|
|          |  grp_point_double_Pipeline_VITIS_LOOP_25_1_fu_100 |    16   |   286   |
|   call   | grp_point_double_Pipeline_VITIS_LOOP_25_15_fu_106 |    16   |   286   |
|          |                grp_bf_mult_1_fu_112               |   669   |   1263  |
|          |                grp_bf_mult_2_fu_118               |   669   |   1263  |
|----------|---------------------------------------------------|---------|---------|
|          |                     u_V_fu_327                    |    0    |   166   |
|          |                   ret_11_fu_332                   |    0    |   166   |
|          |                   ret_12_fu_347                   |    0    |   166   |
|          |                  xor_ln904_fu_359                 |    0    |   163   |
|    xor   |                 lambda_V_16_fu_365                |    0    |   166   |
|          |                 xor_ln1544_fu_371                 |    0    |   163   |
|          |                     ret_fu_381                    |    0    |   166   |
|          |                xor_ln1544_11_fu_387               |    0    |   163   |
|          |                   ret_10_fu_394                   |    0    |   166   |
|----------|---------------------------------------------------|---------|---------|
|    shl   |                 shl_ln1691_fu_255                 |    0    |   579   |
|          |                shl_ln1691_2_fu_261                |    0    |   579   |
|----------|---------------------------------------------------|---------|---------|
|   ashr   |                      r_fu_280                     |    0    |   579   |
|          |                 ashr_ln1691_fu_286                |    0    |   579   |
|----------|---------------------------------------------------|---------|---------|
|          |                     j_2_fu_217                    |    0    |    17   |
|          |                    g_V_2_fu_236                   |    0    |   166   |
|          |                     v_V_fu_243                    |    0    |   166   |
|  select  |                select_ln1691_fu_292               |    0    |   166   |
|          |                     r_2_fu_299                    |    0    |   166   |
|          |                   lhs_V_9_fu_316                  |    0    |   166   |
|          |                   u_V_10_fu_322                   |    0    |   166   |
|----------|---------------------------------------------------|---------|---------|
|   icmp   |                 icmp_ln1064_fu_132                |    0    |    62   |
|          |                 icmp_ln1068_fu_161                |    0    |    62   |
|----------|---------------------------------------------------|---------|---------|
|          |                      j_fu_197                     |    0    |    23   |
|    sub   |                  sub_ln69_fu_211                  |    0    |    24   |
|          |                 sub_ln1691_fu_267                 |    0    |    24   |
|----------|---------------------------------------------------|---------|---------|
|    add   |                  add_ln28_fu_177                  |    0    |    23   |
|          |                 add_ln28_2_fu_187                 |    0    |    23   |
|----------|---------------------------------------------------|---------|---------|
|   read   |               y_V_read_1_read_fu_66               |    0    |    0    |
|          |               x_V_read_1_read_fu_72               |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|          |                  zext_ln28_fu_183                 |    0    |    0    |
|   zext   |                  zext_ln65_fu_193                 |    0    |    0    |
|          |                 zext_ln1691_fu_251                |    0    |    0    |
|          |                zext_ln1691_2_fu_276               |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
| bitselect|                     tmp_fu_203                    |    0    |    0    |
|          |                   tmp_20_fu_225                   |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|   sext   |                 sext_ln1691_fu_248                |    0    |    0    |
|          |                sext_ln1691_2_fu_272               |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|          |                trunc_ln1544_fu_353                |    0    |    0    |
|   trunc  |               trunc_ln1544_5_fu_356               |    0    |    0    |
|          |               trunc_ln1544_6_fu_377               |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|insertvalue|                     mrv_fu_399                    |    0    |    0    |
|          |                    mrv_1_fu_405                   |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|   Total  |                                                   |   1370  |   8153  |
|----------|---------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   g_V_load_reg_497  |   166  |
|     g_V_reg_452     |   166  |
|   i_13_loc_reg_423  |   16   |
|    i_loc_reg_429    |   16   |
|     j_2_reg_485     |   17   |
| lambda_V_15_reg_512 |   166  |
| lambda_V_16_reg_528 |   166  |
|   lambda_V_reg_459  |   166  |
|   lhs_V_7_reg_523   |   166  |
|     r_2_reg_507     |   166  |
|       reg_127       |   166  |
|    ret_10_reg_543   |   166  |
|    ret_12_reg_517   |   166  |
|     ret_reg_533     |   166  |
|select_ln1691_reg_502|   166  |
|  storemerge_reg_89  |   166  |
|    tmp_20_reg_491   |    1   |
|     tmp_reg_477     |    1   |
|    u_V_7_reg_438    |   166  |
|  v_V_2_load_reg_472 |   166  |
|    v_V_2_reg_445    |   166  |
|      x_0_reg_78     |   166  |
|  x_V_read_1_reg_416 |   166  |
|xor_ln1544_11_reg_538|   163  |
|  y_V_read_1_reg_411 |   163  |
+---------------------+--------+
|        Total        |  3365  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_bf_mult_1_fu_112 |  p1  |   4  |  166 |   664  ||    20   |
| grp_bf_mult_1_fu_112 |  p2  |   3  |  163 |   489  ||    14   |
| grp_bf_mult_2_fu_118 |  p1  |   3  |  166 |   498  ||    14   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |  1651  ||  5.2412 ||    48   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  1370  |  8153  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   48   |
|  Register |    -   |  3365  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |  4735  |  8201  |
+-----------+--------+--------+--------+
