###############################################################
#  Generated by:      Cadence Encounter 11.10-p003_1
#  OS:                Linux x86_64(Host ID flip1.engr.oregonstate.edu)
#  Generated on:      Sun Jun  9 07:39:52 2013
#  Design:            sensor
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix sensor_postRoute -outDir timingReports
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   LED                       (v) checked with  leading edge of 'clk'
Beginpoint: shift_register0/out_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 8.990
- Arrival Time                  0.134
= Slack Time                    8.856
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                         |              |         |       |  Time   |   Time   | 
     |-------------------------+--------------+---------+-------+---------+----------| 
     |                         | clk ^        |         |       |   0.000 |    8.856 | 
     | shift_register0/out_reg | CLK ^ -> Q v | DFFARX1 | 0.134 |   0.134 |    8.990 | 
     |                         | LED v        |         | 0.000 |   0.134 |    8.990 | 
     +-------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin shift_register_sm0/data_out_reg[23]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[23]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.953
- Arrival Time                  0.848
= Slack Time                    9.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.283 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.357 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.406 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.753 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.116 |   0.764 |    9.869 | 
     | U158                                | IN2 ^ -> Q ^  | AO22X1  | 0.084 |   0.848 |    9.953 | 
     | shift_register_sm0/data_out_reg[23] | D ^           | DFFX1   | 0.000 |   0.848 |    9.953 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.106 | 
     | shift_register_sm0/data_out_reg[23] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.106 | 
     +----------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin shift_register_sm0/data_out_reg[12]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[12]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.953
- Arrival Time                  0.847
= Slack Time                    9.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.284 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.358 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.407 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.754 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.116 |   0.764 |    9.870 | 
     | U169                                | IN2 ^ -> Q ^  | AO22X1  | 0.084 |   0.847 |    9.953 | 
     | shift_register_sm0/data_out_reg[12] | D ^           | DFFX1   | 0.000 |   0.847 |    9.953 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.106 | 
     | shift_register_sm0/data_out_reg[12] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.106 | 
     +----------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin shift_register_sm0/data_out_reg[20]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[20]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.953
- Arrival Time                  0.847
= Slack Time                    9.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.284 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.358 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.407 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.754 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.116 |   0.764 |    9.870 | 
     | U161                                | IN2 ^ -> Q ^  | AO22X1  | 0.084 |   0.847 |    9.953 | 
     | shift_register_sm0/data_out_reg[20] | D ^           | DFFX1   | 0.000 |   0.847 |    9.953 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.106 | 
     | shift_register_sm0/data_out_reg[20] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.106 | 
     +----------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin shift_register_sm0/data_out_reg[16]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[16]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.953
- Arrival Time                  0.847
= Slack Time                    9.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.284 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.358 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.407 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.754 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.116 |   0.764 |    9.870 | 
     | U165                                | IN2 ^ -> Q ^  | AO22X1  | 0.083 |   0.847 |    9.953 | 
     | shift_register_sm0/data_out_reg[16] | D ^           | DFFX1   | 0.000 |   0.847 |    9.953 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.107 | 
     | shift_register_sm0/data_out_reg[16] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.107 | 
     +----------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin shift_register_sm0/data_out_reg[18]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[18]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.953
- Arrival Time                  0.847
= Slack Time                    9.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.284 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.358 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.407 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.754 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.116 |   0.764 |    9.870 | 
     | U163                                | IN2 ^ -> Q ^  | AO22X1  | 0.083 |   0.847 |    9.953 | 
     | shift_register_sm0/data_out_reg[18] | D ^           | DFFX1   | 0.000 |   0.847 |    9.953 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.107 | 
     | shift_register_sm0/data_out_reg[18] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.107 | 
     +----------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin shift_register_sm0/data_out_reg[21]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[21]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.953
- Arrival Time                  0.847
= Slack Time                    9.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.284 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.358 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.407 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.754 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.116 |   0.764 |    9.870 | 
     | U160                                | IN2 ^ -> Q ^  | AO22X1  | 0.083 |   0.847 |    9.953 | 
     | shift_register_sm0/data_out_reg[21] | D ^           | DFFX1   | 0.000 |   0.847 |    9.953 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.107 | 
     | shift_register_sm0/data_out_reg[21] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.107 | 
     +----------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin shift_register_sm0/data_out_reg[22]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[22]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.847
= Slack Time                    9.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.285 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.359 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.408 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.755 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.116 |   0.764 |    9.871 | 
     | U159                                | IN2 ^ -> Q ^  | AO22X1  | 0.083 |   0.847 |    9.954 | 
     | shift_register_sm0/data_out_reg[22] | D ^           | DFFX1   | 0.000 |   0.847 |    9.954 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.107 | 
     | shift_register_sm0/data_out_reg[22] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.107 | 
     +----------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin shift_register_sm0/data_out_reg[17]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[17]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.846
= Slack Time                    9.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.285 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.359 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.408 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.755 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.116 |   0.764 |    9.871 | 
     | U164                                | IN2 ^ -> Q ^  | AO22X1  | 0.083 |   0.846 |    9.954 | 
     | shift_register_sm0/data_out_reg[17] | D ^           | DFFX1   | 0.000 |   0.846 |    9.954 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.108 | 
     | shift_register_sm0/data_out_reg[17] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.108 | 
     +----------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin shift_register_sm0/data_out_reg[19]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[19]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.846
= Slack Time                    9.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.285 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.359 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.408 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.755 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.116 |   0.764 |    9.871 | 
     | U162                                | IN2 ^ -> Q ^  | AO22X1  | 0.083 |   0.846 |    9.954 | 
     | shift_register_sm0/data_out_reg[19] | D ^           | DFFX1   | 0.000 |   0.846 |    9.954 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.108 | 
     | shift_register_sm0/data_out_reg[19] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.108 | 
     +----------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin shift_register_sm0/data_out_reg[13]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[13]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.846
= Slack Time                    9.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.286 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.360 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.408 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.756 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.116 |   0.764 |    9.871 | 
     | U168                                | IN2 ^ -> Q ^  | AO22X1  | 0.082 |   0.846 |    9.954 | 
     | shift_register_sm0/data_out_reg[13] | D ^           | DFFX1   | 0.000 |   0.846 |    9.954 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.108 | 
     | shift_register_sm0/data_out_reg[13] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.108 | 
     +----------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin shift_register_sm0/data_out_reg[15]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[15]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.846
= Slack Time                    9.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.286 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.360 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.409 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.756 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.116 |   0.764 |    9.872 | 
     | U166                                | IN2 ^ -> Q ^  | AO22X1  | 0.082 |   0.846 |    9.954 | 
     | shift_register_sm0/data_out_reg[15] | D ^           | DFFX1   | 0.000 |   0.846 |    9.954 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.108 | 
     | shift_register_sm0/data_out_reg[15] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.108 | 
     +----------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin shift_register_sm0/data_out_reg[14]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[14]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.845
= Slack Time                    9.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.286 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.361 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.409 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.756 | 
     | U44                                 | IN v -> QN ^  | INVX0   | 0.116 |   0.764 |    9.872 | 
     | U167                                | IN2 ^ -> Q ^  | AO22X1  | 0.082 |   0.845 |    9.954 | 
     | shift_register_sm0/data_out_reg[14] | D ^           | DFFX1   | 0.000 |   0.845 |    9.954 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.109 | 
     | shift_register_sm0/data_out_reg[14] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.109 | 
     +----------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin shift_register_sm0/data_out_reg[7]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[7]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.953
- Arrival Time                  0.836
= Slack Time                    9.117
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |               |         |       |  Time   |   Time   | 
     |------------------------------------+---------------+---------+-------+---------+----------| 
     |                                    | reset_n ^     |         |       |   0.178 |    9.295 | 
     | U96                                | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.369 | 
     | U95                                | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.418 | 
     | U68                                | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.765 | 
     | U45                                | IN v -> QN ^  | INVX0   | 0.105 |   0.753 |    9.870 | 
     | U174                               | IN2 ^ -> Q ^  | AO22X1  | 0.083 |   0.836 |    9.953 | 
     | shift_register_sm0/data_out_reg[7] | D ^           | DFFX1   | 0.000 |   0.836 |    9.953 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                    |       |       |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-------+---------+----------| 
     |                                    | clk ^ |       |       |   0.000 |   -9.117 | 
     | shift_register_sm0/data_out_reg[7] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.117 | 
     +---------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin shift_register_sm0/data_out_reg[0]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[0]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.835
= Slack Time                    9.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |               |         |       |  Time   |   Time   | 
     |------------------------------------+---------------+---------+-------+---------+----------| 
     |                                    | reset_n ^     |         |       |   0.178 |    9.296 | 
     | U96                                | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.370 | 
     | U95                                | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.419 | 
     | U68                                | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.766 | 
     | U45                                | IN v -> QN ^  | INVX0   | 0.105 |   0.753 |    9.871 | 
     | U181                               | IN2 ^ -> Q ^  | AO22X1  | 0.082 |   0.835 |    9.954 | 
     | shift_register_sm0/data_out_reg[0] | D ^           | DFFX1   | 0.000 |   0.835 |    9.954 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                    |       |       |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-------+---------+----------| 
     |                                    | clk ^ |       |       |   0.000 |   -9.118 | 
     | shift_register_sm0/data_out_reg[0] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.118 | 
     +---------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin shift_register_sm0/data_out_reg[11]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[11]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.835
= Slack Time                    9.119
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.296 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.371 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.419 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.767 | 
     | U45                                 | IN v -> QN ^  | INVX0   | 0.105 |   0.753 |    9.872 | 
     | U170                                | IN2 ^ -> Q ^  | AO22X1  | 0.082 |   0.835 |    9.954 | 
     | shift_register_sm0/data_out_reg[11] | D ^           | DFFX1   | 0.000 |   0.835 |    9.954 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.119 | 
     | shift_register_sm0/data_out_reg[11] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.119 | 
     +----------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin shift_register_sm0/data_out_reg[1]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[1]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.835
= Slack Time                    9.119
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |               |         |       |  Time   |   Time   | 
     |------------------------------------+---------------+---------+-------+---------+----------| 
     |                                    | reset_n ^     |         |       |   0.178 |    9.297 | 
     | U96                                | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.371 | 
     | U95                                | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.420 | 
     | U68                                | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.767 | 
     | U45                                | IN v -> QN ^  | INVX0   | 0.105 |   0.753 |    9.872 | 
     | U180                               | IN2 ^ -> Q ^  | AO22X1  | 0.082 |   0.835 |    9.954 | 
     | shift_register_sm0/data_out_reg[1] | D ^           | DFFX1   | 0.000 |   0.835 |    9.954 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                    |       |       |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-------+---------+----------| 
     |                                    | clk ^ |       |       |   0.000 |   -9.119 | 
     | shift_register_sm0/data_out_reg[1] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.119 | 
     +---------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin shift_register_sm0/data_out_reg[8]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[8]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.835
= Slack Time                    9.119
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |               |         |       |  Time   |   Time   | 
     |------------------------------------+---------------+---------+-------+---------+----------| 
     |                                    | reset_n ^     |         |       |   0.178 |    9.297 | 
     | U96                                | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.371 | 
     | U95                                | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.420 | 
     | U68                                | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.767 | 
     | U45                                | IN v -> QN ^  | INVX0   | 0.105 |   0.753 |    9.872 | 
     | U173                               | IN2 ^ -> Q ^  | AO22X1  | 0.082 |   0.835 |    9.954 | 
     | shift_register_sm0/data_out_reg[8] | D ^           | DFFX1   | 0.000 |   0.835 |    9.954 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                    |       |       |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-------+---------+----------| 
     |                                    | clk ^ |       |       |   0.000 |   -9.119 | 
     | shift_register_sm0/data_out_reg[8] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.119 | 
     +---------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin shift_register_sm0/data_out_reg[4]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[4]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.834
= Slack Time                    9.119
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |               |         |       |  Time   |   Time   | 
     |------------------------------------+---------------+---------+-------+---------+----------| 
     |                                    | reset_n ^     |         |       |   0.178 |    9.297 | 
     | U96                                | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.371 | 
     | U95                                | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.420 | 
     | U68                                | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.767 | 
     | U45                                | IN v -> QN ^  | INVX0   | 0.105 |   0.753 |    9.872 | 
     | U177                               | IN2 ^ -> Q ^  | AO22X1  | 0.081 |   0.834 |    9.954 | 
     | shift_register_sm0/data_out_reg[4] | D ^           | DFFX1   | 0.000 |   0.834 |    9.954 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                    |       |       |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-------+---------+----------| 
     |                                    | clk ^ |       |       |   0.000 |   -9.119 | 
     | shift_register_sm0/data_out_reg[4] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.119 | 
     +---------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin shift_register_sm0/data_out_reg[5]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[5]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.834
= Slack Time                    9.119
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |               |         |       |  Time   |   Time   | 
     |------------------------------------+---------------+---------+-------+---------+----------| 
     |                                    | reset_n ^     |         |       |   0.178 |    9.297 | 
     | U96                                | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.371 | 
     | U95                                | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.420 | 
     | U68                                | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.767 | 
     | U45                                | IN v -> QN ^  | INVX0   | 0.105 |   0.753 |    9.872 | 
     | U176                               | IN2 ^ -> Q ^  | AO22X1  | 0.081 |   0.834 |    9.954 | 
     | shift_register_sm0/data_out_reg[5] | D ^           | DFFX1   | 0.000 |   0.834 |    9.954 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                    |       |       |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-------+---------+----------| 
     |                                    | clk ^ |       |       |   0.000 |   -9.119 | 
     | shift_register_sm0/data_out_reg[5] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.119 | 
     +---------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin shift_register_sm0/data_out_reg[6]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[6]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.834
= Slack Time                    9.119
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |               |         |       |  Time   |   Time   | 
     |------------------------------------+---------------+---------+-------+---------+----------| 
     |                                    | reset_n ^     |         |       |   0.178 |    9.297 | 
     | U96                                | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.371 | 
     | U95                                | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.420 | 
     | U68                                | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.767 | 
     | U45                                | IN v -> QN ^  | INVX0   | 0.105 |   0.753 |    9.872 | 
     | U175                               | IN2 ^ -> Q ^  | AO22X1  | 0.081 |   0.834 |    9.954 | 
     | shift_register_sm0/data_out_reg[6] | D ^           | DFFX1   | 0.000 |   0.834 |    9.954 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                    |       |       |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-------+---------+----------| 
     |                                    | clk ^ |       |       |   0.000 |   -9.119 | 
     | shift_register_sm0/data_out_reg[6] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.119 | 
     +---------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin shift_register_sm0/data_out_reg[2]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[2]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.834
= Slack Time                    9.120
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |               |         |       |  Time   |   Time   | 
     |------------------------------------+---------------+---------+-------+---------+----------| 
     |                                    | reset_n ^     |         |       |   0.178 |    9.297 | 
     | U96                                | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.372 | 
     | U95                                | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.420 | 
     | U68                                | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.767 | 
     | U45                                | IN v -> QN ^  | INVX0   | 0.105 |   0.753 |    9.873 | 
     | U179                               | IN2 ^ -> Q ^  | AO22X1  | 0.081 |   0.834 |    9.954 | 
     | shift_register_sm0/data_out_reg[2] | D ^           | DFFX1   | 0.000 |   0.834 |    9.954 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                    |       |       |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-------+---------+----------| 
     |                                    | clk ^ |       |       |   0.000 |   -9.120 | 
     | shift_register_sm0/data_out_reg[2] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.120 | 
     +---------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin shift_register_sm0/data_out_reg[3]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[3]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.834
= Slack Time                    9.120
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |               |         |       |  Time   |   Time   | 
     |------------------------------------+---------------+---------+-------+---------+----------| 
     |                                    | reset_n ^     |         |       |   0.178 |    9.297 | 
     | U96                                | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.372 | 
     | U95                                | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.420 | 
     | U68                                | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.768 | 
     | U45                                | IN v -> QN ^  | INVX0   | 0.105 |   0.753 |    9.873 | 
     | U178                               | IN2 ^ -> Q ^  | AO22X1  | 0.081 |   0.834 |    9.954 | 
     | shift_register_sm0/data_out_reg[3] | D ^           | DFFX1   | 0.000 |   0.834 |    9.954 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                    |       |       |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-------+---------+----------| 
     |                                    | clk ^ |       |       |   0.000 |   -9.120 | 
     | shift_register_sm0/data_out_reg[3] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.120 | 
     +---------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin shift_register_sm0/data_out_reg[9]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[9]/D (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.834
= Slack Time                    9.120
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                    |               |         |       |  Time   |   Time   | 
     |------------------------------------+---------------+---------+-------+---------+----------| 
     |                                    | reset_n ^     |         |       |   0.178 |    9.298 | 
     | U96                                | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.372 | 
     | U95                                | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.420 | 
     | U68                                | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.768 | 
     | U45                                | IN v -> QN ^  | INVX0   | 0.105 |   0.753 |    9.873 | 
     | U172                               | IN2 ^ -> Q ^  | AO22X1  | 0.081 |   0.834 |    9.954 | 
     | shift_register_sm0/data_out_reg[9] | D ^           | DFFX1   | 0.000 |   0.834 |    9.954 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                    |       |       |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-------+---------+----------| 
     |                                    | clk ^ |       |       |   0.000 |   -9.120 | 
     | shift_register_sm0/data_out_reg[9] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.120 | 
     +---------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin shift_register_sm0/data_out_reg[10]/CLK 
Endpoint:   shift_register_sm0/data_out_reg[10]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.954
- Arrival Time                  0.834
= Slack Time                    9.120
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.178
     = Beginpoint Arrival Time            0.178
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                                     |               |         |       |  Time   |   Time   | 
     |-------------------------------------+---------------+---------+-------+---------+----------| 
     |                                     | reset_n ^     |         |       |   0.178 |    9.298 | 
     | U96                                 | IN ^ -> QN v  | INVX0   | 0.074 |   0.252 |    9.372 | 
     | U95                                 | IN1 v -> QN ^ | NOR2X0  | 0.049 |   0.301 |    9.420 | 
     | U68                                 | IN1 ^ -> QN v | NAND2X0 | 0.347 |   0.648 |    9.768 | 
     | U45                                 | IN v -> QN ^  | INVX0   | 0.105 |   0.753 |    9.873 | 
     | U171                                | IN2 ^ -> Q ^  | AO22X1  | 0.081 |   0.834 |    9.954 | 
     | shift_register_sm0/data_out_reg[10] | D ^           | DFFX1   | 0.000 |   0.834 |    9.954 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell | Delay | Arrival | Required | 
     |                                     |       |       |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------+-------+---------+----------| 
     |                                     | clk ^ |       |       |   0.000 |   -9.120 | 
     | shift_register_sm0/data_out_reg[10] | CLK ^ | DFFX1 | 0.000 |   0.000 |   -9.120 | 
     +----------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin shift_register0/shift_register_reg[28]/CLK 
Endpoint:   shift_register0/shift_register_reg[28]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q         (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.956
- Arrival Time                  0.833
= Slack Time                    9.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |               |          |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------+-------+---------+----------| 
     |                                        | clk ^         |          |       |   0.000 |    9.123 | 
     | shift_register_sm0/load_sr_reg         | CLK ^ -> Q v  | DFFSSRX1 | 0.157 |   0.157 |    9.281 | 
     | U112                                   | IN1 v -> Q v  | OR3X1    | 0.041 |   0.198 |    9.321 | 
     | U79                                    | IN v -> QN ^  | INVX0    | 0.154 |   0.352 |    9.476 | 
     | U42                                    | IN1 ^ -> QN v | NOR2X0   | 0.359 |   0.711 |    9.835 | 
     | U118                                   | IN4 v -> Q v  | AO222X1  | 0.121 |   0.833 |    9.956 | 
     | shift_register0/shift_register_reg[28] | D v           | DFFARX1  | 0.000 |   0.833 |    9.956 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |   -9.123 | 
     | shift_register0/shift_register_reg[28] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.123 | 
     +---------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin shift_register0/shift_register_reg[26]/CLK 
Endpoint:   shift_register0/shift_register_reg[26]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q         (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.959
- Arrival Time                  0.822
= Slack Time                    9.137
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |               |          |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------+-------+---------+----------| 
     |                                        | clk ^         |          |       |   0.000 |    9.137 | 
     | shift_register_sm0/load_sr_reg         | CLK ^ -> Q v  | DFFSSRX1 | 0.157 |   0.157 |    9.294 | 
     | U112                                   | IN1 v -> Q v  | OR3X1    | 0.041 |   0.198 |    9.335 | 
     | U79                                    | IN v -> QN ^  | INVX0    | 0.154 |   0.352 |    9.489 | 
     | U42                                    | IN1 ^ -> QN v | NOR2X0   | 0.359 |   0.711 |    9.848 | 
     | U120                                   | IN4 v -> Q v  | AO222X1  | 0.111 |   0.822 |    9.959 | 
     | shift_register0/shift_register_reg[26] | D v           | DFFARX1  | 0.000 |   0.822 |    9.959 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |   -9.137 | 
     | shift_register0/shift_register_reg[26] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.137 | 
     +---------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin shift_register0/shift_register_reg[27]/CLK 
Endpoint:   shift_register0/shift_register_reg[27]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q         (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.030
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.960
- Arrival Time                  0.820
= Slack Time                    9.141
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |               |          |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------+-------+---------+----------| 
     |                                        | clk ^         |          |       |   0.000 |    9.141 | 
     | shift_register_sm0/load_sr_reg         | CLK ^ -> Q v  | DFFSSRX1 | 0.157 |   0.157 |    9.298 | 
     | U112                                   | IN1 v -> Q v  | OR3X1    | 0.041 |   0.198 |    9.339 | 
     | U79                                    | IN v -> QN ^  | INVX0    | 0.154 |   0.352 |    9.493 | 
     | U42                                    | IN1 ^ -> QN v | NOR2X0   | 0.359 |   0.711 |    9.852 | 
     | U119                                   | IN4 v -> Q v  | AO222X1  | 0.109 |   0.820 |    9.960 | 
     | shift_register0/shift_register_reg[27] | D v           | DFFARX1  | 0.000 |   0.820 |    9.960 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |   -9.141 | 
     | shift_register0/shift_register_reg[27] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.141 | 
     +---------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin shift_register0/shift_register_reg[6]/CLK 
Endpoint:   shift_register0/shift_register_reg[6]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q        (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.962
- Arrival Time                  0.817
= Slack Time                    9.145
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |               |          |       |  Time   |   Time   | 
     |---------------------------------------+---------------+----------+-------+---------+----------| 
     |                                       | clk ^         |          |       |   0.000 |    9.145 | 
     | shift_register_sm0/load_sr_reg        | CLK ^ -> Q v  | DFFSSRX1 | 0.157 |   0.157 |    9.302 | 
     | U112                                  | IN1 v -> Q v  | OR3X1    | 0.041 |   0.198 |    9.343 | 
     | U79                                   | IN v -> QN ^  | INVX0    | 0.154 |   0.352 |    9.497 | 
     | U42                                   | IN1 ^ -> QN v | NOR2X0   | 0.359 |   0.711 |    9.856 | 
     | U137                                  | IN4 v -> Q v  | AO222X1  | 0.106 |   0.817 |    9.962 | 
     | shift_register0/shift_register_reg[6] | D v           | DFFARX1  | 0.000 |   0.817 |    9.962 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |   -9.145 | 
     | shift_register0/shift_register_reg[6] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.145 | 
     +--------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin shift_register0/shift_register_reg[3]/CLK 
Endpoint:   shift_register0/shift_register_reg[3]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q        (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.962
- Arrival Time                  0.817
= Slack Time                    9.145
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |               |          |       |  Time   |   Time   | 
     |---------------------------------------+---------------+----------+-------+---------+----------| 
     |                                       | clk ^         |          |       |   0.000 |    9.145 | 
     | shift_register_sm0/load_sr_reg        | CLK ^ -> Q v  | DFFSSRX1 | 0.157 |   0.157 |    9.302 | 
     | U112                                  | IN1 v -> Q v  | OR3X1    | 0.041 |   0.198 |    9.343 | 
     | U79                                   | IN v -> QN ^  | INVX0    | 0.154 |   0.352 |    9.497 | 
     | U42                                   | IN1 ^ -> QN v | NOR2X0   | 0.359 |   0.711 |    9.856 | 
     | U124                                  | IN4 v -> Q v  | AO222X1  | 0.106 |   0.817 |    9.962 | 
     | shift_register0/shift_register_reg[3] | D v           | DFFARX1  | 0.000 |   0.817 |    9.962 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |   -9.145 | 
     | shift_register0/shift_register_reg[3] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.145 | 
     +--------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin shift_register0/shift_register_reg[2]/CLK 
Endpoint:   shift_register0/shift_register_reg[2]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q        (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.962
- Arrival Time                  0.817
= Slack Time                    9.145
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |               |          |       |  Time   |   Time   | 
     |---------------------------------------+---------------+----------+-------+---------+----------| 
     |                                       | clk ^         |          |       |   0.000 |    9.145 | 
     | shift_register_sm0/load_sr_reg        | CLK ^ -> Q v  | DFFSSRX1 | 0.157 |   0.157 |    9.302 | 
     | U112                                  | IN1 v -> Q v  | OR3X1    | 0.041 |   0.198 |    9.343 | 
     | U79                                   | IN v -> QN ^  | INVX0    | 0.154 |   0.352 |    9.497 | 
     | U42                                   | IN1 ^ -> QN v | NOR2X0   | 0.359 |   0.711 |    9.856 | 
     | U125                                  | IN4 v -> Q v  | AO222X1  | 0.106 |   0.817 |    9.962 | 
     | shift_register0/shift_register_reg[2] | D v           | DFFARX1  | 0.000 |   0.817 |    9.962 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |   -9.145 | 
     | shift_register0/shift_register_reg[2] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.145 | 
     +--------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin shift_register0/shift_register_reg[8]/CLK 
Endpoint:   shift_register0/shift_register_reg[8]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q        (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.963
- Arrival Time                  0.815
= Slack Time                    9.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |               |          |       |  Time   |   Time   | 
     |---------------------------------------+---------------+----------+-------+---------+----------| 
     |                                       | clk ^         |          |       |   0.000 |    9.148 | 
     | shift_register_sm0/load_sr_reg        | CLK ^ -> Q v  | DFFSSRX1 | 0.157 |   0.157 |    9.305 | 
     | U112                                  | IN1 v -> Q v  | OR3X1    | 0.041 |   0.198 |    9.346 | 
     | U79                                   | IN v -> QN ^  | INVX0    | 0.154 |   0.352 |    9.500 | 
     | U42                                   | IN1 ^ -> QN v | NOR2X0   | 0.359 |   0.711 |    9.859 | 
     | U135                                  | IN4 v -> Q v  | AO222X1  | 0.104 |   0.815 |    9.963 | 
     | shift_register0/shift_register_reg[8] | D v           | DFFARX1  | 0.000 |   0.815 |    9.963 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |   -9.148 | 
     | shift_register0/shift_register_reg[8] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.148 | 
     +--------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin shift_register0/shift_register_reg[23]/CLK 
Endpoint:   shift_register0/shift_register_reg[23]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q         (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.962
- Arrival Time                  0.813
= Slack Time                    9.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |               |          |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------+-------+---------+----------| 
     |                                        | clk ^         |          |       |   0.000 |    9.148 | 
     | shift_register_sm0/load_sr_reg         | CLK ^ -> Q v  | DFFSSRX1 | 0.157 |   0.157 |    9.305 | 
     | U112                                   | IN1 v -> Q v  | OR3X1    | 0.041 |   0.198 |    9.346 | 
     | U79                                    | IN v -> QN ^  | INVX0    | 0.154 |   0.352 |    9.500 | 
     | U42                                    | IN1 ^ -> QN v | NOR2X0   | 0.359 |   0.711 |    9.859 | 
     | U115                                   | IN4 v -> Q v  | AO222X1  | 0.102 |   0.813 |    9.962 | 
     | shift_register0/shift_register_reg[23] | D v           | DFFARX1  | 0.000 |   0.813 |    9.962 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |   -9.148 | 
     | shift_register0/shift_register_reg[23] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.148 | 
     +---------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin shift_register0/shift_register_reg[5]/CLK 
Endpoint:   shift_register0/shift_register_reg[5]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q        (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.963
- Arrival Time                  0.815
= Slack Time                    9.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |               |          |       |  Time   |   Time   | 
     |---------------------------------------+---------------+----------+-------+---------+----------| 
     |                                       | clk ^         |          |       |   0.000 |    9.148 | 
     | shift_register_sm0/load_sr_reg        | CLK ^ -> Q v  | DFFSSRX1 | 0.157 |   0.157 |    9.306 | 
     | U112                                  | IN1 v -> Q v  | OR3X1    | 0.041 |   0.198 |    9.346 | 
     | U79                                   | IN v -> QN ^  | INVX0    | 0.154 |   0.352 |    9.500 | 
     | U42                                   | IN1 ^ -> QN v | NOR2X0   | 0.359 |   0.711 |    9.860 | 
     | U138                                  | IN4 v -> Q v  | AO222X1  | 0.103 |   0.815 |    9.963 | 
     | shift_register0/shift_register_reg[5] | D v           | DFFARX1  | 0.000 |   0.815 |    9.963 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |   -9.148 | 
     | shift_register0/shift_register_reg[5] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.148 | 
     +--------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin shift_register0/shift_register_reg[29]/CLK 
Endpoint:   shift_register0/shift_register_reg[29]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q         (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.963
- Arrival Time                  0.814
= Slack Time                    9.149
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |               |          |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------+-------+---------+----------| 
     |                                        | clk ^         |          |       |   0.000 |    9.149 | 
     | shift_register_sm0/load_sr_reg         | CLK ^ -> Q v  | DFFSSRX1 | 0.157 |   0.157 |    9.306 | 
     | U112                                   | IN1 v -> Q v  | OR3X1    | 0.041 |   0.198 |    9.347 | 
     | U79                                    | IN v -> QN ^  | INVX0    | 0.154 |   0.352 |    9.501 | 
     | U42                                    | IN1 ^ -> QN v | NOR2X0   | 0.359 |   0.711 |    9.860 | 
     | U117                                   | IN4 v -> Q v  | AO222X1  | 0.103 |   0.814 |    9.963 | 
     | shift_register0/shift_register_reg[29] | D v           | DFFARX1  | 0.000 |   0.814 |    9.963 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |   -9.149 | 
     | shift_register0/shift_register_reg[29] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.149 | 
     +---------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin shift_register0/shift_register_reg[22]/CLK 
Endpoint:   shift_register0/shift_register_reg[22]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q         (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.962
- Arrival Time                  0.813
= Slack Time                    9.149
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |               |          |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------+-------+---------+----------| 
     |                                        | clk ^         |          |       |   0.000 |    9.149 | 
     | shift_register_sm0/load_sr_reg         | CLK ^ -> Q v  | DFFSSRX1 | 0.157 |   0.157 |    9.306 | 
     | U112                                   | IN1 v -> Q v  | OR3X1    | 0.041 |   0.198 |    9.347 | 
     | U79                                    | IN v -> QN ^  | INVX0    | 0.154 |   0.352 |    9.501 | 
     | U42                                    | IN1 ^ -> QN v | NOR2X0   | 0.359 |   0.711 |    9.860 | 
     | U140                                   | IN4 v -> Q v  | AO222X1  | 0.102 |   0.813 |    9.962 | 
     | shift_register0/shift_register_reg[22] | D v           | DFFARX1  | 0.000 |   0.813 |    9.962 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |   -9.149 | 
     | shift_register0/shift_register_reg[22] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.149 | 
     +---------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin shift_register0/shift_register_reg[12]/CLK 
Endpoint:   shift_register0/shift_register_reg[12]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q         (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.962
- Arrival Time                  0.813
= Slack Time                    9.149
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |               |          |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------+-------+---------+----------| 
     |                                        | clk ^         |          |       |   0.000 |    9.149 | 
     | shift_register_sm0/load_sr_reg         | CLK ^ -> Q v  | DFFSSRX1 | 0.157 |   0.157 |    9.306 | 
     | U112                                   | IN1 v -> Q v  | OR3X1    | 0.041 |   0.198 |    9.347 | 
     | U79                                    | IN v -> QN ^  | INVX0    | 0.154 |   0.352 |    9.501 | 
     | U42                                    | IN1 ^ -> QN v | NOR2X0   | 0.359 |   0.711 |    9.860 | 
     | U131                                   | IN4 v -> Q v  | AO222X1  | 0.102 |   0.813 |    9.962 | 
     | shift_register0/shift_register_reg[12] | D v           | DFFARX1  | 0.000 |   0.813 |    9.962 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |   -9.149 | 
     | shift_register0/shift_register_reg[12] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.149 | 
     +---------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin shift_register0/shift_register_reg[10]/CLK 
Endpoint:   shift_register0/shift_register_reg[10]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q         (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.963
- Arrival Time                  0.813
= Slack Time                    9.150
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |               |          |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------+-------+---------+----------| 
     |                                        | clk ^         |          |       |   0.000 |    9.150 | 
     | shift_register_sm0/load_sr_reg         | CLK ^ -> Q v  | DFFSSRX1 | 0.157 |   0.157 |    9.307 | 
     | U112                                   | IN1 v -> Q v  | OR3X1    | 0.041 |   0.198 |    9.348 | 
     | U79                                    | IN v -> QN ^  | INVX0    | 0.154 |   0.352 |    9.502 | 
     | U42                                    | IN1 ^ -> QN v | NOR2X0   | 0.359 |   0.711 |    9.861 | 
     | U133                                   | IN4 v -> Q v  | AO222X1  | 0.102 |   0.813 |    9.963 | 
     | shift_register0/shift_register_reg[10] | D v           | DFFARX1  | 0.000 |   0.813 |    9.963 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |   -9.150 | 
     | shift_register0/shift_register_reg[10] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.150 | 
     +---------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin shift_register0/shift_register_reg[7]/CLK 
Endpoint:   shift_register0/shift_register_reg[7]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q        (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.964
- Arrival Time                  0.814
= Slack Time                    9.150
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |               |          |       |  Time   |   Time   | 
     |---------------------------------------+---------------+----------+-------+---------+----------| 
     |                                       | clk ^         |          |       |   0.000 |    9.150 | 
     | shift_register_sm0/load_sr_reg        | CLK ^ -> Q v  | DFFSSRX1 | 0.157 |   0.157 |    9.307 | 
     | U112                                  | IN1 v -> Q v  | OR3X1    | 0.041 |   0.198 |    9.348 | 
     | U79                                   | IN v -> QN ^  | INVX0    | 0.154 |   0.352 |    9.502 | 
     | U42                                   | IN1 ^ -> QN v | NOR2X0   | 0.359 |   0.711 |    9.861 | 
     | U136                                  | IN4 v -> Q v  | AO222X1  | 0.102 |   0.814 |    9.964 | 
     | shift_register0/shift_register_reg[7] | D v           | DFFARX1  | 0.000 |   0.814 |    9.964 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |   -9.150 | 
     | shift_register0/shift_register_reg[7] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.150 | 
     +--------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin shift_register0/shift_register_reg[16]/CLK 
Endpoint:   shift_register0/shift_register_reg[16]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q         (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.962
- Arrival Time                  0.812
= Slack Time                    9.150
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |               |          |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------+-------+---------+----------| 
     |                                        | clk ^         |          |       |   0.000 |    9.150 | 
     | shift_register_sm0/load_sr_reg         | CLK ^ -> Q v  | DFFSSRX1 | 0.157 |   0.157 |    9.308 | 
     | U112                                   | IN1 v -> Q v  | OR3X1    | 0.041 |   0.198 |    9.348 | 
     | U79                                    | IN v -> QN ^  | INVX0    | 0.154 |   0.352 |    9.502 | 
     | U42                                    | IN1 ^ -> QN v | NOR2X0   | 0.359 |   0.711 |    9.862 | 
     | U127                                   | IN4 v -> Q v  | AO222X1  | 0.100 |   0.812 |    9.962 | 
     | shift_register0/shift_register_reg[16] | D v           | DFFARX1  | 0.000 |   0.812 |    9.962 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |   -9.150 | 
     | shift_register0/shift_register_reg[16] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.150 | 
     +---------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin shift_register0/shift_register_reg[4]/CLK 
Endpoint:   shift_register0/shift_register_reg[4]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q        (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.964
- Arrival Time                  0.813
= Slack Time                    9.151
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |               |          |       |  Time   |   Time   | 
     |---------------------------------------+---------------+----------+-------+---------+----------| 
     |                                       | clk ^         |          |       |   0.000 |    9.151 | 
     | shift_register_sm0/load_sr_reg        | CLK ^ -> Q v  | DFFSSRX1 | 0.157 |   0.157 |    9.308 | 
     | U112                                  | IN1 v -> Q v  | OR3X1    | 0.041 |   0.198 |    9.349 | 
     | U79                                   | IN v -> QN ^  | INVX0    | 0.154 |   0.352 |    9.503 | 
     | U42                                   | IN1 ^ -> QN v | NOR2X0   | 0.359 |   0.711 |    9.862 | 
     | U123                                  | IN4 v -> Q v  | AO222X1  | 0.102 |   0.813 |    9.964 | 
     | shift_register0/shift_register_reg[4] | D v           | DFFARX1  | 0.000 |   0.813 |    9.964 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |   -9.151 | 
     | shift_register0/shift_register_reg[4] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.151 | 
     +--------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin shift_register0/shift_register_reg[30]/CLK 
Endpoint:   shift_register0/shift_register_reg[30]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q         (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.964
- Arrival Time                  0.813
= Slack Time                    9.151
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |               |          |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------+-------+---------+----------| 
     |                                        | clk ^         |          |       |   0.000 |    9.151 | 
     | shift_register_sm0/load_sr_reg         | CLK ^ -> Q v  | DFFSSRX1 | 0.157 |   0.157 |    9.308 | 
     | U112                                   | IN1 v -> Q v  | OR3X1    | 0.041 |   0.198 |    9.349 | 
     | U79                                    | IN v -> QN ^  | INVX0    | 0.154 |   0.352 |    9.503 | 
     | U42                                    | IN1 ^ -> QN v | NOR2X0   | 0.359 |   0.711 |    9.862 | 
     | U116                                   | IN4 v -> Q v  | AO222X1  | 0.102 |   0.813 |    9.964 | 
     | shift_register0/shift_register_reg[30] | D v           | DFFARX1  | 0.000 |   0.813 |    9.964 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |   -9.151 | 
     | shift_register0/shift_register_reg[30] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.151 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin shift_register0/shift_register_reg[1]/CLK 
Endpoint:   shift_register0/shift_register_reg[1]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q        (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.964
- Arrival Time                  0.813
= Slack Time                    9.151
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |               |          |       |  Time   |   Time   | 
     |---------------------------------------+---------------+----------+-------+---------+----------| 
     |                                       | clk ^         |          |       |   0.000 |    9.151 | 
     | shift_register_sm0/load_sr_reg        | CLK ^ -> Q v  | DFFSSRX1 | 0.157 |   0.157 |    9.308 | 
     | U112                                  | IN1 v -> Q v  | OR3X1    | 0.041 |   0.198 |    9.349 | 
     | U79                                   | IN v -> QN ^  | INVX0    | 0.154 |   0.352 |    9.503 | 
     | U42                                   | IN1 ^ -> QN v | NOR2X0   | 0.359 |   0.711 |    9.862 | 
     | U139                                  | IN4 v -> Q v  | AO222X1  | 0.102 |   0.813 |    9.964 | 
     | shift_register0/shift_register_reg[1] | D v           | DFFARX1  | 0.000 |   0.813 |    9.964 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |   -9.151 | 
     | shift_register0/shift_register_reg[1] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.151 | 
     +--------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin shift_register0/shift_register_reg[20]/CLK 
Endpoint:   shift_register0/shift_register_reg[20]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q         (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.962
- Arrival Time                  0.811
= Slack Time                    9.151
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |               |          |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------+-------+---------+----------| 
     |                                        | clk ^         |          |       |   0.000 |    9.151 | 
     | shift_register_sm0/load_sr_reg         | CLK ^ -> Q v  | DFFSSRX1 | 0.157 |   0.157 |    9.309 | 
     | U112                                   | IN1 v -> Q v  | OR3X1    | 0.041 |   0.198 |    9.349 | 
     | U79                                    | IN v -> QN ^  | INVX0    | 0.154 |   0.352 |    9.503 | 
     | U42                                    | IN1 ^ -> QN v | NOR2X0   | 0.359 |   0.711 |    9.863 | 
     | U142                                   | IN4 v -> Q v  | AO222X1  | 0.100 |   0.811 |    9.962 | 
     | shift_register0/shift_register_reg[20] | D v           | DFFARX1  | 0.000 |   0.811 |    9.962 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |   -9.151 | 
     | shift_register0/shift_register_reg[20] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.151 | 
     +---------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin shift_register0/shift_register_reg[0]/CLK 
Endpoint:   shift_register0/shift_register_reg[0]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q        (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.964
- Arrival Time                  0.813
= Slack Time                    9.151
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |               |          |       |  Time   |   Time   | 
     |---------------------------------------+---------------+----------+-------+---------+----------| 
     |                                       | clk ^         |          |       |   0.000 |    9.152 | 
     | shift_register_sm0/load_sr_reg        | CLK ^ -> Q v  | DFFSSRX1 | 0.157 |   0.157 |    9.309 | 
     | U112                                  | IN1 v -> Q v  | OR3X1    | 0.041 |   0.198 |    9.350 | 
     | U79                                   | IN v -> QN ^  | INVX0    | 0.154 |   0.352 |    9.504 | 
     | U42                                   | IN1 ^ -> QN v | NOR2X0   | 0.359 |   0.711 |    9.863 | 
     | U126                                  | IN4 v -> Q v  | AO222X1  | 0.101 |   0.813 |    9.964 | 
     | shift_register0/shift_register_reg[0] | D v           | DFFARX1  | 0.000 |   0.813 |    9.964 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |   -9.151 | 
     | shift_register0/shift_register_reg[0] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.151 | 
     +--------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin shift_register0/shift_register_reg[11]/CLK 
Endpoint:   shift_register0/shift_register_reg[11]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q         (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.964
- Arrival Time                  0.812
= Slack Time                    9.152
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |               |          |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------+-------+---------+----------| 
     |                                        | clk ^         |          |       |   0.000 |    9.152 | 
     | shift_register_sm0/load_sr_reg         | CLK ^ -> Q v  | DFFSSRX1 | 0.157 |   0.157 |    9.309 | 
     | U112                                   | IN1 v -> Q v  | OR3X1    | 0.041 |   0.198 |    9.350 | 
     | U79                                    | IN v -> QN ^  | INVX0    | 0.154 |   0.352 |    9.504 | 
     | U42                                    | IN1 ^ -> QN v | NOR2X0   | 0.359 |   0.711 |    9.863 | 
     | U132                                   | IN4 v -> Q v  | AO222X1  | 0.101 |   0.812 |    9.964 | 
     | shift_register0/shift_register_reg[11] | D v           | DFFARX1  | 0.000 |   0.812 |    9.964 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |   -9.152 | 
     | shift_register0/shift_register_reg[11] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.152 | 
     +---------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin shift_register0/shift_register_reg[21]/CLK 
Endpoint:   shift_register0/shift_register_reg[21]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q         (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.962
- Arrival Time                  0.811
= Slack Time                    9.152
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |               |          |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------+-------+---------+----------| 
     |                                        | clk ^         |          |       |   0.000 |    9.152 | 
     | shift_register_sm0/load_sr_reg         | CLK ^ -> Q v  | DFFSSRX1 | 0.157 |   0.157 |    9.309 | 
     | U112                                   | IN1 v -> Q v  | OR3X1    | 0.041 |   0.198 |    9.350 | 
     | U79                                    | IN v -> QN ^  | INVX0    | 0.154 |   0.352 |    9.504 | 
     | U42                                    | IN1 ^ -> QN v | NOR2X0   | 0.359 |   0.711 |    9.863 | 
     | U141                                   | IN4 v -> Q v  | AO222X1  | 0.099 |   0.811 |    9.962 | 
     | shift_register0/shift_register_reg[21] | D v           | DFFARX1  | 0.000 |   0.811 |    9.962 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |   -9.152 | 
     | shift_register0/shift_register_reg[21] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.152 | 
     +---------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin shift_register0/shift_register_reg[13]/CLK 
Endpoint:   shift_register0/shift_register_reg[13]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q         (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.963
- Arrival Time                  0.811
= Slack Time                    9.152
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |               |          |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------+-------+---------+----------| 
     |                                        | clk ^         |          |       |   0.000 |    9.152 | 
     | shift_register_sm0/load_sr_reg         | CLK ^ -> Q v  | DFFSSRX1 | 0.157 |   0.157 |    9.309 | 
     | U112                                   | IN1 v -> Q v  | OR3X1    | 0.041 |   0.198 |    9.350 | 
     | U79                                    | IN v -> QN ^  | INVX0    | 0.154 |   0.352 |    9.504 | 
     | U42                                    | IN1 ^ -> QN v | NOR2X0   | 0.359 |   0.711 |    9.863 | 
     | U130                                   | IN4 v -> Q v  | AO222X1  | 0.100 |   0.811 |    9.963 | 
     | shift_register0/shift_register_reg[13] | D v           | DFFARX1  | 0.000 |   0.811 |    9.963 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |   -9.152 | 
     | shift_register0/shift_register_reg[13] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.152 | 
     +---------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin shift_register0/shift_register_reg[9]/CLK 
Endpoint:   shift_register0/shift_register_reg[9]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q        (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.026
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.964
- Arrival Time                  0.812
= Slack Time                    9.152
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |               |          |       |  Time   |   Time   | 
     |---------------------------------------+---------------+----------+-------+---------+----------| 
     |                                       | clk ^         |          |       |   0.000 |    9.152 | 
     | shift_register_sm0/load_sr_reg        | CLK ^ -> Q v  | DFFSSRX1 | 0.157 |   0.157 |    9.309 | 
     | U112                                  | IN1 v -> Q v  | OR3X1    | 0.041 |   0.198 |    9.350 | 
     | U79                                   | IN v -> QN ^  | INVX0    | 0.154 |   0.352 |    9.504 | 
     | U42                                   | IN1 ^ -> QN v | NOR2X0   | 0.359 |   0.711 |    9.863 | 
     | U134                                  | IN4 v -> Q v  | AO222X1  | 0.101 |   0.812 |    9.964 | 
     | shift_register0/shift_register_reg[9] | D v           | DFFARX1  | 0.000 |   0.812 |    9.964 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |   -9.152 | 
     | shift_register0/shift_register_reg[9] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.152 | 
     +--------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin shift_register0/shift_register_reg[25]/CLK 
Endpoint:   shift_register0/shift_register_reg[25]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/Q         (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_setup
Other End Arrival Time          0.000
- Setup                         0.027
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.963
- Arrival Time                  0.811
= Slack Time                    9.152
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                        |               |          |       |  Time   |   Time   | 
     |----------------------------------------+---------------+----------+-------+---------+----------| 
     |                                        | clk ^         |          |       |   0.000 |    9.152 | 
     | shift_register_sm0/load_sr_reg         | CLK ^ -> Q v  | DFFSSRX1 | 0.157 |   0.157 |    9.309 | 
     | U112                                   | IN1 v -> Q v  | OR3X1    | 0.041 |   0.198 |    9.350 | 
     | U79                                    | IN v -> QN ^  | INVX0    | 0.154 |   0.352 |    9.504 | 
     | U42                                    | IN1 ^ -> QN v | NOR2X0   | 0.359 |   0.711 |    9.863 | 
     | U121                                   | IN4 v -> Q v  | AO222X1  | 0.100 |   0.811 |    9.963 | 
     | shift_register0/shift_register_reg[25] | D v           | DFFARX1  | 0.000 |   0.811 |    9.963 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |   -9.152 | 
     | shift_register0/shift_register_reg[25] | CLK ^ | DFFARX1 | 0.000 |   0.000 |   -9.152 | 
     +---------------------------------------------------------------------------------------+ 

