Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bc881e70d8f44209af4ee0fd4492c866 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fnd_behav xil_defaultlib.tb_fnd xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.counter_4
Compiling module xil_defaultlib.decoder_2x4
Compiling module xil_defaultlib.digit_splitter
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.bcd
Compiling module xil_defaultlib.fnd_controller
Compiling module xil_defaultlib.tb_fnd
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fnd_behav
