INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 24 21:20:06 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : if_float2
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 addf0/ip/roundingAdder/X_1_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mulf1/ip/SignificandMultiplication/tile_0_mult/Mint/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.750ns  (logic 1.600ns (23.704%)  route 5.150ns (76.296%))
  Logic Levels:           18  (CARRY4=6 LUT3=1 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 11.546 - 10.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3173, unset)         1.627     1.627    addf0/ip/roundingAdder/clk
    SLICE_X14Y38         FDRE                                         r  addf0/ip/roundingAdder/X_1_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.236     1.863 r  addf0/ip/roundingAdder/X_1_d1_reg[5]/Q
                         net (fo=2, routed)           0.363     2.226    addf0/ip/roundingAdder/X_1_d1_reg_n_0_[5]
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.390     2.616 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     2.616    addf0/ip/roundingAdder/out0_valid_INST_0_i_55_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.669 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000     2.669    addf0/ip/roundingAdder/out0_valid_INST_0_i_54_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.722 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000     2.722    addf0/ip/roundingAdder/out0_valid_INST_0_i_52_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.775 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.775    addf0/ip/roundingAdder/out0_valid_INST_0_i_35_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.828 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.828    addf0/ip/roundingAdder/out0_valid_INST_0_i_22_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     2.994 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_29/O[1]
                         net (fo=4, routed)           0.385     3.379    addf0/ip/roundingAdder/ip_result__0[24]
    SLICE_X16Y42         LUT4 (Prop_lut4_I0_O)        0.123     3.502 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_53/O
                         net (fo=14, routed)          0.565     4.067    addf0/ip/roundingAdder/out0_valid_INST_0_i_53_n_0
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.043     4.110 f  addf0/ip/roundingAdder/out0_valid_INST_0_i_44/O
                         net (fo=1, routed)           0.372     4.482    addf0/ip/roundingAdder/out0_valid_INST_0_i_44_n_0
    SLICE_X16Y40         LUT4 (Prop_lut4_I1_O)        0.043     4.525 f  addf0/ip/roundingAdder/out0_valid_INST_0_i_26/O
                         net (fo=2, routed)           0.286     4.811    addf0/ip/roundingAdder/out0_valid_INST_0_i_26_n_0
    SLICE_X18Y42         LUT6 (Prop_lut6_I2_O)        0.043     4.854 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_9/O
                         net (fo=1, routed)           0.182     5.035    addf0/ip/roundingAdder/cmpf0/operator/ip_lhs[32]
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.043     5.078 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_2/O
                         net (fo=18, routed)          0.204     5.282    fork0/generateBlocks[2].regblock/buffer11_outs
    SLICE_X19Y43         LUT6 (Prop_lut6_I3_O)        0.043     5.325 r  fork0/generateBlocks[2].regblock/x0_ready_INST_0_i_2/O
                         net (fo=2, routed)           0.321     5.646    control_merge0/fork_valid/generateBlocks[1].regblock/buf_outs_valid
    SLICE_X19Y43         LUT5 (Prop_lut5_I1_O)        0.043     5.689 r  control_merge0/fork_valid/generateBlocks[1].regblock/x0_ready_INST_0_i_1/O
                         net (fo=70, routed)          0.483     6.172    control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_1
    SLICE_X20Y44         LUT6 (Prop_lut6_I0_O)        0.043     6.215 r  control_merge0/fork_valid/generateBlocks[1].regblock/outs[25]_i_1/O
                         net (fo=21, routed)          0.387     6.602    buffer4/fifo/control/buffer3_outs[25]
    SLICE_X23Y45         LUT3 (Prop_lut3_I1_O)        0.043     6.645 r  buffer4/fifo/control/exc_d3_reg[1]_srl3_i_5__0/O
                         net (fo=2, routed)           0.439     7.084    buffer4/fifo/control/buffer4_outs[25]
    SLICE_X23Y44         LUT6 (Prop_lut6_I2_O)        0.043     7.127 r  buffer4/fifo/control/Mint_i_19__0/O
                         net (fo=3, routed)           0.335     7.463    buffer4/fifo/control/Mint_i_19__0_n_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.043     7.506 r  buffer4/fifo/control/Mint_i_18__0/O
                         net (fo=22, routed)          0.391     7.896    buffer4/fifo/control/Mint_i_18__0_n_0
    SLICE_X20Y39         LUT6 (Prop_lut6_I2_O)        0.043     7.939 r  buffer4/fifo/control/Mint_i_10__0/O
                         net (fo=1, routed)           0.438     8.377    mulf1/ip/SignificandMultiplication/tile_0_mult/fracR[7]
    DSP48_X1Y14          DSP48E1                                      r  mulf1/ip/SignificandMultiplication/tile_0_mult/Mint/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=3173, unset)         1.546    11.546    mulf1/ip/SignificandMultiplication/tile_0_mult/clk
    DSP48_X1Y14          DSP48E1                                      r  mulf1/ip/SignificandMultiplication/tile_0_mult/Mint/CLK
                         clock pessimism              0.090    11.636    
                         clock uncertainty           -0.035    11.600    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -2.525     9.075    mulf1/ip/SignificandMultiplication/tile_0_mult/Mint
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -8.377    
  -------------------------------------------------------------------
                         slack                                  0.698    




