Analysis & Synthesis report for top
Mon Feb 25 18:25:14 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Mod10
 14. Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Mod11
 15. Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Mod12
 16. Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Mod13
 17. Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Mod14
 18. Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Mod6
 19. Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Mod7
 20. Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Mod8
 21. Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Mod9
 22. Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Mod1
 23. Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Mod2
 24. Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Mod3
 25. Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Mod4
 26. Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Mod5
 27. Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Mod0
 28. Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Div9
 29. Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Div2
 30. Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Div5
 31. Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Div14
 32. Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Div0
 33. Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Div8
 34. Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Div1
 35. Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Div4
 36. Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Div13
 37. Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Div3
 38. Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Div12
 39. Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Div7
 40. Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Div11
 41. Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Div6
 42. Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Div10
 43. Post-Synthesis Netlist Statistics for Top Partition
 44. Elapsed Time Per Partition
 45. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Feb 25 18:25:13 2019       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; top                                         ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 58                                          ;
; Total pins                      ; 64                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; top                ; top                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.5%      ;
;     Processor 3            ;   0.5%      ;
;     Processor 4            ;   0.4%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; top.vhd                          ; yes             ; User VHDL File               ; C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd                            ;         ;
; char_decoder.vhd                 ; yes             ; User VHDL File               ; C:/Users/Louis/Desktop/EELE 367/Lab 9-4/char_decoder.vhd                   ;         ;
; clock_div_prec.vhd               ; yes             ; User VHDL File               ; C:/Users/Louis/Desktop/EELE 367/Lab 9-4/clock_div_prec.vhd                 ;         ;
; BCD.vhd                          ; yes             ; User VHDL File               ; C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd                            ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal180.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc      ;         ;
; db/lpm_divide_85m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/lpm_divide_85m.tdf              ;         ;
; db/sign_div_unsign_bnh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/sign_div_unsign_bnh.tdf         ;         ;
; db/alt_u_div_s2f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/alt_u_div_s2f.tdf               ;         ;
; db/lpm_divide_jbm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/lpm_divide_jbm.tdf              ;         ;
; db/sign_div_unsign_plh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/sign_div_unsign_plh.tdf         ;         ;
; db/alt_u_div_ove.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/alt_u_div_ove.tdf               ;         ;
; db/lpm_divide_mbm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/lpm_divide_mbm.tdf              ;         ;
; db/sign_div_unsign_slh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/sign_div_unsign_slh.tdf         ;         ;
; db/alt_u_div_uve.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/alt_u_div_uve.tdf               ;         ;
; db/lpm_divide_0dm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/lpm_divide_0dm.tdf              ;         ;
; db/sign_div_unsign_6nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/sign_div_unsign_6nh.tdf         ;         ;
; db/alt_u_div_i2f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/alt_u_div_i2f.tdf               ;         ;
; db/lpm_divide_4dm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/lpm_divide_4dm.tdf              ;         ;
; db/sign_div_unsign_anh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/sign_div_unsign_anh.tdf         ;         ;
; db/alt_u_div_q2f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/alt_u_div_q2f.tdf               ;         ;
; db/lpm_divide_7dm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/lpm_divide_7dm.tdf              ;         ;
; db/sign_div_unsign_dnh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/sign_div_unsign_dnh.tdf         ;         ;
; db/alt_u_div_03f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/alt_u_div_03f.tdf               ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                      ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                              ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 7503                                                                                                               ;
;                                             ;                                                                                                                    ;
; Combinational ALUT usage for logic          ; 14974                                                                                                              ;
;     -- 7 input functions                    ; 4                                                                                                                  ;
;     -- 6 input functions                    ; 28                                                                                                                 ;
;     -- 5 input functions                    ; 49                                                                                                                 ;
;     -- 4 input functions                    ; 4867                                                                                                               ;
;     -- <=3 input functions                  ; 10026                                                                                                              ;
;                                             ;                                                                                                                    ;
; Dedicated logic registers                   ; 58                                                                                                                 ;
;                                             ;                                                                                                                    ;
; I/O pins                                    ; 64                                                                                                                 ;
;                                             ;                                                                                                                    ;
; Total DSP Blocks                            ; 0                                                                                                                  ;
;                                             ;                                                                                                                    ;
; Maximum fan-out node                        ; BCD:BDC_er|lpm_divide:Mod3|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider|op_17~1 ;
; Maximum fan-out                             ; 95                                                                                                                 ;
; Total fan-out                               ; 48360                                                                                                              ;
; Average fan-out                             ; 3.19                                                                                                               ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                        ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                              ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |top                                      ; 14974 (30)          ; 58 (24)                   ; 0                 ; 0          ; 64   ; 0            ; |top                                                                                                             ; top                 ; work         ;
;    |BCD:BDC_er|                           ; 14844 (99)          ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er                                                                                                  ; BCD                 ; work         ;
;       |lpm_divide:Div0|                   ; 225 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div0                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_jbm:auto_generated|  ; 225 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div0|lpm_divide_jbm:auto_generated                                                    ; lpm_divide_jbm      ; work         ;
;             |sign_div_unsign_plh:divider| ; 225 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div0|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider                        ; sign_div_unsign_plh ; work         ;
;                |alt_u_div_ove:divider|    ; 225 (225)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div0|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider  ; alt_u_div_ove       ; work         ;
;       |lpm_divide:Div10|                  ; 316 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div10                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_7dm:auto_generated|  ; 316 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div10|lpm_divide_7dm:auto_generated                                                   ; lpm_divide_7dm      ; work         ;
;             |sign_div_unsign_dnh:divider| ; 316 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div10|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider                       ; sign_div_unsign_dnh ; work         ;
;                |alt_u_div_03f:divider|    ; 316 (316)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div10|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider ; alt_u_div_03f       ; work         ;
;       |lpm_divide:Div11|                  ; 363 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div11                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_4dm:auto_generated|  ; 363 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div11|lpm_divide_4dm:auto_generated                                                   ; lpm_divide_4dm      ; work         ;
;             |sign_div_unsign_anh:divider| ; 363 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div11|lpm_divide_4dm:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh ; work         ;
;                |alt_u_div_q2f:divider|    ; 363 (363)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div11|lpm_divide_4dm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider ; alt_u_div_q2f       ; work         ;
;       |lpm_divide:Div12|                  ; 367 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div12                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_0dm:auto_generated|  ; 367 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div12|lpm_divide_0dm:auto_generated                                                   ; lpm_divide_0dm      ; work         ;
;             |sign_div_unsign_6nh:divider| ; 367 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div12|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider                       ; sign_div_unsign_6nh ; work         ;
;                |alt_u_div_i2f:divider|    ; 367 (367)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div12|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_i2f:divider ; alt_u_div_i2f       ; work         ;
;       |lpm_divide:Div13|                  ; 325 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div13                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_mbm:auto_generated|  ; 325 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div13|lpm_divide_mbm:auto_generated                                                   ; lpm_divide_mbm      ; work         ;
;             |sign_div_unsign_slh:divider| ; 325 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div13|lpm_divide_mbm:auto_generated|sign_div_unsign_slh:divider                       ; sign_div_unsign_slh ; work         ;
;                |alt_u_div_uve:divider|    ; 325 (325)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div13|lpm_divide_mbm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_uve:divider ; alt_u_div_uve       ; work         ;
;       |lpm_divide:Div14|                  ; 223 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div14                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_jbm:auto_generated|  ; 223 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div14|lpm_divide_jbm:auto_generated                                                   ; lpm_divide_jbm      ; work         ;
;             |sign_div_unsign_plh:divider| ; 223 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div14|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider                       ; sign_div_unsign_plh ; work         ;
;                |alt_u_div_ove:divider|    ; 223 (223)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div14|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider ; alt_u_div_ove       ; work         ;
;       |lpm_divide:Div1|                   ; 326 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div1                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_mbm:auto_generated|  ; 326 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div1|lpm_divide_mbm:auto_generated                                                    ; lpm_divide_mbm      ; work         ;
;             |sign_div_unsign_slh:divider| ; 326 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div1|lpm_divide_mbm:auto_generated|sign_div_unsign_slh:divider                        ; sign_div_unsign_slh ; work         ;
;                |alt_u_div_uve:divider|    ; 326 (326)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div1|lpm_divide_mbm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_uve:divider  ; alt_u_div_uve       ; work         ;
;       |lpm_divide:Div2|                   ; 223 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div2                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_jbm:auto_generated|  ; 223 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div2|lpm_divide_jbm:auto_generated                                                    ; lpm_divide_jbm      ; work         ;
;             |sign_div_unsign_plh:divider| ; 223 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div2|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider                        ; sign_div_unsign_plh ; work         ;
;                |alt_u_div_ove:divider|    ; 223 (223)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div2|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider  ; alt_u_div_ove       ; work         ;
;       |lpm_divide:Div3|                   ; 372 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div3                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_0dm:auto_generated|  ; 372 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div3|lpm_divide_0dm:auto_generated                                                    ; lpm_divide_0dm      ; work         ;
;             |sign_div_unsign_6nh:divider| ; 372 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div3|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider                        ; sign_div_unsign_6nh ; work         ;
;                |alt_u_div_i2f:divider|    ; 372 (372)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div3|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_i2f:divider  ; alt_u_div_i2f       ; work         ;
;       |lpm_divide:Div4|                   ; 325 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div4                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_mbm:auto_generated|  ; 325 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div4|lpm_divide_mbm:auto_generated                                                    ; lpm_divide_mbm      ; work         ;
;             |sign_div_unsign_slh:divider| ; 325 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div4|lpm_divide_mbm:auto_generated|sign_div_unsign_slh:divider                        ; sign_div_unsign_slh ; work         ;
;                |alt_u_div_uve:divider|    ; 325 (325)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div4|lpm_divide_mbm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_uve:divider  ; alt_u_div_uve       ; work         ;
;       |lpm_divide:Div5|                   ; 223 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div5                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_jbm:auto_generated|  ; 223 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div5|lpm_divide_jbm:auto_generated                                                    ; lpm_divide_jbm      ; work         ;
;             |sign_div_unsign_plh:divider| ; 223 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div5|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider                        ; sign_div_unsign_plh ; work         ;
;                |alt_u_div_ove:divider|    ; 223 (223)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div5|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider  ; alt_u_div_ove       ; work         ;
;       |lpm_divide:Div6|                   ; 370 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div6                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_4dm:auto_generated|  ; 370 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div6|lpm_divide_4dm:auto_generated                                                    ; lpm_divide_4dm      ; work         ;
;             |sign_div_unsign_anh:divider| ; 370 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div6|lpm_divide_4dm:auto_generated|sign_div_unsign_anh:divider                        ; sign_div_unsign_anh ; work         ;
;                |alt_u_div_q2f:divider|    ; 370 (370)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div6|lpm_divide_4dm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider  ; alt_u_div_q2f       ; work         ;
;       |lpm_divide:Div7|                   ; 367 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div7                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_0dm:auto_generated|  ; 367 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div7|lpm_divide_0dm:auto_generated                                                    ; lpm_divide_0dm      ; work         ;
;             |sign_div_unsign_6nh:divider| ; 367 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div7|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider                        ; sign_div_unsign_6nh ; work         ;
;                |alt_u_div_i2f:divider|    ; 367 (367)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div7|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_i2f:divider  ; alt_u_div_i2f       ; work         ;
;       |lpm_divide:Div8|                   ; 325 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div8                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_mbm:auto_generated|  ; 325 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div8|lpm_divide_mbm:auto_generated                                                    ; lpm_divide_mbm      ; work         ;
;             |sign_div_unsign_slh:divider| ; 325 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div8|lpm_divide_mbm:auto_generated|sign_div_unsign_slh:divider                        ; sign_div_unsign_slh ; work         ;
;                |alt_u_div_uve:divider|    ; 325 (325)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div8|lpm_divide_mbm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_uve:divider  ; alt_u_div_uve       ; work         ;
;       |lpm_divide:Div9|                   ; 223 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div9                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_jbm:auto_generated|  ; 223 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div9|lpm_divide_jbm:auto_generated                                                    ; lpm_divide_jbm      ; work         ;
;             |sign_div_unsign_plh:divider| ; 223 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div9|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider                        ; sign_div_unsign_plh ; work         ;
;                |alt_u_div_ove:divider|    ; 223 (223)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Div9|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider  ; alt_u_div_ove       ; work         ;
;       |lpm_divide:Mod0|                   ; 703 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod0                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_85m:auto_generated|  ; 703 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod0|lpm_divide_85m:auto_generated                                                    ; lpm_divide_85m      ; work         ;
;             |sign_div_unsign_bnh:divider| ; 703 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod0|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider                        ; sign_div_unsign_bnh ; work         ;
;                |alt_u_div_s2f:divider|    ; 703 (703)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod0|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider  ; alt_u_div_s2f       ; work         ;
;       |lpm_divide:Mod10|                  ; 450 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod10                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_85m:auto_generated|  ; 450 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod10|lpm_divide_85m:auto_generated                                                   ; lpm_divide_85m      ; work         ;
;             |sign_div_unsign_bnh:divider| ; 450 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod10|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider                       ; sign_div_unsign_bnh ; work         ;
;                |alt_u_div_s2f:divider|    ; 450 (450)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod10|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider ; alt_u_div_s2f       ; work         ;
;       |lpm_divide:Mod11|                  ; 563 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod11                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_85m:auto_generated|  ; 563 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod11|lpm_divide_85m:auto_generated                                                   ; lpm_divide_85m      ; work         ;
;             |sign_div_unsign_bnh:divider| ; 563 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod11|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider                       ; sign_div_unsign_bnh ; work         ;
;                |alt_u_div_s2f:divider|    ; 563 (563)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod11|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider ; alt_u_div_s2f       ; work         ;
;       |lpm_divide:Mod12|                  ; 686 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod12                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_85m:auto_generated|  ; 686 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod12|lpm_divide_85m:auto_generated                                                   ; lpm_divide_85m      ; work         ;
;             |sign_div_unsign_bnh:divider| ; 686 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod12|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider                       ; sign_div_unsign_bnh ; work         ;
;                |alt_u_div_s2f:divider|    ; 686 (686)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod12|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider ; alt_u_div_s2f       ; work         ;
;       |lpm_divide:Mod13|                  ; 750 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod13                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_85m:auto_generated|  ; 750 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod13|lpm_divide_85m:auto_generated                                                   ; lpm_divide_85m      ; work         ;
;             |sign_div_unsign_bnh:divider| ; 750 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod13|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider                       ; sign_div_unsign_bnh ; work         ;
;                |alt_u_div_s2f:divider|    ; 750 (750)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod13|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider ; alt_u_div_s2f       ; work         ;
;       |lpm_divide:Mod14|                  ; 707 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod14                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_85m:auto_generated|  ; 707 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod14|lpm_divide_85m:auto_generated                                                   ; lpm_divide_85m      ; work         ;
;             |sign_div_unsign_bnh:divider| ; 707 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod14|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider                       ; sign_div_unsign_bnh ; work         ;
;                |alt_u_div_s2f:divider|    ; 707 (707)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod14|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider ; alt_u_div_s2f       ; work         ;
;       |lpm_divide:Mod1|                   ; 752 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod1                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_85m:auto_generated|  ; 752 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod1|lpm_divide_85m:auto_generated                                                    ; lpm_divide_85m      ; work         ;
;             |sign_div_unsign_bnh:divider| ; 752 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider                        ; sign_div_unsign_bnh ; work         ;
;                |alt_u_div_s2f:divider|    ; 752 (752)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider  ; alt_u_div_s2f       ; work         ;
;       |lpm_divide:Mod2|                   ; 707 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod2                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_85m:auto_generated|  ; 707 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod2|lpm_divide_85m:auto_generated                                                    ; lpm_divide_85m      ; work         ;
;             |sign_div_unsign_bnh:divider| ; 707 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod2|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider                        ; sign_div_unsign_bnh ; work         ;
;                |alt_u_div_s2f:divider|    ; 707 (707)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod2|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider  ; alt_u_div_s2f       ; work         ;
;       |lpm_divide:Mod3|                   ; 687 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod3                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_85m:auto_generated|  ; 687 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod3|lpm_divide_85m:auto_generated                                                    ; lpm_divide_85m      ; work         ;
;             |sign_div_unsign_bnh:divider| ; 687 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod3|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider                        ; sign_div_unsign_bnh ; work         ;
;                |alt_u_div_s2f:divider|    ; 687 (687)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod3|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider  ; alt_u_div_s2f       ; work         ;
;       |lpm_divide:Mod4|                   ; 749 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod4                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_85m:auto_generated|  ; 749 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod4|lpm_divide_85m:auto_generated                                                    ; lpm_divide_85m      ; work         ;
;             |sign_div_unsign_bnh:divider| ; 749 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod4|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider                        ; sign_div_unsign_bnh ; work         ;
;                |alt_u_div_s2f:divider|    ; 749 (749)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod4|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider  ; alt_u_div_s2f       ; work         ;
;       |lpm_divide:Mod5|                   ; 707 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod5                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_85m:auto_generated|  ; 707 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod5|lpm_divide_85m:auto_generated                                                    ; lpm_divide_85m      ; work         ;
;             |sign_div_unsign_bnh:divider| ; 707 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod5|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider                        ; sign_div_unsign_bnh ; work         ;
;                |alt_u_div_s2f:divider|    ; 707 (707)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod5|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider  ; alt_u_div_s2f       ; work         ;
;       |lpm_divide:Mod6|                   ; 568 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod6                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_85m:auto_generated|  ; 568 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod6|lpm_divide_85m:auto_generated                                                    ; lpm_divide_85m      ; work         ;
;             |sign_div_unsign_bnh:divider| ; 568 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod6|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider                        ; sign_div_unsign_bnh ; work         ;
;                |alt_u_div_s2f:divider|    ; 568 (568)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod6|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider  ; alt_u_div_s2f       ; work         ;
;       |lpm_divide:Mod7|                   ; 686 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod7                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_85m:auto_generated|  ; 686 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod7|lpm_divide_85m:auto_generated                                                    ; lpm_divide_85m      ; work         ;
;             |sign_div_unsign_bnh:divider| ; 686 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod7|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider                        ; sign_div_unsign_bnh ; work         ;
;                |alt_u_div_s2f:divider|    ; 686 (686)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod7|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider  ; alt_u_div_s2f       ; work         ;
;       |lpm_divide:Mod8|                   ; 750 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod8                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_85m:auto_generated|  ; 750 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod8|lpm_divide_85m:auto_generated                                                    ; lpm_divide_85m      ; work         ;
;             |sign_div_unsign_bnh:divider| ; 750 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod8|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider                        ; sign_div_unsign_bnh ; work         ;
;                |alt_u_div_s2f:divider|    ; 750 (750)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod8|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider  ; alt_u_div_s2f       ; work         ;
;       |lpm_divide:Mod9|                   ; 707 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod9                                                                                  ; lpm_divide          ; work         ;
;          |lpm_divide_85m:auto_generated|  ; 707 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod9|lpm_divide_85m:auto_generated                                                    ; lpm_divide_85m      ; work         ;
;             |sign_div_unsign_bnh:divider| ; 707 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod9|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider                        ; sign_div_unsign_bnh ; work         ;
;                |alt_u_div_s2f:divider|    ; 707 (707)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|BCD:BDC_er|lpm_divide:Mod9|lpm_divide_85m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider  ; alt_u_div_s2f       ; work         ;
;    |char_decoder:C0|                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|char_decoder:C0                                                                                             ; char_decoder        ; work         ;
;    |char_decoder:C1|                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|char_decoder:C1                                                                                             ; char_decoder        ; work         ;
;    |char_decoder:C2|                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|char_decoder:C2                                                                                             ; char_decoder        ; work         ;
;    |char_decoder:C3|                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|char_decoder:C3                                                                                             ; char_decoder        ; work         ;
;    |char_decoder:C4|                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|char_decoder:C4                                                                                             ; char_decoder        ; work         ;
;    |char_decoder:C5|                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|char_decoder:C5                                                                                             ; char_decoder        ; work         ;
;    |clock_div_prec:Tick0|                 ; 58 (58)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |top|clock_div_prec:Tick0                                                                                        ; clock_div_prec      ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; BCD:BDC_er|sig5[3]                                  ; BCD:BDC_er|sig5[3]  ; yes                    ;
; BCD:BDC_er|sig5[1]                                  ; BCD:BDC_er|sig5[3]  ; yes                    ;
; BCD:BDC_er|sig5[0]                                  ; BCD:BDC_er|sig5[3]  ; yes                    ;
; BCD:BDC_er|sig5[2]                                  ; BCD:BDC_er|sig5[3]  ; yes                    ;
; BCD:BDC_er|sig4[3]                                  ; BCD:BDC_er|sig0[3]  ; yes                    ;
; BCD:BDC_er|sig4[1]                                  ; BCD:BDC_er|sig0[3]  ; yes                    ;
; BCD:BDC_er|sig4[0]                                  ; BCD:BDC_er|sig0[3]  ; yes                    ;
; BCD:BDC_er|sig4[2]                                  ; BCD:BDC_er|sig0[3]  ; yes                    ;
; BCD:BDC_er|sig3[3]                                  ; BCD:BDC_er|sig0[3]  ; yes                    ;
; BCD:BDC_er|sig3[1]                                  ; BCD:BDC_er|sig0[3]  ; yes                    ;
; BCD:BDC_er|sig3[0]                                  ; BCD:BDC_er|sig0[3]  ; yes                    ;
; BCD:BDC_er|sig3[2]                                  ; BCD:BDC_er|sig0[3]  ; yes                    ;
; BCD:BDC_er|sig2[3]                                  ; BCD:BDC_er|sig0[3]  ; yes                    ;
; BCD:BDC_er|sig2[1]                                  ; BCD:BDC_er|sig0[3]  ; yes                    ;
; BCD:BDC_er|sig2[0]                                  ; BCD:BDC_er|sig0[3]  ; yes                    ;
; BCD:BDC_er|sig2[2]                                  ; BCD:BDC_er|sig0[3]  ; yes                    ;
; BCD:BDC_er|sig1[3]                                  ; BCD:BDC_er|sig0[3]  ; yes                    ;
; BCD:BDC_er|sig1[1]                                  ; BCD:BDC_er|sig0[3]  ; yes                    ;
; BCD:BDC_er|sig1[0]                                  ; BCD:BDC_er|sig0[3]  ; yes                    ;
; BCD:BDC_er|sig1[2]                                  ; BCD:BDC_er|sig0[3]  ; yes                    ;
; BCD:BDC_er|sig0[0]                                  ; BCD:BDC_er|sig0[3]  ; yes                    ;
; BCD:BDC_er|sig0[1]                                  ; BCD:BDC_er|sig0[3]  ; yes                    ;
; BCD:BDC_er|sig0[2]                                  ; BCD:BDC_er|sig0[3]  ; yes                    ;
; BCD:BDC_er|sig0[3]                                  ; BCD:BDC_er|sig0[3]  ; yes                    ;
; Number of user-specified and inferred latches = 24  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------+
; Registers Removed During Synthesis                           ;
+----------------------------------------+---------------------+
; Register name                          ; Reason for Removal  ;
+----------------------------------------+---------------------+
; cnt_int[23]                            ; Merged with cnt[23] ;
; cnt_int[22]                            ; Merged with cnt[22] ;
; cnt_int[21]                            ; Merged with cnt[21] ;
; cnt_int[20]                            ; Merged with cnt[20] ;
; cnt_int[19]                            ; Merged with cnt[19] ;
; cnt_int[18]                            ; Merged with cnt[18] ;
; cnt_int[17]                            ; Merged with cnt[17] ;
; cnt_int[16]                            ; Merged with cnt[16] ;
; cnt_int[15]                            ; Merged with cnt[15] ;
; cnt_int[14]                            ; Merged with cnt[14] ;
; cnt_int[13]                            ; Merged with cnt[13] ;
; cnt_int[12]                            ; Merged with cnt[12] ;
; cnt_int[11]                            ; Merged with cnt[11] ;
; cnt_int[10]                            ; Merged with cnt[10] ;
; cnt_int[9]                             ; Merged with cnt[9]  ;
; cnt_int[8]                             ; Merged with cnt[8]  ;
; cnt_int[7]                             ; Merged with cnt[7]  ;
; cnt_int[6]                             ; Merged with cnt[6]  ;
; cnt_int[5]                             ; Merged with cnt[5]  ;
; cnt_int[4]                             ; Merged with cnt[4]  ;
; cnt_int[3]                             ; Merged with cnt[3]  ;
; cnt_int[2]                             ; Merged with cnt[2]  ;
; cnt_int[1]                             ; Merged with cnt[1]  ;
; cnt_int[0]                             ; Merged with cnt[0]  ;
; cnt_int[24..31]                        ; Lost fanout         ;
; Total Number of Removed Registers = 32 ;                     ;
+----------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                    ;
+---------------+--------------------+-------------------------------------------------------------------------------------------+
; Register name ; Reason for Removal ; Registers Removed due to This Register                                                    ;
+---------------+--------------------+-------------------------------------------------------------------------------------------+
; cnt_int[31]   ; Lost Fanouts       ; cnt_int[30], cnt_int[29], cnt_int[28], cnt_int[27], cnt_int[26], cnt_int[25], cnt_int[24] ;
+---------------+--------------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 58    ;
; Number of registers using Synchronous Clear  ; 53    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 58    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; 9:1                ; 30 bits   ; 180 LEs       ; 0 LEs                ; 180 LEs                ; Yes        ; |top|clock_div_prec:Tick0|count[3]  ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |top|clock_div_prec:Tick0|count[31] ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |top|char_decoder:C5|HEX_OUT[4]     ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |top|char_decoder:C4|HEX_OUT[4]     ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |top|char_decoder:C3|HEX_OUT[3]     ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |top|char_decoder:C2|HEX_OUT[4]     ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |top|char_decoder:C1|HEX_OUT[4]     ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |top|char_decoder:C0|HEX_OUT[4]     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|BCD:BDC_er|sig0[1]             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|BCD:BDC_er|sig1[0]             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|BCD:BDC_er|sig2[2]             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|BCD:BDC_er|sig3[3]             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|BCD:BDC_er|sig4[0]             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|BCD:BDC_er|sig5[0]             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Mod10 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                            ;
; LPM_WIDTHD             ; 24             ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_85m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Mod11 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                            ;
; LPM_WIDTHD             ; 24             ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_85m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Mod12 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                            ;
; LPM_WIDTHD             ; 24             ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_85m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Mod13 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                            ;
; LPM_WIDTHD             ; 24             ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_85m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Mod14 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                            ;
; LPM_WIDTHD             ; 24             ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_85m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Mod6 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                           ;
; LPM_WIDTHD             ; 24             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_85m ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Mod7 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                           ;
; LPM_WIDTHD             ; 24             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_85m ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Mod8 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                           ;
; LPM_WIDTHD             ; 24             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_85m ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Mod9 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                           ;
; LPM_WIDTHD             ; 24             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_85m ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                           ;
; LPM_WIDTHD             ; 24             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_85m ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Mod2 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                           ;
; LPM_WIDTHD             ; 24             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_85m ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Mod3 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                           ;
; LPM_WIDTHD             ; 24             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_85m ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Mod4 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                           ;
; LPM_WIDTHD             ; 24             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_85m ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Mod5 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                           ;
; LPM_WIDTHD             ; 24             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_85m ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                           ;
; LPM_WIDTHD             ; 24             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_85m ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Div9 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_jbm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_jbm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Div5 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_jbm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Div14 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_jbm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_jbm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Div8 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                           ;
; LPM_WIDTHD             ; 7              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_mbm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                           ;
; LPM_WIDTHD             ; 7              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_mbm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Div4 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                           ;
; LPM_WIDTHD             ; 7              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_mbm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Div13 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                            ;
; LPM_WIDTHD             ; 7              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_mbm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Div3 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_0dm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Div12 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                            ;
; LPM_WIDTHD             ; 10             ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_0dm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Div7 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_0dm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Div11 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                            ;
; LPM_WIDTHD             ; 14             ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_4dm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Div6 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                           ;
; LPM_WIDTHD             ; 14             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_4dm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD:BDC_er|lpm_divide:Div10 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                            ;
; LPM_WIDTHD             ; 17             ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_7dm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 58                          ;
;     CLR               ; 3                           ;
;     CLR SCLR          ; 53                          ;
;     ENA CLR           ; 2                           ;
; arriav_lcell_comb     ; 14975                       ;
;     arith             ; 6928                        ;
;         0 data inputs ; 988                         ;
;         1 data inputs ; 260                         ;
;         2 data inputs ; 50                          ;
;         3 data inputs ; 2660                        ;
;         4 data inputs ; 2970                        ;
;     extend            ; 4                           ;
;         7 data inputs ; 4                           ;
;     normal            ; 7929                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 4724                        ;
;         3 data inputs ; 1228                        ;
;         4 data inputs ; 1897                        ;
;         5 data inputs ; 49                          ;
;         6 data inputs ; 28                          ;
;     shared            ; 114                         ;
;         0 data inputs ; 10                          ;
;         1 data inputs ; 104                         ;
; boundary_port         ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 195.20                      ;
; Average LUT depth     ; 122.69                      ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:27     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Mon Feb 25 18:24:37 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab_9-4 -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file top.vhd
    Info (12022): Found design unit 1: top-top_arch File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 19
    Info (12023): Found entity 1: top File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file char_decoder.vhd
    Info (12022): Found design unit 1: char_decoder-char_decoder_arch File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/char_decoder.vhd Line: 9
    Info (12023): Found entity 1: char_decoder File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/char_decoder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file clock_div_prec.vhd
    Info (12022): Found design unit 1: clock_div_prec-clock_div_prec_arch File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/clock_div_prec.vhd Line: 12
    Info (12023): Found entity 1: clock_div_prec File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/clock_div_prec.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bcd.vhd
    Info (12022): Found design unit 1: BCD-BCD_arch File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 17
    Info (12023): Found entity 1: BCD File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 7
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "LEDR[9..1]" at top.vhd(15) File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 15
Warning (10873): Using initial value X (don't care) for net "GPIO_1[7..1]" at top.vhd(16) File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 16
Info (12128): Elaborating entity "clock_div_prec" for hierarchy "clock_div_prec:Tick0" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 57
Info (12128): Elaborating entity "BCD" for hierarchy "BCD:BDC_er" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 80
Warning (10631): VHDL Process Statement warning at BCD.vhd(23): inferring latch(es) for signal or variable "sig0", which holds its previous value in one or more paths through the process File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
Warning (10631): VHDL Process Statement warning at BCD.vhd(23): inferring latch(es) for signal or variable "sig1", which holds its previous value in one or more paths through the process File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
Warning (10631): VHDL Process Statement warning at BCD.vhd(23): inferring latch(es) for signal or variable "sig2", which holds its previous value in one or more paths through the process File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
Warning (10631): VHDL Process Statement warning at BCD.vhd(23): inferring latch(es) for signal or variable "sig3", which holds its previous value in one or more paths through the process File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
Warning (10631): VHDL Process Statement warning at BCD.vhd(23): inferring latch(es) for signal or variable "sig4", which holds its previous value in one or more paths through the process File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
Warning (10631): VHDL Process Statement warning at BCD.vhd(23): inferring latch(es) for signal or variable "sig5", which holds its previous value in one or more paths through the process File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
Info (10041): Inferred latch for "sig5[0]" at BCD.vhd(23) File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
Info (10041): Inferred latch for "sig5[1]" at BCD.vhd(23) File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
Info (10041): Inferred latch for "sig5[2]" at BCD.vhd(23) File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
Info (10041): Inferred latch for "sig5[3]" at BCD.vhd(23) File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
Info (10041): Inferred latch for "sig4[0]" at BCD.vhd(23) File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
Info (10041): Inferred latch for "sig4[1]" at BCD.vhd(23) File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
Info (10041): Inferred latch for "sig4[2]" at BCD.vhd(23) File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
Info (10041): Inferred latch for "sig4[3]" at BCD.vhd(23) File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
Info (10041): Inferred latch for "sig3[0]" at BCD.vhd(23) File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
Info (10041): Inferred latch for "sig3[1]" at BCD.vhd(23) File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
Info (10041): Inferred latch for "sig3[2]" at BCD.vhd(23) File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
Info (10041): Inferred latch for "sig3[3]" at BCD.vhd(23) File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
Info (10041): Inferred latch for "sig2[0]" at BCD.vhd(23) File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
Info (10041): Inferred latch for "sig2[1]" at BCD.vhd(23) File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
Info (10041): Inferred latch for "sig2[2]" at BCD.vhd(23) File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
Info (10041): Inferred latch for "sig2[3]" at BCD.vhd(23) File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
Info (10041): Inferred latch for "sig1[0]" at BCD.vhd(23) File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
Info (10041): Inferred latch for "sig1[1]" at BCD.vhd(23) File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
Info (10041): Inferred latch for "sig1[2]" at BCD.vhd(23) File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
Info (10041): Inferred latch for "sig1[3]" at BCD.vhd(23) File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
Info (10041): Inferred latch for "sig0[0]" at BCD.vhd(23) File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
Info (10041): Inferred latch for "sig0[1]" at BCD.vhd(23) File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
Info (10041): Inferred latch for "sig0[2]" at BCD.vhd(23) File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
Info (10041): Inferred latch for "sig0[3]" at BCD.vhd(23) File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
Info (12128): Elaborating entity "char_decoder" for hierarchy "char_decoder:C0" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 82
Info (278001): Inferred 30 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD:BDC_er|Mod10" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 107
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD:BDC_er|Mod11" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 109
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD:BDC_er|Mod12" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 111
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD:BDC_er|Mod13" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 113
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD:BDC_er|Mod14" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 115
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD:BDC_er|Mod6" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 93
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD:BDC_er|Mod7" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 95
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD:BDC_er|Mod8" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 97
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD:BDC_er|Mod9" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 99
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD:BDC_er|Mod1" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 67
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD:BDC_er|Mod2" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 69
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD:BDC_er|Mod3" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 79
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD:BDC_er|Mod4" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 81
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD:BDC_er|Mod5" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 83
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD:BDC_er|Mod0" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 53
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD:BDC_er|Div9" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 97
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD:BDC_er|Div2" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 67
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD:BDC_er|Div5" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 81
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD:BDC_er|Div14" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 113
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD:BDC_er|Div0" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 52
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD:BDC_er|Div8" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 95
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD:BDC_er|Div1" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 65
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD:BDC_er|Div4" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 79
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD:BDC_er|Div13" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 111
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD:BDC_er|Div3" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 77
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD:BDC_er|Div12" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 109
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD:BDC_er|Div7" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 93
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD:BDC_er|Div11" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 107
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD:BDC_er|Div6" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 91
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD:BDC_er|Div10" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 105
Info (12130): Elaborated megafunction instantiation "BCD:BDC_er|lpm_divide:Mod10" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 107
Info (12133): Instantiated megafunction "BCD:BDC_er|lpm_divide:Mod10" with the following parameter: File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 107
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "24"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_85m.tdf
    Info (12023): Found entity 1: lpm_divide_85m File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/lpm_divide_85m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/sign_div_unsign_bnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s2f.tdf
    Info (12023): Found entity 1: alt_u_div_s2f File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/alt_u_div_s2f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "BCD:BDC_er|lpm_divide:Mod11" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 109
Info (12133): Instantiated megafunction "BCD:BDC_er|lpm_divide:Mod11" with the following parameter: File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 109
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "24"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "BCD:BDC_er|lpm_divide:Mod12" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 111
Info (12133): Instantiated megafunction "BCD:BDC_er|lpm_divide:Mod12" with the following parameter: File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 111
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "24"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "BCD:BDC_er|lpm_divide:Mod13" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 113
Info (12133): Instantiated megafunction "BCD:BDC_er|lpm_divide:Mod13" with the following parameter: File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 113
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "24"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "BCD:BDC_er|lpm_divide:Mod14" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 115
Info (12133): Instantiated megafunction "BCD:BDC_er|lpm_divide:Mod14" with the following parameter: File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 115
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "24"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "BCD:BDC_er|lpm_divide:Div9" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 97
Info (12133): Instantiated megafunction "BCD:BDC_er|lpm_divide:Div9" with the following parameter: File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 97
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jbm.tdf
    Info (12023): Found entity 1: lpm_divide_jbm File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/lpm_divide_jbm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/sign_div_unsign_plh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf
    Info (12023): Found entity 1: alt_u_div_ove File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/alt_u_div_ove.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "BCD:BDC_er|lpm_divide:Div8" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 95
Info (12133): Instantiated megafunction "BCD:BDC_er|lpm_divide:Div8" with the following parameter: File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 95
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mbm.tdf
    Info (12023): Found entity 1: lpm_divide_mbm File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/lpm_divide_mbm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf
    Info (12023): Found entity 1: sign_div_unsign_slh File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/sign_div_unsign_slh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf
    Info (12023): Found entity 1: alt_u_div_uve File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/alt_u_div_uve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "BCD:BDC_er|lpm_divide:Div3" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 77
Info (12133): Instantiated megafunction "BCD:BDC_er|lpm_divide:Div3" with the following parameter: File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 77
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf
    Info (12023): Found entity 1: lpm_divide_0dm File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/lpm_divide_0dm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_6nh File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/sign_div_unsign_6nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf
    Info (12023): Found entity 1: alt_u_div_i2f File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/alt_u_div_i2f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "BCD:BDC_er|lpm_divide:Div11" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 107
Info (12133): Instantiated megafunction "BCD:BDC_er|lpm_divide:Div11" with the following parameter: File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 107
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf
    Info (12023): Found entity 1: lpm_divide_4dm File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/lpm_divide_4dm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/sign_div_unsign_anh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf
    Info (12023): Found entity 1: alt_u_div_q2f File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/alt_u_div_q2f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "BCD:BDC_er|lpm_divide:Div10" File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 105
Info (12133): Instantiated megafunction "BCD:BDC_er|lpm_divide:Div10" with the following parameter: File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 105
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7dm.tdf
    Info (12023): Found entity 1: lpm_divide_7dm File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/lpm_divide_7dm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/sign_div_unsign_dnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf
    Info (12023): Found entity 1: alt_u_div_03f File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/db/alt_u_div_03f.tdf Line: 22
Warning (13012): Latch BCD:BDC_er|sig5[3] has unsafe behavior File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnt[3] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
Warning (13012): Latch BCD:BDC_er|sig5[1] has unsafe behavior File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnt[1] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
Warning (13012): Latch BCD:BDC_er|sig5[0] has unsafe behavior File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnt[9] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
Warning (13012): Latch BCD:BDC_er|sig5[2] has unsafe behavior File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnt[2] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
Warning (13012): Latch BCD:BDC_er|sig4[3] has unsafe behavior File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnt[23] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cnt[9] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
Warning (13012): Latch BCD:BDC_er|sig4[1] has unsafe behavior File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnt[23] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cnt[9] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
Warning (13012): Latch BCD:BDC_er|sig4[0] has unsafe behavior File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnt[23] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cnt[9] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
Warning (13012): Latch BCD:BDC_er|sig4[2] has unsafe behavior File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnt[23] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cnt[9] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
Warning (13012): Latch BCD:BDC_er|sig3[3] has unsafe behavior File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnt[23] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cnt[9] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
Warning (13012): Latch BCD:BDC_er|sig3[1] has unsafe behavior File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnt[23] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cnt[9] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
Warning (13012): Latch BCD:BDC_er|sig3[0] has unsafe behavior File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnt[23] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cnt[9] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
Warning (13012): Latch BCD:BDC_er|sig3[2] has unsafe behavior File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnt[23] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cnt[9] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
Warning (13012): Latch BCD:BDC_er|sig2[3] has unsafe behavior File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnt[23] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cnt[9] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
Warning (13012): Latch BCD:BDC_er|sig2[1] has unsafe behavior File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnt[23] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cnt[9] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
Warning (13012): Latch BCD:BDC_er|sig2[0] has unsafe behavior File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnt[23] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cnt[9] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
Warning (13012): Latch BCD:BDC_er|sig2[2] has unsafe behavior File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnt[23] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cnt[9] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
Warning (13012): Latch BCD:BDC_er|sig1[3] has unsafe behavior File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnt[17] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cnt[9] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
Warning (13012): Latch BCD:BDC_er|sig1[1] has unsafe behavior File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnt[17] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cnt[9] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
Warning (13012): Latch BCD:BDC_er|sig1[0] has unsafe behavior File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnt[17] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cnt[9] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
Warning (13012): Latch BCD:BDC_er|sig1[2] has unsafe behavior File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnt[17] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cnt[9] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
Warning (13012): Latch BCD:BDC_er|sig0[0] has unsafe behavior File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnt[23] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cnt[9] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
Warning (13012): Latch BCD:BDC_er|sig0[1] has unsafe behavior File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnt[23] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cnt[9] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
Warning (13012): Latch BCD:BDC_er|sig0[2] has unsafe behavior File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnt[23] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cnt[9] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
Warning (13012): Latch BCD:BDC_er|sig0[3] has unsafe behavior File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/BCD.vhd Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnt[23] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal cnt[9] File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 15
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 15
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 15
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 15
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 15
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 15
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 15
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 15
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 15
    Warning (13410): Pin "GPIO_1[1]" is stuck at GND File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 16
    Warning (13410): Pin "GPIO_1[2]" is stuck at GND File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 16
    Warning (13410): Pin "GPIO_1[3]" is stuck at GND File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 16
    Warning (13410): Pin "GPIO_1[4]" is stuck at GND File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 16
    Warning (13410): Pin "GPIO_1[5]" is stuck at GND File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 16
    Warning (13410): Pin "GPIO_1[6]" is stuck at GND File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 16
    Warning (13410): Pin "GPIO_1[7]" is stuck at GND File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 16
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register cnt[0] will power up to Low File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/top.vhd Line: 62
    Critical Warning (18010): Register clock_div_prec:Tick0|count[31] will power up to Low File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/clock_div_prec.vhd Line: 24
    Critical Warning (18010): Register clock_div_prec:Tick0|count[0] will power up to Low File: C:/Users/Louis/Desktop/EELE 367/Lab 9-4/clock_div_prec.vhd Line: 24
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 15038 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 60 output pins
    Info (21061): Implemented 14974 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 98 warnings
    Info: Peak virtual memory: 820 megabytes
    Info: Processing ended: Mon Feb 25 18:25:14 2019
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:00:46


