// Seed: 3158576436
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
  always @(negedge 1 & id_7) begin : LABEL_0
    assume (id_8);
  end
endmodule
module module_1 (
    output supply1 id_0,
    output wor id_1,
    input supply1 id_2,
    output tri0 id_3,
    input wor id_4,
    input tri0 id_5,
    input wire id_6,
    input wire id_7,
    output wand id_8,
    output wor id_9,
    input wor id_10,
    input uwire id_11,
    input supply1 id_12,
    input tri1 id_13,
    output wor id_14
);
  logic id_16;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
endmodule
