\hypertarget{stm32f0xx__hal__rcc_8h_source}{}\doxysection{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}
\label{stm32f0xx__hal__rcc_8h_source}\index{Drivers/STM32F0xx\_HAL\_Driver/Inc/stm32f0xx\_hal\_rcc.h@{Drivers/STM32F0xx\_HAL\_Driver/Inc/stm32f0xx\_hal\_rcc.h}}
\mbox{\hyperlink{stm32f0xx__hal__rcc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00018}00018\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00019}00019\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32F0xx\_HAL\_RCC\_H}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00020}00020\ \textcolor{preprocessor}{\#define\ \_\_STM32F0xx\_HAL\_RCC\_H}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00021}00021\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00022}00022\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00023}00023\ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00024}00024\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00025}00025\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00026}00026\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00027}00027\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f0xx__hal__def_8h}{stm32f0xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00028}00028\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00045}00045\ \textcolor{comment}{/*\ Disable\ Backup\ domain\ write\ protection\ state\ change\ timeout\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00046}\mbox{\hyperlink{group___r_c_c___timeout_gae578b5efd6bd38193ab426ce65cb77b1}{00046}}\ \textcolor{preprocessor}{\#define\ RCC\_DBP\_TIMEOUT\_VALUE\ \ \ \ \ \ (100U)\ \ \ \ \ \ \ }\textcolor{comment}{/*\ 100\ ms\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00047}00047\ \textcolor{comment}{/*\ LSE\ state\ change\ timeout\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00048}\mbox{\hyperlink{group___r_c_c___timeout_gafe8ed1c0ca0e1c17ea69e09391498cc7}{00048}}\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_TIMEOUT\_VALUE\ \ \ \ \ \ LSE\_STARTUP\_TIMEOUT}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00049}\mbox{\hyperlink{group___r_c_c___timeout_gab3caadc0f23d394d1033aba55d31fcdc}{00049}}\ \textcolor{preprocessor}{\#define\ CLOCKSWITCH\_TIMEOUT\_VALUE\ \ (5000U)\ \ }\textcolor{comment}{/*\ 5\ s\ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00050}\mbox{\hyperlink{group___r_c_c___timeout_gac0cd4ed24fa948844e1a40b12c450f32}{00050}}\ \textcolor{preprocessor}{\#define\ HSE\_TIMEOUT\_VALUE\ \ \ \ \ \ \ \ \ \ HSE\_STARTUP\_TIMEOUT}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00051}\mbox{\hyperlink{group___r_c_c___timeout_gad9e56670dcbbe9dbc3a8971b36bbec58}{00051}}\ \textcolor{preprocessor}{\#define\ HSI\_TIMEOUT\_VALUE\ \ \ \ \ \ \ \ \ \ (2U)\ \ \ \ \ \ }\textcolor{comment}{/*\ 2\ ms\ (minimum\ Tick\ +\ 1U)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00052}\mbox{\hyperlink{group___r_c_c___timeout_gad52c7f624c88b0c82ab41b9dbd2b347f}{00052}}\ \textcolor{preprocessor}{\#define\ LSI\_TIMEOUT\_VALUE\ \ \ \ \ \ \ \ \ \ (2U)\ \ \ \ \ \ }\textcolor{comment}{/*\ 2\ ms\ (minimum\ Tick\ +\ 1U)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00053}\mbox{\hyperlink{group___r_c_c___timeout_gad54d8ad9b3511329efee38b3ad0665de}{00053}}\ \textcolor{preprocessor}{\#define\ PLL\_TIMEOUT\_VALUE\ \ \ \ \ \ \ \ \ \ (2U)\ \ \ \ \ \ }\textcolor{comment}{/*\ 2\ ms\ (minimum\ Tick\ +\ 1U)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00054}\mbox{\hyperlink{group___r_c_c___timeout_ga0b8322aa066fcb16ec98dff7f37bb706}{00054}}\ \textcolor{preprocessor}{\#define\ HSI14\_TIMEOUT\_VALUE\ \ \ \ \ \ \ \ (2U)\ \ \ \ \ \ }\textcolor{comment}{/*\ 2\ ms\ (minimum\ Tick\ +\ 1U)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00055}00055\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00056}00056\ \textcolor{preprocessor}{\#define\ HSI48\_TIMEOUT\_VALUE\ \ \ \ \ \ \ \ (2U)\ \ \ \ \ \ }\textcolor{comment}{/*\ 2\ ms\ (minimum\ Tick\ +\ 1U)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00057}00057\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00065}\mbox{\hyperlink{group___r_c_c___register___offset_ga539e07c3b3c55f1f1d47231341fb11e1}{00065}}\ \textcolor{preprocessor}{\#define\ RCC\_OFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_BASE\ -\/\ PERIPH\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00066}\mbox{\hyperlink{group___r_c_c___register___offset_ga6df8d81c05c07cb0c26bbf27ea7fe55c}{00066}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_OFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00067}\mbox{\hyperlink{group___r_c_c___register___offset_gafb1e90a88869585b970749de3c16ce4a}{00067}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_OFFSET\ \ \ \ \ \ \ \ \ \ \ 0x04}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00068}\mbox{\hyperlink{group___r_c_c___register___offset_gace77000e86938c6253dc08e8c17e891a}{00068}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_OFFSET\ \ \ \ \ \ \ \ \ \ \ \ 0x08}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00069}\mbox{\hyperlink{group___r_c_c___register___offset_gaf234fe5d9628a3f0769721e76f83c566}{00069}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_OFFSET\ \ \ \ \ \ \ \ \ \ \ 0x20}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00070}\mbox{\hyperlink{group___r_c_c___register___offset_ga63141585a221eed1fd009eb80e406619}{00070}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_OFFSET\ \ \ \ \ \ \ \ \ \ \ \ 0x24}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00071}00071\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00077}00077\ \textcolor{comment}{/*\ CR\ register\ byte\ 2\ (Bits[23:16])\ base\ address\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00078}\mbox{\hyperlink{group___r_c_c___private___constants_ga1da336203f39dd57462e7f331271f699}{00078}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_BYTE2\_ADDRESS\ \ \ \ \ \ \ \ \ \ ((uint32\_t)(RCC\_BASE\ +\ RCC\_CR\_OFFSET\ +\ 0x02U))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00079}00079\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00080}00080\ \textcolor{comment}{/*\ CIR\ register\ byte\ 1\ (Bits[15:8])\ base\ address\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00081}\mbox{\hyperlink{group___r_c_c___private___constants_ga97f80d22ba3506a43accbeb9ceb31f51}{00081}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_BYTE1\_ADDRESS\ \ \ \ \ ((uint32\_t)(RCC\_BASE\ +\ RCC\_CIR\_OFFSET\ +\ 0x01U))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00082}00082\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00083}00083\ \textcolor{comment}{/*\ CIR\ register\ byte\ 2\ (Bits[23:16])\ base\ address\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00084}\mbox{\hyperlink{group___r_c_c___private___constants_ga1387fb2dfadb830eb83ab2772c8d2294}{00084}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_BYTE2\_ADDRESS\ \ \ \ \ ((uint32\_t)(RCC\_BASE\ +\ RCC\_CIR\_OFFSET\ +\ 0x02U))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00085}00085\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00086}00086\ \textcolor{comment}{/*\ Defines\ used\ for\ Flags\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00087}\mbox{\hyperlink{group___r_c_c___private___constants_ga56feb1abcd35b22427fa55164c585afa}{00087}}\ \textcolor{preprocessor}{\#define\ CR\_REG\_INDEX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)1U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00088}\mbox{\hyperlink{group___r_c_c___private___constants_ga8046e472578601da13c39af3eb573693}{00088}}\ \textcolor{preprocessor}{\#define\ CR2\_REG\_INDEX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)2U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00089}\mbox{\hyperlink{group___r_c_c___private___constants_ga114b3e5b2a2cdb5d85f65511fe085a6d}{00089}}\ \textcolor{preprocessor}{\#define\ BDCR\_REG\_INDEX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)3U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00090}\mbox{\hyperlink{group___r_c_c___private___constants_gab9507f2d9ee5d477b11363b052cd07c8}{00090}}\ \textcolor{preprocessor}{\#define\ CSR\_REG\_INDEX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)4U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00091}00091\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00092}00092\ \textcolor{comment}{/*\ Bits\ position\ in\ \ in\ the\ CFGR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00093}\mbox{\hyperlink{group___r_c_c___private___constants_ga079518093199981a158bb627d6f04ee7}{00093}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PLLMUL\_BITNUMBER\ \ \ \ \ \ \ \ \ 18U}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00094}\mbox{\hyperlink{group___r_c_c___private___constants_ga61f19c859ce11e3cec19a2d7b42c958b}{00094}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_BITNUMBER\ \ \ \ \ \ \ \ \ \ \ 4U}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00095}\mbox{\hyperlink{group___r_c_c___private___constants_gaa3250627b16705b1b281fb8ee11f50b3}{00095}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE\_BITNUMBER\ \ \ \ \ \ \ \ \ \ \ 8U}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00096}00096\ \textcolor{comment}{/*\ Flags\ in\ the\ CFGR2\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00097}\mbox{\hyperlink{group___r_c_c___private___constants_ga9ce15a96ac1d8112d06be3780a436668}{00097}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR2\_PREDIV\_BITNUMBER\ \ \ \ \ \ \ \ 0}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00098}00098\ \textcolor{comment}{/*\ Flags\ in\ the\ CR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00099}\mbox{\hyperlink{group___r_c_c___private___constants_ga2771fa0d69ca2134ce795c3207a23b2a}{00099}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIRDY\_BitNumber\ \ \ \ \ \ \ \ \ \ \ 1}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00100}\mbox{\hyperlink{group___r_c_c___private___constants_ga0f9d0f5659813f43bd16fe84df636f23}{00100}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSERDY\_BitNumber\ \ \ \ \ \ \ \ \ \ \ 17}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00101}\mbox{\hyperlink{group___r_c_c___private___constants_ga734aed65b34e7ebd96af4c7c6b76032b}{00101}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLRDY\_BitNumber\ \ \ \ \ \ \ \ \ \ \ 25}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00102}00102\ \textcolor{comment}{/*\ Flags\ in\ the\ CR2\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00103}\mbox{\hyperlink{group___r_c_c___private___constants_ga2f974a9566ff13780355237bac79a497}{00103}}\ \textcolor{preprocessor}{\#define\ RCC\_CR2\_HSI14RDY\_BitNumber\ \ \ \ \ \ \ \ 1}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00104}\mbox{\hyperlink{group___r_c_c___private___constants_gad0711e761bf0409f8815a43eb003fc26}{00104}}\ \textcolor{preprocessor}{\#define\ RCC\_CR2\_HSI48RDY\_BitNumber\ \ \ \ \ \ \ 17}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00105}00105\ \textcolor{comment}{/*\ Flags\ in\ the\ BDCR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00106}\mbox{\hyperlink{group___r_c_c___private___constants_gacb9413be7e02f6a7fd7e51e780211b86}{00106}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSERDY\_BitNumber\ \ \ \ \ \ \ \ \ 1}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00107}00107\ \textcolor{comment}{/*\ Flags\ in\ the\ CSR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00108}\mbox{\hyperlink{group___r_c_c___private___constants_gaf3d58d1abb579d117b3faaa4e9f7037c}{00108}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSIRDY\_BitNumber\ \ \ \ \ \ \ \ \ \ 1}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00109}\mbox{\hyperlink{group___r_c_c___private___constants_gaac6c2a7c77337a1e68f2c3bc807c89e6}{00109}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_V18PWRRSTF\_BitNumber\ \ \ \ \ \ 23}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00110}\mbox{\hyperlink{group___r_c_c___private___constants_gaef661fb642cc30e68e55facef6f68b9f}{00110}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_RMVF\_BitNumber\ \ \ \ \ \ \ \ \ \ \ \ 24}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00111}\mbox{\hyperlink{group___r_c_c___private___constants_gad445a0d3b690e8041fd4b4710a2b651d}{00111}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_OBLRSTF\_BitNumber\ \ \ \ \ \ \ \ \ 25}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00112}\mbox{\hyperlink{group___r_c_c___private___constants_ga20cdf38c1587417c2705a05f54d9ce77}{00112}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PINRSTF\_BitNumber\ \ \ \ \ \ \ \ \ 26}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00113}\mbox{\hyperlink{group___r_c_c___private___constants_gaf1a5900fc4ee3ca087dfa4f6bee4e10a}{00113}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PORRSTF\_BitNumber\ \ \ \ \ \ \ \ \ 27}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00114}\mbox{\hyperlink{group___r_c_c___private___constants_ga9788d00048bb08f133c7e4aa4ce76705}{00114}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_SFTRSTF\_BitNumber\ \ \ \ \ \ \ \ \ 28}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00115}\mbox{\hyperlink{group___r_c_c___private___constants_gaf50a9750abd8fe70afc87a24dd13b548}{00115}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_IWDGRSTF\_BitNumber\ \ \ \ \ \ \ \ 29}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00116}\mbox{\hyperlink{group___r_c_c___private___constants_gad9da4897bbc5cce84a887b8ae6273740}{00116}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_WWDGRSTF\_BitNumber\ \ \ \ \ \ \ \ 30}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00117}\mbox{\hyperlink{group___r_c_c___private___constants_ga94774bfc892c200d0030acb9997bd34a}{00117}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LPWRRSTF\_BitNumber\ \ \ \ \ \ \ \ 31}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00118}00118\ \textcolor{comment}{/*\ Flags\ in\ the\ HSITRIM\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00119}\mbox{\hyperlink{group___r_c_c___private___constants_ga232d85b975206babbd3b8b46ea032fe3}{00119}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSITRIM\_BitNumber\ \ \ \ \ \ \ \ \ \ 3}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00120}\mbox{\hyperlink{group___r_c_c___private___constants_ga7ea919938864083978f5e25891622ef1}{00120}}\ \textcolor{preprocessor}{\#define\ RCC\_HSI14TRIM\_BIT\_NUMBER\ \ \ \ \ \ \ \ \ \ 3}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00121}\mbox{\hyperlink{group___r_c_c___private___constants_ga80017c6bf8a5c6f53a1a21bb8db93a82}{00121}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x1FU)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00122}00122\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00130}\mbox{\hyperlink{group___r_c_c___private___macros_ga3c9bb7f31e4cd8436a41ae33c8908226}{00130}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HSE(\_\_HSE\_\_)\ (((\_\_HSE\_\_)\ ==\ RCC\_HSE\_OFF)\ ||\ ((\_\_HSE\_\_)\ ==\ RCC\_HSE\_ON)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00131}00131\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HSE\_\_)\ ==\ RCC\_HSE\_BYPASS))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00132}\mbox{\hyperlink{group___r_c_c___private___macros_ga6c766af016cdc1d63f1ed64c5082737c}{00132}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LSE(\_\_LSE\_\_)\ (((\_\_LSE\_\_)\ ==\ RCC\_LSE\_OFF)\ ||\ ((\_\_LSE\_\_)\ ==\ RCC\_LSE\_ON)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00133}00133\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LSE\_\_)\ ==\ RCC\_LSE\_BYPASS))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00134}\mbox{\hyperlink{group___r_c_c___private___macros_ga230f351a740560f6b51cdc4b7051606e}{00134}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HSI(\_\_HSI\_\_)\ (((\_\_HSI\_\_)\ ==\ RCC\_HSI\_OFF)\ ||\ ((\_\_HSI\_\_)\ ==\ RCC\_HSI\_ON))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00135}\mbox{\hyperlink{group___r_c_c___private___macros_ga511dd32700ae44f2028255930f0bb99e}{00135}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HSI14(\_\_HSI14\_\_)\ (((\_\_HSI14\_\_)\ ==\ RCC\_HSI14\_OFF)\ ||\ ((\_\_HSI14\_\_)\ ==\ RCC\_HSI14\_ON)\ ||\ ((\_\_HSI14\_\_)\ ==\ RCC\_HSI14\_ADC\_CONTROL))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00136}\mbox{\hyperlink{group___r_c_c___private___macros_ga0811e1266f1690c9f967df0129cb9d66}{00136}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CALIBRATION\_VALUE(\_\_VALUE\_\_)\ ((\_\_VALUE\_\_)\ <=\ 0x1FU)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00137}\mbox{\hyperlink{group___r_c_c___private___macros_ga2961f77a4ee7870f36d9f7f6729a0608}{00137}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LSI(\_\_LSI\_\_)\ (((\_\_LSI\_\_)\ ==\ RCC\_LSI\_OFF)\ ||\ ((\_\_LSI\_\_)\ ==\ RCC\_LSI\_ON))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00138}\mbox{\hyperlink{group___r_c_c___private___macros_ga4e8a1f3a151c3011e915df4da312dd73}{00138}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLL(\_\_PLL\_\_)\ (((\_\_PLL\_\_)\ ==\ RCC\_PLL\_NONE)\ ||\ ((\_\_PLL\_\_)\ ==\ RCC\_PLL\_OFF)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00139}00139\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLL\_\_)\ ==\ RCC\_PLL\_ON))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00140}\mbox{\hyperlink{group___r_c_c___private___macros_ga6a93e91c36425b2447523ceef63e7d53}{00140}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PREDIV(\_\_PREDIV\_\_)\ (((\_\_PREDIV\_\_)\ ==\ RCC\_PREDIV\_DIV1)\ \ ||\ ((\_\_PREDIV\_\_)\ ==\ RCC\_PREDIV\_DIV2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00141}00141\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PREDIV\_\_)\ ==\ RCC\_PREDIV\_DIV3)\ \ ||\ ((\_\_PREDIV\_\_)\ ==\ RCC\_PREDIV\_DIV4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00142}00142\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PREDIV\_\_)\ ==\ RCC\_PREDIV\_DIV5)\ \ ||\ ((\_\_PREDIV\_\_)\ ==\ RCC\_PREDIV\_DIV6)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00143}00143\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PREDIV\_\_)\ ==\ RCC\_PREDIV\_DIV7)\ \ ||\ ((\_\_PREDIV\_\_)\ ==\ RCC\_PREDIV\_DIV8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00144}00144\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PREDIV\_\_)\ ==\ RCC\_PREDIV\_DIV9)\ \ ||\ ((\_\_PREDIV\_\_)\ ==\ RCC\_PREDIV\_DIV10)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00145}00145\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PREDIV\_\_)\ ==\ RCC\_PREDIV\_DIV11)\ ||\ ((\_\_PREDIV\_\_)\ ==\ RCC\_PREDIV\_DIV12)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00146}00146\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PREDIV\_\_)\ ==\ RCC\_PREDIV\_DIV13)\ ||\ ((\_\_PREDIV\_\_)\ ==\ RCC\_PREDIV\_DIV14)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00147}00147\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PREDIV\_\_)\ ==\ RCC\_PREDIV\_DIV15)\ ||\ ((\_\_PREDIV\_\_)\ ==\ RCC\_PREDIV\_DIV16))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00148}00148\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00149}\mbox{\hyperlink{group___r_c_c___private___macros_gaaa87e62aba8556651b5d09e2f7ec4db5}{00149}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLL\_MUL(\_\_MUL\_\_)\ (((\_\_MUL\_\_)\ ==\ RCC\_PLL\_MUL2)\ \ ||\ ((\_\_MUL\_\_)\ ==\ RCC\_PLL\_MUL3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00150}00150\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MUL\_\_)\ ==\ RCC\_PLL\_MUL4)\ \ ||\ ((\_\_MUL\_\_)\ ==\ RCC\_PLL\_MUL5)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00151}00151\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MUL\_\_)\ ==\ RCC\_PLL\_MUL6)\ \ ||\ ((\_\_MUL\_\_)\ ==\ RCC\_PLL\_MUL7)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00152}00152\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MUL\_\_)\ ==\ RCC\_PLL\_MUL8)\ \ ||\ ((\_\_MUL\_\_)\ ==\ RCC\_PLL\_MUL9)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00153}00153\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MUL\_\_)\ ==\ RCC\_PLL\_MUL10)\ ||\ ((\_\_MUL\_\_)\ ==\ RCC\_PLL\_MUL11)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00154}00154\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MUL\_\_)\ ==\ RCC\_PLL\_MUL12)\ ||\ ((\_\_MUL\_\_)\ ==\ RCC\_PLL\_MUL13)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00155}00155\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MUL\_\_)\ ==\ RCC\_PLL\_MUL14)\ ||\ ((\_\_MUL\_\_)\ ==\ RCC\_PLL\_MUL15)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00156}00156\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MUL\_\_)\ ==\ RCC\_PLL\_MUL16))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00157}\mbox{\hyperlink{group___r_c_c___private___macros_ga5639cc7f37f0cb7ce1e5d0f3918a48ba}{00157}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CLOCKTYPE(\_\_CLK\_\_)\ ((((\_\_CLK\_\_)\ \&\ RCC\_CLOCKTYPE\_SYSCLK)\ ==\ RCC\_CLOCKTYPE\_SYSCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00158}00158\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_CLK\_\_)\ \&\ RCC\_CLOCKTYPE\_HCLK)\ \ \ ==\ RCC\_CLOCKTYPE\_HCLK)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00159}00159\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_CLK\_\_)\ \&\ RCC\_CLOCKTYPE\_PCLK1)\ \ ==\ RCC\_CLOCKTYPE\_PCLK1))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00160}\mbox{\hyperlink{group___r_c_c___private___macros_ga0f01b4d9e55bcb7fcbd2c08f6d7bb5b3}{00160}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HCLK(\_\_HCLK\_\_)\ (((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV1)\ ||\ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00161}00161\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV4)\ ||\ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00162}00162\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV16)\ ||\ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV64)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00163}00163\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV128)\ ||\ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV256)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00164}00164\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV512))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00165}\mbox{\hyperlink{group___r_c_c___private___macros_ga378b8fcc2e64326f6f98b30cb3fc22d9}{00165}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PCLK(\_\_PCLK\_\_)\ (((\_\_PCLK\_\_)\ ==\ RCC\_HCLK\_DIV1)\ ||\ ((\_\_PCLK\_\_)\ ==\ RCC\_HCLK\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00166}00166\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PCLK\_\_)\ ==\ RCC\_HCLK\_DIV4)\ ||\ ((\_\_PCLK\_\_)\ ==\ RCC\_HCLK\_DIV8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00167}00167\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PCLK\_\_)\ ==\ RCC\_HCLK\_DIV16))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00168}\mbox{\hyperlink{group___r_c_c___private___macros_ga9fa7b8751b8f868f0f1dd55b6efced65}{00168}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO(\_\_MCO\_\_)\ \ ((\_\_MCO\_\_)\ ==\ RCC\_MCO)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00169}\mbox{\hyperlink{group___r_c_c___private___macros_gacd1d98013cd9a28e8b1544adf931e7b3}{00169}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_RTCCLKSOURCE(\_\_SOURCE\_\_)\ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_NO\_CLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00170}00170\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_LSE)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00171}00171\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_LSI)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00172}00172\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV32))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00173}\mbox{\hyperlink{group___r_c_c___private___macros_ga6003fec797edb43f2d69424cf9da6a2b}{00173}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_USART1CLKSOURCE(\_\_SOURCE\_\_)\ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_USART1CLKSOURCE\_PCLK1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00174}00174\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USART1CLKSOURCE\_SYSCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00175}00175\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USART1CLKSOURCE\_LSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00176}00176\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_USART1CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00177}\mbox{\hyperlink{group___r_c_c___private___macros_ga08abf8048ad8806f0fb9199ee3095436}{00177}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_I2C1CLKSOURCE(\_\_SOURCE\_\_)\ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_I2C1CLKSOURCE\_HSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00178}00178\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_I2C1CLKSOURCE\_SYSCLK))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00179}00179\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00184}00184\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00185}00185\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00193}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{00193}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00194}00194\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00195}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}{00195}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}{PLLState}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00198}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a418ecda4a355c6a161e4893a7bc1897f}{00198}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a418ecda4a355c6a161e4893a7bc1897f}{PLLSource}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00201}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a4a57e48e8e939695ff2a76456e6360ef}{00201}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a4a57e48e8e939695ff2a76456e6360ef}{PLLMUL}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00204}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a0b568dda5046e1a2f02180f20f105aed}{00204}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a0b568dda5046e1a2f02180f20f105aed}{PREDIV}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00207}00207\ \}\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{RCC\_PLLInitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00208}00208\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00212}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{00212}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00213}00213\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00214}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a23b9d1da2a92936c618d2416406275a3}{00214}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a23b9d1da2a92936c618d2416406275a3}{OscillatorType}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00217}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{00217}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{HSEState}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00220}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_abb72dd5bfb99667e36d99b6887f80a0a}{00220}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_abb72dd5bfb99667e36d99b6887f80a0a}{LSEState}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00223}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a49183e0be5cf522de0fa1968df0bf0d7}{00223}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a49183e0be5cf522de0fa1968df0bf0d7}{HSIState}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00226}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad28b977e258a3ee788cd6c2d72430c30}{00226}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad28b977e258a3ee788cd6c2d72430c30}{HSICalibrationValue}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00229}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ab73e61c4ac5417939c4ca74cfb0bf0fd}{00229}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ab73e61c4ac5417939c4ca74cfb0bf0fd}{HSI14State}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00232}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_aeb6a02415110778760715b50d6106a17}{00232}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_aeb6a02415110778760715b50d6106a17}{HSI14CalibrationValue}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00235}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a9acc15f6278f950ef02d5d6f819f68e8}{00235}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a9acc15f6278f950ef02d5d6f819f68e8}{LSIState}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00238}00238\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00239}00239\ \ \ uint32\_t\ HSI48State;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00242}00242\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00243}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{00243}}\ \ \ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{RCC\_PLLInitTypeDef}}\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00245}00245\ \}\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00246}00246\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00250}\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{00250}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00251}00251\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00252}\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}{00252}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}{ClockType}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00255}\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a02b70c23b593a55814d887f483ea0871}{00255}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a02b70c23b593a55814d887f483ea0871}{SYSCLKSource}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00258}\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}{00258}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}{AHBCLKDivider}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00261}\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}{00261}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}{APB1CLKDivider}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00264}00264\ \}\ \mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\_ClkInitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00265}00265\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00270}00270\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00279}\mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{00279}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLSOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PLLSRC\_HSE\_PREDIV\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00288}\mbox{\hyperlink{group___r_c_c___oscillator___type_ga5a790362c5d7c4263f0f75a7367dd6b9}{00288}}\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_NONE\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00289}\mbox{\hyperlink{group___r_c_c___oscillator___type_ga28cacd402dec84e548c9e4ba86d4603f}{00289}}\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00290}\mbox{\hyperlink{group___r_c_c___oscillator___type_gaa7ff7cbe9b0c2c511b0d0555e2a32a23}{00290}}\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00291}\mbox{\hyperlink{group___r_c_c___oscillator___type_ga7036aec5659343c695d795e04d9152ba}{00291}}\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00292}\mbox{\hyperlink{group___r_c_c___oscillator___type_ga3b7abb8ce0544cca0aa4550540194ce2}{00292}}\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_LSI\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000008U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00293}\mbox{\hyperlink{group___r_c_c___oscillator___type_ga7d221efb3191ac268263237e5c893063}{00293}}\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_HSI14\ \ \ \ \ \ \ \ \ \ \ (0x00000010U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00294}00294\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00295}00295\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_HSI48\ \ \ \ \ \ \ \ \ \ \ (0x00000020U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00296}00296\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00304}\mbox{\hyperlink{group___r_c_c___h_s_e___config_ga1616626d23fbce440398578855df6f97}{00304}}\ \textcolor{preprocessor}{\#define\ RCC\_HSE\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00305}\mbox{\hyperlink{group___r_c_c___h_s_e___config_gabc4f70a44776c557af20496b04d9a9db}{00305}}\ \textcolor{preprocessor}{\#define\ RCC\_HSE\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00306}\mbox{\hyperlink{group___r_c_c___h_s_e___config_ga5ca515db2d5c4d5bdb9ee3d154df2704}{00306}}\ \textcolor{preprocessor}{\#define\ RCC\_HSE\_BYPASS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000005U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00314}\mbox{\hyperlink{group___r_c_c___l_s_e___config_ga6645c27708d0cad1a4ab61d2abb24c77}{00314}}\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00315}\mbox{\hyperlink{group___r_c_c___l_s_e___config_gac981ea636c2f215e4473901e0912f55a}{00315}}\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00316}\mbox{\hyperlink{group___r_c_c___l_s_e___config_gaad580157edbae878edbcc83c5a68e767}{00316}}\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_BYPASS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000005U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00325}\mbox{\hyperlink{group___r_c_c___h_s_i___config_ga1b34d37d3b51afec0758b3ddc7a7e665}{00325}}\ \textcolor{preprocessor}{\#define\ RCC\_HSI\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00326}\mbox{\hyperlink{group___r_c_c___h_s_i___config_ga0bf09ef9e46d5da25cced7b3122f92f5}{00326}}\ \textcolor{preprocessor}{\#define\ RCC\_HSI\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00328}\mbox{\hyperlink{group___r_c_c___h_s_i___config_ga03cf582e263fb7e31a7783d8adabd7a0}{00328}}\ \textcolor{preprocessor}{\#define\ RCC\_HSICALIBRATION\_DEFAULT\ \ \ \ \ \ \ (0x10U)\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Default\ HSI\ calibration\ trimming\ value\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00329}00329\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00337}\mbox{\hyperlink{group___r_c_c___h_s_i14___config_gac3435bf798649ee4a037d56a2fda2526}{00337}}\ \textcolor{preprocessor}{\#define\ RCC\_HSI14\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00338}\mbox{\hyperlink{group___r_c_c___h_s_i14___config_ga7b65adb4985783edb7ce30a3fa049992}{00338}}\ \textcolor{preprocessor}{\#define\ RCC\_HSI14\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR2\_HSI14ON}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00339}\mbox{\hyperlink{group___r_c_c___h_s_i14___config_gaa6ea417e40326fe5b3e1ae207f875a92}{00339}}\ \textcolor{preprocessor}{\#define\ RCC\_HSI14\_ADC\_CONTROL\ \ \ \ \ \ \ \ \ \ \ \ (\string~RCC\_CR2\_HSI14DIS)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00340}00340\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00341}\mbox{\hyperlink{group___r_c_c___h_s_i14___config_gabd2ce21687b0527ab5d3fc18aac1d48a}{00341}}\ \textcolor{preprocessor}{\#define\ RCC\_HSI14CALIBRATION\_DEFAULT\ \ \ \ \ (0x10U)\ \ \ }\textcolor{comment}{/*\ Default\ HSI14\ calibration\ trimming\ value\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00349}\mbox{\hyperlink{group___r_c_c___l_s_i___config_gaa1710927d79a2032f87f039c4a27356a}{00349}}\ \textcolor{preprocessor}{\#define\ RCC\_LSI\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00350}\mbox{\hyperlink{group___r_c_c___l_s_i___config_ga6b364ac3500e60b6bff695ee518c87d6}{00350}}\ \textcolor{preprocessor}{\#define\ RCC\_LSI\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LSION\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00356}00356\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00360}00360\ \textcolor{preprocessor}{\#define\ RCC\_HSI48\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00361}00361\ \textcolor{preprocessor}{\#define\ RCC\_HSI48\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x01U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00362}00362\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00366}00366\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00367}00367\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00371}\mbox{\hyperlink{group___r_c_c___p_l_l___config_gae47a612f8e15c32917ee2181362d88f3}{00371}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00372}\mbox{\hyperlink{group___r_c_c___p_l_l___config_ga3a8d5c8bcb101c6ca1a574729acfa903}{00372}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00373}\mbox{\hyperlink{group___r_c_c___p_l_l___config_gaf86dbee130304ba5760818f56d34ec91}{00373}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00382}\mbox{\hyperlink{group___r_c_c___system___clock___type_ga7e721f5bf3fe925f78dae0356165332e}{00382}}\ \textcolor{preprocessor}{\#define\ RCC\_CLOCKTYPE\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00383}\mbox{\hyperlink{group___r_c_c___system___clock___type_gaa5330efbd790632856a2b15851517ef9}{00383}}\ \textcolor{preprocessor}{\#define\ RCC\_CLOCKTYPE\_HCLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00384}\mbox{\hyperlink{group___r_c_c___system___clock___type_gab00c7b70f0770a616be4b5df45a454c4}{00384}}\ \textcolor{preprocessor}{\#define\ RCC\_CLOCKTYPE\_PCLK1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00393}\mbox{\hyperlink{group___r_c_c___system___clock___source_gaaeeb699502e7d7a9f1b5d57fcf1f5095}{00393}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_HSI\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00394}\mbox{\hyperlink{group___r_c_c___system___clock___source_ga9116d0627e1e7f33c48e1357b9a35a1c}{00394}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_HSE\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00395}\mbox{\hyperlink{group___r_c_c___system___clock___source_ga5caf08ac71d7dd7e7b2e3e421606aca7}{00395}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_PLLCLK\ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_PLL\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00404}\mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga0d6c2b0b2d59e6591295649853bb2abd}{00404}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_STATUS\_HSI\ \ \ \ \ \ RCC\_CFGR\_SWS\_HSI\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00405}\mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga3847769265bf19becf7b976a7e908a64}{00405}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_STATUS\_HSE\ \ \ \ \ \ RCC\_CFGR\_SWS\_HSE\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00406}\mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga4f05019ec09da478d084f44dbaad7d6d}{00406}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_STATUS\_PLLCLK\ \ \ RCC\_CFGR\_SWS\_PLL\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00415}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga226f5bf675015ea677868132b6b83494}{00415}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV1\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00416}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_gac37c0610458a92e3cb32ec81014625c3}{00416}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV2\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00417}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga6fd3652d6853563cdf388a4386b9d22f}{00417}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV4\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00418}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga7def31373854ba9c72bb76b1d13e3aad}{00418}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV8\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00419}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga895462b261e03eade3d0139cc1327a51}{00419}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV16\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00420}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga73814b5a7ee000687ec8334637ca5b14}{00420}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV64\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV64\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00421}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga43eddf4d4160df30548a714dce102ad8}{00421}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV128\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV128\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00422}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga94956d6e9c3a78230bf660b838f987e2}{00422}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV256\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV256\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00423}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_gabe18a9d55c0858bbfe3db657fb64c76d}{00423}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV512\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV512\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00432}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___source_ga8e3fcdef0e5d77bb61a52420fe1e9fbc}{00432}}\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE\_DIV1\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00433}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___source_ga4d2ebcf280d85e8449a5fb7b994b5169}{00433}}\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE\_DIV2\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00434}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___source_ga85b5f4fd936e22a3f4df5ed756f6e083}{00434}}\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE\_DIV4\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00435}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___source_gadb18bc60e2c639cb59244bedb54f7bb3}{00435}}\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE\_DIV8\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00436}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___source_ga27ac27d48360121bc2dc68b99dc8845d}{00436}}\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE\_DIV16\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00445}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gacce0b2f54d103340d8c3a218e86e295d}{00445}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_NO\_CLK\ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00446}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga5dca8d63f250a20bd6bc005670d0c150}{00446}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCSEL\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00447}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gab47a1afb8b5eef9f20f4772961d0a5f4}{00447}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCSEL\_LSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00448}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga070b819c6eca00d4b89cbf35216c3a92}{00448}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV32\ \ \ \ \ \ \ RCC\_BDCR\_RTCSEL\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00456}\mbox{\hyperlink{group___r_c_c___p_l_l___multiplication___factor_ga1ebc7b8473983247312ff095c242285f}{00456}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_MUL2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PLLMUL2}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00457}\mbox{\hyperlink{group___r_c_c___p_l_l___multiplication___factor_ga4ee529382af73885706795fd81538781}{00457}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_MUL3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PLLMUL3}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00458}\mbox{\hyperlink{group___r_c_c___p_l_l___multiplication___factor_ga2aedc8bc6552d98fb748b58a2379820b}{00458}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_MUL4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PLLMUL4}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00459}\mbox{\hyperlink{group___r_c_c___p_l_l___multiplication___factor_ga3b2b6019d1b1de880b009ff2a6769f03}{00459}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_MUL5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PLLMUL5}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00460}\mbox{\hyperlink{group___r_c_c___p_l_l___multiplication___factor_gae2f8dd748556470dcac6901ac7a3e650}{00460}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_MUL6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PLLMUL6}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00461}\mbox{\hyperlink{group___r_c_c___p_l_l___multiplication___factor_gae215b8ba691fe0ea413c45d56e77eca0}{00461}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_MUL7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PLLMUL7}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00462}\mbox{\hyperlink{group___r_c_c___p_l_l___multiplication___factor_gaddfa6ebdecba8c5951a774b271fa82eb}{00462}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_MUL8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PLLMUL8}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00463}\mbox{\hyperlink{group___r_c_c___p_l_l___multiplication___factor_ga653f185ecd0b9b440180433fb1a6ff3d}{00463}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_MUL9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PLLMUL9}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00464}\mbox{\hyperlink{group___r_c_c___p_l_l___multiplication___factor_ga07cdf351bcf4ffc95cd45a28008e43e5}{00464}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_MUL10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PLLMUL10}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00465}\mbox{\hyperlink{group___r_c_c___p_l_l___multiplication___factor_ga33153db08feae4d86a5c170e8a1781bd}{00465}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_MUL11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PLLMUL11}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00466}\mbox{\hyperlink{group___r_c_c___p_l_l___multiplication___factor_gaca5a5ddd829f682dd9a211e6a9be452a}{00466}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_MUL12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PLLMUL12}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00467}\mbox{\hyperlink{group___r_c_c___p_l_l___multiplication___factor_ga9b8d76a17aeb979992e61ec3a1e32a14}{00467}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_MUL13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PLLMUL13}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00468}\mbox{\hyperlink{group___r_c_c___p_l_l___multiplication___factor_ga6a96dc75a1fb43fb7f032a4cf34db287}{00468}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_MUL14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PLLMUL14}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00469}\mbox{\hyperlink{group___r_c_c___p_l_l___multiplication___factor_gaa75ceb816d75a0d384b67d1bf489bb44}{00469}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_MUL15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PLLMUL15}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00470}\mbox{\hyperlink{group___r_c_c___p_l_l___multiplication___factor_ga39bd735dbbdf7f4bbc122b833d2c92f3}{00470}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_MUL16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PLLMUL16}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00471}00471\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00480}\mbox{\hyperlink{group___r_c_c___p_l_l___prediv___factor_gabd3eed6433f086d9290081d821549c5a}{00480}}\ \textcolor{preprocessor}{\#define\ RCC\_PREDIV\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR2\_PREDIV\_DIV1}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00481}\mbox{\hyperlink{group___r_c_c___p_l_l___prediv___factor_ga10e8588d1e7abfe53abb7efa9a0bb2a5}{00481}}\ \textcolor{preprocessor}{\#define\ RCC\_PREDIV\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR2\_PREDIV\_DIV2}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00482}\mbox{\hyperlink{group___r_c_c___p_l_l___prediv___factor_ga3b173c7b229c3f93912c19ff82f76b76}{00482}}\ \textcolor{preprocessor}{\#define\ RCC\_PREDIV\_DIV3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR2\_PREDIV\_DIV3}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00483}\mbox{\hyperlink{group___r_c_c___p_l_l___prediv___factor_ga67ff653fdb6a94461164ed5764c28dfe}{00483}}\ \textcolor{preprocessor}{\#define\ RCC\_PREDIV\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR2\_PREDIV\_DIV4}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00484}\mbox{\hyperlink{group___r_c_c___p_l_l___prediv___factor_gad4dba9a159d1871ddf6de009fbb95ea4}{00484}}\ \textcolor{preprocessor}{\#define\ RCC\_PREDIV\_DIV5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR2\_PREDIV\_DIV5}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00485}\mbox{\hyperlink{group___r_c_c___p_l_l___prediv___factor_ga24cfc934dd1b49c67ae0874b9e65f409}{00485}}\ \textcolor{preprocessor}{\#define\ RCC\_PREDIV\_DIV6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR2\_PREDIV\_DIV6}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00486}\mbox{\hyperlink{group___r_c_c___p_l_l___prediv___factor_ga228bc4148ee94efaf9840c29804e996b}{00486}}\ \textcolor{preprocessor}{\#define\ RCC\_PREDIV\_DIV7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR2\_PREDIV\_DIV7}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00487}\mbox{\hyperlink{group___r_c_c___p_l_l___prediv___factor_ga74a27e81a533e477511c9c67a5c90ab9}{00487}}\ \textcolor{preprocessor}{\#define\ RCC\_PREDIV\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR2\_PREDIV\_DIV8}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00488}\mbox{\hyperlink{group___r_c_c___p_l_l___prediv___factor_ga264138c613991ee25f9259c214021f8c}{00488}}\ \textcolor{preprocessor}{\#define\ RCC\_PREDIV\_DIV9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR2\_PREDIV\_DIV9}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00489}\mbox{\hyperlink{group___r_c_c___p_l_l___prediv___factor_ga017bee4becac956ceafe7390cbcd5c5f}{00489}}\ \textcolor{preprocessor}{\#define\ RCC\_PREDIV\_DIV10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR2\_PREDIV\_DIV10}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00490}\mbox{\hyperlink{group___r_c_c___p_l_l___prediv___factor_ga2d2fce66986e97f50fc39d1f0d6bd3d3}{00490}}\ \textcolor{preprocessor}{\#define\ RCC\_PREDIV\_DIV11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR2\_PREDIV\_DIV11}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00491}\mbox{\hyperlink{group___r_c_c___p_l_l___prediv___factor_gaa9e78335fec5e3bd0dae86b9f910c747}{00491}}\ \textcolor{preprocessor}{\#define\ RCC\_PREDIV\_DIV12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR2\_PREDIV\_DIV12}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00492}\mbox{\hyperlink{group___r_c_c___p_l_l___prediv___factor_ga20d799fa180ed5bed7438c86bb1947be}{00492}}\ \textcolor{preprocessor}{\#define\ RCC\_PREDIV\_DIV13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR2\_PREDIV\_DIV13}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00493}\mbox{\hyperlink{group___r_c_c___p_l_l___prediv___factor_ga85bd9c256f8e13657438d91890362e5b}{00493}}\ \textcolor{preprocessor}{\#define\ RCC\_PREDIV\_DIV14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR2\_PREDIV\_DIV14}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00494}\mbox{\hyperlink{group___r_c_c___p_l_l___prediv___factor_gab7ef485052778fc649ca7099b59f2b64}{00494}}\ \textcolor{preprocessor}{\#define\ RCC\_PREDIV\_DIV15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR2\_PREDIV\_DIV15}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00495}\mbox{\hyperlink{group___r_c_c___p_l_l___prediv___factor_ga5ace6f1b93f6b88adc80690165df13e1}{00495}}\ \textcolor{preprocessor}{\#define\ RCC\_PREDIV\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR2\_PREDIV\_DIV16}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00496}00496\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00505}\mbox{\hyperlink{group___r_c_c___u_s_a_r_t1___clock___source_ga577d17f0ddb77fa4416338cd4d1891b5}{00505}}\ \textcolor{preprocessor}{\#define\ RCC\_USART1CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ RCC\_CFGR3\_USART1SW\_PCLK}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00506}\mbox{\hyperlink{group___r_c_c___u_s_a_r_t1___clock___source_ga50441be9ccc8a7abbdba23cfd7f7286c}{00506}}\ \textcolor{preprocessor}{\#define\ RCC\_USART1CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ RCC\_CFGR3\_USART1SW\_SYSCLK}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00507}\mbox{\hyperlink{group___r_c_c___u_s_a_r_t1___clock___source_gac2e82299a4295d0e5bf42950f99ddb39}{00507}}\ \textcolor{preprocessor}{\#define\ RCC\_USART1CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ RCC\_CFGR3\_USART1SW\_LSE}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00508}\mbox{\hyperlink{group___r_c_c___u_s_a_r_t1___clock___source_ga15818f4637d9721117cf6751ad79af28}{00508}}\ \textcolor{preprocessor}{\#define\ RCC\_USART1CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ RCC\_CFGR3\_USART1SW\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00509}00509\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00517}\mbox{\hyperlink{group___r_c_c___i2_c1___clock___source_ga5645524b292048cfe127da02ba9b3df7}{00517}}\ \textcolor{preprocessor}{\#define\ RCC\_I2C1CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR3\_I2C1SW\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00518}\mbox{\hyperlink{group___r_c_c___i2_c1___clock___source_ga1a04c52a4f4665188e40cd7f4018ea3f}{00518}}\ \textcolor{preprocessor}{\#define\ RCC\_I2C1CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ RCC\_CFGR3\_I2C1SW\_SYSCLK}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00519}00519\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00526}\mbox{\hyperlink{group___r_c_c___m_c_o___index_ga152dd1ae9455e528526c4e23a817937b}{00526}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00527}\mbox{\hyperlink{group___r_c_c___m_c_o___index_gad9bc2abe13f0d3e62a5f9aa381927eb3}{00527}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_MCO1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00536}\mbox{\hyperlink{group___r_c_c___m_c_o___clock___source_ga725a16362f3324ef5866dc5a1ff07cf5}{00536}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_NOCLOCK\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO\_NOCLOCK}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00537}\mbox{\hyperlink{group___r_c_c___m_c_o___clock___source_ga4ada18d28374df66c1b6da16606c23d8}{00537}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO\_LSI}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00538}\mbox{\hyperlink{group___r_c_c___m_c_o___clock___source_gaa01b6cb196df3a4ad690f8bcaa4d0621}{00538}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO\_LSE}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00539}\mbox{\hyperlink{group___r_c_c___m_c_o___clock___source_gae8ca2959a1252ecd319843da02c79526}{00539}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO\_SYSCLK}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00540}\mbox{\hyperlink{group___r_c_c___m_c_o___clock___source_gad99c388c455852143220397db3730635}{00540}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00541}\mbox{\hyperlink{group___r_c_c___m_c_o___clock___source_ga5582d2ab152eb440a6cc3ae4833b043f}{00541}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO\_HSE}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00542}\mbox{\hyperlink{group___r_c_c___m_c_o___clock___source_ga5bf5e242943168d45ace0c547077e321}{00542}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_PLLCLK\_DIV2\ \ \ \ \ \ \ \ RCC\_CFGR\_MCO\_PLL}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00543}\mbox{\hyperlink{group___r_c_c___m_c_o___clock___source_gadbff3bcd8c7b213280f8078a6564d9fa}{00543}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_HSI14\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO\_HSI14}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00544}00544\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00552}\mbox{\hyperlink{group___r_c_c___interrupt_ga2b4ef277c1b71f96e0bef4b9a72fca94}{00552}}\ \textcolor{preprocessor}{\#define\ RCC\_IT\_LSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)RCC\_CIR\_LSIRDYF)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00553}\mbox{\hyperlink{group___r_c_c___interrupt_gad6b6e78a426850f595ef180d292a673d}{00553}}\ \textcolor{preprocessor}{\#define\ RCC\_IT\_LSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)RCC\_CIR\_LSERDYF)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00554}\mbox{\hyperlink{group___r_c_c___interrupt_ga69637e51b71f73f519c8c0a0613d042f}{00554}}\ \textcolor{preprocessor}{\#define\ RCC\_IT\_HSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)RCC\_CIR\_HSIRDYF)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00555}\mbox{\hyperlink{group___r_c_c___interrupt_gad13eaede352bca59611e6cae68665866}{00555}}\ \textcolor{preprocessor}{\#define\ RCC\_IT\_HSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)RCC\_CIR\_HSERDYF)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00556}\mbox{\hyperlink{group___r_c_c___interrupt_ga68d48e7811fb58f2649dce6cf0d823d9}{00556}}\ \textcolor{preprocessor}{\#define\ RCC\_IT\_PLLRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)RCC\_CIR\_PLLRDYF)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00557}\mbox{\hyperlink{group___r_c_c___interrupt_ga3b85dd0ddf5c816fad2bb2c149129c01}{00557}}\ \textcolor{preprocessor}{\#define\ RCC\_IT\_HSI14RDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)RCC\_CIR\_HSI14RDYF)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00558}00558\ \textcolor{preprocessor}{\#if\ defined(RCC\_CIR\_HSI48RDYF)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00559}00559\ \textcolor{preprocessor}{\#define\ RCC\_IT\_HSI48RDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)RCC\_CIR\_HSI48RDYF)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00560}00560\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00561}\mbox{\hyperlink{group___r_c_c___interrupt_ga9bb34a4912d2084dc1c0834eb53aa7a3}{00561}}\ \textcolor{preprocessor}{\#define\ RCC\_IT\_CSS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)RCC\_CIR\_CSSF)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00576}00576\ \textcolor{comment}{/*\ Flags\ in\ the\ CR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00577}\mbox{\hyperlink{group___r_c_c___flag_ga827d986723e7ce652fa733bb8184d216}{00577}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_HSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)((CR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CR\_HSIRDY\_BitNumber))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00578}\mbox{\hyperlink{group___r_c_c___flag_ga173edf47bec93cf269a0e8d0fec9997c}{00578}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_HSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)((CR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CR\_HSERDY\_BitNumber))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00579}\mbox{\hyperlink{group___r_c_c___flag_gaf82d8afb18d9df75db1d6c08b9c50046}{00579}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_PLLRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)((CR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CR\_PLLRDY\_BitNumber))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00580}00580\ \textcolor{comment}{/*\ Flags\ in\ the\ CR2\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00581}\mbox{\hyperlink{group___r_c_c___flag_ga8757cbfae2c0b6871d9e3ddedff95420}{00581}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_HSI14RDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)((CR2\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CR2\_HSI14RDY\_BitNumber))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00582}00582\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00583}00583\ \textcolor{comment}{/*\ Flags\ in\ the\ CSR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00584}\mbox{\hyperlink{group___r_c_c___flag_ga8c5e4992314d347597621bfe7ab10d72}{00584}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_LSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)((CSR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CSR\_LSIRDY\_BitNumber))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00585}00585\ \textcolor{preprocessor}{\#if\ \ \ defined(RCC\_CSR\_V18PWRRSTF)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00586}00586\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_V18PWRRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)((CSR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CSR\_V18PWRRSTF\_BitNumber))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00587}00587\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00588}\mbox{\hyperlink{group___r_c_c___flag_ga9bacaedece5c7cb6d9e52c1412e1a8ae}{00588}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_OBLRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)((CSR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CSR\_OBLRSTF\_BitNumber))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00589}\mbox{\hyperlink{group___r_c_c___flag_gabfc3ab5d4a8a94ec1c9f38794ce37ad6}{00589}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_PINRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)((CSR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CSR\_PINRSTF\_BitNumber))\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00590}\mbox{\hyperlink{group___r_c_c___flag_ga39ad309070f416720207eece5da7dc2c}{00590}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_PORRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)((CSR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CSR\_PORRSTF\_BitNumber))\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00591}\mbox{\hyperlink{group___r_c_c___flag_gaf7852615e9b19f0b2dbc8d08c7594b52}{00591}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_SFTRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)((CSR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CSR\_SFTRSTF\_BitNumber))\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00592}\mbox{\hyperlink{group___r_c_c___flag_gaac46bac8a97cf16635ff7ffc1e6c657f}{00592}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_IWDGRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)((CSR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CSR\_IWDGRSTF\_BitNumber))\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00593}\mbox{\hyperlink{group___r_c_c___flag_gaa80b60b2d497ccd7b7de1075009999a7}{00593}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_WWDGRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)((CSR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CSR\_WWDGRSTF\_BitNumber))\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00594}\mbox{\hyperlink{group___r_c_c___flag_ga67049531354aed7546971163d02c9920}{00594}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_LPWRRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)((CSR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CSR\_LPWRRSTF\_BitNumber))\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00596}00596\ \textcolor{comment}{/*\ Flags\ in\ the\ BDCR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00597}\mbox{\hyperlink{group___r_c_c___flag_gac9fb963db446c16e46a18908f7fe1927}{00597}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_LSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)((BDCR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_BDCR\_LSERDY\_BitNumber))\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00607}00607\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00608}00608\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00620}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___enable___disable_ga1fde58d775fd2458002df817a68f486e}{00620}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00621}00621\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00622}00622\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_GPIOAEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00623}00623\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00624}00624\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_GPIOAEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00625}00625\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00626}00626\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00627}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___enable___disable_ga5ad43f3f4d8163d40f7d402ef75d27c5}{00627}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00628}00628\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00629}00629\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_GPIOBEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00630}00630\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00631}00631\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_GPIOBEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00632}00632\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00633}00633\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00634}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___enable___disable_ga5ebfeb136612f370950f52306d29b6fd}{00634}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00635}00635\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00636}00636\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_GPIOCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00637}00637\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00638}00638\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_GPIOCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00639}00639\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00640}00640\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00641}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___enable___disable_ga84098c3c8735d401024a1fb762e9527f}{00641}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00642}00642\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00643}00643\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00644}00644\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00645}00645\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00646}00646\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00647}00647\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00648}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___enable___disable_ga5222bac3ebfec517c93055ae065303da}{00648}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00649}00649\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00650}00650\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00651}00651\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00652}00652\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00653}00653\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00654}00654\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00655}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___enable___disable_ga49fc2c82ba0753e462ea8eb91c634a98}{00655}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00656}00656\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00657}00657\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_DMA1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00658}00658\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00659}00659\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_DMA1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00660}00660\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00661}00661\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00662}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___enable___disable_ga93ba92ddc3fa1efc4d840a19795b6888}{00662}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00663}00663\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00664}00664\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_SRAMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00665}00665\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00666}00666\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_SRAMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00667}00667\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00668}00668\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00669}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___enable___disable_ga17a2870f308b7ccc5aba84d963484bac}{00669}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLITF\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00670}00670\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00671}00671\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_FLITFEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00672}00672\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00673}00673\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_FLITFEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00674}00674\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00675}00675\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00676}00676\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00677}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___enable___disable_ga7083e491e6a1e165d064d199304bd2f0}{00677}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHBENR\ \&=\ \string~(RCC\_AHBENR\_GPIOAEN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00678}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___enable___disable_ga60be1be419b57dafbbb93df67d68a424}{00678}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHBENR\ \&=\ \string~(RCC\_AHBENR\_GPIOBEN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00679}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___enable___disable_ga0fc90c25d35f9b5b5f66961505de1cd4}{00679}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHBENR\ \&=\ \string~(RCC\_AHBENR\_GPIOCEN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00680}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___enable___disable_ga84c2248eab0a30bd8f4912233abbf34a}{00680}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHBENR\ \&=\ \string~(RCC\_AHBENR\_GPIOFEN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00681}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___enable___disable_ga170a30954a78a81a8f9b381378e0c9af}{00681}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHBENR\ \&=\ \string~(RCC\_AHBENR\_CRCEN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00682}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___enable___disable_ga569dc8b9e178a8afab2664fdf87f46c5}{00682}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>AHBENR\ \&=\ \string~(RCC\_AHBENR\_DMA1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00683}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___enable___disable_ga429ce8eecde9788d3daf85226b5c171b}{00683}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>AHBENR\ \&=\ \string~(RCC\_AHBENR\_SRAMEN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00684}\mbox{\hyperlink{group___r_c_c___a_h_b___clock___enable___disable_ga3ecbf76738d7f2b8deb65847614f7574}{00684}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLITF\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHBENR\ \&=\ \string~(RCC\_AHBENR\_FLITFEN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00696}\mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_gad1edbd9407c814110f04c1a609a214e4}{00696}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>AHBENR\ \&\ (RCC\_AHBENR\_GPIOAEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00697}\mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga2fc8f9dc5f5b64c14c325c45ee301b4f}{00697}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>AHBENR\ \&\ (RCC\_AHBENR\_GPIOBEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00698}\mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga528029c120a0154dfd7cfd6159e8debe}{00698}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>AHBENR\ \&\ (RCC\_AHBENR\_GPIOCEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00699}\mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga5c997b15dc4bc3fd8e5b43193e4b1a2d}{00699}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>AHBENR\ \&\ (RCC\_AHBENR\_GPIOFEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00700}\mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga0e1b25cbf589c1c47c1d069e4c803d56}{00700}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ ((RCC-\/>AHBENR\ \&\ (RCC\_AHBENR\_CRCEN))\ \ \ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00701}\mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_gaab05e603c9cadd72e4b6397837b46cef}{00701}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ ((RCC-\/>AHBENR\ \&\ (RCC\_AHBENR\_DMA1EN))\ \ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00702}\mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga87efa23f18c79992ea64654c4d159f3b}{00702}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM\_IS\_CLK\_ENABLED()\ \ \ \ \ \ ((RCC-\/>AHBENR\ \&\ (RCC\_AHBENR\_SRAMEN))\ \ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00703}\mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga40f5675d8f45c678b8a2f43fca8f991e}{00703}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLITF\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>AHBENR\ \&\ (RCC\_AHBENR\_FLITFEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00704}\mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga2d73b007700fe1576c7965ce677148bd}{00704}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>AHBENR\ \&\ (RCC\_AHBENR\_GPIOAEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00705}\mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga9b9353035473ac5f144f6e5385c4bebb}{00705}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>AHBENR\ \&\ (RCC\_AHBENR\_GPIOBEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00706}\mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga5e939d98ecca025c028bd1d837b84c81}{00706}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>AHBENR\ \&\ (RCC\_AHBENR\_GPIOCEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00707}\mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga843a7fcc2441b978cadacbea548dff93}{00707}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>AHBENR\ \&\ (RCC\_AHBENR\_GPIOFEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00708}\mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga3d2645916b9ee9bad8c724a719c621d9}{00708}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ ((RCC-\/>AHBENR\ \&\ (RCC\_AHBENR\_CRCEN))\ \ \ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00709}\mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_gae89d94d6252c79e450623f69eb939ed6}{00709}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>AHBENR\ \&\ (RCC\_AHBENR\_DMA1EN))\ \ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00710}\mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_ga44b59a52419512fd34d2d87190bf39c8}{00710}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>AHBENR\ \&\ (RCC\_AHBENR\_SRAMEN))\ \ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00711}\mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_gaeab36991bb98be402aae3d70b0887658}{00711}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLITF\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>AHBENR\ \&\ (RCC\_AHBENR\_FLITFEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00723}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_gaf62d32fdde03df10072d856515692c8d}{00723}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00724}00724\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00725}00725\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00726}00726\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00727}00727\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00728}00728\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00729}00729\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00730}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga28c0bd63fbc7500f9c209ef42c0931b6}{00730}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00731}00731\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00732}00732\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00733}00733\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00734}00734\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00735}00735\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00736}00736\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00737}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_gab0c13cc10b36c32d750be226d2fda3b2}{00737}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00738}00738\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00739}00739\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_WWDGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00740}00740\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00741}00741\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_WWDGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00742}00742\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00743}00743\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00744}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_gaaeae5b9e93721dd4e34274600996baeb}{00744}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00745}00745\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00746}00746\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_I2C1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00747}00747\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00748}00748\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_I2C1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00749}00749\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00750}00750\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00751}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga6c7399cc977622172aeda52a86ceed92}{00751}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00752}00752\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00753}00753\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_PWREN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00754}00754\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00755}00755\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1ENR,\ RCC\_APB1ENR\_PWREN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00756}00756\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00757}00757\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00758}00758\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00759}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga9fb7035f007ec272b725e51018a36b23}{00759}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM3EN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00760}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga492911cce1e54350519e7793c897102b}{00760}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_DISABLE()\ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_TIM14EN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00761}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga6afa0a633cf2553743a494d97aa5b997}{00761}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_WWDGEN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00762}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga490a853eae72da96aad5379a6e939dd8}{00762}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CLK\_DISABLE()\ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_I2C1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00763}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_gaf3db86d2db2bad45732a742b6a91ea0b}{00763}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_CLK\_DISABLE()\ \ \ \ (RCC-\/>APB1ENR\ \&=\ \string~(RCC\_APB1ENR\_PWREN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00775}\mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_gaf6090239db6a8a6917b3f3accea15ed0}{00775}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM3EN))\ \ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00776}\mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_gaf40a1f6a134b09aaa211ad159e613d1a}{00776}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM14EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00777}\mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga9b26aff2638d1e0613b0ce0530f0cd48}{00777}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_WWDGEN))\ \ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00778}\mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga7570e5654fd61b44dabe0546e524c906}{00778}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_I2C1EN))\ \ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00779}\mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga850f4fd113303ed7322577ad023cf748}{00779}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_IS\_CLK\_ENABLED()\ \ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_PWREN))\ \ \ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00780}\mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga50f8e043a42eaf534c1efa2477078c0a}{00780}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM3EN))\ \ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00781}\mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga89072bbdf8efacb3d243c50711f60766}{00781}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED()\ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_TIM14EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00782}\mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga21d4e081c859ddccd4492343743bb245}{00782}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_WWDGEN))\ \ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00783}\mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga8868ab331b4bb14a1d5cc55c9133e4de}{00783}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_IS\_CLK\_DISABLED()\ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_I2C1EN))\ \ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00784}\mbox{\hyperlink{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga1019fdeb30eb4bcb23a0bea2278a94a2}{00784}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_IS\_CLK\_DISABLED()\ \ \ ((RCC-\/>APB1ENR\ \&\ (RCC\_APB1ENR\_PWREN))\ \ \ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00797}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_gafc3ffcbb86e4913ae336ba094ca199e1}{00797}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00798}00798\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00799}00799\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SYSCFGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00800}00800\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00801}00801\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SYSCFGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00802}00802\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00803}00803\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00804}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_gaa28c08d39ba2ec206a131f0861d7c1a1}{00804}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00805}00805\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00806}00806\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_ADC1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00807}00807\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00808}00808\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_ADC1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00809}00809\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00810}00810\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00811}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_gad693d7300ed7134b60bb1a645e762358}{00811}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00812}00812\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00813}00813\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00814}00814\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00815}00815\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00816}00816\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00817}00817\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00818}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_ga856c7460aa481976644736c703c6702d}{00818}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00819}00819\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00820}00820\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00821}00821\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00822}00822\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00823}00823\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00824}00824\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00825}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_ga9753b09f531d9d48d31abd4f74c26d26}{00825}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00826}00826\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00827}00827\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM16EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00828}00828\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00829}00829\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM16EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00830}00830\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00831}00831\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00832}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_ga983ec0b6719bbf98e40818a8e6817c58}{00832}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00833}00833\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00834}00834\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM17EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00835}00835\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00836}00836\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM17EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00837}00837\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00838}00838\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00839}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_ga932afe7cea6c567ad63e0f83308b9d3e}{00839}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00840}00840\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00841}00841\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_USART1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00842}00842\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00843}00843\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_USART1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00844}00844\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00845}00845\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00846}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_gaa9ce3b2ed26ac09b874d3a5d8c282a67}{00846}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DBGMCU\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00847}00847\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00848}00848\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_DBGMCUEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00849}00849\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00850}00850\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_DBGMCUEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00851}00851\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00852}00852\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00853}00853\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00854}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_gaf04a5f1f0d6d8577706022a866f4528e}{00854}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_CLK\_DISABLE()\ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SYSCFGEN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00855}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_ga80a9e4852bac07d3d9cc6390a361302a}{00855}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC1\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_ADC1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00856}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_gaa9eacfb8ee244074ec63dae0b9f621c2}{00856}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_TIM1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00857}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_gaf2ccb5c6b63a60deb6463cbc629c10fe}{00857}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_CLK\_DISABLE()\ \ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_SPI1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00858}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_ga4f23f7c1565e07731f200059c8ed4db9}{00858}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_CLK\_DISABLE()\ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_TIM16EN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00859}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_ga6c046db26bd6495179e6171dc6caeff3}{00859}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_CLK\_DISABLE()\ \ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_TIM17EN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00860}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_gae0050944298552e9f02f56ec8634f5a6}{00860}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CLK\_DISABLE()\ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_USART1EN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00861}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_gabe91adc2aacd167316a573d1101d50d2}{00861}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DBGMCU\_CLK\_DISABLE()\ (RCC-\/>APB2ENR\ \&=\ \string~(RCC\_APB2ENR\_DBGMCUEN))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00873}\mbox{\hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gad1ea95d1d5f3a2ecf2b903c4ed22e7c6}{00873}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SYSCFGEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00874}\mbox{\hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga66eb89f7d856d9107e814efc751e8996}{00874}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_ADC1EN))\ \ \ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00875}\mbox{\hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gad2b7c3a381d791c4ee728e303935832a}{00875}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM1EN))\ \ \ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00876}\mbox{\hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gab1787d7cdf591c099b8d96848aee835e}{00876}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI1EN))\ \ \ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00877}\mbox{\hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga52afd021e3f0970ce10549dbfb69abac}{00877}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_IS\_CLK\_ENABLED()\ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM16EN))\ \ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00878}\mbox{\hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga9cb697e01267c3ee783f0fabf3eefda1}{00878}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_IS\_CLK\_ENABLED()\ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM17EN))\ \ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00879}\mbox{\hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga59bd3cd20df76f885695fcdad1edce27}{00879}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_USART1EN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00880}\mbox{\hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gac4db3ae01be60abc0952bfe78b52d9e4}{00880}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DBGMCU\_IS\_CLK\_ENABLED()\ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_DBGMCUEN))\ !=\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00881}\mbox{\hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga9f32ce5d57fe1d7a4871552d2e9a5b0e}{00881}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SYSCFGEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00882}\mbox{\hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gac9f006a3c1b75c06270f0ae5a2c3ed07}{00882}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_ADC1EN))\ \ \ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00883}\mbox{\hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga7116893adbb7fc144102af49de55350b}{00883}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM1EN))\ \ \ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00884}\mbox{\hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gabd506be27916f029d2214e88bc48f6df}{00884}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_SPI1EN))\ \ \ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00885}\mbox{\hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga55adb9971771c35d36a549a1948b7b1e}{00885}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM16EN))\ \ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00886}\mbox{\hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gaf55e3121b3ce93da44a1ac83f3cdac8a}{00886}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_TIM17EN))\ \ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00887}\mbox{\hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga22c9d59ac6062298a71eed0d6a4a9afd}{00887}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_USART1EN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00888}\mbox{\hyperlink{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gaa14919a8c412f7cd388bbb44800ba5d7}{00888}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DBGMCU\_IS\_CLK\_DISABLED()\ \ \ \ ((RCC-\/>APB2ENR\ \&\ (RCC\_APB2ENR\_DBGMCUEN))\ ==\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00897}\mbox{\hyperlink{group___r_c_c___a_h_b___force___release___reset_ga70ac7ee64a7f1911e3c89d54efb13695}{00897}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>AHBRSTR\ =\ 0xFFFFFFFFU)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00898}\mbox{\hyperlink{group___r_c_c___a_h_b___force___release___reset_gab329bd497cccffd979bcca9fd42bbc79}{00898}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_FORCE\_RESET()\ \ \ (RCC-\/>AHBRSTR\ |=\ (RCC\_AHBRSTR\_GPIOARST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00899}\mbox{\hyperlink{group___r_c_c___a_h_b___force___release___reset_ga3b89be9638638ffce3ebd4f08a3b64cf}{00899}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_FORCE\_RESET()\ \ \ (RCC-\/>AHBRSTR\ |=\ (RCC\_AHBRSTR\_GPIOBRST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00900}\mbox{\hyperlink{group___r_c_c___a_h_b___force___release___reset_ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0}{00900}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_FORCE\_RESET()\ \ \ (RCC-\/>AHBRSTR\ |=\ (RCC\_AHBRSTR\_GPIOCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00901}\mbox{\hyperlink{group___r_c_c___a_h_b___force___release___reset_gaddfca42e493e7c163e9decf0462183df}{00901}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_FORCE\_RESET()\ \ \ (RCC-\/>AHBRSTR\ |=\ (RCC\_AHBRSTR\_GPIOFRST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00902}00902\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00903}\mbox{\hyperlink{group___r_c_c___a_h_b___force___release___reset_gab9a849fdb7ef7ea4021af51799b474d7}{00903}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB\_RELEASE\_RESET()\ \ \ (RCC-\/>AHBRSTR\ =\ 0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00904}\mbox{\hyperlink{group___r_c_c___a_h_b___force___release___reset_gad56e47c2eacd972491f94296053d0cc3}{00904}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_RELEASE\_RESET()\ (RCC-\/>AHBRSTR\ \&=\ \string~(RCC\_AHBRSTR\_GPIOARST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00905}\mbox{\hyperlink{group___r_c_c___a_h_b___force___release___reset_gaf03da3b36478071844fbd77df618a686}{00905}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_RELEASE\_RESET()\ (RCC-\/>AHBRSTR\ \&=\ \string~(RCC\_AHBRSTR\_GPIOBRST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00906}\mbox{\hyperlink{group___r_c_c___a_h_b___force___release___reset_ga1df0e3536d3450435bdccdbe9c878736}{00906}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_RELEASE\_RESET()\ (RCC-\/>AHBRSTR\ \&=\ \string~(RCC\_AHBRSTR\_GPIOCRST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00907}\mbox{\hyperlink{group___r_c_c___a_h_b___force___release___reset_ga9f9a67f57c0ca219d0cf0c2e07114f27}{00907}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_RELEASE\_RESET()\ (RCC-\/>AHBRSTR\ \&=\ \string~(RCC\_AHBRSTR\_GPIOFRST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00916}\mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga6f6e7048eca1abd1be132027f5b79465}{00916}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB1\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ =\ 0xFFFFFFFFU)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00917}\mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga80ff127f3c25bde58ee5c1f224e2dca4}{00917}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00918}\mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_gaee5b3b45c9e419c7dc2815fea8ca131f}{00918}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_TIM14RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00919}\mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_gaf60e74dcb0fdadafd6b4762aa81fc409}{00919}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_WWDGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00920}\mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga551c171f88af86ca985db634ac9e3275}{00920}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_I2C1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00921}\mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_gaf454341fae45fdfacfea2f45c07ce3e0}{00921}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_FORCE\_RESET()\ \ \ \ \ \ (RCC-\/>APB1RSTR\ |=\ (RCC\_APB1RSTR\_PWRRST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00922}00922\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00923}\mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga9d0742ab271ace3dbe1a4e83de3d017b}{00923}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB1\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ =\ 0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00924}\mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga27cf9c39217fff6ae9bce2285d9aff8c}{00924}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM3RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00925}\mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga241bf274a6fba46a49b50aedaf1e08d3}{00925}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_RELEASE\_RESET()\ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_TIM14RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00926}\mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga63fa37b173c2c1d9249389148f96e5f1}{00926}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_WWDGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00927}\mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga87cc8c2107c1d0820cc1f7e2aeb1aeb9}{00927}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_RELEASE\_RESET()\ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_I2C1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00928}\mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_gaaa5a340d38d50e508243f48bbb47dd32}{00928}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_RELEASE\_RESET()\ \ \ \ (RCC-\/>APB1RSTR\ \&=\ \string~(RCC\_APB1RSTR\_PWRRST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00937}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga8788da8c644ad0cc54912baede7d49b4}{00937}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB2\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ =\ 0xFFFFFFFFU)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00938}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga143ff27d8f59a39732efd79539e3765a}{00938}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SYSCFGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00939}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga6176fa4f52de6ebf932d99a4d611634d}{00939}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC1\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_ADC1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00940}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_gac423d6a52fa42423119844e4a7d68c7b}{00940}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_TIM1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00941}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga87e6bc588fa1d5ce3928d2fd2a3156a4}{00941}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_SPI1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00942}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga5db01cf30bf3c5c7fc0b42220f4c70ad}{00942}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_USART1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00943}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga08cdf6a4295cfb02eae6a70aecf2e3ee}{00943}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_TIM16RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00944}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga829f154bfefa2317311c97650f1264aa}{00944}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_FORCE\_RESET()\ \ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_TIM17RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00945}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_gaf709749ed0e15e1fd1cb0dbe59d65fc5}{00945}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DBGMCU\_FORCE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ |=\ (RCC\_APB2RSTR\_DBGMCURST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00946}00946\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00947}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_gae1e413d623154942d5bbe89769161ece}{00947}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB2\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ =\ 0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00948}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga56de80d50f5ab276ebdeee16a0e2a31b}{00948}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_RELEASE\_RESET()\ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SYSCFGRST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00949}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga681299b233339aa39a30fa5589cac5bc}{00949}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC1\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_ADC1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00950}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga1857f223177c9548ce1bae9753e0a7b4}{00950}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_TIM1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00951}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_gad7b4bc8c8a9146529a175c45eecf25e5}{00951}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_RELEASE\_RESET()\ \ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_SPI1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00952}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga243061674e38d05d222697046d43813a}{00952}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_RELEASE\_RESET()\ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_USART1RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00953}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_gaccce3b7168e4357d179cb5c978a7bfe6}{00953}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_RELEASE\_RESET()\ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_TIM16RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00954}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga48ebe709fd10e1594c70752a05644a85}{00954}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_RELEASE\_RESET()\ \ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_TIM17RST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00955}\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga7877d0686f800a9374499abbddbda159}{00955}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DBGMCU\_RELEASE\_RESET()\ (RCC-\/>APB2RSTR\ \&=\ \string~(RCC\_APB2RSTR\_DBGMCURST))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00973}\mbox{\hyperlink{group___r_c_c___h_s_i___configuration_gaab944f562b53fc74bcc0e4958388fd42}{00973}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI\_ENABLE()\ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSION)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00974}\mbox{\hyperlink{group___r_c_c___h_s_i___configuration_ga0c0dc8bc0ef58703782f45b4e487c031}{00974}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI\_DISABLE()\ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSION)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00975}00975\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00983}\mbox{\hyperlink{group___r_c_c___h_s_i___configuration_ga36991d340af7ad14b79f204c748b0e3e}{00983}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST(\_HSICALIBRATIONVALUE\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00984}00984\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CR,\ RCC\_CR\_HSITRIM,\ (uint32\_t)(\_HSICALIBRATIONVALUE\_)\ <<\ RCC\_CR\_HSITRIM\_BitNumber)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00985}00985\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l00999}\mbox{\hyperlink{group___r_c_c___l_s_i___configuration_ga560de8b8991db4a296de878a7a8aa58b}{00999}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSI\_ENABLE()\ SET\_BIT(RCC-\/>CSR,\ RCC\_CSR\_LSION)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01000}01000\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01006}\mbox{\hyperlink{group___r_c_c___l_s_i___configuration_ga4f96095bb4acda60b7f66d5d927da181}{01006}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSI\_DISABLE()\ CLEAR\_BIT(RCC-\/>CSR,\ RCC\_CSR\_LSION)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01007}01007\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01038}\mbox{\hyperlink{group___r_c_c___h_s_e___configuration_gaa3d98648399f15d02645ef84f6ca8e4b}{01038}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSE\_CONFIG(\_\_STATE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01039}01039\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01040}01040\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ if\ ((\_\_STATE\_\_)\ ==\ RCC\_HSE\_ON)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01041}01041\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01042}01042\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEON);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01043}01043\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01044}01044\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ if\ ((\_\_STATE\_\_)\ ==\ RCC\_HSE\_OFF)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01045}01045\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01046}01046\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEON);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01047}01047\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEBYP);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01048}01048\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01049}01049\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ if\ ((\_\_STATE\_\_)\ ==\ RCC\_HSE\_BYPASS)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01050}01050\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01051}01051\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEBYP);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01052}01052\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEON);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01053}01053\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01054}01054\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01055}01055\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01056}01056\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEON);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01057}01057\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEBYP);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01058}01058\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01059}01059\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01060}01060\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01069}\mbox{\hyperlink{group___r_c_c___h_s_e___configuration_gafc6bfe4fd172ea49871172fa137b60e0}{01069}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSE\_PREDIV\_CONFIG(\_\_HSE\_PREDIV\_VALUE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01070}01070\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CFGR2,\ RCC\_CFGR2\_PREDIV,\ (uint32\_t)(\_\_HSE\_PREDIV\_VALUE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01071}01071\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01097}\mbox{\hyperlink{group___r_c_c___l_s_e___configuration_ga6b2b48f429e347c1c9c469122c64798b}{01097}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSE\_CONFIG(\_\_STATE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01098}01098\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01099}01099\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ if\ ((\_\_STATE\_\_)\ ==\ RCC\_LSE\_ON)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01100}01100\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01101}01101\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEON);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01102}01102\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01103}01103\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ if\ ((\_\_STATE\_\_)\ ==\ RCC\_LSE\_OFF)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01104}01104\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01105}01105\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEON);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01106}01106\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEBYP);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01107}01107\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01108}01108\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ if\ ((\_\_STATE\_\_)\ ==\ RCC\_LSE\_BYPASS)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01109}01109\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01110}01110\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEBYP);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01111}01111\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEON);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01112}01112\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01113}01113\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01114}01114\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01115}01115\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEON);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01116}01116\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEBYP);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01117}01117\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01118}01118\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01119}01119\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01134}\mbox{\hyperlink{group___r_c_c___h_s_i14___configuration_gae918e3236290b9f03f6bd7dc192dceae}{01134}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI14\_ENABLE()\ \ SET\_BIT(RCC-\/>CR2,\ RCC\_CR2\_HSI14ON)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01135}01135\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01143}\mbox{\hyperlink{group___r_c_c___h_s_i14___configuration_ga55588a95af70bea78b741ac53ecd4110}{01143}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI14\_DISABLE()\ CLEAR\_BIT(RCC-\/>CR2,\ RCC\_CR2\_HSI14ON)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01144}01144\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01147}\mbox{\hyperlink{group___r_c_c___h_s_i14___configuration_ga34755f0502ea1ee4d6a80abefc4156a4}{01147}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI14ADC\_ENABLE()\ \ CLEAR\_BIT(RCC-\/>CR2,\ RCC\_CR2\_HSI14DIS)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01148}01148\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01151}\mbox{\hyperlink{group___r_c_c___h_s_i14___configuration_gae157dfee3a911f84a68d420e61359a68}{01151}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI14ADC\_DISABLE()\ SET\_BIT(RCC-\/>CR2,\ RCC\_CR2\_HSI14DIS)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01152}01152\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01160}\mbox{\hyperlink{group___r_c_c___h_s_i14___configuration_ga50813225c13400010fba77b1b67783f4}{01160}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI14\_CALIBRATIONVALUE\_ADJUST(\_\_HSI14CALIBRATIONVALUE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01161}01161\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CR2,\ RCC\_CR2\_HSI14TRIM,\ (uint32\_t)(\_\_HSI14CALIBRATIONVALUE\_\_)\ <<\ RCC\_HSI14TRIM\_BIT\_NUMBER)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01178}\mbox{\hyperlink{group___r_c_c___u_s_a_r_tx___clock___config_gad24b5e0af45000967f8fc72f2d1ee8b4}{01178}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CONFIG(\_\_USART1CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01179}01179\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CFGR3,\ RCC\_CFGR3\_USART1SW,\ (uint32\_t)(\_\_USART1CLKSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01180}01180\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01188}\mbox{\hyperlink{group___r_c_c___u_s_a_r_tx___clock___config_gaf6ff545446befd6af48cd5108e8fbc2e}{01188}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_USART1\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>CFGR3,\ RCC\_CFGR3\_USART1SW)))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01189}01189\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01204}\mbox{\hyperlink{group___r_c_c___i2_cx___clock___config_gaa6b4549872ed37d14913c6e0bd91a671}{01204}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CONFIG(\_\_I2C1CLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01205}01205\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CFGR3,\ RCC\_CFGR3\_I2C1SW,\ (uint32\_t)(\_\_I2C1CLKSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01206}01206\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01212}\mbox{\hyperlink{group___r_c_c___i2_cx___clock___config_gab9372aa811e622a602d2b3657790c8e7}{01212}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2C1\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>CFGR3,\ RCC\_CFGR3\_I2C1SW)))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01227}\mbox{\hyperlink{group___r_c_c___p_l_l___configuration_gaaf196a2df41b0bcbc32745c2b218e696}{01227}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_ENABLE()\ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_PLLON)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01228}01228\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01232}\mbox{\hyperlink{group___r_c_c___p_l_l___configuration_ga718a6afcb1492cc2796be78445a7d5ab}{01232}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_DISABLE()\ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_PLLON)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01233}01233\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01248}\mbox{\hyperlink{group___r_c_c___p_l_l___configuration_gada29b788cc3bffb6438d6beef9c2b6f5}{01248}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_CONFIG(\_\_RCC\_PLLSOURCE\_\_\ ,\ \_\_PREDIV\_\_,\ \_\_PLLMUL\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01249}01249\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01250}01250\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CFGR2,\ RCC\_CFGR2\_PREDIV,\ (\_\_PREDIV\_\_));\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01251}01251\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CFGR,\ RCC\_CFGR\_PLLMUL\ |\ RCC\_CFGR\_PLLSRC,\ (uint32\_t)((\_\_PLLMUL\_\_)|(\_\_RCC\_PLLSOURCE\_\_)));\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01252}01252\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01253}01253\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01254}01254\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01260}\mbox{\hyperlink{group___r_c_c___p_l_l___configuration_ga3ea1390f8124e2b3b8d53e95541d6e53}{01260}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>CFGR,\ RCC\_CFGR\_PLLSRC)))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01261}01261\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01278}\mbox{\hyperlink{group___r_c_c___get___clock__source_gaa29be28740b3d480e83efbc2e695c1b8}{01278}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCLK\_CONFIG(\_\_SYSCLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01279}01279\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CFGR,\ RCC\_CFGR\_SW,\ (\_\_SYSCLKSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01280}01280\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01288}\mbox{\hyperlink{group___r_c_c___get___clock__source_gac99c2453d9e77c8b457acc0210e754c2}{01288}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE()\ \ \ \ \ \ \ \ \ ((uint32\_t)(RCC-\/>CFGR\ \&\ RCC\_CFGR\_SWS))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01289}01289\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01298}01298\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_MCOPRE)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01355}01355\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01371}01371\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01372}01372\ \textcolor{preprocessor}{\#if\ \ \ defined(RCC\_CFGR\_MCOPRE)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01373}01373\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MCO1\_CONFIG(\_\_MCOCLKSOURCE\_\_,\ \_\_MCODIV\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01374}01374\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CFGR,\ (RCC\_CFGR\_MCO\ |\ RCC\_CFGR\_MCOPRE),\ ((\_\_MCOCLKSOURCE\_\_)\ |\ (\_\_MCODIV\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01375}01375\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01376}01376\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01377}\mbox{\hyperlink{group___r_c_c_ex___m_c_ox___clock___config_ga7e5f7f1efc92794b6f0e96068240b45e}{01377}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MCO1\_CONFIG(\_\_MCOCLKSOURCE\_\_,\ \_\_MCODIV\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01378}01378\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CFGR,\ RCC\_CFGR\_MCO,\ (\_\_MCOCLKSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01379}01379\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01380}01380\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01381}01381\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01412}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___configuration_ga2d6c4c7e951bfd007d26988fbfe6eaa4}{01412}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_CONFIG(\_\_RTC\_CLKSOURCE\_\_)\ MODIFY\_REG(RCC-\/>BDCR,\ RCC\_BDCR\_RTCSEL,\ (\_\_RTC\_CLKSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01413}01413\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01421}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___configuration_gad40d00ff1c984ebd011ea9f6e7f93c44}{01421}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_RTC\_SOURCE()\ (READ\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_RTCSEL))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01422}01422\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01426}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___configuration_gab7cc36427c31da645a0e38e181f8ce0f}{01426}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_ENABLE()\ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_RTCEN)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01427}01427\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01431}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___configuration_gaab5eeb81fc9f0c8d4450069f7a751855}{01431}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_DISABLE()\ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_RTCEN)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01432}01432\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01437}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___configuration_ga3bf7da608ff985873ca8e248fb1dc4f0}{01437}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BACKUPRESET\_FORCE()\ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_BDRST)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01438}01438\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01441}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___configuration_ga14f32622c65f4ae239ba8cb00d510321}{01441}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BACKUPRESET\_RELEASE()\ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_BDRST)\ }}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01442}01442\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01477}\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga180fb20a37b31a6e4f7e59213a6c0405}{01477}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ENABLE\_IT(\_\_INTERRUPT\_\_)\ (*(\_\_IO\ uint8\_t\ *)\ RCC\_CIR\_BYTE1\_ADDRESS\ |=\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01478}01478\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01504}\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gafc4df8cd4df0a529d11f18bf1f7e9f50}{01504}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DISABLE\_IT(\_\_INTERRUPT\_\_)\ (*(\_\_IO\ uint8\_t\ *)\ RCC\_CIR\_BYTE1\_ADDRESS\ \&=\ (uint8\_t)(\string~(\_\_INTERRUPT\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01505}01505\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01532}\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga9d8ab157f58045b8daf8136bee54f139}{01532}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CLEAR\_IT(\_\_INTERRUPT\_\_)\ (*(\_\_IO\ uint8\_t\ *)\ RCC\_CIR\_BYTE2\_ADDRESS\ =\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01533}01533\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01561}\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga134af980b892f362c05ae21922cd828d}{01561}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_IT(\_\_INTERRUPT\_\_)\ ((RCC-\/>CIR\ \&\ (\_\_INTERRUPT\_\_))\ ==\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01562}01562\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01567}\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gaf28c11b36035ef1e27883ff7ee2c46b0}{01567}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CLEAR\_RESET\_FLAGS()\ (RCC-\/>CSR\ |=\ RCC\_CSR\_RMVF)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01568}01568\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01609}\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{01609}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_FLAG(\_\_FLAG\_\_)\ (((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ CR\_REG\_INDEX)?\ RCC-\/>CR\ :\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01610}01610\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ CR2\_REG\_INDEX)?\ RCC-\/>CR2\ :\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01611}01611\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ BDCR\_REG\_INDEX)\ ?\ RCC-\/>BDCR\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01612}01612\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC-\/>CSR)\ \&\ (1U\ <<\ ((\_\_FLAG\_\_)\ \&\ RCC\_FLAG\_MASK)))}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01613}01613\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01622}01622\ \textcolor{comment}{/*\ Include\ RCC\ HAL\ Extension\ module\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01623}01623\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f0xx__hal__rcc__ex_8h}{stm32f0xx\_hal\_rcc\_ex.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01624}01624\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01625}01625\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01634}01634\ \textcolor{comment}{/*\ Initialization\ and\ de-\/initialization\ functions\ \ ******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01635}\mbox{\hyperlink{group___r_c_c___exported___functions___group1_ga064f7d9878ecdc1d4852cba2b9e6a52e}{01635}}\ \mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___r_c_c___exported___functions___group1_ga064f7d9878ecdc1d4852cba2b9e6a52e}{HAL\_RCC\_DeInit}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01636}\mbox{\hyperlink{group___r_c_c___exported___functions___group1_ga9c504088722e03830df6caad932ad06b}{01636}}\ \mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___r_c_c___exported___functions___group1_ga9c504088722e03830df6caad932ad06b}{HAL\_RCC\_OscConfig}}(\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}}\ \ *RCC\_OscInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01637}\mbox{\hyperlink{group___r_c_c___exported___functions___group1_gad0a4b5c7459219fafc15f3f867563ef3}{01637}}\ \mbox{\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___r_c_c___exported___functions___group1_gad0a4b5c7459219fafc15f3f867563ef3}{HAL\_RCC\_ClockConfig}}(\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\_ClkInitTypeDef}}\ \ *RCC\_ClkInitStruct,\ uint32\_t\ FLatency);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01638}01638\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01647}01647\ \textcolor{comment}{/*\ Peripheral\ Control\ functions\ \ ************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01648}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga9de46b9c4ecdb1a5e34136b051a6132c}{01648}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga9de46b9c4ecdb1a5e34136b051a6132c}{HAL\_RCC\_MCOConfig}}(uint32\_t\ RCC\_MCOx,\ uint32\_t\ RCC\_MCOSource,\ uint32\_t\ RCC\_MCODiv);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01649}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_gaa0f440ce71c18e95b12b2044cc044bea}{01649}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gaa0f440ce71c18e95b12b2044cc044bea}{HAL\_RCC\_EnableCSS}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01650}01650\ \textcolor{comment}{/*\ CSS\ NMI\ IRQ\ handler\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01651}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga0c124cf403362750513cae7fb6e6b195}{01651}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga0c124cf403362750513cae7fb6e6b195}{HAL\_RCC\_NMI\_IRQHandler}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01652}01652\ \textcolor{comment}{/*\ User\ Callbacks\ in\ non\ blocking\ mode\ (IT\ mode)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01653}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_gaa05b9157de5a48617bd06eb6aafa68aa}{01653}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gaa05b9157de5a48617bd06eb6aafa68aa}{HAL\_RCC\_CSSCallback}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01654}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_gac2f9cf8f56fd7b22c62ddf32aa5ee3fb}{01654}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gac2f9cf8f56fd7b22c62ddf32aa5ee3fb}{HAL\_RCC\_DisableCSS}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01655}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga887cafe88b21a059061b077a1e3fa7d8}{01655}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga887cafe88b21a059061b077a1e3fa7d8}{HAL\_RCC\_GetSysClockFreq}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01656}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga38d6c5c7a5d8758849912c9aa0a2156d}{01656}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga38d6c5c7a5d8758849912c9aa0a2156d}{HAL\_RCC\_GetHCLKFreq}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01657}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_gab3042d8ac5703ac696cabf0ee461c599}{01657}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gab3042d8ac5703ac696cabf0ee461c599}{HAL\_RCC\_GetPCLK1Freq}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01658}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_gae2f9413fc447c2d7d6af3a8669c77b36}{01658}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gae2f9413fc447c2d7d6af3a8669c77b36}{HAL\_RCC\_GetOscConfig}}(\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}}\ \ *RCC\_OscInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01659}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_gabc95375dfca279d88b9ded9d063d2323}{01659}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gabc95375dfca279d88b9ded9d063d2323}{HAL\_RCC\_GetClockConfig}}(\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\_ClkInitTypeDef}}\ \ *RCC\_ClkInitStruct,\ uint32\_t\ *pFLatency);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01660}01660\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01677}01677\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01678}01678\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01679}01679\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01680}01680\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01681}01681\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32F0xx\_HAL\_RCC\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01682}01682\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__rcc_8h_source_l01683}01683\ }

\end{DoxyCode}
