INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Labs/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Labs/lab03/lab03.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Labs/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Labs/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instruction' is not allowed [D:/Github/Computer-Architecture/Labs/lab05/lab05.srcs/sources_1/new/InstMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Labs/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Labs/lab05/lab05.srcs/sources_1/new/Mux_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Labs/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
WARNING: [VRFC 10-3380] identifier 'i' is used before its declaration [D:/Github/Computer-Architecture/Labs/lab04/lab04.srcs/sources_1/new/Registers.v:65]
WARNING: [VRFC 10-3380] identifier 'i' is used before its declaration [D:/Github/Computer-Architecture/Labs/lab04/lab04.srcs/sources_1/new/Registers.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Labs/lab06/lab06.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Labs/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Labs/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Labs/lab06/lab06.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/Computer-Architecture/Labs/lab06/lab06.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
