{"Source Block": ["hdl/library/axi_dmac/axi_dmac.v@271:281@HdlIdDef", "reg [DMA_LENGTH_WIDTH-1:0] up_dma_dest_stride = 'h00;\nreg up_dma_cyclic = CYCLIC;\nwire up_dma_sync_transfer_start = SYNC_TRANSFER_START ? 1'b1 : 1'b0;\n\n// ID signals from the DMAC, just for debugging\nwire [2:0] dest_request_id;\nwire [2:0] dest_data_id;\nwire [2:0] dest_address_id;\nwire [2:0] dest_response_id;\nwire [2:0] src_request_id;\nwire [2:0] src_data_id;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac.v@272:282", "reg up_dma_cyclic = CYCLIC;\nwire up_dma_sync_transfer_start = SYNC_TRANSFER_START ? 1'b1 : 1'b0;\n\n// ID signals from the DMAC, just for debugging\nwire [2:0] dest_request_id;\nwire [2:0] dest_data_id;\nwire [2:0] dest_address_id;\nwire [2:0] dest_response_id;\nwire [2:0] src_request_id;\nwire [2:0] src_data_id;\nwire [2:0] src_address_id;\n"], ["hdl/library/axi_dmac/axi_dmac.v@275:285", "// ID signals from the DMAC, just for debugging\nwire [2:0] dest_request_id;\nwire [2:0] dest_data_id;\nwire [2:0] dest_address_id;\nwire [2:0] dest_response_id;\nwire [2:0] src_request_id;\nwire [2:0] src_data_id;\nwire [2:0] src_address_id;\nwire [2:0] src_response_id;\nwire [7:0] dbg_status;\n\n"], ["hdl/library/axi_dmac/axi_dmac.v@276:286", "wire [2:0] dest_request_id;\nwire [2:0] dest_data_id;\nwire [2:0] dest_address_id;\nwire [2:0] dest_response_id;\nwire [2:0] src_request_id;\nwire [2:0] src_data_id;\nwire [2:0] src_address_id;\nwire [2:0] src_response_id;\nwire [7:0] dbg_status;\n\nassign m_dest_axi_araddr = 'd0;\n"], ["hdl/library/axi_dmac/axi_dmac.v@273:283", "wire up_dma_sync_transfer_start = SYNC_TRANSFER_START ? 1'b1 : 1'b0;\n\n// ID signals from the DMAC, just for debugging\nwire [2:0] dest_request_id;\nwire [2:0] dest_data_id;\nwire [2:0] dest_address_id;\nwire [2:0] dest_response_id;\nwire [2:0] src_request_id;\nwire [2:0] src_data_id;\nwire [2:0] src_address_id;\nwire [2:0] src_response_id;\n"], ["hdl/library/axi_dmac/axi_dmac.v@274:284", "\n// ID signals from the DMAC, just for debugging\nwire [2:0] dest_request_id;\nwire [2:0] dest_data_id;\nwire [2:0] dest_address_id;\nwire [2:0] dest_response_id;\nwire [2:0] src_request_id;\nwire [2:0] src_data_id;\nwire [2:0] src_address_id;\nwire [2:0] src_response_id;\nwire [7:0] dbg_status;\n"], ["hdl/library/axi_dmac/axi_dmac.v@268:278", "reg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_y_length = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_src_stride = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_dest_stride = 'h00;\nreg up_dma_cyclic = CYCLIC;\nwire up_dma_sync_transfer_start = SYNC_TRANSFER_START ? 1'b1 : 1'b0;\n\n// ID signals from the DMAC, just for debugging\nwire [2:0] dest_request_id;\nwire [2:0] dest_data_id;\nwire [2:0] dest_address_id;\n"]], "Diff Content": {"Delete": [[276, "wire [2:0] dest_request_id;\n"]], "Add": []}}