// Seed: 998942988
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout uwire id_2;
  inout wire id_1;
  assign id_2 = 1;
  parameter id_4 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd32,
    parameter id_8 = 32'd60
) (
    output uwire id_0,
    output wire  id_1,
    input  tri   _id_2,
    output tri   id_3
);
  wire [-1 : ~  id_2] id_5, id_6;
  integer id_7;
  ;
  parameter id_8 = 1'b0;
  assign id_6 = id_5;
  assign id_7 = ~-1;
  logic id_9;
  ;
  assign id_0 = -1'b0;
  assign id_0 = id_6;
  assign id_6 = id_7;
  wire [id_8 : -1] id_10;
  module_0 modCall_1 (
      id_5,
      id_9,
      id_5
  );
endmodule
