Classic Timing Analyzer report for cz_jcq
Wed Jan 03 21:05:35 2018
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                         ;
+------------------------------+-------+---------------+-------------+----------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From     ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+----------+----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.831 ns    ; en       ; z_o~reg0 ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.871 ns    ; c_o~reg0 ; c_o      ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.296 ns   ; z_i      ; z_o~reg0 ; --         ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;             ;          ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+----------+----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------+
; tsu                                                            ;
+-------+--------------+------------+------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To       ; To Clock ;
+-------+--------------+------------+------+----------+----------+
; N/A   ; None         ; 3.831 ns   ; en   ; c_o~reg0 ; CLK      ;
; N/A   ; None         ; 3.831 ns   ; en   ; z_o~reg0 ; CLK      ;
; N/A   ; None         ; 2.628 ns   ; c_i  ; c_o~reg0 ; CLK      ;
; N/A   ; None         ; 2.535 ns   ; z_i  ; z_o~reg0 ; CLK      ;
+-------+--------------+------------+------+----------+----------+


+-----------------------------------------------------------------+
; tco                                                             ;
+-------+--------------+------------+----------+-----+------------+
; Slack ; Required tco ; Actual tco ; From     ; To  ; From Clock ;
+-------+--------------+------------+----------+-----+------------+
; N/A   ; None         ; 6.871 ns   ; c_o~reg0 ; c_o ; CLK        ;
; N/A   ; None         ; 5.592 ns   ; z_o~reg0 ; z_o ; CLK        ;
+-------+--------------+------------+----------+-----+------------+


+----------------------------------------------------------------------+
; th                                                                   ;
+---------------+-------------+-----------+------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To       ; To Clock ;
+---------------+-------------+-----------+------+----------+----------+
; N/A           ; None        ; -2.296 ns ; z_i  ; z_o~reg0 ; CLK      ;
; N/A           ; None        ; -2.389 ns ; c_i  ; c_o~reg0 ; CLK      ;
; N/A           ; None        ; -3.592 ns ; en   ; c_o~reg0 ; CLK      ;
; N/A           ; None        ; -3.592 ns ; en   ; z_o~reg0 ; CLK      ;
+---------------+-------------+-----------+------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jan 03 21:05:34 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cz_jcq -c cz_jcq --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: No valid register-to-register data paths exist for clock "CLK"
Info: tsu for register "c_o~reg0" (data pin = "en", clock pin = "CLK") is 3.831 ns
    Info: + Longest pin to register delay is 6.191 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA11; Fanout = 2; PIN Node = 'en'
        Info: 2: + IC(4.636 ns) + CELL(0.746 ns) = 6.191 ns; Loc. = LCFF_X15_Y18_N19; Fanout = 1; REG Node = 'c_o~reg0'
        Info: Total cell delay = 1.555 ns ( 25.12 % )
        Info: Total interconnect delay = 4.636 ns ( 74.88 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.450 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.635 ns) + CELL(0.618 ns) = 2.450 ns; Loc. = LCFF_X15_Y18_N19; Fanout = 1; REG Node = 'c_o~reg0'
        Info: Total cell delay = 1.472 ns ( 60.08 % )
        Info: Total interconnect delay = 0.978 ns ( 39.92 % )
Info: tco from clock "CLK" to destination pin "c_o" through register "c_o~reg0" is 6.871 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.450 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.635 ns) + CELL(0.618 ns) = 2.450 ns; Loc. = LCFF_X15_Y18_N19; Fanout = 1; REG Node = 'c_o~reg0'
        Info: Total cell delay = 1.472 ns ( 60.08 % )
        Info: Total interconnect delay = 0.978 ns ( 39.92 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.327 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y18_N19; Fanout = 1; REG Node = 'c_o~reg0'
        Info: 2: + IC(2.173 ns) + CELL(2.154 ns) = 4.327 ns; Loc. = PIN_F1; Fanout = 0; PIN Node = 'c_o'
        Info: Total cell delay = 2.154 ns ( 49.78 % )
        Info: Total interconnect delay = 2.173 ns ( 50.22 % )
Info: th for register "z_o~reg0" (data pin = "z_i", clock pin = "CLK") is -2.296 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.450 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.635 ns) + CELL(0.618 ns) = 2.450 ns; Loc. = LCFF_X15_Y18_N17; Fanout = 1; REG Node = 'z_o~reg0'
        Info: Total cell delay = 1.472 ns ( 60.08 % )
        Info: Total interconnect delay = 0.978 ns ( 39.92 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.895 ns
        Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_K16; Fanout = 1; PIN Node = 'z_i'
        Info: 2: + IC(3.907 ns) + CELL(0.053 ns) = 4.740 ns; Loc. = LCCOMB_X15_Y18_N16; Fanout = 1; COMB Node = 'z_o~reg0feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.895 ns; Loc. = LCFF_X15_Y18_N17; Fanout = 1; REG Node = 'z_o~reg0'
        Info: Total cell delay = 0.988 ns ( 20.18 % )
        Info: Total interconnect delay = 3.907 ns ( 79.82 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 210 megabytes
    Info: Processing ended: Wed Jan 03 21:05:35 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


