
---------- Begin Simulation Statistics ----------
final_tick                               1673267529000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  93455                       # Simulator instruction rate (inst/s)
host_mem_usage                                1036892                       # Number of bytes of host memory used
host_op_rate                                   180797                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21935.68                       # Real time elapsed on the host
host_tick_rate                               18827910                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000002                       # Number of instructions simulated
sim_ops                                    3965900571                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.413003                       # Number of seconds simulated
sim_ticks                                413003074750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   505                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1069288                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2138257                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          178                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     12359597                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    237970527                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits    101693163                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    132941574                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     31248411                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     265980371                       # Number of BP lookups
system.switch_cpus_1.branchPred.loop_predictor.loopPredictorCorrect      4538428                       # Number of times the loop predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.loop_predictor.loopPredictorWrong        11585                       # Number of times the loop predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.statistical_corrector.scPredictorCorrect      1044277                       # Number of time the SC predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.statistical_corrector.scPredictorWrong      1976368                       # Number of time the SC predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.bimodalAltMatchProviderCorrect        28455                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.bimodalAltMatchProviderWrong         2824                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::0     15271231                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::2      1230402                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::4       658700                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::6      1159434                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::7      3721453                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::8      1761253                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::9      1886412                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::10      2814144                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::11       526970                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::12       956732                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::13       882876                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::14      1017229                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::15      1413759                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::16      1517176                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::17      1640419                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::18      1351006                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::19       857001                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::20       891650                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::22       710033                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::24       723789                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::26       651283                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::28       620636                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderCorrect       721170                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderWouldHaveHit       755758                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderWrong       460013                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.tageBimodalProviderCorrect    117679393                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus_1.branchPred.tage.tageBimodalProviderWrong         8450                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::2      2119372                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::4      1145330                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::6      4089714                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::7      2546647                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::8      2538957                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::9      3388605                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::10      4951271                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::11       966884                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::12      1030862                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::13       752624                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::14      1360613                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::15      1122660                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::16      1260297                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::17      2007723                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::18      1859952                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::19      2535430                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::20      2366707                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::22      1536741                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::24      1090665                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::26      1132776                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::28      1090711                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::30      1369047                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderCorrect     39039745                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderWouldHaveHit       243029                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderWrong      2042660                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.usedRAS      13112926                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      8073488                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1003735738                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      582157990                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     12382728                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        186020287                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    107147348                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          778                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    414321147                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1913177479                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    766563952                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.495783                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.814217                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    274408167     35.80%     35.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    119392547     15.58%     51.37% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     71078800      9.27%     60.64% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     94816674     12.37%     73.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     39602632      5.17%     78.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     26048795      3.40%     81.58% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     17138900      2.24%     83.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     16930089      2.21%     86.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    107147348     13.98%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    766563952                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        342164187                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      9247180                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1644843511                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           234446740                       # Number of loads committed
system.switch_cpus_1.commit.membars               140                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      5783846      0.30%      0.30% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1346448997     70.38%     70.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      1181117      0.06%     70.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      5794698      0.30%     71.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     46866852      2.45%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt          112      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu     22244818      1.16%     74.66% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp       687450      0.04%     74.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt      4362488      0.23%     74.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc     12842429      0.67%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd     49159879      2.57%     78.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     78.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     78.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt     45731328      2.39%     80.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv      1922135      0.10%     80.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     80.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult     22831089      1.19%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    174644765      9.13%     90.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    102526791      5.36%     96.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead     59801975      3.13%     99.46% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     10346710      0.54%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1913177479                       # Class of committed instruction
system.switch_cpus_1.commit.refs            347320241                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1913177479                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.826006                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.826006                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    302535942                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   2488894216                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      156159648                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       249582654                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     12393067                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles    104603262                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         253722303                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              577488                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         121009526                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              302824                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         265980371                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       196919461                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           593764666                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      3330793                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          336                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1425955723                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles        26399                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus_1.fetch.PendingTrapStallCycles       320503                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      24786134                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.322008                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    218769602                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    114806089                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.726326                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    825274575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.279122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.534631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      383368117     46.45%     46.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       29232831      3.54%     50.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       28073337      3.40%     53.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       35232066      4.27%     57.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       25164447      3.05%     60.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       35115536      4.26%     64.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       25689629      3.11%     68.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       22461700      2.72%     70.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      240936912     29.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    825274575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       558681764                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      324558777                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                731574                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     15170754                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      197412566                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.524742                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          378321303                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        120960556                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     120086240                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    283245355                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts       165549                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       213186                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    137885680                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   2327567818                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    257360747                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     10680755                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   2085452453                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      1004700                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents      4379396                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     12393067                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      5955528                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       135072                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     24498643                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        19721                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        12652                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        44244                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     48798608                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     25012175                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        12652                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     13309267                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1861487                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2548016457                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          2073968012                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.607105                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1546914718                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.510838                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           2078098819                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     2616031233                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1414527911                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.210645                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.210645                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      9455991      0.45%      0.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   1475617644     70.40%     70.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      1204276      0.06%     70.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      5939360      0.28%     71.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     51283789      2.45%     73.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     73.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         2157      0.00%     73.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     73.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     73.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     73.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     73.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     73.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     73.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     73.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu     23300684      1.11%     74.75% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp       714064      0.03%     74.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt      4607326      0.22%     75.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc     14187785      0.68%     75.68% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     75.68% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     75.68% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     75.68% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.68% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     75.68% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     75.68% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd     51979353      2.48%     78.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt     47888392      2.28%     80.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv      1923998      0.09%     80.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult     23515483      1.12%     81.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     81.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     81.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     81.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    194694017      9.29%     90.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    110322177      5.26%     96.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead     66987953      3.20%     99.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     12508763      0.60%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   2096133212                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     368571790                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    744617240                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    365346042                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    466530381                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt                 0                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate                0                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu             0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1718105431                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   4339293358                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1708621970                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   2275436160                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       2327192337                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      2096133212                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       375481                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    414390289                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     66369603                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       374703                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    701352930                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    825274575                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.539922                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.768836                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    233150843     28.25%     28.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     40282837      4.88%     33.13% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     48486433      5.88%     39.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     54540339      6.61%     45.62% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4    448814123     54.38%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    825274575                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.537673                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         196971213                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses               52173                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     18258908                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      5587948                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    283245355                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    137885680                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     832427394                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           63                       # number of misc regfile writes
system.switch_cpus_1.numCycles              826006149                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     139810015                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2145497242                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    114242285                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      194959041                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents      5786074                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       126562                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   5913215621                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   2423817104                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2703964146                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       314277070                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     21545517                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     12393067                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    163530159                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      558466829                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    650885613                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   3098574078                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles       305221                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts        58088                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       397354477                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts        74578                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2986873955                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        4714399940                       # The number of ROB writes
system.switch_cpus_1.timesIdled                132619                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           97                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2469159                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1724                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4938321                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1724                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             918731                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       313273                       # Transaction distribution
system.membus.trans_dist::CleanEvict           756014                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            150238                       # Transaction distribution
system.membus.trans_dist::ReadExResp           150238                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        918731                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3207226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3207226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3207226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     88463488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     88463488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                88463488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1068970                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1068970    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1068970                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3616450000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5658308250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1673267529000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1673267529000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1673267529000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1673267529000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1673267529000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1673267529000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1673267529000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2223562                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       892326                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       791359                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1856317                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           245599                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          245599                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        791362                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1432200                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2374081                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5033401                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7407482                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    101294016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    144438528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              245732544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1070846                       # Total snoops (count)
system.tol2bus.snoopTraffic                  20049600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3540007                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000514                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022675                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3538186     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1821      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3540007                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3839572500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2516704989                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1187087910                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1673267529000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       788970                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       611220                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1400190                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       788970                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       611220                       # number of overall hits
system.l2.overall_hits::total                 1400190                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst         2390                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1066579                       # number of demand (read+write) misses
system.l2.demand_misses::total                1068969                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst         2390                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1066579                       # number of overall misses
system.l2.overall_misses::total               1068969                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    205219500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  84020555500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      84225775000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    205219500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  84020555500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     84225775000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       791360                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1677799                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2469159                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       791360                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1677799                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2469159                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.003020                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.635701                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.432928                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.003020                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.635701                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.432928                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 85865.899582                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 78775.745163                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78791.597324                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 85865.899582                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 78775.745163                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78791.597324                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              313273                       # number of writebacks
system.l2.writebacks::total                    313273                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst         2390                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1066579                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1068969                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst         2390                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1066579                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1068969                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    181319500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  73354765500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  73536085000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    181319500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  73354765500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  73536085000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.003020                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.635701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.432928                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.003020                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.635701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.432928                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 75865.899582                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 68775.745163                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68791.597324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 75865.899582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 68775.745163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68791.597324                       # average overall mshr miss latency
system.l2.replacements                        1070844                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       579053                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           579053                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       579053                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       579053                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       791359                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           791359                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       791359                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       791359                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          162                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           162                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus_1.data        28500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        28500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus_1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus_1.data        28500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        28500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        18500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        18500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        18500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        18500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data        95361                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 95361                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       150238                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              150238                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  12025251000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12025251000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       245599                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            245599                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.611721                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.611721                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 80041.341072                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80041.341072                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       150238                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         150238                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  10522871000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10522871000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.611721                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.611721                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 70041.341072                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70041.341072                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       788970                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             788970                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst         2390                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2390                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    205219500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    205219500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       791360                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         791360                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.003020                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003020                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 85865.899582                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85865.899582                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         2390                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2390                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    181319500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    181319500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.003020                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003020                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 75865.899582                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75865.899582                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data       515859                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            515859                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data       916341                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          916341                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  71995304500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  71995304500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      1432200                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1432200                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.639814                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.639814                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 78568.245337                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78568.245337                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data       916341                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       916341                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  62831894500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  62831894500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.639814                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.639814                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 68568.245337                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68568.245337                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1673267529000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                     8459027                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1103612                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.664856                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     153.800884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         7.711425                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3176.964320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1080.229404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst   198.970896                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 28150.323071                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004694                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.096953                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.032966                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.006072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.859080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          196                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32557                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  40577132                       # Number of tag accesses
system.l2.tags.data_accesses                 40577132                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1673267529000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst       152960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     68261056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           68414016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst       152960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        152960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20049472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20049472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         2390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      1066579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1068969                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       313273                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             313273                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       370360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    165279777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             165650137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       370360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           370360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       48545576                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             48545576                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       48545576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       370360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    165279777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            214195713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    313273.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      2390.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   1066384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.076199089500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        18458                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        18458                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2530603                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             295350                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1068969                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     313273                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1068969                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   313273                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    195                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             67030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             66815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             66891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             66981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             67769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             66656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             66693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             66886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             66347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             66445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            66704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            65643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            67534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            66227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            66645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            67508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             19709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             19522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             19519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             19415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             19332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            19635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            19545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            19354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            20223                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9615042500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5343870000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             29654555000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8996.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27746.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   870689                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  245074                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1068969                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               313273                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  894514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  106994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   57483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  19069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       266252                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    332.200171                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   179.746770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   362.847799                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       118669     44.57%     44.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        43170     16.21%     60.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        19546      7.34%     68.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        16450      6.18%     74.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9748      3.66%     77.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5514      2.07%     80.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4563      1.71%     81.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4178      1.57%     83.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        44414     16.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       266252                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        18458                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      57.902102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.550093                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1463.196365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        18451     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-24575            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::106496-110591            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::118784-122879            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18458                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.970474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.939605                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.027838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9571     51.85%     51.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              186      1.01%     52.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8475     45.92%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              155      0.84%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               49      0.27%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               17      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18458                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               68401536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                20047424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                68414016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20049472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       165.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        48.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    165.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     48.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  412801209000                       # Total gap between requests
system.mem_ctrls.avgGap                     298646.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst       152960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     68248576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     20047424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 370360.438823827426                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 165249559.077283859253                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 48540616.827453777194                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         2390                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      1066579                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       313273                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     82817750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  29571737250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9606238311000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     34651.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     27725.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  30664111.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            942394320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            500894460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3805998420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          817587720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     32601734880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      90127457220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      82696374720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       211492441740                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        512.084424                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 213978688000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13790920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 185233466750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            958644960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            509531880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3825047940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          817530300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     32601734880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      89728372290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      83032446240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       211473308490                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        512.038097                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 214843150000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13790920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 184369018500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1673267529000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1383238448                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69137620                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    196052096                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1648428164                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1383238448                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69137620                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    196052096                       # number of overall hits
system.cpu.icache.overall_hits::total      1648428164                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       884416                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        44336                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       867360                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1796112                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       884416                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        44336                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       867360                       # number of overall misses
system.cpu.icache.overall_misses::total       1796112                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    576368000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst  10982031496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11558399496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    576368000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst  10982031496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11558399496                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1384122864                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69181956                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    196919456                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1650224276                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1384122864                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69181956                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    196919456                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1650224276                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000639                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000641                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.004405                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001088                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000639                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000641                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.004405                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001088                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        13000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 12661.445647                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6435.233157                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        13000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 12661.445647                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6435.233157                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3581                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                56                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.946429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1719601                       # number of writebacks
system.cpu.icache.writebacks::total           1719601                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        75998                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        75998                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        75998                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        75998                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        44336                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       791362                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       835698                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        44336                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       791362                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       835698                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    532032000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   9684506997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10216538997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    532032000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   9684506997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10216538997                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000641                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.004019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000506                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000641                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.004019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000506                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        12000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12237.771079                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12225.156692                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        12000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12237.771079                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12225.156692                       # average overall mshr miss latency
system.cpu.icache.replacements                1719601                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1383238448                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69137620                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    196052096                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1648428164                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       884416                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        44336                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       867360                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1796112                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    576368000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst  10982031496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11558399496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1384122864                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69181956                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    196919456                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1650224276                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000639                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000641                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.004405                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001088                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        13000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 12661.445647                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6435.233157                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        75998                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        75998                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        44336                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       791362                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       835698                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    532032000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   9684506997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10216538997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000641                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.004019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000506                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        12000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12237.771079                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12225.156692                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1673267529000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.326839                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1650148278                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1720114                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            959.324951                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   412.327301                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.786557                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    97.212981                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.805327                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.001536                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.189869                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          454                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3302168666                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3302168666                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1673267529000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1673267529000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1673267529000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1673267529000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1673267529000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1673267529000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1673267529000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    397440774                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     19881129                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    334864753                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        752186656                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    397440774                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     19881129                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    334864753                       # number of overall hits
system.cpu.dcache.overall_hits::total       752186656                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1027578                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        55397                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      6693757                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7776732                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1027578                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        55397                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      6693757                       # number of overall misses
system.cpu.dcache.overall_misses::total       7776732                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1122306000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 418280893927                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 419403199927                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1122306000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 418280893927                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 419403199927                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    398468352                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     19936526                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    341558510                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    759963388                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    398468352                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19936526                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    341558510                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    759963388                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002579                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.002779                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.019598                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010233                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002579                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.002779                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.019598                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010233                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 20259.328122                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 62488.210123                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53930.519906                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 20259.328122                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 62488.210123                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53930.519906                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      5857758                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          366                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            159842                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.647177                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    73.200000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1421239                       # number of writebacks
system.cpu.dcache.writebacks::total           1421239                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      5015956                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5015956                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      5015956                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5015956                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        55397                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1677801                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1733198                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        55397                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1677801                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1733198                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1066909000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  93057048928                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  94123957928                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1066909000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  93057048928                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  94123957928                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.002779                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.004912                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002281                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.002779                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.004912                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002281                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 19259.328122                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 55463.698572                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54306.523506                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 19259.328122                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 55463.698572                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54306.523506                       # average overall mshr miss latency
system.cpu.dcache.replacements                2760262                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    221891067                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11075325                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    222191571                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       455157963                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       778085                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        44443                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6444506                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7267034                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    630234000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 404405001500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 405035235500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    222669152                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11119768                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    228636077                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    462424997                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003494                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.003997                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.028187                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015715                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 14180.725874                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 62751.900844                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55735.976397                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      5012206                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      5012206                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        44443                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      1432300                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1476743                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    585791000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  79643047000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  80228838000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.003997                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.006265                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003193                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 13180.725874                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 55605.003840                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54328.233146                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    175549707                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8805804                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    112673182                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      297028693                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       249493                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10954                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       249251                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       509698                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    492072000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  13875892427                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14367964427                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    175799200                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8816758                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    112922433                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    297538391                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001419                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.001242                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.002207                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001713                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 44921.672448                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 55670.358101                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28189.171680                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         3750                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3750                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10954                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       245501                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       256455                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    481118000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  13414001928                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13895119928                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.001242                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.002174                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000862                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 43921.672448                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 54639.296492                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54181.513045                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1673267529000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995191                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           754947432                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2760774                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            273.454992                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   361.316084                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    25.624291                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   125.054817                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.705695                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.050047                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.244248                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          251                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          154                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1522687550                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1522687550                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1673267529000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1169538795500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 503728733500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
