Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Thu Dec 14 14:30:08 2017
| Host         : centos_sinhnn running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : report_timing_summary -file ./nn_core_vc707/post_route_timing_summary.rpt
| Design       : top_ann
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 67 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.565        0.000                      0                 4184        0.093        0.000                      0                 4184        4.783        0.000                       0                  2082  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
clk          {0.000 5.425}      10.850          92.166          
virtual_clk  {0.000 5.425}      10.850          92.166          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.565        0.000                      0                 4184        0.093        0.000                      0                 4184        4.783        0.000                       0                  2082  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.783ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 dut_bw/calc_layer_output[0].DUT_error_ouput/arg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.425ns period=10.850ns})
  Destination:            dut_bw/calc_layer_hidden[2].DUT_error_hidden/arg__2/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.425ns period=10.850ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.850ns  (clk rise@10.850ns - clk rise@0.000ns)
  Data Path Delay:        9.226ns  (logic 7.096ns (76.915%)  route 2.130ns (23.085%))
  Logic Levels:           4  (DSP48E1=3 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 15.679 - 10.850 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.820     5.198    dut_bw/calc_layer_output[0].DUT_error_ouput/clk_IBUF_BUFG
    DSP48_X2Y31          DSP48E1                                      r  dut_bw/calc_layer_output[0].DUT_error_ouput/arg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.348     5.546 r  dut_bw/calc_layer_output[0].DUT_error_ouput/arg/P[21]
                         net (fo=1, routed)           0.648     6.194    dut_bw/calc_layer_output[0].DUT_error_ouput/arg__0[21]
    SLICE_X40Y78         LUT2 (Prop_lut2_I0_O)        0.043     6.237 r  dut_bw/calc_layer_output[0].DUT_error_ouput/s_tmp_error_output[0][1]_i_1/O
                         net (fo=4, routed)           0.929     7.167    dut_bw/calc_layer_hidden[2].DUT_error_hidden/B[11]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      2.749     9.916 r  dut_bw/calc_layer_hidden[2].DUT_error_hidden/arg/PCOUT[47]
                         net (fo=1, routed)           0.000     9.916    dut_bw/calc_layer_hidden[2].DUT_error_hidden/arg_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.077    10.993 r  dut_bw/calc_layer_hidden[2].DUT_error_hidden/arg__0/P[15]
                         net (fo=1, routed)           0.553    11.545    dut_bw/calc_layer_hidden[2].DUT_error_hidden/arg__0_n_90
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[0])
                                                      2.879    14.424 r  dut_bw/calc_layer_hidden[2].DUT_error_hidden/arg__1/PCOUT[0]
                         net (fo=1, routed)           0.000    14.424    dut_bw/calc_layer_hidden[2].DUT_error_hidden/arg__1_n_153
    DSP48_X0Y25          DSP48E1                                      r  dut_bw/calc_layer_hidden[2].DUT_error_hidden/arg__2/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.850    10.850 r  
    AU32                                              0.000    10.850 r  clk (IN)
                         net (fo=0)                   0.000    10.850    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    11.385 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.895    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.701    15.679    dut_bw/calc_layer_hidden[2].DUT_error_hidden/clk_IBUF_BUFG
    DSP48_X0Y25          DSP48E1                                      r  dut_bw/calc_layer_hidden[2].DUT_error_hidden/arg__2/CLK
                         clock pessimism              0.340    16.019    
                         clock uncertainty           -0.035    15.984    
    DSP48_X0Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -0.995    14.989    dut_bw/calc_layer_hidden[2].DUT_error_hidden/arg__2
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                         -14.424    
  -------------------------------------------------------------------
                         slack                                  0.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dut_bw/calc_dw_adder_output_i[0].adder_j[0].DUT_delta_weight_cumulation/s_delta_weight_reg[1][-7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.425ns period=10.850ns})
  Destination:            dut_bw/calc_dw_adder_output_i[0].adder_j[0].DUT_delta_weight_cumulation/s_delta_weight_reg[2][-7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.425ns period=10.850ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.118ns (42.880%)  route 0.157ns (57.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.827     2.275    dut_bw/calc_dw_adder_output_i[0].adder_j[0].DUT_delta_weight_cumulation/clk_IBUF_BUFG
    SLICE_X40Y49         FDCE                                         r  dut_bw/calc_dw_adder_output_i[0].adder_j[0].DUT_delta_weight_cumulation/s_delta_weight_reg[1][-7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDCE (Prop_fdce_C_Q)         0.118     2.393 r  dut_bw/calc_dw_adder_output_i[0].adder_j[0].DUT_delta_weight_cumulation/s_delta_weight_reg[1][-7]/Q
                         net (fo=2, routed)           0.157     2.550    dut_bw/calc_dw_adder_output_i[0].adder_j[0].DUT_delta_weight_cumulation/s_delta_weight_reg[1]_26[3]
    SLICE_X39Y50         FDCE                                         r  dut_bw/calc_dw_adder_output_i[0].adder_j[0].DUT_delta_weight_cumulation/s_delta_weight_reg[2][-7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.019     2.710    dut_bw/calc_dw_adder_output_i[0].adder_j[0].DUT_delta_weight_cumulation/clk_IBUF_BUFG
    SLICE_X39Y50         FDCE                                         r  dut_bw/calc_dw_adder_output_i[0].adder_j[0].DUT_delta_weight_cumulation/s_delta_weight_reg[2][-7]/C
                         clock pessimism             -0.290     2.419    
    SLICE_X39Y50         FDCE (Hold_fdce_C_D)         0.038     2.457    dut_bw/calc_dw_adder_output_i[0].adder_j[0].DUT_delta_weight_cumulation/s_delta_weight_reg[2][-7]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.425 }
Period(ns):         10.850
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.734         10.850      7.116      DSP48_X0Y21   dut_bw/calc_layer_hidden[0].DUT_derivative_activation/arg/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         5.425       4.783      SLICE_X42Y80  s_tmp2_expected_reg[0][-1]_srl2___s_tmp2_input_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         5.425       4.783      SLICE_X42Y83  s_tmp2_expected_reg[0][-10]_srl2___s_tmp2_input_reg_r/CLK



