

================================================================
== Vitis HLS Report for 'add_patch_patches_parameters14'
================================================================
* Date:           Thu Aug  1 23:31:50 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.125 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      368|      368|  1.104 us|  1.104 us|  368|  368|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                          Loop Name                                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_320_1_add_patch_perParallelogramPP0_add_patch_perPropertyLengthPP0              |      243|      243|         5|          1|          1|   240|       yes|
        |- add_patch_perPropertyTypePP1_add_patch_perParallelogramPP1_add_patch_perPropertyLengthPP1  |      121|      121|         3|          1|          1|   120|       yes|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      626|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      248|    -|
|Register             |        -|     -|      247|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      247|      906|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln320_1_fu_265_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln320_fu_271_p2       |         +|   0|  0|   9|           2|           2|
    |add_ln326_1_fu_449_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln326_fu_349_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln332_1_fu_435_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln332_fu_395_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln338_fu_429_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln343_1_fu_497_p2     |         +|   0|  0|  18|          61|          61|
    |add_ln343_2_fu_506_p2     |         +|   0|  0|  18|          61|          61|
    |add_ln343_3_fu_523_p2     |         +|   0|  0|  18|          61|          61|
    |add_ln343_4_fu_540_p2     |         +|   0|  0|  70|          63|          63|
    |add_ln343_5_fu_554_p2     |         +|   0|  0|  70|          63|          63|
    |add_ln343_6_fu_611_p2     |         +|   0|  0|  18|           9|           9|
    |add_ln343_7_fu_622_p2     |         +|   0|  0|  18|           9|           9|
    |add_ln343_fu_477_p2       |         +|   0|  0|  18|          61|          61|
    |add_ln350_1_fu_632_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln350_fu_644_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln356_1_fu_724_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln356_fu_690_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln362_fu_718_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln367_1_fu_787_p2     |         +|   0|  0|  18|           9|           9|
    |add_ln367_fu_752_p2       |         +|   0|  0|  13|           6|           6|
    |sub_ln343_1_fu_602_p2     |         -|   0|  0|  18|           9|           9|
    |sub_ln343_fu_582_p2       |         -|   0|  0|  18|           9|           9|
    |sub_ln367_fu_778_p2       |         -|   0|  0|  18|           9|           9|
    |and_ln320_1_fu_343_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln320_fu_331_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln326_fu_389_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln350_fu_684_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln320_fu_277_p2      |      icmp|   0|  0|  11|           8|           6|
    |icmp_ln326_fu_283_p2      |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln332_fu_337_p2      |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln338_fu_325_p2      |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln350_fu_638_p2      |      icmp|   0|  0|  10|           7|           5|
    |icmp_ln356_fu_650_p2      |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln362_fu_678_p2      |      icmp|   0|  0|   8|           3|           3|
    |or_ln326_1_fu_383_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln326_fu_355_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln332_1_fu_407_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln332_fu_401_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln356_fu_696_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln320_1_fu_297_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln320_2_fu_311_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln320_fu_289_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln326_1_fu_369_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln326_2_fu_455_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln326_fu_361_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln332_1_fu_421_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln332_2_fu_441_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln332_fu_413_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln350_1_fu_664_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln350_fu_656_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln356_1_fu_710_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln356_2_fu_730_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln356_fu_702_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1   |       xor|   0|  0|   2|           2|           1|
    |xor_ln320_1_fu_319_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln320_fu_305_p2       |       xor|   0|  0|   3|           2|           3|
    |xor_ln326_fu_377_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln350_fu_672_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 626|         560|         525|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_4_reg_221                   |   9|          2|    3|          6|
    |a_reg_166                     |   9|          2|    3|          6|
    |ap_NS_fsm                     |  31|          6|    1|          6|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_a_4_phi_fu_225_p4  |   9|          2|    3|          6|
    |ap_phi_mux_a_phi_fu_170_p4    |   9|          2|    3|          6|
    |ap_phi_mux_b_6_phi_fu_247_p4  |   9|          2|    3|          6|
    |ap_phi_mux_b_phi_fu_192_p4    |   9|          2|    3|          6|
    |ap_phi_mux_i_phi_fu_148_p4    |   9|          2|    2|          4|
    |b_6_reg_243                   |   9|          2|    3|          6|
    |b_reg_188                     |   9|          2|    3|          6|
    |c_5_reg_254                   |   9|          2|    3|          6|
    |c_reg_199                     |   9|          2|    3|          6|
    |i_reg_144                     |   9|          2|    2|          4|
    |indvar_flatten13_reg_155      |   9|          2|    8|         16|
    |indvar_flatten37_reg_133      |   9|          2|    8|         16|
    |indvar_flatten45_reg_232      |   9|          2|    6|         12|
    |indvar_flatten59_reg_210      |   9|          2|    7|         14|
    |indvar_flatten_reg_177        |   9|          2|    6|         12|
    |patches_parameters_address0   |  14|          3|    9|         27|
    |patches_parameters_d0         |  14|          3|   32|         96|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 248|         54|  115|        275|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |a_4_reg_221                         |   3|   0|    3|          0|
    |a_reg_166                           |   3|   0|    3|          0|
    |add_ln343_7_reg_878                 |   9|   0|    9|          0|
    |add_ln343_7_reg_878_pp0_iter3_reg   |   9|   0|    9|          0|
    |ap_CS_fsm                           |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2             |   1|   0|    1|          0|
    |b_6_reg_243                         |   3|   0|    3|          0|
    |b_reg_188                           |   3|   0|    3|          0|
    |c_5_reg_254                         |   3|   0|    3|          0|
    |c_reg_199                           |   3|   0|    3|          0|
    |i_reg_144                           |   2|   0|    2|          0|
    |icmp_ln320_reg_803                  |   1|   0|    1|          0|
    |icmp_ln350_reg_893                  |   1|   0|    1|          0|
    |icmp_ln350_reg_893_pp1_iter1_reg    |   1|   0|    1|          0|
    |indvar_flatten13_reg_155            |   8|   0|    8|          0|
    |indvar_flatten37_reg_133            |   8|   0|    8|          0|
    |indvar_flatten45_reg_232            |   6|   0|    6|          0|
    |indvar_flatten59_reg_210            |   7|   0|    7|          0|
    |indvar_flatten_reg_177              |   6|   0|    6|          0|
    |patches_parameters_load_reg_883     |  32|   0|   32|          0|
    |select_ln320_1_reg_807              |   2|   0|    2|          0|
    |select_ln320_2_reg_814              |   2|   0|    2|          0|
    |select_ln326_1_reg_820              |   3|   0|    3|          0|
    |select_ln332_1_reg_832              |   3|   0|    3|          0|
    |select_ln332_reg_827                |   3|   0|    3|          0|
    |select_ln332_reg_827_pp0_iter1_reg  |   3|   0|    3|          0|
    |select_ln350_1_reg_897              |   3|   0|    3|          0|
    |select_ln356_1_reg_908              |   3|   0|    3|          0|
    |select_ln356_reg_903                |   3|   0|    3|          0|
    |trunc_ln343_1_reg_858               |   8|   0|    8|          0|
    |trunc_ln343_2_reg_863               |   6|   0|    6|          0|
    |trunc_ln343_3_reg_868               |   8|   0|    8|          0|
    |trunc_ln343_reg_853                 |   6|   0|    6|          0|
    |zext_ln367_3_reg_924                |   9|   0|   64|         55|
    |icmp_ln320_reg_803                  |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 247|  32|  239|         55|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-----------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  add_patch_patches_parameters14|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  add_patch_patches_parameters14|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  add_patch_patches_parameters14|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  add_patch_patches_parameters14|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  add_patch_patches_parameters14|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  add_patch_patches_parameters14|  return value|
|wp_parameters_address0       |  out|    7|   ap_memory|                   wp_parameters|         array|
|wp_parameters_ce0            |  out|    1|   ap_memory|                   wp_parameters|         array|
|wp_parameters_q0             |   in|   32|   ap_memory|                   wp_parameters|         array|
|patches_parameters_address0  |  out|    9|   ap_memory|              patches_parameters|         array|
|patches_parameters_ce0       |  out|    1|   ap_memory|              patches_parameters|         array|
|patches_parameters_we0       |  out|    1|   ap_memory|              patches_parameters|         array|
|patches_parameters_d0        |  out|   32|   ap_memory|              patches_parameters|         array|
|patches_parameters_address1  |  out|    9|   ap_memory|              patches_parameters|         array|
|patches_parameters_ce1       |  out|    1|   ap_memory|              patches_parameters|         array|
|patches_parameters_q1        |   in|   32|   ap_memory|              patches_parameters|         array|
+-----------------------------+-----+-----+------------+--------------------------------+--------------+

