$date
	Wed Aug 13 20:49:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_sram $end
$var wire 8 ! data_out [7:0] $end
$var reg 8 " addr [7:0] $end
$var reg 1 # clk $end
$var reg 8 $ data_in [7:0] $end
$var reg 1 % we $end
$scope module ram_inst $end
$var wire 8 & addr [7:0] $end
$var wire 1 # clk $end
$var wire 8 ' data_in [7:0] $end
$var wire 1 % we $end
$var reg 8 ( data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
b0 '
b0 &
0%
b0 $
0#
b0 "
bx !
$end
#5000
1#
#10000
0#
b11110000 $
b11110000 '
b1010 "
b1010 &
1%
#15000
1#
#20000
0#
0%
#25000
b11110000 !
b11110000 (
1#
#30000
0#
#35000
1#
#40000
0#
b1010101 $
b1010101 '
b11111 "
b11111 &
1%
#45000
bx !
bx (
1#
#50000
0#
0%
#55000
b1010101 !
b1010101 (
1#
#60000
0#
#65000
1#
#70000
0#
