<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>ddr_writer</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="M00_AXI"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_CLK.ASSOCIATED_BUSIF">M00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_CLK.ASSOCIATED_RESET">m00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_BUSIF">S00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>M00_AXI</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="0" spirit:maximum="4294967296" spirit:rangeType="long">16777216T</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1) + 1">512</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>ddr_writer_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5605e328</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>ddr_writer_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>42fe9223</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d345a73b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8b5c5f75</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>pd_flag</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_awid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awqos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1)">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_bid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_arid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arqos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_rid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1)">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M00_AXI_TARGET_SLAVE_BASE_ADDR</spirit:name>
        <spirit:displayName>C M00 AXI TARGET SLAVE BASE ADDR</spirit:displayName>
        <spirit:description>Base address of targeted slave</spirit:description>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_TARGET_SLAVE_BASE_ADDR" spirit:order="3" spirit:bitStringLength="36">0x400010000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_BURST_LEN</spirit:name>
        <spirit:displayName>C M00 AXI BURST LEN</spirit:displayName>
        <spirit:description>Burst Length. Supports 1, 2, 4, 8, 16, 32, 64, 128, 256 burst lengths</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_BURST_LEN" spirit:choiceRef="choice_list_85010fde" spirit:order="4">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_ID_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI ID WIDTH</spirit:displayName>
        <spirit:description>Thread ID Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;))))" spirit:order="5" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of Address Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH" spirit:order="6" spirit:rangeType="long">64</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of Data Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH" spirit:order="7" spirit:rangeType="long">512</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_AWUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI AWUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Write Address Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_AWUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_AWUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_AWUSER_WIDTH&apos;))))" spirit:order="8" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_ARUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI ARUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Read Address Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_ARUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_ARUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_ARUSER_WIDTH&apos;))))" spirit:order="9" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_WUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI WUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Write Data Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_WUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_WUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_WUSER_WIDTH&apos;))))" spirit:order="10" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_RUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI RUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Read Data Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_RUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_RUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_RUSER_WIDTH&apos;))))" spirit:order="11" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_BUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI BUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Response Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_BUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_BUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_BUSER_WIDTH&apos;))))" spirit:order="12" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="13" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="14" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="17" spirit:rangeType="long">512</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_85010fde</spirit:name>
      <spirit:enumeration>1</spirit:enumeration>
      <spirit:enumeration>2</spirit:enumeration>
      <spirit:enumeration>4</spirit:enumeration>
      <spirit:enumeration>8</spirit:enumeration>
      <spirit:enumeration>16</spirit:enumeration>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>256</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_c04c03e9</spirit:name>
      <spirit:enumeration>512</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_d6556846</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>256</spirit:enumeration>
      <spirit:enumeration>512</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/DDR_writer_impl.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../edit_ddr_writer_v1_0.srcs/sources_1/ip/DDR_WRITER_FIFO/DDR_WRITER_FIFO.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/DDR_writer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ddr_writer_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vt_single_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ddr_writer_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_7683fd0b</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../edit_ddr_writer_v1_0.srcs/sources_1/ip/ila_0_3/ila_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../edit_ddr_writer_v1_0.srcs/sources_1/ip/DDR_WRITER_FIFO/DDR_WRITER_FIFO.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/DDR_writer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ddr_writer_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vt_single_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ddr_writer_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/ddr_writer_v1_0/data/ddr_writer.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ddr_writer_v1_0/data/ddr_writer.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ddr_writer_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ddr_writer_v1_0/src/ddr_writer.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ddr_writer_v1_0/src/ddr_writer.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ddr_writer_v1_0/src/ddr_writer_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/ddr_writer_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_8b5c5f75</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>ddr_writer</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_TARGET_SLAVE_BASE_ADDR</spirit:name>
      <spirit:displayName>C M00 AXI TARGET SLAVE BASE ADDR</spirit:displayName>
      <spirit:description>Base address of targeted slave</spirit:description>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_TARGET_SLAVE_BASE_ADDR" spirit:order="3" spirit:bitStringLength="36">0x400010000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_BURST_LEN</spirit:name>
      <spirit:displayName>C M00 AXI BURST LEN</spirit:displayName>
      <spirit:description>Burst Length. Supports 1, 2, 4, 8, 16, 32, 64, 128, 256 burst lengths</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_BURST_LEN" spirit:choiceRef="choice_list_85010fde" spirit:order="4">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_ID_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI ID WIDTH</spirit:displayName>
      <spirit:description>Thread ID Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_ID_WIDTH" spirit:order="5" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of Address Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_ADDR_WIDTH" spirit:order="6" spirit:minimum="32" spirit:maximum="64" spirit:rangeType="long">64</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_AWUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI AWUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Write Address Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_AWUSER_WIDTH" spirit:order="8" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_ARUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI ARUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Read Address Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_ARUSER_WIDTH" spirit:order="9" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_WUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI WUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Write Data Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_WUSER_WIDTH" spirit:order="10" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_RUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI RUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Read Data Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_RUSER_WIDTH" spirit:order="11" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_BUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI BUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Response Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_BUSER_WIDTH" spirit:order="12" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="13">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="14" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_d6556846" spirit:order="17">512</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ddr_writer_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_c04c03e9">512</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>ddr_writer_v1.0</xilinx:displayName>
      <xilinx:coreRevision>37</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-09-01T14:34:17Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e443b96_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@209c20f8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c4716cd_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e9d2ee6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17624644_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59e53aba_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79d3aad6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@766d6c30_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62274d02_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e12950d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e56ad4c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e56dcda_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf3bb36_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2078d977_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9cf17a8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b6a65d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf519a0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ecbc3c4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2264fef0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e3a34bd_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e3bae5a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d7555b8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2052d430_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a89abe4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50c45c29_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fcfb862_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d1b4e32_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6db6e04b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@182dcb69_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ea99333_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@681b561d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6887a9fd_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70de458f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@560688a7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a020427_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50cc8449_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ae8f55f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4193f836_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@701883fa_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24bfa323_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6306bd2a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@432398c8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c683ca_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a30afd1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e3f63cc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fedf047_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35d5932a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b3db3be_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36d019ff_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@228e2e16_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65939fa0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a4bf8a2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79961146_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f4302c7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@379bff6b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f05e098_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b7eb739_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a92becb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3861a565_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66d053ab_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ec87ef3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d9031c8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c2fe7e7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57ce6a17_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eaadfc6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b884c07_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5138e299_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1919a853_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9b5b9cf_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46379591_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ffee07b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d9326a7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40069008_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f3ee65a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10294fc8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34ca482a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78b1a607_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b572c17_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70de5865_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f8b69c9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@245d6af0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c40f0eb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b224e5a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@784be178_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b9f37a3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6468ba76_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c95828a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c188d98_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@452f98d7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dc929a6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12b34882_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3541bd16_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24952b41_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47311b19_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34bfdc2f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@234494bd_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58026439_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@265fd9f0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c1380b2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d45f064_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@459058a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d42193c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19b24b8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20f472a5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e57fca2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@527fef74_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41b3a4d0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c396a22_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c521394_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34eb9354_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f8dc840_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e0260e3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@854d07c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2795dd7f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bc38cc2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf67e5d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eb84e18_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60fb7268_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5edb72f4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4706fc4d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58531a11_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48467dff_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29478c5a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6db79e08_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e4bb8b9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@145849af_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@369234cc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b39d12a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6983c4e1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ed5b9f8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2032c184_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dc5bcc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@798bbe6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61e6d6b0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@734d9e25_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74b86639_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a47c55a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@568c49cc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72fc1ef4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@189bc32b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36b63e2d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@514173be_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4179e654_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ada2b8d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20c73615_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e3f268_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ca67fe1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ccd685_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@289570e1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ec271fd_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f75dd8c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19b17f29_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45230e0c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53c1c548_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@717a915_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7072e1d5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d9ffbac_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7544e971_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47357f3a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32dfc5a8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a80aae9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25a7f510_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72feb050_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fa0cb44_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3475d988_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61513cfe_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@141a20d2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@89c8c69_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f45c619_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26f65a06_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18c30f02_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ec9308_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12c3cd23_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a7c7df3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c1bb6e9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@972ad11_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dff769d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71d8f810_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31923cd0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6725dac5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79ae7eb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fa3a1a3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41bd2cd5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c3235ba_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d6ab709_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70587d61_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@245838fe_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@508086d9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26e8b276_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68f55078_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f69038d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66b181b4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ee146ae_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@522d4c62_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ba48521_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3708ff5a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c4985bc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33227602_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a810d7b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76619e8e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fee4f02_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b7356a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53f7a14c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4827fcd0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68cef16c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a78ce1d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@486769f8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@423097ab_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c4f9360_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aa7e86f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4827a1ee_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2746051e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@759eb53_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e9b3fe6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5774fec6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70517c0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d611828_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@643715_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79b307d4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@368574fc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@618d7dce_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b05bc34_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2772df2b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7956a398_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fd3172b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bbd4a74_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ef97cd2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60c92139_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ddb1275_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72af8a22_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bcf34fd_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21e2a578_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63ebbb8d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@650079bc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@320a197e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dad2abf_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54265d63_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@94b3f9a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f4e46eb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c65094_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7878ae16_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76242a47_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a638f8e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a090ec_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7103127f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14d50d0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d6b8092_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@400bdbfe_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fb9c642_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33ba1d83_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10de2301_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1abc8fd8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1abaf9e3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ec851cb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54e4ee45_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c08afe3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a128f85_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75b1cc7c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@369249c6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24ab184e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22ea051f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2368d284_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dbffb73_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@93af18b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76f00cbf_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@556bd10a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40670b17_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1edea814_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a6fcf1e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c17f8c2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29395198_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@341c28d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41f340bf_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32dee4fa_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43065aca_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b64cb2f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c9e6e9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40897a7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c3d2964_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48278231_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1797615_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42f2c8cd_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@117bbca7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61e3a5ec_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18148f26_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14163c76_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8be115b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41857690_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@665bcfff_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@94544de_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f399458_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61b377e9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67f24bb3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@315c51c1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76f293a2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16e0376d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d8a2cc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@776bda77_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ac0c08b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e0ed899_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cb8815a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@159f5f91_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ace8e99_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57e8177a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@655b4318_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33e36e33_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@633f43d8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3818f6d5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c3a020d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4112085d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26b6347f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3911dfc3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28e948f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e12a9d6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@561e5a11_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12633aa2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29d96831_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c2e6cca_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25ea8826_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@188309d6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42595324_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b2065ba_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@747f123a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44f6f075_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@305512bf_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dde0b9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ba09987_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5725b4aa_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c1a00f8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b0bb8c0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6083d509_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@138ccaf7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6288126b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e4fedeb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5effaee0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6557dc50_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f0a9828_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69a816c1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e2a7ce6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3abd0faa_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d36608_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b1df204_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ebe035a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@143b1ff2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ac3d68_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19af06eb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f8e9b34_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c1d42d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f465566_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5abb71da_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eeffae3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19036c76_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35bd4ea5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a156789_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1966d901_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@137879d7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32bea76b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68175649_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76b2799c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c2758e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b0ff663_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12658e3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7069e7b5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47692f7f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e59163f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c72841f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d7c99a9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26776d10_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48fae019_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@717fab46_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7026d497_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48ece2c1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@521d46dd_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7da864d7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32e4f10b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40a79399_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51e2ae70_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45aaf85c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74f12d14_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ead388_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a461825_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79d95695_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b355377_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36a2dc54_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fca757b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@784cc3d8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@222cdff6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34c805c4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1edb0b2b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3154d235_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a0c23a2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cdfd0e4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19927fc8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2da50b6e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58080a6c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59690896_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4010a107_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24ced5b7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1655b696_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a22195_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@130464c5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8088b86_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d6546bb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d85ac7e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69867f78_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@485515b4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c1ace67_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62860820_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57513e3f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f573d79_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19992835_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59150584_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@697aca63_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@508795b3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e0b5b4a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@282da13e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66ce90a9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19359181_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3767a7b4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e441115_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c52bf4c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cad72cd_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a0f26b4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f052f45_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6486c57d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bfe5431_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cef0b74_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50f91dbf_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e693e88_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b71e084_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a24dcde_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b4a26eb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52ce6a5e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9dff2a9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d5d8c11_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69cedbb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37b88d61_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41bba10d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@710965db_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1010ea55_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61082a29_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27c9f82c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c1e64ff_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a54187b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17ea0d50_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bcbd4f1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51966dd3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29b59abb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@348e69f0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23d2b6e1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4997d336_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@463bb80f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5918876b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d27862_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36219013_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f47e7c2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3af5db84_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@587ebd63_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d90c613_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37d576e4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b942a2a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cf80039_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f2ce155_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fb25e4c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a6a2843_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@115f3607_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fd8650b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d992ab5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45d0c29a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@743d7428_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d8428fb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6da75766_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@751ce0cf_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61e7f71c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47fa50e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ada0fb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@534c5ff2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f04deed_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e161bf7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21505c4a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@506a0fd2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@155215f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d9c0b36_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21663bc8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@257bf60d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7995d646_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e0caee3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1033d2fe_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7462b57a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68b56cf4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@797100a7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65d8bc6b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7db915e7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39020754_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f27031e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9868a92_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67c6012b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@366027d0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40ad8a6f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@435993_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37f48f0d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d93c307_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b920fa5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e44c8e9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b40a88_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ff8192c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@507ea37b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cf3c2c9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f8ff33a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b6371aa_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bd39b17_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ddf3f29_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73d5a71c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@226f1a0c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@215e1dae_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dd7beb9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c308e83_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73fe5e18_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@228ab2e9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ad573b8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b92e25a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21e87899_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5162ebda_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@203119ec_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ba5896f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65f936fc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37c6d8b9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f87ec5b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@181156fc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bed4aa6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23996df9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db7436a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@520fbe58_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b3a135_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@568df472_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@425f50ab_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d2acaee_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@115175a6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10badc17_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@206b314f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c8b6b39_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68defa_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c83dfc6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cbc6eeb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77ddd6e7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fe9416f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e297c5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64dfbdf6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@300c96fc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@112fb811_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66869812_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b630a1e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@130429b2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41fef95e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b3f7b1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b8eb8a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23431eff_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e692cb3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40af55ab_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d5b81cd_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2542f11b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57a00f64_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53a02d6d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f2079d1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ea54b7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54d480c1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c9b0c97_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7caa2532_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@636d78ae_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3386e159_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28a5b3f0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27fc73ee_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8df7167_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f4c737_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b85ac3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69778009_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54694e42_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d6a69e3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@319e0ac9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@578365b5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46e0a976_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4700fff7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c42580_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76df651f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@484da196_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@737d572a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cb31f73_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d8c61f2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1700f0a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47dd3b46_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e6b69b1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78742cd_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c32c9b2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5625597d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72933272_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41e206f3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45eb4905_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@447badb1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b6da894_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be49df3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75cc80ef_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4baefdae_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb94754_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b0bcb45_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b482d07_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58e29723_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bb43f79_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b5df8ab_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58c1dc56_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bd16b3f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a62f419_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c5620ba_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7024608c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bfa6081_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b9ade79_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ae94c90_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bcd67ee_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@677b2999_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69ffa62d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49cf290_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@155615a5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e5cc7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b46dd15_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36942759_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c0ceac2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d3c0ac7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77060ed1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6681bdf7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@514f9cdb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@678955b0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27fa7a64_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25a3fd02_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60e43321_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dda2fc4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63058c30_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38f50289_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@228ef387_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@315715fc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e33d564_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40a50932_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11a0da6b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58ce3d20_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54ca6772_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65046c96_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6efeb904_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@202a5b86_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e2e855d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@121fa8b9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7823e6cb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a629fce_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42783918_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bc5327c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dcb6960_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@491ae0c1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a0675b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@485470e1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@551e7b49_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@558a518_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b8f3158_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8dc1c86_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cbbd94d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11fe6468_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67291a2b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce6fcf8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f2ded5a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dfbc128_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@245d2a39_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@247dd836_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a342a9d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@83bb7a2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68cd7eb5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18ab2219_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@120c5852_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45a435db_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6102033_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@226f4652_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bc12e6d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75a86837_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e62bb9d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1538cd5f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78fbcb86_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ced91c5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52b73827_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32b689df_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fd7daa2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71baaa4e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f6ed29_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e03049a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1817b279_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39586d02_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14663fbc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28205523_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20bcc6db_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6109a127_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23d13533_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@412344a1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@750beb26_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30cc7222_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2882cb36_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@714c8a28_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65ecbaa9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cfc384b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4559f25c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18526d4c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3410766f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e764b44_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d4c42a4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69edcb19_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fa9c8a2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16f7ec0f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@181e5f28_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/ddr_writer_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="42f5525d"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="bb8c6a30"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="08a76fe4"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="21aca385"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="d9adffae"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="12928ecd"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
