Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Wed May 15 15:08:27 2024
| Host         : ERENACAREL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_rx_timing_summary_routed.rpt -pb uart_rx_timing_summary_routed.pb -rpx uart_rx_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_rx
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (31)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (55)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (31)
-------------------------
 There are 31 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (55)
-------------------------------------------------
 There are 55 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   64          inf        0.000                      0                   64           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bittimer_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shreg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.951ns  (logic 1.196ns (24.159%)  route 3.755ns (75.841%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE                         0.000     0.000 r  bittimer_reg[0]/C
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bittimer_reg[0]/Q
                         net (fo=10, routed)          1.202     1.621    bittimer_reg_n_0_[0]
    SLICE_X0Y54          LUT3 (Prop_lut3_I1_O)        0.327     1.948 f  FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.307     2.254    FSM_sequential_state[1]_i_4_n_0
    SLICE_X1Y55          LUT5 (Prop_lut5_I4_O)        0.326     2.580 f  FSM_sequential_state[1]_i_3/O
                         net (fo=5, routed)           0.965     3.545    FSM_sequential_state[1]_i_3_n_0
    SLICE_X1Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.669 r  bitcntr[2]_i_1/O
                         net (fo=17, routed)          1.281     4.951    bitcntr[2]_i_1_n_0
    SLICE_X0Y50          FDRE                                         r  shreg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bittimer_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shreg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.951ns  (logic 1.196ns (24.159%)  route 3.755ns (75.841%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE                         0.000     0.000 r  bittimer_reg[0]/C
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bittimer_reg[0]/Q
                         net (fo=10, routed)          1.202     1.621    bittimer_reg_n_0_[0]
    SLICE_X0Y54          LUT3 (Prop_lut3_I1_O)        0.327     1.948 f  FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.307     2.254    FSM_sequential_state[1]_i_4_n_0
    SLICE_X1Y55          LUT5 (Prop_lut5_I4_O)        0.326     2.580 f  FSM_sequential_state[1]_i_3/O
                         net (fo=5, routed)           0.965     3.545    FSM_sequential_state[1]_i_3_n_0
    SLICE_X1Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.669 r  bitcntr[2]_i_1/O
                         net (fo=17, routed)          1.281     4.951    bitcntr[2]_i_1_n_0
    SLICE_X0Y50          FDRE                                         r  shreg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bittimer_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shreg_reg[1]_lopt_replica/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.951ns  (logic 1.196ns (24.159%)  route 3.755ns (75.841%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE                         0.000     0.000 r  bittimer_reg[0]/C
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bittimer_reg[0]/Q
                         net (fo=10, routed)          1.202     1.621    bittimer_reg_n_0_[0]
    SLICE_X0Y54          LUT3 (Prop_lut3_I1_O)        0.327     1.948 f  FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.307     2.254    FSM_sequential_state[1]_i_4_n_0
    SLICE_X1Y55          LUT5 (Prop_lut5_I4_O)        0.326     2.580 f  FSM_sequential_state[1]_i_3/O
                         net (fo=5, routed)           0.965     3.545    FSM_sequential_state[1]_i_3_n_0
    SLICE_X1Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.669 r  bitcntr[2]_i_1/O
                         net (fo=17, routed)          1.281     4.951    bitcntr[2]_i_1_n_0
    SLICE_X0Y50          FDRE                                         r  shreg_reg[1]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bittimer_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shreg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.951ns  (logic 1.196ns (24.159%)  route 3.755ns (75.841%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE                         0.000     0.000 r  bittimer_reg[0]/C
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bittimer_reg[0]/Q
                         net (fo=10, routed)          1.202     1.621    bittimer_reg_n_0_[0]
    SLICE_X0Y54          LUT3 (Prop_lut3_I1_O)        0.327     1.948 f  FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.307     2.254    FSM_sequential_state[1]_i_4_n_0
    SLICE_X1Y55          LUT5 (Prop_lut5_I4_O)        0.326     2.580 f  FSM_sequential_state[1]_i_3/O
                         net (fo=5, routed)           0.965     3.545    FSM_sequential_state[1]_i_3_n_0
    SLICE_X1Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.669 r  bitcntr[2]_i_1/O
                         net (fo=17, routed)          1.281     4.951    bitcntr[2]_i_1_n_0
    SLICE_X0Y50          FDRE                                         r  shreg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shreg_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.915ns  (logic 3.101ns (63.103%)  route 1.813ns (36.897%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE                         0.000     0.000 r  shreg_reg[6]_lopt_replica/C
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shreg_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.813     2.269    shreg_reg[6]_lopt_replica_1
    U14                  OBUF (Prop_obuf_I_O)         2.645     4.915 r  dout_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.915    dout_o[6]
    U14                                                               r  dout_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shreg_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.825ns  (logic 3.126ns (64.786%)  route 1.699ns (35.214%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE                         0.000     0.000 r  shreg_reg[1]_lopt_replica/C
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shreg_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.699     2.155    shreg_reg[1]_lopt_replica_1
    T10                  OBUF (Prop_obuf_I_O)         2.670     4.825 r  dout_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.825    dout_o[1]
    T10                                                               r  dout_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shreg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.815ns  (logic 3.254ns (67.579%)  route 1.561ns (32.421%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE                         0.000     0.000 r  shreg_reg[7]/C
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  shreg_reg[7]/Q
                         net (fo=3, routed)           1.561     1.980    dout_o_OBUF[7]
    V11                  OBUF (Prop_obuf_I_O)         2.835     4.815 r  dout_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.815    dout_o[7]
    V11                                                               r  dout_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bittimer_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shreg_reg[2]_lopt_replica/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.810ns  (logic 1.196ns (24.867%)  route 3.614ns (75.133%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE                         0.000     0.000 r  bittimer_reg[0]/C
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  bittimer_reg[0]/Q
                         net (fo=10, routed)          1.202     1.621    bittimer_reg_n_0_[0]
    SLICE_X0Y54          LUT3 (Prop_lut3_I1_O)        0.327     1.948 f  FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.307     2.254    FSM_sequential_state[1]_i_4_n_0
    SLICE_X1Y55          LUT5 (Prop_lut5_I4_O)        0.326     2.580 f  FSM_sequential_state[1]_i_3/O
                         net (fo=5, routed)           0.965     3.545    FSM_sequential_state[1]_i_3_n_0
    SLICE_X1Y57          LUT2 (Prop_lut2_I1_O)        0.124     3.669 r  bitcntr[2]_i_1/O
                         net (fo=17, routed)          1.140     4.810    bitcntr[2]_i_1_n_0
    SLICE_X0Y51          FDRE                                         r  shreg_reg[2]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shreg_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.805ns  (logic 3.106ns (64.638%)  route 1.699ns (35.362%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  shreg_reg[4]_lopt_replica/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shreg_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.699     2.155    shreg_reg[4]_lopt_replica_1
    T13                  OBUF (Prop_obuf_I_O)         2.650     4.805 r  dout_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.805    dout_o[4]
    T13                                                               r  dout_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_done_tick_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_done_tick_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.800ns  (logic 3.128ns (65.166%)  route 1.672ns (34.834%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE                         0.000     0.000 r  rx_done_tick_o_reg/C
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rx_done_tick_o_reg/Q
                         net (fo=1, routed)           1.672     2.128    rx_done_tick_o_OBUF
    V10                  OBUF (Prop_obuf_I_O)         2.672     4.800 r  rx_done_tick_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.800    rx_done_tick_o
    V10                                                               r  rx_done_tick_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shreg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE                         0.000     0.000 r  shreg_reg[2]/C
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shreg_reg[2]/Q
                         net (fo=2, routed)           0.115     0.256    dout_o_OBUF[2]
    SLICE_X0Y50          FDRE                                         r  shreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shreg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shreg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  shreg_reg[5]/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shreg_reg[5]/Q
                         net (fo=2, routed)           0.115     0.256    dout_o_OBUF[5]
    SLICE_X0Y53          FDRE                                         r  shreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shreg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shreg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  shreg_reg[4]/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shreg_reg[4]/Q
                         net (fo=2, routed)           0.118     0.259    dout_o_OBUF[4]
    SLICE_X1Y53          FDRE                                         r  shreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shreg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shreg_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.616%)  route 0.132ns (48.384%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE                         0.000     0.000 r  shreg_reg[3]/C
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shreg_reg[3]/Q
                         net (fo=2, routed)           0.132     0.273    dout_o_OBUF[3]
    SLICE_X0Y51          FDRE                                         r  shreg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shreg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shreg_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.141ns (44.606%)  route 0.175ns (55.394%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE                         0.000     0.000 r  shreg_reg[2]/C
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shreg_reg[2]/Q
                         net (fo=2, routed)           0.175     0.316    dout_o_OBUF[2]
    SLICE_X0Y50          FDRE                                         r  shreg_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shreg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shreg_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.141ns (44.606%)  route 0.175ns (55.394%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  shreg_reg[5]/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shreg_reg[5]/Q
                         net (fo=2, routed)           0.175     0.316    dout_o_OBUF[5]
    SLICE_X0Y53          FDRE                                         r  shreg_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shreg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shreg_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  shreg_reg[4]/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shreg_reg[4]/Q
                         net (fo=2, routed)           0.184     0.325    dout_o_OBUF[4]
    SLICE_X0Y53          FDRE                                         r  shreg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shreg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.171%)  route 0.186ns (56.829%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE                         0.000     0.000 r  shreg_reg[1]/C
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shreg_reg[1]/Q
                         net (fo=1, routed)           0.186     0.327    dout_o_OBUF[1]
    SLICE_X0Y50          FDRE                                         r  shreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bitcntr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bitcntr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE                         0.000     0.000 r  bitcntr_reg[0]/C
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bitcntr_reg[0]/Q
                         net (fo=4, routed)           0.167     0.308    bitcntr_reg_n_0_[0]
    SLICE_X1Y57          LUT2 (Prop_lut2_I0_O)        0.042     0.350 r  bitcntr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.350    bitcntr[1]_i_1_n_0
    SLICE_X1Y57          FDRE                                         r  bitcntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bitcntr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bitcntr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE                         0.000     0.000 r  bitcntr_reg[0]/C
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  bitcntr_reg[0]/Q
                         net (fo=4, routed)           0.167     0.308    bitcntr_reg_n_0_[0]
    SLICE_X1Y57          LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  bitcntr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.353    bitcntr[0]_i_1_n_0
    SLICE_X1Y57          FDRE                                         r  bitcntr_reg[0]/D
  -------------------------------------------------------------------    -------------------





