[2025-09-17 11:07:08] START suite=qualcomm_srv trace=srv129_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv129_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2581074 heartbeat IPC: 3.874 cumulative IPC: 3.874 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5002488 heartbeat IPC: 4.13 cumulative IPC: 3.998 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5002488 cumulative IPC: 3.998 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5002488 cumulative IPC: 3.998 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13175030 heartbeat IPC: 1.224 cumulative IPC: 1.224 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 21383360 heartbeat IPC: 1.218 cumulative IPC: 1.221 (Simulation time: 00 hr 03 min 33 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 29513689 heartbeat IPC: 1.23 cumulative IPC: 1.224 (Simulation time: 00 hr 04 min 37 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 37674320 heartbeat IPC: 1.225 cumulative IPC: 1.224 (Simulation time: 00 hr 05 min 43 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 45812405 heartbeat IPC: 1.229 cumulative IPC: 1.225 (Simulation time: 00 hr 06 min 49 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 53930895 heartbeat IPC: 1.232 cumulative IPC: 1.226 (Simulation time: 00 hr 07 min 50 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv129_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000013 cycles: 62125660 heartbeat IPC: 1.22 cumulative IPC: 1.225 (Simulation time: 00 hr 08 min 54 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 70337879 heartbeat IPC: 1.218 cumulative IPC: 1.224 (Simulation time: 00 hr 09 min 59 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 78607729 heartbeat IPC: 1.209 cumulative IPC: 1.223 (Simulation time: 00 hr 11 min 05 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 81839689 cumulative IPC: 1.222 (Simulation time: 00 hr 12 min 12 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 81839689 cumulative IPC: 1.222 (Simulation time: 00 hr 12 min 12 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv129_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.222 instructions: 100000001 cycles: 81839689
CPU 0 Branch Prediction Accuracy: 92.45% MPKI: 13.4 Average ROB Occupancy at Mispredict: 30.06
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08564
BRANCH_INDIRECT: 0.3701
BRANCH_CONDITIONAL: 11.57
BRANCH_DIRECT_CALL: 0.4218
BRANCH_INDIRECT_CALL: 0.5453
BRANCH_RETURN: 0.4067


====Backend Stall Breakdown====
ROB_STALL: 27
LQ_STALL: 0
SQ_STALL: 40506


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 13.5

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 27

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 2

cpu0->cpu0_STLB TOTAL        ACCESS:    2121390 HIT:    2120713 MISS:        677 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2121390 HIT:    2120713 MISS:        677 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 137.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9479238 HIT:    8906378 MISS:     572860 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7744126 HIT:    7205660 MISS:     538466 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     582066 HIT:     560691 MISS:      21375 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1151817 HIT:    1139479 MISS:      12338 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1229 HIT:        548 MISS:        681 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.43 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15869688 HIT:    7735858 MISS:    8133830 MSHR_MERGE:    2018716
cpu0->cpu0_L1I LOAD         ACCESS:   15869688 HIT:    7735858 MISS:    8133830 MSHR_MERGE:    2018716
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.21 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30578355 HIT:   26698878 MISS:    3879477 MSHR_MERGE:    1667170
cpu0->cpu0_L1D LOAD         ACCESS:   16695592 HIT:   14575947 MISS:    2119645 MSHR_MERGE:     490633
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13881384 HIT:   12122818 MISS:    1758566 MSHR_MERGE:    1176500
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1379 HIT:        113 MISS:       1266 MSHR_MERGE:         37
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 14.93 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13016755 HIT:   10726639 MISS:    2290116 MSHR_MERGE:    1157954
cpu0->cpu0_ITLB LOAD         ACCESS:   13016755 HIT:   10726639 MISS:    2290116 MSHR_MERGE:    1157954
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.026 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29061657 HIT:   27738355 MISS:    1323302 MSHR_MERGE:     334074
cpu0->cpu0_DTLB LOAD         ACCESS:   29061657 HIT:   27738355 MISS:    1323302 MSHR_MERGE:     334074
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.084 cycles
cpu0->LLC TOTAL        ACCESS:     620755 HIT:     610388 MISS:      10367 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     538466 HIT:     528401 MISS:      10065 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      21372 HIT:      21351 MISS:         21 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      60236 HIT:      60230 MISS:          6 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        681 HIT:        406 MISS:        275 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         25
  ROW_BUFFER_MISS:      10336
  AVG DBUS CONGESTED CYCLE: 2.992
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          4
  FULL:          0
Channel 0 REFRESHES ISSUED:       6820

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       547837       540563        48989          644
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           48           43           16
  STLB miss resolved @ L2C                0           43          315          247           31
  STLB miss resolved @ LLC                0           25          147          258           46
  STLB miss resolved @ MEM                0            0           85          115          119

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             200440        59129      1571409        93892           39
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            4            4           16
  STLB miss resolved @ L2C                0            2            3            1            0
  STLB miss resolved @ LLC                0            4           15           19           11
  STLB miss resolved @ MEM                0            0            7           21           45
[2025-09-17 11:19:20] END   suite=qualcomm_srv trace=srv129_ap (rc=0)
