# 125MHz Clock from Ethernet PHY
set_property -dict {PACKAGE_PIN D18 IOSTANDARD LVCMOS33} [get_ports sys_clock]
create_clock -period 8.000 -name sys_clk_pin -waveform {0.000 4.000} -add [get_ports sys_clock]

# Syzygy Port A
set_property IOSTANDARD DIFF_SSTL18_I [get_ports -filter { name =~ adcClkIn* }]
set_property -dict {PACKAGE_PIN N20} [get_ports adcClkIn_n_0]
set_property -dict {PACKAGE_PIN N19} [get_ports adcClkIn_p_0]
set_property SLEW SLOW [get_ports -filter { name =~ adcClkIn* }]

set_property -dict {PACKAGE_PIN T17 IOSTANDARD LVCMOS18} [get_ports sCh1CouplingL_0]
set_property -dict {PACKAGE_PIN T16 IOSTANDARD LVCMOS18} [get_ports sCh1CouplingH_0]
set_property -dict {PACKAGE_PIN T19 IOSTANDARD LVCMOS18} [get_ports sCh2CouplingL_0]
set_property -dict {PACKAGE_PIN R19 IOSTANDARD LVCMOS18} [get_ports sCh2CouplingH_0]
set_property -dict {PACKAGE_PIN P18 IOSTANDARD LVCMOS18} [get_ports sCh2GainL_0]
set_property -dict {PACKAGE_PIN P17 IOSTANDARD LVCMOS18} [get_ports sCh2GainH_0]
set_property -dict {PACKAGE_PIN P15 IOSTANDARD LVCMOS18} [get_ports sCh1GainL_0]
set_property -dict {PACKAGE_PIN N15 IOSTANDARD LVCMOS18} [get_ports sCh1GainH_0]
set_property -dict {PACKAGE_PIN K21 IOSTANDARD LVCMOS18} [get_ports sRelayComL_0]
set_property -dict {PACKAGE_PIN J20 IOSTANDARD LVCMOS18} [get_ports sRelayComH_0]

set_property -dict {PACKAGE_PIN T18 IOSTANDARD LVCMOS18} [get_ports sADC_Sclk_0]
set_property -dict {PACKAGE_PIN R18 IOSTANDARD LVCMOS18} [get_ports sADC_SDIO_0]
set_property -dict {PACKAGE_PIN M21 IOSTANDARD LVCMOS18} [get_ports sADC_CS_0]

set_property -dict {PACKAGE_PIN M22} [get_ports adcSync_0]
set_property IOSTANDARD LVCMOS18 [get_ports -filter { name =~ adcSync* }]
set_property DRIVE 4 [get_ports -filter { name =~ adcSync* }]
set_property SLEW SLOW [get_ports -filter { name =~ adcSync* }]

set_property -dict {PACKAGE_PIN M19} [get_ports DcoClk_0]
set_property IOSTANDARD LVCMOS18 [get_ports -filter { name =~ DcoClk* }]

set_property -dict {PACKAGE_PIN N22 IOSTANDARD LVCMOS18} [get_ports {dADC_Data_0[0]}]
set_property -dict {PACKAGE_PIN L21 IOSTANDARD LVCMOS18} [get_ports {dADC_Data_0[1]}]
set_property -dict {PACKAGE_PIN R16 IOSTANDARD LVCMOS18} [get_ports {dADC_Data_0[2]}]
set_property -dict {PACKAGE_PIN J18 IOSTANDARD LVCMOS18} [get_ports {dADC_Data_0[3]}]
set_property -dict {PACKAGE_PIN K18 IOSTANDARD LVCMOS18} [get_ports {dADC_Data_0[4]}]
set_property -dict {PACKAGE_PIN L19 IOSTANDARD LVCMOS18} [get_ports {dADC_Data_0[5]}]
set_property -dict {PACKAGE_PIN L18 IOSTANDARD LVCMOS18} [get_ports {dADC_Data_0[6]}]
set_property -dict {PACKAGE_PIN L22 IOSTANDARD LVCMOS18} [get_ports {dADC_Data_0[7]}]
set_property -dict {PACKAGE_PIN K20 IOSTANDARD LVCMOS18} [get_ports {dADC_Data_0[8]}]
set_property -dict {PACKAGE_PIN P16 IOSTANDARD LVCMOS18} [get_ports {dADC_Data_0[9]}]
set_property -dict {PACKAGE_PIN K19 IOSTANDARD LVCMOS18} [get_ports {dADC_Data_0[10]}]
set_property -dict {PACKAGE_PIN J22 IOSTANDARD LVCMOS18} [get_ports {dADC_Data_0[11]}]
set_property -dict {PACKAGE_PIN J21 IOSTANDARD LVCMOS18} [get_ports {dADC_Data_0[12]}]
set_property -dict {PACKAGE_PIN P22 IOSTANDARD LVCMOS18} [get_ports {dADC_Data_0[13]}]

#set_property -dict { PACKAGE_PIN M20  } [get_ports { syzygy_a_p2c_clk_n }]; #IO_L13N_T2_MRCC Sch=syzygy_a_p2c_clk_n

create_clock -period 10.000 -name DcoClk_0 -waveform {0.000 5.000} [get_ports DcoClk_0]
create_generated_clock -name adcClkIn_p_0 -source [get_pins adc_dma_bd_i/ZmodADC1410_Controll_0/U0/InstADC_ClkODDR/C] -divide_by 1 [get_ports adcClkIn_p_0]

set_input_delay -clock [get_clocks DcoClk_0] -clock_fall -min -add_delay 3.240 [get_ports {dADC_Data_0[*]}]
set_input_delay -clock [get_clocks DcoClk_0] -clock_fall -max -add_delay 5.440 [get_ports {dADC_Data_0[*]}]
set_input_delay -clock [get_clocks DcoClk_0] -min -add_delay 3.240 [get_ports {dADC_Data_0[*]}]
set_input_delay -clock [get_clocks DcoClk_0] -max -add_delay 5.440 [get_ports {dADC_Data_0[*]}]

# Syzygy Port B
#set_property -dict { PACKAGE_PIN Y19   IOSTANDARD LVCMOS18 } [get_ports { sDAC_Data_0[0] }]; #IO_L11P_T1_SRCC Sch=syzygy_b_s[19]
#set_property -dict { PACKAGE_PIN Y18   IOSTANDARD LVCMOS18 } [get_ports { sDAC_Data_0[1] }]; #IO_L12P_T1_MRCC Sch=syzygy_b_s[18]
#set_property -dict { PACKAGE_PIN AB22  IOSTANDARD LVCMOS18 } [get_ports { sDAC_Data_0[2] }]; #IO_L7N_T1 Sch=syzygy_b_d_n[6]
#set_property -dict { PACKAGE_PIN AB20  IOSTANDARD LVCMOS18 } [get_ports { sDAC_Data_0[3] }]; #IO_L10N_T1 Sch=syzygy_b_s[20]
#set_property -dict { PACKAGE_PIN AA18  IOSTANDARD LVCMOS18 } [get_ports { sDAC_Data_0[4] }]; #IO_L12N_T1_MRCC Sch=syzygy_b_s[16]
#set_property -dict { PACKAGE_PIN AA19  IOSTANDARD LVCMOS18 } [get_ports { sDAC_Data_0[5] }]; #IO_L11N_T1_SRCC Sch=syzygy_b_s[17]
#set_property -dict { PACKAGE_PIN Y21   IOSTANDARD LVCMOS18 } [get_ports { sDAC_Data_0[6] }]; #IO_L9N_T1_DQS Sch=syzygy_b_d_n[7]
#set_property -dict { PACKAGE_PIN Y20   IOSTANDARD LVCMOS18 } [get_ports { sDAC_Data_0[7] }]; #IO_L9P_T1_DQS Sch=syzygy_b_d_p[7]
#set_property -dict { PACKAGE_PIN V15   IOSTANDARD LVCMOS18 } [get_ports { sDAC_Data_0[8] }]; #IO_L19N_T3_VREF Sch=syzygy_b_d_n[5]
#set_property -dict { PACKAGE_PIN V14   IOSTANDARD LVCMOS18 } [get_ports { sDAC_Data_0[9] }]; #IO_L19P_T3 Sch=syzygy_b_d_p[5]
#set_property -dict { PACKAGE_PIN AB15  IOSTANDARD LVCMOS18 } [get_ports { sDAC_Data_0[10] }]; #IO_L24N_T3 Sch=syzygy_b_d_n[3]
#set_property -dict { PACKAGE_PIN AB14  IOSTANDARD LVCMOS18 } [get_ports { sDAC_Data_0[11] }]; #IO_L24P_T3 Sch=syzygy_b_d_p[3]
#set_property -dict { PACKAGE_PIN W13   IOSTANDARD LVCMOS18 } [get_ports { sDAC_Data_0[12] }]; #IO_L20N_T3 Sch=syzygy_b_d_n[1]
#set_property -dict { PACKAGE_PIN V13   IOSTANDARD LVCMOS18 } [get_ports { sDAC_Data_0[13] }]; #IO_L20P_T3 Sch=syzygy_b_d_p[1]

#set_property -dict { PACKAGE_PIN W16   IOSTANDARD LVCMOS18 } [get_ports { sDAC_Clkin_0 }]; #IO_L14P_T2_SRCC Sch=syzygy_b_c2p_clk_p
#set_property -dict { PACKAGE_PIN W17   IOSTANDARD LVCMOS18 } [get_ports { sDAC_ClkIO_0 }]; #IO_L13P_T2_MRCC Sch=syzygy_b_p2c_clk_p

#set_property -dict { PACKAGE_PIN Y14   IOSTANDARD LVCMOS18 } [get_ports { sDAC_SDIO_0 }]; #IO_L22P_T3 Sch=syzygy_b_d_p[4]
#set_property DRIVE 4 [get_ports sDAC_SDIO_0]
#set_property -dict { PACKAGE_PIN AA14  IOSTANDARD LVCMOS18 } [get_ports { sDAC_CS_0 }]; #IO_L22N_T3 Sch=syzygy_b_d_n[4]
#set_property DRIVE 4 [get_ports sDAC_CS_0]
#set_property -dict { PACKAGE_PIN AA13  IOSTANDARD LVCMOS18 } [get_ports { sDAC_SCLK_0 }]; #IO_L23N_T3 Sch=syzygy_b_d_n[2]
#set_property DRIVE 4 [get_ports sDAC_SCLK_0]

#set_property -dict { PACKAGE_PIN W15   IOSTANDARD LVCMOS18 } [get_ports { sDAC_SetFS1_0 }]; #IO_L21P_T3_DQS Sch=syzygy_b_d_p[0]
#set_property -dict { PACKAGE_PIN Y15   IOSTANDARD LVCMOS18 } [get_ports { sDAC_SetFS2_0 }]; #IO_L21N_T3_DQS Sch=syzygy_b_d_n[0]
#set_property -dict { PACKAGE_PIN Y13   IOSTANDARD LVCMOS18 } [get_ports { sDAC_Reset_0 }]; #IO_L23P_T3 Sch=syzygy_b_d_p[2]
#set_property -dict { PACKAGE_PIN AA22  IOSTANDARD LVCMOS18 } [get_ports { sDAC_EnOut_0 }]; #IO_L7P_T1 Sch=syzygy_b_d_p[6]

#create_generated_clock -name sDAC_Clkin_0 -source [get_pins design_1_i/ZmodDAC1411_Controll_0/U0/InstDAC_ClkinODDR/C] -divide_by 1 [get_ports sDAC_Clkin_0]
#create_generated_clock -name sDAC_ClkIO_0 -source [get_pins design_1_i/ZmodDAC1411_Controll_0/U0/InstDAC_ClkIO_ODDR/C] -divide_by 1 [get_ports sDAC_ClkIO_0]

#set_output_delay -clock [get_clocks sDAC_Clkin_0] -clock_fall -min -add_delay -0.100 [get_ports {sDAC_Data_0[*]}]
#set_output_delay -clock [get_clocks sDAC_Clkin_0] -clock_fall -max -add_delay 0.250 [get_ports {sDAC_Data_0[*]}]
#set_output_delay -clock [get_clocks sDAC_Clkin_0] -min -add_delay -0.100 [get_ports {sDAC_Data_0[*]}]
#set_output_delay -clock [get_clocks sDAC_Clkin_0] -max -add_delay 0.150 [get_ports {sDAC_Data_0[*]}]

connect_debug_port u_ila_0/probe0 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[0]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[1]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[2]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[3]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[4]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[5]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[6]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[7]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[8]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[9]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[10]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[11]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[12]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[13]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[14]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[15]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[16]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[17]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[18]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[19]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[20]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[21]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[22]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[23]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[24]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[25]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[26]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[27]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[28]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[29]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[30]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_in[31]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[0]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[1]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[2]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[3]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[4]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[5]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[6]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[7]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[8]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[9]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[10]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[11]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[12]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[13]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[14]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[15]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[16]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[17]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[18]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[19]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[20]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[21]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[22]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[23]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[24]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[25]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[26]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[27]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[28]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[29]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[30]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg2_out[31]}]]
connect_debug_port u_ila_0/probe3 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[0]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[1]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[2]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[3]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[4]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[5]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[6]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[7]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[8]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[9]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[10]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[11]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[12]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[13]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[14]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[15]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[16]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[17]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[18]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[19]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[20]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[21]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[22]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[23]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[24]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[25]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[26]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[27]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[28]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[29]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[30]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg0[31]}]]
connect_debug_port u_ila_0/probe4 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[0]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[1]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[2]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[3]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[4]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[5]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[6]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[7]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[8]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[9]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[10]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[11]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[12]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[13]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[14]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[15]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[16]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[17]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[18]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[19]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[20]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[21]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[22]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[23]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[24]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[25]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[26]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[27]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[28]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[29]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[30]} {adc_dma_bd_i/AXI_TAR_0/U0/slv_reg3[31]}]]
connect_debug_port u_ila_0/probe5 [get_nets [list adc_dma_bd_i/AXI_TAR_0/U0/master_test_start]]
connect_debug_port u_ila_0/probe6 [get_nets [list adc_dma_bd_i/AXI_TAR_0/U0/TAR_start]]

create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 64 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[13]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[14]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[15]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[16]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[17]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[18]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[19]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[20]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[21]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[22]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[23]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[24]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[25]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[26]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[27]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[28]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[29]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[30]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[31]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[32]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[33]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[34]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[35]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[36]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[37]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[38]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[39]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[40]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[41]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[42]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[43]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[44]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[45]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[46]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[47]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[48]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[49]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[50]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[51]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[52]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[53]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[54]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[55]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[56]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[57]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[58]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[59]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[60]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[61]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[62]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/cha_fifo_reg[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 5 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_count[0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_count[1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_count[2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_count[3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_count[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 64 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[13]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[14]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[15]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[16]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[17]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[18]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[19]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[20]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[21]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[22]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[23]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[24]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[25]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[26]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[27]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[28]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[29]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[30]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[31]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[32]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[33]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[34]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[35]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[36]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[37]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[38]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[39]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[40]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[41]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[42]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[43]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[44]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[45]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[46]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[47]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[48]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[49]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[50]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[51]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[52]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[53]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[54]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[55]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[56]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[57]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[58]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[59]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[60]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[61]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[62]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/chb_fifo_reg[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 64 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][13]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][14]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][15]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][16]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][17]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][18]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][19]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][20]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][21]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][22]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][23]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][24]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][25]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][26]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][27]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][28]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][29]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][30]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][31]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][32]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][33]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][34]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][35]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][36]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][37]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][38]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][39]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][40]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][41]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][42]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][43]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][44]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][45]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][46]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][47]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][48]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][49]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][50]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][51]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][52]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][53]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][54]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][55]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][56]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][57]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][58]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][59]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][60]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][61]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][62]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[6][63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 14 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_temp[0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_temp[1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_temp[2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_temp[3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_temp[4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_temp[5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_temp[6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_temp[7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_temp[8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_temp[9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_temp[10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_temp[11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_temp[12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_temp[13]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 64 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][13]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][14]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][15]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][16]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][17]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][18]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][19]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][20]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][21]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][22]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][23]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][24]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][25]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][26]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][27]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][28]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][29]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][30]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][31]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][32]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][33]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][34]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][35]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][36]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][37]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][38]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][39]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][40]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][41]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][42]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][43]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][44]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][45]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][46]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][47]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][48]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][49]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][50]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][51]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][52]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][53]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][54]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][55]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][56]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][57]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][58]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][59]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][60]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][61]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][62]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[13][63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 4 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/rd_ptr[0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/rd_ptr[1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/rd_ptr[2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/rd_ptr[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 64 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][13]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][14]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][15]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][16]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][17]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][18]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][19]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][20]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][21]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][22]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][23]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][24]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][25]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][26]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][27]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][28]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][29]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][30]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][31]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][32]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][33]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][34]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][35]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][36]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][37]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][38]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][39]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][40]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][41]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][42]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][43]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][44]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][45]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][46]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][47]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][48]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][49]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][50]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][51]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][52]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][53]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][54]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][55]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][56]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][57]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][58]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][59]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][60]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][61]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][62]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[2][63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 64 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][13]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][14]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][15]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][16]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][17]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][18]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][19]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][20]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][21]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][22]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][23]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][24]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][25]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][26]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][27]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][28]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][29]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][30]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][31]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][32]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][33]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][34]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][35]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][36]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][37]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][38]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][39]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][40]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][41]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][42]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][43]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][44]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][45]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][46]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][47]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][48]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][49]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][50]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][51]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][52]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][53]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][54]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][55]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][56]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][57]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][58]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][59]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][60]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][61]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][62]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[5][63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 64 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][13]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][14]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][15]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][16]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][17]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][18]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][19]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][20]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][21]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][22]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][23]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][24]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][25]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][26]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][27]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][28]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][29]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][30]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][31]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][32]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][33]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][34]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][35]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][36]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][37]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][38]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][39]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][40]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][41]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][42]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][43]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][44]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][45]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][46]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][47]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][48]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][49]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][50]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][51]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][52]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][53]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][54]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][55]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][56]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][57]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][58]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][59]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][60]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][61]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][62]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[7][63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 64 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][13]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][14]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][15]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][16]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][17]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][18]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][19]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][20]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][21]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][22]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][23]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][24]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][25]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][26]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][27]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][28]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][29]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][30]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][31]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][32]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][33]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][34]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][35]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][36]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][37]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][38]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][39]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][40]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][41]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][42]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][43]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][44]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][45]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][46]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][47]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][48]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][49]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][50]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][51]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][52]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][53]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][54]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][55]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][56]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][57]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][58]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][59]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][60]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][61]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][62]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[9][63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 64 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][13]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][14]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][15]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][16]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][17]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][18]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][19]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][20]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][21]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][22]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][23]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][24]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][25]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][26]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][27]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][28]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][29]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][30]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][31]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][32]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][33]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][34]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][35]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][36]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][37]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][38]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][39]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][40]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][41]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][42]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][43]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][44]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][45]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][46]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][47]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][48]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][49]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][50]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][51]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][52]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][53]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][54]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][55]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][56]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][57]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][58]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][59]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][60]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][61]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][62]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[8][63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 64 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][13]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][14]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][15]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][16]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][17]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][18]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][19]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][20]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][21]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][22]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][23]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][24]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][25]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][26]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][27]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][28]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][29]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][30]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][31]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][32]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][33]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][34]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][35]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][36]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][37]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][38]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][39]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][40]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][41]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][42]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][43]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][44]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][45]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][46]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][47]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][48]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][49]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][50]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][51]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][52]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][53]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][54]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][55]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][56]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][57]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][58]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][59]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][60]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][61]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][62]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[1][63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 64 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][13]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][14]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][15]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][16]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][17]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][18]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][19]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][20]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][21]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][22]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][23]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][24]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][25]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][26]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][27]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][28]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][29]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][30]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][31]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][32]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][33]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][34]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][35]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][36]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][37]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][38]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][39]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][40]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][41]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][42]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][43]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][44]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][45]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][46]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][47]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][48]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][49]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][50]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][51]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][52]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][53]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][54]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][55]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][56]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][57]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][58]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][59]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][60]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][61]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][62]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[15][63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 64 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][13]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][14]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][15]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][16]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][17]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][18]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][19]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][20]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][21]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][22]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][23]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][24]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][25]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][26]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][27]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][28]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][29]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][30]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][31]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][32]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][33]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][34]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][35]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][36]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][37]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][38]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][39]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][40]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][41]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][42]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][43]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][44]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][45]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][46]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][47]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][48]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][49]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][50]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][51]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][52]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][53]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][54]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][55]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][56]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][57]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][58]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][59]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][60]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][61]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][62]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[14][63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 64 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][13]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][14]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][15]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][16]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][17]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][18]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][19]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][20]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][21]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][22]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][23]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][24]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][25]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][26]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][27]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][28]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][29]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][30]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][31]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][32]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][33]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][34]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][35]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][36]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][37]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][38]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][39]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][40]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][41]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][42]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][43]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][44]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][45]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][46]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][47]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][48]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][49]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][50]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][51]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][52]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][53]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][54]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][55]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][56]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][57]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][58]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][59]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][60]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][61]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][62]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[0][63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 64 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][13]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][14]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][15]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][16]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][17]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][18]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][19]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][20]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][21]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][22]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][23]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][24]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][25]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][26]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][27]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][28]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][29]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][30]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][31]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][32]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][33]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][34]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][35]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][36]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][37]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][38]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][39]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][40]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][41]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][42]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][43]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][44]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][45]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][46]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][47]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][48]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][49]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][50]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][51]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][52]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][53]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][54]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][55]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][56]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][57]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][58]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][59]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][60]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][61]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][62]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[10][63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 64 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][13]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][14]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][15]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][16]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][17]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][18]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][19]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][20]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][21]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][22]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][23]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][24]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][25]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][26]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][27]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][28]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][29]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][30]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][31]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][32]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][33]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][34]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][35]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][36]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][37]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][38]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][39]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][40]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][41]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][42]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][43]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][44]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][45]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][46]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][47]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][48]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][49]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][50]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][51]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][52]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][53]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][54]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][55]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][56]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][57]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][58]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][59]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][60]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][61]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][62]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[11][63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 64 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][13]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][14]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][15]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][16]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][17]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][18]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][19]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][20]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][21]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][22]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][23]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][24]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][25]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][26]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][27]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][28]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][29]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][30]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][31]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][32]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][33]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][34]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][35]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][36]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][37]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][38]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][39]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][40]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][41]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][42]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][43]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][44]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][45]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][46]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][47]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][48]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][49]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][50]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][51]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][52]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][53]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][54]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][55]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][56]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][57]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][58]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][59]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][60]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][61]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][62]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[12][63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 4 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/wr_ptr[0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/wr_ptr[1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/wr_ptr[2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/wr_ptr[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 64 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][13]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][14]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][15]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][16]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][17]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][18]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][19]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][20]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][21]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][22]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][23]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][24]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][25]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][26]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][27]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][28]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][29]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][30]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][31]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][32]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][33]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][34]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][35]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][36]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][37]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][38]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][39]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][40]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][41]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][42]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][43]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][44]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][45]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][46]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][47]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][48]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][49]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][50]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][51]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][52]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][53]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][54]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][55]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][56]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][57]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][58]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][59]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][60]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][61]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][62]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[4][63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 64 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][13]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][14]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][15]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][16]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][17]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][18]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][19]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][20]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][21]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][22]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][23]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][24]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][25]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][26]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][27]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][28]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][29]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][30]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][31]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][32]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][33]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][34]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][35]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][36]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][37]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][38]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][39]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][40]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][41]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][42]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][43]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][44]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][45]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][46]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][47]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][48]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][49]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][50]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][51]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][52]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][53]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][54]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][55]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][56]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][57]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][58]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][59]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][60]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][61]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][62]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_mem_reg[3][63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 32 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[13]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[14]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[15]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[16]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[17]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[18]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[19]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[20]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[21]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[22]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[23]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[24]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[25]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[26]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[27]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[28]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[29]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[30]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/ts_temp[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 14 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_internal[0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_internal[1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_internal[2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_internal[3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_internal[4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_internal[5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_internal[6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_internal[7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_internal[8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_internal[9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_internal[10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_internal[11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_internal[12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/vp_internal[13]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 14 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_temp[0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_temp[1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_temp[2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_temp[3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_temp[4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_temp[5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_temp[6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_temp[7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_temp[8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_temp[9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_temp[10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_temp[11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_temp[12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_temp[13]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 14 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_internal[0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_internal[1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_internal[2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_internal[3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_internal[4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_internal[5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_internal[6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_internal[7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_internal[8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_internal[9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_internal[10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_internal[11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_internal[12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/vp_internal[13]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 32 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[13]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[14]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[15]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[16]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[17]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[18]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[19]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[20]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[21]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[22]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[23]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[24]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[25]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[26]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[27]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[28]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[29]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[30]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/ts_temp[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 16 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_high_ila[0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_high_ila[1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_high_ila[2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_high_ila[3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_high_ila[4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_high_ila[5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_high_ila[6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_high_ila[7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_high_ila[8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_high_ila[9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_high_ila[10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_high_ila[11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_high_ila[12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_high_ila[13]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_high_ila[14]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_high_ila[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 16 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_low_ila[0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_low_ila[1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_low_ila[2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_low_ila[3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_low_ila[4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_low_ila[5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_low_ila[6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_low_ila[7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_low_ila[8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_low_ila[9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_low_ila[10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_low_ila[11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_low_ila[12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_low_ila[13]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_low_ila[14]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/h_low_ila[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_B/dr_internal]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/dr_internal]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_empty_ila]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/PLS_FMT_00/fifo_full_ila]]
create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list adc_dma_bd_i/processing_system7_0/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property port_width 16 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_high_ila[0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_high_ila[1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_high_ila[2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_high_ila[3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_high_ila[4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_high_ila[5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_high_ila[6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_high_ila[7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_high_ila[8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_high_ila[9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_high_ila[10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_high_ila[11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_high_ila[12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_high_ila[13]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_high_ila[14]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_high_ila[15]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
set_property port_width 16 [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_low_ila[0]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_low_ila[1]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_low_ila[2]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_low_ila[3]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_low_ila[4]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_low_ila[5]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_low_ila[6]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_low_ila[7]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_low_ila[8]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_low_ila[9]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_low_ila[10]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_low_ila[11]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_low_ila[12]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_low_ila[13]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_low_ila[14]} {adc_dma_bd_i/AXI_TAR_0/U0/TAR_00/VP_DET_A/h_low_ila[15]}]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
