Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/CS401/mips_cpu_v2_sim_reorg/mips/mips_decoder_main.vhd" in Library work.
Entity <maindec> compiled.
Entity <maindec> (Architecture <behave>) compiled.
Compiling vhdl file "C:/CS401/mips_cpu_v2_sim_reorg/mips/mips_decoder_alu.vhd" in Library work.
Entity <aludec> compiled.
Entity <aludec> (Architecture <behave>) compiled.
Compiling vhdl file "C:/CS401/mips_cpu_v2_sim_reorg/mips/mips_controller.vhd" in Library work.
Entity <controller> compiled.
Entity <controller> (Architecture <struct>) compiled.
Compiling vhdl file "C:/CS401/mips_cpu_v2_sim_reorg/mips/mips.vhd" in Library work.
Entity <mips> compiled.
Entity <alu> compiled.
Entity <regfile> compiled.
Entity <adder> compiled.
Entity <zerodetect> compiled.
Entity <sl2> compiled.
Entity <signext> compiled.
Entity <flopr> compiled.
Entity <mux2> compiled.
Entity <mips> (Architecture <struct>) compiled.
Entity <alu> (Architecture <behave>) compiled.
Entity <regfile> (Architecture <behave>) compiled.
Entity <adder> (Architecture <behave>) compiled.
Entity <zerodetect> (Architecture <behave>) compiled.
Entity <sl2> (Architecture <behave>) compiled.
Entity <signext> (Architecture <behave>) compiled.
Entity <flopr> (Architecture <asynchronous>) compiled.
Entity <mux2> (Architecture <behave>) compiled.
Compiling vhdl file "C:/CS401/mips_cpu_v2_sim_reorg/mips/mips_mem.vhd" in Library work.
Entity <dmem> compiled.
Entity <dmem> (Architecture <behave>) compiled.
Entity <imem> compiled.
Entity <imem> (Architecture <behave>) compiled.
Compiling vhdl file "C:/CS401/mips_cpu_v2_sim_reorg/mips/mips_datapath.vhd" in Library work.
Entity <datapath> compiled.
Entity <datapath> (Architecture <struct>) compiled.
Compiling vhdl file "C:/CS401/mips_cpu_v2_sim_reorg/mips/mips_top.vhd" in Library work.
Entity <testbench> compiled.
Entity <top> compiled.
Entity <top> (Architecture <test>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <test>).

Analyzing hierarchy for entity <mips> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <imem> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <dmem> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <controller> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <datapath> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <maindec> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <aludec> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <flopr> in library <work> (architecture <asynchronous>) with generics.
	width = 32

Analyzing hierarchy for entity <adder> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <sl2> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <mux2> in library <work> (architecture <behave>) with generics.
	width = 32

Analyzing hierarchy for entity <regfile> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <mux2> in library <work> (architecture <behave>) with generics.
	width = 5

Analyzing hierarchy for entity <signext> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <alu> in library <work> (architecture <behave>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <test>).
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <mips> in library <work> (Architecture <struct>).
Entity <mips> analyzed. Unit <mips> generated.

Analyzing Entity <controller> in library <work> (Architecture <struct>).
Entity <controller> analyzed. Unit <controller> generated.

Analyzing Entity <maindec> in library <work> (Architecture <behave>).
Entity <maindec> analyzed. Unit <maindec> generated.

Analyzing Entity <aludec> in library <work> (Architecture <behave>).
Entity <aludec> analyzed. Unit <aludec> generated.

Analyzing Entity <datapath> in library <work> (Architecture <struct>).
Entity <datapath> analyzed. Unit <datapath> generated.

Analyzing generic Entity <flopr> in library <work> (Architecture <asynchronous>).
	width = 32
Entity <flopr> analyzed. Unit <flopr> generated.

Analyzing Entity <adder> in library <work> (Architecture <behave>).
Entity <adder> analyzed. Unit <adder> generated.

Analyzing Entity <sl2> in library <work> (Architecture <behave>).
Entity <sl2> analyzed. Unit <sl2> generated.

Analyzing generic Entity <mux2.1> in library <work> (Architecture <behave>).
	width = 32
Entity <mux2.1> analyzed. Unit <mux2.1> generated.

Analyzing Entity <regfile> in library <work> (Architecture <behave>).
Entity <regfile> analyzed. Unit <regfile> generated.

Analyzing generic Entity <mux2.2> in library <work> (Architecture <behave>).
	width = 5
Entity <mux2.2> analyzed. Unit <mux2.2> generated.

Analyzing Entity <signext> in library <work> (Architecture <behave>).
Entity <signext> analyzed. Unit <signext> generated.

Analyzing Entity <alu> in library <work> (Architecture <behave>).
Entity <alu> analyzed. Unit <alu> generated.

Analyzing Entity <imem> in library <work> (Architecture <behave>).
Entity <imem> analyzed. Unit <imem> generated.

Analyzing Entity <dmem> in library <work> (Architecture <behave>).
Entity <dmem> analyzed. Unit <dmem> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <imem>.
    Related source file is "C:/CS401/mips_cpu_v2_sim_reorg/mips/mips_mem.vhd".
WARNING:Xst:1781 - Signal <mem> is used but never assigned. Tied to default value.
    Found 64x32-bit ROM for signal <rd>.
    Summary:
	inferred   1 ROM(s).
Unit <imem> synthesized.


Synthesizing Unit <dmem>.
    Related source file is "C:/CS401/mips_cpu_v2_sim_reorg/mips/mips_mem.vhd".
WARNING:Xst:647 - Input <a<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <a<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit 64-to-1 multiplexer for signal <rd>.
    Found 2048-bit register for signal <mem>.
INFO:Xst:738 - HDL ADVISOR - 2048 flip-flops were inferred for signal <mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 2048 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <dmem> synthesized.


Synthesizing Unit <maindec>.
    Related source file is "C:/CS401/mips_cpu_v2_sim_reorg/mips/mips_decoder_main.vhd".
Unit <maindec> synthesized.


Synthesizing Unit <aludec>.
    Related source file is "C:/CS401/mips_cpu_v2_sim_reorg/mips/mips_decoder_alu.vhd".
Unit <aludec> synthesized.


Synthesizing Unit <flopr>.
    Related source file is "C:/CS401/mips_cpu_v2_sim_reorg/mips/mips.vhd".
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <flopr> synthesized.


Synthesizing Unit <adder>.
    Related source file is "C:/CS401/mips_cpu_v2_sim_reorg/mips/mips.vhd".
    Found 32-bit adder for signal <y>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <adder> synthesized.


Synthesizing Unit <sl2>.
    Related source file is "C:/CS401/mips_cpu_v2_sim_reorg/mips/mips.vhd".
WARNING:Xst:647 - Input <a<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <sl2> synthesized.


Synthesizing Unit <mux2_1>.
    Related source file is "C:/CS401/mips_cpu_v2_sim_reorg/mips/mips.vhd".
Unit <mux2_1> synthesized.


Synthesizing Unit <regfile>.
    Related source file is "C:/CS401/mips_cpu_v2_sim_reorg/mips/mips.vhd".
    Found 32x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32x32-bit dual-port RAM <Mram_mem_ren> for signal <mem>.
    Summary:
	inferred   2 RAM(s).
Unit <regfile> synthesized.


Synthesizing Unit <mux2_2>.
    Related source file is "C:/CS401/mips_cpu_v2_sim_reorg/mips/mips.vhd".
Unit <mux2_2> synthesized.


Synthesizing Unit <signext>.
    Related source file is "C:/CS401/mips_cpu_v2_sim_reorg/mips/mips.vhd".
Unit <signext> synthesized.


Synthesizing Unit <alu>.
    Related source file is "C:/CS401/mips_cpu_v2_sim_reorg/mips/mips.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <result>.
    Found 32-bit adder carry in for signal <sum>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <alu> synthesized.


Synthesizing Unit <controller>.
    Related source file is "C:/CS401/mips_cpu_v2_sim_reorg/mips/mips_controller.vhd".
Unit <controller> synthesized.


Synthesizing Unit <datapath>.
    Related source file is "C:/CS401/mips_cpu_v2_sim_reorg/mips/mips_datapath.vhd".
WARNING:Xst:647 - Input <instr<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <datapath> synthesized.


Synthesizing Unit <mips>.
    Related source file is "C:/CS401/mips_cpu_v2_sim_reorg/mips/mips.vhd".
Unit <mips> synthesized.


Synthesizing Unit <top>.
    Related source file is "C:/CS401/mips_cpu_v2_sim_reorg/mips/mips_top.vhd".
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port RAM                               : 2
# ROMs                                                 : 1
 64x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit adder carry in                                 : 1
# Registers                                            : 65
 32-bit register                                       : 65
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 64-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <regfile>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we3>           | high     |
    |     addrA          | connected to signal <wa3>           |          |
    |     diA            | connected to signal <wd3>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <ra1>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem_ren> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we3>           | high     |
    |     addrA          | connected to signal <wa3>           |          |
    |     diA            | connected to signal <wd3>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <ra2>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <regfile> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port distributed RAM                   : 2
# ROMs                                                 : 1
 64x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit adder carry in                                 : 1
# Registers                                            : 2080
 Flip-Flops                                            : 2080
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 64-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <dmem> ...

Optimizing unit <flopr> ...

Optimizing unit <regfile> ...

Optimizing unit <alu> ...

Optimizing unit <datapath> ...
WARNING:Xst:2677 - Node <mips1/dp/pcreg/q_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/pcreg/q_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/pcreg/q_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/pcreg/q_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/pcreg/q_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/pcreg/q_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/pcreg/q_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/pcreg/q_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/pcreg/q_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/pcreg/q_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/pcreg/q_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/pcreg/q_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/pcreg/q_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/pcreg/q_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/pcreg/q_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/pcreg/q_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/pcreg/q_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/pcreg/q_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/pcreg/q_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/pcreg/q_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/pcreg/q_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/pcreg/q_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/pcreg/q_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/pcreg/q_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/pcreg/q_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/pcreg/q_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem32> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem36> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem34> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem38> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem42> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem40> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem44> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem48> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem46> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem50> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem54> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem52> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem56> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem60> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem58> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem62> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem64> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem_ren2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem_ren6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem_ren4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem_ren8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem_ren12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem_ren10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem_ren14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem_ren18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem_ren16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem_ren20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem_ren24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem_ren22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem_ren26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem_ren30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem_ren28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem_ren32> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem_ren36> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem_ren34> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem_ren38> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem_ren42> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem_ren40> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem_ren44> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem_ren48> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem_ren46> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem_ren50> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem_ren54> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem_ren52> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem_ren56> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem_ren60> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem_ren58> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem_ren62> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mips1/dp/rf/Mram_mem_ren64> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 25.
FlipFlop mips1/dp/pcreg/q_5 has been replicated 1 time(s)
FlipFlop mips1/dp/pcreg/q_6 has been replicated 1 time(s)
FlipFlop mips1/dp/pcreg/q_7 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2057
 Flip-Flops                                            : 2057

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 67

Cell Usage :
# BELS                             : 2647
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 5
#      LUT2                        : 31
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 1066
#      LUT3_D                      : 7
#      LUT3_L                      : 10
#      LUT4                        : 376
#      LUT4_D                      : 28
#      LUT4_L                      : 26
#      MUXCY                       : 50
#      MUXF5                       : 551
#      MUXF6                       : 256
#      MUXF7                       : 128
#      MUXF8                       : 64
#      VCC                         : 1
#      XORCY                       : 44
# FlipFlops/Latches                : 2057
#      FDC                         : 9
#      FDE                         : 2048
# RAMS                             : 64
#      RAM16X1D                    : 64
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 66
#      IBUF                        : 1
#      OBUF                        : 65
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                     1905  out of   7680    24%  
 Number of Slice Flip Flops:           2057  out of  15360    13%  
 Number of 4 input LUTs:               1680  out of  15360    10%  
    Number used as logic:              1552
    Number used as RAMs:                128
 Number of IOs:                          67
 Number of bonded IOBs:                  67  out of    173    38%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2121  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 9     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 17.457ns (Maximum Frequency: 57.282MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 19.654ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 17.457ns (frequency: 57.282MHz)
  Total number of paths / destination ports: 17826731 / 4681
-------------------------------------------------------------------------
Delay:               17.457ns (Levels of Logic = 13)
  Source:            mips1/dp/pcreg/q_6 (FF)
  Destination:       mips1/dp/pcreg/q_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: mips1/dp/pcreg/q_6 to mips1/dp/pcreg/q_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             38   0.626   1.899  mips1/dp/pcreg/q_6 (mips1/dp/pcreg/q_6)
     LUT4_D:I0->O          1   0.479   0.740  imem1/Mrom_rd4211_SW1 (N251)
     LUT4:I2->O           65   0.479   1.736  imem1/Mrom_rd4211 (instr<18>)
     RAM16X1D:DPRA2->DPO    1   0.479   0.704  mips1/dp/rf/Mram_mem_ren61 (mips1/dp/rf/N255)
     LUT4:I3->O           66   0.479   1.800  mips1/dp/rf/rd2<30>1 (writedata_30_OBUF)
     LUT3:I2->O            2   0.479   0.768  mips1/dp/srcbmux/y<30>1 (mips1/dp/srcb<30>)
     LUT4:I3->O            1   0.479   0.000  mips1/dp/mainalu/Madd_sum_lut<30> (mips1/dp/mainalu/Madd_sum_lut<30>)
     MUXCY:S->O            0   0.435   0.000  mips1/dp/mainalu/Madd_sum_cy<30> (mips1/dp/mainalu/Madd_sum_cy<30>)
     XORCY:CI->O           2   0.786   0.804  mips1/dp/mainalu/Madd_sum_xor<31> (mips1/dp/mainalu/slt<0>)
     LUT3:I2->O            1   0.479   0.000  mips1/dp/mainalu/Mmux_result_3 (mips1/dp/mainalu/Mmux_result_3)
     MUXF5:I1->O           4   0.314   0.802  mips1/dp/mainalu/Mmux_result_2_f5 (dataadr_0_OBUF)
     LUT4:I3->O            1   0.479   0.000  mips1/cont/pcsrc_wg_lut<8> (mips1/cont/pcsrc_wg_lut<8>)
     MUXCY:S->O            6   0.644   0.912  mips1/cont/pcsrc_wg_cy<8> (mips1/cont/pcsrc_wg_cy<8>)
     LUT3:I2->O            2   0.479   0.000  mips1/dp/pcmux/y<7> (mips1/dp/pcnext<7>)
     FDC:D                     0.176          mips1/dp/pcreg/q_7
    ----------------------------------------
    Total                     17.457ns (7.292ns logic, 10.165ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 93389 / 65
-------------------------------------------------------------------------
Offset:              19.654ns (Levels of Logic = 11)
  Source:            mips1/dp/pcreg/q_6 (FF)
  Destination:       dataadr<0> (PAD)
  Source Clock:      clk rising

  Data Path: mips1/dp/pcreg/q_6 to dataadr<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             38   0.626   1.899  mips1/dp/pcreg/q_6 (mips1/dp/pcreg/q_6)
     LUT4_D:I0->O          1   0.479   0.740  imem1/Mrom_rd4211_SW1 (N251)
     LUT4:I2->O           65   0.479   1.736  imem1/Mrom_rd4211 (instr<18>)
     RAM16X1D:DPRA2->DPO    1   0.479   0.704  mips1/dp/rf/Mram_mem_ren61 (mips1/dp/rf/N255)
     LUT4:I3->O           66   0.479   1.800  mips1/dp/rf/rd2<30>1 (writedata_30_OBUF)
     LUT3:I2->O            2   0.479   0.768  mips1/dp/srcbmux/y<30>1 (mips1/dp/srcb<30>)
     LUT4:I3->O            1   0.479   0.000  mips1/dp/mainalu/Madd_sum_lut<30> (mips1/dp/mainalu/Madd_sum_lut<30>)
     MUXCY:S->O            0   0.435   0.000  mips1/dp/mainalu/Madd_sum_cy<30> (mips1/dp/mainalu/Madd_sum_cy<30>)
     XORCY:CI->O           2   0.786   0.804  mips1/dp/mainalu/Madd_sum_xor<31> (mips1/dp/mainalu/slt<0>)
     LUT3:I2->O            1   0.479   0.000  mips1/dp/mainalu/Mmux_result_3 (mips1/dp/mainalu/Mmux_result_3)
     MUXF5:I1->O           4   0.314   0.779  mips1/dp/mainalu/Mmux_result_2_f5 (dataadr_0_OBUF)
     OBUF:I->O                 4.909          dataadr_0_OBUF (dataadr<0>)
    ----------------------------------------
    Total                     19.654ns (10.423ns logic, 9.231ns route)
                                       (53.0% logic, 47.0% route)

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 16.99 secs
 
--> 

Total memory usage is 309236 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   95 (   0 filtered)
Number of infos    :    3 (   0 filtered)

