<stg><name>case_3_Pipeline_L_m1_1_L_m1_2</name>


<trans_list>

<trans id="239" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten57 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten57"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_2, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_0, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i7 0, i7 %indvar_flatten57

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:6 %store_ln151 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:7 %store_ln152 = store i4 0, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %L_m1_3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
L_m1_3:0 %indvar_flatten57_load = load i7 %indvar_flatten57

]]></Node>
<StgValue><ssdm name="indvar_flatten57_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
L_m1_3:1 %icmp_ln151 = icmp_eq  i7 %indvar_flatten57_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln151"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
L_m1_3:2 %add_ln151_1 = add i7 %indvar_flatten57_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln151_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
L_m1_3:3 %br_ln151 = br i1 %icmp_ln151, void %for.inc399, void %L_s1_1.exitStub

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc399:0 %j_load = load i4 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc399:1 %i_load = load i4 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc399:2 %add_ln151 = add i4 %i_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln151"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc399:5 %icmp_ln152 = icmp_eq  i4 %j_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln152"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc399:6 %select_ln151 = select i1 %icmp_ln152, i4 0, i4 %j_load

]]></Node>
<StgValue><ssdm name="select_ln151"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc399:7 %select_ln151_1 = select i1 %icmp_ln152, i4 %add_ln151, i4 %i_load

]]></Node>
<StgValue><ssdm name="select_ln151_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="4">
<![CDATA[
for.inc399:8 %trunc_ln153 = trunc i4 %select_ln151_1

]]></Node>
<StgValue><ssdm name="trunc_ln153"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="3">
<![CDATA[
for.inc399:10 %zext_ln155 = zext i3 %trunc_ln153

]]></Node>
<StgValue><ssdm name="zext_ln155"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc399:11 %in_data_0_addr = getelementptr i8 %in_data_0, i64 0, i64 %zext_ln155

]]></Node>
<StgValue><ssdm name="in_data_0_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="4">
<![CDATA[
for.inc399:12 %in_data_0_load = load i4 %in_data_0_addr

]]></Node>
<StgValue><ssdm name="in_data_0_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc399:14 %add338 = add i3 %trunc_ln153, i3 1

]]></Node>
<StgValue><ssdm name="add338"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="3">
<![CDATA[
for.inc399:15 %idxprom3402 = zext i3 %add338

]]></Node>
<StgValue><ssdm name="idxprom3402"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc399:16 %in_data_0_addr_1 = getelementptr i8 %in_data_0, i64 0, i64 %idxprom3402

]]></Node>
<StgValue><ssdm name="in_data_0_addr_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="4">
<![CDATA[
for.inc399:17 %in_data_0_load_1 = load i4 %in_data_0_addr_1

]]></Node>
<StgValue><ssdm name="in_data_0_load_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
for.inc399:29 %bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln151_1, i32 2

]]></Node>
<StgValue><ssdm name="bit_sel1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="4">
<![CDATA[
for.inc399:31 %empty = trunc i4 %select_ln151_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="4">
<![CDATA[
for.inc399:57 %empty_11 = trunc i4 %select_ln151

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="3">
<![CDATA[
for.inc399:58 %zext_ln155_1 = zext i3 %empty_11

]]></Node>
<StgValue><ssdm name="zext_ln155_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc399:59 %in_data_2_addr = getelementptr i8 %in_data_2, i64 0, i64 %zext_ln155_1

]]></Node>
<StgValue><ssdm name="in_data_2_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="4">
<![CDATA[
for.inc399:60 %in_data_2_load = load i4 %in_data_2_addr

]]></Node>
<StgValue><ssdm name="in_data_2_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc399:63 %add_ln156 = add i3 %empty_11, i3 1

]]></Node>
<StgValue><ssdm name="add_ln156"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="3">
<![CDATA[
for.inc399:64 %zext_ln156 = zext i3 %add_ln156

]]></Node>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc399:65 %in_data_2_addr_1 = getelementptr i8 %in_data_2, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="in_data_2_addr_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="4">
<![CDATA[
for.inc399:66 %in_data_2_load_1 = load i4 %in_data_2_addr_1

]]></Node>
<StgValue><ssdm name="in_data_2_load_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
for.inc399:90 %bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln151, i32 2

]]></Node>
<StgValue><ssdm name="bit_sel"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="4">
<![CDATA[
for.inc399:92 %trunc_ln158 = trunc i4 %select_ln151

]]></Node>
<StgValue><ssdm name="trunc_ln158"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc399:176 %add_ln152 = add i4 %select_ln151, i4 1

]]></Node>
<StgValue><ssdm name="add_ln152"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc399:177 %store_ln151 = store i7 %add_ln151_1, i7 %indvar_flatten57

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc399:178 %store_ln151 = store i4 %select_ln151_1, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc399:179 %store_ln152 = store i4 %add_ln152, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="4">
<![CDATA[
for.inc399:12 %in_data_0_load = load i4 %in_data_0_addr

]]></Node>
<StgValue><ssdm name="in_data_0_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="8">
<![CDATA[
for.inc399:13 %sext_ln155 = sext i8 %in_data_0_load

]]></Node>
<StgValue><ssdm name="sext_ln155"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="4">
<![CDATA[
for.inc399:17 %in_data_0_load_1 = load i4 %in_data_0_addr_1

]]></Node>
<StgValue><ssdm name="in_data_0_load_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="8">
<![CDATA[
for.inc399:18 %sext_ln156 = sext i8 %in_data_0_load_1

]]></Node>
<StgValue><ssdm name="sext_ln156"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc399:19 %add354 = add i3 %trunc_ln153, i3 2

]]></Node>
<StgValue><ssdm name="add354"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="3">
<![CDATA[
for.inc399:20 %idxprom3563 = zext i3 %add354

]]></Node>
<StgValue><ssdm name="idxprom3563"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc399:21 %in_data_0_addr_2 = getelementptr i8 %in_data_0, i64 0, i64 %idxprom3563

]]></Node>
<StgValue><ssdm name="in_data_0_addr_2"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="4">
<![CDATA[
for.inc399:22 %in_data_0_load_2 = load i4 %in_data_0_addr_2

]]></Node>
<StgValue><ssdm name="in_data_0_load_2"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc399:24 %add370 = add i3 %trunc_ln153, i3 3

]]></Node>
<StgValue><ssdm name="add370"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="3">
<![CDATA[
for.inc399:25 %idxprom3724 = zext i3 %add370

]]></Node>
<StgValue><ssdm name="idxprom3724"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc399:26 %in_data_0_addr_3 = getelementptr i8 %in_data_0, i64 0, i64 %idxprom3724

]]></Node>
<StgValue><ssdm name="in_data_0_addr_3"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="4">
<![CDATA[
for.inc399:27 %in_data_0_load_3 = load i4 %in_data_0_addr_3

]]></Node>
<StgValue><ssdm name="in_data_0_load_3"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="4">
<![CDATA[
for.inc399:60 %in_data_2_load = load i4 %in_data_2_addr

]]></Node>
<StgValue><ssdm name="in_data_2_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="8">
<![CDATA[
for.inc399:61 %sext_ln155_1 = sext i8 %in_data_2_load

]]></Node>
<StgValue><ssdm name="sext_ln155_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc399:62 %mul_ln155 = mul i11 %sext_ln155_1, i11 %sext_ln155

]]></Node>
<StgValue><ssdm name="mul_ln155"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="4">
<![CDATA[
for.inc399:66 %in_data_2_load_1 = load i4 %in_data_2_addr_1

]]></Node>
<StgValue><ssdm name="in_data_2_load_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="8">
<![CDATA[
for.inc399:67 %sext_ln156_1 = sext i8 %in_data_2_load_1

]]></Node>
<StgValue><ssdm name="sext_ln156_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc399:68 %mul_ln156 = mul i11 %sext_ln156_1, i11 %sext_ln156

]]></Node>
<StgValue><ssdm name="mul_ln156"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc399:69 %add_ln157 = add i3 %empty_11, i3 2

]]></Node>
<StgValue><ssdm name="add_ln157"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="3">
<![CDATA[
for.inc399:70 %zext_ln157 = zext i3 %add_ln157

]]></Node>
<StgValue><ssdm name="zext_ln157"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc399:71 %in_data_2_addr_2 = getelementptr i8 %in_data_2, i64 0, i64 %zext_ln157

]]></Node>
<StgValue><ssdm name="in_data_2_addr_2"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="4">
<![CDATA[
for.inc399:72 %in_data_2_load_2 = load i4 %in_data_2_addr_2

]]></Node>
<StgValue><ssdm name="in_data_2_load_2"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc399:75 %add_ln158 = add i3 %empty_11, i3 3

]]></Node>
<StgValue><ssdm name="add_ln158"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="3">
<![CDATA[
for.inc399:76 %zext_ln158 = zext i3 %add_ln158

]]></Node>
<StgValue><ssdm name="zext_ln158"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc399:77 %in_data_2_addr_3 = getelementptr i8 %in_data_2, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="in_data_2_addr_3"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="4">
<![CDATA[
for.inc399:78 %in_data_2_load_3 = load i4 %in_data_2_addr_3

]]></Node>
<StgValue><ssdm name="in_data_2_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="79" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="4">
<![CDATA[
for.inc399:22 %in_data_0_load_2 = load i4 %in_data_0_addr_2

]]></Node>
<StgValue><ssdm name="in_data_0_load_2"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="8">
<![CDATA[
for.inc399:23 %sext_ln157 = sext i8 %in_data_0_load_2

]]></Node>
<StgValue><ssdm name="sext_ln157"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="4">
<![CDATA[
for.inc399:27 %in_data_0_load_3 = load i4 %in_data_0_addr_3

]]></Node>
<StgValue><ssdm name="in_data_0_load_3"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="8">
<![CDATA[
for.inc399:28 %sext_ln158 = sext i8 %in_data_0_load_3

]]></Node>
<StgValue><ssdm name="sext_ln158"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc399:30 %xor_val143 = xor i1 %bit_sel1, i1 1

]]></Node>
<StgValue><ssdm name="xor_val143"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
for.inc399:32 %add370_1 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %xor_val143, i2 %empty

]]></Node>
<StgValue><ssdm name="add370_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="3">
<![CDATA[
for.inc399:33 %idxprom372_15 = zext i3 %add370_1

]]></Node>
<StgValue><ssdm name="idxprom372_15"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc399:34 %in_data_0_addr_4 = getelementptr i8 %in_data_0, i64 0, i64 %idxprom372_15

]]></Node>
<StgValue><ssdm name="in_data_0_addr_4"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="4">
<![CDATA[
for.inc399:35 %in_data_0_load_4 = load i4 %in_data_0_addr_4

]]></Node>
<StgValue><ssdm name="in_data_0_load_4"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc399:37 %add370_2 = add i3 %trunc_ln153, i3 5

]]></Node>
<StgValue><ssdm name="add370_2"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="3">
<![CDATA[
for.inc399:38 %idxprom372_26 = zext i3 %add370_2

]]></Node>
<StgValue><ssdm name="idxprom372_26"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc399:39 %in_data_0_addr_5 = getelementptr i8 %in_data_0, i64 0, i64 %idxprom372_26

]]></Node>
<StgValue><ssdm name="in_data_0_addr_5"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="4">
<![CDATA[
for.inc399:40 %in_data_0_load_5 = load i4 %in_data_0_addr_5

]]></Node>
<StgValue><ssdm name="in_data_0_load_5"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="4">
<![CDATA[
for.inc399:72 %in_data_2_load_2 = load i4 %in_data_2_addr_2

]]></Node>
<StgValue><ssdm name="in_data_2_load_2"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="8">
<![CDATA[
for.inc399:73 %sext_ln157_1 = sext i8 %in_data_2_load_2

]]></Node>
<StgValue><ssdm name="sext_ln157_1"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc399:74 %mul_ln157 = mul i11 %sext_ln157_1, i11 %sext_ln157

]]></Node>
<StgValue><ssdm name="mul_ln157"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="4">
<![CDATA[
for.inc399:78 %in_data_2_load_3 = load i4 %in_data_2_addr_3

]]></Node>
<StgValue><ssdm name="in_data_2_load_3"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="8">
<![CDATA[
for.inc399:79 %sext_ln158_5 = sext i8 %in_data_2_load_3

]]></Node>
<StgValue><ssdm name="sext_ln158_5"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc399:80 %mul_ln158 = mul i11 %sext_ln158_5, i11 %sext_ln158

]]></Node>
<StgValue><ssdm name="mul_ln158"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc399:91 %xor_ln158 = xor i1 %bit_sel, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln158"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
for.inc399:93 %xor_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %xor_ln158, i2 %trunc_ln158

]]></Node>
<StgValue><ssdm name="xor_ln"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="3">
<![CDATA[
for.inc399:94 %zext_ln158_1 = zext i3 %xor_ln

]]></Node>
<StgValue><ssdm name="zext_ln158_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc399:95 %in_data_2_addr_4 = getelementptr i8 %in_data_2, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="in_data_2_addr_4"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="4">
<![CDATA[
for.inc399:96 %in_data_2_load_4 = load i4 %in_data_2_addr_4

]]></Node>
<StgValue><ssdm name="in_data_2_load_4"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc399:106 %add_ln158_1 = add i3 %empty_11, i3 5

]]></Node>
<StgValue><ssdm name="add_ln158_1"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="3">
<![CDATA[
for.inc399:107 %zext_ln158_2 = zext i3 %add_ln158_1

]]></Node>
<StgValue><ssdm name="zext_ln158_2"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc399:108 %in_data_2_addr_5 = getelementptr i8 %in_data_2, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="in_data_2_addr_5"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="4">
<![CDATA[
for.inc399:109 %in_data_2_load_5 = load i4 %in_data_2_addr_5

]]></Node>
<StgValue><ssdm name="in_data_2_load_5"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0">
<![CDATA[
L_s1_1.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc399:9 %tmp_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln153, i3 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="4">
<![CDATA[
for.inc399:35 %in_data_0_load_4 = load i4 %in_data_0_addr_4

]]></Node>
<StgValue><ssdm name="in_data_0_load_4"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="8">
<![CDATA[
for.inc399:36 %sext_ln158_1 = sext i8 %in_data_0_load_4

]]></Node>
<StgValue><ssdm name="sext_ln158_1"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="4">
<![CDATA[
for.inc399:40 %in_data_0_load_5 = load i4 %in_data_0_addr_5

]]></Node>
<StgValue><ssdm name="in_data_0_load_5"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="8">
<![CDATA[
for.inc399:41 %sext_ln158_2 = sext i8 %in_data_0_load_5

]]></Node>
<StgValue><ssdm name="sext_ln158_2"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc399:42 %add370_3 = add i3 %trunc_ln153, i3 6

]]></Node>
<StgValue><ssdm name="add370_3"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="3">
<![CDATA[
for.inc399:43 %idxprom372_37 = zext i3 %add370_3

]]></Node>
<StgValue><ssdm name="idxprom372_37"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc399:44 %in_data_0_addr_6 = getelementptr i8 %in_data_0, i64 0, i64 %idxprom372_37

]]></Node>
<StgValue><ssdm name="in_data_0_addr_6"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="4">
<![CDATA[
for.inc399:45 %in_data_0_load_6 = load i4 %in_data_0_addr_6

]]></Node>
<StgValue><ssdm name="in_data_0_load_6"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc399:47 %add370_4 = add i3 %trunc_ln153, i3 7

]]></Node>
<StgValue><ssdm name="add370_4"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="3">
<![CDATA[
for.inc399:48 %idxprom372_48 = zext i3 %add370_4

]]></Node>
<StgValue><ssdm name="idxprom372_48"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc399:49 %in_data_0_addr_7 = getelementptr i8 %in_data_0, i64 0, i64 %idxprom372_48

]]></Node>
<StgValue><ssdm name="in_data_0_addr_7"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="4">
<![CDATA[
for.inc399:50 %in_data_0_load_7 = load i4 %in_data_0_addr_7

]]></Node>
<StgValue><ssdm name="in_data_0_load_7"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="4">
<![CDATA[
for.inc399:52 %zext_ln153 = zext i4 %select_ln151

]]></Node>
<StgValue><ssdm name="zext_ln153"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc399:53 %add_ln153 = add i6 %tmp_3, i6 %zext_ln153

]]></Node>
<StgValue><ssdm name="add_ln153"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="4">
<![CDATA[
for.inc399:96 %in_data_2_load_4 = load i4 %in_data_2_addr_4

]]></Node>
<StgValue><ssdm name="in_data_2_load_4"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="8">
<![CDATA[
for.inc399:97 %sext_ln158_6 = sext i8 %in_data_2_load_4

]]></Node>
<StgValue><ssdm name="sext_ln158_6"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc399:98 %mul_ln158_1 = mul i11 %sext_ln158_6, i11 %sext_ln158_1

]]></Node>
<StgValue><ssdm name="mul_ln158_1"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="4">
<![CDATA[
for.inc399:109 %in_data_2_load_5 = load i4 %in_data_2_addr_5

]]></Node>
<StgValue><ssdm name="in_data_2_load_5"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="8">
<![CDATA[
for.inc399:110 %sext_ln158_7 = sext i8 %in_data_2_load_5

]]></Node>
<StgValue><ssdm name="sext_ln158_7"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc399:111 %mul_ln158_2 = mul i11 %sext_ln158_7, i11 %sext_ln158_2

]]></Node>
<StgValue><ssdm name="mul_ln158_2"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc399:119 %add_ln158_2 = add i3 %empty_11, i3 6

]]></Node>
<StgValue><ssdm name="add_ln158_2"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="3">
<![CDATA[
for.inc399:120 %zext_ln158_3 = zext i3 %add_ln158_2

]]></Node>
<StgValue><ssdm name="zext_ln158_3"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc399:121 %in_data_2_addr_6 = getelementptr i8 %in_data_2, i64 0, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="in_data_2_addr_6"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="4">
<![CDATA[
for.inc399:122 %in_data_2_load_6 = load i4 %in_data_2_addr_6

]]></Node>
<StgValue><ssdm name="in_data_2_load_6"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc399:132 %add_ln158_3 = add i3 %empty_11, i3 7

]]></Node>
<StgValue><ssdm name="add_ln158_3"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="3">
<![CDATA[
for.inc399:133 %zext_ln158_4 = zext i3 %add_ln158_3

]]></Node>
<StgValue><ssdm name="zext_ln158_4"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc399:134 %in_data_2_addr_7 = getelementptr i8 %in_data_2, i64 0, i64 %zext_ln158_4

]]></Node>
<StgValue><ssdm name="in_data_2_addr_7"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="4">
<![CDATA[
for.inc399:135 %in_data_2_load_7 = load i4 %in_data_2_addr_7

]]></Node>
<StgValue><ssdm name="in_data_2_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="136" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="4">
<![CDATA[
for.inc399:45 %in_data_0_load_6 = load i4 %in_data_0_addr_6

]]></Node>
<StgValue><ssdm name="in_data_0_load_6"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="8">
<![CDATA[
for.inc399:46 %sext_ln158_3 = sext i8 %in_data_0_load_6

]]></Node>
<StgValue><ssdm name="sext_ln158_3"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="4">
<![CDATA[
for.inc399:50 %in_data_0_load_7 = load i4 %in_data_0_addr_7

]]></Node>
<StgValue><ssdm name="in_data_0_load_7"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="8">
<![CDATA[
for.inc399:51 %sext_ln158_4 = sext i8 %in_data_0_load_7

]]></Node>
<StgValue><ssdm name="sext_ln158_4"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="4">
<![CDATA[
for.inc399:122 %in_data_2_load_6 = load i4 %in_data_2_addr_6

]]></Node>
<StgValue><ssdm name="in_data_2_load_6"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="8">
<![CDATA[
for.inc399:123 %sext_ln158_8 = sext i8 %in_data_2_load_6

]]></Node>
<StgValue><ssdm name="sext_ln158_8"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc399:124 %mul_ln158_3 = mul i11 %sext_ln158_8, i11 %sext_ln158_3

]]></Node>
<StgValue><ssdm name="mul_ln158_3"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="4">
<![CDATA[
for.inc399:135 %in_data_2_load_7 = load i4 %in_data_2_addr_7

]]></Node>
<StgValue><ssdm name="in_data_2_load_7"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="8">
<![CDATA[
for.inc399:136 %sext_ln158_9 = sext i8 %in_data_2_load_7

]]></Node>
<StgValue><ssdm name="sext_ln158_9"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc399:137 %mul_ln158_4 = mul i11 %sext_ln158_9, i11 %sext_ln158_4

]]></Node>
<StgValue><ssdm name="mul_ln158_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="11">
<![CDATA[
for.inc399:81 %sext_ln159 = sext i11 %mul_ln155

]]></Node>
<StgValue><ssdm name="sext_ln159"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="11">
<![CDATA[
for.inc399:82 %sext_ln159_1 = sext i11 %mul_ln156

]]></Node>
<StgValue><ssdm name="sext_ln159_1"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc399:83 %add_ln159 = add i12 %sext_ln159_1, i12 %sext_ln159

]]></Node>
<StgValue><ssdm name="add_ln159"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="12">
<![CDATA[
for.inc399:84 %sext_ln159_2 = sext i12 %add_ln159

]]></Node>
<StgValue><ssdm name="sext_ln159_2"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="13" op_0_bw="11">
<![CDATA[
for.inc399:85 %sext_ln159_3 = sext i11 %mul_ln157

]]></Node>
<StgValue><ssdm name="sext_ln159_3"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc399:86 %add_ln159_1 = add i13 %sext_ln159_2, i13 %sext_ln159_3

]]></Node>
<StgValue><ssdm name="add_ln159_1"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="13" op_0_bw="11">
<![CDATA[
for.inc399:87 %sext_ln159_4 = sext i11 %mul_ln158

]]></Node>
<StgValue><ssdm name="sext_ln159_4"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc399:88 %add_ln159_2 = add i13 %add_ln159_1, i13 %sext_ln159_4

]]></Node>
<StgValue><ssdm name="add_ln159_2"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="14" op_0_bw="13">
<![CDATA[
for.inc399:89 %sext_ln158_10 = sext i13 %add_ln159_2

]]></Node>
<StgValue><ssdm name="sext_ln158_10"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="11">
<![CDATA[
for.inc399:99 %sext_ln159_5 = sext i11 %mul_ln157

]]></Node>
<StgValue><ssdm name="sext_ln159_5"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc399:100 %add_ln159_3 = add i12 %sext_ln159_5, i12 %sext_ln159_1

]]></Node>
<StgValue><ssdm name="add_ln159_3"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="13" op_0_bw="12">
<![CDATA[
for.inc399:101 %sext_ln159_6 = sext i12 %add_ln159_3

]]></Node>
<StgValue><ssdm name="sext_ln159_6"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc399:102 %add_ln159_4 = add i13 %sext_ln159_6, i13 %sext_ln159_4

]]></Node>
<StgValue><ssdm name="add_ln159_4"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="13" op_0_bw="11">
<![CDATA[
for.inc399:103 %sext_ln159_7 = sext i11 %mul_ln158_1

]]></Node>
<StgValue><ssdm name="sext_ln159_7"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc399:104 %add_ln159_5 = add i13 %add_ln159_4, i13 %sext_ln159_7

]]></Node>
<StgValue><ssdm name="add_ln159_5"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="14" op_0_bw="13">
<![CDATA[
for.inc399:105 %sext_ln158_11 = sext i13 %add_ln159_5

]]></Node>
<StgValue><ssdm name="sext_ln158_11"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="11">
<![CDATA[
for.inc399:112 %sext_ln159_8 = sext i11 %mul_ln158

]]></Node>
<StgValue><ssdm name="sext_ln159_8"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc399:113 %add_ln159_6 = add i12 %sext_ln159_8, i12 %sext_ln159_5

]]></Node>
<StgValue><ssdm name="add_ln159_6"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="13" op_0_bw="12">
<![CDATA[
for.inc399:114 %sext_ln159_9 = sext i12 %add_ln159_6

]]></Node>
<StgValue><ssdm name="sext_ln159_9"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc399:115 %add_ln159_7 = add i13 %sext_ln159_9, i13 %sext_ln159_7

]]></Node>
<StgValue><ssdm name="add_ln159_7"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="13" op_0_bw="11">
<![CDATA[
for.inc399:116 %sext_ln159_10 = sext i11 %mul_ln158_2

]]></Node>
<StgValue><ssdm name="sext_ln159_10"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc399:117 %add_ln159_8 = add i13 %add_ln159_7, i13 %sext_ln159_10

]]></Node>
<StgValue><ssdm name="add_ln159_8"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="14" op_0_bw="13">
<![CDATA[
for.inc399:118 %sext_ln158_12 = sext i13 %add_ln159_8

]]></Node>
<StgValue><ssdm name="sext_ln158_12"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="11">
<![CDATA[
for.inc399:125 %sext_ln159_11 = sext i11 %mul_ln158_1

]]></Node>
<StgValue><ssdm name="sext_ln159_11"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc399:126 %add_ln159_9 = add i12 %sext_ln159_11, i12 %sext_ln159_8

]]></Node>
<StgValue><ssdm name="add_ln159_9"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="13" op_0_bw="12">
<![CDATA[
for.inc399:127 %sext_ln159_12 = sext i12 %add_ln159_9

]]></Node>
<StgValue><ssdm name="sext_ln159_12"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc399:128 %add_ln159_10 = add i13 %sext_ln159_12, i13 %sext_ln159_10

]]></Node>
<StgValue><ssdm name="add_ln159_10"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="13" op_0_bw="11">
<![CDATA[
for.inc399:129 %sext_ln159_13 = sext i11 %mul_ln158_3

]]></Node>
<StgValue><ssdm name="sext_ln159_13"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc399:130 %add_ln159_11 = add i13 %add_ln159_10, i13 %sext_ln159_13

]]></Node>
<StgValue><ssdm name="add_ln159_11"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="14" op_0_bw="13">
<![CDATA[
for.inc399:131 %sext_ln158_13 = sext i13 %add_ln159_11

]]></Node>
<StgValue><ssdm name="sext_ln158_13"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="11">
<![CDATA[
for.inc399:138 %sext_ln159_14 = sext i11 %mul_ln158_2

]]></Node>
<StgValue><ssdm name="sext_ln159_14"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc399:139 %add_ln159_12 = add i12 %sext_ln159_14, i12 %sext_ln159_11

]]></Node>
<StgValue><ssdm name="add_ln159_12"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="13" op_0_bw="12">
<![CDATA[
for.inc399:140 %sext_ln159_15 = sext i12 %add_ln159_12

]]></Node>
<StgValue><ssdm name="sext_ln159_15"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc399:141 %add_ln159_13 = add i13 %sext_ln159_15, i13 %sext_ln159_13

]]></Node>
<StgValue><ssdm name="add_ln159_13"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="13" op_0_bw="11">
<![CDATA[
for.inc399:142 %sext_ln159_16 = sext i11 %mul_ln158_4

]]></Node>
<StgValue><ssdm name="sext_ln159_16"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc399:143 %add_ln159_14 = add i13 %add_ln159_13, i13 %sext_ln159_16

]]></Node>
<StgValue><ssdm name="add_ln159_14"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="13">
<![CDATA[
for.inc399:144 %sext_ln159_17 = sext i13 %add_ln159_14

]]></Node>
<StgValue><ssdm name="sext_ln159_17"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="11">
<![CDATA[
for.inc399:145 %sext_ln159_18 = sext i11 %mul_ln158_3

]]></Node>
<StgValue><ssdm name="sext_ln159_18"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc399:146 %add_ln159_15 = add i12 %sext_ln159_18, i12 %sext_ln159_14

]]></Node>
<StgValue><ssdm name="add_ln159_15"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="13" op_0_bw="12">
<![CDATA[
for.inc399:147 %sext_ln159_19 = sext i12 %add_ln159_15

]]></Node>
<StgValue><ssdm name="sext_ln159_19"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc399:148 %add_ln159_16 = add i13 %sext_ln159_19, i13 %sext_ln159_16

]]></Node>
<StgValue><ssdm name="add_ln159_16"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="13" op_0_bw="11">
<![CDATA[
for.inc399:149 %sext_ln159_20 = sext i11 %mul_ln155

]]></Node>
<StgValue><ssdm name="sext_ln159_20"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc399:150 %add_ln159_17 = add i13 %add_ln159_16, i13 %sext_ln159_20

]]></Node>
<StgValue><ssdm name="add_ln159_17"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="14" op_0_bw="13">
<![CDATA[
for.inc399:151 %sext_ln159_21 = sext i13 %add_ln159_17

]]></Node>
<StgValue><ssdm name="sext_ln159_21"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="11">
<![CDATA[
for.inc399:152 %sext_ln159_22 = sext i11 %mul_ln158_4

]]></Node>
<StgValue><ssdm name="sext_ln159_22"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc399:153 %add_ln159_18 = add i12 %sext_ln159_22, i12 %sext_ln159_18

]]></Node>
<StgValue><ssdm name="add_ln159_18"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="13" op_0_bw="12">
<![CDATA[
for.inc399:154 %sext_ln159_23 = sext i12 %add_ln159_18

]]></Node>
<StgValue><ssdm name="sext_ln159_23"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc399:155 %add_ln159_19 = add i13 %sext_ln159_23, i13 %sext_ln159_20

]]></Node>
<StgValue><ssdm name="add_ln159_19"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="13" op_0_bw="11">
<![CDATA[
for.inc399:156 %sext_ln159_24 = sext i11 %mul_ln156

]]></Node>
<StgValue><ssdm name="sext_ln159_24"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc399:157 %add_ln159_20 = add i13 %add_ln159_19, i13 %sext_ln159_24

]]></Node>
<StgValue><ssdm name="add_ln159_20"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="14" op_0_bw="13">
<![CDATA[
for.inc399:158 %sext_ln159_25 = sext i13 %add_ln159_20

]]></Node>
<StgValue><ssdm name="sext_ln159_25"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc399:159 %add_ln159_21 = add i12 %sext_ln159_22, i12 %sext_ln159

]]></Node>
<StgValue><ssdm name="add_ln159_21"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="13" op_0_bw="12">
<![CDATA[
for.inc399:160 %sext_ln159_26 = sext i12 %add_ln159_21

]]></Node>
<StgValue><ssdm name="sext_ln159_26"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc399:161 %add_ln159_22 = add i13 %sext_ln159_26, i13 %sext_ln159_24

]]></Node>
<StgValue><ssdm name="add_ln159_22"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc399:162 %add_ln159_23 = add i13 %add_ln159_22, i13 %sext_ln159_3

]]></Node>
<StgValue><ssdm name="add_ln159_23"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="14" op_0_bw="13">
<![CDATA[
for.inc399:163 %sext_ln159_27 = sext i13 %add_ln159_23

]]></Node>
<StgValue><ssdm name="sext_ln159_27"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc399:164 %add_ln159_24 = add i14 %sext_ln158_11, i14 %sext_ln158_10

]]></Node>
<StgValue><ssdm name="add_ln159_24"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc399:166 %add_ln159_25 = add i14 %sext_ln158_12, i14 %sext_ln158_13

]]></Node>
<StgValue><ssdm name="add_ln159_25"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc399:169 %add_ln159_27 = add i14 %sext_ln159_17, i14 %sext_ln159_21

]]></Node>
<StgValue><ssdm name="add_ln159_27"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc399:171 %add_ln159_28 = add i14 %sext_ln159_25, i14 %sext_ln159_27

]]></Node>
<StgValue><ssdm name="add_ln159_28"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc399:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_m1_1_L_m1_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc399:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="6">
<![CDATA[
for.inc399:54 %zext_ln153_1 = zext i6 %add_ln153

]]></Node>
<StgValue><ssdm name="zext_ln153_1"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc399:55 %m64_addr = getelementptr i15 %m64, i64 0, i64 %zext_ln153_1

]]></Node>
<StgValue><ssdm name="m64_addr"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc399:56 %specpipeline_ln152 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5

]]></Node>
<StgValue><ssdm name="specpipeline_ln152"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="15" op_0_bw="14">
<![CDATA[
for.inc399:165 %sext_ln159_28 = sext i14 %add_ln159_24

]]></Node>
<StgValue><ssdm name="sext_ln159_28"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="15" op_0_bw="14">
<![CDATA[
for.inc399:167 %sext_ln159_29 = sext i14 %add_ln159_25

]]></Node>
<StgValue><ssdm name="sext_ln159_29"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc399:168 %add_ln159_26 = add i15 %sext_ln159_29, i15 %sext_ln159_28

]]></Node>
<StgValue><ssdm name="add_ln159_26"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="15" op_0_bw="14">
<![CDATA[
for.inc399:170 %sext_ln159_30 = sext i14 %add_ln159_27

]]></Node>
<StgValue><ssdm name="sext_ln159_30"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="15" op_0_bw="14">
<![CDATA[
for.inc399:172 %sext_ln159_31 = sext i14 %add_ln159_28

]]></Node>
<StgValue><ssdm name="sext_ln159_31"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc399:173 %add_ln159_29 = add i15 %sext_ln159_31, i15 %sext_ln159_30

]]></Node>
<StgValue><ssdm name="add_ln159_29"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc399:174 %add_ln159_30 = add i15 %add_ln159_29, i15 %add_ln159_26

]]></Node>
<StgValue><ssdm name="add_ln159_30"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="15" op_1_bw="6">
<![CDATA[
for.inc399:175 %store_ln159 = store i15 %add_ln159_30, i6 %m64_addr

]]></Node>
<StgValue><ssdm name="store_ln159"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
for.inc399:180 %br_ln152 = br void %L_m1_3

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
