// Seed: 277637494
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  always @(posedge $display(id_2
  ) == id_2 or posedge 1'b0 or negedge 1'd0)
  begin : LABEL_0
    id_3[1 : 1] = 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  generate
    assign id_3[1] = id_2;
  endgenerate
  module_0 modCall_1 (
      id_1,
      id_2,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always @(posedge 1'b0) begin : LABEL_0
    id_15 = 1'h0;
  end
  id_21(
      .id_0(1), .id_1(id_7 < id_11 - id_18), .id_2(1), .id_3(1'b0), .id_4(id_15 - 1)
  );
  integer id_22;
  assign id_21 = id_19;
endmodule
module module_3 (
    output wor id_0,
    input wor id_1,
    input uwire id_2,
    output tri1 id_3,
    output supply1 id_4,
    output wor id_5,
    input wor id_6,
    output tri1 id_7,
    output tri1 id_8,
    output supply1 id_9,
    output wire id_10,
    input wire id_11,
    input tri1 id_12,
    input wire id_13,
    input uwire id_14,
    input tri0 id_15,
    input supply1 id_16,
    output supply0 id_17,
    output tri id_18,
    input tri0 id_19
    , id_37,
    input tri0 id_20,
    input tri0 id_21,
    output wire id_22,
    input supply1 id_23,
    output supply1 id_24,
    input supply0 id_25,
    output supply0 id_26
    , id_38,
    output wor id_27,
    input wor id_28,
    input wire id_29,
    input supply0 id_30,
    input tri0 id_31,
    output wire id_32,
    output tri id_33,
    input wire id_34,
    input tri id_35
);
  id_39(
      .id_0(id_6), .id_1(1 - id_13)
  );
  module_2 modCall_1 (
      id_38,
      id_37,
      id_37,
      id_37,
      id_38,
      id_37,
      id_38,
      id_37,
      id_37,
      id_38,
      id_37,
      id_37,
      id_38,
      id_38,
      id_37,
      id_37,
      id_38,
      id_38,
      id_39,
      id_37
  );
  wire id_40;
  wire id_41;
  integer id_42;
  assign id_27 = (id_21);
endmodule
