2 
period proposal. Thus, this work only 
investigates the reliability and breakdown 
mechanism of Hf-based gate dielectric under 
various temperatures of N2 RTA treatment. In the 
case of high- with ESD impulse damage on the 
reliability will be not included. But, we also 
investigate the maximum impulse voltage of 
transmission line pulse (TLP) was zapped on the 
gate dielectric to understand the dielectric 
damage and leakage current variation under 
various TLP voltage.  
The metal-insulator-semiconductor (MIS) 
structure was used to study the effects of N2 RTA 
treatment on the structure of HfO2 (16 nm) and 
HfSiOx (16 nm). In addition, the effect of 
interfacial layer (IL) on the reliability is also 
investigate by using the HfSiOx (3 nm) capped 
on SiO2 (2 nm) or SiON (2 nm), respectively. The 
results of this work, on the TDDB reliability, we 
found the HfSiOx dielectric reveals better time to 
breakdown (TBD) than that of the HfO2 ones, 
including the low leakage current, higher ramped 
voltage breakdown (VRBD) and higher crystalline 
temperature. For the effect of HfSiOx capped on 
SiO2 or SiON IL, we found the reliability of 
SiON IL reveals better reliability than that of 
SiO2 one.  
 
Keywords: Hf-based, HfO2, HfSiOx, high-, 
TDDB, reliability, breakdown mechanism, ESD 
二、 緣由與目的 
當積體電路密度持績增加，CMOS 元件性
能需不斷提升，以滿足未來產品設計需求，但
當閘極通道(gate length)縮小到 0.1 m 以下，
氧化層厚度也要要跟著縮小化，以滿足產品所
需元件性能。然而極薄氧化層，將以直接穿隧
(direct tunneling)方式進行漏電流傳導，導致閘
極介電層之漏電流增加，使元件無法達到高速
運作及低功率消耗的性能[1-3]。為了解決此問
題，同時又要得到與二氧化矽具有相同等效的
電容值(equivalent oxide thickness, EOT)，許多
研究團隊及業界已開始使用可有較厚物理厚
度的高介電係數介電層(High- dielectric)來取
代傳統二氧化矽，因高介電質可有較厚的物理
厚度，所以其漏電流比二氧化矽(SiO2)或氮氧
化矽(SiON)介電層還低數個級數(order)，同時
可得到較大的電容值[4-6]。 
但據文獻報導指出 High-材料在沉積
時，容易與矽基板形成一層極薄的介面層
(interfacial layer, IL) ， 進 而 產 生 Metal 
gate/High-/IL/Silicon 的堆疊結構[4, 7-9]。另
外，High-材料本身存在著些許的陷阱(traps)/
缺陷(defects)，導致在依時性介電層崩潰測試
(time dependent dielectric breakdown, TDDB)期
間，產生閘極漏電流之雜訊擾動(noise vibration)
及電荷捕捉/散逸(charge trapping/de-trapping)
現象，影響高介電質的崩潰機制(breakdown 
mechanism)，另外，對崩潰時間的偵測及可靠
度壽命預測上的準確性亦是一個重要的問題
[10-12]。許多文獻己提出加薄 SiO2 介面層
(Interfacial layer)於 High-材料與底層基板
(substrate)之間[13-15]，加入此介面層可以改善
介面狀態，近而改善介電層可靠度問題，但在
High-材料內仍有大量缺陷，其整體堆疊層的
可靠度相關問題尚未完全了解，因此需深入研
究探討。因此，本計畫將對 Hf-based 高介電常
數介電層或加入介面層的結構經氮氣退火處
理後之 TDDB 可靠度研究，及 TDDB 崩潰行
為與裂化物理機制分析。最後，亦探討介電層
(SiON)經靜電突波(ESD impulse)測試後，其耐
靜電突波能力之部份研究。 
三、 實驗方法與步驟 
本實驗使用 P 型六吋電子級矽晶片為基
板，晶格方向為(100)，阻值為 15-25 Ω-cm。首
先，將所有晶片經標準 RCA 程序清洗晶片後，
置入金屬有機化學氣相沉積(MOCVD)系統沉
積 HfO2 和 HfSiOx 介電薄膜，其系統使用
Hf[OC(CH3)3]2[OC(CH3)2CH2OCH3]2 前 驅 物
(precursor)來沉積 HfO2 介電薄膜，而另外添加
含有 Si[OC(CH3)3]2[OC(CH3)2CH2OCH3]2 前驅
4 
相互擴散反應所導致，另外也觀察到其電容值
也較HfO2介電層小，因此介電常數值減少[如
表(一)所示]。圖(十二)為對High-(3 nm-thick 
HfSiOx)沉積在具不同介面層(SiO2 or SiON)基
板的C-V曲線圖。由圖(十二)(a)中得知，其C-V
行為與16 nm-thick HfSiOx 不同，在C-V曲線的
中間有一駝峰(hump)的現象產生，推測因薄膜
中存在著些許的缺陷如Border trap[16]所引起
的電荷捕捉而造成C-V曲線有hump現象。然而
此現象可隨著PDA溫度的增加而被改善，但卻
會增加其遲滯現象(hysteresis)。推測是因為高
溫退火處理後導致高介電層薄膜內的微結構
的改變，而產生更多的氧化層缺陷 (oxide 
trap)，以致於遲滯效應增加。 
在進行不同高介電質的TDDB可靠度測試
之前，我們先觀察TDDB測試期間之CV變化情
形，如圖(十三)所示。當電流增加時(即在時間
為40 及100 sec)，其CV向左偏移，表示有正電
荷產生。亦即在介電層崩潰時有正陷阱電荷
(oxide charge or oxygen vacancy)產生，進而缺
陷增加並形成崩潰路徑。圖(十四)為高介電質
HfO2(16 nm)的TDDB可靠度量測閘極漏電流-
時間圖(I-t plot)。在時間初期閘極漏電流降低
是因為負的電荷捕捉行為所導致，由圖中得知
在TDDB測試期間有較大的漏電流雜訊擾動
(noise vibration)，推測為HfO2介電層內有較多
的陷阱中心，造成電荷的捕捉 /散逸 (charge 
trapping/ de-trapping)行為所致，同時溫度增加
則TBD增加。圖(十五)為HfSiOx (16 nm)在固定
偏壓測試量測之I-t圖，其崩潰行為先有負電電
子之電荷捕捉(electron charge trapping)行為，導
致漏電流在一開始先有下降的趨勢，此情形與
HfO2高介電質相似，接下來則為產生電荷陷阱
或缺陷產生(trap and defects generation)，所以
當定電壓之測試時間繼續增加時，最後發生了
永久性崩潰((hard breakdown, HBD)的行為，如
圖(十五)(a) and (b) 所示；另外，有些樣品在
經過900°C PDA退火處理後，其崩潰行發生三
個行為，一開始為發生暫時性崩潰 (soft 
breakdown, SBD) 、接著發生漸進式崩潰
(progressive breakdown, PBD)，最後發生永久
性崩潰(HBD)，如圖(十五)(c)所示；然而在
1000°C PDA後，其崩潰行為與900°C時不一
樣，其順序為先發生漸進式崩潰(PBD)，接著
發生暫時性崩潰(SBD)，最後發生永久性崩潰
(HBD) 如圖(十五)(d)所示，其原因為不同溫度
的PDA處理導致有不同的薄膜微結構所致。圖
(十六)為高介電層HfSiOx(3 nm)沉積在介面層
(SiON)基板之TDDB I-t 圖，與介面層(SiO2)基
板相比較(未顯示圖)，高介電層HfSiOx(3 nm)
沉積在介面層(SiON)基板，沒有明顯的雜訊擾
動(noise vibration)與電荷捕捉(charge trap)行
為，其崩潰行為皆為很明顯的永久性崩潰
(HBD)，同時當著PDA退火溫度的增加其崩潰
時間(TBD)也隨之增加。綜合以上各種高介電質
結構的TDDB測試，其韋伯分佈圖 (Weibull 
distribution)，如圖(十七)所示。  
有關介電層經靜電突波(ESD impulse)損
傷研究，本計畫亦有相關部分研究成果。一開
始先探討介電層(SiON)可承受多大靜電突波
電壓之研究。圖(十八)為SiON(1.4 nm)介電層經
各種電壓的ESD突波 (此突波由Transmission 
line pulse, TLP產生)，突波脈寬(pulse width)為
100 ns，直接加在閘極 (gate)進行破壞測試
(zapping)後之閘極漏電流分析。由圖中得知
nMOS與pMOS閘極介電層最大可承受TLP電
壓分別為2.3V與2.5V。經由示波器分析閘極兩
端所承受的電壓波形峰值分別為4.6V與5V，剛
好為TLP輸出電壓的兩倍。此乃因為此閘極端
相對TLP突波而言，相當為一個無限大的阻抗
電阻，因此脈波將全反射加在閘極介電層的兩
端。pMOS與nMOS相比，pMOS擁有較大的可
承受的電壓5V (即2.5V TLP)，推測因為pMOS 
有較小的漏電流行為[17]，導致pMOS有較佳的
耐靜電突波能力。表(一)為各種高介電層結
構、厚度與各種N2 PDA退火溫度處理後之介電
常數值. 
五、 結論 
Hf-based 高介電層在氮氣(N2) PDA 退火
處理後，可改善介電層薄膜的品質且可提高崩
潰電壓(VRBD)並降低漏電流，並且可使得介電
6 
可靠度之研究(Effects of N2 RTA treatment 
on reliability of Hf-based High-K gate 
dielectric), July 2009. 
九、Acknowledgements 
感謝國科會補助相關研究經費，方得以進行相
關研究及研究成果發表，同時也得以進行相關
人才培訓，提供企業人才所需。 
十、參考文獻 
1. T. Wang, C. T. Chan and C. J. Tang et al., IEEE Electron 
Devices (ED), 53, pp.1073-1079 (2006). 
2. W. K. Henson, N. Yang and J. J. Wortman., IEEE 
Electron Device Lett. (EDL), 20, pp.605-607(1999) 
3. T. Naito, C. Tamura and S. Inumiya et al., Jpn. J. Appl. 
Phys. (JJAP), 46, pp.3197–3201 (2007). 
4. G. D. Wilk, R. M. Wallace and J. M. Anthony, J. Appl. 
Phys., 89, pp.5243-5275 (2001). 
5. B. A. Tsai, Y. J. Lee and H. Y. Peng et al., Jpn. J. Appl. 
Phys. (JJAP), 47, pp.2438–2441 (2008). 
6. G. Ribes, J. Mitard and M. Denais et al., IEEE Device 
and Materials Reliability (TDMR), 5, pp.5-19 (2005).  
7. T. Iwamoto, T. Ogura and M. Terai et al., IEEE Int. 
Electron Device Meeting (IEDM), pp.639-642 (2003). 
8. M. Koyama, A. Kaneko and T. Ino et al., IEEE Int. 
Electron Device Meeting (IEDM), pp.849-852 (2002).  
9. Y. Yasuda, I. Yamamoto and K. Takano et al., Jpn. J. 
Appl. Phys. (JJAP), 46, pp.7263-7267 (2007). 
10. S. Fujieda, S. Kotsuji and A. Morioka et al., Jpn. J. 
Appl. Phys. (JJAP), 44, pp.2385–2389 (2005).  
11. M. Sato, K. Yamabe and K. Shiraishi et al., Jpn. J. 
Appl. Phys. (JJAP), 47, pp.2354-2359 (2008). 
12. M. Sato, I. Hirano and T. Aoyama et al., VLSI Symp. 
Tech. Dig., pp.28-29 (2006). 
13. E. Simoen, A. Mercha, and L. Pantisano et al., IEEE 
Electron Devices (ED), 51, 780 (2004).  
14. T. Ishikawa, S. Tsulikawa, and S. Saito et al., Proc. 
Int. Conf. Solid State Devices Mater. (SSDM), pp.14. 
(2003). 
15. B. Min, S. Devireddy, and Z. Celik-Butler et al., IEEE 
Electron Devices (ED), 51, 1679 (2004). 
16. H. W. Chen, F. C. Chiu, and C. H. Liu et al., Applied 
Surface Science, 254, pp .6112-6115 (2008). 
17. Cheng-Li Lin, Tom Kao, Ju-Ping Chen, Jerry Shieh 
and K.C. Su, “International Symp. on Solid-State 
Devices and Materials (SSDM), p424, (2006). 
8 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
圖(九) HfSiOx (16 nm)高介電層，在不同溫度 PDA
退火處理後的 XRD 繞射圖。 
 
圖(十) TaN/HfO2 (16 nm)/p-sub 之 MIS 電容結構，在(a) 
400C PDA, (b) 500C PDA 和(c) 600C PDA 退火
處理後的 C-V 特性圖。 
圖(十一) TaN/HfSiOx (16 nm)/p-sub 之 MIS 電容結構，在
(a) 400C PDA, (b) 700C PDA, (c) 900C PDA 和(d) 
1000C PDA 退火處理後的 C-V 特性圖。 
圖(十二) TaN/HfSiOx (3 nm)/IL (2 nm)/p-sub 之 MIS 電容
結構，在(a) no PDA, (b) 400C PDA, (c) 700C PDA
和(d) 900C PDA 退火處理後的 C-V 特性圖。 
圖(十三) TaN/HfSiOx (16 nm)/p-sub 之 MIS 電容結構，
在 TDDB 固定偏壓測試下的 I-t 與相對之 C-V
位移曲線圖。 
圖(八) HfO2 (16 nm)高介電層在不同溫度 PDA 退火
處理後的 XRD 繞射圖。 
 
行政院國家科學委員會補助國內專家學人出席國際學術會議報告 
 
 
 
報告人 
姓名/職稱 
林成利  助理教授 
服 務
系所  
逢甲大學/電子工程學系 
會議 
時間/地點 
時間：98年 7月 6~10 日 
地點：Suzhou, China 
蘇州，中國大陸  
計 畫
編號 
NSC 97-2221-E-035-090 
會議名稱 
英文：IEEE 16th International Symposium on the Physical & Failure 
Analysis of Integrated Circuits (2009 IPFA) 
中文：IEEE 第 16屆國際積體電路之物理與失效分析研討會 
發表論文題目： 
Comparison of Breakdown Mechanism of HfO2 and HfSiOx High-k Gate Dielectrics 
with N2 RTA Treatment on TDDB Constant Voltage Stress (Oral paper) 
 
 三、與會心得 
本篇論文很榮幸能通過該會審稿委員認可，並以 oral方式於大會發表，一方面
增進本身專業知識及國際觀，另一方面也觀摩及學習國際專業人士的研究趨勢與方
法，同時也增進自己的創新思維，激勵自己的研究能量。除此之外，此次 2009 IEEE 
IPFA國際研討會，有邀請資深專家學者—Prof. Hiroshi Iwai 在 2009 年 7月 8日
上午，就未來半導體的發展藍圖趨勢做一深入探討，與與會人士互相分享經驗。同
時在 Tea break 時也與國際知名大廠之專業人士進行論文討論與專業知識交流，如
AMD超微半導體產品分析處經理 Dr. Huang 分享彼此的論文專業心得。因此對此次
參與 2009IPFA 研討會，除了發表論文外，也增加與國際學者交流互動之機會，亦了
解國際專家學者之研究趨勢，收穫良多，期望日後能持續參與類似之國際研討會，
並發表具國際水準之論文，並進一步能與國際知名學者或國際知名大廠之專家學者
進行交流，以獲得更多的經驗及知識。 
 
四、建議： 
感謝國科會微電子學門研究計畫補助此次參加2009 IPFA 國際性研討會議之註
冊費用、生活交通費及往返中國大陸上海浦東機場之機票費用。讓本人有此榮幸能
參與國際研討會議，以增進自己的專業知識與創新思維，並激勵自己的研發能量及
拓展國際視野，收穫良多，期望日後國科會能持續補助相關費用，得以日後能參與
更多國際研究會議之機會。 
 
五、所攜回資料名稱及內容： 
    從該會議中攜回2009年IEEE IPFA 會議論文集紙本乙份及光碟乙份，該論文集
內容涵蓋此次2009 IEEE IPFA所有發表的論文內容。 
 
六、其它： 
    大會會議議程、論文發表名稱與論文作者。 
 
 
voltage which is under ramping gate bias testing is increase with 
RTA temperature. Fig. 3 shows the gate leakage current of MIS 
samples for HfSiOx film with N2 RTA treatment at temperatures 
of 400°C, 700°C, 900 C and 1000 C.　 　   The leakage current is 
reduced by increasing RTA temperature, except for the 
temperature of 1000°C RTA.  By comparing with literatures for 
HfSiOx film, the behavior of leakage current is similar to the 
results of Do et al. [8]. The leakage current behavior of HfO2 
dielectric film is different from the one of HfSiOx film, 
presumably, due to more traps (trapped charges) and/or defects 
located inside the HfO2 film. The trap charges may escape via 
thermally assisted tunneling and contribute to the leakage 
current [9].   
 
Fig. 1  The structure of metal insulator semiconductor (MIS) sample, and sample 
preparation process steps. 
 
 
Fig. 2  Gate leakage current of HfO2 dielectric (16 nm) under accumulation gate 
voltage for various temperatures of N2 RTA treatment. 
 
 
Fig. 3  Gate leakage current of HfSiOx dielectric (16 nm) under accumulation 
gate voltage for various temperatures of N2 RTA treatment. 
 
Fig. 4  TEM microscopy of TaN/HK/p-sub sample for HfO2 with (a) no RTA , (b) 
500°C, and (c)  600°C N2 RTA treatment. 
 
Fig. 5  TEM microscopy of TaN/HK/p-sub sample for HfSiOx with (a) no RTA, 
(b) 500°C, (c) 900°C, and (d) 1000°C N2 RTA treatment. 
 
 
Fig. 6 X-ray diffraction patterns of HfO2 film at various temperatures of N2 RTA 
treatment. 
 
The thickness of high-k film is confirmed by the TEM 
microscopy of TaN/high-k/p-sub MIS samples. Fig. 4 and Fig. 5 
show the TEM microscopy of MIS samples for HfO2 and 
HfSiOx films with various temperatures of RTA treatment, 
respectively. The thickness of interfacial layer (IL) between 
high-k film and p-type substrate is in the range of 1.5 nm to 1.7 
nm for HfO2 samples, and it is in the range of 1.6 to 1.8 nm for 
HfSiOx samples. There is no obvious increase in thickness of 
interfacial layer after RTA treatment for the two high-k films. 
The dielectric constant (k) of HfO2 and HfSiOx is 12.1 and 8.8, 
respectively, calculated by the thickness and the capacitance of 
accumulation (shown in Fig. 8 and Fig. 9 later). By comparing 
with the leakage current behavior and the thickness of high-k 
film in TEM microscopy, the leakage currents are gradually 
increase at low gate bias voltage for HfO2 film with 400°C to 
9781-4244-3912-6/09/$25.00 ©2009 IEEE                                   164                                IEEE Proceedings of 16th IPFA - 2009, China 
noise vibration event is observed and reveals obviously 
progressive behavior. The value of time to breakdown is 
increase with the RTA temperature. This is presumably that the 
RTA treatment could reduce and/or recover some of these traps 
and/or defects and densify the film structure, the breakdown 
characteristic is more progressive behavior which is because the 
AHR effect to degrade the interfacial layer and finally appear 
the hard breakdown [12, 14]. For the case of the HfSiOx 
dielectrics, the I-t plot is less noise vibration phenomenon [in 
Fig. 11(a) and (b)] than that of HfO2 at no RTA and 400°C 
temperature. The case of RTA 700°C is similar to the one of 
400°C which is not shown in the figure. The I-t behavior is 
similar to the behavior of SiO2 breakdown [14] and reveals clear 
hard breakdown. 
 
 
Fig. 9  C-V curves of TaN/HfSiOx(16 nm)/p-sub samples for HfSiOx film with (a) 
400°C, (b) 700°C, (c) 900°C and (d) 1000°C temperatures of N2 RTA 
treatment. 
For the I-t plot of 900°C RTA treatment shown in Fig. 11(c), 
the leakage current at time near the point of catastrophic 
breakdown (or hard breakdown) reveals three steps of 
breakdown behavior in sequence; firstly, the soft breakdown 
(SBD) behavior [15] was observed, then it occurs the 
progressive breakdown (PBD) behavior [13], and finally, the 
hard breakdown (HBD) behavior [13] was observed. For the 
case of 1000°C RTA treatment of HfSiOx film as shown in Fig. 
11(d), the breakdown behavior reveals another three steps of 
breakdown behavior in sequence. The sequence is PBD, then 
SBD, and finally HBD behavior. Occasionally, there is no SBD 
behavior occurrence for some samples.  
Various I-t breakdown phenomena of high-k dielectric under 
TDDB testing are believed to be correlated with the 
characteristics of dielectric film in MIS structure, these includes 
the interface states between interfacial layer (IL) and p-type 
substrate, properties of interfacial layer (IL), and microstructure 
of HfSiOx film. By comparing with the I-t plot of 400°C RTA 
and no RTA treatment [Fig. 11(a) and 11(b)], we find the slope 
of C-V curve of 400°C RTA case in Fig. 9(a) is slight sharp. 
Presumably the interface state (Nit) is reduced by the RTA and 
leads to less noise vibration behavior in the I-t plot. The 
breakdown mechanism of dielectric film is correlated to the 
defects generation or defects path formation induced by the 
electric filed in the film by AHI and/or AHR effects under the 
applied stress voltage of CVS.  The dielectric film includes the 
interfacial layer (IL) which is the SiOx film [8] and the high-k 
film which is the HfSiOx film. The dielectric constant (k) of SiOx 
is smaller than that of HfSiOx (~3.0 vs. 8.8). From the 
electromagnetic theory, electric field in IL film is larger than 
that in HfSiOx, therefore the breakdown easily occurs in the IL 
layer [13]. With regard to the breakdown mechanism of high-k 
film with no RTA and 400°C RTA treatment, presumably the IL 
occurs the breakdown and immediately accompanies the 
breakdown happen in HfSiOx film, results in the catastrophic 
breakdown (or hard breakdown) as shown in Fig. 11(a) and 
11(b). For the breakdown mechanism of high-k film at 900°C 
RTA treatment, presumably the high-k film of HfSiOx is more 
densification and defects free than those of 700°C and 400°C, 
but there is crystalline phase in the HfSiOx after 900°C RTA [as 
shown in Fig. 7(g)]. Thus, the breakdown firstly occurs in the IL 
layer which is the first SBD behavior as shown in Fig. 11(c). 
After IL breakdown happen, the all electric field is applied to the 
whole HfSiOx film and leads to the defects path which is gradual 
formation in the region between the microstructure of crystalline 
in HfSiOx. And then it results in the progressive breakdown 
behavior (the second PBD). Finally, when the defects path is 
formation, the leakage current is huge increase and results in the 
hard breakdown behavior. The breakdown mechanism of high-k 
film at 1000°C RTA [as shown in Fig. 11(d)], presumably the IL 
and HfSiOx possess the least defects before CVS testing, the 
most densification structure than those of RTA temperatures 
below 1000°C. Because more densification structure and more 
intensity signal of crystalline phase in the HfSiOx film, the 
defect path is easier gradual formation in the region between the 
microstructures of crystalline in HfSiOx. As a result, the 
progressive breakdown behavior (the first PBD) is observed. 
After that, the IL film is breakdown due to the higher electric 
field; this is the second SBD behavior. Finally, when the defects 
path is formation in HfSiOx film, the leakage current is huge 
increase and results in the hard breakdown behavior which is the 
3rd HBD. Some progressive behavior is also observed in the 
period between the 2nd SBD and 3rd HBD. This behavior is due 
to the defects path is easier gradual formation in the region 
between the microstructures of crystalline in HfSiOx with 
1000°C RTA. 
The RTA treatment is helpful to improve the value of time to 
breakdown for both HfO2 and HfSiOx dielectrics, and the time to 
breakdown of HfSiOx is better than that of HfO2. From the film 
characteristics and TDDB analysis, the optimum temperature of 
RTA treatment HfO2 and HfSiOx is in the range of temperature 
between 500°C to 600°C and in the range of temperature 
between 800°C and 900°C, respectively. In lifetime projection 
of TDDB reliability of HfSiOx HK film, less breakdown 
detection issue in the I-t plot and superior time to breakdown are 
observed than those of HfO2 HK film.  
9781-4244-3912-6/09/$25.00 ©2009 IEEE                                   166                                IEEE Proceedings of 16th IPFA - 2009, China 
