read -sv run_verilog_mid/adder_32b_12_70_334775efecdef67e6eb70d5cb3902773.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_12_70_334775efecdef67e6eb70d5cb3902773_yosys.v
