Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Sep 23 02:39:39 2018


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f HP2VGA_lse.prj 

Synthesis options:
The -a option is SBTiCE40.
The -t option is BG121.
The -d option is iCE40HX8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX8K

### Package : BG121

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 206

##########################################################

                                                          

Optimization goal = Timing
Top-level module name = main.
Target frequency = 50.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = HP2VGA_Implmnt/HP2VGA.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA (searchpath added)
Verilog design file = ../main.v
Verilog design file = ../TX_PLL.v
Verilog design file = ../RAM.v
Verilog design file = ../TX.v
Verilog design file = ../RX.v
Verilog design file = ../O_COUNTER.v
Verilog design file = ../VGA_CONTROL.v
Verilog design file = ../TX_PLL_FAST.v
Verilog design file = ../PLL_20_TO_100MHz.v
Verilog design file = ../PLL_100_TO_48MHz96.v
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../main.v. VERI-1482
Analyzing Verilog file ../tx_pll.v. VERI-1482
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../tx.v. VERI-1482
WARNING - synthesis: ../tx.v(42): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file ../rx.v. VERI-1482
Analyzing Verilog file ../o_counter.v. VERI-1482
Analyzing Verilog file ../vga_control.v. VERI-1482
Analyzing Verilog file ../tx_pll_fast.v. VERI-1482
Analyzing Verilog file ../pll_20_to_100mhz.v. VERI-1482
Analyzing Verilog file ../pll_100_to_48mhz96.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): main
INFO - synthesis: ../main.v(1): compiling module main. VERI-1018
INFO - synthesis: ../pll_20_to_100mhz.v(1): compiling module PLL_20_TO_100MHz. VERI-1018
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,DIVF=7'b0100111,DIVQ=3'b011,FILTER_RANGE=3'b010). VERI-1018
WARNING - synthesis: ../pll_20_to_100mhz.v(26): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: ../pll_100_to_48mhz96.v(1): compiling module PLL_100_TO_48MHz96. VERI-1018
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,DIVR=4'b0101,DIVF=7'b0101110,DIVQ=3'b100,FILTER_RANGE=3'b010). VERI-1018
WARNING - synthesis: ../pll_100_to_48mhz96.v(26): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: ../rx.v(23): compiling module RX. VERI-1018
INFO - synthesis: ../o_counter.v(23): compiling module O_COUNTER. VERI-1018
WARNING - synthesis: ../o_counter.v(59): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../o_counter.v(62): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: ../o_counter.v(72): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../o_counter.v(83): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: ../o_counter.v(84): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../rx.v(57): expression size 32 truncated to fit in target size 14. VERI-1209
INFO - synthesis: ../tx.v(23): compiling module TX. VERI-1018
INFO - synthesis: ../vga_control.v(26): compiling module VGA_CONTROL. VERI-1018
WARNING - synthesis: ../vga_control.v(62): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../vga_control.v(63): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../vga_control.v(66): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../vga_control.v(67): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../vga_control.v(68): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../vga_control.v(86): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../vga_control.v(93): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../tx.v(46): actual bit length 32 differs from formal bit length 1 for port RESET. VERI-1330
WARNING - synthesis: ../tx.v(60): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tx.v(61): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tx.v(62): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../main.v(73): actual bit length 32 differs from formal bit length 1 for port ENABLE. VERI-1330
WARNING - synthesis: ../main.v(66): net TX_DATA[7] does not have a driver. VDB-1002
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = main.
WARNING - synthesis: ../main.v(66): net TX_DATA[7] does not have a driver. VDB-1002
WARNING - synthesis: ../pll_20_to_100mhz.v(26): input port EXTFEEDBACK is not connected on this instance. VDB-1013
WARNING - synthesis: ../pll_100_to_48mhz96.v(26): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Converting I/O port DEBUG[7] to input.
######## Converting I/O port DEBUG[6] to input.
######## Converting I/O port DEBUG[5] to output.
######## Converting I/O port DEBUG[4] to output.
######## Converting I/O port DEBUG[3] to output.
######## Converting I/O port DEBUG[2] to output.
######## Converting I/O port DEBUG[1] to output.
######## Converting I/O port DEBUG[0] to output.



Applying 50.000000 MHz constraint to all clocks

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Results of NGD DRC are available in main_drc.log.

################### Begin Area Report (main)######################
Number of register bits => 240 of 7680 (3 % )
SB_CARRY => 69
SB_DFF => 9
SB_DFFE => 1
SB_DFFESR => 112
SB_DFFESS => 72
SB_DFFNSR => 24
SB_DFFSR => 22
SB_GB_IO => 1
SB_IO => 39
SB_LUT4 => 174
SB_PLL40_CORE => 2
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : pll2/ADV_CLK_c, loads : 200
  Net : TVP_CLK_c, loads : 44
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : transmit_module/video_signal_controller/ADV_VSYNC_c, loads : 133
  Net : transmit_module/video_signal_controller/n2158, loads : 49
  Net : transmit_module/video_signal_controller/n2159, loads : 49
  Net : transmit_module/video_signal_controller/n528, loads : 26
  Net : transmit_module/video_signal_controller/n1144, loads : 22
  Net : receive_module/rx_counter/n2155, loads : 22
  Net : transmit_module/video_signal_controller/n1997, loads : 21
  Net : transmit_module/n694, loads : 16
  Net : transmit_module/video_signal_controller/n868, loads : 15
  Net : transmit_module/video_signal_controller/n2156, loads : 15
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk1 [get_nets TVP_CLK_c]               |   50.000 MHz|   42.724 MHz|    15 *
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk0 [get_nets ADV_CLK_c]               |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 37.008  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.844  secs
--------------------------------------------------------------
