#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Sep  2 19:03:08 2024
# Process ID: 514123
# Current directory: /home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/synth_1
# Command line: vivado -log bd_0_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl
# Log file: /home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.vds
# Journal file: /home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/synth_1/vivado.jou
# Running On: prince-ThinkPad-E14-Gen-5, OS: Linux, CPU Frequency: 1509.523 MHz, CPU Physical cores: 14, Host memory: 16411 MB
#-----------------------------------------------------------
source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 44483
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xczu3eg-sbva484-2-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 514210
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2358.824 ; gain = 224.828 ; free physical = 1482 ; free virtual = 8392
Synthesis current peak Physical Memory [PSS] (MB): peak = 1777.105; parent = 1573.198; children = 203.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3342.629; parent = 2364.766; children = 977.863
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-514123-prince-ThinkPad-E14-Gen-5/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-514123-prince-ThinkPad-E14-Gen-5/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2431.730 ; gain = 297.734 ; free physical = 1161 ; free virtual = 8305
Synthesis current peak Physical Memory [PSS] (MB): peak = 1777.105; parent = 1573.198; children = 203.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3409.598; parent = 2431.734; children = 977.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2446.574 ; gain = 312.578 ; free physical = 1115 ; free virtual = 8295
Synthesis current peak Physical Memory [PSS] (MB): peak = 1777.105; parent = 1573.198; children = 203.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3424.441; parent = 2446.578; children = 977.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2446.574 ; gain = 312.578 ; free physical = 1143 ; free virtual = 8289
Synthesis current peak Physical Memory [PSS] (MB): peak = 1777.105; parent = 1573.198; children = 203.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3424.441; parent = 2446.578; children = 977.863
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2446.574 ; gain = 0.000 ; free physical = 1270 ; free virtual = 8273
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/gesture_model.xdc]
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/gesture_model.xdc]
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.449 ; gain = 0.000 ; free physical = 770 ; free virtual = 8060
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2526.449 ; gain = 0.000 ; free physical = 770 ; free virtual = 8060
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2526.449 ; gain = 392.453 ; free physical = 529 ; free virtual = 8009
Synthesis current peak Physical Memory [PSS] (MB): peak = 1777.105; parent = 1573.198; children = 203.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3472.301; parent = 2494.438; children = 977.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2526.449 ; gain = 392.453 ; free physical = 514 ; free virtual = 8012
Synthesis current peak Physical Memory [PSS] (MB): peak = 1777.105; parent = 1573.198; children = 203.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3472.301; parent = 2494.438; children = 977.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2526.449 ; gain = 392.453 ; free physical = 493 ; free virtual = 7995
Synthesis current peak Physical Memory [PSS] (MB): peak = 1777.105; parent = 1573.198; children = 203.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3472.301; parent = 2494.438; children = 977.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2526.449 ; gain = 392.453 ; free physical = 706 ; free virtual = 7993
Synthesis current peak Physical Memory [PSS] (MB): peak = 1777.105; parent = 1573.198; children = 203.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3472.301; parent = 2494.438; children = 977.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2526.449 ; gain = 392.453 ; free physical = 505 ; free virtual = 8004
Synthesis current peak Physical Memory [PSS] (MB): peak = 1777.105; parent = 1573.198; children = 203.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3472.301; parent = 2494.438; children = 977.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2976.512 ; gain = 842.516 ; free physical = 365 ; free virtual = 7466
Synthesis current peak Physical Memory [PSS] (MB): peak = 2324.253; parent = 2120.382; children = 203.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3954.379; parent = 2976.516; children = 977.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2976.512 ; gain = 842.516 ; free physical = 355 ; free virtual = 7467
Synthesis current peak Physical Memory [PSS] (MB): peak = 2324.394; parent = 2120.522; children = 203.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3954.379; parent = 2976.516; children = 977.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2995.543 ; gain = 861.547 ; free physical = 323 ; free virtual = 7446
Synthesis current peak Physical Memory [PSS] (MB): peak = 2324.983; parent = 2121.112; children = 203.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3973.410; parent = 2995.547; children = 977.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3001.480 ; gain = 867.484 ; free physical = 291 ; free virtual = 7451
Synthesis current peak Physical Memory [PSS] (MB): peak = 2325.140; parent = 2121.269; children = 203.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3979.348; parent = 3001.484; children = 977.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3001.480 ; gain = 867.484 ; free physical = 291 ; free virtual = 7453
Synthesis current peak Physical Memory [PSS] (MB): peak = 2325.140; parent = 2121.269; children = 203.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3979.348; parent = 3001.484; children = 977.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3001.480 ; gain = 867.484 ; free physical = 271 ; free virtual = 7451
Synthesis current peak Physical Memory [PSS] (MB): peak = 2325.155; parent = 2121.284; children = 203.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3979.348; parent = 3001.484; children = 977.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 3001.480 ; gain = 867.484 ; free physical = 271 ; free virtual = 7452
Synthesis current peak Physical Memory [PSS] (MB): peak = 2325.249; parent = 2121.378; children = 203.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3979.348; parent = 3001.484; children = 977.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 3001.480 ; gain = 867.484 ; free physical = 259 ; free virtual = 7450
Synthesis current peak Physical Memory [PSS] (MB): peak = 2325.249; parent = 2121.378; children = 203.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3979.348; parent = 3001.484; children = 977.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 3001.480 ; gain = 867.484 ; free physical = 250 ; free virtual = 7452
Synthesis current peak Physical Memory [PSS] (MB): peak = 2325.249; parent = 2121.378; children = 203.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3979.348; parent = 3001.484; children = 977.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 3001.480 ; gain = 867.484 ; free physical = 250 ; free virtual = 7454
Synthesis current peak Physical Memory [PSS] (MB): peak = 2325.280; parent = 2121.409; children = 203.907
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3979.348; parent = 3001.484; children = 977.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3001.480 ; gain = 787.609 ; free physical = 283 ; free virtual = 7507
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 3001.488 ; gain = 867.484 ; free physical = 284 ; free virtual = 7510
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3001.488 ; gain = 0.000 ; free physical = 261 ; free virtual = 7496
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3035.199 ; gain = 0.000 ; free physical = 451 ; free virtual = 7543
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 84012b43
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 3035.199 ; gain = 1691.156 ; free physical = 594 ; free virtual = 7711
INFO: [Common 17-1381] The checkpoint '/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep  2 19:03:47 2024...
