// Seed: 1211447721
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  parameter id_12 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd24,
    parameter id_2 = 32'd0,
    parameter id_3 = 32'd36
) (
    input uwire _id_0,
    output supply1 id_1
    , id_5,
    input wor _id_2,
    input tri _id_3
);
  wire [-1 'd0 : id_2] id_6;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5,
      id_5,
      id_6,
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_5
  );
  assign id_1 = -1;
  wire [id_3 : id_0  +  id_0] id_7, id_8, id_9, id_10, id_11, id_12, id_13;
endmodule
