# Import source files

file copy -force "./src/src_softconsole/iog_cdr.hex" "./$Prjname/iog_cdr.hex"
import_files -hdl_source {./src/src_hdl/SSDetect.v}
import_files -hdl_source {./src/src_hdl/pkt_counter.sv}
import_files -hdl_source {./src/src_hdl/sticky_bit.sv}


build_design_hierarchy 

# Create, configure and generate core components
source ./src/src_components/COREJTAGDEBUG_C0.tcl
source ./src/src_components/Core_reset_pf.tcl
source ./src/src_components/CoreAPB3_0.tcl
source ./src/src_components/CORESPI_0.tcl
source ./src/src_components/CORETSE_0.tcl
source ./src/src_components/CoreUARTapb_0.tcl
source ./src/src_components/MIV_RV32_C0.tcl
source ./src/src_components/PF_CCC_0.tcl
source ./src/src_components/pf_init_monitor_0.tcl
source ./src/src_components/PF_IOD_CDR_C0.tcl
source ./src/src_components/PF_IOD_CDR_CCC_C0.tcl
# Port 1 IOD CDR — second instance only (loopback for now; bridge in a later
# PR). Note: PF_IOD_CDR_CCC is SHARED between the two IOD CDRs because two
# PF_IOD_CDR_CCC instances on the same device edge conflict on the limited
# pool of HS_IO_CLK globals (each instance claims hs_io_clk_3/7/11/15 and
# Libero's Globals Assigner can't find a non-overlapping placement).  Sharing
# loses the per-port PLL-fault isolation but is unavoidable on this board.
# The second CoreTSE re-uses CORETSE_0 as a second instance (CoreTSE's
# evaluation RTL hardcodes module names that collide if you create two
# distinct CoreTSE components, but instantiating the same component twice
# is fine).
source ./src/src_components/PF_IOD_CDR_C1.tcl

file copy -force "./src/src_hdl/miv_rv32_opsrv_cfg_pkg.v" "./$Prjname/component/Microsemi/MiV/MIV_RV32/$MIV_RV32ver/miv_rv32_opsrv_cfg_pkg.v"

# Import the CoreTSE wrapper AFTER the CORETSE_0 component is generated,
# so the inner module CORETSE_0_CORETSE_0_0_CORETSE that the wrapper
# references exists in the project hierarchy when Libero's HDL analyzer
# parses the wrapper.  Then register it as an HDL+ core so we can use
# sd_instantiate_hdl_core + sd_configure_core_instance (which support
# per-instance parameter overrides, unlike sd_instantiate_hdl_module).
import_files -hdl_source {./src/src_hdl/CoreTSE_with_param.sv}
build_design_hierarchy
create_hdl_core -file {./src/src_hdl/CoreTSE_with_param.sv} -module {CoreTSE_with_param}
build_design_hierarchy


# Generate SmartDesign Components

build_design_hierarchy 
source ./src/src_components/top.tcl

# Set top level module
build_design_hierarchy 
set_root -module {top::work} 
build_design_hierarchy 
save_project
puts "Design generated successfully\n"
