$date
	Sat Oct 31 10:01:00 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! Q [3:0] $end
$var reg 4 " D [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ enable $end
$var reg 1 % reset $end
$scope module ffd4b $end
$var wire 4 & D [3:0] $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var wire 1 % reset $end
$var wire 4 ' Q [3:0] $end
$scope module FFD2B_1 $end
$var wire 2 ( D [1:0] $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var wire 1 % reset $end
$var wire 2 ) Q [1:0] $end
$scope module FFD1B_1 $end
$var wire 1 * D $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var wire 1 % reset $end
$var reg 1 + Q $end
$upscope $end
$scope module FFD1B_2 $end
$var wire 1 , D $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var wire 1 % reset $end
$var reg 1 - Q $end
$upscope $end
$upscope $end
$scope module FFD2B_2 $end
$var wire 2 . D [1:0] $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var wire 1 % reset $end
$var wire 2 / Q [1:0] $end
$scope module FFD1B_1 $end
$var wire 1 0 D $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var wire 1 % reset $end
$var reg 1 1 Q $end
$upscope $end
$scope module FFD1B_2 $end
$var wire 1 2 D $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var wire 1 % reset $end
$var reg 1 3 Q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x3
x2
x1
x0
bx /
bx .
x-
x,
x+
x*
bx )
bx (
bx '
bx &
x%
x$
1#
bx "
bx !
$end
#1
0*
0,
00
02
b0 (
b0 .
b0 "
b0 &
0$
0%
0#
#2
03
b0 /
01
0-
b0 !
b0 '
b0 )
0+
1%
1#
#3
1*
b1 (
b1 "
b1 &
0%
0#
#4
b1 !
b1 '
b1 )
1+
0*
12
b0 (
b10 .
b1000 "
b1000 &
1$
1#
#5
1,
10
02
b10 (
b1 .
b110 "
b110 &
0$
0#
#6
1*
0,
00
b1 (
b0 .
b1 "
b1 &
1#
#7
10
b1 .
b101 "
b101 &
0#
#8
b101 !
b101 '
b1 /
11
00
12
b10 .
b1001 "
b1001 &
1$
1#
#9
0*
1,
10
02
b10 (
b1 .
b110 "
b110 &
0#
#10
1-
b110 !
b110 '
b10 )
0+
1*
0,
00
b1 (
b0 .
b1 "
b1 &
1#
#11
1,
b11 (
b11 "
b11 &
0#
#12
b0 )
0-
b0 !
b0 '
b0 /
01
0*
0,
10
b0 (
b1 .
b100 "
b100 &
0$
1%
1#
#13
00
12
b10 .
b1000 "
b1000 &
1$
0%
0#
#14
b1000 !
b1000 '
b10 /
13
1#
#15
0#
#16
1#
#17
0#
#18
1#
#19
0#
#20
1#
#21
0#
#22
1#
#23
0#
#24
1#
#25
0#
