read -sv run_verilog_mid/adder_32b_21_72_ada614af39ffe49ccc2734b1b6f868ae.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_21_72_ada614af39ffe49ccc2734b1b6f868ae_yosys.v
