[Library]
others = $MODEL_TECH/../modelsim.ini
SmartFusion2 = E:/Microsemi/Libero_v11.5/Designer/lib/modelsim/precompiled/vlog/SmartFusion2




presynth = presynth
COREAPB3_LIB = COREAPB3_LIB
postsynth = postsynth


postlayout = ../designer/FIC/simulation/postlayout











syncad_vhdl_lib = E:\Microsemi\Libero_v11.5\Designer/lib/actel/syncad_vhdl_lib

[vcom]
VHDL93 = 1

[vsim]
IterationLimit = 5000
