<profile>

<section name = "Vitis HLS Report for 'Threshold_0_0_720_1280_1_s'" level="0">
<item name = "Date">Mon Feb 26 05:31:47 2024
</item>
<item name = "Version">2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)</item>
<item name = "Project">thresholded_sobel_edge_detector</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.185 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">924481, 924481, 9.245 ms, 9.245 ms, 924481, 924481, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- rowLoop">924480, 924480, 1284, -, -, 720, no</column>
<column name=" + colLoop">1281, 1281, 3, 1, 1, 1280, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 88, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 115, -</column>
<column name="Register">-, -, 93, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln878_fu_144_p2">+, 0, 0, 23, 16, 1</column>
<column name="i_V_3_fu_129_p2">+, 0, 0, 14, 13, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln62_fu_150_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln878_fu_139_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="tmp_V_8_fu_155_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="mat_out_483_din">select, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">25, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="i_V_reg_95">9, 2, 13, 26</column>
<column name="j_V_reg_106">9, 2, 16, 32</column>
<column name="mat_grad_sum_482_blk_n">9, 2, 1, 2</column>
<column name="mat_out_483_blk_n">9, 2, 1, 2</column>
<column name="p_src_mat_cols_blk_n">9, 2, 1, 2</column>
<column name="p_src_mat_rows_blk_n">9, 2, 1, 2</column>
<column name="thresh_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="height_reg_173">16, 0, 16, 0</column>
<column name="i_V_3_reg_183">13, 0, 13, 0</column>
<column name="i_V_reg_95">13, 0, 13, 0</column>
<column name="icmp_ln62_reg_197">1, 0, 1, 0</column>
<column name="icmp_ln62_reg_197_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="j_V_reg_106">16, 0, 16, 0</column>
<column name="thresh_V_reg_178">8, 0, 8, 0</column>
<column name="tmp_V_8_reg_201">1, 0, 1, 0</column>
<column name="width_reg_168">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Threshold&lt;0, 0, 720, 1280, 1&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Threshold&lt;0, 0, 720, 1280, 1&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Threshold&lt;0, 0, 720, 1280, 1&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Threshold&lt;0, 0, 720, 1280, 1&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Threshold&lt;0, 0, 720, 1280, 1&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Threshold&lt;0, 0, 720, 1280, 1&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Threshold&lt;0, 0, 720, 1280, 1&gt;, return value</column>
<column name="mat_grad_sum_482_dout">in, 8, ap_fifo, mat_grad_sum_482, pointer</column>
<column name="mat_grad_sum_482_empty_n">in, 1, ap_fifo, mat_grad_sum_482, pointer</column>
<column name="mat_grad_sum_482_read">out, 1, ap_fifo, mat_grad_sum_482, pointer</column>
<column name="mat_out_483_din">out, 8, ap_fifo, mat_out_483, pointer</column>
<column name="mat_out_483_full_n">in, 1, ap_fifo, mat_out_483, pointer</column>
<column name="mat_out_483_write">out, 1, ap_fifo, mat_out_483, pointer</column>
<column name="p_src_mat_rows_dout">in, 32, ap_fifo, p_src_mat_rows, pointer</column>
<column name="p_src_mat_rows_empty_n">in, 1, ap_fifo, p_src_mat_rows, pointer</column>
<column name="p_src_mat_rows_read">out, 1, ap_fifo, p_src_mat_rows, pointer</column>
<column name="p_src_mat_cols_dout">in, 32, ap_fifo, p_src_mat_cols, pointer</column>
<column name="p_src_mat_cols_empty_n">in, 1, ap_fifo, p_src_mat_cols, pointer</column>
<column name="p_src_mat_cols_read">out, 1, ap_fifo, p_src_mat_cols, pointer</column>
<column name="thresh_dout">in, 16, ap_fifo, thresh, pointer</column>
<column name="thresh_empty_n">in, 1, ap_fifo, thresh, pointer</column>
<column name="thresh_read">out, 1, ap_fifo, thresh, pointer</column>
</table>
</item>
</section>
</profile>
