# Reading C:/Data/Piece_Of_Shit_2/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do alu_rf_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/Data/Piece_Of_Shit_2/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
<<<<<<< Updated upstream
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:20 on Nov 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 22:17:20 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/alu_rf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:20 on Nov 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/alu_rf.v 
# -- Compiling module alu_rf
# 
# Top level modules:
# 	alu_rf
# End time: 22:17:20 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:20 on Nov 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 22:17:20 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/muxes.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:20 on Nov 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/muxes.v 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module zerodetect
# 
# Top level modules:
# 	mux2
# 	mux4
# 	flopenr
# 	flopr
# 	zerodetect
# End time: 22:17:20 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/instruction_reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:20 on Nov 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/instruction_reg.v 
# -- Compiling module instruction_reg
# 
# Top level modules:
# 	instruction_reg
# End time: 22:17:20 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:20 on Nov 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/controller.v 
# -- Compiling module controller
# ** Warning: C:/Data/GIT/Bananachine/ALU/controller.v(181): (vlog-2182) 'previous_state' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	controller
# End time: 22:17:20 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/pc_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:20 on Nov 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/pc_counter.v 
# -- Compiling module pc_counter
# 
# Top level modules:
# 	pc_counter
# End time: 22:17:20 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/Bananachine.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:20 on Nov 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/Bananachine.v 
# -- Compiling module Bananachine
# 
# Top level modules:
# 	Bananachine
# End time: 22:17:20 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/basic_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:21 on Nov 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/basic_mem.v 
# -- Compiling module basic_mem
# 
# Top level modules:
# 	basic_mem
# End time: 22:17:21 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/regfile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:21 on Nov 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 22:17:21 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/Bananachine_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:21 on Nov 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/Bananachine_tb.v 
# -- Compiling module Bananachine_tb
# 
# Top level modules:
# 	Bananachine_tb
# End time: 22:17:21 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Bananachine_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Bananachine_tb 
# Start time: 22:17:21 on Nov 07,2023
# Loading work.Bananachine_tb
# Loading work.Bananachine
# Loading work.CPU
# Loading work.controller
# Loading work.datapath
# Loading work.pc_counter
# Loading work.flopenr
# Loading work.regfile
# Loading work.flopr
# Loading work.mux2
# Loading work.mux4
# Loading work.alu_rf
# Loading work.instruction_reg
# Loading work.basic_mem
# ** Warning: (vsim-3017) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /Bananachine_tb/bm/mem File: C:/Data/GIT/Bananachine/ALU/basic_mem.v
# ** Warning: (vsim-3722) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Missing connection for port 'addr_a'.
# ** Warning: (vsim-3722) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Missing connection for port 'q_a'.
=======
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/Sprite.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:02 on Nov 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/Sprite.v 
# -- Compiling module sprite
# 
# Top level modules:
# 	sprite
# End time: 17:43:02 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/Sprite_Rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:02 on Nov 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/Sprite_Rom.v 
# -- Compiling module rom_async
# 
# Top level modules:
# 	rom_async
# End time: 17:43:02 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/BitGen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:02 on Nov 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/BitGen.v 
# -- Compiling module BitGen
# 
# Top level modules:
# 	BitGen
# End time: 17:43:02 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/vga.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:02 on Nov 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/vga.v 
# -- Compiling module vga
# 
# Top level modules:
# 	vga
# End time: 17:43:02 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/VgaControl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:02 on Nov 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/VgaControl.v 
# -- Compiling module vga_control
# 
# Top level modules:
# 	vga_control
# End time: 17:43:02 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/clut_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:02 on Nov 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/clut_mem.v 
# -- Compiling module clut_mem
# 
# Top level modules:
# 	clut_mem
# End time: 17:43:02 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/vga_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:02 on Nov 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/vga_tb.v 
# -- Compiling module vga_tb
# 
# Top level modules:
# 	vga_tb
# End time: 17:43:02 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  vga_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" vga_tb 
# Start time: 17:43:02 on Nov 21,2023
# Loading work.vga_tb
# Loading work.vga
# Loading work.BitGen
# Loading work.vga_control
# Loading work.sprite
# Loading work.rom_async
# Loading work.clut_mem
# ** Warning: (vsim-3015) C:/Data/GIT/Bananachine/ALU/BitGen.v(101): [PCDPC] - Port size (4) does not match connection size (1) for port 'addr_read'. The port definition is at: C:/Data/GIT/Bananachine/ALU/clut_mem.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /vga_tb/dut/bits/clut_mem File: C:/Data/GIT/Bananachine/ALU/clut_mem.v
# ** Warning: (vsim-3015) C:/Data/GIT/Bananachine/ALU/BitGen.v(101): [PCDPC] - Port size (4) does not match connection size (1) for port 'addr_write'. The port definition is at: C:/Data/GIT/Bananachine/ALU/clut_mem.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /vga_tb/dut/bits/clut_mem File: C:/Data/GIT/Bananachine/ALU/clut_mem.v
>>>>>>> Stashed changes
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Luci  Hostname: PLOPTOP  ProcessID: 8216
<<<<<<< Updated upstream
#           Attempting to use alternate WLF file "./wlftdeznr2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdeznr2
=======
#           Attempting to use alternate WLF file "./wlftg92nde".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg92nde
>>>>>>> Stashed changes
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
<<<<<<< Updated upstream
# Loading register file
# done with RF load
# Loading memory
# done loading
add wave -r /*
restart
# ** Warning: (vsim-3017) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /Bananachine_tb/bm/mem File: C:/Data/GIT/Bananachine/ALU/basic_mem.v
# ** Warning: (vsim-3722) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Missing connection for port 'addr_a'.
# ** Warning: (vsim-3722) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Missing connection for port 'q_a'.
run
# Loading register file
# done with RF load
# Loading memory
# done loading
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:19 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf.v 
# -- Compiling module alu_rf
# 
# Top level modules:
# 	alu_rf
# End time: 22:21:19 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:19 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf_tb.v 
# -- Compiling module alu_rf_tb
# 
# Top level modules:
# 	alu_rf_tb
# End time: 22:21:19 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:19 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine.v 
# -- Compiling module Bananachine
# 
# Top level modules:
# 	Bananachine
# End time: 22:21:19 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:19 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine_tb.v 
# -- Compiling module Bananachine_tb
# 
# Top level modules:
# 	Bananachine_tb
# End time: 22:21:19 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/basic_mem.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:19 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/basic_mem.v 
# -- Compiling module basic_mem
# 
# Top level modules:
# 	basic_mem
# End time: 22:21:19 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/controller.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:19 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/controller.v 
# -- Compiling module controller
# ** Warning: C:/Data/GIT/Bananachine/ALU/controller.v(181): (vlog-2182) 'previous_state' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	controller
# End time: 22:21:19 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/CPU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:19 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 22:21:19 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapath.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:19 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 22:21:19 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapathFSM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:19 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapathFSM.v 
# -- Compiling module datapathFSM
# -- Compiling module flipflop
# -- Compiling module hexTo7Seg
# 
# Top level modules:
# 	datapathFSM
# End time: 22:21:19 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/instruction_reg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:19 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/instruction_reg.v 
# -- Compiling module instruction_reg
# 
# Top level modules:
# 	instruction_reg
# End time: 22:21:19 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/muxes.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:19 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/muxes.v 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module zerodetect
# 
# Top level modules:
# 	mux2
# 	mux4
# 	flopenr
# 	flopr
# 	zerodetect
# End time: 22:21:19 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/pc_counter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:19 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/pc_counter.v 
# -- Compiling module pc_counter
# 
# Top level modules:
# 	pc_counter
# End time: 22:21:19 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/regfile.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:20 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 22:21:20 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.Bananachine_tb
# Loading work.Bananachine
# Loading work.CPU
# Loading work.controller
# Loading work.datapath
# Loading work.pc_counter
# Loading work.flopenr
# Loading work.regfile
# Loading work.flopr
# Loading work.mux2
# Loading work.mux4
# Loading work.alu_rf
# Loading work.instruction_reg
# Loading work.basic_mem
# ** Warning: (vsim-3017) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /Bananachine_tb/bm/mem File: C:/Data/GIT/Bananachine/ALU/basic_mem.v
# ** Warning: (vsim-3722) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Missing connection for port 'addr_a'.
# ** Warning: (vsim-3722) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Missing connection for port 'q_a'.
run
# Loading register file
# done with RF load
# Loading memory
# done loading
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:01 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf.v 
# -- Compiling module alu_rf
# 
# Top level modules:
# 	alu_rf
# End time: 22:27:01 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:01 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf_tb.v 
# -- Compiling module alu_rf_tb
# 
# Top level modules:
# 	alu_rf_tb
# End time: 22:27:01 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:01 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine.v 
# -- Compiling module Bananachine
# 
# Top level modules:
# 	Bananachine
# End time: 22:27:01 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:01 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine_tb.v 
# -- Compiling module Bananachine_tb
# 
# Top level modules:
# 	Bananachine_tb
# End time: 22:27:01 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/basic_mem.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:01 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/basic_mem.v 
# -- Compiling module basic_mem
# 
# Top level modules:
# 	basic_mem
# End time: 22:27:01 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/controller.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:01 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/controller.v 
# -- Compiling module controller
# ** Warning: C:/Data/GIT/Bananachine/ALU/controller.v(181): (vlog-2182) 'previous_state' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	controller
# End time: 22:27:01 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/CPU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:01 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 22:27:01 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapath.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:01 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 22:27:01 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapathFSM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:01 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapathFSM.v 
# -- Compiling module datapathFSM
# -- Compiling module flipflop
# -- Compiling module hexTo7Seg
# 
# Top level modules:
# 	datapathFSM
# End time: 22:27:01 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/instruction_reg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:01 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/instruction_reg.v 
# -- Compiling module instruction_reg
# 
# Top level modules:
# 	instruction_reg
# End time: 22:27:01 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/muxes.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:01 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/muxes.v 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module zerodetect
# 
# Top level modules:
# 	mux2
# 	mux4
# 	flopenr
# 	flopr
# 	zerodetect
# End time: 22:27:01 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/pc_counter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:01 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/pc_counter.v 
# -- Compiling module pc_counter
# 
# Top level modules:
# 	pc_counter
# End time: 22:27:01 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/regfile.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:01 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 22:27:01 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.Bananachine_tb
# Loading work.Bananachine
# Loading work.CPU
# Loading work.controller
# Loading work.datapath
# Loading work.pc_counter
# Loading work.flopenr
# Loading work.regfile
# Loading work.flopr
# Loading work.mux2
# Loading work.mux4
# Loading work.alu_rf
# Loading work.instruction_reg
# Loading work.basic_mem
# ** Warning: (vsim-3017) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /Bananachine_tb/bm/mem File: C:/Data/GIT/Bananachine/ALU/basic_mem.v
# ** Warning: (vsim-3722) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Missing connection for port 'addr_a'.
# ** Warning: (vsim-3722) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Missing connection for port 'q_a'.
run
# Loading register file
# done with RF load
# Loading memory
# done loading
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:04 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf.v 
# -- Compiling module alu_rf
# 
# Top level modules:
# 	alu_rf
# End time: 22:28:04 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:04 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf_tb.v 
# -- Compiling module alu_rf_tb
# 
# Top level modules:
# 	alu_rf_tb
# End time: 22:28:04 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:04 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine.v 
# -- Compiling module Bananachine
# 
# Top level modules:
# 	Bananachine
# End time: 22:28:04 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:04 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine_tb.v 
# -- Compiling module Bananachine_tb
# 
# Top level modules:
# 	Bananachine_tb
# End time: 22:28:04 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/basic_mem.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:04 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/basic_mem.v 
# -- Compiling module basic_mem
# 
# Top level modules:
# 	basic_mem
# End time: 22:28:04 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/controller.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:04 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/controller.v 
# -- Compiling module controller
# ** Warning: C:/Data/GIT/Bananachine/ALU/controller.v(181): (vlog-2182) 'previous_state' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	controller
# End time: 22:28:05 on Nov 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/CPU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:05 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 22:28:05 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapath.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:05 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 22:28:05 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapathFSM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:05 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapathFSM.v 
# -- Compiling module datapathFSM
# -- Compiling module flipflop
# -- Compiling module hexTo7Seg
# 
# Top level modules:
# 	datapathFSM
# End time: 22:28:05 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/instruction_reg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:05 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/instruction_reg.v 
# -- Compiling module instruction_reg
# 
# Top level modules:
# 	instruction_reg
# End time: 22:28:05 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/muxes.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:05 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/muxes.v 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module zerodetect
# 
# Top level modules:
# 	mux2
# 	mux4
# 	flopenr
# 	flopr
# 	zerodetect
# End time: 22:28:05 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/pc_counter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:05 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/pc_counter.v 
# -- Compiling module pc_counter
# 
# Top level modules:
# 	pc_counter
# End time: 22:28:05 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/regfile.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:05 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 22:28:05 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.Bananachine_tb
# Loading work.Bananachine
# Loading work.CPU
# Loading work.controller
# Loading work.datapath
# Loading work.pc_counter
# Loading work.flopenr
# Loading work.regfile
# Loading work.flopr
# Loading work.mux2
# Loading work.mux4
# Loading work.alu_rf
# Loading work.instruction_reg
# Loading work.basic_mem
# ** Warning: (vsim-3017) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /Bananachine_tb/bm/mem File: C:/Data/GIT/Bananachine/ALU/basic_mem.v
# ** Warning: (vsim-3722) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Missing connection for port 'addr_a'.
# ** Warning: (vsim-3722) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Missing connection for port 'q_a'.
run
# Loading register file
# done with RF load
# Loading memory
# done loading
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:50 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf.v 
# -- Compiling module alu_rf
# 
# Top level modules:
# 	alu_rf
# End time: 22:28:50 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:50 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf_tb.v 
# -- Compiling module alu_rf_tb
# 
# Top level modules:
# 	alu_rf_tb
# End time: 22:28:50 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:50 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine.v 
# -- Compiling module Bananachine
# 
# Top level modules:
# 	Bananachine
# End time: 22:28:50 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:50 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine_tb.v 
# -- Compiling module Bananachine_tb
# 
# Top level modules:
# 	Bananachine_tb
# End time: 22:28:51 on Nov 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/basic_mem.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:51 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/basic_mem.v 
# -- Compiling module basic_mem
# 
# Top level modules:
# 	basic_mem
# End time: 22:28:51 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/controller.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:51 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/controller.v 
# -- Compiling module controller
# ** Warning: C:/Data/GIT/Bananachine/ALU/controller.v(181): (vlog-2182) 'previous_state' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	controller
# End time: 22:28:51 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/CPU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:51 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 22:28:51 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapath.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:51 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 22:28:51 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapathFSM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:51 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapathFSM.v 
# -- Compiling module datapathFSM
# -- Compiling module flipflop
# -- Compiling module hexTo7Seg
# 
# Top level modules:
# 	datapathFSM
# End time: 22:28:51 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/instruction_reg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:51 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/instruction_reg.v 
# -- Compiling module instruction_reg
# 
# Top level modules:
# 	instruction_reg
# End time: 22:28:51 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/muxes.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:51 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/muxes.v 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module zerodetect
# 
# Top level modules:
# 	mux2
# 	mux4
# 	flopenr
# 	flopr
# 	zerodetect
# End time: 22:28:51 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/pc_counter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:51 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/pc_counter.v 
# -- Compiling module pc_counter
# 
# Top level modules:
# 	pc_counter
# End time: 22:28:51 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/regfile.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:28:51 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 22:28:51 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.Bananachine_tb
# Loading work.Bananachine
# Loading work.CPU
# Loading work.controller
# Loading work.datapath
# Loading work.pc_counter
# Loading work.flopenr
# Loading work.regfile
# Loading work.flopr
# Loading work.mux2
# Loading work.mux4
# Loading work.alu_rf
# Loading work.instruction_reg
# Loading work.basic_mem
# ** Warning: (vsim-3017) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /Bananachine_tb/bm/mem File: C:/Data/GIT/Bananachine/ALU/basic_mem.v
# ** Warning: (vsim-3722) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Missing connection for port 'addr_a'.
# ** Warning: (vsim-3722) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Missing connection for port 'q_a'.
run
# Loading register file
# done with RF load
# Loading memory
# done loading
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:53 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf.v 
# -- Compiling module alu_rf
# 
# Top level modules:
# 	alu_rf
# End time: 22:30:53 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:53 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf_tb.v 
# -- Compiling module alu_rf_tb
# 
# Top level modules:
# 	alu_rf_tb
# End time: 22:30:53 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:53 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine.v 
# -- Compiling module Bananachine
# 
# Top level modules:
# 	Bananachine
# End time: 22:30:53 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:53 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine_tb.v 
# -- Compiling module Bananachine_tb
# 
# Top level modules:
# 	Bananachine_tb
# End time: 22:30:53 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/basic_mem.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:53 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/basic_mem.v 
# -- Compiling module basic_mem
# 
# Top level modules:
# 	basic_mem
# End time: 22:30:53 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/controller.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:53 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 22:30:53 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/CPU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:53 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 22:30:53 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapath.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:53 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 22:30:54 on Nov 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapathFSM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:54 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapathFSM.v 
# -- Compiling module datapathFSM
# -- Compiling module flipflop
# -- Compiling module hexTo7Seg
# 
# Top level modules:
# 	datapathFSM
# End time: 22:30:54 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/instruction_reg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:54 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/instruction_reg.v 
# -- Compiling module instruction_reg
# 
# Top level modules:
# 	instruction_reg
# End time: 22:30:54 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/muxes.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:54 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/muxes.v 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module zerodetect
# 
# Top level modules:
# 	mux2
# 	mux4
# 	flopenr
# 	flopr
# 	zerodetect
# End time: 22:30:54 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/pc_counter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:54 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/pc_counter.v 
# -- Compiling module pc_counter
# 
# Top level modules:
# 	pc_counter
# End time: 22:30:54 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/regfile.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:30:54 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 22:30:54 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.Bananachine_tb
# Loading work.Bananachine
# Loading work.CPU
# Loading work.controller
# Loading work.datapath
# Loading work.pc_counter
# Loading work.flopenr
# Loading work.regfile
# Loading work.flopr
# Loading work.mux2
# Loading work.mux4
# Loading work.alu_rf
# Loading work.instruction_reg
# Loading work.basic_mem
# ** Warning: (vsim-3017) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /Bananachine_tb/bm/mem File: C:/Data/GIT/Bananachine/ALU/basic_mem.v
# ** Warning: (vsim-3722) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Missing connection for port 'addr_a'.
# ** Warning: (vsim-3722) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Missing connection for port 'q_a'.
run
# Loading register file
# done with RF load
# Loading memory
# done loading
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:44 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf.v 
# -- Compiling module alu_rf
# 
# Top level modules:
# 	alu_rf
# End time: 22:32:44 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:44 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf_tb.v 
# -- Compiling module alu_rf_tb
# 
# Top level modules:
# 	alu_rf_tb
# End time: 22:32:44 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:45 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine.v 
# -- Compiling module Bananachine
# 
# Top level modules:
# 	Bananachine
# End time: 22:32:45 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:45 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine_tb.v 
# -- Compiling module Bananachine_tb
# 
# Top level modules:
# 	Bananachine_tb
# End time: 22:32:45 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/basic_mem.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:45 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/basic_mem.v 
# -- Compiling module basic_mem
# 
# Top level modules:
# 	basic_mem
# End time: 22:32:45 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/controller.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:45 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 22:32:45 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/CPU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:45 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 22:32:45 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapath.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:45 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 22:32:45 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapathFSM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:45 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapathFSM.v 
# -- Compiling module datapathFSM
# -- Compiling module flipflop
# -- Compiling module hexTo7Seg
# 
# Top level modules:
# 	datapathFSM
# End time: 22:32:45 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/instruction_reg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:45 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/instruction_reg.v 
# -- Compiling module instruction_reg
# 
# Top level modules:
# 	instruction_reg
# End time: 22:32:45 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/muxes.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:45 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/muxes.v 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module zerodetect
# 
# Top level modules:
# 	mux2
# 	mux4
# 	flopenr
# 	flopr
# 	zerodetect
# End time: 22:32:45 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/pc_counter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:45 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/pc_counter.v 
# -- Compiling module pc_counter
# 
# Top level modules:
# 	pc_counter
# End time: 22:32:45 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/regfile.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:32:45 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 22:32:45 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.Bananachine_tb
# Loading work.Bananachine
# Loading work.CPU
# Loading work.controller
# Loading work.datapath
# Loading work.pc_counter
# Loading work.flopenr
# Loading work.regfile
# Loading work.flopr
# Loading work.mux2
# Loading work.mux4
# Loading work.alu_rf
# Loading work.instruction_reg
# Loading work.basic_mem
# ** Warning: (vsim-3017) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /Bananachine_tb/bm/mem File: C:/Data/GIT/Bananachine/ALU/basic_mem.v
# ** Warning: (vsim-3722) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Missing connection for port 'addr_a'.
# ** Warning: (vsim-3722) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Missing connection for port 'q_a'.
run
# Loading register file
# done with RF load
# Loading memory
# done loading
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:59 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf.v 
# -- Compiling module alu_rf
# 
# Top level modules:
# 	alu_rf
# End time: 22:44:59 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:59 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf_tb.v 
# -- Compiling module alu_rf_tb
# 
# Top level modules:
# 	alu_rf_tb
# End time: 22:44:59 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:59 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine.v 
# -- Compiling module Bananachine
# 
# Top level modules:
# 	Bananachine
# End time: 22:44:59 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:59 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine_tb.v 
# -- Compiling module Bananachine_tb
# 
# Top level modules:
# 	Bananachine_tb
# End time: 22:44:59 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/basic_mem.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:59 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/basic_mem.v 
# -- Compiling module basic_mem
# 
# Top level modules:
# 	basic_mem
# End time: 22:44:59 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/controller.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:59 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 22:44:59 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/CPU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:59 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 22:44:59 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapath.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:59 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 22:44:59 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapathFSM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:59 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapathFSM.v 
# -- Compiling module datapathFSM
# -- Compiling module flipflop
# -- Compiling module hexTo7Seg
# 
# Top level modules:
# 	datapathFSM
# End time: 22:44:59 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/instruction_reg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:59 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/instruction_reg.v 
# -- Compiling module instruction_reg
# 
# Top level modules:
# 	instruction_reg
# End time: 22:44:59 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/muxes.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:59 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/muxes.v 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module zerodetect
# 
# Top level modules:
# 	mux2
# 	mux4
# 	flopenr
# 	flopr
# 	zerodetect
# End time: 22:44:59 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/pc_counter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:59 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/pc_counter.v 
# -- Compiling module pc_counter
# 
# Top level modules:
# 	pc_counter
# End time: 22:44:59 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/regfile.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:44:59 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 22:44:59 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.Bananachine_tb
# Loading work.Bananachine
# Loading work.CPU
# Loading work.controller
# Loading work.datapath
# Loading work.pc_counter
# Loading work.flopenr
# Loading work.regfile
# Loading work.flopr
# Loading work.mux2
# Loading work.mux4
# Loading work.alu_rf
# Loading work.instruction_reg
# Loading work.basic_mem
# ** Warning: (vsim-3017) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /Bananachine_tb/bm/mem File: C:/Data/GIT/Bananachine/ALU/basic_mem.v
# ** Warning: (vsim-3722) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Missing connection for port 'addr_a'.
# ** Warning: (vsim-3722) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Missing connection for port 'q_a'.
run
# Loading register file
# done with RF load
# Loading memory
# done loading
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:12 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf.v 
# -- Compiling module alu_rf
# 
# Top level modules:
# 	alu_rf
# End time: 22:49:12 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:12 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf_tb.v 
# -- Compiling module alu_rf_tb
# 
# Top level modules:
# 	alu_rf_tb
# End time: 22:49:12 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:12 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine.v 
# -- Compiling module Bananachine
# 
# Top level modules:
# 	Bananachine
# End time: 22:49:13 on Nov 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:13 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine_tb.v 
# -- Compiling module Bananachine_tb
# 
# Top level modules:
# 	Bananachine_tb
# End time: 22:49:13 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/basic_mem.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:13 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/basic_mem.v 
# -- Compiling module basic_mem
# 
# Top level modules:
# 	basic_mem
# End time: 22:49:13 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/controller.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:13 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 22:49:13 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/CPU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:13 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 22:49:13 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapath.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:13 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 22:49:13 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapathFSM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:13 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapathFSM.v 
# -- Compiling module datapathFSM
# -- Compiling module flipflop
# -- Compiling module hexTo7Seg
# 
# Top level modules:
# 	datapathFSM
# End time: 22:49:13 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/instruction_reg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:13 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/instruction_reg.v 
# -- Compiling module instruction_reg
# 
# Top level modules:
# 	instruction_reg
# End time: 22:49:13 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/muxes.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:13 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/muxes.v 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module zerodetect
# 
# Top level modules:
# 	mux2
# 	mux4
# 	flopenr
# 	flopr
# 	zerodetect
# End time: 22:49:13 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/pc_counter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:13 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/pc_counter.v 
# -- Compiling module pc_counter
# 
# Top level modules:
# 	pc_counter
# End time: 22:49:13 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/regfile.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:13 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 22:49:13 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.Bananachine_tb
# Loading work.Bananachine
# Loading work.CPU
# Loading work.controller
# Loading work.datapath
# Loading work.pc_counter
# Loading work.flopenr
# Loading work.regfile
# Loading work.flopr
# Loading work.mux2
# Loading work.mux4
# Loading work.alu_rf
# Loading work.instruction_reg
# Loading work.basic_mem
# ** Warning: (vsim-3017) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /Bananachine_tb/bm/mem File: C:/Data/GIT/Bananachine/ALU/basic_mem.v
# ** Warning: (vsim-3722) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Missing connection for port 'addr_a'.
# ** Warning: (vsim-3722) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Missing connection for port 'q_a'.
run
# Loading register file
# done with RF load
# Loading memory
# done loading
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:50 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf.v 
# -- Compiling module alu_rf
# 
# Top level modules:
# 	alu_rf
# End time: 22:49:50 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:50 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf_tb.v 
# -- Compiling module alu_rf_tb
# 
# Top level modules:
# 	alu_rf_tb
# End time: 22:49:50 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:50 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine.v 
# -- Compiling module Bananachine
# 
# Top level modules:
# 	Bananachine
# End time: 22:49:50 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:50 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine_tb.v 
# -- Compiling module Bananachine_tb
# 
# Top level modules:
# 	Bananachine_tb
# End time: 22:49:50 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/basic_mem.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:50 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/basic_mem.v 
# -- Compiling module basic_mem
# 
# Top level modules:
# 	basic_mem
# End time: 22:49:51 on Nov 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/controller.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:51 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 22:49:51 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/CPU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:51 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 22:49:51 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapath.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:51 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 22:49:51 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapathFSM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:51 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapathFSM.v 
# -- Compiling module datapathFSM
# -- Compiling module flipflop
# -- Compiling module hexTo7Seg
# 
# Top level modules:
# 	datapathFSM
# End time: 22:49:51 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/instruction_reg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:51 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/instruction_reg.v 
# -- Compiling module instruction_reg
# 
# Top level modules:
# 	instruction_reg
# End time: 22:49:51 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/muxes.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:51 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/muxes.v 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module zerodetect
# 
# Top level modules:
# 	mux2
# 	mux4
# 	flopenr
# 	flopr
# 	zerodetect
# End time: 22:49:51 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/pc_counter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:51 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/pc_counter.v 
# -- Compiling module pc_counter
# 
# Top level modules:
# 	pc_counter
# End time: 22:49:51 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/regfile.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:51 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 22:49:51 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
restart
# Loading work.Bananachine_tb
# Loading work.Bananachine
# Loading work.CPU
# Loading work.controller
# Loading work.datapath
# Loading work.pc_counter
# Loading work.flopenr
# Loading work.regfile
# Loading work.flopr
# Loading work.mux2
# Loading work.mux4
# Loading work.alu_rf
# Loading work.instruction_reg
# Loading work.basic_mem
# ** Warning: (vsim-3017) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /Bananachine_tb/bm/mem File: C:/Data/GIT/Bananachine/ALU/basic_mem.v
# ** Warning: (vsim-3722) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Missing connection for port 'addr_a'.
# ** Warning: (vsim-3722) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Missing connection for port 'q_a'.
run
# Loading register file
# done with RF load
# Loading memory
# done loading
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:34 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf.v 
# -- Compiling module alu_rf
# 
# Top level modules:
# 	alu_rf
# End time: 22:50:34 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:34 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/alu_rf_tb.v 
# -- Compiling module alu_rf_tb
# 
# Top level modules:
# 	alu_rf_tb
# End time: 22:50:34 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:34 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine.v 
# -- Compiling module Bananachine
# 
# Top level modules:
# 	Bananachine
# End time: 22:50:34 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:34 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/Bananachine_tb.v 
# -- Compiling module Bananachine_tb
# 
# Top level modules:
# 	Bananachine_tb
# End time: 22:50:34 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/basic_mem.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:34 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/basic_mem.v 
# -- Compiling module basic_mem
# 
# Top level modules:
# 	basic_mem
# End time: 22:50:34 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/controller.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:34 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 22:50:34 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/CPU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:35 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 22:50:35 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapath.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:35 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 22:50:35 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapathFSM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:35 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/datapathFSM.v 
# -- Compiling module datapathFSM
# -- Compiling module flipflop
# -- Compiling module hexTo7Seg
# 
# Top level modules:
# 	datapathFSM
# End time: 22:50:35 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/instruction_reg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:35 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/instruction_reg.v 
# -- Compiling module instruction_reg
# 
# Top level modules:
# 	instruction_reg
# End time: 22:50:35 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/muxes.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:35 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/muxes.v 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module zerodetect
# 
# Top level modules:
# 	mux2
# 	mux4
# 	flopenr
# 	flopr
# 	zerodetect
# End time: 22:50:35 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/pc_counter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:35 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/pc_counter.v 
# -- Compiling module pc_counter
# 
# Top level modules:
# 	pc_counter
# End time: 22:50:35 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/regfile.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:35 on Nov 07,2023
# vlog -reportprogress 300 -work work C:/Data/GIT/Bananachine/ALU/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 22:50:35 on Nov 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.Bananachine_tb
# Loading work.Bananachine
# Loading work.CPU
# Loading work.controller
# Loading work.datapath
# Loading work.pc_counter
# Loading work.flopenr
# Loading work.regfile
# Loading work.flopr
# Loading work.mux2
# Loading work.mux4
# Loading work.alu_rf
# Loading work.instruction_reg
# Loading work.basic_mem
# ** Warning: (vsim-3017) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Too few port connections. Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /Bananachine_tb/bm/mem File: C:/Data/GIT/Bananachine/ALU/basic_mem.v
# ** Warning: (vsim-3722) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Missing connection for port 'addr_a'.
# ** Warning: (vsim-3722) C:/Data/GIT/Bananachine/ALU/Bananachine.v(20): [TFMPC] - Missing connection for port 'q_a'.
run
# Loading register file
# done with RF load
# Loading memory
# done loading
# End time: 22:57:24 on Nov 07,2023, Elapsed time: 0:40:03
# Errors: 0, Warnings: 42
=======
# Creating rom_async from init file 'letter_f.mem'.
# ** Warning: (vsim-7) Failed to open readmem file "letter_f.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Data/GIT/Bananachine/ALU/Sprite_Rom.v(16)
#    Time: 0 ps  Iteration: 0  Instance: /vga_tb/dut/bits/sprite_f/spr_rom
# Loading color pallete
# done loading
# Break key hit
# Break in Module vga_tb at C:/Data/GIT/Bananachine/ALU/vga_tb.v line 32
# End time: 17:44:55 on Nov 21,2023, Elapsed time: 0:01:53
# Errors: 0, Warnings: 5
>>>>>>> Stashed changes
