<stg><name>resnet50_0</name>


<trans_list>

<trans id="872" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="3" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="15" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="38" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="40" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="43" st_id="1" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge:17  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %startt_V, i8 1)

]]></Node>
<StgValue><ssdm name="write_ln393"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
._crit_edge:0  call void (...)* @_ssdm_op_SpecBitsMap(i256* %input_V), !map !214

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="176">
<![CDATA[
._crit_edge:1  call void (...)* @_ssdm_op_SpecBitsMap(i176* %sw0out_V), !map !218

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
._crit_edge:2  call void (...)* @_ssdm_op_SpecBitsMap(i8* %startt_V), !map !222

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
._crit_edge:3  call void (...)* @_ssdm_op_SpecBitsMap(i8* %stopt_V), !map !226

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
._crit_edge:4  call void (...)* @_ssdm_op_SpecBitsMap(i128* %ddr_V), !map !230

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge:5  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @resnet50_0_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:6  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln367"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:7  call void (...)* @_ssdm_op_SpecInterface(i8* %startt_V, [5 x i8]* @p_str37, i32 1, i32 1, [5 x i8]* @p_str38, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln368"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:8  call void (...)* @_ssdm_op_SpecInterface(i8* %stopt_V, [5 x i8]* @p_str37, i32 1, i32 1, [5 x i8]* @p_str38, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln369"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:9  call void (...)* @_ssdm_op_SpecInterface(i256* %input_V, [5 x i8]* @p_str37, i32 1, i32 1, [5 x i8]* @p_str38, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln370"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="176" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:10  call void (...)* @_ssdm_op_SpecInterface(i176* %sw0out_V, [5 x i8]* @p_str37, i32 1, i32 1, [5 x i8]* @p_str38, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln371"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:11  call void (...)* @_ssdm_op_SpecInterface(i128* %ddr_V, [6 x i8]* @p_str39, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1024, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln372"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
._crit_edge:12  call void (...)* @_ssdm_op_SpecMemCore([25088 x i288]* @buf0_V, [1 x i8]* @p_str, [12 x i8]* @p_str41, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
._crit_edge:13  call void (...)* @_ssdm_op_SpecMemCore([25088 x i288]* @buf1_V, [1 x i8]* @p_str, [12 x i8]* @p_str41, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
._crit_edge:14  call void (...)* @_ssdm_op_SpecMemCore([25088 x i288]* @buf2_V, [1 x i8]* @p_str, [12 x i8]* @p_str41, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="1536" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
._crit_edge:15  call void (...)* @_ssdm_op_SpecMemCore([12544 x i1536]* @outbuf_V, [1 x i8]* @p_str, [12 x i8]* @p_str42, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="216" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
._crit_edge:16  call void (...)* @_ssdm_op_SpecMemCore([6272 x i216]* @inbuf_V, [1 x i8]* @p_str, [12 x i8]* @p_str41, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge:17  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %startt_V, i8 1)

]]></Node>
<StgValue><ssdm name="write_ln393"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:18  br label %.preheader137

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
.preheader137:0  %indvar_flatten47 = phi i15 [ 0, %._crit_edge ], [ %add_ln395, %hls_label_26 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten47"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader137:1  %ch_0 = phi i2 [ 0, %._crit_edge ], [ %select_ln399_1, %hls_label_26 ]

]]></Node>
<StgValue><ssdm name="ch_0"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.preheader137:2  %indvar_flatten = phi i13 [ 0, %._crit_edge ], [ %select_ln396_2, %hls_label_26 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader137:3  %row_0 = phi i8 [ 0, %._crit_edge ], [ %select_ln396_1, %hls_label_26 ]

]]></Node>
<StgValue><ssdm name="row_0"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader137:4  %col_0 = phi i5 [ 0, %._crit_edge ], [ %col, %hls_label_26 ]

]]></Node>
<StgValue><ssdm name="col_0"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader137:5  %icmp_ln395 = icmp eq i15 %indvar_flatten47, -13952

]]></Node>
<StgValue><ssdm name="icmp_ln395"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader137:6  %add_ln395 = add i15 %indvar_flatten47, 1

]]></Node>
<StgValue><ssdm name="add_ln395"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137:7  br i1 %icmp_ln395, label %0, label %hls_label_26

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
hls_label_26:22  %tmp_V = call i256 @_ssdm_op_Read.axis.volatile.i256P(i256* %input_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="256">
<![CDATA[
hls_label_26:23  %trunc_ln681 = trunc i256 %tmp_V to i32

]]></Node>
<StgValue><ssdm name="trunc_ln681"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32">
<![CDATA[
hls_label_26:24  %bitcast_ln404 = bitcast i32 %trunc_ln681 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln404"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="8" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:25  %tmp345 = fdiv float %bitcast_ln404, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp345"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_26:79  %p_Result_1 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp_V, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32">
<![CDATA[
hls_label_26:80  %bitcast_ln404_1 = bitcast i32 %p_Result_1 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln404_1"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="8" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:81  %tmp_1 = fdiv float %bitcast_ln404_1, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_26:130  %p_Result_2 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp_V, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_26:181  %p_Result_3 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp_V, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_26:232  %p_Result_4 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp_V, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_26:283  %p_Result_5 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp_V, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_26:334  %p_Result_6 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp_V, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_26:385  %p_Result_7 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp_V, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="84" st_id="4" stage="7" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:25  %tmp345 = fdiv float %bitcast_ln404, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp345"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="7" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:81  %tmp_1 = fdiv float %bitcast_ln404_1, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32">
<![CDATA[
hls_label_26:131  %bitcast_ln404_2 = bitcast i32 %p_Result_2 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln404_2"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="8" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:132  %tmp_2 = fdiv float %bitcast_ln404_2, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32">
<![CDATA[
hls_label_26:182  %bitcast_ln404_3 = bitcast i32 %p_Result_3 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln404_3"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="8" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:183  %tmp_3 = fdiv float %bitcast_ln404_3, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32">
<![CDATA[
hls_label_26:233  %bitcast_ln404_4 = bitcast i32 %p_Result_4 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln404_4"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="8" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:234  %tmp_4 = fdiv float %bitcast_ln404_4, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="92" st_id="5" stage="6" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:25  %tmp345 = fdiv float %bitcast_ln404, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp345"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="6" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:81  %tmp_1 = fdiv float %bitcast_ln404_1, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="7" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:132  %tmp_2 = fdiv float %bitcast_ln404_2, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="7" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:183  %tmp_3 = fdiv float %bitcast_ln404_3, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="7" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:234  %tmp_4 = fdiv float %bitcast_ln404_4, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32">
<![CDATA[
hls_label_26:284  %bitcast_ln404_5 = bitcast i32 %p_Result_5 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln404_5"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="8" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:285  %tmp_5 = fdiv float %bitcast_ln404_5, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32">
<![CDATA[
hls_label_26:335  %bitcast_ln404_6 = bitcast i32 %p_Result_6 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln404_6"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="8" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:336  %tmp_6 = fdiv float %bitcast_ln404_6, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32">
<![CDATA[
hls_label_26:386  %bitcast_ln404_7 = bitcast i32 %p_Result_7 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln404_7"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="8" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:387  %tmp_7 = fdiv float %bitcast_ln404_7, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="103" st_id="6" stage="5" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:25  %tmp345 = fdiv float %bitcast_ln404, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp345"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="5" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:81  %tmp_1 = fdiv float %bitcast_ln404_1, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="6" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:132  %tmp_2 = fdiv float %bitcast_ln404_2, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="6" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:183  %tmp_3 = fdiv float %bitcast_ln404_3, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="6" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:234  %tmp_4 = fdiv float %bitcast_ln404_4, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="7" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:285  %tmp_5 = fdiv float %bitcast_ln404_5, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="7" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:336  %tmp_6 = fdiv float %bitcast_ln404_6, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="7" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:387  %tmp_7 = fdiv float %bitcast_ln404_7, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="111" st_id="7" stage="4" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:25  %tmp345 = fdiv float %bitcast_ln404, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp345"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="4" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:81  %tmp_1 = fdiv float %bitcast_ln404_1, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="5" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:132  %tmp_2 = fdiv float %bitcast_ln404_2, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="5" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:183  %tmp_3 = fdiv float %bitcast_ln404_3, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="5" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:234  %tmp_4 = fdiv float %bitcast_ln404_4, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="6" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:285  %tmp_5 = fdiv float %bitcast_ln404_5, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="6" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:336  %tmp_6 = fdiv float %bitcast_ln404_6, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="6" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:387  %tmp_7 = fdiv float %bitcast_ln404_7, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="119" st_id="8" stage="3" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:25  %tmp345 = fdiv float %bitcast_ln404, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp345"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="3" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:81  %tmp_1 = fdiv float %bitcast_ln404_1, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="4" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:132  %tmp_2 = fdiv float %bitcast_ln404_2, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="4" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:183  %tmp_3 = fdiv float %bitcast_ln404_3, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="4" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:234  %tmp_4 = fdiv float %bitcast_ln404_4, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="5" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:285  %tmp_5 = fdiv float %bitcast_ln404_5, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="5" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:336  %tmp_6 = fdiv float %bitcast_ln404_6, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="5" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:387  %tmp_7 = fdiv float %bitcast_ln404_7, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="127" st_id="9" stage="2" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:25  %tmp345 = fdiv float %bitcast_ln404, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp345"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="2" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:81  %tmp_1 = fdiv float %bitcast_ln404_1, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="3" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:132  %tmp_2 = fdiv float %bitcast_ln404_2, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="3" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:183  %tmp_3 = fdiv float %bitcast_ln404_3, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="3" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:234  %tmp_4 = fdiv float %bitcast_ln404_4, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="4" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:285  %tmp_5 = fdiv float %bitcast_ln404_5, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="4" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:336  %tmp_6 = fdiv float %bitcast_ln404_6, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="4" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:387  %tmp_7 = fdiv float %bitcast_ln404_7, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="135" st_id="10" stage="1" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:25  %tmp345 = fdiv float %bitcast_ln404, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp345"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:81  %tmp_1 = fdiv float %bitcast_ln404_1, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="2" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:132  %tmp_2 = fdiv float %bitcast_ln404_2, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="2" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:183  %tmp_3 = fdiv float %bitcast_ln404_3, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="2" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:234  %tmp_4 = fdiv float %bitcast_ln404_4, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="3" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:285  %tmp_5 = fdiv float %bitcast_ln404_5, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="3" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:336  %tmp_6 = fdiv float %bitcast_ln404_6, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="3" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:387  %tmp_7 = fdiv float %bitcast_ln404_7, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="143" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
hls_label_26:26  %val_assign = call fastcc float @roundf(float %tmp345) nounwind readnone

]]></Node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
hls_label_26:82  %val_assign_1 = call fastcc float @roundf(float %tmp_1) nounwind readnone

]]></Node>
<StgValue><ssdm name="val_assign_1"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:132  %tmp_2 = fdiv float %bitcast_ln404_2, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:183  %tmp_3 = fdiv float %bitcast_ln404_3, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:234  %tmp_4 = fdiv float %bitcast_ln404_4, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="2" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:285  %tmp_5 = fdiv float %bitcast_ln404_5, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="2" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:336  %tmp_6 = fdiv float %bitcast_ln404_6, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="2" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:387  %tmp_7 = fdiv float %bitcast_ln404_7, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="151" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_26:2  %icmp_ln396 = icmp eq i13 %indvar_flatten, -1920

]]></Node>
<StgValue><ssdm name="icmp_ln396"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_26:3  %select_ln399 = select i1 %icmp_ln396, i8 0, i8 %row_0

]]></Node>
<StgValue><ssdm name="select_ln399"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:8  %xor_ln399 = xor i1 %icmp_ln396, true

]]></Node>
<StgValue><ssdm name="xor_ln399"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_26:9  %icmp_ln397 = icmp eq i5 %col_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln397"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:10  %and_ln399 = and i1 %icmp_ln397, %xor_ln399

]]></Node>
<StgValue><ssdm name="and_ln399"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_26:11  %row = add i8 1, %select_ln399

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:12  %or_ln396 = or i1 %and_ln399, %icmp_ln396

]]></Node>
<StgValue><ssdm name="or_ln396"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_26:13  %select_ln396 = select i1 %or_ln396, i5 0, i5 %col_0

]]></Node>
<StgValue><ssdm name="select_ln396"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_26:14  %select_ln396_1 = select i1 %and_ln399, i8 %row, i8 %select_ln399

]]></Node>
<StgValue><ssdm name="select_ln396_1"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
hls_label_26:15  %tmp_519 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %select_ln396_1, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_519"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="14" op_0_bw="13">
<![CDATA[
hls_label_26:16  %zext_ln180 = zext i13 %tmp_519 to i14

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_26:17  %tmp_520 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln396_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_520"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="14" op_0_bw="10">
<![CDATA[
hls_label_26:18  %zext_ln180_1 = zext i10 %tmp_520 to i14

]]></Node>
<StgValue><ssdm name="zext_ln180_1"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_26:19  %sub_ln180 = sub i14 %zext_ln180, %zext_ln180_1

]]></Node>
<StgValue><ssdm name="sub_ln180"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
hls_label_26:26  %val_assign = call fastcc float @roundf(float %tmp345) nounwind readnone

]]></Node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="14" op_0_bw="5">
<![CDATA[
hls_label_26:63  %zext_ln180_2 = zext i5 %select_ln396 to i14

]]></Node>
<StgValue><ssdm name="zext_ln180_2"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_26:64  %add_ln180 = add i14 %zext_ln180_2, %sub_ln180

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="14">
<![CDATA[
hls_label_26:65  %zext_ln180_3 = zext i14 %add_ln180 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_3"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="13" op_0_bw="216" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_26:66  %inbuf_V_addr = getelementptr [6272 x i216]* @inbuf_V, i64 0, i64 %zext_ln180_3

]]></Node>
<StgValue><ssdm name="inbuf_V_addr"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="216" op_0_bw="13">
<![CDATA[
hls_label_26:67  %inbuf_V_load = load i216* %inbuf_V_addr, align 16

]]></Node>
<StgValue><ssdm name="inbuf_V_load"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
hls_label_26:82  %val_assign_1 = call fastcc float @roundf(float %tmp_1) nounwind readnone

]]></Node>
<StgValue><ssdm name="val_assign_1"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
hls_label_26:133  %val_assign_2 = call fastcc float @roundf(float %tmp_2) nounwind readnone

]]></Node>
<StgValue><ssdm name="val_assign_2"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
hls_label_26:184  %val_assign_3 = call fastcc float @roundf(float %tmp_3) nounwind readnone

]]></Node>
<StgValue><ssdm name="val_assign_3"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
hls_label_26:235  %val_assign_4 = call fastcc float @roundf(float %tmp_4) nounwind readnone

]]></Node>
<StgValue><ssdm name="val_assign_4"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:285  %tmp_5 = fdiv float %bitcast_ln404_5, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:336  %tmp_6 = fdiv float %bitcast_ln404_6, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="8">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_26:387  %tmp_7 = fdiv float %bitcast_ln404_7, 0x3FA32D56A0000000

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_26:438  %col = add i5 1, %select_ln396

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_26:439  %add_ln396_1 = add i13 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="add_ln396_1"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
hls_label_26:440  %select_ln396_2 = select i1 %icmp_ln396, i13 1, i13 %add_ln396_1

]]></Node>
<StgValue><ssdm name="select_ln396_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="181" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_26:0  %ch = add i2 1, %ch_0

]]></Node>
<StgValue><ssdm name="ch"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_26:4  %select_ln399_1 = select i1 %icmp_ln396, i2 %ch, i2 %ch_0

]]></Node>
<StgValue><ssdm name="select_ln399_1"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
<literal name="icmp_ln396" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="1" op_3_bw="2" op_4_bw="3">
<![CDATA[
hls_label_26:5  %tmp_403_mid1 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i1.i2.i3(i2 %ch, i1 false, i2 %ch, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_403_mid1"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
<literal name="icmp_ln396" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="1" op_3_bw="2" op_4_bw="3">
<![CDATA[
hls_label_26:6  %tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i2.i1.i2.i3(i2 %ch_0, i1 false, i2 %ch_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_26:7  %select_ln399_2 = select i1 %icmp_ln396, i8 %tmp_403_mid1, i8 %tmp_s

]]></Node>
<StgValue><ssdm name="select_ln399_2"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32">
<![CDATA[
hls_label_26:27  %bitcast_ln705 = bitcast float %val_assign to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln705"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="31" op_0_bw="32">
<![CDATA[
hls_label_26:28  %trunc_ln263 = trunc i32 %bitcast_ln705 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln263"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_26:29  %tmp_521 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_521"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_26:30  %p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln705, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="9" op_0_bw="8">
<![CDATA[
hls_label_26:31  %zext_ln266 = zext i8 %p_Result_s to i9

]]></Node>
<StgValue><ssdm name="zext_ln266"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="23" op_0_bw="32">
<![CDATA[
hls_label_26:32  %trunc_ln270 = trunc i32 %bitcast_ln705 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln270"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="32">
<![CDATA[
hls_label_26:33  %trunc_ln296 = trunc i32 %bitcast_ln705 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln296"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
hls_label_26:34  %tmp_359 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270)

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_26:35  %icmp_ln278 = icmp eq i31 %trunc_ln263, 0

]]></Node>
<StgValue><ssdm name="icmp_ln278"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:36  %sub_ln281 = sub i9 150, %zext_ln266

]]></Node>
<StgValue><ssdm name="sub_ln281"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="24" op_0_bw="9">
<![CDATA[
hls_label_26:37  %sext_ln281 = sext i9 %sub_ln281 to i24

]]></Node>
<StgValue><ssdm name="sext_ln281"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_26:38  %icmp_ln282 = icmp eq i8 %p_Result_s, -106

]]></Node>
<StgValue><ssdm name="icmp_ln282"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:39  %icmp_ln284 = icmp sgt i9 %sub_ln281, 0

]]></Node>
<StgValue><ssdm name="icmp_ln284"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:40  %icmp_ln285 = icmp slt i9 %sub_ln281, 25

]]></Node>
<StgValue><ssdm name="icmp_ln285"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:41  %sub_ln294 = sub i9 0, %sub_ln281

]]></Node>
<StgValue><ssdm name="sub_ln294"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="9">
<![CDATA[
hls_label_26:42  %trunc_ln294 = trunc i9 %sub_ln294 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln294"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_26:43  %icmp_ln295 = icmp slt i8 %trunc_ln294, 9

]]></Node>
<StgValue><ssdm name="icmp_ln295"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:44  %shl_ln297 = shl i9 %trunc_ln296, %sub_ln294

]]></Node>
<StgValue><ssdm name="shl_ln297"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:45  %select_ln295 = select i1 %icmp_ln295, i9 %shl_ln297, i9 0

]]></Node>
<StgValue><ssdm name="select_ln295"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_26:46  %lshr_ln286 = lshr i24 %tmp_359, %sext_ln281

]]></Node>
<StgValue><ssdm name="lshr_ln286"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="9" op_0_bw="24">
<![CDATA[
hls_label_26:47  %trunc_ln286 = trunc i24 %lshr_ln286 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln286"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_26:48  %tmp_522 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_522"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:49  %select_ln288 = select i1 %tmp_522, i9 -1, i9 0

]]></Node>
<StgValue><ssdm name="select_ln288"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:50  %or_ln282 = or i1 %icmp_ln278, %icmp_ln282

]]></Node>
<StgValue><ssdm name="or_ln282"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:51  %xor_ln282 = xor i1 %or_ln282, true

]]></Node>
<StgValue><ssdm name="xor_ln282"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:52  %and_ln285 = and i1 %icmp_ln285, %xor_ln282

]]></Node>
<StgValue><ssdm name="and_ln285"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:53  %and_ln285_128 = and i1 %and_ln285, %icmp_ln284

]]></Node>
<StgValue><ssdm name="and_ln285_128"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:54  %select_ln285 = select i1 %and_ln285_128, i9 %trunc_ln286, i9 %select_ln288

]]></Node>
<StgValue><ssdm name="select_ln285"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:55  %select_ln278 = select i1 %icmp_ln278, i9 0, i9 %select_ln285

]]></Node>
<StgValue><ssdm name="select_ln278"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:56  %xor_ln278 = xor i1 %icmp_ln278, true

]]></Node>
<StgValue><ssdm name="xor_ln278"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:57  %and_ln282 = and i1 %icmp_ln282, %xor_ln278

]]></Node>
<StgValue><ssdm name="and_ln282"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:58  %select_ln282 = select i1 %and_ln282, i9 %trunc_ln296, i9 %select_ln278

]]></Node>
<StgValue><ssdm name="select_ln282"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:59  %or_ln284 = or i1 %or_ln282, %icmp_ln284

]]></Node>
<StgValue><ssdm name="or_ln284"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:60  %select_ln284 = select i1 %or_ln284, i9 %select_ln282, i9 %select_ln295

]]></Node>
<StgValue><ssdm name="select_ln284"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:61  %sub_ln461 = sub i9 0, %select_ln284

]]></Node>
<StgValue><ssdm name="sub_ln461"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:62  %select_ln303 = select i1 %tmp_521, i9 %sub_ln461, i9 %select_ln284

]]></Node>
<StgValue><ssdm name="select_ln303"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="216" op_0_bw="13">
<![CDATA[
hls_label_26:67  %inbuf_V_load = load i216* %inbuf_V_addr, align 16

]]></Node>
<StgValue><ssdm name="inbuf_V_load"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="216" op_0_bw="8">
<![CDATA[
hls_label_26:68  %zext_ln180_4 = zext i8 %select_ln399_2 to i216

]]></Node>
<StgValue><ssdm name="zext_ln180_4"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:69  %lshr_ln180 = lshr i216 %inbuf_V_load, %zext_ln180_4

]]></Node>
<StgValue><ssdm name="lshr_ln180"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="72" op_0_bw="216">
<![CDATA[
hls_label_26:70  %trunc_ln180 = trunc i216 %lshr_ln180 to i72

]]></Node>
<StgValue><ssdm name="trunc_ln180"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="72" op_0_bw="72" op_1_bw="72" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
hls_label_26:71  %tmp_360 = call i72 @_ssdm_op_PartSet.i72.i72.i9.i32.i32(i72 %trunc_ln180, i9 %select_ln303, i32 0, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="216" op_0_bw="8">
<![CDATA[
hls_label_26:72  %zext_ln180_5 = zext i8 %select_ln399_2 to i216

]]></Node>
<StgValue><ssdm name="zext_ln180_5"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:73  %shl_ln180 = shl i216 4722366482869645213695, %zext_ln180_5

]]></Node>
<StgValue><ssdm name="shl_ln180"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:74  %xor_ln180 = xor i216 %shl_ln180, -1

]]></Node>
<StgValue><ssdm name="xor_ln180"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:75  %and_ln180 = and i216 %inbuf_V_load, %xor_ln180

]]></Node>
<StgValue><ssdm name="and_ln180"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="216" op_0_bw="72">
<![CDATA[
hls_label_26:76  %zext_ln180_6 = zext i72 %tmp_360 to i216

]]></Node>
<StgValue><ssdm name="zext_ln180_6"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:77  %shl_ln180_1 = shl i216 %zext_ln180_6, %zext_ln180_5

]]></Node>
<StgValue><ssdm name="shl_ln180_1"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:78  %or_ln180 = or i216 %and_ln180, %shl_ln180_1

]]></Node>
<StgValue><ssdm name="or_ln180"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32">
<![CDATA[
hls_label_26:83  %bitcast_ln705_1 = bitcast float %val_assign_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln705_1"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="31" op_0_bw="32">
<![CDATA[
hls_label_26:84  %trunc_ln263_64 = trunc i32 %bitcast_ln705_1 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln263_64"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_26:85  %tmp_523 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_523"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_26:86  %p_Result_24_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln705_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_24_1"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="9" op_0_bw="8">
<![CDATA[
hls_label_26:87  %zext_ln266_64 = zext i8 %p_Result_24_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln266_64"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="23" op_0_bw="32">
<![CDATA[
hls_label_26:88  %trunc_ln270_1 = trunc i32 %bitcast_ln705_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln270_1"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="9" op_0_bw="32">
<![CDATA[
hls_label_26:89  %trunc_ln296_64 = trunc i32 %bitcast_ln705_1 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln296_64"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
hls_label_26:90  %tmp_361 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270_1)

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_26:91  %icmp_ln278_1 = icmp eq i31 %trunc_ln263_64, 0

]]></Node>
<StgValue><ssdm name="icmp_ln278_1"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:92  %sub_ln281_64 = sub i9 150, %zext_ln266_64

]]></Node>
<StgValue><ssdm name="sub_ln281_64"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="24" op_0_bw="9">
<![CDATA[
hls_label_26:93  %sext_ln281_64 = sext i9 %sub_ln281_64 to i24

]]></Node>
<StgValue><ssdm name="sext_ln281_64"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_26:94  %icmp_ln282_1 = icmp eq i8 %p_Result_24_1, -106

]]></Node>
<StgValue><ssdm name="icmp_ln282_1"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:95  %icmp_ln284_1 = icmp sgt i9 %sub_ln281_64, 0

]]></Node>
<StgValue><ssdm name="icmp_ln284_1"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:96  %icmp_ln285_1 = icmp slt i9 %sub_ln281_64, 25

]]></Node>
<StgValue><ssdm name="icmp_ln285_1"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:97  %sub_ln294_64 = sub i9 0, %sub_ln281_64

]]></Node>
<StgValue><ssdm name="sub_ln294_64"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="9">
<![CDATA[
hls_label_26:98  %trunc_ln294_64 = trunc i9 %sub_ln294_64 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln294_64"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_26:99  %icmp_ln295_1 = icmp slt i8 %trunc_ln294_64, 9

]]></Node>
<StgValue><ssdm name="icmp_ln295_1"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:100  %shl_ln297_1 = shl i9 %trunc_ln296_64, %sub_ln294_64

]]></Node>
<StgValue><ssdm name="shl_ln297_1"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:101  %select_ln295_64 = select i1 %icmp_ln295_1, i9 %shl_ln297_1, i9 0

]]></Node>
<StgValue><ssdm name="select_ln295_64"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_26:102  %lshr_ln286_64 = lshr i24 %tmp_361, %sext_ln281_64

]]></Node>
<StgValue><ssdm name="lshr_ln286_64"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="9" op_0_bw="24">
<![CDATA[
hls_label_26:103  %trunc_ln286_64 = trunc i24 %lshr_ln286_64 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln286_64"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_26:104  %tmp_524 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:105  %select_ln288_64 = select i1 %tmp_524, i9 -1, i9 0

]]></Node>
<StgValue><ssdm name="select_ln288_64"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:106  %or_ln282_64 = or i1 %icmp_ln278_1, %icmp_ln282_1

]]></Node>
<StgValue><ssdm name="or_ln282_64"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:107  %xor_ln282_64 = xor i1 %or_ln282_64, true

]]></Node>
<StgValue><ssdm name="xor_ln282_64"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:108  %and_ln285_129 = and i1 %icmp_ln285_1, %xor_ln282_64

]]></Node>
<StgValue><ssdm name="and_ln285_129"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:109  %and_ln285_130 = and i1 %and_ln285_129, %icmp_ln284_1

]]></Node>
<StgValue><ssdm name="and_ln285_130"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:110  %select_ln285_64 = select i1 %and_ln285_130, i9 %trunc_ln286_64, i9 %select_ln288_64

]]></Node>
<StgValue><ssdm name="select_ln285_64"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:111  %select_ln278_64 = select i1 %icmp_ln278_1, i9 0, i9 %select_ln285_64

]]></Node>
<StgValue><ssdm name="select_ln278_64"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:112  %xor_ln278_64 = xor i1 %icmp_ln278_1, true

]]></Node>
<StgValue><ssdm name="xor_ln278_64"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:113  %and_ln282_64 = and i1 %icmp_ln282_1, %xor_ln278_64

]]></Node>
<StgValue><ssdm name="and_ln282_64"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:114  %select_ln282_64 = select i1 %and_ln282_64, i9 %trunc_ln296_64, i9 %select_ln278_64

]]></Node>
<StgValue><ssdm name="select_ln282_64"/></StgValue>
</operation>

<operation id="266" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:115  %or_ln284_64 = or i1 %or_ln282_64, %icmp_ln284_1

]]></Node>
<StgValue><ssdm name="or_ln284_64"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:116  %select_ln284_64 = select i1 %or_ln284_64, i9 %select_ln282_64, i9 %select_ln295_64

]]></Node>
<StgValue><ssdm name="select_ln284_64"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:117  %sub_ln461_1 = sub i9 0, %select_ln284_64

]]></Node>
<StgValue><ssdm name="sub_ln461_1"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:118  %select_ln303_1 = select i1 %tmp_523, i9 %sub_ln461_1, i9 %select_ln284_64

]]></Node>
<StgValue><ssdm name="select_ln303_1"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="216" op_0_bw="8">
<![CDATA[
hls_label_26:119  %zext_ln180_7 = zext i8 %select_ln399_2 to i216

]]></Node>
<StgValue><ssdm name="zext_ln180_7"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:120  %lshr_ln180_1 = lshr i216 %or_ln180, %zext_ln180_7

]]></Node>
<StgValue><ssdm name="lshr_ln180_1"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="72" op_0_bw="216">
<![CDATA[
hls_label_26:121  %trunc_ln180_1 = trunc i216 %lshr_ln180_1 to i72

]]></Node>
<StgValue><ssdm name="trunc_ln180_1"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="72" op_0_bw="72" op_1_bw="72" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
hls_label_26:122  %tmp_362 = call i72 @_ssdm_op_PartSet.i72.i72.i9.i32.i32(i72 %trunc_ln180_1, i9 %select_ln303_1, i32 9, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="216" op_0_bw="8">
<![CDATA[
hls_label_26:123  %zext_ln180_8 = zext i8 %select_ln399_2 to i216

]]></Node>
<StgValue><ssdm name="zext_ln180_8"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:124  %shl_ln180_2 = shl i216 4722366482869645213695, %zext_ln180_8

]]></Node>
<StgValue><ssdm name="shl_ln180_2"/></StgValue>
</operation>

<operation id="276" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:125  %xor_ln180_1 = xor i216 %shl_ln180_2, -1

]]></Node>
<StgValue><ssdm name="xor_ln180_1"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:126  %and_ln180_1 = and i216 %or_ln180, %xor_ln180_1

]]></Node>
<StgValue><ssdm name="and_ln180_1"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="216" op_0_bw="72">
<![CDATA[
hls_label_26:127  %zext_ln180_9 = zext i72 %tmp_362 to i216

]]></Node>
<StgValue><ssdm name="zext_ln180_9"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:128  %shl_ln180_3 = shl i216 %zext_ln180_9, %zext_ln180_8

]]></Node>
<StgValue><ssdm name="shl_ln180_3"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:129  %or_ln180_1 = or i216 %and_ln180_1, %shl_ln180_3

]]></Node>
<StgValue><ssdm name="or_ln180_1"/></StgValue>
</operation>

<operation id="281" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
hls_label_26:133  %val_assign_2 = call fastcc float @roundf(float %tmp_2) nounwind readnone

]]></Node>
<StgValue><ssdm name="val_assign_2"/></StgValue>
</operation>

<operation id="282" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32">
<![CDATA[
hls_label_26:134  %bitcast_ln705_2 = bitcast float %val_assign_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln705_2"/></StgValue>
</operation>

<operation id="283" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="31" op_0_bw="32">
<![CDATA[
hls_label_26:135  %trunc_ln263_65 = trunc i32 %bitcast_ln705_2 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln263_65"/></StgValue>
</operation>

<operation id="284" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_26:137  %p_Result_24_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln705_2, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_24_2"/></StgValue>
</operation>

<operation id="285" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="9" op_0_bw="8">
<![CDATA[
hls_label_26:138  %zext_ln266_65 = zext i8 %p_Result_24_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln266_65"/></StgValue>
</operation>

<operation id="286" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="23" op_0_bw="32">
<![CDATA[
hls_label_26:139  %trunc_ln270_2 = trunc i32 %bitcast_ln705_2 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln270_2"/></StgValue>
</operation>

<operation id="287" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="9" op_0_bw="32">
<![CDATA[
hls_label_26:140  %trunc_ln296_65 = trunc i32 %bitcast_ln705_2 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln296_65"/></StgValue>
</operation>

<operation id="288" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
hls_label_26:141  %tmp_363 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270_2)

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="289" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_26:142  %icmp_ln278_2 = icmp eq i31 %trunc_ln263_65, 0

]]></Node>
<StgValue><ssdm name="icmp_ln278_2"/></StgValue>
</operation>

<operation id="290" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:143  %sub_ln281_65 = sub i9 150, %zext_ln266_65

]]></Node>
<StgValue><ssdm name="sub_ln281_65"/></StgValue>
</operation>

<operation id="291" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="24" op_0_bw="9">
<![CDATA[
hls_label_26:144  %sext_ln281_65 = sext i9 %sub_ln281_65 to i24

]]></Node>
<StgValue><ssdm name="sext_ln281_65"/></StgValue>
</operation>

<operation id="292" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_26:145  %icmp_ln282_2 = icmp eq i8 %p_Result_24_2, -106

]]></Node>
<StgValue><ssdm name="icmp_ln282_2"/></StgValue>
</operation>

<operation id="293" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:146  %icmp_ln284_2 = icmp sgt i9 %sub_ln281_65, 0

]]></Node>
<StgValue><ssdm name="icmp_ln284_2"/></StgValue>
</operation>

<operation id="294" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:147  %icmp_ln285_2 = icmp slt i9 %sub_ln281_65, 25

]]></Node>
<StgValue><ssdm name="icmp_ln285_2"/></StgValue>
</operation>

<operation id="295" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:148  %sub_ln294_65 = sub i9 0, %sub_ln281_65

]]></Node>
<StgValue><ssdm name="sub_ln294_65"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="9">
<![CDATA[
hls_label_26:149  %trunc_ln294_65 = trunc i9 %sub_ln294_65 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln294_65"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_26:150  %icmp_ln295_2 = icmp slt i8 %trunc_ln294_65, 9

]]></Node>
<StgValue><ssdm name="icmp_ln295_2"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:151  %shl_ln297_2 = shl i9 %trunc_ln296_65, %sub_ln294_65

]]></Node>
<StgValue><ssdm name="shl_ln297_2"/></StgValue>
</operation>

<operation id="299" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:152  %select_ln295_65 = select i1 %icmp_ln295_2, i9 %shl_ln297_2, i9 0

]]></Node>
<StgValue><ssdm name="select_ln295_65"/></StgValue>
</operation>

<operation id="300" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_26:153  %lshr_ln286_65 = lshr i24 %tmp_363, %sext_ln281_65

]]></Node>
<StgValue><ssdm name="lshr_ln286_65"/></StgValue>
</operation>

<operation id="301" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="24">
<![CDATA[
hls_label_26:154  %trunc_ln286_65 = trunc i24 %lshr_ln286_65 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln286_65"/></StgValue>
</operation>

<operation id="302" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_26:155  %tmp_526 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_526"/></StgValue>
</operation>

<operation id="303" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:156  %select_ln288_65 = select i1 %tmp_526, i9 -1, i9 0

]]></Node>
<StgValue><ssdm name="select_ln288_65"/></StgValue>
</operation>

<operation id="304" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:157  %or_ln282_65 = or i1 %icmp_ln278_2, %icmp_ln282_2

]]></Node>
<StgValue><ssdm name="or_ln282_65"/></StgValue>
</operation>

<operation id="305" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:158  %xor_ln282_65 = xor i1 %or_ln282_65, true

]]></Node>
<StgValue><ssdm name="xor_ln282_65"/></StgValue>
</operation>

<operation id="306" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:159  %and_ln285_131 = and i1 %icmp_ln285_2, %xor_ln282_65

]]></Node>
<StgValue><ssdm name="and_ln285_131"/></StgValue>
</operation>

<operation id="307" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:160  %and_ln285_132 = and i1 %and_ln285_131, %icmp_ln284_2

]]></Node>
<StgValue><ssdm name="and_ln285_132"/></StgValue>
</operation>

<operation id="308" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:161  %select_ln285_65 = select i1 %and_ln285_132, i9 %trunc_ln286_65, i9 %select_ln288_65

]]></Node>
<StgValue><ssdm name="select_ln285_65"/></StgValue>
</operation>

<operation id="309" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:162  %select_ln278_65 = select i1 %icmp_ln278_2, i9 0, i9 %select_ln285_65

]]></Node>
<StgValue><ssdm name="select_ln278_65"/></StgValue>
</operation>

<operation id="310" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:163  %xor_ln278_65 = xor i1 %icmp_ln278_2, true

]]></Node>
<StgValue><ssdm name="xor_ln278_65"/></StgValue>
</operation>

<operation id="311" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:164  %and_ln282_65 = and i1 %icmp_ln282_2, %xor_ln278_65

]]></Node>
<StgValue><ssdm name="and_ln282_65"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:165  %select_ln282_65 = select i1 %and_ln282_65, i9 %trunc_ln296_65, i9 %select_ln278_65

]]></Node>
<StgValue><ssdm name="select_ln282_65"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:166  %or_ln284_65 = or i1 %or_ln282_65, %icmp_ln284_2

]]></Node>
<StgValue><ssdm name="or_ln284_65"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:167  %select_ln284_65 = select i1 %or_ln284_65, i9 %select_ln282_65, i9 %select_ln295_65

]]></Node>
<StgValue><ssdm name="select_ln284_65"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
hls_label_26:184  %val_assign_3 = call fastcc float @roundf(float %tmp_3) nounwind readnone

]]></Node>
<StgValue><ssdm name="val_assign_3"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
hls_label_26:235  %val_assign_4 = call fastcc float @roundf(float %tmp_4) nounwind readnone

]]></Node>
<StgValue><ssdm name="val_assign_4"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
hls_label_26:286  %val_assign_5 = call fastcc float @roundf(float %tmp_5) nounwind readnone

]]></Node>
<StgValue><ssdm name="val_assign_5"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
hls_label_26:337  %val_assign_6 = call fastcc float @roundf(float %tmp_6) nounwind readnone

]]></Node>
<StgValue><ssdm name="val_assign_6"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
hls_label_26:388  %val_assign_7 = call fastcc float @roundf(float %tmp_7) nounwind readnone

]]></Node>
<StgValue><ssdm name="val_assign_7"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="320" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_26:136  %tmp_525 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_525"/></StgValue>
</operation>

<operation id="321" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:168  %sub_ln461_2 = sub i9 0, %select_ln284_65

]]></Node>
<StgValue><ssdm name="sub_ln461_2"/></StgValue>
</operation>

<operation id="322" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:169  %select_ln303_2 = select i1 %tmp_525, i9 %sub_ln461_2, i9 %select_ln284_65

]]></Node>
<StgValue><ssdm name="select_ln303_2"/></StgValue>
</operation>

<operation id="323" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="216" op_0_bw="8">
<![CDATA[
hls_label_26:170  %zext_ln180_10 = zext i8 %select_ln399_2 to i216

]]></Node>
<StgValue><ssdm name="zext_ln180_10"/></StgValue>
</operation>

<operation id="324" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:171  %lshr_ln180_2 = lshr i216 %or_ln180_1, %zext_ln180_10

]]></Node>
<StgValue><ssdm name="lshr_ln180_2"/></StgValue>
</operation>

<operation id="325" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="72" op_0_bw="216">
<![CDATA[
hls_label_26:172  %trunc_ln180_2 = trunc i216 %lshr_ln180_2 to i72

]]></Node>
<StgValue><ssdm name="trunc_ln180_2"/></StgValue>
</operation>

<operation id="326" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="72" op_0_bw="72" op_1_bw="72" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
hls_label_26:173  %tmp_364 = call i72 @_ssdm_op_PartSet.i72.i72.i9.i32.i32(i72 %trunc_ln180_2, i9 %select_ln303_2, i32 18, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="327" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="216" op_0_bw="8">
<![CDATA[
hls_label_26:174  %zext_ln180_11 = zext i8 %select_ln399_2 to i216

]]></Node>
<StgValue><ssdm name="zext_ln180_11"/></StgValue>
</operation>

<operation id="328" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:175  %shl_ln180_4 = shl i216 4722366482869645213695, %zext_ln180_11

]]></Node>
<StgValue><ssdm name="shl_ln180_4"/></StgValue>
</operation>

<operation id="329" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:176  %xor_ln180_2 = xor i216 %shl_ln180_4, -1

]]></Node>
<StgValue><ssdm name="xor_ln180_2"/></StgValue>
</operation>

<operation id="330" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:177  %and_ln180_2 = and i216 %or_ln180_1, %xor_ln180_2

]]></Node>
<StgValue><ssdm name="and_ln180_2"/></StgValue>
</operation>

<operation id="331" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="216" op_0_bw="72">
<![CDATA[
hls_label_26:178  %zext_ln180_12 = zext i72 %tmp_364 to i216

]]></Node>
<StgValue><ssdm name="zext_ln180_12"/></StgValue>
</operation>

<operation id="332" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:179  %shl_ln180_5 = shl i216 %zext_ln180_12, %zext_ln180_11

]]></Node>
<StgValue><ssdm name="shl_ln180_5"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:180  %or_ln180_2 = or i216 %and_ln180_2, %shl_ln180_5

]]></Node>
<StgValue><ssdm name="or_ln180_2"/></StgValue>
</operation>

<operation id="334" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32">
<![CDATA[
hls_label_26:185  %bitcast_ln705_3 = bitcast float %val_assign_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln705_3"/></StgValue>
</operation>

<operation id="335" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="31" op_0_bw="32">
<![CDATA[
hls_label_26:186  %trunc_ln263_66 = trunc i32 %bitcast_ln705_3 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln263_66"/></StgValue>
</operation>

<operation id="336" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_26:187  %tmp_527 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705_3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_527"/></StgValue>
</operation>

<operation id="337" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_26:188  %p_Result_24_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln705_3, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_24_3"/></StgValue>
</operation>

<operation id="338" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="9" op_0_bw="8">
<![CDATA[
hls_label_26:189  %zext_ln266_66 = zext i8 %p_Result_24_3 to i9

]]></Node>
<StgValue><ssdm name="zext_ln266_66"/></StgValue>
</operation>

<operation id="339" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="23" op_0_bw="32">
<![CDATA[
hls_label_26:190  %trunc_ln270_3 = trunc i32 %bitcast_ln705_3 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln270_3"/></StgValue>
</operation>

<operation id="340" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="9" op_0_bw="32">
<![CDATA[
hls_label_26:191  %trunc_ln296_66 = trunc i32 %bitcast_ln705_3 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln296_66"/></StgValue>
</operation>

<operation id="341" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
hls_label_26:192  %tmp_365 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270_3)

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="342" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_26:193  %icmp_ln278_3 = icmp eq i31 %trunc_ln263_66, 0

]]></Node>
<StgValue><ssdm name="icmp_ln278_3"/></StgValue>
</operation>

<operation id="343" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:194  %sub_ln281_66 = sub i9 150, %zext_ln266_66

]]></Node>
<StgValue><ssdm name="sub_ln281_66"/></StgValue>
</operation>

<operation id="344" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="24" op_0_bw="9">
<![CDATA[
hls_label_26:195  %sext_ln281_66 = sext i9 %sub_ln281_66 to i24

]]></Node>
<StgValue><ssdm name="sext_ln281_66"/></StgValue>
</operation>

<operation id="345" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_26:196  %icmp_ln282_3 = icmp eq i8 %p_Result_24_3, -106

]]></Node>
<StgValue><ssdm name="icmp_ln282_3"/></StgValue>
</operation>

<operation id="346" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:197  %icmp_ln284_3 = icmp sgt i9 %sub_ln281_66, 0

]]></Node>
<StgValue><ssdm name="icmp_ln284_3"/></StgValue>
</operation>

<operation id="347" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:198  %icmp_ln285_3 = icmp slt i9 %sub_ln281_66, 25

]]></Node>
<StgValue><ssdm name="icmp_ln285_3"/></StgValue>
</operation>

<operation id="348" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:199  %sub_ln294_66 = sub i9 0, %sub_ln281_66

]]></Node>
<StgValue><ssdm name="sub_ln294_66"/></StgValue>
</operation>

<operation id="349" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="9">
<![CDATA[
hls_label_26:200  %trunc_ln294_66 = trunc i9 %sub_ln294_66 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln294_66"/></StgValue>
</operation>

<operation id="350" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_26:201  %icmp_ln295_3 = icmp slt i8 %trunc_ln294_66, 9

]]></Node>
<StgValue><ssdm name="icmp_ln295_3"/></StgValue>
</operation>

<operation id="351" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:202  %shl_ln297_3 = shl i9 %trunc_ln296_66, %sub_ln294_66

]]></Node>
<StgValue><ssdm name="shl_ln297_3"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:203  %select_ln295_66 = select i1 %icmp_ln295_3, i9 %shl_ln297_3, i9 0

]]></Node>
<StgValue><ssdm name="select_ln295_66"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_26:204  %lshr_ln286_66 = lshr i24 %tmp_365, %sext_ln281_66

]]></Node>
<StgValue><ssdm name="lshr_ln286_66"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="9" op_0_bw="24">
<![CDATA[
hls_label_26:205  %trunc_ln286_66 = trunc i24 %lshr_ln286_66 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln286_66"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_26:206  %tmp_528 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705_3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_528"/></StgValue>
</operation>

<operation id="356" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:207  %select_ln288_66 = select i1 %tmp_528, i9 -1, i9 0

]]></Node>
<StgValue><ssdm name="select_ln288_66"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:208  %or_ln282_66 = or i1 %icmp_ln278_3, %icmp_ln282_3

]]></Node>
<StgValue><ssdm name="or_ln282_66"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:209  %xor_ln282_66 = xor i1 %or_ln282_66, true

]]></Node>
<StgValue><ssdm name="xor_ln282_66"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:210  %and_ln285_133 = and i1 %icmp_ln285_3, %xor_ln282_66

]]></Node>
<StgValue><ssdm name="and_ln285_133"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:211  %and_ln285_134 = and i1 %and_ln285_133, %icmp_ln284_3

]]></Node>
<StgValue><ssdm name="and_ln285_134"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:212  %select_ln285_66 = select i1 %and_ln285_134, i9 %trunc_ln286_66, i9 %select_ln288_66

]]></Node>
<StgValue><ssdm name="select_ln285_66"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:213  %select_ln278_66 = select i1 %icmp_ln278_3, i9 0, i9 %select_ln285_66

]]></Node>
<StgValue><ssdm name="select_ln278_66"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:214  %xor_ln278_66 = xor i1 %icmp_ln278_3, true

]]></Node>
<StgValue><ssdm name="xor_ln278_66"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:215  %and_ln282_66 = and i1 %icmp_ln282_3, %xor_ln278_66

]]></Node>
<StgValue><ssdm name="and_ln282_66"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:216  %select_ln282_66 = select i1 %and_ln282_66, i9 %trunc_ln296_66, i9 %select_ln278_66

]]></Node>
<StgValue><ssdm name="select_ln282_66"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:217  %or_ln284_66 = or i1 %or_ln282_66, %icmp_ln284_3

]]></Node>
<StgValue><ssdm name="or_ln284_66"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:218  %select_ln284_66 = select i1 %or_ln284_66, i9 %select_ln282_66, i9 %select_ln295_66

]]></Node>
<StgValue><ssdm name="select_ln284_66"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:219  %sub_ln461_3 = sub i9 0, %select_ln284_66

]]></Node>
<StgValue><ssdm name="sub_ln461_3"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:220  %select_ln303_3 = select i1 %tmp_527, i9 %sub_ln461_3, i9 %select_ln284_66

]]></Node>
<StgValue><ssdm name="select_ln303_3"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="216" op_0_bw="8">
<![CDATA[
hls_label_26:221  %zext_ln180_13 = zext i8 %select_ln399_2 to i216

]]></Node>
<StgValue><ssdm name="zext_ln180_13"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:222  %lshr_ln180_3 = lshr i216 %or_ln180_2, %zext_ln180_13

]]></Node>
<StgValue><ssdm name="lshr_ln180_3"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="72" op_0_bw="216">
<![CDATA[
hls_label_26:223  %trunc_ln180_3 = trunc i216 %lshr_ln180_3 to i72

]]></Node>
<StgValue><ssdm name="trunc_ln180_3"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="72" op_0_bw="72" op_1_bw="72" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
hls_label_26:224  %tmp_366 = call i72 @_ssdm_op_PartSet.i72.i72.i9.i32.i32(i72 %trunc_ln180_3, i9 %select_ln303_3, i32 27, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="216" op_0_bw="8">
<![CDATA[
hls_label_26:225  %zext_ln180_14 = zext i8 %select_ln399_2 to i216

]]></Node>
<StgValue><ssdm name="zext_ln180_14"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:226  %shl_ln180_6 = shl i216 4722366482869645213695, %zext_ln180_14

]]></Node>
<StgValue><ssdm name="shl_ln180_6"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:227  %xor_ln180_3 = xor i216 %shl_ln180_6, -1

]]></Node>
<StgValue><ssdm name="xor_ln180_3"/></StgValue>
</operation>

<operation id="377" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:228  %and_ln180_3 = and i216 %or_ln180_2, %xor_ln180_3

]]></Node>
<StgValue><ssdm name="and_ln180_3"/></StgValue>
</operation>

<operation id="378" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="216" op_0_bw="72">
<![CDATA[
hls_label_26:229  %zext_ln180_15 = zext i72 %tmp_366 to i216

]]></Node>
<StgValue><ssdm name="zext_ln180_15"/></StgValue>
</operation>

<operation id="379" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:230  %shl_ln180_7 = shl i216 %zext_ln180_15, %zext_ln180_14

]]></Node>
<StgValue><ssdm name="shl_ln180_7"/></StgValue>
</operation>

<operation id="380" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:231  %or_ln180_3 = or i216 %and_ln180_3, %shl_ln180_7

]]></Node>
<StgValue><ssdm name="or_ln180_3"/></StgValue>
</operation>

<operation id="381" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32">
<![CDATA[
hls_label_26:236  %bitcast_ln705_4 = bitcast float %val_assign_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln705_4"/></StgValue>
</operation>

<operation id="382" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="31" op_0_bw="32">
<![CDATA[
hls_label_26:237  %trunc_ln263_67 = trunc i32 %bitcast_ln705_4 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln263_67"/></StgValue>
</operation>

<operation id="383" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_26:238  %tmp_529 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705_4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_529"/></StgValue>
</operation>

<operation id="384" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_26:239  %p_Result_24_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln705_4, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_24_4"/></StgValue>
</operation>

<operation id="385" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="9" op_0_bw="8">
<![CDATA[
hls_label_26:240  %zext_ln266_67 = zext i8 %p_Result_24_4 to i9

]]></Node>
<StgValue><ssdm name="zext_ln266_67"/></StgValue>
</operation>

<operation id="386" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="23" op_0_bw="32">
<![CDATA[
hls_label_26:241  %trunc_ln270_4 = trunc i32 %bitcast_ln705_4 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln270_4"/></StgValue>
</operation>

<operation id="387" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="9" op_0_bw="32">
<![CDATA[
hls_label_26:242  %trunc_ln296_67 = trunc i32 %bitcast_ln705_4 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln296_67"/></StgValue>
</operation>

<operation id="388" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
hls_label_26:243  %tmp_367 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270_4)

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="389" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_26:244  %icmp_ln278_4 = icmp eq i31 %trunc_ln263_67, 0

]]></Node>
<StgValue><ssdm name="icmp_ln278_4"/></StgValue>
</operation>

<operation id="390" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:245  %sub_ln281_67 = sub i9 150, %zext_ln266_67

]]></Node>
<StgValue><ssdm name="sub_ln281_67"/></StgValue>
</operation>

<operation id="391" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="24" op_0_bw="9">
<![CDATA[
hls_label_26:246  %sext_ln281_67 = sext i9 %sub_ln281_67 to i24

]]></Node>
<StgValue><ssdm name="sext_ln281_67"/></StgValue>
</operation>

<operation id="392" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_26:247  %icmp_ln282_4 = icmp eq i8 %p_Result_24_4, -106

]]></Node>
<StgValue><ssdm name="icmp_ln282_4"/></StgValue>
</operation>

<operation id="393" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:248  %icmp_ln284_4 = icmp sgt i9 %sub_ln281_67, 0

]]></Node>
<StgValue><ssdm name="icmp_ln284_4"/></StgValue>
</operation>

<operation id="394" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:249  %icmp_ln285_4 = icmp slt i9 %sub_ln281_67, 25

]]></Node>
<StgValue><ssdm name="icmp_ln285_4"/></StgValue>
</operation>

<operation id="395" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:250  %sub_ln294_67 = sub i9 0, %sub_ln281_67

]]></Node>
<StgValue><ssdm name="sub_ln294_67"/></StgValue>
</operation>

<operation id="396" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="9">
<![CDATA[
hls_label_26:251  %trunc_ln294_67 = trunc i9 %sub_ln294_67 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln294_67"/></StgValue>
</operation>

<operation id="397" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_26:252  %icmp_ln295_4 = icmp slt i8 %trunc_ln294_67, 9

]]></Node>
<StgValue><ssdm name="icmp_ln295_4"/></StgValue>
</operation>

<operation id="398" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:253  %shl_ln297_4 = shl i9 %trunc_ln296_67, %sub_ln294_67

]]></Node>
<StgValue><ssdm name="shl_ln297_4"/></StgValue>
</operation>

<operation id="399" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:254  %select_ln295_67 = select i1 %icmp_ln295_4, i9 %shl_ln297_4, i9 0

]]></Node>
<StgValue><ssdm name="select_ln295_67"/></StgValue>
</operation>

<operation id="400" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_26:255  %lshr_ln286_67 = lshr i24 %tmp_367, %sext_ln281_67

]]></Node>
<StgValue><ssdm name="lshr_ln286_67"/></StgValue>
</operation>

<operation id="401" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="9" op_0_bw="24">
<![CDATA[
hls_label_26:256  %trunc_ln286_67 = trunc i24 %lshr_ln286_67 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln286_67"/></StgValue>
</operation>

<operation id="402" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_26:257  %tmp_530 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705_4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_530"/></StgValue>
</operation>

<operation id="403" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:258  %select_ln288_67 = select i1 %tmp_530, i9 -1, i9 0

]]></Node>
<StgValue><ssdm name="select_ln288_67"/></StgValue>
</operation>

<operation id="404" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:259  %or_ln282_67 = or i1 %icmp_ln278_4, %icmp_ln282_4

]]></Node>
<StgValue><ssdm name="or_ln282_67"/></StgValue>
</operation>

<operation id="405" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:260  %xor_ln282_67 = xor i1 %or_ln282_67, true

]]></Node>
<StgValue><ssdm name="xor_ln282_67"/></StgValue>
</operation>

<operation id="406" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:261  %and_ln285_135 = and i1 %icmp_ln285_4, %xor_ln282_67

]]></Node>
<StgValue><ssdm name="and_ln285_135"/></StgValue>
</operation>

<operation id="407" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:262  %and_ln285_136 = and i1 %and_ln285_135, %icmp_ln284_4

]]></Node>
<StgValue><ssdm name="and_ln285_136"/></StgValue>
</operation>

<operation id="408" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:263  %select_ln285_67 = select i1 %and_ln285_136, i9 %trunc_ln286_67, i9 %select_ln288_67

]]></Node>
<StgValue><ssdm name="select_ln285_67"/></StgValue>
</operation>

<operation id="409" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:264  %select_ln278_67 = select i1 %icmp_ln278_4, i9 0, i9 %select_ln285_67

]]></Node>
<StgValue><ssdm name="select_ln278_67"/></StgValue>
</operation>

<operation id="410" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:265  %xor_ln278_67 = xor i1 %icmp_ln278_4, true

]]></Node>
<StgValue><ssdm name="xor_ln278_67"/></StgValue>
</operation>

<operation id="411" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:266  %and_ln282_67 = and i1 %icmp_ln282_4, %xor_ln278_67

]]></Node>
<StgValue><ssdm name="and_ln282_67"/></StgValue>
</operation>

<operation id="412" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:267  %select_ln282_67 = select i1 %and_ln282_67, i9 %trunc_ln296_67, i9 %select_ln278_67

]]></Node>
<StgValue><ssdm name="select_ln282_67"/></StgValue>
</operation>

<operation id="413" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:268  %or_ln284_67 = or i1 %or_ln282_67, %icmp_ln284_4

]]></Node>
<StgValue><ssdm name="or_ln284_67"/></StgValue>
</operation>

<operation id="414" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:269  %select_ln284_67 = select i1 %or_ln284_67, i9 %select_ln282_67, i9 %select_ln295_67

]]></Node>
<StgValue><ssdm name="select_ln284_67"/></StgValue>
</operation>

<operation id="415" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:270  %sub_ln461_4 = sub i9 0, %select_ln284_67

]]></Node>
<StgValue><ssdm name="sub_ln461_4"/></StgValue>
</operation>

<operation id="416" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:271  %select_ln303_4 = select i1 %tmp_529, i9 %sub_ln461_4, i9 %select_ln284_67

]]></Node>
<StgValue><ssdm name="select_ln303_4"/></StgValue>
</operation>

<operation id="417" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="216" op_0_bw="8">
<![CDATA[
hls_label_26:272  %zext_ln180_16 = zext i8 %select_ln399_2 to i216

]]></Node>
<StgValue><ssdm name="zext_ln180_16"/></StgValue>
</operation>

<operation id="418" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:273  %lshr_ln180_4 = lshr i216 %or_ln180_3, %zext_ln180_16

]]></Node>
<StgValue><ssdm name="lshr_ln180_4"/></StgValue>
</operation>

<operation id="419" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="72" op_0_bw="216">
<![CDATA[
hls_label_26:274  %trunc_ln180_4 = trunc i216 %lshr_ln180_4 to i72

]]></Node>
<StgValue><ssdm name="trunc_ln180_4"/></StgValue>
</operation>

<operation id="420" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="72" op_0_bw="72" op_1_bw="72" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
hls_label_26:275  %tmp_368 = call i72 @_ssdm_op_PartSet.i72.i72.i9.i32.i32(i72 %trunc_ln180_4, i9 %select_ln303_4, i32 36, i32 44)

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="421" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="216" op_0_bw="8">
<![CDATA[
hls_label_26:276  %zext_ln180_17 = zext i8 %select_ln399_2 to i216

]]></Node>
<StgValue><ssdm name="zext_ln180_17"/></StgValue>
</operation>

<operation id="422" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:277  %shl_ln180_8 = shl i216 4722366482869645213695, %zext_ln180_17

]]></Node>
<StgValue><ssdm name="shl_ln180_8"/></StgValue>
</operation>

<operation id="423" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:278  %xor_ln180_4 = xor i216 %shl_ln180_8, -1

]]></Node>
<StgValue><ssdm name="xor_ln180_4"/></StgValue>
</operation>

<operation id="424" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:279  %and_ln180_4 = and i216 %or_ln180_3, %xor_ln180_4

]]></Node>
<StgValue><ssdm name="and_ln180_4"/></StgValue>
</operation>

<operation id="425" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="216" op_0_bw="72">
<![CDATA[
hls_label_26:280  %zext_ln180_18 = zext i72 %tmp_368 to i216

]]></Node>
<StgValue><ssdm name="zext_ln180_18"/></StgValue>
</operation>

<operation id="426" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:281  %shl_ln180_9 = shl i216 %zext_ln180_18, %zext_ln180_17

]]></Node>
<StgValue><ssdm name="shl_ln180_9"/></StgValue>
</operation>

<operation id="427" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:282  %or_ln180_4 = or i216 %and_ln180_4, %shl_ln180_9

]]></Node>
<StgValue><ssdm name="or_ln180_4"/></StgValue>
</operation>

<operation id="428" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
hls_label_26:286  %val_assign_5 = call fastcc float @roundf(float %tmp_5) nounwind readnone

]]></Node>
<StgValue><ssdm name="val_assign_5"/></StgValue>
</operation>

<operation id="429" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32">
<![CDATA[
hls_label_26:287  %bitcast_ln705_5 = bitcast float %val_assign_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln705_5"/></StgValue>
</operation>

<operation id="430" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="31" op_0_bw="32">
<![CDATA[
hls_label_26:288  %trunc_ln263_68 = trunc i32 %bitcast_ln705_5 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln263_68"/></StgValue>
</operation>

<operation id="431" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_26:290  %p_Result_24_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln705_5, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_24_5"/></StgValue>
</operation>

<operation id="432" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="9" op_0_bw="8">
<![CDATA[
hls_label_26:291  %zext_ln266_68 = zext i8 %p_Result_24_5 to i9

]]></Node>
<StgValue><ssdm name="zext_ln266_68"/></StgValue>
</operation>

<operation id="433" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="23" op_0_bw="32">
<![CDATA[
hls_label_26:292  %trunc_ln270_5 = trunc i32 %bitcast_ln705_5 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln270_5"/></StgValue>
</operation>

<operation id="434" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="9" op_0_bw="32">
<![CDATA[
hls_label_26:293  %trunc_ln296_68 = trunc i32 %bitcast_ln705_5 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln296_68"/></StgValue>
</operation>

<operation id="435" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
hls_label_26:294  %tmp_370 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270_5)

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="436" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_26:295  %icmp_ln278_5 = icmp eq i31 %trunc_ln263_68, 0

]]></Node>
<StgValue><ssdm name="icmp_ln278_5"/></StgValue>
</operation>

<operation id="437" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:296  %sub_ln281_68 = sub i9 150, %zext_ln266_68

]]></Node>
<StgValue><ssdm name="sub_ln281_68"/></StgValue>
</operation>

<operation id="438" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="24" op_0_bw="9">
<![CDATA[
hls_label_26:297  %sext_ln281_68 = sext i9 %sub_ln281_68 to i24

]]></Node>
<StgValue><ssdm name="sext_ln281_68"/></StgValue>
</operation>

<operation id="439" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_26:298  %icmp_ln282_5 = icmp eq i8 %p_Result_24_5, -106

]]></Node>
<StgValue><ssdm name="icmp_ln282_5"/></StgValue>
</operation>

<operation id="440" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:299  %icmp_ln284_5 = icmp sgt i9 %sub_ln281_68, 0

]]></Node>
<StgValue><ssdm name="icmp_ln284_5"/></StgValue>
</operation>

<operation id="441" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:300  %icmp_ln285_5 = icmp slt i9 %sub_ln281_68, 25

]]></Node>
<StgValue><ssdm name="icmp_ln285_5"/></StgValue>
</operation>

<operation id="442" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:301  %sub_ln294_68 = sub i9 0, %sub_ln281_68

]]></Node>
<StgValue><ssdm name="sub_ln294_68"/></StgValue>
</operation>

<operation id="443" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="9">
<![CDATA[
hls_label_26:302  %trunc_ln294_68 = trunc i9 %sub_ln294_68 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln294_68"/></StgValue>
</operation>

<operation id="444" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_26:303  %icmp_ln295_5 = icmp slt i8 %trunc_ln294_68, 9

]]></Node>
<StgValue><ssdm name="icmp_ln295_5"/></StgValue>
</operation>

<operation id="445" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:304  %shl_ln297_5 = shl i9 %trunc_ln296_68, %sub_ln294_68

]]></Node>
<StgValue><ssdm name="shl_ln297_5"/></StgValue>
</operation>

<operation id="446" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:305  %select_ln295_68 = select i1 %icmp_ln295_5, i9 %shl_ln297_5, i9 0

]]></Node>
<StgValue><ssdm name="select_ln295_68"/></StgValue>
</operation>

<operation id="447" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_26:306  %lshr_ln286_68 = lshr i24 %tmp_370, %sext_ln281_68

]]></Node>
<StgValue><ssdm name="lshr_ln286_68"/></StgValue>
</operation>

<operation id="448" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="9" op_0_bw="24">
<![CDATA[
hls_label_26:307  %trunc_ln286_68 = trunc i24 %lshr_ln286_68 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln286_68"/></StgValue>
</operation>

<operation id="449" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_26:308  %tmp_532 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705_5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_532"/></StgValue>
</operation>

<operation id="450" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:309  %select_ln288_68 = select i1 %tmp_532, i9 -1, i9 0

]]></Node>
<StgValue><ssdm name="select_ln288_68"/></StgValue>
</operation>

<operation id="451" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:310  %or_ln282_68 = or i1 %icmp_ln278_5, %icmp_ln282_5

]]></Node>
<StgValue><ssdm name="or_ln282_68"/></StgValue>
</operation>

<operation id="452" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:311  %xor_ln282_68 = xor i1 %or_ln282_68, true

]]></Node>
<StgValue><ssdm name="xor_ln282_68"/></StgValue>
</operation>

<operation id="453" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:312  %and_ln285_137 = and i1 %icmp_ln285_5, %xor_ln282_68

]]></Node>
<StgValue><ssdm name="and_ln285_137"/></StgValue>
</operation>

<operation id="454" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:313  %and_ln285_138 = and i1 %and_ln285_137, %icmp_ln284_5

]]></Node>
<StgValue><ssdm name="and_ln285_138"/></StgValue>
</operation>

<operation id="455" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:314  %select_ln285_68 = select i1 %and_ln285_138, i9 %trunc_ln286_68, i9 %select_ln288_68

]]></Node>
<StgValue><ssdm name="select_ln285_68"/></StgValue>
</operation>

<operation id="456" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:315  %select_ln278_68 = select i1 %icmp_ln278_5, i9 0, i9 %select_ln285_68

]]></Node>
<StgValue><ssdm name="select_ln278_68"/></StgValue>
</operation>

<operation id="457" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:316  %xor_ln278_68 = xor i1 %icmp_ln278_5, true

]]></Node>
<StgValue><ssdm name="xor_ln278_68"/></StgValue>
</operation>

<operation id="458" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:317  %and_ln282_68 = and i1 %icmp_ln282_5, %xor_ln278_68

]]></Node>
<StgValue><ssdm name="and_ln282_68"/></StgValue>
</operation>

<operation id="459" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:318  %select_ln282_68 = select i1 %and_ln282_68, i9 %trunc_ln296_68, i9 %select_ln278_68

]]></Node>
<StgValue><ssdm name="select_ln282_68"/></StgValue>
</operation>

<operation id="460" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:319  %or_ln284_68 = or i1 %or_ln282_68, %icmp_ln284_5

]]></Node>
<StgValue><ssdm name="or_ln284_68"/></StgValue>
</operation>

<operation id="461" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:320  %select_ln284_68 = select i1 %or_ln284_68, i9 %select_ln282_68, i9 %select_ln295_68

]]></Node>
<StgValue><ssdm name="select_ln284_68"/></StgValue>
</operation>

<operation id="462" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
hls_label_26:337  %val_assign_6 = call fastcc float @roundf(float %tmp_6) nounwind readnone

]]></Node>
<StgValue><ssdm name="val_assign_6"/></StgValue>
</operation>

<operation id="463" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32">
<![CDATA[
hls_label_26:338  %bitcast_ln705_6 = bitcast float %val_assign_6 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln705_6"/></StgValue>
</operation>

<operation id="464" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="31" op_0_bw="32">
<![CDATA[
hls_label_26:339  %trunc_ln263_69 = trunc i32 %bitcast_ln705_6 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln263_69"/></StgValue>
</operation>

<operation id="465" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_26:341  %p_Result_24_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln705_6, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_24_6"/></StgValue>
</operation>

<operation id="466" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="9" op_0_bw="8">
<![CDATA[
hls_label_26:342  %zext_ln266_69 = zext i8 %p_Result_24_6 to i9

]]></Node>
<StgValue><ssdm name="zext_ln266_69"/></StgValue>
</operation>

<operation id="467" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="23" op_0_bw="32">
<![CDATA[
hls_label_26:343  %trunc_ln270_6 = trunc i32 %bitcast_ln705_6 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln270_6"/></StgValue>
</operation>

<operation id="468" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="9" op_0_bw="32">
<![CDATA[
hls_label_26:344  %trunc_ln296_69 = trunc i32 %bitcast_ln705_6 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln296_69"/></StgValue>
</operation>

<operation id="469" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
hls_label_26:345  %tmp_372 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270_6)

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="470" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_26:346  %icmp_ln278_6 = icmp eq i31 %trunc_ln263_69, 0

]]></Node>
<StgValue><ssdm name="icmp_ln278_6"/></StgValue>
</operation>

<operation id="471" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:347  %sub_ln281_69 = sub i9 150, %zext_ln266_69

]]></Node>
<StgValue><ssdm name="sub_ln281_69"/></StgValue>
</operation>

<operation id="472" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="24" op_0_bw="9">
<![CDATA[
hls_label_26:348  %sext_ln281_69 = sext i9 %sub_ln281_69 to i24

]]></Node>
<StgValue><ssdm name="sext_ln281_69"/></StgValue>
</operation>

<operation id="473" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_26:349  %icmp_ln282_6 = icmp eq i8 %p_Result_24_6, -106

]]></Node>
<StgValue><ssdm name="icmp_ln282_6"/></StgValue>
</operation>

<operation id="474" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:350  %icmp_ln284_6 = icmp sgt i9 %sub_ln281_69, 0

]]></Node>
<StgValue><ssdm name="icmp_ln284_6"/></StgValue>
</operation>

<operation id="475" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:351  %icmp_ln285_6 = icmp slt i9 %sub_ln281_69, 25

]]></Node>
<StgValue><ssdm name="icmp_ln285_6"/></StgValue>
</operation>

<operation id="476" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:352  %sub_ln294_69 = sub i9 0, %sub_ln281_69

]]></Node>
<StgValue><ssdm name="sub_ln294_69"/></StgValue>
</operation>

<operation id="477" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="9">
<![CDATA[
hls_label_26:353  %trunc_ln294_69 = trunc i9 %sub_ln294_69 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln294_69"/></StgValue>
</operation>

<operation id="478" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_26:354  %icmp_ln295_6 = icmp slt i8 %trunc_ln294_69, 9

]]></Node>
<StgValue><ssdm name="icmp_ln295_6"/></StgValue>
</operation>

<operation id="479" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:355  %shl_ln297_6 = shl i9 %trunc_ln296_69, %sub_ln294_69

]]></Node>
<StgValue><ssdm name="shl_ln297_6"/></StgValue>
</operation>

<operation id="480" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:356  %select_ln295_69 = select i1 %icmp_ln295_6, i9 %shl_ln297_6, i9 0

]]></Node>
<StgValue><ssdm name="select_ln295_69"/></StgValue>
</operation>

<operation id="481" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_26:357  %lshr_ln286_69 = lshr i24 %tmp_372, %sext_ln281_69

]]></Node>
<StgValue><ssdm name="lshr_ln286_69"/></StgValue>
</operation>

<operation id="482" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="9" op_0_bw="24">
<![CDATA[
hls_label_26:358  %trunc_ln286_69 = trunc i24 %lshr_ln286_69 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln286_69"/></StgValue>
</operation>

<operation id="483" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_26:359  %tmp_534 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705_6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_534"/></StgValue>
</operation>

<operation id="484" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:360  %select_ln288_69 = select i1 %tmp_534, i9 -1, i9 0

]]></Node>
<StgValue><ssdm name="select_ln288_69"/></StgValue>
</operation>

<operation id="485" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:361  %or_ln282_69 = or i1 %icmp_ln278_6, %icmp_ln282_6

]]></Node>
<StgValue><ssdm name="or_ln282_69"/></StgValue>
</operation>

<operation id="486" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:362  %xor_ln282_69 = xor i1 %or_ln282_69, true

]]></Node>
<StgValue><ssdm name="xor_ln282_69"/></StgValue>
</operation>

<operation id="487" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:363  %and_ln285_139 = and i1 %icmp_ln285_6, %xor_ln282_69

]]></Node>
<StgValue><ssdm name="and_ln285_139"/></StgValue>
</operation>

<operation id="488" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:364  %and_ln285_140 = and i1 %and_ln285_139, %icmp_ln284_6

]]></Node>
<StgValue><ssdm name="and_ln285_140"/></StgValue>
</operation>

<operation id="489" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:365  %select_ln285_69 = select i1 %and_ln285_140, i9 %trunc_ln286_69, i9 %select_ln288_69

]]></Node>
<StgValue><ssdm name="select_ln285_69"/></StgValue>
</operation>

<operation id="490" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:366  %select_ln278_69 = select i1 %icmp_ln278_6, i9 0, i9 %select_ln285_69

]]></Node>
<StgValue><ssdm name="select_ln278_69"/></StgValue>
</operation>

<operation id="491" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:367  %xor_ln278_69 = xor i1 %icmp_ln278_6, true

]]></Node>
<StgValue><ssdm name="xor_ln278_69"/></StgValue>
</operation>

<operation id="492" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:368  %and_ln282_69 = and i1 %icmp_ln282_6, %xor_ln278_69

]]></Node>
<StgValue><ssdm name="and_ln282_69"/></StgValue>
</operation>

<operation id="493" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:369  %select_ln282_69 = select i1 %and_ln282_69, i9 %trunc_ln296_69, i9 %select_ln278_69

]]></Node>
<StgValue><ssdm name="select_ln282_69"/></StgValue>
</operation>

<operation id="494" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:370  %or_ln284_69 = or i1 %or_ln282_69, %icmp_ln284_6

]]></Node>
<StgValue><ssdm name="or_ln284_69"/></StgValue>
</operation>

<operation id="495" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:371  %select_ln284_69 = select i1 %or_ln284_69, i9 %select_ln282_69, i9 %select_ln295_69

]]></Node>
<StgValue><ssdm name="select_ln284_69"/></StgValue>
</operation>

<operation id="496" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
hls_label_26:388  %val_assign_7 = call fastcc float @roundf(float %tmp_7) nounwind readnone

]]></Node>
<StgValue><ssdm name="val_assign_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="497" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_26:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 18816, i64 18816, i64 18816)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="498" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_26:20  %tmp_358 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str43)

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="499" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_26:21  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln398"/></StgValue>
</operation>

<operation id="500" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_26:289  %tmp_531 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705_5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_531"/></StgValue>
</operation>

<operation id="501" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:321  %sub_ln461_5 = sub i9 0, %select_ln284_68

]]></Node>
<StgValue><ssdm name="sub_ln461_5"/></StgValue>
</operation>

<operation id="502" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:322  %select_ln303_5 = select i1 %tmp_531, i9 %sub_ln461_5, i9 %select_ln284_68

]]></Node>
<StgValue><ssdm name="select_ln303_5"/></StgValue>
</operation>

<operation id="503" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="216" op_0_bw="8">
<![CDATA[
hls_label_26:323  %zext_ln180_19 = zext i8 %select_ln399_2 to i216

]]></Node>
<StgValue><ssdm name="zext_ln180_19"/></StgValue>
</operation>

<operation id="504" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:324  %lshr_ln180_5 = lshr i216 %or_ln180_4, %zext_ln180_19

]]></Node>
<StgValue><ssdm name="lshr_ln180_5"/></StgValue>
</operation>

<operation id="505" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="72" op_0_bw="216">
<![CDATA[
hls_label_26:325  %trunc_ln180_5 = trunc i216 %lshr_ln180_5 to i72

]]></Node>
<StgValue><ssdm name="trunc_ln180_5"/></StgValue>
</operation>

<operation id="506" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="72" op_0_bw="72" op_1_bw="72" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
hls_label_26:326  %tmp_371 = call i72 @_ssdm_op_PartSet.i72.i72.i9.i32.i32(i72 %trunc_ln180_5, i9 %select_ln303_5, i32 45, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="507" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="216" op_0_bw="8">
<![CDATA[
hls_label_26:327  %zext_ln180_20 = zext i8 %select_ln399_2 to i216

]]></Node>
<StgValue><ssdm name="zext_ln180_20"/></StgValue>
</operation>

<operation id="508" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:328  %shl_ln180_10 = shl i216 4722366482869645213695, %zext_ln180_20

]]></Node>
<StgValue><ssdm name="shl_ln180_10"/></StgValue>
</operation>

<operation id="509" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:329  %xor_ln180_5 = xor i216 %shl_ln180_10, -1

]]></Node>
<StgValue><ssdm name="xor_ln180_5"/></StgValue>
</operation>

<operation id="510" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:330  %and_ln180_5 = and i216 %or_ln180_4, %xor_ln180_5

]]></Node>
<StgValue><ssdm name="and_ln180_5"/></StgValue>
</operation>

<operation id="511" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="216" op_0_bw="72">
<![CDATA[
hls_label_26:331  %zext_ln180_21 = zext i72 %tmp_371 to i216

]]></Node>
<StgValue><ssdm name="zext_ln180_21"/></StgValue>
</operation>

<operation id="512" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:332  %shl_ln180_11 = shl i216 %zext_ln180_21, %zext_ln180_20

]]></Node>
<StgValue><ssdm name="shl_ln180_11"/></StgValue>
</operation>

<operation id="513" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:333  %or_ln180_5 = or i216 %and_ln180_5, %shl_ln180_11

]]></Node>
<StgValue><ssdm name="or_ln180_5"/></StgValue>
</operation>

<operation id="514" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_26:340  %tmp_533 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705_6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_533"/></StgValue>
</operation>

<operation id="515" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:372  %sub_ln461_6 = sub i9 0, %select_ln284_69

]]></Node>
<StgValue><ssdm name="sub_ln461_6"/></StgValue>
</operation>

<operation id="516" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:373  %select_ln303_6 = select i1 %tmp_533, i9 %sub_ln461_6, i9 %select_ln284_69

]]></Node>
<StgValue><ssdm name="select_ln303_6"/></StgValue>
</operation>

<operation id="517" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="216" op_0_bw="8">
<![CDATA[
hls_label_26:374  %zext_ln180_22 = zext i8 %select_ln399_2 to i216

]]></Node>
<StgValue><ssdm name="zext_ln180_22"/></StgValue>
</operation>

<operation id="518" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:375  %lshr_ln180_6 = lshr i216 %or_ln180_5, %zext_ln180_22

]]></Node>
<StgValue><ssdm name="lshr_ln180_6"/></StgValue>
</operation>

<operation id="519" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="72" op_0_bw="216">
<![CDATA[
hls_label_26:376  %trunc_ln180_6 = trunc i216 %lshr_ln180_6 to i72

]]></Node>
<StgValue><ssdm name="trunc_ln180_6"/></StgValue>
</operation>

<operation id="520" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="72" op_0_bw="72" op_1_bw="72" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
hls_label_26:377  %tmp_373 = call i72 @_ssdm_op_PartSet.i72.i72.i9.i32.i32(i72 %trunc_ln180_6, i9 %select_ln303_6, i32 54, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="521" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="216" op_0_bw="8">
<![CDATA[
hls_label_26:378  %zext_ln180_23 = zext i8 %select_ln399_2 to i216

]]></Node>
<StgValue><ssdm name="zext_ln180_23"/></StgValue>
</operation>

<operation id="522" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:379  %shl_ln180_12 = shl i216 4722366482869645213695, %zext_ln180_23

]]></Node>
<StgValue><ssdm name="shl_ln180_12"/></StgValue>
</operation>

<operation id="523" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:380  %xor_ln180_6 = xor i216 %shl_ln180_12, -1

]]></Node>
<StgValue><ssdm name="xor_ln180_6"/></StgValue>
</operation>

<operation id="524" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:381  %and_ln180_6 = and i216 %or_ln180_5, %xor_ln180_6

]]></Node>
<StgValue><ssdm name="and_ln180_6"/></StgValue>
</operation>

<operation id="525" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="216" op_0_bw="72">
<![CDATA[
hls_label_26:382  %zext_ln180_24 = zext i72 %tmp_373 to i216

]]></Node>
<StgValue><ssdm name="zext_ln180_24"/></StgValue>
</operation>

<operation id="526" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:383  %shl_ln180_13 = shl i216 %zext_ln180_24, %zext_ln180_23

]]></Node>
<StgValue><ssdm name="shl_ln180_13"/></StgValue>
</operation>

<operation id="527" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:384  %or_ln180_6 = or i216 %and_ln180_6, %shl_ln180_13

]]></Node>
<StgValue><ssdm name="or_ln180_6"/></StgValue>
</operation>

<operation id="528" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32">
<![CDATA[
hls_label_26:389  %bitcast_ln705_7 = bitcast float %val_assign_7 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln705_7"/></StgValue>
</operation>

<operation id="529" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="31" op_0_bw="32">
<![CDATA[
hls_label_26:390  %trunc_ln263_70 = trunc i32 %bitcast_ln705_7 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln263_70"/></StgValue>
</operation>

<operation id="530" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_26:391  %tmp_535 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705_7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_535"/></StgValue>
</operation>

<operation id="531" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_26:392  %p_Result_24_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln705_7, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_24_7"/></StgValue>
</operation>

<operation id="532" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="9" op_0_bw="8">
<![CDATA[
hls_label_26:393  %zext_ln266_70 = zext i8 %p_Result_24_7 to i9

]]></Node>
<StgValue><ssdm name="zext_ln266_70"/></StgValue>
</operation>

<operation id="533" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="23" op_0_bw="32">
<![CDATA[
hls_label_26:394  %trunc_ln270_7 = trunc i32 %bitcast_ln705_7 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln270_7"/></StgValue>
</operation>

<operation id="534" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="9" op_0_bw="32">
<![CDATA[
hls_label_26:395  %trunc_ln296_70 = trunc i32 %bitcast_ln705_7 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln296_70"/></StgValue>
</operation>

<operation id="535" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
hls_label_26:396  %tmp_374 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270_7)

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="536" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_26:397  %icmp_ln278_7 = icmp eq i31 %trunc_ln263_70, 0

]]></Node>
<StgValue><ssdm name="icmp_ln278_7"/></StgValue>
</operation>

<operation id="537" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:398  %sub_ln281_70 = sub i9 150, %zext_ln266_70

]]></Node>
<StgValue><ssdm name="sub_ln281_70"/></StgValue>
</operation>

<operation id="538" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="24" op_0_bw="9">
<![CDATA[
hls_label_26:399  %sext_ln281_70 = sext i9 %sub_ln281_70 to i24

]]></Node>
<StgValue><ssdm name="sext_ln281_70"/></StgValue>
</operation>

<operation id="539" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_26:400  %icmp_ln282_7 = icmp eq i8 %p_Result_24_7, -106

]]></Node>
<StgValue><ssdm name="icmp_ln282_7"/></StgValue>
</operation>

<operation id="540" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:401  %icmp_ln284_7 = icmp sgt i9 %sub_ln281_70, 0

]]></Node>
<StgValue><ssdm name="icmp_ln284_7"/></StgValue>
</operation>

<operation id="541" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:402  %icmp_ln285_7 = icmp slt i9 %sub_ln281_70, 25

]]></Node>
<StgValue><ssdm name="icmp_ln285_7"/></StgValue>
</operation>

<operation id="542" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:403  %sub_ln294_70 = sub i9 0, %sub_ln281_70

]]></Node>
<StgValue><ssdm name="sub_ln294_70"/></StgValue>
</operation>

<operation id="543" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="9">
<![CDATA[
hls_label_26:404  %trunc_ln294_70 = trunc i9 %sub_ln294_70 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln294_70"/></StgValue>
</operation>

<operation id="544" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_26:405  %icmp_ln295_7 = icmp slt i8 %trunc_ln294_70, 9

]]></Node>
<StgValue><ssdm name="icmp_ln295_7"/></StgValue>
</operation>

<operation id="545" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:406  %shl_ln297_7 = shl i9 %trunc_ln296_70, %sub_ln294_70

]]></Node>
<StgValue><ssdm name="shl_ln297_7"/></StgValue>
</operation>

<operation id="546" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:407  %select_ln295_70 = select i1 %icmp_ln295_7, i9 %shl_ln297_7, i9 0

]]></Node>
<StgValue><ssdm name="select_ln295_70"/></StgValue>
</operation>

<operation id="547" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_26:408  %lshr_ln286_70 = lshr i24 %tmp_374, %sext_ln281_70

]]></Node>
<StgValue><ssdm name="lshr_ln286_70"/></StgValue>
</operation>

<operation id="548" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="9" op_0_bw="24">
<![CDATA[
hls_label_26:409  %trunc_ln286_70 = trunc i24 %lshr_ln286_70 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln286_70"/></StgValue>
</operation>

<operation id="549" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_26:410  %tmp_536 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705_7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_536"/></StgValue>
</operation>

<operation id="550" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:411  %select_ln288_70 = select i1 %tmp_536, i9 -1, i9 0

]]></Node>
<StgValue><ssdm name="select_ln288_70"/></StgValue>
</operation>

<operation id="551" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:412  %or_ln282_70 = or i1 %icmp_ln278_7, %icmp_ln282_7

]]></Node>
<StgValue><ssdm name="or_ln282_70"/></StgValue>
</operation>

<operation id="552" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:413  %xor_ln282_70 = xor i1 %or_ln282_70, true

]]></Node>
<StgValue><ssdm name="xor_ln282_70"/></StgValue>
</operation>

<operation id="553" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:414  %and_ln285_141 = and i1 %icmp_ln285_7, %xor_ln282_70

]]></Node>
<StgValue><ssdm name="and_ln285_141"/></StgValue>
</operation>

<operation id="554" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:415  %and_ln285_142 = and i1 %and_ln285_141, %icmp_ln284_7

]]></Node>
<StgValue><ssdm name="and_ln285_142"/></StgValue>
</operation>

<operation id="555" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:416  %select_ln285_70 = select i1 %and_ln285_142, i9 %trunc_ln286_70, i9 %select_ln288_70

]]></Node>
<StgValue><ssdm name="select_ln285_70"/></StgValue>
</operation>

<operation id="556" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:417  %select_ln278_70 = select i1 %icmp_ln278_7, i9 0, i9 %select_ln285_70

]]></Node>
<StgValue><ssdm name="select_ln278_70"/></StgValue>
</operation>

<operation id="557" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:418  %xor_ln278_70 = xor i1 %icmp_ln278_7, true

]]></Node>
<StgValue><ssdm name="xor_ln278_70"/></StgValue>
</operation>

<operation id="558" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:419  %and_ln282_70 = and i1 %icmp_ln282_7, %xor_ln278_70

]]></Node>
<StgValue><ssdm name="and_ln282_70"/></StgValue>
</operation>

<operation id="559" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:420  %select_ln282_70 = select i1 %and_ln282_70, i9 %trunc_ln296_70, i9 %select_ln278_70

]]></Node>
<StgValue><ssdm name="select_ln282_70"/></StgValue>
</operation>

<operation id="560" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_26:421  %or_ln284_70 = or i1 %or_ln282_70, %icmp_ln284_7

]]></Node>
<StgValue><ssdm name="or_ln284_70"/></StgValue>
</operation>

<operation id="561" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:422  %select_ln284_70 = select i1 %or_ln284_70, i9 %select_ln282_70, i9 %select_ln295_70

]]></Node>
<StgValue><ssdm name="select_ln284_70"/></StgValue>
</operation>

<operation id="562" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_26:423  %sub_ln461_7 = sub i9 0, %select_ln284_70

]]></Node>
<StgValue><ssdm name="sub_ln461_7"/></StgValue>
</operation>

<operation id="563" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_26:424  %select_ln303_7 = select i1 %tmp_535, i9 %sub_ln461_7, i9 %select_ln284_70

]]></Node>
<StgValue><ssdm name="select_ln303_7"/></StgValue>
</operation>

<operation id="564" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="216" op_0_bw="8">
<![CDATA[
hls_label_26:425  %zext_ln180_25 = zext i8 %select_ln399_2 to i216

]]></Node>
<StgValue><ssdm name="zext_ln180_25"/></StgValue>
</operation>

<operation id="565" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:426  %lshr_ln180_7 = lshr i216 %or_ln180_6, %zext_ln180_25

]]></Node>
<StgValue><ssdm name="lshr_ln180_7"/></StgValue>
</operation>

<operation id="566" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="72" op_0_bw="216">
<![CDATA[
hls_label_26:427  %trunc_ln180_7 = trunc i216 %lshr_ln180_7 to i72

]]></Node>
<StgValue><ssdm name="trunc_ln180_7"/></StgValue>
</operation>

<operation id="567" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="72" op_0_bw="72" op_1_bw="72" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
hls_label_26:428  %tmp_375 = call i72 @_ssdm_op_PartSet.i72.i72.i9.i32.i32(i72 %trunc_ln180_7, i9 %select_ln303_7, i32 63, i32 71)

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="568" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="216" op_0_bw="8">
<![CDATA[
hls_label_26:429  %zext_ln180_26 = zext i8 %select_ln399_2 to i216

]]></Node>
<StgValue><ssdm name="zext_ln180_26"/></StgValue>
</operation>

<operation id="569" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:430  %shl_ln180_14 = shl i216 4722366482869645213695, %zext_ln180_26

]]></Node>
<StgValue><ssdm name="shl_ln180_14"/></StgValue>
</operation>

<operation id="570" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:431  %xor_ln180_7 = xor i216 %shl_ln180_14, -1

]]></Node>
<StgValue><ssdm name="xor_ln180_7"/></StgValue>
</operation>

<operation id="571" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:432  %and_ln180_7 = and i216 %or_ln180_6, %xor_ln180_7

]]></Node>
<StgValue><ssdm name="and_ln180_7"/></StgValue>
</operation>

<operation id="572" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="216" op_0_bw="72">
<![CDATA[
hls_label_26:433  %zext_ln180_27 = zext i72 %tmp_375 to i216

]]></Node>
<StgValue><ssdm name="zext_ln180_27"/></StgValue>
</operation>

<operation id="573" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:434  %shl_ln180_15 = shl i216 %zext_ln180_27, %zext_ln180_26

]]></Node>
<StgValue><ssdm name="shl_ln180_15"/></StgValue>
</operation>

<operation id="574" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="216" op_0_bw="216" op_1_bw="216">
<![CDATA[
hls_label_26:435  %or_ln180_7 = or i216 %and_ln180_7, %shl_ln180_15

]]></Node>
<StgValue><ssdm name="or_ln180_7"/></StgValue>
</operation>

<operation id="575" st_id="15" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="216" op_1_bw="13" op_2_bw="216">
<![CDATA[
hls_label_26:436  store i216 %or_ln180_7, i216* %inbuf_V_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln404"/></StgValue>
</operation>

<operation id="576" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_26:437  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str43, i32 %tmp_358)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="577" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0">
<![CDATA[
hls_label_26:441  br label %.preheader137

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="578" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="169" op_0_bw="32">
<![CDATA[
:0  %p_0106_1 = alloca i169

]]></Node>
<StgValue><ssdm name="p_0106_1"/></StgValue>
</operation>

<operation id="579" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0" op_1_bw="216" op_2_bw="288" op_3_bw="7" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="7" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="7" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="6" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="6" op_41_bw="8" op_42_bw="8" op_43_bw="4" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="6" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="7" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="6" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="7" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="7" op_72_bw="8" op_73_bw="8" op_74_bw="7" op_75_bw="6" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="7" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="6" op_93_bw="8" op_94_bw="8" op_95_bw="7" op_96_bw="6" op_97_bw="8" op_98_bw="8" op_99_bw="8" op_100_bw="8" op_101_bw="8" op_102_bw="8" op_103_bw="7" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="6" op_108_bw="8" op_109_bw="8" op_110_bw="8" op_111_bw="8" op_112_bw="8" op_113_bw="7" op_114_bw="8" op_115_bw="8" op_116_bw="8" op_117_bw="8" op_118_bw="8" op_119_bw="8" op_120_bw="8" op_121_bw="7" op_122_bw="7" op_123_bw="8" op_124_bw="6" op_125_bw="8" op_126_bw="8" op_127_bw="8" op_128_bw="7" op_129_bw="8" op_130_bw="6" op_131_bw="8" op_132_bw="8" op_133_bw="8" op_134_bw="8" op_135_bw="8" op_136_bw="7" op_137_bw="8" op_138_bw="8" op_139_bw="8" op_140_bw="8" op_141_bw="8" op_142_bw="8" op_143_bw="7" op_144_bw="8" op_145_bw="8" op_146_bw="8" op_147_bw="8" op_148_bw="8" op_149_bw="8" op_150_bw="8" op_151_bw="8" op_152_bw="7" op_153_bw="8" op_154_bw="8" op_155_bw="7" op_156_bw="8" op_157_bw="8" op_158_bw="8" op_159_bw="8" op_160_bw="8" op_161_bw="7" op_162_bw="8" op_163_bw="8" op_164_bw="8" op_165_bw="8" op_166_bw="8" op_167_bw="7" op_168_bw="8" op_169_bw="8" op_170_bw="7" op_171_bw="7" op_172_bw="8" op_173_bw="8" op_174_bw="8" op_175_bw="8" op_176_bw="8" op_177_bw="8" op_178_bw="8" op_179_bw="8" op_180_bw="8" op_181_bw="8" op_182_bw="7" op_183_bw="8" op_184_bw="8" op_185_bw="7" op_186_bw="8" op_187_bw="7" op_188_bw="7" op_189_bw="8" op_190_bw="8" op_191_bw="8" op_192_bw="23" op_193_bw="24">
<![CDATA[
:1  call fastcc void @conv1([6272 x i216]* @inbuf_V, [25088 x i288]* @buf1_V)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="580" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0" op_1_bw="216" op_2_bw="288" op_3_bw="7" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="7" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="7" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="6" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="6" op_41_bw="8" op_42_bw="8" op_43_bw="4" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="6" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="7" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="6" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="7" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="7" op_72_bw="8" op_73_bw="8" op_74_bw="7" op_75_bw="6" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="7" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="6" op_93_bw="8" op_94_bw="8" op_95_bw="7" op_96_bw="6" op_97_bw="8" op_98_bw="8" op_99_bw="8" op_100_bw="8" op_101_bw="8" op_102_bw="8" op_103_bw="7" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="6" op_108_bw="8" op_109_bw="8" op_110_bw="8" op_111_bw="8" op_112_bw="8" op_113_bw="7" op_114_bw="8" op_115_bw="8" op_116_bw="8" op_117_bw="8" op_118_bw="8" op_119_bw="8" op_120_bw="8" op_121_bw="7" op_122_bw="7" op_123_bw="8" op_124_bw="6" op_125_bw="8" op_126_bw="8" op_127_bw="8" op_128_bw="7" op_129_bw="8" op_130_bw="6" op_131_bw="8" op_132_bw="8" op_133_bw="8" op_134_bw="8" op_135_bw="8" op_136_bw="7" op_137_bw="8" op_138_bw="8" op_139_bw="8" op_140_bw="8" op_141_bw="8" op_142_bw="8" op_143_bw="7" op_144_bw="8" op_145_bw="8" op_146_bw="8" op_147_bw="8" op_148_bw="8" op_149_bw="8" op_150_bw="8" op_151_bw="8" op_152_bw="7" op_153_bw="8" op_154_bw="8" op_155_bw="7" op_156_bw="8" op_157_bw="8" op_158_bw="8" op_159_bw="8" op_160_bw="8" op_161_bw="7" op_162_bw="8" op_163_bw="8" op_164_bw="8" op_165_bw="8" op_166_bw="8" op_167_bw="7" op_168_bw="8" op_169_bw="8" op_170_bw="7" op_171_bw="7" op_172_bw="8" op_173_bw="8" op_174_bw="8" op_175_bw="8" op_176_bw="8" op_177_bw="8" op_178_bw="8" op_179_bw="8" op_180_bw="8" op_181_bw="8" op_182_bw="7" op_183_bw="8" op_184_bw="8" op_185_bw="7" op_186_bw="8" op_187_bw="7" op_188_bw="7" op_189_bw="8" op_190_bw="8" op_191_bw="8" op_192_bw="23" op_193_bw="24">
<![CDATA[
:1  call fastcc void @conv1([6272 x i216]* @inbuf_V, [25088 x i288]* @buf1_V)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="581" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @maxpool()

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="582" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @maxpool()

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="583" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="128" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="1" op_8_bw="19" op_9_bw="1536" op_10_bw="23" op_11_bw="24" op_12_bw="0" op_13_bw="0">
<![CDATA[
:3  call fastcc void @conv_layer([25088 x i288]* @buf0_V, [25088 x i288]* @buf1_V, i128* %ddr_V, i4 4, i5 2, i4 1, i1 false, i19 0)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="584" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="128" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="1" op_8_bw="19" op_9_bw="1536" op_10_bw="23" op_11_bw="24" op_12_bw="0" op_13_bw="0">
<![CDATA[
:3  call fastcc void @conv_layer([25088 x i288]* @buf0_V, [25088 x i288]* @buf1_V, i128* %ddr_V, i4 4, i5 2, i4 1, i1 false, i19 0)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="585" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="128" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="1" op_8_bw="19" op_9_bw="1536" op_10_bw="23" op_11_bw="24" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
:4  call fastcc void @conv_layer([25088 x i288]* @buf0_V, [25088 x i288]* @buf2_V, i128* %ddr_V, i4 1, i5 2, i4 1, i1 false, i19 18432)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="586" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="128" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="1" op_8_bw="19" op_9_bw="1536" op_10_bw="23" op_11_bw="24" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
:4  call fastcc void @conv_layer([25088 x i288]* @buf0_V, [25088 x i288]* @buf2_V, i128* %ddr_V, i4 1, i5 2, i4 1, i1 false, i19 18432)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="587" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="128" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="1" op_8_bw="19" op_9_bw="1536" op_10_bw="23" op_11_bw="24" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
:5  call fastcc void @conv_layer([25088 x i288]* @buf2_V, [25088 x i288]* @buf0_V, i128* %ddr_V, i4 1, i5 2, i4 3, i1 true, i19 23040)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="588" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="128" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="1" op_8_bw="19" op_9_bw="1536" op_10_bw="23" op_11_bw="24" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
:5  call fastcc void @conv_layer([25088 x i288]* @buf2_V, [25088 x i288]* @buf0_V, i128* %ddr_V, i4 1, i5 2, i4 3, i1 true, i19 23040)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="589" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="128" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="1" op_8_bw="19" op_9_bw="1536" op_10_bw="23" op_11_bw="24" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
:6  call fastcc void @conv_layer([25088 x i288]* @buf0_V, [25088 x i288]* @buf2_V, i128* %ddr_V, i4 4, i5 2, i4 1, i1 false, i19 60416)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="590" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="128" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="1" op_8_bw="19" op_9_bw="1536" op_10_bw="23" op_11_bw="24" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
:6  call fastcc void @conv_layer([25088 x i288]* @buf0_V, [25088 x i288]* @buf2_V, i128* %ddr_V, i4 4, i5 2, i4 1, i1 false, i19 60416)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="591" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="288" op_4_bw="32" op_5_bw="32" op_6_bw="23" op_7_bw="24" op_8_bw="0" op_9_bw="0">
<![CDATA[
:7  call fastcc void @add([25088 x i288]* @buf1_V, [25088 x i288]* @buf2_V, [25088 x i288]* @buf0_V, float 0x3FEDD8F240000000, float 0x3FE2B3C220000000)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="592" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="288" op_4_bw="32" op_5_bw="32" op_6_bw="23" op_7_bw="24" op_8_bw="0" op_9_bw="0">
<![CDATA[
:7  call fastcc void @add([25088 x i288]* @buf1_V, [25088 x i288]* @buf2_V, [25088 x i288]* @buf0_V, float 0x3FEDD8F240000000, float 0x3FE2B3C220000000)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="593" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="128" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="1" op_8_bw="19" op_9_bw="1536" op_10_bw="23" op_11_bw="24" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
:8  call fastcc void @conv_layer([25088 x i288]* @buf0_V, [25088 x i288]* @buf1_V, i128* %ddr_V, i4 1, i5 8, i4 1, i1 false, i19 78848)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="594" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="128" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="1" op_8_bw="19" op_9_bw="1536" op_10_bw="23" op_11_bw="24" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
:8  call fastcc void @conv_layer([25088 x i288]* @buf0_V, [25088 x i288]* @buf1_V, i128* %ddr_V, i4 1, i5 8, i4 1, i1 false, i19 78848)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="595" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="128" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="1" op_8_bw="19" op_9_bw="1536" op_10_bw="23" op_11_bw="24" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
:9  call fastcc void @conv_layer([25088 x i288]* @buf1_V, [25088 x i288]* @buf2_V, i128* %ddr_V, i4 1, i5 2, i4 3, i1 true, i19 95744)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="596" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="128" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="1" op_8_bw="19" op_9_bw="1536" op_10_bw="23" op_11_bw="24" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
:9  call fastcc void @conv_layer([25088 x i288]* @buf1_V, [25088 x i288]* @buf2_V, i128* %ddr_V, i4 1, i5 2, i4 3, i1 true, i19 95744)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="597" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="128" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="1" op_8_bw="19" op_9_bw="1536" op_10_bw="23" op_11_bw="24" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
:10  call fastcc void @conv_layer([25088 x i288]* @buf2_V, [25088 x i288]* @buf1_V, i128* %ddr_V, i4 4, i5 2, i4 1, i1 false, i19 133120)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="598" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="128" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="1" op_8_bw="19" op_9_bw="1536" op_10_bw="23" op_11_bw="24" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
:10  call fastcc void @conv_layer([25088 x i288]* @buf2_V, [25088 x i288]* @buf1_V, i128* %ddr_V, i4 4, i5 2, i4 1, i1 false, i19 133120)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="599" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="288" op_4_bw="32" op_5_bw="32" op_6_bw="23" op_7_bw="24" op_8_bw="0" op_9_bw="0">
<![CDATA[
:11  call fastcc void @add([25088 x i288]* @buf0_V, [25088 x i288]* @buf1_V, [25088 x i288]* @buf2_V, float 0x3FF884C520000000, float 0x3FE687A0C0000000)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="600" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="288" op_4_bw="32" op_5_bw="32" op_6_bw="23" op_7_bw="24" op_8_bw="0" op_9_bw="0">
<![CDATA[
:11  call fastcc void @add([25088 x i288]* @buf0_V, [25088 x i288]* @buf1_V, [25088 x i288]* @buf2_V, float 0x3FF884C520000000, float 0x3FE687A0C0000000)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="601" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln425"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="602" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten55 = phi i16 [ 0, %0 ], [ %add_ln425, %hls_label_28 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten55"/></StgValue>
</operation>

<operation id="603" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
.preheader:1  %s_0 = phi i15 [ 0, %0 ], [ %select_ln431_1, %hls_label_28 ]

]]></Node>
<StgValue><ssdm name="s_0"/></StgValue>
</operation>

<operation id="604" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:2  %i_0 = phi i2 [ 0, %0 ], [ %i, %hls_label_28 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="605" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:3  %icmp_ln425 = icmp eq i16 %indvar_flatten55, -15360

]]></Node>
<StgValue><ssdm name="icmp_ln425"/></StgValue>
</operation>

<operation id="606" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:4  %add_ln425 = add i16 %indvar_flatten55, 1

]]></Node>
<StgValue><ssdm name="add_ln425"/></StgValue>
</operation>

<operation id="607" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln425, label %1, label %hls_label_28

]]></Node>
<StgValue><ssdm name="br_ln425"/></StgValue>
</operation>

<operation id="608" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_28:1  %s = add i15 %s_0, 1

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="609" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_28:3  %icmp_ln426 = icmp eq i2 %i_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln426"/></StgValue>
</operation>

<operation id="610" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_28:4  %select_ln431 = select i1 %icmp_ln426, i2 0, i2 %i_0

]]></Node>
<StgValue><ssdm name="select_ln431"/></StgValue>
</operation>

<operation id="611" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
hls_label_28:5  %select_ln431_1 = select i1 %icmp_ln426, i15 %s, i15 %s_0

]]></Node>
<StgValue><ssdm name="select_ln431_1"/></StgValue>
</operation>

<operation id="612" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="15">
<![CDATA[
hls_label_28:6  %zext_ln431 = zext i15 %select_ln431_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln431"/></StgValue>
</operation>

<operation id="613" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="2">
<![CDATA[
hls_label_28:9  %trunc_ln214 = trunc i2 %select_ln431 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln214"/></StgValue>
</operation>

<operation id="614" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="15" op_0_bw="288" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_28:11  %buf2_V_addr = getelementptr [25088 x i288]* @buf2_V, i64 0, i64 %zext_ln431

]]></Node>
<StgValue><ssdm name="buf2_V_addr"/></StgValue>
</operation>

<operation id="615" st_id="38" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="288" op_0_bw="15">
<![CDATA[
hls_label_28:12  %buf2_V_load = load i288* %buf2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="buf2_V_load"/></StgValue>
</operation>

<operation id="616" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_28:256  %i = add i2 %select_ln431, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="617" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="169" op_0_bw="169">
<![CDATA[
hls_label_28:0  %p_0106_1_load = load i169* %p_0106_1

]]></Node>
<StgValue><ssdm name="p_0106_1_load"/></StgValue>
</operation>

<operation id="618" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_28:10  %shl_ln2 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %trunc_ln214, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="619" st_id="39" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="288" op_0_bw="15">
<![CDATA[
hls_label_28:12  %buf2_V_load = load i288* %buf2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="buf2_V_load"/></StgValue>
</operation>

<operation id="620" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="2" op_3_bw="1" op_4_bw="4">
<![CDATA[
hls_label_28:13  %tmp_376 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i2.i1.i4(i1 %trunc_ln214, i2 0, i1 %trunc_ln214, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="621" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_28:14  %empty_45 = or i8 %tmp_376, 8

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="622" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_28:15  %icmp_ln214 = icmp ugt i8 %tmp_376, %empty_45

]]></Node>
<StgValue><ssdm name="icmp_ln214"/></StgValue>
</operation>

<operation id="623" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="9" op_0_bw="8">
<![CDATA[
hls_label_28:16  %zext_ln214 = zext i8 %tmp_376 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214"/></StgValue>
</operation>

<operation id="624" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="9" op_0_bw="8">
<![CDATA[
hls_label_28:17  %zext_ln214_1 = zext i8 %empty_45 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214_1"/></StgValue>
</operation>

<operation id="625" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="288" op_0_bw="288" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_28:18  %tmp_537 = call i288 @llvm.part.select.i288(i288 %buf2_V_load, i32 287, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_537"/></StgValue>
</operation>

<operation id="626" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:19  %sub_ln214 = sub i9 %zext_ln214, %zext_ln214_1

]]></Node>
<StgValue><ssdm name="sub_ln214"/></StgValue>
</operation>

<operation id="627" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:20  %sub_ln214_1 = sub i9 -225, %zext_ln214

]]></Node>
<StgValue><ssdm name="sub_ln214_1"/></StgValue>
</operation>

<operation id="628" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:21  %sub_ln214_2 = sub i9 %zext_ln214_1, %zext_ln214

]]></Node>
<StgValue><ssdm name="sub_ln214_2"/></StgValue>
</operation>

<operation id="629" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_28:22  %select_ln214 = select i1 %icmp_ln214, i9 %sub_ln214, i9 %sub_ln214_2

]]></Node>
<StgValue><ssdm name="select_ln214"/></StgValue>
</operation>

<operation id="630" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="288" op_0_bw="1" op_1_bw="288" op_2_bw="288">
<![CDATA[
hls_label_28:23  %select_ln214_1 = select i1 %icmp_ln214, i288 %tmp_537, i288 %buf2_V_load

]]></Node>
<StgValue><ssdm name="select_ln214_1"/></StgValue>
</operation>

<operation id="631" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_28:24  %select_ln214_2 = select i1 %icmp_ln214, i9 %sub_ln214_1, i9 %zext_ln214

]]></Node>
<StgValue><ssdm name="select_ln214_2"/></StgValue>
</operation>

<operation id="632" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:25  %sub_ln214_3 = sub i9 -225, %select_ln214

]]></Node>
<StgValue><ssdm name="sub_ln214_3"/></StgValue>
</operation>

<operation id="633" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="288" op_0_bw="9">
<![CDATA[
hls_label_28:26  %zext_ln214_2 = zext i9 %select_ln214_2 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_2"/></StgValue>
</operation>

<operation id="634" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="288" op_0_bw="9">
<![CDATA[
hls_label_28:27  %zext_ln214_3 = zext i9 %sub_ln214_3 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_3"/></StgValue>
</operation>

<operation id="635" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_28:28  %lshr_ln214 = lshr i288 %select_ln214_1, %zext_ln214_2

]]></Node>
<StgValue><ssdm name="lshr_ln214"/></StgValue>
</operation>

<operation id="636" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_28:29  %lshr_ln214_1 = lshr i288 -1, %zext_ln214_3

]]></Node>
<StgValue><ssdm name="lshr_ln214_1"/></StgValue>
</operation>

<operation id="637" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_28:30  %and_ln214 = and i288 %lshr_ln214, %lshr_ln214_1

]]></Node>
<StgValue><ssdm name="and_ln214"/></StgValue>
</operation>

<operation id="638" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="8" op_0_bw="288">
<![CDATA[
hls_label_28:31  %trunc_ln214_1 = trunc i288 %and_ln214 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln214_1"/></StgValue>
</operation>

<operation id="639" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_28:32  %or_ln214 = or i5 %shl_ln2, 1

]]></Node>
<StgValue><ssdm name="or_ln214"/></StgValue>
</operation>

<operation id="640" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_28:33  %empty_46 = or i5 %shl_ln2, 9

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="641" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_28:34  %tmp_377 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %or_ln214, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="642" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
hls_label_28:35  %tmp_378 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_377, i5 %empty_46)

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="643" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="10" op_0_bw="8">
<![CDATA[
hls_label_28:36  %p_cast164 = zext i8 %tmp_378 to i10

]]></Node>
<StgValue><ssdm name="p_cast164"/></StgValue>
</operation>

<operation id="644" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="9" op_0_bw="8">
<![CDATA[
hls_label_28:37  %p_cast163 = zext i8 %tmp_378 to i9

]]></Node>
<StgValue><ssdm name="p_cast163"/></StgValue>
</operation>

<operation id="645" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:38  %empty_47 = add i9 %p_cast163, 8

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="646" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="10" op_0_bw="9">
<![CDATA[
hls_label_28:39  %p_cast162 = zext i9 %empty_47 to i10

]]></Node>
<StgValue><ssdm name="p_cast162"/></StgValue>
</operation>

<operation id="647" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_28:40  %icmp_ln214_1 = icmp ugt i10 %p_cast164, %p_cast162

]]></Node>
<StgValue><ssdm name="icmp_ln214_1"/></StgValue>
</operation>

<operation id="648" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="9" op_0_bw="8">
<![CDATA[
hls_label_28:41  %zext_ln214_4 = zext i8 %tmp_378 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214_4"/></StgValue>
</operation>

<operation id="649" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="288" op_0_bw="288" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_28:42  %tmp_538 = call i288 @llvm.part.select.i288(i288 %buf2_V_load, i32 287, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_538"/></StgValue>
</operation>

<operation id="650" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:43  %sub_ln214_4 = sub i9 %zext_ln214_4, %empty_47

]]></Node>
<StgValue><ssdm name="sub_ln214_4"/></StgValue>
</operation>

<operation id="651" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:44  %sub_ln214_5 = sub i9 -225, %zext_ln214_4

]]></Node>
<StgValue><ssdm name="sub_ln214_5"/></StgValue>
</operation>

<operation id="652" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:45  %sub_ln214_6 = sub i9 %empty_47, %zext_ln214_4

]]></Node>
<StgValue><ssdm name="sub_ln214_6"/></StgValue>
</operation>

<operation id="653" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_28:46  %select_ln214_3 = select i1 %icmp_ln214_1, i9 %sub_ln214_4, i9 %sub_ln214_6

]]></Node>
<StgValue><ssdm name="select_ln214_3"/></StgValue>
</operation>

<operation id="654" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="288" op_0_bw="1" op_1_bw="288" op_2_bw="288">
<![CDATA[
hls_label_28:47  %select_ln214_4 = select i1 %icmp_ln214_1, i288 %tmp_538, i288 %buf2_V_load

]]></Node>
<StgValue><ssdm name="select_ln214_4"/></StgValue>
</operation>

<operation id="655" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_28:48  %select_ln214_5 = select i1 %icmp_ln214_1, i9 %sub_ln214_5, i9 %zext_ln214_4

]]></Node>
<StgValue><ssdm name="select_ln214_5"/></StgValue>
</operation>

<operation id="656" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:49  %sub_ln214_7 = sub i9 -225, %select_ln214_3

]]></Node>
<StgValue><ssdm name="sub_ln214_7"/></StgValue>
</operation>

<operation id="657" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="288" op_0_bw="9">
<![CDATA[
hls_label_28:50  %zext_ln214_5 = zext i9 %select_ln214_5 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_5"/></StgValue>
</operation>

<operation id="658" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="288" op_0_bw="9">
<![CDATA[
hls_label_28:51  %zext_ln214_6 = zext i9 %sub_ln214_7 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_6"/></StgValue>
</operation>

<operation id="659" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_28:52  %lshr_ln214_2 = lshr i288 %select_ln214_4, %zext_ln214_5

]]></Node>
<StgValue><ssdm name="lshr_ln214_2"/></StgValue>
</operation>

<operation id="660" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_28:53  %lshr_ln214_3 = lshr i288 -1, %zext_ln214_6

]]></Node>
<StgValue><ssdm name="lshr_ln214_3"/></StgValue>
</operation>

<operation id="661" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_28:54  %and_ln214_1 = and i288 %lshr_ln214_2, %lshr_ln214_3

]]></Node>
<StgValue><ssdm name="and_ln214_1"/></StgValue>
</operation>

<operation id="662" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="8" op_0_bw="288">
<![CDATA[
hls_label_28:55  %trunc_ln214_2 = trunc i288 %and_ln214_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln214_2"/></StgValue>
</operation>

<operation id="663" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_28:56  %or_ln214_1 = or i5 %shl_ln2, 2

]]></Node>
<StgValue><ssdm name="or_ln214_1"/></StgValue>
</operation>

<operation id="664" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="9" op_0_bw="5">
<![CDATA[
hls_label_28:57  %zext_ln214_2_cast161 = zext i5 %or_ln214_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214_2_cast161"/></StgValue>
</operation>

<operation id="665" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
hls_label_28:58  %p_shl3 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_1, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="666" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="9" op_0_bw="8">
<![CDATA[
hls_label_28:59  %p_shl118_cast = zext i8 %p_shl3 to i9

]]></Node>
<StgValue><ssdm name="p_shl118_cast"/></StgValue>
</operation>

<operation id="667" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:60  %empty_48 = add i9 %zext_ln214_2_cast161, %p_shl118_cast

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="668" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:61  %empty_49 = or i9 %empty_48, 8

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="669" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:62  %icmp_ln214_2 = icmp ugt i9 %empty_48, %empty_49

]]></Node>
<StgValue><ssdm name="icmp_ln214_2"/></StgValue>
</operation>

<operation id="670" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="288" op_0_bw="288" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_28:63  %tmp_539 = call i288 @llvm.part.select.i288(i288 %buf2_V_load, i32 287, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_539"/></StgValue>
</operation>

<operation id="671" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:64  %sub_ln214_8 = sub i9 %empty_48, %empty_49

]]></Node>
<StgValue><ssdm name="sub_ln214_8"/></StgValue>
</operation>

<operation id="672" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:65  %sub_ln214_9 = sub i9 -225, %empty_48

]]></Node>
<StgValue><ssdm name="sub_ln214_9"/></StgValue>
</operation>

<operation id="673" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:66  %sub_ln214_10 = sub i9 %empty_49, %empty_48

]]></Node>
<StgValue><ssdm name="sub_ln214_10"/></StgValue>
</operation>

<operation id="674" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_28:67  %select_ln214_6 = select i1 %icmp_ln214_2, i9 %sub_ln214_8, i9 %sub_ln214_10

]]></Node>
<StgValue><ssdm name="select_ln214_6"/></StgValue>
</operation>

<operation id="675" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="288" op_0_bw="1" op_1_bw="288" op_2_bw="288">
<![CDATA[
hls_label_28:68  %select_ln214_7 = select i1 %icmp_ln214_2, i288 %tmp_539, i288 %buf2_V_load

]]></Node>
<StgValue><ssdm name="select_ln214_7"/></StgValue>
</operation>

<operation id="676" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_28:69  %select_ln214_8 = select i1 %icmp_ln214_2, i9 %sub_ln214_9, i9 %empty_48

]]></Node>
<StgValue><ssdm name="select_ln214_8"/></StgValue>
</operation>

<operation id="677" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:70  %sub_ln214_11 = sub i9 -225, %select_ln214_6

]]></Node>
<StgValue><ssdm name="sub_ln214_11"/></StgValue>
</operation>

<operation id="678" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="288" op_0_bw="9">
<![CDATA[
hls_label_28:71  %zext_ln214_7 = zext i9 %select_ln214_8 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_7"/></StgValue>
</operation>

<operation id="679" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="288" op_0_bw="9">
<![CDATA[
hls_label_28:72  %zext_ln214_8 = zext i9 %sub_ln214_11 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_8"/></StgValue>
</operation>

<operation id="680" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_28:73  %lshr_ln214_4 = lshr i288 %select_ln214_7, %zext_ln214_7

]]></Node>
<StgValue><ssdm name="lshr_ln214_4"/></StgValue>
</operation>

<operation id="681" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_28:74  %lshr_ln214_5 = lshr i288 -1, %zext_ln214_8

]]></Node>
<StgValue><ssdm name="lshr_ln214_5"/></StgValue>
</operation>

<operation id="682" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_28:75  %and_ln214_2 = and i288 %lshr_ln214_4, %lshr_ln214_5

]]></Node>
<StgValue><ssdm name="and_ln214_2"/></StgValue>
</operation>

<operation id="683" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="8" op_0_bw="288">
<![CDATA[
hls_label_28:76  %trunc_ln214_3 = trunc i288 %and_ln214_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln214_3"/></StgValue>
</operation>

<operation id="684" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_28:77  %or_ln214_2 = or i5 %shl_ln2, 3

]]></Node>
<StgValue><ssdm name="or_ln214_2"/></StgValue>
</operation>

<operation id="685" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="9" op_0_bw="5">
<![CDATA[
hls_label_28:78  %zext_ln214_3_cast158 = zext i5 %or_ln214_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214_3_cast158"/></StgValue>
</operation>

<operation id="686" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
hls_label_28:79  %p_shl4 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_2, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="687" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="9" op_0_bw="8">
<![CDATA[
hls_label_28:80  %p_shl117_cast = zext i8 %p_shl4 to i9

]]></Node>
<StgValue><ssdm name="p_shl117_cast"/></StgValue>
</operation>

<operation id="688" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:81  %empty_50 = add i9 %zext_ln214_3_cast158, %p_shl117_cast

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="689" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="288" op_0_bw="9">
<![CDATA[
hls_label_28:82  %zext_ln214_9 = zext i9 %empty_50 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_9"/></StgValue>
</operation>

<operation id="690" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_28:83  %lshr_ln214_6 = lshr i288 %buf2_V_load, %zext_ln214_9

]]></Node>
<StgValue><ssdm name="lshr_ln214_6"/></StgValue>
</operation>

<operation id="691" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="8" op_0_bw="288">
<![CDATA[
hls_label_28:84  %trunc_ln214_4 = trunc i288 %lshr_ln214_6 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln214_4"/></StgValue>
</operation>

<operation id="692" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_28:85  %or_ln214_3 = or i5 %shl_ln2, 4

]]></Node>
<StgValue><ssdm name="or_ln214_3"/></StgValue>
</operation>

<operation id="693" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_28:86  %tmp_379 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %or_ln214_3, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="694" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
hls_label_28:87  %tmp_380 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_379, i5 %or_ln214_3)

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="695" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_28:88  %empty_51 = or i8 %tmp_380, 8

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="696" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_28:89  %icmp_ln214_3 = icmp ugt i8 %tmp_380, %empty_51

]]></Node>
<StgValue><ssdm name="icmp_ln214_3"/></StgValue>
</operation>

<operation id="697" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="9" op_0_bw="8">
<![CDATA[
hls_label_28:90  %zext_ln214_10 = zext i8 %tmp_380 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214_10"/></StgValue>
</operation>

<operation id="698" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="9" op_0_bw="8">
<![CDATA[
hls_label_28:91  %zext_ln214_11 = zext i8 %empty_51 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214_11"/></StgValue>
</operation>

<operation id="699" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="288" op_0_bw="288" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_28:92  %tmp_540 = call i288 @llvm.part.select.i288(i288 %buf2_V_load, i32 287, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_540"/></StgValue>
</operation>

<operation id="700" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:93  %sub_ln214_12 = sub i9 %zext_ln214_10, %zext_ln214_11

]]></Node>
<StgValue><ssdm name="sub_ln214_12"/></StgValue>
</operation>

<operation id="701" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:94  %sub_ln214_13 = sub i9 -225, %zext_ln214_10

]]></Node>
<StgValue><ssdm name="sub_ln214_13"/></StgValue>
</operation>

<operation id="702" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:95  %sub_ln214_14 = sub i9 %zext_ln214_11, %zext_ln214_10

]]></Node>
<StgValue><ssdm name="sub_ln214_14"/></StgValue>
</operation>

<operation id="703" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_28:96  %select_ln214_9 = select i1 %icmp_ln214_3, i9 %sub_ln214_12, i9 %sub_ln214_14

]]></Node>
<StgValue><ssdm name="select_ln214_9"/></StgValue>
</operation>

<operation id="704" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="288" op_0_bw="1" op_1_bw="288" op_2_bw="288">
<![CDATA[
hls_label_28:97  %select_ln214_10 = select i1 %icmp_ln214_3, i288 %tmp_540, i288 %buf2_V_load

]]></Node>
<StgValue><ssdm name="select_ln214_10"/></StgValue>
</operation>

<operation id="705" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_28:98  %select_ln214_11 = select i1 %icmp_ln214_3, i9 %sub_ln214_13, i9 %zext_ln214_10

]]></Node>
<StgValue><ssdm name="select_ln214_11"/></StgValue>
</operation>

<operation id="706" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:99  %sub_ln214_15 = sub i9 -225, %select_ln214_9

]]></Node>
<StgValue><ssdm name="sub_ln214_15"/></StgValue>
</operation>

<operation id="707" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="288" op_0_bw="9">
<![CDATA[
hls_label_28:100  %zext_ln214_12 = zext i9 %select_ln214_11 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_12"/></StgValue>
</operation>

<operation id="708" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="288" op_0_bw="9">
<![CDATA[
hls_label_28:101  %zext_ln214_13 = zext i9 %sub_ln214_15 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_13"/></StgValue>
</operation>

<operation id="709" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_28:102  %lshr_ln214_7 = lshr i288 %select_ln214_10, %zext_ln214_12

]]></Node>
<StgValue><ssdm name="lshr_ln214_7"/></StgValue>
</operation>

<operation id="710" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_28:103  %lshr_ln214_8 = lshr i288 -1, %zext_ln214_13

]]></Node>
<StgValue><ssdm name="lshr_ln214_8"/></StgValue>
</operation>

<operation id="711" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_28:104  %and_ln214_3 = and i288 %lshr_ln214_7, %lshr_ln214_8

]]></Node>
<StgValue><ssdm name="and_ln214_3"/></StgValue>
</operation>

<operation id="712" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="8" op_0_bw="288">
<![CDATA[
hls_label_28:105  %trunc_ln214_5 = trunc i288 %and_ln214_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln214_5"/></StgValue>
</operation>

<operation id="713" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_28:106  %or_ln214_4 = or i5 %shl_ln2, 5

]]></Node>
<StgValue><ssdm name="or_ln214_4"/></StgValue>
</operation>

<operation id="714" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_28:107  %empty_52 = or i5 %shl_ln2, 13

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="715" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_28:108  %tmp_381 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %or_ln214_4, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="716" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
hls_label_28:109  %tmp_382 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_381, i5 %empty_52)

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="717" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="9" op_0_bw="8">
<![CDATA[
hls_label_28:110  %empty_53 = zext i8 %tmp_382 to i9

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="718" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="10" op_0_bw="8">
<![CDATA[
hls_label_28:111  %p_cast151 = zext i8 %tmp_382 to i10

]]></Node>
<StgValue><ssdm name="p_cast151"/></StgValue>
</operation>

<operation id="719" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:112  %empty_54 = add i9 %empty_53, 8

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="720" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="10" op_0_bw="9">
<![CDATA[
hls_label_28:113  %p_cast150 = zext i9 %empty_54 to i10

]]></Node>
<StgValue><ssdm name="p_cast150"/></StgValue>
</operation>

<operation id="721" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_28:114  %icmp_ln214_4 = icmp ugt i10 %p_cast151, %p_cast150

]]></Node>
<StgValue><ssdm name="icmp_ln214_4"/></StgValue>
</operation>

<operation id="722" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="9" op_0_bw="8">
<![CDATA[
hls_label_28:115  %zext_ln214_14 = zext i8 %tmp_382 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214_14"/></StgValue>
</operation>

<operation id="723" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="288" op_0_bw="288" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_28:116  %tmp_541 = call i288 @llvm.part.select.i288(i288 %buf2_V_load, i32 287, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_541"/></StgValue>
</operation>

<operation id="724" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:117  %sub_ln214_16 = sub i9 %zext_ln214_14, %empty_54

]]></Node>
<StgValue><ssdm name="sub_ln214_16"/></StgValue>
</operation>

<operation id="725" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:118  %sub_ln214_17 = sub i9 -225, %zext_ln214_14

]]></Node>
<StgValue><ssdm name="sub_ln214_17"/></StgValue>
</operation>

<operation id="726" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:119  %sub_ln214_18 = sub i9 %empty_54, %zext_ln214_14

]]></Node>
<StgValue><ssdm name="sub_ln214_18"/></StgValue>
</operation>

<operation id="727" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_28:120  %select_ln214_12 = select i1 %icmp_ln214_4, i9 %sub_ln214_16, i9 %sub_ln214_18

]]></Node>
<StgValue><ssdm name="select_ln214_12"/></StgValue>
</operation>

<operation id="728" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="288" op_0_bw="1" op_1_bw="288" op_2_bw="288">
<![CDATA[
hls_label_28:121  %select_ln214_13 = select i1 %icmp_ln214_4, i288 %tmp_541, i288 %buf2_V_load

]]></Node>
<StgValue><ssdm name="select_ln214_13"/></StgValue>
</operation>

<operation id="729" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_28:122  %select_ln214_14 = select i1 %icmp_ln214_4, i9 %sub_ln214_17, i9 %zext_ln214_14

]]></Node>
<StgValue><ssdm name="select_ln214_14"/></StgValue>
</operation>

<operation id="730" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:123  %sub_ln214_19 = sub i9 -225, %select_ln214_12

]]></Node>
<StgValue><ssdm name="sub_ln214_19"/></StgValue>
</operation>

<operation id="731" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="288" op_0_bw="9">
<![CDATA[
hls_label_28:124  %zext_ln214_15 = zext i9 %select_ln214_14 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_15"/></StgValue>
</operation>

<operation id="732" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="288" op_0_bw="9">
<![CDATA[
hls_label_28:125  %zext_ln214_16 = zext i9 %sub_ln214_19 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_16"/></StgValue>
</operation>

<operation id="733" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_28:126  %lshr_ln214_9 = lshr i288 %select_ln214_13, %zext_ln214_15

]]></Node>
<StgValue><ssdm name="lshr_ln214_9"/></StgValue>
</operation>

<operation id="734" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_28:127  %lshr_ln214_10 = lshr i288 -1, %zext_ln214_16

]]></Node>
<StgValue><ssdm name="lshr_ln214_10"/></StgValue>
</operation>

<operation id="735" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_28:128  %and_ln214_4 = and i288 %lshr_ln214_9, %lshr_ln214_10

]]></Node>
<StgValue><ssdm name="and_ln214_4"/></StgValue>
</operation>

<operation id="736" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="8" op_0_bw="288">
<![CDATA[
hls_label_28:129  %trunc_ln214_6 = trunc i288 %and_ln214_4 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln214_6"/></StgValue>
</operation>

<operation id="737" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_28:130  %or_ln214_5 = or i5 %shl_ln2, 6

]]></Node>
<StgValue><ssdm name="or_ln214_5"/></StgValue>
</operation>

<operation id="738" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="9" op_0_bw="5">
<![CDATA[
hls_label_28:131  %zext_ln214_6_cast149 = zext i5 %or_ln214_5 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214_6_cast149"/></StgValue>
</operation>

<operation id="739" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
hls_label_28:132  %p_shl5 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_5, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="740" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="9" op_0_bw="8">
<![CDATA[
hls_label_28:133  %p_shl114_cast = zext i8 %p_shl5 to i9

]]></Node>
<StgValue><ssdm name="p_shl114_cast"/></StgValue>
</operation>

<operation id="741" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:134  %empty_55 = add i9 %zext_ln214_6_cast149, %p_shl114_cast

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="742" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:135  %empty_56 = or i9 %empty_55, 8

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="743" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:136  %icmp_ln214_5 = icmp ugt i9 %empty_55, %empty_56

]]></Node>
<StgValue><ssdm name="icmp_ln214_5"/></StgValue>
</operation>

<operation id="744" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="288" op_0_bw="288" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_28:137  %tmp_542 = call i288 @llvm.part.select.i288(i288 %buf2_V_load, i32 287, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_542"/></StgValue>
</operation>

<operation id="745" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:138  %sub_ln214_20 = sub i9 %empty_55, %empty_56

]]></Node>
<StgValue><ssdm name="sub_ln214_20"/></StgValue>
</operation>

<operation id="746" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:139  %sub_ln214_21 = sub i9 -225, %empty_55

]]></Node>
<StgValue><ssdm name="sub_ln214_21"/></StgValue>
</operation>

<operation id="747" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:140  %sub_ln214_22 = sub i9 %empty_56, %empty_55

]]></Node>
<StgValue><ssdm name="sub_ln214_22"/></StgValue>
</operation>

<operation id="748" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_28:141  %select_ln214_15 = select i1 %icmp_ln214_5, i9 %sub_ln214_20, i9 %sub_ln214_22

]]></Node>
<StgValue><ssdm name="select_ln214_15"/></StgValue>
</operation>

<operation id="749" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="288" op_0_bw="1" op_1_bw="288" op_2_bw="288">
<![CDATA[
hls_label_28:142  %select_ln214_16 = select i1 %icmp_ln214_5, i288 %tmp_542, i288 %buf2_V_load

]]></Node>
<StgValue><ssdm name="select_ln214_16"/></StgValue>
</operation>

<operation id="750" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_28:143  %select_ln214_17 = select i1 %icmp_ln214_5, i9 %sub_ln214_21, i9 %empty_55

]]></Node>
<StgValue><ssdm name="select_ln214_17"/></StgValue>
</operation>

<operation id="751" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:144  %sub_ln214_23 = sub i9 -225, %select_ln214_15

]]></Node>
<StgValue><ssdm name="sub_ln214_23"/></StgValue>
</operation>

<operation id="752" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="288" op_0_bw="9">
<![CDATA[
hls_label_28:145  %zext_ln214_17 = zext i9 %select_ln214_17 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_17"/></StgValue>
</operation>

<operation id="753" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="288" op_0_bw="9">
<![CDATA[
hls_label_28:146  %zext_ln214_18 = zext i9 %sub_ln214_23 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_18"/></StgValue>
</operation>

<operation id="754" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_28:147  %lshr_ln214_11 = lshr i288 %select_ln214_16, %zext_ln214_17

]]></Node>
<StgValue><ssdm name="lshr_ln214_11"/></StgValue>
</operation>

<operation id="755" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_28:148  %lshr_ln214_12 = lshr i288 -1, %zext_ln214_18

]]></Node>
<StgValue><ssdm name="lshr_ln214_12"/></StgValue>
</operation>

<operation id="756" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_28:149  %and_ln214_5 = and i288 %lshr_ln214_11, %lshr_ln214_12

]]></Node>
<StgValue><ssdm name="and_ln214_5"/></StgValue>
</operation>

<operation id="757" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="8" op_0_bw="288">
<![CDATA[
hls_label_28:150  %trunc_ln214_7 = trunc i288 %and_ln214_5 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln214_7"/></StgValue>
</operation>

<operation id="758" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_28:151  %or_ln214_6 = or i5 %shl_ln2, 7

]]></Node>
<StgValue><ssdm name="or_ln214_6"/></StgValue>
</operation>

<operation id="759" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="9" op_0_bw="5">
<![CDATA[
hls_label_28:152  %zext_ln214_7_cast146 = zext i5 %or_ln214_6 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214_7_cast146"/></StgValue>
</operation>

<operation id="760" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
hls_label_28:153  %p_shl6 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_6, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="761" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="9" op_0_bw="8">
<![CDATA[
hls_label_28:154  %p_shl113_cast = zext i8 %p_shl6 to i9

]]></Node>
<StgValue><ssdm name="p_shl113_cast"/></StgValue>
</operation>

<operation id="762" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:155  %empty_57 = add i9 %zext_ln214_7_cast146, %p_shl113_cast

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="763" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="288" op_0_bw="9">
<![CDATA[
hls_label_28:156  %zext_ln214_19 = zext i9 %empty_57 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_19"/></StgValue>
</operation>

<operation id="764" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_28:157  %lshr_ln214_13 = lshr i288 %buf2_V_load, %zext_ln214_19

]]></Node>
<StgValue><ssdm name="lshr_ln214_13"/></StgValue>
</operation>

<operation id="765" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="8" op_0_bw="288">
<![CDATA[
hls_label_28:158  %trunc_ln214_8 = trunc i288 %lshr_ln214_13 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln214_8"/></StgValue>
</operation>

<operation id="766" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_28:159  %or_ln214_7 = or i5 %shl_ln2, 8

]]></Node>
<StgValue><ssdm name="or_ln214_7"/></StgValue>
</operation>

<operation id="767" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_28:160  %tmp_383 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %or_ln214_7, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="768" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
hls_label_28:161  %tmp_384 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_383, i5 %or_ln214_7)

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="769" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="9" op_0_bw="8">
<![CDATA[
hls_label_28:162  %empty_58 = zext i8 %tmp_384 to i9

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="770" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="10" op_0_bw="8">
<![CDATA[
hls_label_28:163  %p_cast142 = zext i8 %tmp_384 to i10

]]></Node>
<StgValue><ssdm name="p_cast142"/></StgValue>
</operation>

<operation id="771" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:164  %empty_59 = add i9 %empty_58, 8

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="772" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="10" op_0_bw="9">
<![CDATA[
hls_label_28:165  %p_cast141 = zext i9 %empty_59 to i10

]]></Node>
<StgValue><ssdm name="p_cast141"/></StgValue>
</operation>

<operation id="773" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_28:166  %icmp_ln214_6 = icmp ugt i10 %p_cast142, %p_cast141

]]></Node>
<StgValue><ssdm name="icmp_ln214_6"/></StgValue>
</operation>

<operation id="774" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="9" op_0_bw="8">
<![CDATA[
hls_label_28:167  %zext_ln214_20 = zext i8 %tmp_384 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214_20"/></StgValue>
</operation>

<operation id="775" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="288" op_0_bw="288" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_28:168  %tmp_543 = call i288 @llvm.part.select.i288(i288 %buf2_V_load, i32 287, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_543"/></StgValue>
</operation>

<operation id="776" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:169  %sub_ln214_24 = sub i9 %zext_ln214_20, %empty_59

]]></Node>
<StgValue><ssdm name="sub_ln214_24"/></StgValue>
</operation>

<operation id="777" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:170  %sub_ln214_25 = sub i9 -225, %zext_ln214_20

]]></Node>
<StgValue><ssdm name="sub_ln214_25"/></StgValue>
</operation>

<operation id="778" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:171  %sub_ln214_26 = sub i9 %empty_59, %zext_ln214_20

]]></Node>
<StgValue><ssdm name="sub_ln214_26"/></StgValue>
</operation>

<operation id="779" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_28:172  %select_ln214_18 = select i1 %icmp_ln214_6, i9 %sub_ln214_24, i9 %sub_ln214_26

]]></Node>
<StgValue><ssdm name="select_ln214_18"/></StgValue>
</operation>

<operation id="780" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="288" op_0_bw="1" op_1_bw="288" op_2_bw="288">
<![CDATA[
hls_label_28:173  %select_ln214_19 = select i1 %icmp_ln214_6, i288 %tmp_543, i288 %buf2_V_load

]]></Node>
<StgValue><ssdm name="select_ln214_19"/></StgValue>
</operation>

<operation id="781" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_28:174  %select_ln214_20 = select i1 %icmp_ln214_6, i9 %sub_ln214_25, i9 %zext_ln214_20

]]></Node>
<StgValue><ssdm name="select_ln214_20"/></StgValue>
</operation>

<operation id="782" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:175  %sub_ln214_27 = sub i9 -225, %select_ln214_18

]]></Node>
<StgValue><ssdm name="sub_ln214_27"/></StgValue>
</operation>

<operation id="783" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="288" op_0_bw="9">
<![CDATA[
hls_label_28:176  %zext_ln214_21 = zext i9 %select_ln214_20 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_21"/></StgValue>
</operation>

<operation id="784" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="288" op_0_bw="9">
<![CDATA[
hls_label_28:177  %zext_ln214_22 = zext i9 %sub_ln214_27 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_22"/></StgValue>
</operation>

<operation id="785" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_28:178  %lshr_ln214_14 = lshr i288 %select_ln214_19, %zext_ln214_21

]]></Node>
<StgValue><ssdm name="lshr_ln214_14"/></StgValue>
</operation>

<operation id="786" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_28:179  %lshr_ln214_15 = lshr i288 -1, %zext_ln214_22

]]></Node>
<StgValue><ssdm name="lshr_ln214_15"/></StgValue>
</operation>

<operation id="787" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_28:180  %and_ln214_6 = and i288 %lshr_ln214_14, %lshr_ln214_15

]]></Node>
<StgValue><ssdm name="and_ln214_6"/></StgValue>
</operation>

<operation id="788" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="8" op_0_bw="288">
<![CDATA[
hls_label_28:181  %trunc_ln214_9 = trunc i288 %and_ln214_6 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln214_9"/></StgValue>
</operation>

<operation id="789" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="9" op_0_bw="5">
<![CDATA[
hls_label_28:182  %zext_ln214_9_cast140 = zext i5 %empty_46 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214_9_cast140"/></StgValue>
</operation>

<operation id="790" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
hls_label_28:183  %p_shl7 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %empty_46, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="791" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="9" op_0_bw="8">
<![CDATA[
hls_label_28:184  %p_shl111_cast = zext i8 %p_shl7 to i9

]]></Node>
<StgValue><ssdm name="p_shl111_cast"/></StgValue>
</operation>

<operation id="792" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:185  %empty_60 = add i9 %zext_ln214_9_cast140, %p_shl111_cast

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="793" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="288" op_0_bw="9">
<![CDATA[
hls_label_28:186  %zext_ln214_23 = zext i9 %empty_60 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_23"/></StgValue>
</operation>

<operation id="794" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_28:187  %lshr_ln214_16 = lshr i288 %buf2_V_load, %zext_ln214_23

]]></Node>
<StgValue><ssdm name="lshr_ln214_16"/></StgValue>
</operation>

<operation id="795" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="8" op_0_bw="288">
<![CDATA[
hls_label_28:188  %trunc_ln214_10 = trunc i288 %lshr_ln214_16 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln214_10"/></StgValue>
</operation>

<operation id="796" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_28:189  %or_ln214_8 = or i5 %shl_ln2, 10

]]></Node>
<StgValue><ssdm name="or_ln214_8"/></StgValue>
</operation>

<operation id="797" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="9" op_0_bw="5">
<![CDATA[
hls_label_28:190  %zext_ln214_10_cast13 = zext i5 %or_ln214_8 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214_10_cast13"/></StgValue>
</operation>

<operation id="798" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
hls_label_28:191  %p_shl8 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_8, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="799" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="9" op_0_bw="8">
<![CDATA[
hls_label_28:192  %p_shl110_cast = zext i8 %p_shl8 to i9

]]></Node>
<StgValue><ssdm name="p_shl110_cast"/></StgValue>
</operation>

<operation id="800" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:193  %empty_61 = add i9 %zext_ln214_10_cast13, %p_shl110_cast

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="801" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="288" op_0_bw="9">
<![CDATA[
hls_label_28:194  %zext_ln214_24 = zext i9 %empty_61 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_24"/></StgValue>
</operation>

<operation id="802" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_28:195  %lshr_ln214_17 = lshr i288 %buf2_V_load, %zext_ln214_24

]]></Node>
<StgValue><ssdm name="lshr_ln214_17"/></StgValue>
</operation>

<operation id="803" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="8" op_0_bw="288">
<![CDATA[
hls_label_28:196  %trunc_ln214_11 = trunc i288 %lshr_ln214_17 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln214_11"/></StgValue>
</operation>

<operation id="804" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_28:197  %or_ln214_9 = or i5 %shl_ln2, 11

]]></Node>
<StgValue><ssdm name="or_ln214_9"/></StgValue>
</operation>

<operation id="805" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="9" op_0_bw="5">
<![CDATA[
hls_label_28:198  %zext_ln214_11_cast13 = zext i5 %or_ln214_9 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214_11_cast13"/></StgValue>
</operation>

<operation id="806" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
hls_label_28:199  %p_shl9 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_9, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="807" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="9" op_0_bw="8">
<![CDATA[
hls_label_28:200  %p_shl109_cast = zext i8 %p_shl9 to i9

]]></Node>
<StgValue><ssdm name="p_shl109_cast"/></StgValue>
</operation>

<operation id="808" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:201  %empty_62 = add i9 %zext_ln214_11_cast13, %p_shl109_cast

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="809" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="288" op_0_bw="9">
<![CDATA[
hls_label_28:202  %zext_ln214_25 = zext i9 %empty_62 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_25"/></StgValue>
</operation>

<operation id="810" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_28:203  %lshr_ln214_18 = lshr i288 %buf2_V_load, %zext_ln214_25

]]></Node>
<StgValue><ssdm name="lshr_ln214_18"/></StgValue>
</operation>

<operation id="811" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="8" op_0_bw="288">
<![CDATA[
hls_label_28:204  %trunc_ln214_12 = trunc i288 %lshr_ln214_18 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln214_12"/></StgValue>
</operation>

<operation id="812" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_28:205  %or_ln214_10 = or i5 %shl_ln2, 12

]]></Node>
<StgValue><ssdm name="or_ln214_10"/></StgValue>
</operation>

<operation id="813" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_28:206  %tmp_385 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %or_ln214_10, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="814" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
hls_label_28:207  %tmp_386 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_385, i5 %or_ln214_10)

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="815" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="9" op_0_bw="8">
<![CDATA[
hls_label_28:208  %empty_63 = zext i8 %tmp_386 to i9

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="816" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="10" op_0_bw="8">
<![CDATA[
hls_label_28:209  %p_cast130 = zext i8 %tmp_386 to i10

]]></Node>
<StgValue><ssdm name="p_cast130"/></StgValue>
</operation>

<operation id="817" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:210  %empty_64 = add i9 %empty_63, 8

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="818" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="10" op_0_bw="9">
<![CDATA[
hls_label_28:211  %p_cast129 = zext i9 %empty_64 to i10

]]></Node>
<StgValue><ssdm name="p_cast129"/></StgValue>
</operation>

<operation id="819" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_28:212  %icmp_ln214_7 = icmp ugt i10 %p_cast130, %p_cast129

]]></Node>
<StgValue><ssdm name="icmp_ln214_7"/></StgValue>
</operation>

<operation id="820" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="9" op_0_bw="8">
<![CDATA[
hls_label_28:213  %zext_ln214_26 = zext i8 %tmp_386 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214_26"/></StgValue>
</operation>

<operation id="821" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="288" op_0_bw="288" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_28:214  %tmp_544 = call i288 @llvm.part.select.i288(i288 %buf2_V_load, i32 287, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_544"/></StgValue>
</operation>

<operation id="822" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:215  %sub_ln214_28 = sub i9 %zext_ln214_26, %empty_64

]]></Node>
<StgValue><ssdm name="sub_ln214_28"/></StgValue>
</operation>

<operation id="823" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:216  %sub_ln214_29 = sub i9 -225, %zext_ln214_26

]]></Node>
<StgValue><ssdm name="sub_ln214_29"/></StgValue>
</operation>

<operation id="824" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:217  %sub_ln214_30 = sub i9 %empty_64, %zext_ln214_26

]]></Node>
<StgValue><ssdm name="sub_ln214_30"/></StgValue>
</operation>

<operation id="825" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_28:218  %select_ln214_21 = select i1 %icmp_ln214_7, i9 %sub_ln214_28, i9 %sub_ln214_30

]]></Node>
<StgValue><ssdm name="select_ln214_21"/></StgValue>
</operation>

<operation id="826" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="288" op_0_bw="1" op_1_bw="288" op_2_bw="288">
<![CDATA[
hls_label_28:219  %select_ln214_22 = select i1 %icmp_ln214_7, i288 %tmp_544, i288 %buf2_V_load

]]></Node>
<StgValue><ssdm name="select_ln214_22"/></StgValue>
</operation>

<operation id="827" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_28:220  %select_ln214_23 = select i1 %icmp_ln214_7, i9 %sub_ln214_29, i9 %zext_ln214_26

]]></Node>
<StgValue><ssdm name="select_ln214_23"/></StgValue>
</operation>

<operation id="828" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:221  %sub_ln214_31 = sub i9 -225, %select_ln214_21

]]></Node>
<StgValue><ssdm name="sub_ln214_31"/></StgValue>
</operation>

<operation id="829" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="288" op_0_bw="9">
<![CDATA[
hls_label_28:222  %zext_ln214_27 = zext i9 %select_ln214_23 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_27"/></StgValue>
</operation>

<operation id="830" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="288" op_0_bw="9">
<![CDATA[
hls_label_28:223  %zext_ln214_28 = zext i9 %sub_ln214_31 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_28"/></StgValue>
</operation>

<operation id="831" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_28:224  %lshr_ln214_19 = lshr i288 %select_ln214_22, %zext_ln214_27

]]></Node>
<StgValue><ssdm name="lshr_ln214_19"/></StgValue>
</operation>

<operation id="832" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_28:225  %lshr_ln214_20 = lshr i288 -1, %zext_ln214_28

]]></Node>
<StgValue><ssdm name="lshr_ln214_20"/></StgValue>
</operation>

<operation id="833" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_28:226  %and_ln214_7 = and i288 %lshr_ln214_19, %lshr_ln214_20

]]></Node>
<StgValue><ssdm name="and_ln214_7"/></StgValue>
</operation>

<operation id="834" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="8" op_0_bw="288">
<![CDATA[
hls_label_28:227  %trunc_ln214_13 = trunc i288 %and_ln214_7 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln214_13"/></StgValue>
</operation>

<operation id="835" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="9" op_0_bw="5">
<![CDATA[
hls_label_28:228  %zext_ln214_13_cast12 = zext i5 %empty_52 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214_13_cast12"/></StgValue>
</operation>

<operation id="836" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
hls_label_28:229  %p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %empty_52, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="837" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="9" op_0_bw="8">
<![CDATA[
hls_label_28:230  %p_shl107_cast = zext i8 %p_shl to i9

]]></Node>
<StgValue><ssdm name="p_shl107_cast"/></StgValue>
</operation>

<operation id="838" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:231  %empty_65 = add i9 %zext_ln214_13_cast12, %p_shl107_cast

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="839" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="288" op_0_bw="9">
<![CDATA[
hls_label_28:232  %zext_ln214_29 = zext i9 %empty_65 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_29"/></StgValue>
</operation>

<operation id="840" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_28:233  %lshr_ln214_21 = lshr i288 %buf2_V_load, %zext_ln214_29

]]></Node>
<StgValue><ssdm name="lshr_ln214_21"/></StgValue>
</operation>

<operation id="841" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="8" op_0_bw="288">
<![CDATA[
hls_label_28:234  %trunc_ln214_14 = trunc i288 %lshr_ln214_21 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln214_14"/></StgValue>
</operation>

<operation id="842" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_28:235  %or_ln214_11 = or i5 %shl_ln2, 14

]]></Node>
<StgValue><ssdm name="or_ln214_11"/></StgValue>
</operation>

<operation id="843" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="9" op_0_bw="5">
<![CDATA[
hls_label_28:236  %zext_ln214_14_cast12 = zext i5 %or_ln214_11 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214_14_cast12"/></StgValue>
</operation>

<operation id="844" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
hls_label_28:237  %p_shl1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_11, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="845" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="9" op_0_bw="8">
<![CDATA[
hls_label_28:238  %p_shl106_cast = zext i8 %p_shl1 to i9

]]></Node>
<StgValue><ssdm name="p_shl106_cast"/></StgValue>
</operation>

<operation id="846" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:239  %empty_66 = add i9 %zext_ln214_14_cast12, %p_shl106_cast

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="847" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="288" op_0_bw="9">
<![CDATA[
hls_label_28:240  %zext_ln214_30 = zext i9 %empty_66 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_30"/></StgValue>
</operation>

<operation id="848" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_28:241  %lshr_ln214_22 = lshr i288 %buf2_V_load, %zext_ln214_30

]]></Node>
<StgValue><ssdm name="lshr_ln214_22"/></StgValue>
</operation>

<operation id="849" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="8" op_0_bw="288">
<![CDATA[
hls_label_28:242  %trunc_ln214_15 = trunc i288 %lshr_ln214_22 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln214_15"/></StgValue>
</operation>

<operation id="850" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_28:243  %or_ln214_12 = or i5 %shl_ln2, 15

]]></Node>
<StgValue><ssdm name="or_ln214_12"/></StgValue>
</operation>

<operation id="851" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="9" op_0_bw="5">
<![CDATA[
hls_label_28:244  %zext_ln214_15_cast12 = zext i5 %or_ln214_12 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214_15_cast12"/></StgValue>
</operation>

<operation id="852" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
hls_label_28:245  %p_shl2 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_12, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="853" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="9" op_0_bw="8">
<![CDATA[
hls_label_28:246  %p_shl105_cast = zext i8 %p_shl2 to i9

]]></Node>
<StgValue><ssdm name="p_shl105_cast"/></StgValue>
</operation>

<operation id="854" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_28:247  %empty_67 = add i9 %zext_ln214_15_cast12, %p_shl105_cast

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="855" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="288" op_0_bw="9">
<![CDATA[
hls_label_28:248  %zext_ln214_31 = zext i9 %empty_67 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_31"/></StgValue>
</operation>

<operation id="856" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_28:249  %lshr_ln214_23 = lshr i288 %buf2_V_load, %zext_ln214_31

]]></Node>
<StgValue><ssdm name="lshr_ln214_23"/></StgValue>
</operation>

<operation id="857" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="8" op_0_bw="288">
<![CDATA[
hls_label_28:250  %trunc_ln214_16 = trunc i288 %lshr_ln214_23 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln214_16"/></StgValue>
</operation>

<operation id="858" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="128" op_0_bw="128" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
hls_label_28:251  %tmp_369 = call i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8(i8 %trunc_ln214_16, i8 %trunc_ln214_15, i8 %trunc_ln214_14, i8 %trunc_ln214_13, i8 %trunc_ln214_12, i8 %trunc_ln214_11, i8 %trunc_ln214_10, i8 %trunc_ln214_9, i8 %trunc_ln214_8, i8 %trunc_ln214_7, i8 %trunc_ln214_6, i8 %trunc_ln214_5, i8 %trunc_ln214_4, i8 %trunc_ln214_3, i8 %trunc_ln214_2, i8 %trunc_ln214_1)

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="859" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="169" op_0_bw="169" op_1_bw="169" op_2_bw="128" op_3_bw="32" op_4_bw="32">
<![CDATA[
hls_label_28:252  %p_Result_30_s = call i169 @_ssdm_op_PartSet.i169.i169.i128.i32.i32(i169 %p_0106_1_load, i128 %tmp_369, i32 0, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_30_s"/></StgValue>
</operation>

<operation id="860" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="176" op_0_bw="169">
<![CDATA[
hls_label_28:253  %zext_ln332 = zext i169 %p_Result_30_s to i176

]]></Node>
<StgValue><ssdm name="zext_ln332"/></StgValue>
</operation>

<operation id="861" st_id="39" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="0" op_1_bw="176" op_2_bw="176">
<![CDATA[
hls_label_28:254  call void @_ssdm_op_Write.axis.volatile.i176P(i176* %sw0out_V, i176 %zext_ln332)

]]></Node>
<StgValue><ssdm name="write_ln434"/></StgValue>
</operation>

<operation id="862" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="169" op_1_bw="169" op_2_bw="169">
<![CDATA[
hls_label_28:257  store i169 %p_Result_30_s, i169* %p_0106_1

]]></Node>
<StgValue><ssdm name="store_ln426"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="863" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_28:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 50176, i64 50176, i64 50176)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="864" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_28:7  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str45)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="865" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_28:8  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln427"/></StgValue>
</operation>

<operation id="866" st_id="40" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="0" op_1_bw="176" op_2_bw="176">
<![CDATA[
hls_label_28:254  call void @_ssdm_op_Write.axis.volatile.i176P(i176* %sw0out_V, i176 %zext_ln332)

]]></Node>
<StgValue><ssdm name="write_ln434"/></StgValue>
</operation>

<operation id="867" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_28:255  %empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str45, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="868" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="0">
<![CDATA[
hls_label_28:258  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln426"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="869" st_id="41" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %stopt_V, i8 1)

]]></Node>
<StgValue><ssdm name="write_ln438"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="870" st_id="42" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %stopt_V, i8 1)

]]></Node>
<StgValue><ssdm name="write_ln438"/></StgValue>
</operation>

<operation id="871" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln440"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
