#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x627090436480 .scope module, "SCICA_CORDIC_wrapper" "SCICA_CORDIC_wrapper" 2 22;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 2 "scica_stage_in";
    .port_info 3 /INPUT 1 "evd_cordic_vec_en";
    .port_info 4 /INPUT 16 "evd_cordic_vec_xin";
    .port_info 5 /INPUT 16 "evd_cordic_vec_yin";
    .port_info 6 /INPUT 1 "evd_cordic_vec_angle_calc_en";
    .port_info 7 /INPUT 1 "evd_cordic_rot1_en";
    .port_info 8 /INPUT 16 "evd_cordic_rot1_xin";
    .port_info 9 /INPUT 16 "evd_cordic_rot1_yin";
    .port_info 10 /INPUT 1 "evd_cordic_rot1_angle_microRot_n";
    .port_info 11 /INPUT 16 "evd_cordic_rot1_angle_in";
    .port_info 12 /INPUT 1 "evd_cordic_rot2_en";
    .port_info 13 /INPUT 16 "evd_cordic_rot2_xin";
    .port_info 14 /INPUT 16 "evd_cordic_rot2_yin";
    .port_info 15 /INPUT 1 "evd_cordic_rot2_angle_microRot_n";
    .port_info 16 /INPUT 1 "ica_cordic_vec_en";
    .port_info 17 /INPUT 16 "ica_cordic_vec_xin";
    .port_info 18 /INPUT 16 "ica_cordic_vec_yin";
    .port_info 19 /INPUT 1 "ica_cordic_vec_angle_calc_en";
    .port_info 20 /INPUT 1 "ica_cordic_rot1_en";
    .port_info 21 /INPUT 16 "ica_cordic_rot1_xin";
    .port_info 22 /INPUT 16 "ica_cordic_rot1_yin";
    .port_info 23 /INPUT 16 "ica_cordic_rot1_angle_in";
    .port_info 24 /INPUT 1 "ica_cordic_rot1_angle_microRot_n";
    .port_info 25 /INPUT 16 "ica_cordic_rot1_microRot_ext_in";
    .port_info 26 /INPUT 1 "ica_cordic_rot1_microRot_ext_vld";
    .port_info 27 /INPUT 2 "ica_cordic_rot1_quad_in";
    .port_info 28 /INPUT 1 "ica_cordic_rot2_en";
    .port_info 29 /INPUT 16 "ica_cordic_rot2_xin";
    .port_info 30 /INPUT 16 "ica_cordic_rot2_yin";
    .port_info 31 /INPUT 2 "ica_cordic_rot2_quad_in";
    .port_info 32 /INPUT 16 "ica_cordic_rot2_microRot_in";
    .port_info 33 /INPUT 1 "fft_cordic_rot_en";
    .port_info 34 /INPUT 16 "fft_cordic_rot_xin";
    .port_info 35 /INPUT 16 "fft_cordic_rot_yin";
    .port_info 36 /INPUT 16 "fft_cordic_rot_angle_in";
    .port_info 37 /INPUT 1 "kmeans_cordic_vec_en";
    .port_info 38 /INPUT 16 "kmeans_cordic_vec_xin";
    .port_info 39 /INPUT 16 "kmeans_cordic_vec_yin";
    .port_info 40 /OUTPUT 1 "cordic_vec_opvld";
    .port_info 41 /OUTPUT 16 "cordic_vec_xout";
    .port_info 42 /OUTPUT 16 "cordic_vec_microRot_out";
    .port_info 43 /OUTPUT 2 "cordic_vec_quad_out";
    .port_info 44 /OUTPUT 1 "cordic_vec_microRot_out_start";
    .port_info 45 /OUTPUT 16 "cordic_vec_angle_out";
    .port_info 46 /OUTPUT 1 "cordic_rot1_opvld";
    .port_info 47 /OUTPUT 16 "cordic_rot1_xout";
    .port_info 48 /OUTPUT 16 "cordic_rot1_yout";
    .port_info 49 /OUTPUT 1 "cordic_rot2_opvld";
    .port_info 50 /OUTPUT 16 "cordic_rot2_xout";
    .port_info 51 /OUTPUT 16 "cordic_rot2_yout";
P_0x6270904c0140 .param/l "ANGLE_WIDTH" 0 2 25, +C4<00000000000000000000000000010000>;
P_0x6270904c0180 .param/l "CORDIC_STAGES" 0 2 26, +C4<00000000000000000000000000010000>;
P_0x6270904c01c0 .param/l "CORDIC_WIDTH" 0 2 24, +C4<00000000000000000000000000010110>;
P_0x6270904c0200 .param/l "DATA_WIDTH" 0 2 23, +C4<00000000000000000000000000010000>;
o0x7d24898a9228 .functor BUFZ 1, C4<z>; HiZ drive
v0x6270904dbd60_0 .net "clk", 0 0, o0x7d24898a9228;  0 drivers
v0x6270904dbe00_0 .var/s "cordic_rot1_angle_in", 15 0;
v0x6270904dbea0_0 .var "cordic_rot1_angle_microRot_n", 0 0;
v0x6270904dbf40_0 .var "cordic_rot1_en", 0 0;
v0x6270904dbfe0_0 .var "cordic_rot1_microRot_ext_in", 15 0;
v0x6270904dc080_0 .var "cordic_rot1_microRot_ext_vld", 0 0;
v0x6270904dc120_0 .net "cordic_rot1_opvld", 0 0, L_0x627090562c60;  1 drivers
v0x6270904dc1c0_0 .var "cordic_rot1_quad_in", 1 0;
v0x6270904dc260_0 .var/s "cordic_rot1_xin", 15 0;
v0x6270904dc390_0 .net/s "cordic_rot1_xout", 15 0, L_0x627090562b50;  1 drivers
v0x6270904dc430_0 .var/s "cordic_rot1_yin", 15 0;
v0x6270904dc4d0_0 .net/s "cordic_rot1_yout", 15 0, L_0x627090562bf0;  1 drivers
v0x6270904dc570_0 .var/s "cordic_rot2_angle_in", 15 0;
v0x6270904dc610_0 .var "cordic_rot2_angle_microRot_n", 0 0;
v0x6270904dc6b0_0 .var "cordic_rot2_en", 0 0;
v0x6270904dc7e0_0 .var "cordic_rot2_microRot_in", 15 0;
v0x6270904dc880_0 .net "cordic_rot2_opvld", 0 0, L_0x627090588ab0;  1 drivers
v0x6270904dc920_0 .var "cordic_rot2_quad_in", 1 0;
v0x6270904dc9c0_0 .var/s "cordic_rot2_xin", 15 0;
v0x6270904dca60_0 .net/s "cordic_rot2_xout", 15 0, L_0x627090588900;  1 drivers
v0x6270904dcb00_0 .var/s "cordic_rot2_yin", 15 0;
v0x6270904dcba0_0 .net/s "cordic_rot2_yout", 15 0, L_0x6270905889f0;  1 drivers
v0x6270904dcc40_0 .var "cordic_vec_angle_calc_en", 0 0;
v0x6270904dcce0_0 .net/s "cordic_vec_angle_out", 15 0, v0x6270904b6b10_0;  1 drivers
v0x6270904dcd80_0 .var "cordic_vec_en", 0 0;
v0x6270904dce20_0 .net "cordic_vec_microRot_out", 15 0, L_0x627090569920;  1 drivers
v0x6270904dcec0_0 .net "cordic_vec_microRot_out_start", 0 0, v0x62709048ab30_0;  1 drivers
v0x6270904dcf60_0 .net "cordic_vec_opvld", 0 0, L_0x62709057b340;  1 drivers
v0x6270904dd000_0 .net "cordic_vec_quad_out", 1 0, L_0x627090567670;  1 drivers
v0x6270904dd130_0 .var/s "cordic_vec_xin", 15 0;
v0x6270904dd1d0_0 .net/s "cordic_vec_xout", 15 0, L_0x62709057b230;  1 drivers
v0x6270904dd270_0 .var/s "cordic_vec_yin", 15 0;
o0x7d24898b9f68 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x6270904dd310_0 .net/s "evd_cordic_rot1_angle_in", 15 0, o0x7d24898b9f68;  0 drivers
o0x7d24898b9f98 .functor BUFZ 1, C4<z>; HiZ drive
v0x6270904dd5c0_0 .net "evd_cordic_rot1_angle_microRot_n", 0 0, o0x7d24898b9f98;  0 drivers
o0x7d24898b9fc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x6270904dd660_0 .net "evd_cordic_rot1_en", 0 0, o0x7d24898b9fc8;  0 drivers
o0x7d24898b9ff8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x6270904dd700_0 .net/s "evd_cordic_rot1_xin", 15 0, o0x7d24898b9ff8;  0 drivers
o0x7d24898ba028 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x6270904dd7a0_0 .net/s "evd_cordic_rot1_yin", 15 0, o0x7d24898ba028;  0 drivers
o0x7d24898ba058 .functor BUFZ 1, C4<z>; HiZ drive
v0x6270904dd840_0 .net "evd_cordic_rot2_angle_microRot_n", 0 0, o0x7d24898ba058;  0 drivers
o0x7d24898ba088 .functor BUFZ 1, C4<z>; HiZ drive
v0x6270904dd8e0_0 .net "evd_cordic_rot2_en", 0 0, o0x7d24898ba088;  0 drivers
o0x7d24898ba0b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x6270904dd980_0 .net/s "evd_cordic_rot2_xin", 15 0, o0x7d24898ba0b8;  0 drivers
o0x7d24898ba0e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x6270904dda20_0 .net/s "evd_cordic_rot2_yin", 15 0, o0x7d24898ba0e8;  0 drivers
o0x7d24898ba118 .functor BUFZ 1, C4<z>; HiZ drive
v0x6270904ddac0_0 .net "evd_cordic_vec_angle_calc_en", 0 0, o0x7d24898ba118;  0 drivers
o0x7d24898ba148 .functor BUFZ 1, C4<z>; HiZ drive
v0x6270904ddb60_0 .net "evd_cordic_vec_en", 0 0, o0x7d24898ba148;  0 drivers
o0x7d24898ba178 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x6270904ddc00_0 .net/s "evd_cordic_vec_xin", 15 0, o0x7d24898ba178;  0 drivers
o0x7d24898ba1a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x6270904ddca0_0 .net/s "evd_cordic_vec_yin", 15 0, o0x7d24898ba1a8;  0 drivers
o0x7d24898ba1d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x6270904ddd40_0 .net/s "fft_cordic_rot_angle_in", 15 0, o0x7d24898ba1d8;  0 drivers
o0x7d24898ba208 .functor BUFZ 1, C4<z>; HiZ drive
v0x6270904ddde0_0 .net "fft_cordic_rot_en", 0 0, o0x7d24898ba208;  0 drivers
o0x7d24898ba238 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x6270904dde80_0 .net/s "fft_cordic_rot_xin", 15 0, o0x7d24898ba238;  0 drivers
o0x7d24898ba268 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x6270904ddf20_0 .net/s "fft_cordic_rot_yin", 15 0, o0x7d24898ba268;  0 drivers
o0x7d24898ba298 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x6270904ddfc0_0 .net/s "ica_cordic_rot1_angle_in", 15 0, o0x7d24898ba298;  0 drivers
o0x7d24898ba2c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x6270904de060_0 .net "ica_cordic_rot1_angle_microRot_n", 0 0, o0x7d24898ba2c8;  0 drivers
o0x7d24898ba2f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x6270904de100_0 .net "ica_cordic_rot1_en", 0 0, o0x7d24898ba2f8;  0 drivers
o0x7d24898ba328 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x6270904de1a0_0 .net "ica_cordic_rot1_microRot_ext_in", 15 0, o0x7d24898ba328;  0 drivers
o0x7d24898ba358 .functor BUFZ 1, C4<z>; HiZ drive
v0x6270904de240_0 .net "ica_cordic_rot1_microRot_ext_vld", 0 0, o0x7d24898ba358;  0 drivers
o0x7d24898ba388 .functor BUFZ 2, C4<zz>; HiZ drive
v0x6270904de2e0_0 .net "ica_cordic_rot1_quad_in", 1 0, o0x7d24898ba388;  0 drivers
o0x7d24898ba3b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x6270904de380_0 .net/s "ica_cordic_rot1_xin", 15 0, o0x7d24898ba3b8;  0 drivers
o0x7d24898ba3e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x6270904de420_0 .net/s "ica_cordic_rot1_yin", 15 0, o0x7d24898ba3e8;  0 drivers
o0x7d24898ba418 .functor BUFZ 1, C4<z>; HiZ drive
v0x6270904de4c0_0 .net "ica_cordic_rot2_en", 0 0, o0x7d24898ba418;  0 drivers
o0x7d24898ba448 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x6270904de560_0 .net "ica_cordic_rot2_microRot_in", 15 0, o0x7d24898ba448;  0 drivers
o0x7d24898ba478 .functor BUFZ 2, C4<zz>; HiZ drive
v0x6270904de600_0 .net "ica_cordic_rot2_quad_in", 1 0, o0x7d24898ba478;  0 drivers
o0x7d24898ba4a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x6270904de6a0_0 .net/s "ica_cordic_rot2_xin", 15 0, o0x7d24898ba4a8;  0 drivers
o0x7d24898ba4d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x6270904de740_0 .net/s "ica_cordic_rot2_yin", 15 0, o0x7d24898ba4d8;  0 drivers
o0x7d24898ba508 .functor BUFZ 1, C4<z>; HiZ drive
v0x6270904de7e0_0 .net "ica_cordic_vec_angle_calc_en", 0 0, o0x7d24898ba508;  0 drivers
o0x7d24898ba538 .functor BUFZ 1, C4<z>; HiZ drive
v0x6270904de880_0 .net "ica_cordic_vec_en", 0 0, o0x7d24898ba538;  0 drivers
o0x7d24898ba568 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x6270904de920_0 .net/s "ica_cordic_vec_xin", 15 0, o0x7d24898ba568;  0 drivers
o0x7d24898ba598 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x6270904dedd0_0 .net/s "ica_cordic_vec_yin", 15 0, o0x7d24898ba598;  0 drivers
o0x7d24898ba5c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x6270904dee70_0 .net "kmeans_cordic_vec_en", 0 0, o0x7d24898ba5c8;  0 drivers
o0x7d24898ba5f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x6270904def10_0 .net/s "kmeans_cordic_vec_xin", 15 0, o0x7d24898ba5f8;  0 drivers
o0x7d24898ba628 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x6270904defb0_0 .net/s "kmeans_cordic_vec_yin", 15 0, o0x7d24898ba628;  0 drivers
o0x7d24898a92e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x6270904df050_0 .net "nreset", 0 0, o0x7d24898a92e8;  0 drivers
o0x7d24898ba658 .functor BUFZ 2, C4<zz>; HiZ drive
v0x6270904df0f0_0 .net "scica_stage_in", 1 0, o0x7d24898ba658;  0 drivers
S_0x627090410470 .scope module, "CORDIC1" "CORDIC_doubly_pipe_top" 2 280, 3 26 0, S_0x627090436480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "cordic_vec_en";
    .port_info 3 /INPUT 16 "cordic_vec_xin";
    .port_info 4 /INPUT 16 "cordic_vec_yin";
    .port_info 5 /INPUT 1 "cordic_vec_angle_calc_en";
    .port_info 6 /INPUT 1 "cordic_rot_en";
    .port_info 7 /INPUT 16 "cordic_rot_xin";
    .port_info 8 /INPUT 16 "cordic_rot_yin";
    .port_info 9 /INPUT 1 "cordic_rot_angle_microRot_n";
    .port_info 10 /INPUT 16 "cordic_rot_angle_in";
    .port_info 11 /INPUT 16 "cordic_rot_microRot_ext_in";
    .port_info 12 /INPUT 1 "cordic_rot_microRot_ext_vld";
    .port_info 13 /INPUT 2 "cordic_rot_quad_in";
    .port_info 14 /OUTPUT 1 "cordic_vec_opvld";
    .port_info 15 /OUTPUT 16 "cordic_vec_xout";
    .port_info 16 /OUTPUT 2 "vec_quad";
    .port_info 17 /OUTPUT 16 "vec_angle_out";
    .port_info 18 /OUTPUT 16 "vec_microRot_dir";
    .port_info 19 /OUTPUT 1 "vec_microRot_out_start";
    .port_info 20 /OUTPUT 1 "cordic_rot_opvld";
    .port_info 21 /OUTPUT 16 "cordic_rot_xout";
    .port_info 22 /OUTPUT 16 "cordic_rot_yout";
P_0x6270904d0f30 .param/l "ANGLE_WIDTH" 0 3 29, +C4<00000000000000000000000000010000>;
P_0x6270904d0f70 .param/l "CORDIC_STAGES" 0 3 30, +C4<00000000000000000000000000010000>;
P_0x6270904d0fb0 .param/l "CORDIC_WIDTH" 0 3 28, +C4<00000000000000000000000000010110>;
P_0x6270904d0ff0 .param/l "DATA_WIDTH" 0 3 27, +C4<00000000000000000000000000010000>;
v0x62709047ac10_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x62709047acd0_0 .net/s "cordic_rot_angle_in", 15 0, v0x6270904dbe00_0;  1 drivers
v0x627090468a10_0 .net "cordic_rot_angle_microRot_n", 0 0, v0x6270904dbea0_0;  1 drivers
v0x627090468ab0_0 .net "cordic_rot_en", 0 0, v0x6270904dbf40_0;  1 drivers
v0x627090468690_0 .net "cordic_rot_microRot", 15 0, L_0x627090554770;  1 drivers
v0x627090465840_0 .net "cordic_rot_microRot_ext_in", 15 0, v0x6270904dbfe0_0;  1 drivers
v0x6270904658e0_0 .var "cordic_rot_microRot_ext_r", 15 0;
v0x6270904b5100_0 .net "cordic_rot_microRot_ext_vld", 0 0, v0x6270904dc080_0;  1 drivers
v0x6270904b51a0_0 .var "cordic_rot_microRot_ext_vld_r", 15 0;
v0x6270902e2c90_0 .net "cordic_rot_opvld", 0 0, L_0x627090562c60;  alias, 1 drivers
v0x6270902e2d30_0 .net "cordic_rot_quad_in", 1 0, v0x6270904dc1c0_0;  1 drivers
v0x6270902de980_0 .net/s "cordic_rot_xin", 15 0, v0x6270904dc260_0;  1 drivers
v0x6270902dea40_0 .net/s "cordic_rot_xout", 15 0, L_0x627090562b50;  alias, 1 drivers
v0x6270902bdd40_0 .net/s "cordic_rot_yin", 15 0, v0x6270904dc430_0;  1 drivers
v0x6270902d6f40_0 .net/s "cordic_rot_yout", 15 0, L_0x627090562bf0;  alias, 1 drivers
v0x6270902d6fe0_0 .net "cordic_vec_angle_calc_en", 0 0, v0x6270904dcc40_0;  1 drivers
v0x6270902d2c50_0 .net "cordic_vec_en", 0 0, v0x6270904dcd80_0;  1 drivers
v0x6270902d2cf0_0 .net "cordic_vec_opvld", 0 0, L_0x62709057b340;  alias, 1 drivers
v0x6270902ca670_0 .net/s "cordic_vec_xin", 15 0, v0x6270904dd130_0;  1 drivers
v0x6270902ca710_0 .net/s "cordic_vec_xout", 15 0, L_0x62709057b230;  alias, 1 drivers
v0x6270902c6380_0 .net/s "cordic_vec_yin", 15 0, v0x6270904dd270_0;  1 drivers
v0x6270902c2090_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x6270902c2130_0 .net "rot_quad", 1 0, L_0x6270905555c0;  1 drivers
v0x6270903319a0_0 .net/s "vec_angle_out", 15 0, v0x6270904b6b10_0;  alias, 1 drivers
v0x627090331080_0 .net "vec_microRot_dir", 15 0, L_0x627090569920;  alias, 1 drivers
v0x6270902f38d0_0 .net "vec_microRot_out_start", 0 0, v0x62709048ab30_0;  alias, 1 drivers
v0x6270902ef5c0_0 .net "vec_quad", 1 0, L_0x627090567670;  alias, 1 drivers
L_0x62709054db60 .part v0x6270904dbfe0_0, 0, 1;
L_0x62709054dc50 .part L_0x627090569920, 0, 1;
L_0x62709054dec0 .part v0x6270904b51a0_0, 0, 1;
L_0x62709054e190 .part v0x6270904dbfe0_0, 1, 1;
L_0x62709054e260 .part L_0x627090569920, 1, 1;
L_0x62709054e4c0 .part v0x6270904b51a0_0, 1, 1;
L_0x62709054e860 .part v0x6270904dbfe0_0, 2, 1;
L_0x62709054e990 .part L_0x627090569920, 2, 1;
L_0x62709054ebc0 .part v0x6270904b51a0_0, 2, 1;
L_0x62709054eee0 .part v0x6270904dbfe0_0, 3, 1;
L_0x62709054efe0 .part L_0x627090569920, 3, 1;
L_0x62709054f1c0 .part v0x6270904b51a0_0, 3, 1;
L_0x62709054f540 .part v0x6270904dbfe0_0, 4, 1;
L_0x62709054f5e0 .part L_0x627090569920, 4, 1;
L_0x62709054f9a0 .part v0x6270904b51a0_0, 4, 1;
L_0x62709054fc70 .part v0x6270904dbfe0_0, 5, 1;
L_0x62709054fda0 .part L_0x627090569920, 5, 1;
L_0x62709054ffd0 .part v0x6270904b51a0_0, 5, 1;
L_0x627090550450 .part v0x6270904dbfe0_0, 6, 1;
L_0x627090550600 .part L_0x627090569920, 6, 1;
L_0x627090550870 .part v0x6270904b51a0_0, 6, 1;
L_0x627090550af0 .part v0x6270904dbfe0_0, 7, 1;
L_0x627090550c50 .part L_0x627090569920, 7, 1;
L_0x627090550eb0 .part v0x6270904b51a0_0, 7, 1;
L_0x627090551360 .part v0x6270904dbfe0_0, 8, 1;
L_0x627090551400 .part L_0x627090569920, 8, 1;
L_0x627090551740 .part v0x6270904b51a0_0, 8, 1;
L_0x627090551a10 .part v0x6270904dbfe0_0, 9, 1;
L_0x627090551ba0 .part L_0x627090569920, 9, 1;
L_0x627090551e00 .part v0x6270904b51a0_0, 9, 1;
L_0x6270905521d0 .part v0x6270904dbfe0_0, 10, 1;
L_0x627090552270 .part L_0x627090569920, 10, 1;
L_0x6270905525e0 .part v0x6270904b51a0_0, 10, 1;
L_0x6270905528b0 .part v0x6270904dbfe0_0, 11, 1;
L_0x627090552a70 .part L_0x627090569920, 11, 1;
L_0x627090552cd0 .part v0x6270904b51a0_0, 11, 1;
L_0x627090552fe0 .part v0x6270904dbfe0_0, 12, 1;
L_0x627090553080 .part L_0x627090569920, 12, 1;
L_0x6270905533f0 .part v0x6270904b51a0_0, 12, 1;
L_0x6270905536c0 .part v0x6270904dbfe0_0, 13, 1;
L_0x6270905538b0 .part L_0x627090569920, 13, 1;
L_0x627090553ae0 .part v0x6270904b51a0_0, 13, 1;
L_0x627090554120 .part v0x6270904dbfe0_0, 14, 1;
L_0x6270905543d0 .part L_0x627090569920, 14, 1;
LS_0x627090554770_0_0 .concat8 [ 1 1 1 1], L_0x62709054dd80, L_0x62709054e300, L_0x62709054ea80, L_0x62709054f080;
LS_0x627090554770_0_4 .concat8 [ 1 1 1 1], L_0x62709054f810, L_0x62709054fe40, L_0x627090550070, L_0x627090550cf0;
LS_0x627090554770_0_8 .concat8 [ 1 1 1 1], L_0x627090551580, L_0x627090551c40, L_0x627090552420, L_0x627090552b10;
LS_0x627090554770_0_12 .concat8 [ 1 1 1 1], L_0x627090553260, L_0x627090553950, L_0x6270905545e0, L_0x6270905553e0;
L_0x627090554770 .concat8 [ 4 4 4 4], LS_0x627090554770_0_0, LS_0x627090554770_0_4, LS_0x627090554770_0_8, LS_0x627090554770_0_12;
L_0x627090554cc0 .part v0x6270904b51a0_0, 14, 1;
L_0x627090555110 .part v0x6270904dbfe0_0, 15, 1;
L_0x6270905551b0 .part L_0x627090569920, 15, 1;
L_0x6270905555c0 .functor MUXZ 2, L_0x627090567670, v0x6270904dc1c0_0, v0x6270904dc080_0, C4<>;
S_0x62709040ba20 .scope module, "CORDIC_Rotation_Mode" "CORDIC_Rotation_top" 3 99, 4 21 0, S_0x627090410470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable_in";
    .port_info 3 /INPUT 1 "angle_microRot_n";
    .port_info 4 /INPUT 16 "x_in";
    .port_info 5 /INPUT 16 "y_in";
    .port_info 6 /INPUT 16 "angle_in";
    .port_info 7 /INPUT 16 "microRot_dir_in";
    .port_info 8 /INPUT 2 "quad_in";
    .port_info 9 /OUTPUT 16 "x_out";
    .port_info 10 /OUTPUT 16 "y_out";
    .port_info 11 /OUTPUT 1 "output_valid_o";
P_0x627090252650 .param/l "ANGLE_WIDTH" 0 4 24, +C4<00000000000000000000000000010000>;
P_0x627090252690 .param/l "CORDIC_STAGES" 0 4 25, +C4<00000000000000000000000000010000>;
P_0x6270902526d0 .param/l "CORDIC_WIDTH" 0 4 23, +C4<00000000000000000000000000010110>;
P_0x627090252710 .param/l "DATA_WIDTH" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x62709055be20 .functor BUFZ 22, L_0x627090559f80, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x6270901d0850 .functor BUFZ 22, L_0x62709055a070, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x627090560e60 .functor BUFZ 1, v0x6270904dbf40_0, C4<0>, C4<0>, C4<0>;
L_0x627090562b50 .functor BUFZ 16, v0x6270902b7ba0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x627090562bf0 .functor BUFZ 16, v0x627090266020_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x627090562c60 .functor BUFZ 1, v0x627090297370_0, C4<0>, C4<0>, C4<0>;
v0x6270902bd3a0_0 .net *"_ivl_143", 21 0, L_0x62709055be20;  1 drivers
v0x6270902c16a0_0 .net *"_ivl_147", 21 0, L_0x6270901d0850;  1 drivers
v0x6270902c5990_0 .net *"_ivl_151", 0 0, L_0x627090560e60;  1 drivers
v0x6270902c9940_0 .net/s "angle", 15 0, v0x627090203df0_0;  1 drivers
v0x6270902c9c80_0 .net/s "angle_in", 15 0, v0x6270904dbe00_0;  alias, 1 drivers
v0x6270902cdc30_0 .net "angle_microRot_n", 0 0, v0x6270904dbea0_0;  alias, 1 drivers
v0x6270902cdf70_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x6270902d1f20_0 .net "downscale_vld", 0 0, v0x627090297370_0;  1 drivers
v0x6270902d2260_0 .net "enable", 15 0, L_0x627090561d20;  1 drivers
v0x6270902d6210_0 .net "enable_in", 0 0, v0x6270904dbf40_0;  alias, 1 drivers
v0x6270902d6550_0 .net "microRot_dir", 15 0, L_0x627090560100;  1 drivers
v0x62709030cc00_0 .net "microRot_dir_in", 15 0, L_0x627090554770;  alias, 1 drivers
v0x62709030d750_0 .net "micro_rot_quadChk_out", 15 0, L_0x62709054f2f0;  1 drivers
v0x62709030e0b0_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x62709030ea10_0 .net "output_valid_o", 0 0, L_0x627090562c60;  alias, 1 drivers
v0x62709030f370_0 .net "quad_in", 1 0, L_0x6270905555c0;  alias, 1 drivers
v0x62709030fcd0_0 .net "rot_LastStage_opvld", 0 0, v0x62709038fb70_0;  1 drivers
v0x627090310630_0 .net "rot_active_o", 0 0, v0x62708fe2bd00_0;  1 drivers
v0x627090310f90_0 .net/s "rot_lastStage_xout", 21 0, v0x6270904b6430_0;  1 drivers
v0x6270903118f0_0 .net/s "rot_lastStage_yout", 21 0, v0x62708fe506d0_0;  1 drivers
v0x627090312250_0 .net "rot_stage_xin", 351 0, L_0x627090561520;  1 drivers
v0x627090312bb0_0 .net "rot_stage_yin", 351 0, L_0x627090561820;  1 drivers
v0x627090313510_0 .net/s "x_downscale", 15 0, v0x6270902b7ba0_0;  1 drivers
v0x627090313e70_0 .net/s "x_in", 15 0, v0x6270904dc260_0;  alias, 1 drivers
v0x6270903147d0_0 .net/s "x_out", 15 0, L_0x627090562b50;  alias, 1 drivers
v0x627090315130_0 .net/s "x_quadChk_out", 15 0, v0x6270902577b0_0;  1 drivers
v0x6270902e7d80_0 .net/s "x_scaled_out", 21 0, v0x627090278180_0;  1 drivers
v0x6270902ec090_0 .net/s "x_upscaled", 21 0, L_0x627090559f80;  1 drivers
v0x6270902f03a0_0 .net/s "y_downscale", 15 0, v0x627090266020_0;  1 drivers
v0x6270902f41e0_0 .net/s "y_in", 15 0, v0x6270904dc430_0;  alias, 1 drivers
v0x6270902f46b0_0 .net/s "y_out", 15 0, L_0x627090562bf0;  alias, 1 drivers
v0x62709030c610_0 .net/s "y_quadChk_out", 15 0, v0x627090237040_0;  1 drivers
v0x62709032f490_0 .net/s "y_scaled_out", 21 0, v0x6270901b0190_0;  1 drivers
v0x62709032fb10_0 .net/s "y_upscaled", 21 0, L_0x62709055a070;  1 drivers
L_0x6270905556b0 .part L_0x627090561d20, 1, 1;
L_0x627090555750 .part L_0x627090561520, 22, 22;
L_0x6270905557f0 .part L_0x627090561820, 22, 22;
L_0x627090555890 .part L_0x627090560100, 1, 1;
L_0x627090555980 .part L_0x627090561d20, 2, 1;
L_0x627090555a70 .part L_0x627090561520, 44, 22;
L_0x627090555ba0 .part L_0x627090561820, 44, 22;
L_0x627090555c90 .part L_0x627090560100, 2, 1;
L_0x627090555d80 .part L_0x627090561d20, 3, 1;
L_0x627090555e20 .part L_0x627090561520, 66, 22;
L_0x627090555f20 .part L_0x627090561820, 66, 22;
L_0x627090555fc0 .part L_0x627090560100, 3, 1;
L_0x6270905560d0 .part L_0x627090561d20, 4, 1;
L_0x627090556170 .part L_0x627090561520, 88, 22;
L_0x627090556290 .part L_0x627090561820, 88, 22;
L_0x627090556330 .part L_0x627090560100, 4, 1;
L_0x627090556460 .part L_0x627090561d20, 5, 1;
L_0x627090556500 .part L_0x627090561520, 110, 22;
L_0x627090556640 .part L_0x627090561820, 110, 22;
L_0x6270905566e0 .part L_0x627090560100, 5, 1;
L_0x6270905565a0 .part L_0x627090561d20, 6, 1;
L_0x627090556830 .part L_0x627090561520, 132, 22;
L_0x627090556990 .part L_0x627090561820, 132, 22;
L_0x627090556a30 .part L_0x627090560100, 6, 1;
L_0x627090556ba0 .part L_0x627090561d20, 7, 1;
L_0x627090556c40 .part L_0x627090561520, 154, 22;
L_0x627090556dc0 .part L_0x627090561820, 154, 22;
L_0x627090556e60 .part L_0x627090560100, 7, 1;
L_0x627090556ff0 .part L_0x627090561d20, 8, 1;
L_0x627090557090 .part L_0x627090561520, 176, 22;
L_0x627090557230 .part L_0x627090561820, 176, 22;
L_0x6270905573e0 .part L_0x627090560100, 8, 1;
L_0x627090557590 .part L_0x627090561d20, 9, 1;
L_0x627090557660 .part L_0x627090561520, 198, 22;
L_0x627090557820 .part L_0x627090561820, 198, 22;
L_0x6270905578f0 .part L_0x627090560100, 9, 1;
L_0x627090557700 .part L_0x627090561d20, 10, 1;
L_0x627090557af0 .part L_0x627090561520, 220, 22;
L_0x627090557cd0 .part L_0x627090561820, 220, 22;
L_0x627090557d70 .part L_0x627090560100, 10, 1;
L_0x627090557f90 .part L_0x627090561d20, 11, 1;
L_0x627090558030 .part L_0x627090561520, 242, 22;
L_0x627090558260 .part L_0x627090561820, 242, 22;
L_0x627090558300 .part L_0x627090560100, 11, 1;
L_0x627090558540 .part L_0x627090561d20, 12, 1;
L_0x627090558610 .part L_0x627090561520, 264, 22;
L_0x627090558830 .part L_0x627090561820, 264, 22;
L_0x627090558900 .part L_0x627090560100, 12, 1;
L_0x627090558b60 .part L_0x627090561d20, 13, 1;
L_0x627090558c30 .part L_0x627090561520, 286, 22;
L_0x627090558e70 .part L_0x627090561820, 286, 22;
L_0x627090558f40 .part L_0x627090560100, 13, 1;
L_0x6270905591c0 .part L_0x627090561d20, 14, 1;
L_0x627090559260 .part L_0x627090561520, 308, 22;
L_0x6270905594f0 .part L_0x627090561820, 308, 22;
L_0x627090559590 .part L_0x627090560100, 14, 1;
L_0x627090560ed0 .part L_0x627090561d20, 0, 1;
L_0x627090560f70 .part L_0x627090561520, 0, 22;
L_0x6270905611f0 .part L_0x627090561820, 0, 22;
L_0x627090561290 .part L_0x627090560100, 0, 1;
LS_0x627090561520_0_0 .concat8 [ 22 22 22 22], L_0x62709055be20, v0x62709036ccb0_0, v0x6270902c1ae0_0, v0x62709030d280_0;
LS_0x627090561520_0_4 .concat8 [ 22 22 22 22], v0x62709036e7d0_0, v0x627090393fc0_0, v0x627090415d00_0, v0x62709028adb0_0;
LS_0x627090561520_0_8 .concat8 [ 22 22 22 22], v0x627090398e70_0, v0x62708fecf6d0_0, v0x62708ffebc90_0, v0x62708ffb9220_0;
LS_0x627090561520_0_12 .concat8 [ 22 22 22 22], v0x62708fef5710_0, v0x62708fe92270_0, v0x62708ffac380_0, v0x62708ffac210_0;
L_0x627090561520 .concat8 [ 88 88 88 88], LS_0x627090561520_0_0, LS_0x627090561520_0_4, LS_0x627090561520_0_8, LS_0x627090561520_0_12;
LS_0x627090561820_0_0 .concat8 [ 22 22 22 22], L_0x6270901d0850, v0x62708fedbe30_0, v0x6270902ef090_0, v0x62709038ab30_0;
LS_0x627090561820_0_4 .concat8 [ 22 22 22 22], v0x6270903debd0_0, v0x62709041ea90_0, v0x627090394a20_0, v0x62708ff20da0_0;
LS_0x627090561820_0_8 .concat8 [ 22 22 22 22], v0x62708feb6e10_0, v0x62708fecd400_0, v0x62708ffec3c0_0, v0x62708ff2dd10_0;
LS_0x627090561820_0_12 .concat8 [ 22 22 22 22], v0x62708fef5a10_0, v0x62708ff705b0_0, v0x62708fee8d30_0, v0x62708ffc6870_0;
L_0x627090561820 .concat8 [ 88 88 88 88], LS_0x627090561820_0_0, LS_0x627090561820_0_4, LS_0x627090561820_0_8, LS_0x627090561820_0_12;
LS_0x627090561d20_0_0 .concat8 [ 1 1 1 1], L_0x627090560e60, v0x62708ffc69e0_0, v0x6270902e6a70_0, v0x6270903237e0_0;
LS_0x627090561d20_0_4 .concat8 [ 1 1 1 1], v0x6270903822d0_0, v0x62709039c860_0, v0x6270904286c0_0, v0x6270902786f0_0;
LS_0x627090561d20_0_8 .concat8 [ 1 1 1 1], v0x627090204850_0, v0x62708fed6510_0, v0x62708ffec530_0, v0x62708ffec6a0_0;
LS_0x627090561d20_0_12 .concat8 [ 1 1 1 1], v0x62708ff2dba0_0, v0x62708fe60f50_0, v0x62708ff66810_0, v0x62708fee8bc0_0;
L_0x627090561d20 .concat8 [ 4 4 4 4], LS_0x627090561d20_0_0, LS_0x627090561d20_0_4, LS_0x627090561d20_0_8, LS_0x627090561d20_0_12;
L_0x6270905621d0 .part L_0x627090561d20, 15, 1;
L_0x6270905624b0 .part L_0x627090561520, 330, 22;
L_0x627090562580 .part L_0x627090561820, 330, 22;
L_0x627090562840 .part L_0x627090560100, 15, 1;
S_0x6270903fdb30 .scope module, "Quad" "quad_chk" 4 71, 5 21 0, S_0x62709040ba20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 16 "x_in";
    .port_info 3 /INPUT 16 "y_in";
    .port_info 4 /INPUT 16 "angle_in";
    .port_info 5 /INPUT 16 "micro_rot_in";
    .port_info 6 /INPUT 1 "enable";
    .port_info 7 /INPUT 1 "angle_microRot_n";
    .port_info 8 /INPUT 2 "quad_in";
    .port_info 9 /OUTPUT 16 "x_out";
    .port_info 10 /OUTPUT 16 "y_out";
    .port_info 11 /OUTPUT 16 "angle_out";
    .port_info 12 /OUTPUT 16 "micro_rot_out";
P_0x6270904c5d00 .param/l "ANGLE_WIDTH" 0 5 23, +C4<00000000000000000000000000010000>;
P_0x6270904c5d40 .param/l "CORDIC_STAGES" 0 5 24, +C4<00000000000000000000000000010000>;
P_0x6270904c5d80 .param/l "DATA_WIDTH" 0 5 22, +C4<00000000000000000000000000010000>;
L_0x627090556060 .functor XOR 1, L_0x6270905599d0, L_0x627090559aa0, C4<0>, C4<0>;
L_0x62709054f2f0 .functor XOR 16, L_0x627090559df0, L_0x627090554770, C4<0000000000000000>, C4<0000000000000000>;
v0x6270901d67c0_0 .net *"_ivl_1", 1 0, L_0x627090559830;  1 drivers
v0x6270901d6420_0 .net *"_ivl_10", 1 0, L_0x627090559bd0;  1 drivers
v0x6270901d24a0_0 .net *"_ivl_15", 0 0, L_0x627090559d50;  1 drivers
v0x6270901d2110_0 .net *"_ivl_16", 15 0, L_0x627090559df0;  1 drivers
v0x627090055c00_0 .net *"_ivl_3", 0 0, L_0x627090559900;  1 drivers
v0x6270901d0970_0 .net *"_ivl_5", 0 0, L_0x6270905599d0;  1 drivers
v0x62708ff6b730_0 .net *"_ivl_7", 0 0, L_0x627090559aa0;  1 drivers
v0x6270901da710_0 .net *"_ivl_8", 0 0, L_0x627090556060;  1 drivers
v0x627090222750_0 .net/s "angle_in", 15 0, v0x6270904dbe00_0;  alias, 1 drivers
v0x627090221df0_0 .net "angle_microRot_n", 0 0, v0x6270904dbea0_0;  alias, 1 drivers
v0x627090203df0_0 .var/s "angle_out", 15 0;
v0x6270901ffae0_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x6270901fb7d0_0 .net "enable", 0 0, v0x6270904dbf40_0;  alias, 1 drivers
v0x6270901f74c0_0 .net "micro_rot_in", 15 0, L_0x627090554770;  alias, 1 drivers
v0x6270901f31b0_0 .net "micro_rot_out", 15 0, L_0x62709054f2f0;  alias, 1 drivers
v0x627090235d30_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x6270902b3580_0 .net "quad", 1 0, L_0x627090559c70;  1 drivers
v0x627090295a40_0 .net "quad_in", 1 0, L_0x6270905555c0;  alias, 1 drivers
v0x627090295b40_0 .var "quad_r", 14 0;
v0x62709025c130_0 .net/s "x_in", 15 0, v0x6270904dc260_0;  alias, 1 drivers
v0x6270902577b0_0 .var/s "x_out", 15 0;
v0x62709028ef50_0 .net/s "y_in", 15 0, v0x6270904dc430_0;  alias, 1 drivers
v0x627090237040_0 .var/s "y_out", 15 0;
E_0x62708ff9f020/0 .event anyedge, v0x6270901fb7d0_0, v0x6270902b3580_0, v0x62709025c130_0, v0x62709028ef50_0;
E_0x62708ff9f020/1 .event anyedge, v0x627090222750_0;
E_0x62708ff9f020 .event/or E_0x62708ff9f020/0, E_0x62708ff9f020/1;
E_0x62708ff99e30/0 .event negedge, v0x627090235d30_0;
E_0x62708ff99e30/1 .event posedge, v0x6270901ffae0_0;
E_0x62708ff99e30 .event/or E_0x62708ff99e30/0, E_0x62708ff99e30/1;
L_0x627090559830 .part v0x6270904dbe00_0, 14, 2;
L_0x627090559900 .part L_0x6270905555c0, 1, 1;
L_0x6270905599d0 .part L_0x6270905555c0, 1, 1;
L_0x627090559aa0 .part L_0x6270905555c0, 0, 1;
L_0x627090559bd0 .concat [ 1 1 0 0], L_0x627090556060, L_0x627090559900;
L_0x627090559c70 .functor MUXZ 2, L_0x627090559bd0, L_0x627090559830, v0x6270904dbea0_0, C4<>;
L_0x627090559d50 .part L_0x627090559c70, 0, 1;
L_0x627090559df0 .concat [ 1 15 0 0], L_0x627090559d50, v0x627090295b40_0;
S_0x627090406fd0 .scope generate, "Rot_Stage[1]" "Rot_Stage[1]" 4 136, 4 136 0, S_0x62709040ba20;
 .timescale -9 -12;
P_0x62708fecf2b0 .param/l "i" 1 4 136, +C4<01>;
S_0x627090402580 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x627090406fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x6270904d86b0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x6270904d86f0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000001>;
v0x6270902bd7d0_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x6270902ead80_0 .net "enable", 0 0, L_0x6270905556b0;  1 drivers
v0x6270902e6a70_0 .var "enable_next", 0 0;
v0x6270902e2760_0 .net "microRot_dir_in", 0 0, L_0x627090555890;  1 drivers
v0x6270902de450_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x6270902c5dd0_0 .net/s "x_in", 21 0, L_0x627090555750;  1 drivers
v0x6270902c1ae0_0 .var/s "x_out", 21 0;
v0x6270902bdb60_0 .net/s "y_in", 21 0, L_0x6270905557f0;  1 drivers
v0x6270902ef090_0 .var/s "y_out", 21 0;
S_0x6270903f90e0 .scope generate, "Rot_Stage[2]" "Rot_Stage[2]" 4 136, 4 136 0, S_0x62709040ba20;
 .timescale -9 -12;
P_0x62708fe8b8b0 .param/l "i" 1 4 136, +C4<010>;
S_0x62709048f730 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x6270903f90e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x6270904d8820 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x6270904d8860 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000010>;
v0x627090466600_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x62709045dd80_0 .net "enable", 0 0, L_0x627090555980;  1 drivers
v0x6270903237e0_0 .var "enable_next", 0 0;
v0x6270903224d0_0 .net "microRot_dir_in", 0 0, L_0x627090555c90;  1 drivers
v0x6270903211c0_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x62709030dbe0_0 .net/s "x_in", 21 0, L_0x627090555a70;  1 drivers
v0x62709030d280_0 .var/s "x_out", 21 0;
v0x627090371210_0 .net/s "y_in", 21 0, L_0x627090555ba0;  1 drivers
v0x62709038ab30_0 .var/s "y_out", 21 0;
S_0x6270903ec720 .scope generate, "Rot_Stage[3]" "Rot_Stage[3]" 4 136, 4 136 0, S_0x62709040ba20;
 .timescale -9 -12;
P_0x62708ff3b3f0 .param/l "i" 1 4 136, +C4<011>;
S_0x6270903f4690 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x6270903ec720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x62709038b3f0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x62709038b430 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000011>;
v0x627090393520_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x627090386700_0 .net "enable", 0 0, L_0x627090555d80;  1 drivers
v0x6270903822d0_0 .var "enable_next", 0 0;
v0x62709037dea0_0 .net "microRot_dir_in", 0 0, L_0x627090555fc0;  1 drivers
v0x627090379a70_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x627090375640_0 .net/s "x_in", 21 0, L_0x627090555e20;  1 drivers
v0x62709036e7d0_0 .var/s "x_out", 21 0;
v0x627090397970_0 .net/s "y_in", 21 0, L_0x627090555f20;  1 drivers
v0x6270903debd0_0 .var/s "y_out", 21 0;
S_0x627090432820 .scope generate, "Rot_Stage[4]" "Rot_Stage[4]" 4 136, 4 136 0, S_0x62709040ba20;
 .timescale -9 -12;
P_0x62708ff48660 .param/l "i" 1 4 136, +C4<0100>;
S_0x6270901a50c0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x627090432820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x6270903bfa30 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x6270903bfa70 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000100>;
v0x6270903d3010_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x6270903a4660_0 .net "enable", 0 0, L_0x6270905560d0;  1 drivers
v0x62709039c860_0 .var "enable_next", 0 0;
v0x6270903a0220_0 .net "microRot_dir_in", 0 0, L_0x627090556330;  1 drivers
v0x627090398410_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x62709039bdc0_0 .net/s "x_in", 21 0, L_0x627090556170;  1 drivers
v0x627090393fc0_0 .var/s "x_out", 21 0;
v0x6270903ecc30_0 .net/s "y_in", 21 0, L_0x627090556290;  1 drivers
v0x62709041ea90_0 .var/s "y_out", 21 0;
S_0x6270904c4b50 .scope generate, "Rot_Stage[5]" "Rot_Stage[5]" 4 136, 4 136 0, S_0x62709040ba20;
 .timescale -9 -12;
P_0x62708ff3bc70 .param/l "i" 1 4 136, +C4<0101>;
S_0x6270904c4e10 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x6270904c4b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x6270904b8150 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x6270904b8190 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000101>;
v0x62709041fab0_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x627090432c60_0 .net "enable", 0 0, L_0x627090556460;  1 drivers
v0x6270904286c0_0 .var "enable_next", 0 0;
v0x627090423330_0 .net "microRot_dir_in", 0 0, L_0x6270905566e0;  1 drivers
v0x62709041f200_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x62709041a780_0 .net/s "x_in", 21 0, L_0x627090556500;  1 drivers
v0x627090415d00_0 .var/s "x_out", 21 0;
v0x627090411b90_0 .net/s "y_in", 21 0, L_0x627090556640;  1 drivers
v0x627090394a20_0 .var/s "y_out", 21 0;
S_0x62709048c280 .scope generate, "Rot_Stage[6]" "Rot_Stage[6]" 4 136, 4 136 0, S_0x62709040ba20;
 .timescale -9 -12;
P_0x62708ffeed50 .param/l "i" 1 4 136, +C4<0110>;
S_0x627090394860 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x62709048c280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x62709038c1e0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x62709038c220 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000110>;
v0x627090375e60_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x627090273da0_0 .net "enable", 0 0, L_0x6270905565a0;  1 drivers
v0x6270902786f0_0 .var "enable_next", 0 0;
v0x62709027d0a0_0 .net "microRot_dir_in", 0 0, L_0x627090556a30;  1 drivers
v0x627090281a50_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x627090286400_0 .net/s "x_in", 21 0, L_0x627090556830;  1 drivers
v0x62709028adb0_0 .var/s "x_out", 21 0;
v0x62709039d2c0_0 .net/s "y_in", 21 0, L_0x627090556990;  1 drivers
v0x62708ff20da0_0 .var/s "y_out", 21 0;
S_0x62709037ae40 .scope generate, "Rot_Stage[7]" "Rot_Stage[7]" 4 136, 4 136 0, S_0x62709040ba20;
 .timescale -9 -12;
P_0x62708ffec8e0 .param/l "i" 1 4 136, +C4<0111>;
S_0x62709036e1e0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x62709037ae40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x62708fee2e20 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x62708fee2e60 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000111>;
v0x62708fee15b0_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x62708ff20c30_0 .net "enable", 0 0, L_0x627090556ba0;  1 drivers
v0x627090204850_0 .var "enable_next", 0 0;
v0x627090208b60_0 .net "microRot_dir_in", 0 0, L_0x627090556e60;  1 drivers
v0x6270902efaf0_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x6270902f3e00_0 .net/s "x_in", 21 0, L_0x627090556c40;  1 drivers
v0x627090398e70_0 .var/s "x_out", 21 0;
v0x62708fedbfa0_0 .net/s "y_in", 21 0, L_0x627090556dc0;  1 drivers
v0x62708feb6e10_0 .var/s "y_out", 21 0;
S_0x62709037f270 .scope generate, "Rot_Stage[8]" "Rot_Stage[8]" 4 136, 4 136 0, S_0x62709040ba20;
 .timescale -9 -12;
P_0x62708ff45f70 .param/l "i" 1 4 136, +C4<01000>;
S_0x6270903836a0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x62709037f270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x62708ff362f0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x62708ff36330 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001000>;
v0x62708ff36010_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x6270903d5630_0 .net "enable", 0 0, L_0x627090556ff0;  1 drivers
v0x62708fed6510_0 .var "enable_next", 0 0;
v0x62708fec9cb0_0 .net "microRot_dir_in", 0 0, L_0x6270905573e0;  1 drivers
v0x62708fec6e50_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x6270903ef5c0_0 .net/s "x_in", 21 0, L_0x627090557090;  1 drivers
v0x62708fecf6d0_0 .var/s "x_out", 21 0;
v0x62708fecd570_0 .net/s "y_in", 21 0, L_0x627090557230;  1 drivers
v0x62708fecd400_0 .var/s "y_out", 21 0;
S_0x627090387ad0 .scope generate, "Rot_Stage[9]" "Rot_Stage[9]" 4 136, 4 136 0, S_0x62709040ba20;
 .timescale -9 -12;
P_0x6270900025c0 .param/l "i" 1 4 136, +C4<01001>;
S_0x62709038bf80 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x627090387ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x62708ff365d0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x62708ff36610 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001001>;
v0x62708ffec250_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x62708ff35bc0_0 .net "enable", 0 0, L_0x627090557590;  1 drivers
v0x62708ffec530_0 .var "enable_next", 0 0;
v0x62709002ef60_0 .net "microRot_dir_in", 0 0, L_0x6270905578f0;  1 drivers
v0x62708fff6860_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x62708ffebb40_0 .net/s "x_in", 21 0, L_0x627090557660;  1 drivers
v0x62708ffebc90_0 .var/s "x_out", 21 0;
v0x62708ffebe00_0 .net/s "y_in", 21 0, L_0x627090557820;  1 drivers
v0x62708ffec3c0_0 .var/s "y_out", 21 0;
S_0x627090390410 .scope generate, "Rot_Stage[10]" "Rot_Stage[10]" 4 136, 4 136 0, S_0x62709040ba20;
 .timescale -9 -12;
P_0x627090002e40 .param/l "i" 1 4 136, +C4<01010>;
S_0x627090376a10 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x627090390410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x62709002e830 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x62709002e870 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001010>;
v0x62709002e9a0_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x62709002e0e0_0 .net "enable", 0 0, L_0x627090557700;  1 drivers
v0x62708ffec6a0_0 .var "enable_next", 0 0;
v0x62709002eb10_0 .net "microRot_dir_in", 0 0, L_0x627090557d70;  1 drivers
v0x62708fe82c10_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x62708fe82aa0_0 .net/s "x_in", 21 0, L_0x627090557af0;  1 drivers
v0x62708ffb9220_0 .var/s "x_out", 21 0;
v0x62708ffb9390_0 .net/s "y_in", 21 0, L_0x627090557cd0;  1 drivers
v0x62708ff2dd10_0 .var/s "y_out", 21 0;
S_0x62709039d100 .scope generate, "Rot_Stage[11]" "Rot_Stage[11]" 4 136, 4 136 0, S_0x62709040ba20;
 .timescale -9 -12;
P_0x62708fffbf20 .param/l "i" 1 4 136, +C4<01011>;
S_0x6270903a1540 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x62709039d100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x62708fe71a50 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x62708fe71a90 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001011>;
v0x62708fe718e0_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x62708fe71bc0_0 .net "enable", 0 0, L_0x627090557f90;  1 drivers
v0x62708ff2dba0_0 .var "enable_next", 0 0;
v0x62709002e510_0 .net "microRot_dir_in", 0 0, L_0x627090558300;  1 drivers
v0x62708fe75850_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x62708fef5590_0 .net/s "x_in", 21 0, L_0x627090558030;  1 drivers
v0x62708fef5710_0 .var/s "x_out", 21 0;
v0x62708fef5890_0 .net/s "y_in", 21 0, L_0x627090558260;  1 drivers
v0x62708fef5a10_0 .var/s "y_out", 21 0;
S_0x6270903a59c0 .scope generate, "Rot_Stage[12]" "Rot_Stage[12]" 4 136, 4 136 0, S_0x62709040ba20;
 .timescale -9 -12;
P_0x62708fff8d10 .param/l "i" 1 4 136, +C4<01100>;
S_0x6270903725e0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x6270903a59c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x62708fe52390 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x62708fe523d0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001100>;
v0x62708fe5b3d0_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x62708fe52500_0 .net "enable", 0 0, L_0x627090558540;  1 drivers
v0x62708fe60f50_0 .var "enable_next", 0 0;
v0x62708fe60de0_0 .net "microRot_dir_in", 0 0, L_0x627090558900;  1 drivers
v0x62708fe66c20_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x62708fe4f9b0_0 .net/s "x_in", 21 0, L_0x627090558610;  1 drivers
v0x62708fe92270_0 .var/s "x_out", 21 0;
v0x62708fdf15e0_0 .net/s "y_in", 21 0, L_0x627090558830;  1 drivers
v0x62708ff705b0_0 .var/s "y_out", 21 0;
S_0x6270903e1680 .scope generate, "Rot_Stage[13]" "Rot_Stage[13]" 4 136, 4 136 0, S_0x62709040ba20;
 .timescale -9 -12;
P_0x62708fff4c40 .param/l "i" 1 4 136, +C4<01101>;
S_0x6270903e1c20 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x6270903e1680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x62708fe92100 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x62708fe92140 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001101>;
v0x62708ffac0a0_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x62708fe91f90_0 .net "enable", 0 0, L_0x627090558b60;  1 drivers
v0x62708ff66810_0 .var "enable_next", 0 0;
v0x62708ff66c60_0 .net "microRot_dir_in", 0 0, L_0x627090558f40;  1 drivers
v0x62708ff66dd0_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x62708fe4f840_0 .net/s "x_in", 21 0, L_0x627090558c30;  1 drivers
v0x62708ffac380_0 .var/s "x_out", 21 0;
v0x62708fee8a50_0 .net/s "y_in", 21 0, L_0x627090558e70;  1 drivers
v0x62708fee8d30_0 .var/s "y_out", 21 0;
S_0x6270903ebf20 .scope generate, "Rot_Stage[14]" "Rot_Stage[14]" 4 136, 4 136 0, S_0x62709040ba20;
 .timescale -9 -12;
P_0x62708fff96c0 .param/l "i" 1 4 136, +C4<01110>;
S_0x627090398cb0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x6270903ebf20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x62708fef1a00 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x62708fef1a40 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001110>;
v0x62708fe3e2c0_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x62708fe3e430_0 .net "enable", 0 0, L_0x6270905591c0;  1 drivers
v0x62708fee8bc0_0 .var "enable_next", 0 0;
v0x62708ff88640_0 .net "microRot_dir_in", 0 0, L_0x627090559590;  1 drivers
v0x62708ff884d0_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x62708ffabde0_0 .net/s "x_in", 21 0, L_0x627090559260;  1 drivers
v0x62708ffac210_0 .var/s "x_out", 21 0;
v0x62708fe3e150_0 .net/s "y_in", 21 0, L_0x6270905594f0;  1 drivers
v0x62708ffc6870_0 .var/s "y_out", 21 0;
S_0x6270902ce100 .scope module, "Rot_Stage_0" "rot_block_first_stage" 4 121, 7 22 0, S_0x62709040ba20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
    .port_info 9 /OUTPUT 1 "rot_active";
P_0x62708fff43a0 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000010110>;
v0x62708ff98f80_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x62708ffc6700_0 .net "enable", 0 0, L_0x627090560ed0;  1 drivers
v0x62708ffc69e0_0 .var "enable_next", 0 0;
v0x62708fe2bb90_0 .net "microRot_dir_in", 0 0, L_0x627090561290;  1 drivers
v0x62708fe2be70_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x62708fe2bd00_0 .var "rot_active", 0 0;
v0x62708fe3dfe0_0 .net/s "x_in", 21 0, L_0x627090560f70;  1 drivers
v0x62709036ccb0_0 .var/s "x_out", 21 0;
v0x62708ff35d30_0 .net/s "y_in", 21 0, L_0x6270905611f0;  1 drivers
v0x62708fedbe30_0 .var/s "y_out", 21 0;
S_0x6270902d23f0 .scope module, "Rot_Stage_Last" "rot_block_last_stage" 4 156, 8 22 0, S_0x62709040ba20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "op_valid";
P_0x6270904b9340 .param/l "CORDIC_WIDTH" 0 8 23, +C4<00000000000000000000000000010110>;
P_0x6270904b9380 .param/l "MICRO_ROT_STAGE" 0 8 24, +C4<00000000000000000000000000001111>;
v0x62708ff36180_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x627090371a30_0 .net "enable", 0 0, L_0x6270905621d0;  1 drivers
v0x6270904165b0_0 .net "microRot_dir_in", 0 0, L_0x627090562840;  1 drivers
v0x6270903d4320_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x62709038fb70_0 .var "op_valid", 0 0;
v0x627090349960_0 .net/s "x_in", 21 0, L_0x6270905624b0;  1 drivers
v0x6270904b6430_0 .var/s "x_out", 21 0;
v0x62708fe67940_0 .net/s "y_in", 21 0, L_0x627090562580;  1 drivers
v0x62708fe506d0_0 .var/s "y_out", 21 0;
S_0x6270902d66e0 .scope module, "ip_up" "ip_upscale" 4 90, 9 21 0, S_0x62709040ba20;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "x_in";
    .port_info 1 /INPUT 16 "y_in";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 22 "x_out";
    .port_info 4 /OUTPUT 22 "y_out";
P_0x62709032c720 .param/l "CORDIC_WIDTH" 0 9 23, +C4<00000000000000000000000000010110>;
P_0x62709032c760 .param/l "DATA_WIDTH" 0 9 22, +C4<00000000000000000000000000010000>;
L_0x7d24895b74e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x62709003e070_0 .net/2u *"_ivl_0", 5 0, L_0x7d24895b74e0;  1 drivers
L_0x7d24895b7528 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x62709003e370_0 .net/2u *"_ivl_4", 5 0, L_0x7d24895b7528;  1 drivers
v0x62708fedd3b0_0 .net "enable", 0 0, v0x6270904dbf40_0;  alias, 1 drivers
v0x62708fed3860_0 .net "x_in", 15 0, v0x6270902577b0_0;  alias, 1 drivers
v0x62708ffeb840_0 .net "x_out", 21 0, L_0x627090559f80;  alias, 1 drivers
v0x62708ffebf70_0 .net "y_in", 15 0, v0x627090237040_0;  alias, 1 drivers
v0x62709002ec80_0 .net "y_out", 21 0, L_0x62709055a070;  alias, 1 drivers
L_0x627090559f80 .concat [ 6 16 0 0], L_0x7d24895b74e0, v0x6270902577b0_0;
L_0x62709055a070 .concat [ 6 16 0 0], L_0x7d24895b7528, v0x627090237040_0;
S_0x6270902da9a0 .scope module, "microRot_Gen" "micro_rot_gen" 4 104, 10 22 0, S_0x62709040ba20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable_in";
    .port_info 3 /INPUT 1 "angle_microRot_n";
    .port_info 4 /INPUT 16 "angle_in";
    .port_info 5 /INPUT 16 "micro_rot_in";
    .port_info 6 /OUTPUT 16 "micro_rot_out";
P_0x627090241290 .param/l "ANGLE_WIDTH" 0 10 23, +C4<00000000000000000000000000010000>;
P_0x6270902412d0 .param/l "CORDIC_STAGES" 0 10 24, +C4<00000000000000000000000000010000>;
v0x6270901f44c0_0 .net *"_ivl_109", 0 0, L_0x627090560010;  1 drivers
v0x6270901f87d0_0 .net *"_ivl_114", 0 0, L_0x6270905609f0;  1 drivers
v0x6270902530f0_0 .net *"_ivl_116", 0 0, L_0x627090560a90;  1 drivers
v0x627090257a70_0 .net *"_ivl_117", 0 0, L_0x627090560cd0;  1 drivers
v0x6270902736d0 .array/s "angle_diff", 0 14, 15 0;
v0x627090278020_0 .net/s "angle_in", 15 0, v0x627090203df0_0;  alias, 1 drivers
v0x62709027c9d0_0 .net "angle_microRot_n", 0 0, v0x6270904dbea0_0;  alias, 1 drivers
v0x627090281380_0 .var "angle_microRot_n_r", 14 0;
v0x627090285d30 .array "atan", 0 15, 15 0;
v0x62709028a6e0_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x62709027cb30_0 .net "enable_in", 0 0, v0x6270904dbf40_0;  alias, 1 drivers
v0x62709027d180_0 .net "micro_rot", 15 0, L_0x62709055f730;  1 drivers
v0x6270902814e0_0 .net "micro_rot_in", 15 0, L_0x62709054f2f0;  alias, 1 drivers
v0x627090281b30_0 .net "micro_rot_out", 15 0, L_0x627090560100;  alias, 1 drivers
v0x627090285e90_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
E_0x62708fe145b0 .event posedge, v0x6270901ffae0_0;
L_0x62709055af00 .part v0x627090281380_0, 0, 1;
L_0x62709055b000 .part L_0x62709055f730, 1, 1;
L_0x62709055b100 .part L_0x62709054f2f0, 1, 1;
L_0x62709055b310 .part v0x627090281380_0, 1, 1;
L_0x62709055b430 .part L_0x62709055f730, 2, 1;
L_0x62709055b520 .part L_0x62709054f2f0, 2, 1;
L_0x62709055b790 .part v0x627090281380_0, 2, 1;
L_0x62709055b830 .part L_0x62709055f730, 3, 1;
L_0x62709055b920 .part L_0x62709054f2f0, 3, 1;
L_0x62709055bb50 .part v0x627090281380_0, 3, 1;
L_0x62709055bc50 .part L_0x62709055f730, 4, 1;
L_0x62709055bd80 .part L_0x62709054f2f0, 4, 1;
L_0x62709055bf30 .part v0x627090281380_0, 4, 1;
L_0x62709055bfd0 .part L_0x62709055f730, 5, 1;
L_0x62709055c0f0 .part L_0x62709054f2f0, 5, 1;
L_0x62709055c320 .part v0x627090281380_0, 5, 1;
L_0x62709055c450 .part L_0x62709055f730, 6, 1;
L_0x62709055c4f0 .part L_0x62709054f2f0, 6, 1;
L_0x62709055c7c0 .part v0x627090281380_0, 6, 1;
L_0x62709055c860 .part L_0x62709055f730, 7, 1;
L_0x62709055c590 .part L_0x62709054f2f0, 7, 1;
L_0x62709055cb40 .part v0x627090281380_0, 7, 1;
L_0x62709055cdb0 .part L_0x62709055f730, 8, 1;
L_0x62709055cf60 .part L_0x62709054f2f0, 8, 1;
L_0x62709055d260 .part v0x627090281380_0, 8, 1;
L_0x62709055d300 .part L_0x62709055f730, 9, 1;
L_0x62709055d480 .part L_0x62709054f2f0, 9, 1;
L_0x62709055d6e0 .part v0x627090281380_0, 9, 1;
L_0x62709055d870 .part L_0x62709055f730, 10, 1;
L_0x62709055d910 .part L_0x62709054f2f0, 10, 1;
L_0x62709055dc70 .part v0x627090281380_0, 10, 1;
L_0x62709055dd10 .part L_0x62709055f730, 11, 1;
L_0x62709055dec0 .part L_0x62709054f2f0, 11, 1;
L_0x62709055e0a0 .part v0x627090281380_0, 11, 1;
L_0x62709055e260 .part L_0x62709055f730, 12, 1;
L_0x62709055e300 .part L_0x62709054f2f0, 12, 1;
L_0x62709055e570 .part v0x627090281380_0, 12, 1;
L_0x62709055e610 .part L_0x62709055f730, 13, 1;
L_0x62709055e7f0 .part L_0x62709054f2f0, 13, 1;
L_0x62709055ec30 .part v0x627090281380_0, 13, 1;
L_0x62709055ee20 .part L_0x62709055f730, 14, 1;
L_0x62709055eec0 .part L_0x62709054f2f0, 14, 1;
L_0x62709055f250 .part v0x627090281380_0, 14, 1;
L_0x62709055f2f0 .part L_0x62709055f730, 15, 1;
L_0x62709055f500 .part L_0x62709054f2f0, 15, 1;
LS_0x62709055f730_0_0 .concat8 [ 1 1 1 1], L_0x627090560010, L_0x62709055a1b0, L_0x62709055a250, L_0x62709055a2f0;
LS_0x62709055f730_0_4 .concat8 [ 1 1 1 1], L_0x62709055a390, L_0x62709055a430, L_0x62709055a500, L_0x62709055a600;
LS_0x62709055f730_0_8 .concat8 [ 1 1 1 1], L_0x62709055a700, L_0x62709055a800, L_0x62709055a900, L_0x62709055aa00;
LS_0x62709055f730_0_12 .concat8 [ 1 1 1 1], L_0x62709055ab00, L_0x62709055ac00, L_0x62709055ad00, L_0x62709055ae00;
L_0x62709055f730 .concat8 [ 4 4 4 4], LS_0x62709055f730_0_0, LS_0x62709055f730_0_4, LS_0x62709055f730_0_8, LS_0x62709055f730_0_12;
L_0x627090560010 .part v0x627090203df0_0, 15, 1;
LS_0x627090560100_0_0 .concat8 [ 1 1 1 1], L_0x627090560cd0, L_0x62709055b1d0, L_0x62709055b600, L_0x62709055b9c0;
LS_0x627090560100_0_4 .concat8 [ 1 1 1 1], L_0x62709055be90, L_0x62709055c190, L_0x62709055c630, L_0x62709055c9b0;
LS_0x627090560100_0_8 .concat8 [ 1 1 1 1], L_0x62709055d0d0, L_0x62709055d520, L_0x62709055dab0, L_0x62709055df60;
LS_0x627090560100_0_12 .concat8 [ 1 1 1 1], L_0x62709055e140, L_0x62709055eaa0, L_0x62709055f0c0, L_0x62709055f5a0;
L_0x627090560100 .concat8 [ 4 4 4 4], LS_0x627090560100_0_0, LS_0x627090560100_0_4, LS_0x627090560100_0_8, LS_0x627090560100_0_12;
L_0x6270905609f0 .part L_0x62709055f730, 0, 1;
L_0x627090560a90 .part L_0x62709054f2f0, 0, 1;
L_0x627090560cd0 .functor MUXZ 1, L_0x627090560a90, L_0x6270905609f0, v0x6270904dbea0_0, C4<>;
S_0x6270902decf0 .scope generate, "genblk_CRM_angle_diff[1]" "genblk_CRM_angle_diff[1]" 10 82, 10 82 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x627090001400 .param/l "i" 1 10 82, +C4<01>;
S_0x6270902e3000 .scope generate, "genblk_CRM_angle_diff[2]" "genblk_CRM_angle_diff[2]" 10 82, 10 82 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x62708fff3db0 .param/l "i" 1 10 82, +C4<010>;
S_0x6270904b57f0 .scope generate, "genblk_CRM_angle_diff[3]" "genblk_CRM_angle_diff[3]" 10 82, 10 82 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x627090006aa0 .param/l "i" 1 10 82, +C4<011>;
S_0x6270902c9e10 .scope generate, "genblk_CRM_angle_diff[4]" "genblk_CRM_angle_diff[4]" 10 82, 10 82 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x62708fffd3e0 .param/l "i" 1 10 82, +C4<0100>;
S_0x6270902ef930 .scope generate, "genblk_CRM_angle_diff[5]" "genblk_CRM_angle_diff[5]" 10 82, 10 82 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x62708fffe4d0 .param/l "i" 1 10 82, +C4<0101>;
S_0x6270902f3c40 .scope generate, "genblk_CRM_angle_diff[6]" "genblk_CRM_angle_diff[6]" 10 82, 10 82 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x62708fffdae0 .param/l "i" 1 10 82, +C4<0110>;
S_0x6270902c1830 .scope generate, "genblk_CRM_angle_diff[7]" "genblk_CRM_angle_diff[7]" 10 82, 10 82 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x62708fffcc80 .param/l "i" 1 10 82, +C4<0111>;
S_0x62709032f730 .scope generate, "genblk_CRM_angle_diff[8]" "genblk_CRM_angle_diff[8]" 10 82, 10 82 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x62708fff40e0 .param/l "i" 1 10 82, +C4<01000>;
S_0x62709032fcd0 .scope generate, "genblk_CRM_angle_diff[9]" "genblk_CRM_angle_diff[9]" 10 82, 10 82 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x62708fffce00 .param/l "i" 1 10 82, +C4<01001>;
S_0x627090339c50 .scope generate, "genblk_CRM_angle_diff[10]" "genblk_CRM_angle_diff[10]" 10 82, 10 82 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x627090005410 .param/l "i" 1 10 82, +C4<01010>;
S_0x6270902c5b20 .scope generate, "genblk_CRM_angle_diff[11]" "genblk_CRM_angle_diff[11]" 10 82, 10 82 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x62708fff0620 .param/l "i" 1 10 82, +C4<01011>;
S_0x6270902eb620 .scope generate, "genblk_CRM_angle_diff[12]" "genblk_CRM_angle_diff[12]" 10 82, 10 82 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x62708fff6050 .param/l "i" 1 10 82, +C4<01100>;
S_0x627090260120 .scope generate, "genblk_CRM_angle_diff[13]" "genblk_CRM_angle_diff[13]" 10 82, 10 82 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x6270900318a0 .param/l "i" 1 10 82, +C4<01101>;
S_0x627090264aa0 .scope generate, "genblk_CRM_angle_diff[14]" "genblk_CRM_angle_diff[14]" 10 82, 10 82 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x627090030360 .param/l "i" 1 10 82, +C4<01110>;
S_0x627090269420 .scope generate, "genblk_microRot_angle_direct[1]" "genblk_microRot_angle_direct[1]" 10 100, 10 100 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x62709002f8c0 .param/l "i" 1 10 100, +C4<01>;
v0x62708ff2f1c0_0 .net *"_ivl_2", 0 0, L_0x62709055a1b0;  1 drivers
v0x6270902736d0_0 .array/port v0x6270902736d0, 0;
L_0x62709055a1b0 .part v0x6270902736d0_0, 15, 1;
S_0x62709026dda0 .scope generate, "genblk_microRot_angle_direct[2]" "genblk_microRot_angle_direct[2]" 10 100, 10 100 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x627090030f60 .param/l "i" 1 10 100, +C4<010>;
v0x62708ffb8f40_0 .net *"_ivl_2", 0 0, L_0x62709055a250;  1 drivers
v0x6270902736d0_1 .array/port v0x6270902736d0, 1;
L_0x62709055a250 .part v0x6270902736d0_1, 15, 1;
S_0x627090272720 .scope generate, "genblk_microRot_angle_direct[3]" "genblk_microRot_angle_direct[3]" 10 100, 10 100 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x62709002f5b0 .param/l "i" 1 10 100, +C4<011>;
v0x62708fe8a4f0_0 .net *"_ivl_2", 0 0, L_0x62709055a2f0;  1 drivers
v0x6270902736d0_2 .array/port v0x6270902736d0, 2;
L_0x62709055a2f0 .part v0x6270902736d0_2, 15, 1;
S_0x6270900d94d0 .scope generate, "genblk_microRot_angle_direct[4]" "genblk_microRot_angle_direct[4]" 10 100, 10 100 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x627090030d70 .param/l "i" 1 10 100, +C4<0100>;
v0x62708ff66980_0 .net *"_ivl_2", 0 0, L_0x62709055a390;  1 drivers
v0x6270902736d0_3 .array/port v0x6270902736d0, 3;
L_0x62709055a390 .part v0x6270902736d0_3, 15, 1;
S_0x6270902e7310 .scope generate, "genblk_microRot_angle_direct[5]" "genblk_microRot_angle_direct[5]" 10 100, 10 100 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x62708ff2e930 .param/l "i" 1 10 100, +C4<0101>;
v0x62708ffabc50_0 .net *"_ivl_2", 0 0, L_0x62709055a430;  1 drivers
v0x6270902736d0_4 .array/port v0x6270902736d0, 4;
L_0x62709055a430 .part v0x6270902736d0_4, 15, 1;
S_0x62709025b7a0 .scope generate, "genblk_microRot_angle_direct[6]" "genblk_microRot_angle_direct[6]" 10 100, 10 100 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x62708ff2e200 .param/l "i" 1 10 100, +C4<0110>;
v0x62708ff88340_0 .net *"_ivl_2", 0 0, L_0x62709055a500;  1 drivers
v0x6270902736d0_5 .array/port v0x6270902736d0, 5;
L_0x62709055a500 .part v0x6270902736d0_5, 15, 1;
S_0x6270901eb0d0 .scope generate, "genblk_microRot_angle_direct[7]" "genblk_microRot_angle_direct[7]" 10 100, 10 100 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x62708ff303c0 .param/l "i" 1 10 100, +C4<0111>;
v0x62708ff98ca0_0 .net *"_ivl_2", 0 0, L_0x62709055a600;  1 drivers
v0x6270902736d0_6 .array/port v0x6270902736d0, 6;
L_0x62709055a600 .part v0x6270902736d0_6, 15, 1;
S_0x6270901ef700 .scope generate, "genblk_microRot_angle_direct[8]" "genblk_microRot_angle_direct[8]" 10 100, 10 100 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x62708ffbcb10 .param/l "i" 1 10 100, +C4<01000>;
v0x627090433e90_0 .net *"_ivl_2", 0 0, L_0x62709055a700;  1 drivers
v0x6270902736d0_7 .array/port v0x6270902736d0, 7;
L_0x62709055a700 .part v0x6270902736d0_7, 15, 1;
S_0x6270901f3a50 .scope generate, "genblk_microRot_angle_direct[9]" "genblk_microRot_angle_direct[9]" 10 100, 10 100 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x62708ffbd870 .param/l "i" 1 10 100, +C4<01001>;
v0x6270903e0420_0 .net *"_ivl_2", 0 0, L_0x62709055a800;  1 drivers
v0x6270902736d0_8 .array/port v0x6270902736d0, 8;
L_0x62709055a800 .part v0x6270902736d0_8, 15, 1;
S_0x6270901f7d60 .scope generate, "genblk_microRot_angle_direct[10]" "genblk_microRot_angle_direct[10]" 10 100, 10 100 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x62708ffbb3a0 .param/l "i" 1 10 100, +C4<01010>;
v0x62709047f220_0 .net *"_ivl_2", 0 0, L_0x62709055a900;  1 drivers
v0x6270902736d0_9 .array/port v0x6270902736d0, 9;
L_0x62709055a900 .part v0x6270902736d0_9, 15, 1;
S_0x62709024efb0 .scope generate, "genblk_microRot_angle_direct[11]" "genblk_microRot_angle_direct[11]" 10 100, 10 100 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x62708ffba5e0 .param/l "i" 1 10 100, +C4<01011>;
v0x62709047f320_0 .net *"_ivl_2", 0 0, L_0x62709055aa00;  1 drivers
v0x6270902736d0_10 .array/port v0x6270902736d0, 10;
L_0x62709055aa00 .part v0x6270902736d0_10, 15, 1;
S_0x627090294550 .scope generate, "genblk_microRot_angle_direct[12]" "genblk_microRot_angle_direct[12]" 10 100, 10 100 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x62708ffbd2e0 .param/l "i" 1 10 100, +C4<01100>;
v0x6270904112b0_0 .net *"_ivl_2", 0 0, L_0x62709055ab00;  1 drivers
v0x6270902736d0_11 .array/port v0x6270902736d0, 11;
L_0x62709055ab00 .part v0x6270902736d0_11, 15, 1;
S_0x627090256e20 .scope generate, "genblk_microRot_angle_direct[13]" "genblk_microRot_angle_direct[13]" 10 100, 10 100 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x62708ffbc4b0 .param/l "i" 1 10 100, +C4<01101>;
v0x6270903881c0_0 .net *"_ivl_2", 0 0, L_0x62709055ac00;  1 drivers
v0x6270902736d0_12 .array/port v0x6270902736d0, 12;
L_0x62709055ac00 .part v0x6270902736d0_12, 15, 1;
S_0x6270901e6de0 .scope generate, "genblk_microRot_angle_direct[14]" "genblk_microRot_angle_direct[14]" 10 100, 10 100 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x62708ffbe340 .param/l "i" 1 10 100, +C4<01110>;
v0x62709037f960_0 .net *"_ivl_2", 0 0, L_0x62709055ad00;  1 drivers
v0x6270902736d0_13 .array/port v0x6270902736d0, 13;
L_0x62709055ad00 .part v0x6270902736d0_13, 15, 1;
S_0x6270901d6170 .scope generate, "genblk_microRot_angle_direct[15]" "genblk_microRot_angle_direct[15]" 10 100, 10 100 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x62708fe830e0 .param/l "i" 1 10 100, +C4<01111>;
v0x62709028f3b0_0 .net *"_ivl_2", 0 0, L_0x62709055ae00;  1 drivers
v0x6270902736d0_14 .array/port v0x6270902736d0, 14;
L_0x62709055ae00 .part v0x6270902736d0_14, 15, 1;
S_0x6270902442a0 .scope generate, "genblk_microRot_out[1]" "genblk_microRot_out[1]" 10 108, 10 108 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x62708fe84560 .param/l "i" 1 10 108, +C4<01>;
v0x627090273560_0 .net *"_ivl_0", 0 0, L_0x62709055af00;  1 drivers
v0x62709028a570_0 .net *"_ivl_1", 0 0, L_0x62709055b000;  1 drivers
v0x627090285bc0_0 .net *"_ivl_2", 0 0, L_0x62709055b100;  1 drivers
v0x627090281210_0 .net *"_ivl_3", 0 0, L_0x62709055b1d0;  1 drivers
L_0x62709055b1d0 .functor MUXZ 1, L_0x62709055b100, L_0x62709055b000, L_0x62709055af00, C4<>;
S_0x627090244840 .scope generate, "genblk_microRot_out[2]" "genblk_microRot_out[2]" 10 108, 10 108 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x62708fe7e4d0 .param/l "i" 1 10 108, +C4<010>;
v0x62709027c860_0 .net *"_ivl_0", 0 0, L_0x62709055b310;  1 drivers
v0x627090277eb0_0 .net *"_ivl_1", 0 0, L_0x62709055b430;  1 drivers
v0x6270903f0150_0 .net *"_ivl_2", 0 0, L_0x62709055b520;  1 drivers
v0x627090257e80_0 .net *"_ivl_3", 0 0, L_0x62709055b600;  1 drivers
L_0x62709055b600 .functor MUXZ 1, L_0x62709055b520, L_0x62709055b430, L_0x62709055b310, C4<>;
S_0x62709024e7b0 .scope generate, "genblk_microRot_out[3]" "genblk_microRot_out[3]" 10 108, 10 108 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x62708fe7cf50 .param/l "i" 1 10 108, +C4<011>;
v0x627090410aa0_0 .net *"_ivl_0", 0 0, L_0x62709055b790;  1 drivers
v0x6270903f9710_0 .net *"_ivl_1", 0 0, L_0x62709055b830;  1 drivers
v0x6270903f4cc0_0 .net *"_ivl_2", 0 0, L_0x62709055b920;  1 drivers
v0x627090272cb0_0 .net *"_ivl_3", 0 0, L_0x62709055b9c0;  1 drivers
L_0x62709055b9c0 .functor MUXZ 1, L_0x62709055b920, L_0x62709055b830, L_0x62709055b790, C4<>;
S_0x6270901da460 .scope generate, "genblk_microRot_out[4]" "genblk_microRot_out[4]" 10 108, 10 108 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x62708fe7e1b0 .param/l "i" 1 10 108, +C4<0100>;
v0x62709025bd30_0 .net *"_ivl_0", 0 0, L_0x62709055bb50;  1 drivers
v0x6270902573b0_0 .net *"_ivl_1", 0 0, L_0x62709055bc50;  1 drivers
v0x6270903efeb0_0 .net *"_ivl_2", 0 0, L_0x62709055bd80;  1 drivers
v0x6270901d5fe0_0 .net *"_ivl_3", 0 0, L_0x62709055be90;  1 drivers
L_0x62709055be90 .functor MUXZ 1, L_0x62709055bd80, L_0x62709055bc50, L_0x62709055bb50, C4<>;
S_0x6270901de800 .scope generate, "genblk_microRot_out[5]" "genblk_microRot_out[5]" 10 108, 10 108 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x62708fe8ad80 .param/l "i" 1 10 108, +C4<0101>;
v0x6270901da2d0_0 .net *"_ivl_0", 0 0, L_0x62709055bf30;  1 drivers
v0x6270901de330_0 .net *"_ivl_1", 0 0, L_0x62709055bfd0;  1 drivers
v0x6270901de670_0 .net *"_ivl_2", 0 0, L_0x62709055c0f0;  1 drivers
v0x6270901e2620_0 .net *"_ivl_3", 0 0, L_0x62709055c190;  1 drivers
L_0x62709055c190 .functor MUXZ 1, L_0x62709055c0f0, L_0x62709055bfd0, L_0x62709055bf30, C4<>;
S_0x6270901e2af0 .scope generate, "genblk_microRot_out[6]" "genblk_microRot_out[6]" 10 108, 10 108 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x62708fe8baa0 .param/l "i" 1 10 108, +C4<0110>;
v0x6270901e2960_0 .net *"_ivl_0", 0 0, L_0x62709055c320;  1 drivers
v0x6270901e6910_0 .net *"_ivl_1", 0 0, L_0x62709055c450;  1 drivers
v0x6270901e6c50_0 .net *"_ivl_2", 0 0, L_0x62709055c4f0;  1 drivers
v0x6270901eac00_0 .net *"_ivl_3", 0 0, L_0x62709055c630;  1 drivers
L_0x62709055c630 .functor MUXZ 1, L_0x62709055c4f0, L_0x62709055c450, L_0x62709055c320, C4<>;
S_0x6270902089a0 .scope generate, "genblk_microRot_out[7]" "genblk_microRot_out[7]" 10 108, 10 108 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x6270901e6d10 .param/l "i" 1 10 108, +C4<0111>;
v0x6270901eaf40_0 .net *"_ivl_0", 0 0, L_0x62709055c7c0;  1 drivers
v0x627090221960_0 .net *"_ivl_1", 0 0, L_0x62709055c860;  1 drivers
v0x6270902222c0_0 .net *"_ivl_2", 0 0, L_0x62709055c590;  1 drivers
v0x627090222c20_0 .net *"_ivl_3", 0 0, L_0x62709055c9b0;  1 drivers
L_0x62709055c9b0 .functor MUXZ 1, L_0x62709055c590, L_0x62709055c860, L_0x62709055c7c0, C4<>;
S_0x627090257ca0 .scope generate, "genblk_microRot_out[8]" "genblk_microRot_out[8]" 10 108, 10 108 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x62708fe8bf90 .param/l "i" 1 10 108, +C4<01000>;
v0x627090223580_0 .net *"_ivl_0", 0 0, L_0x62709055cb40;  1 drivers
v0x627090223ee0_0 .net *"_ivl_1", 0 0, L_0x62709055cdb0;  1 drivers
v0x627090224840_0 .net *"_ivl_2", 0 0, L_0x62709055cf60;  1 drivers
v0x6270902251a0_0 .net *"_ivl_3", 0 0, L_0x62709055d0d0;  1 drivers
L_0x62709055d0d0 .functor MUXZ 1, L_0x62709055cf60, L_0x62709055cdb0, L_0x62709055cb40, C4<>;
S_0x6270900f6bd0 .scope generate, "genblk_microRot_out[9]" "genblk_microRot_out[9]" 10 108, 10 108 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x62708fe8c4e0 .param/l "i" 1 10 108, +C4<01001>;
v0x627090225b00_0 .net *"_ivl_0", 0 0, L_0x62709055d260;  1 drivers
v0x627090226460_0 .net *"_ivl_1", 0 0, L_0x62709055d300;  1 drivers
v0x627090226dc0_0 .net *"_ivl_2", 0 0, L_0x62709055d480;  1 drivers
v0x627090227720_0 .net *"_ivl_3", 0 0, L_0x62709055d520;  1 drivers
L_0x62709055d520 .functor MUXZ 1, L_0x62709055d480, L_0x62709055d300, L_0x62709055d260, C4<>;
S_0x627090170880 .scope generate, "genblk_microRot_out[10]" "genblk_microRot_out[10]" 10 108, 10 108 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x627090226e80 .param/l "i" 1 10 108, +C4<01010>;
v0x627090228080_0 .net *"_ivl_0", 0 0, L_0x62709055d6e0;  1 drivers
v0x6270902289e0_0 .net *"_ivl_1", 0 0, L_0x62709055d870;  1 drivers
v0x627090229340_0 .net *"_ivl_2", 0 0, L_0x62709055d910;  1 drivers
v0x627090229ca0_0 .net *"_ivl_3", 0 0, L_0x62709055dab0;  1 drivers
L_0x62709055dab0 .functor MUXZ 1, L_0x62709055d910, L_0x62709055d870, L_0x62709055d6e0, C4<>;
S_0x6270901fc070 .scope generate, "genblk_microRot_out[11]" "genblk_microRot_out[11]" 10 108, 10 108 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x62708fe74f30 .param/l "i" 1 10 108, +C4<01011>;
v0x6270901fcae0_0 .net *"_ivl_0", 0 0, L_0x62709055dc70;  1 drivers
v0x627090200df0_0 .net *"_ivl_1", 0 0, L_0x62709055dd10;  1 drivers
v0x627090205100_0 .net *"_ivl_2", 0 0, L_0x62709055dec0;  1 drivers
v0x627090208f40_0 .net *"_ivl_3", 0 0, L_0x62709055df60;  1 drivers
L_0x62709055df60 .functor MUXZ 1, L_0x62709055dec0, L_0x62709055dd10, L_0x62709055dc70, C4<>;
S_0x627090200380 .scope generate, "genblk_microRot_out[12]" "genblk_microRot_out[12]" 10 108, 10 108 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x62708fe73850 .param/l "i" 1 10 108, +C4<01100>;
v0x627090209410_0 .net *"_ivl_0", 0 0, L_0x62709055e0a0;  1 drivers
v0x627090221370_0 .net *"_ivl_1", 0 0, L_0x62709055e260;  1 drivers
v0x627090244000_0 .net *"_ivl_2", 0 0, L_0x62709055e300;  1 drivers
v0x627090244680_0 .net *"_ivl_3", 0 0, L_0x62709055e140;  1 drivers
L_0x62709055e140 .functor MUXZ 1, L_0x62709055e300, L_0x62709055e260, L_0x62709055e0a0, C4<>;
S_0x627090204690 .scope generate, "genblk_microRot_out[13]" "genblk_microRot_out[13]" 10 108, 10 108 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x6270902440c0 .param/l "i" 1 10 108, +C4<01101>;
v0x627090244c30_0 .net *"_ivl_0", 0 0, L_0x62709055e570;  1 drivers
v0x627090246070_0 .net *"_ivl_1", 0 0, L_0x62709055e610;  1 drivers
v0x627090246340_0 .net *"_ivl_2", 0 0, L_0x62709055e7f0;  1 drivers
v0x62709024e2a0_0 .net *"_ivl_3", 0 0, L_0x62709055eaa0;  1 drivers
L_0x62709055eaa0 .functor MUXZ 1, L_0x62709055e7f0, L_0x62709055e610, L_0x62709055e570, C4<>;
S_0x62709033f300 .scope generate, "genblk_microRot_out[14]" "genblk_microRot_out[14]" 10 108, 10 108 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x62708fe72090 .param/l "i" 1 10 108, +C4<01110>;
v0x6270901d6b90_0 .net *"_ivl_0", 0 0, L_0x62709055ec30;  1 drivers
v0x6270901dae80_0 .net *"_ivl_1", 0 0, L_0x62709055ee20;  1 drivers
v0x6270901df220_0 .net *"_ivl_2", 0 0, L_0x62709055eec0;  1 drivers
v0x6270901e3510_0 .net *"_ivl_3", 0 0, L_0x62709055f0c0;  1 drivers
L_0x62709055f0c0 .functor MUXZ 1, L_0x62709055eec0, L_0x62709055ee20, L_0x62709055ec30, C4<>;
S_0x627090341570 .scope generate, "genblk_microRot_out[15]" "genblk_microRot_out[15]" 10 108, 10 108 0, S_0x6270902da9a0;
 .timescale -9 -12;
P_0x62708fe767b0 .param/l "i" 1 10 108, +C4<01111>;
v0x6270901e7800_0 .net *"_ivl_0", 0 0, L_0x62709055f250;  1 drivers
v0x6270901ebaf0_0 .net *"_ivl_1", 0 0, L_0x62709055f2f0;  1 drivers
v0x6270901f0210_0 .net *"_ivl_2", 0 0, L_0x62709055f500;  1 drivers
v0x6270901d2840_0 .net *"_ivl_3", 0 0, L_0x62709055f5a0;  1 drivers
L_0x62709055f5a0 .functor MUXZ 1, L_0x62709055f500, L_0x62709055f2f0, L_0x62709055f250, C4<>;
S_0x62709033ac10 .scope module, "op_down" "op_downscale" 4 181, 11 21 0, S_0x62709040ba20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 22 "x_in";
    .port_info 3 /INPUT 22 "y_in";
    .port_info 4 /INPUT 1 "enable";
    .port_info 5 /OUTPUT 16 "x_out";
    .port_info 6 /OUTPUT 16 "y_out";
    .port_info 7 /OUTPUT 1 "op_vld";
P_0x6270902864e0 .param/l "CORDIC_WIDTH" 0 11 22, +C4<00000000000000000000000000010110>;
P_0x627090286520 .param/l "DATA_WIDTH" 0 11 23, +C4<00000000000000000000000000010000>;
v0x62709028f1f0_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x62709028f840_0 .net "enable", 0 0, v0x62709038fb70_0;  alias, 1 drivers
v0x627090297370_0 .var "enable_r", 0 0;
v0x627090298060_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x6270902583a0_0 .net "op_vld", 0 0, v0x627090297370_0;  alias, 1 drivers
v0x6270902b7ba0_0 .var/s "x_downscaled", 15 0;
v0x62709025cd20_0 .net "x_in", 21 0, v0x627090278180_0;  alias, 1 drivers
v0x6270902616a0_0 .net "x_out", 15 0, v0x6270902b7ba0_0;  alias, 1 drivers
v0x627090266020_0 .var/s "y_downscaled", 15 0;
v0x62709026a9a0_0 .net "y_in", 21 0, v0x6270901b0190_0;  alias, 1 drivers
v0x62709026f320_0 .net "y_out", 15 0, v0x627090266020_0;  alias, 1 drivers
S_0x62709033c620 .scope module, "scaling" "output_scale" 4 170, 12 21 0, S_0x62709040ba20;
 .timescale -9 -12;
    .port_info 0 /INPUT 22 "x_in";
    .port_info 1 /INPUT 22 "y_in";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /OUTPUT 22 "x_out";
    .port_info 4 /OUTPUT 22 "y_out";
P_0x6270902531b0 .param/l "CORDIC_WIDTH" 0 12 22, +C4<00000000000000000000000000010110>;
v0x627090273e80_0 .net "en", 0 0, v0x62709038fb70_0;  alias, 1 drivers
v0x627090253a30_0 .net/s "x_in", 21 0, v0x6270904b6430_0;  alias, 1 drivers
v0x627090278180_0 .var/s "x_out", 21 0;
v0x6270902787d0_0 .net/s "y_in", 21 0, v0x62708fe506d0_0;  alias, 1 drivers
v0x6270901b0190_0 .var/s "y_out", 21 0;
E_0x62708ff9a460 .event anyedge, v0x62709038fb70_0, v0x6270904b6430_0, v0x62708fe506d0_0;
S_0x6270902bcf70 .scope module, "CORDIC_Vectoring_Mode" "CORDIC_Vectoring_top1" 3 119, 13 21 0, S_0x627090410470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "vec_en";
    .port_info 3 /INPUT 16 "x_vec_in";
    .port_info 4 /INPUT 16 "y_vec_in";
    .port_info 5 /INPUT 1 "angle_calc_enable_in";
    .port_info 6 /OUTPUT 16 "x_vec_out";
    .port_info 7 /OUTPUT 1 "output_valid_o";
    .port_info 8 /OUTPUT 16 "micro_angle_o";
    .port_info 9 /OUTPUT 2 "quad_out";
    .port_info 10 /OUTPUT 1 "vec_microRot_out_start";
    .port_info 11 /OUTPUT 16 "angle_out";
P_0x6270903f4f60 .param/l "ANGLE_WIDTH" 0 13 25, +C4<00000000000000000000000000010000>;
P_0x6270903f4fa0 .param/l "CORDIC_STAGES" 0 13 24, +C4<00000000000000000000000000010000>;
P_0x6270903f4fe0 .param/l "CORDIC_WIDTH" 0 13 23, +C4<00000000000000000000000000010110>;
P_0x6270903f5020 .param/l "DATA_WIDTH" 0 13 22, +C4<00000000000000000000000000010000>;
L_0x627090567b80 .functor BUFZ 1, v0x6270904dcd80_0, C4<0>, C4<0>, C4<0>;
L_0x627090567bf0 .functor BUFZ 22, L_0x6270905679f0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x627090567c60 .functor BUFZ 22, L_0x627090567a90, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x62709057b230 .functor BUFZ 16, v0x6270901fb970_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x62709057b340 .functor BUFZ 1, v0x627090203f90_0, C4<0>, C4<0>, C4<0>;
v0x6270902e31c0_0 .net *"_ivl_161", 0 0, L_0x627090567b80;  1 drivers
v0x6270902deeb0_0 .net *"_ivl_165", 21 0, L_0x627090567bf0;  1 drivers
v0x6270902dac00_0 .net *"_ivl_169", 21 0, L_0x627090567c60;  1 drivers
v0x6270902eb7e0_0 .net *"_ivl_197", 14 0, L_0x627090569df0;  1 drivers
v0x6270902e74d0_0 .net *"_ivl_198", 15 0, L_0x627090569ec0;  1 drivers
L_0x7d24895b7600 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6270901f7f20_0 .net/2u *"_ivl_200", 15 0, L_0x7d24895b7600;  1 drivers
v0x6270901f3c10_0 .net *"_ivl_205", 0 0, L_0x62709057a2f0;  1 drivers
v0x6270901ef960_0 .net *"_ivl_206", 1 0, L_0x62709057a570;  1 drivers
L_0x7d24895b7648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x627090200540_0 .net *"_ivl_209", 0 0, L_0x7d24895b7648;  1 drivers
L_0x7d24895b7690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6270901fc230_0 .net/2u *"_ivl_210", 1 0, L_0x7d24895b7690;  1 drivers
v0x6270903f5f30_0 .net *"_ivl_212", 1 0, L_0x62709057a660;  1 drivers
v0x627090402f00_0 .net "angle_calc_enable", 15 0, L_0x62709057a250;  1 drivers
v0x6270903f61e0_0 .net "angle_calc_enable_in", 0 0, v0x6270904dcc40_0;  alias, 1 drivers
v0x6270903f6280_0 .net "angle_calc_quad_vld", 0 0, L_0x62709057a9d0;  1 drivers
v0x627090456020_0 .net/s "angle_out", 15 0, v0x6270904b6b10_0;  alias, 1 drivers
v0x6270904560c0_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x627090407950_0 .net "downscale_vld", 0 0, v0x627090203f90_0;  1 drivers
v0x6270904079f0_0 .net "micro_angle_o", 15 0, L_0x627090569920;  alias, 1 drivers
v0x62709040c3a0_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x62709040c440_0 .net "output_valid_o", 0 0, L_0x62709057b340;  alias, 1 drivers
v0x6270904c48d0_0 .net "quad_out", 1 0, L_0x627090567670;  alias, 1 drivers
v0x6270904c4970_0 .net "vec_en", 0 0, v0x6270904dcd80_0;  alias, 1 drivers
v0x6270903fac30_0 .net "vec_microRot_out_start", 0 0, v0x62709048ab30_0;  alias, 1 drivers
v0x6270903facd0_0 .net "vec_op_vld", 0 0, v0x6270903e10e0_0;  1 drivers
v0x627090408870_0 .net "vect_stage_enable", 15 0, L_0x6270905690b0;  1 drivers
v0x6270904040d0_0 .net "vect_stage_xin", 351 0, L_0x6270905681d0;  1 drivers
v0x627090403e20_0 .net "vect_stage_yin", 351 0, L_0x627090568900;  1 drivers
v0x627090408b20_0 .net "x_abs", 15 0, v0x6270903985b0_0;  1 drivers
v0x62709040d570_0 .net/s "x_downscale", 15 0, v0x6270901fb970_0;  1 drivers
v0x627090411ef0_0 .net/s "x_last_stage_out", 21 0, L_0x62709054f6d0;  1 drivers
v0x6270904121a0_0 .net/s "x_scaled_o", 21 0, v0x6270901d9a70_0;  1 drivers
v0x62709040d2c0_0 .net "x_upscaled", 21 0, L_0x6270905679f0;  1 drivers
v0x627090416bc0_0 .net/s "x_vec_in", 15 0, v0x6270904dd130_0;  alias, 1 drivers
v0x627090416c60_0 .net/s "x_vec_out", 15 0, L_0x62709057b230;  alias, 1 drivers
v0x627090416910_0 .net "y_abs", 15 0, v0x62709038fd10_0;  1 drivers
v0x62709041b390_0 .net "y_upscaled", 21 0, L_0x627090567a90;  1 drivers
v0x62709041fe10_0 .net/s "y_vec_in", 15 0, v0x6270904dd270_0;  alias, 1 drivers
L_0x627090562e40 .part L_0x6270905690b0, 1, 1;
L_0x627090562f40 .part L_0x6270905681d0, 22, 22;
L_0x627090563040 .part L_0x627090568900, 22, 22;
L_0x6270905632e0 .part L_0x6270905690b0, 2, 1;
L_0x627090563430 .part L_0x6270905681d0, 44, 22;
L_0x627090563520 .part L_0x627090568900, 44, 22;
L_0x627090563750 .part L_0x6270905690b0, 3, 1;
L_0x627090563820 .part L_0x6270905681d0, 66, 22;
L_0x627090563940 .part L_0x627090568900, 66, 22;
L_0x627090563bb0 .part L_0x6270905690b0, 4, 1;
L_0x627090563d70 .part L_0x6270905681d0, 88, 22;
L_0x627090563ed0 .part L_0x627090568900, 88, 22;
L_0x627090564240 .part L_0x6270905690b0, 5, 1;
L_0x627090564310 .part L_0x6270905681d0, 110, 22;
L_0x627090564460 .part L_0x627090568900, 110, 22;
L_0x627090564660 .part L_0x6270905690b0, 6, 1;
L_0x6270905647c0 .part L_0x6270905681d0, 132, 22;
L_0x627090564890 .part L_0x627090568900, 132, 22;
L_0x627090564ba0 .part L_0x6270905690b0, 7, 1;
L_0x627090564c70 .part L_0x6270905681d0, 154, 22;
L_0x627090564960 .part L_0x627090568900, 154, 22;
L_0x627090564fc0 .part L_0x6270905690b0, 8, 1;
L_0x627090565150 .part L_0x6270905681d0, 176, 22;
L_0x627090565220 .part L_0x627090568900, 176, 22;
L_0x627090565560 .part L_0x6270905690b0, 9, 1;
L_0x627090565630 .part L_0x6270905681d0, 198, 22;
L_0x6270905657e0 .part L_0x627090568900, 198, 22;
L_0x627090565a50 .part L_0x6270905690b0, 10, 1;
L_0x627090565c10 .part L_0x6270905681d0, 220, 22;
L_0x627090565ce0 .part L_0x627090568900, 220, 22;
L_0x627090566050 .part L_0x6270905690b0, 11, 1;
L_0x627090566120 .part L_0x6270905681d0, 242, 22;
L_0x627090566300 .part L_0x627090568900, 242, 22;
L_0x627090566570 .part L_0x6270905690b0, 12, 1;
L_0x627090566760 .part L_0x6270905681d0, 264, 22;
L_0x627090566830 .part L_0x627090568900, 264, 22;
L_0x627090566ad0 .part L_0x6270905690b0, 13, 1;
L_0x627090566ba0 .part L_0x6270905681d0, 286, 22;
L_0x627090566db0 .part L_0x627090568900, 286, 22;
L_0x627090567020 .part L_0x6270905690b0, 14, 1;
L_0x627090567240 .part L_0x6270905681d0, 308, 22;
L_0x627090567310 .part L_0x627090568900, 308, 22;
L_0x627090567740 .part v0x6270904dd130_0, 15, 1;
L_0x6270905677e0 .part v0x6270904dd270_0, 15, 1;
L_0x627090567de0 .part L_0x6270905690b0, 0, 1;
L_0x627090567eb0 .part L_0x6270905681d0, 0, 22;
L_0x627090568100 .part L_0x627090568900, 0, 22;
LS_0x6270905681d0_0_0 .concat8 [ 22 22 22 22], L_0x627090567bf0, v0x62709048b360_0, v0x627090465500_0, v0x62709037a970_0;
LS_0x6270905681d0_0_4 .concat8 [ 22 22 22 22], v0x6270903c1b20_0, v0x6270903a5f60_0, v0x6270903884f0_0, v0x62709041fb90_0;
LS_0x6270905681d0_0_8 .concat8 [ 22 22 22 22], v0x6270903fa700_0, v0x627090221170_0, v0x6270902a8d80_0, v0x6270902fd4d0_0;
LS_0x6270905681d0_0_12 .concat8 [ 22 22 22 22], v0x627090481380_0, v0x6270903be260_0, v0x62709044a550_0, v0x6270904107e0_0;
L_0x6270905681d0 .concat8 [ 88 88 88 88], LS_0x6270905681d0_0_0, LS_0x6270905681d0_0_4, LS_0x6270905681d0_0_8, LS_0x6270905681d0_0_12;
LS_0x627090568900_0_0 .concat8 [ 22 22 22 22], L_0x627090567c60, v0x627090341860_0, v0x627090467a30_0, v0x62709037f0e0_0;
LS_0x627090568900_0_4 .concat8 [ 22 22 22 22], v0x6270903c3740_0, v0x6270903e1a60_0, v0x627090390e80_0, v0x627090428a00_0;
LS_0x627090568900_0_8 .concat8 [ 22 22 22 22], v0x6270904085f0_0, v0x62709029f390_0, v0x6270902ac0b0_0, v0x6270903010a0_0;
LS_0x627090568900_0_12 .concat8 [ 22 22 22 22], v0x6270903b0710_0, v0x62709043e9a0_0, v0x6270904542d0_0, v0x62709048e810_0;
L_0x627090568900 .concat8 [ 88 88 88 88], LS_0x627090568900_0_0, LS_0x627090568900_0_4, LS_0x627090568900_0_8, LS_0x627090568900_0_12;
LS_0x6270905690b0_0_0 .concat8 [ 1 1 1 1], L_0x627090567b80, v0x62709048fd20_0, v0x6270902df760_0, v0x62709047a2c0_0;
LS_0x6270905690b0_0_4 .concat8 [ 1 1 1 1], v0x6270903bea50_0, v0x6270903c6f80_0, v0x627090373000_0, v0x62709041f3e0_0;
LS_0x6270905690b0_0_8 .concat8 [ 1 1 1 1], v0x627090435da0_0, v0x6270901a4e30_0, v0x6270902a4940_0, v0x6270902b90a0_0;
LS_0x6270905690b0_0_12 .concat8 [ 1 1 1 1], v0x627090308840_0, v0x6270903b7eb0_0, v0x627090445000_0, v0x62709048c870_0;
L_0x6270905690b0 .concat8 [ 4 4 4 4], LS_0x6270905690b0_0_0, LS_0x6270905690b0_0_4, LS_0x6270905690b0_0_8, LS_0x6270905690b0_0_12;
L_0x627090569590 .part L_0x6270905690b0, 15, 1;
L_0x627090569630 .part L_0x6270905681d0, 330, 22;
L_0x627090569880 .part L_0x627090568900, 330, 22;
LS_0x627090569920_0_0 .concat8 [ 1 1 1 1], v0x62709048fdc0_0, v0x6270902e3a70_0, v0x62709047a720_0, v0x6270903bf5a0_0;
LS_0x627090569920_0_4 .concat8 [ 1 1 1 1], v0x627090399720_0, v0x627090377430_0, v0x627090431520_0, v0x627090436200_0;
LS_0x627090569920_0_8 .concat8 [ 1 1 1 1], v0x6270904b4b10_0, v0x6270902a5a50_0, v0x6270902b84f0_0, v0x627090309c30_0;
LS_0x627090569920_0_12 .concat8 [ 1 1 1 1], v0x6270903b92a0_0, v0x627090446110_0, v0x62709048d3d0_0, v0x62709042e060_0;
L_0x627090569920 .concat8 [ 4 4 4 4], LS_0x627090569920_0_0, LS_0x627090569920_0_4, LS_0x627090569920_0_8, LS_0x627090569920_0_12;
L_0x627090569df0 .part L_0x6270905690b0, 1, 15;
L_0x627090569ec0 .concat [ 15 1 0 0], L_0x627090569df0, v0x6270903e10e0_0;
L_0x62709057a250 .functor MUXZ 16, L_0x7d24895b7600, L_0x627090569ec0, v0x6270904dcc40_0, C4<>;
L_0x62709057a2f0 .part L_0x6270905690b0, 0, 1;
L_0x62709057a570 .concat [ 1 1 0 0], L_0x62709057a2f0, L_0x7d24895b7648;
L_0x62709057a660 .functor MUXZ 2, L_0x7d24895b7690, L_0x62709057a570, v0x6270904dcc40_0, C4<>;
L_0x62709057a9d0 .part L_0x62709057a660, 0, 1;
S_0x6270904789d0 .scope module, "Vec_Quad_chk" "vec_quad_check" 13 57, 14 22 0, S_0x6270902bcf70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "x_in_MSB";
    .port_info 4 /INPUT 1 "y_in_MSB";
    .port_info 5 /OUTPUT 2 "quad_out";
v0x627090331520_0 .net *"_ivl_0", 1 0, L_0x627090567540;  1 drivers
v0x6270903317f0_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x627090339780_0 .net "enable", 0 0, v0x6270904dcd80_0;  alias, 1 drivers
v0x6270902c2250_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x6270902c6540_0 .var "quad", 1 0;
v0x6270902ca830_0 .net "quad_out", 1 0, L_0x627090567670;  alias, 1 drivers
v0x6270902ceb20_0 .net "x_in_MSB", 0 0, L_0x627090567740;  1 drivers
v0x6270902d2e10_0 .net "y_in_MSB", 0 0, L_0x6270905677e0;  1 drivers
L_0x627090567540 .concat [ 1 1 0 0], L_0x627090567740, L_0x6270905677e0;
L_0x627090567670 .functor MUXZ 2, v0x6270902c6540_0, L_0x627090567540, v0x6270904dcd80_0, C4<>;
S_0x62709043af80 .scope generate, "Vec_Stage[1]" "Vec_Stage[1]" 13 111, 13 111 0, S_0x6270902bcf70;
 .timescale -9 -12;
P_0x6270903151f0 .param/l "i" 1 13 111, +C4<01>;
S_0x627090428840 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x62709043af80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x627090273830 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x627090273870 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000001>;
v0x6270902db4b0_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x6270902bdf00_0 .net "enable", 0 0, L_0x627090562e40;  1 drivers
v0x6270902df760_0 .var "enable_next_stage", 0 0;
v0x6270902e3a70_0 .var "micro_rot_o", 0 0;
v0x627090191ee0_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x627090464cd0_0 .net/s "x_in", 21 0, L_0x627090562f40;  1 drivers
v0x6270904650b0_0 .net/s "x_out", 21 0, v0x627090465500_0;  1 drivers
v0x627090465500_0 .var/s "x_temp_out", 21 0;
v0x6270904675b0_0 .net/s "y_in", 21 0, L_0x627090563040;  1 drivers
v0x627090467ce0_0 .net/s "y_out", 21 0, v0x627090467a30_0;  1 drivers
v0x627090467a30_0 .var/s "y_temp_out", 21 0;
S_0x6270904310d0 .scope generate, "Vec_Stage[2]" "Vec_Stage[2]" 13 111, 13 111 0, S_0x6270902bcf70;
 .timescale -9 -12;
P_0x6270902cebe0 .param/l "i" 1 13 111, +C4<010>;
S_0x627090430820 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x6270904310d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x627090479520 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x627090479560 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000010>;
v0x627090479a20_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x627090479e60_0 .net "enable", 0 0, L_0x6270905632e0;  1 drivers
v0x62709047a2c0_0 .var "enable_next_stage", 0 0;
v0x62709047a720_0 .var "micro_rot_o", 0 0;
v0x62709036dfe0_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x627090372450_0 .net/s "x_in", 21 0, L_0x627090563430;  1 drivers
v0x627090376880_0 .net/s "x_out", 21 0, v0x62709037a970_0;  1 drivers
v0x62709037a970_0 .var/s "x_temp_out", 21 0;
v0x62709037acb0_0 .net/s "y_in", 21 0, L_0x627090563520;  1 drivers
v0x62709037eda0_0 .net/s "y_out", 21 0, v0x62709037f0e0_0;  1 drivers
v0x62709037f0e0_0 .var/s "y_temp_out", 21 0;
S_0x62709044ce90 .scope generate, "Vec_Stage[3]" "Vec_Stage[3]" 13 111, 13 111 0, S_0x6270902bcf70;
 .timescale -9 -12;
P_0x627090479f20 .param/l "i" 1 13 111, +C4<011>;
S_0x62709044dfb0 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x62709044ce90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x6270903831d0 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x627090383210 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000011>;
v0x627090387600_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x627090387940_0 .net "enable", 0 0, L_0x627090563750;  1 drivers
v0x6270903bea50_0 .var "enable_next_stage", 0 0;
v0x6270903bf5a0_0 .var "micro_rot_o", 0 0;
v0x6270903bff00_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x6270903c0860_0 .net/s "x_in", 21 0, L_0x627090563820;  1 drivers
v0x6270903c11c0_0 .net/s "x_out", 21 0, v0x6270903c1b20_0;  1 drivers
v0x6270903c1b20_0 .var/s "x_temp_out", 21 0;
v0x6270903c2480_0 .net/s "y_in", 21 0, L_0x627090563940;  1 drivers
v0x6270903c2de0_0 .net/s "y_out", 21 0, v0x6270903c3740_0;  1 drivers
v0x6270903c3740_0 .var/s "y_temp_out", 21 0;
S_0x62709042cba0 .scope generate, "Vec_Stage[4]" "Vec_Stage[4]" 13 111, 13 111 0, S_0x6270902bcf70;
 .timescale -9 -12;
P_0x6270903bf660 .param/l "i" 1 13 111, +C4<0100>;
S_0x6270903ac720 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x62709042cba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x6270903c40a0 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x6270903c40e0 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000100>;
v0x6270903c5cc0_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x6270903c6620_0 .net "enable", 0 0, L_0x627090563bb0;  1 drivers
v0x6270903c6f80_0 .var "enable_next_stage", 0 0;
v0x627090399720_0 .var "micro_rot_o", 0 0;
v0x62709039d6a0_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x62709039db80_0 .net/s "x_in", 21 0, L_0x627090563d70;  1 drivers
v0x6270903a1b20_0 .net/s "x_out", 21 0, v0x6270903a5f60_0;  1 drivers
v0x6270903a5f60_0 .var/s "x_temp_out", 21 0;
v0x6270903be460_0 .net/s "y_in", 21 0, L_0x627090563ed0;  1 drivers
v0x6270903e13e0_0 .net/s "y_out", 21 0, v0x6270903e1a60_0;  1 drivers
v0x6270903e1a60_0 .var/s "y_temp_out", 21 0;
S_0x6270903a8640 .scope generate, "Vec_Stage[5]" "Vec_Stage[5]" 13 111, 13 111 0, S_0x6270902bcf70;
 .timescale -9 -12;
P_0x6270903c5d80 .param/l "i" 1 13 111, +C4<0101>;
S_0x6270903a7a30 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x6270903a8640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x6270903e2010 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x6270903e2050 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000101>;
v0x6270903e3890_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x6270903eba10_0 .net "enable", 0 0, L_0x627090564240;  1 drivers
v0x627090373000_0 .var "enable_next_stage", 0 0;
v0x627090377430_0 .var "micro_rot_o", 0 0;
v0x62709037b860_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x62709037fc90_0 .net/s "x_in", 21 0, L_0x627090564310;  1 drivers
v0x6270903840c0_0 .net/s "x_out", 21 0, v0x6270903884f0_0;  1 drivers
v0x6270903884f0_0 .var/s "x_temp_out", 21 0;
v0x62709038ca90_0 .net/s "y_in", 21 0, L_0x627090564460;  1 drivers
v0x62709036eb70_0 .net/s "y_out", 21 0, v0x627090390e80_0;  1 drivers
v0x627090390e80_0 .var/s "y_temp_out", 21 0;
S_0x6270902fa8d0 .scope generate, "Vec_Stage[6]" "Vec_Stage[6]" 13 111, 13 111 0, S_0x6270902bcf70;
 .timescale -9 -12;
P_0x6270903ebad0 .param/l "i" 1 13 111, +C4<0110>;
S_0x6270902f68f0 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x6270902fa8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x6270903952d0 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x627090395310 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000110>;
v0x627090415ee0_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x62709041a960_0 .net "enable", 0 0, L_0x627090564660;  1 drivers
v0x62709041f3e0_0 .var "enable_next_stage", 0 0;
v0x627090431520_0 .var "micro_rot_o", 0 0;
v0x62709041aac0_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x62709041b110_0 .net/s "x_in", 21 0, L_0x6270905647c0;  1 drivers
v0x62709041f540_0 .net/s "x_out", 21 0, v0x62709041fb90_0;  1 drivers
v0x62709041fb90_0 .var/s "x_temp_out", 21 0;
v0x627090424330_0 .net/s "y_in", 21 0, L_0x627090564890;  1 drivers
v0x6270904245f0_0 .net/s "y_out", 21 0, v0x627090428a00_0;  1 drivers
v0x627090428a00_0 .var/s "y_temp_out", 21 0;
S_0x6270902f5ce0 .scope generate, "Vec_Stage[7]" "Vec_Stage[7]" 13 111, 13 111 0, S_0x6270902bcf70;
 .timescale -9 -12;
P_0x627090415fa0 .param/l "i" 1 13 111, +C4<0111>;
S_0x627090292e00 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x6270902f5ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x627090428dc0 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x627090428e00 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000111>;
v0x62709042dad0_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x6270904356c0_0 .net "enable", 0 0, L_0x627090564ba0;  1 drivers
v0x627090435da0_0 .var "enable_next_stage", 0 0;
v0x627090436200_0 .var "micro_rot_o", 0 0;
v0x627090436870_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x6270903f5cb0_0 .net/s "x_in", 21 0, L_0x627090564c70;  1 drivers
v0x627090455e30_0 .net/s "x_out", 21 0, v0x6270903fa700_0;  1 drivers
v0x6270903fa700_0 .var/s "x_temp_out", 21 0;
v0x6270903ff150_0 .net/s "y_in", 21 0, L_0x627090564960;  1 drivers
v0x627090403ba0_0 .net/s "y_out", 21 0, v0x6270904085f0_0;  1 drivers
v0x6270904085f0_0 .var/s "y_temp_out", 21 0;
S_0x627090292550 .scope generate, "Vec_Stage[8]" "Vec_Stage[8]" 13 111, 13 111 0, S_0x6270902bcf70;
 .timescale -9 -12;
P_0x62709040d0d0 .param/l "i" 1 13 111, +C4<01000>;
S_0x6270902aee30 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x627090292550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x627090411620 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x627090411660 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001000>;
v0x627090416040_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x627090416690_0 .net "enable", 0 0, L_0x627090564fc0;  1 drivers
v0x6270901a4e30_0 .var "enable_next_stage", 0 0;
v0x6270904b4b10_0 .var "micro_rot_o", 0 0;
v0x62709021d5a0_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x62709021e990_0 .net/s "x_in", 21 0, L_0x627090565150;  1 drivers
v0x62709021fd80_0 .net/s "x_out", 21 0, v0x627090221170_0;  1 drivers
v0x627090221170_0 .var/s "x_temp_out", 21 0;
v0x62709024df40_0 .net/s "y_in", 21 0, L_0x627090565220;  1 drivers
v0x627090251ce0_0 .net/s "y_out", 21 0, v0x62709029f390_0;  1 drivers
v0x62709029f390_0 .var/s "y_temp_out", 21 0;
S_0x6270902ae9f0 .scope generate, "Vec_Stage[9]" "Vec_Stage[9]" 13 111, 13 111 0, S_0x6270902bcf70;
 .timescale -9 -12;
P_0x62709021d690 .param/l "i" 1 13 111, +C4<01001>;
S_0x6270902afd20 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x6270902ae9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x6270902a0500 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x6270902a0540 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001001>;
v0x6270902a3830_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x6270902a38d0_0 .net "enable", 0 0, L_0x627090565560;  1 drivers
v0x6270902a4940_0 .var "enable_next_stage", 0 0;
v0x6270902a5a50_0 .var "micro_rot_o", 0 0;
v0x6270902a6b60_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x6270902a6c00_0 .net/s "x_in", 21 0, L_0x627090565630;  1 drivers
v0x6270902a7c70_0 .net/s "x_out", 21 0, v0x6270902a8d80_0;  1 drivers
v0x6270902a8d80_0 .var/s "x_temp_out", 21 0;
v0x6270902a9e90_0 .net/s "y_in", 21 0, L_0x6270905657e0;  1 drivers
v0x6270902aafa0_0 .net/s "y_out", 21 0, v0x6270902ac0b0_0;  1 drivers
v0x6270902ac0b0_0 .var/s "y_temp_out", 21 0;
S_0x62709020f630 .scope generate, "Vec_Stage[10]" "Vec_Stage[10]" 13 111, 13 111 0, S_0x6270902bcf70;
 .timescale -9 -12;
P_0x627090221250 .param/l "i" 1 13 111, +C4<01010>;
S_0x62709041f870 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x62709020f630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x6270902ad1c0 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x6270902ad200 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001010>;
v0x6270902b45a0_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x6270902b4640_0 .net "enable", 0 0, L_0x627090565a50;  1 drivers
v0x6270902b90a0_0 .var "enable_next_stage", 0 0;
v0x6270902b84f0_0 .var "micro_rot_o", 0 0;
v0x6270902f79c0_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x6270902bbf90_0 .net/s "x_in", 21 0, L_0x627090565c10;  1 drivers
v0x6270902fc080_0 .net/s "x_out", 21 0, v0x6270902fd4d0_0;  1 drivers
v0x6270902fd4d0_0 .var/s "x_temp_out", 21 0;
v0x6270902fe8c0_0 .net/s "y_in", 21 0, L_0x627090565ce0;  1 drivers
v0x6270902ffcb0_0 .net/s "y_out", 21 0, v0x6270903010a0_0;  1 drivers
v0x6270903010a0_0 .var/s "y_temp_out", 21 0;
S_0x627090137f80 .scope generate, "Vec_Stage[11]" "Vec_Stage[11]" 13 111, 13 111 0, S_0x6270902bcf70;
 .timescale -9 -12;
P_0x6270902a2800 .param/l "i" 1 13 111, +C4<01011>;
S_0x6270901da990 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x627090137f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x627090302490 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x6270903024d0 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001011>;
v0x627090306060_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x627090307450_0 .net "enable", 0 0, L_0x627090566050;  1 drivers
v0x627090308840_0 .var "enable_next_stage", 0 0;
v0x627090309c30_0 .var "micro_rot_o", 0 0;
v0x62709030b020_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x62709030c410_0 .net/s "x_in", 21 0, L_0x627090566120;  1 drivers
v0x6270903393f0_0 .net/s "x_out", 21 0, v0x627090481380_0;  1 drivers
v0x627090481380_0 .var/s "x_temp_out", 21 0;
v0x6270903aded0_0 .net/s "y_in", 21 0, L_0x627090566300;  1 drivers
v0x6270903af320_0 .net/s "y_out", 21 0, v0x6270903b0710_0;  1 drivers
v0x6270903b0710_0 .var/s "y_temp_out", 21 0;
S_0x627090265650 .scope generate, "Vec_Stage[12]" "Vec_Stage[12]" 13 111, 13 111 0, S_0x6270902bcf70;
 .timescale -9 -12;
P_0x6270902ab080 .param/l "i" 1 13 111, +C4<01100>;
S_0x627090269fd0 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x627090265650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x6270903b1b00 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x6270903b1b40 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001100>;
v0x6270903b56d0_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x6270903b6ac0_0 .net "enable", 0 0, L_0x627090566570;  1 drivers
v0x6270903b7eb0_0 .var "enable_next_stage", 0 0;
v0x6270903b92a0_0 .var "micro_rot_o", 0 0;
v0x6270903ba690_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x6270903bba80_0 .net/s "x_in", 21 0, L_0x627090566760;  1 drivers
v0x6270903bce70_0 .net/s "x_out", 21 0, v0x6270903be260_0;  1 drivers
v0x6270903be260_0 .var/s "x_temp_out", 21 0;
v0x6270903eb6b0_0 .net/s "y_in", 21 0, L_0x627090566830;  1 drivers
v0x62709043d830_0 .net/s "y_out", 21 0, v0x62709043e9a0_0;  1 drivers
v0x62709043e9a0_0 .var/s "y_temp_out", 21 0;
S_0x62709026e950 .scope generate, "Vec_Stage[13]" "Vec_Stage[13]" 13 111, 13 111 0, S_0x6270902bcf70;
 .timescale -9 -12;
P_0x6270902bc070 .param/l "i" 1 13 111, +C4<01101>;
S_0x627090293250 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x62709026e950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x62709043fab0 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x62709043faf0 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001101>;
v0x627090442de0_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x627090443ef0_0 .net "enable", 0 0, L_0x627090566ad0;  1 drivers
v0x627090445000_0 .var "enable_next_stage", 0 0;
v0x627090446110_0 .var "micro_rot_o", 0 0;
v0x627090447220_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x627090448330_0 .net/s "x_in", 21 0, L_0x627090566ba0;  1 drivers
v0x627090449440_0 .net/s "x_out", 21 0, v0x62709044a550_0;  1 drivers
v0x62709044a550_0 .var/s "x_temp_out", 21 0;
v0x62709044b660_0 .net/s "y_in", 21 0, L_0x627090566db0;  1 drivers
v0x627090455b90_0 .net/s "y_out", 21 0, v0x6270904542d0_0;  1 drivers
v0x6270904542d0_0 .var/s "y_temp_out", 21 0;
S_0x62709025c350 .scope generate, "Vec_Stage[14]" "Vec_Stage[14]" 13 111, 13 111 0, S_0x6270902bcf70;
 .timescale -9 -12;
P_0x6270902ffd90 .param/l "i" 1 13 111, +C4<01110>;
S_0x6270902c6050 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x62709025c350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x627090452830 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000010110>;
P_0x627090452870 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001110>;
v0x6270904b0d70_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x627090423a40_0 .net "enable", 0 0, L_0x627090567020;  1 drivers
v0x62709048c870_0 .var "enable_next_stage", 0 0;
v0x62709048d3d0_0 .var "micro_rot_o", 0 0;
v0x62709048cec0_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x62709048ddf0_0 .net/s "x_in", 21 0, L_0x627090567240;  1 drivers
v0x62709048d8e0_0 .net/s "x_out", 21 0, v0x6270904107e0_0;  1 drivers
v0x6270904107e0_0 .var/s "x_temp_out", 21 0;
v0x627090434b40_0 .net/s "y_in", 21 0, L_0x627090567310;  1 drivers
v0x62709048ed20_0 .net/s "y_out", 21 0, v0x62709048e810_0;  1 drivers
v0x62709048e810_0 .var/s "y_temp_out", 21 0;
S_0x627090372b10 .scope module, "Vec_Stage_0" "vec_block_first_stage" 13 96, 16 22 0, S_0x6270902bcf70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 22 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
    .port_info 9 /OUTPUT 1 "vec_microRot_out_start";
P_0x62709030c4f0 .param/l "CORDIC_WIDTH" 0 16 23, +C4<00000000000000000000000000010110>;
v0x62709048e390_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x627090490370_0 .net "enable", 0 0, L_0x627090567de0;  1 drivers
v0x62709048fd20_0 .var "enable_next_stage", 0 0;
v0x62709048fdc0_0 .var "micro_rot_o", 0 0;
v0x627090490880_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x62709048ab30_0 .var "vec_microRot_out_start", 0 0;
v0x62709048abd0_0 .net/s "x_in", 21 0, L_0x627090567eb0;  1 drivers
v0x627090490d90_0 .net/s "x_out", 21 0, v0x62709048b360_0;  1 drivers
v0x62709048b360_0 .var/s "x_temp_out", 21 0;
v0x62709048bd80_0 .net/s "y_in", 21 0, L_0x627090568100;  1 drivers
v0x62709048b870_0 .net/s "y_out", 21 0, v0x627090341860_0;  1 drivers
v0x627090341860_0 .var/s "y_temp_out", 21 0;
S_0x627090376f40 .scope module, "Vec_Stage_Last" "vec_block_last_stage" 13 132, 17 22 0, S_0x6270902bcf70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /OUTPUT 22 "x_out";
    .port_info 6 /OUTPUT 1 "micro_rot_o";
    .port_info 7 /OUTPUT 1 "op_valid";
P_0x62709040d040 .param/l "CORDIC_WIDTH" 0 17 23, +C4<00000000000000000000000000010110>;
P_0x62709040d080 .param/l "MICRO_ROT_STAGE" 0 17 24, +C4<000000000000000000000000000001111>;
L_0x62709054f6d0 .functor BUFZ 22, v0x62709039cd90_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
v0x6270903f9570_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x6270903f4b20_0 .net "enable", 0 0, L_0x627090569590;  1 drivers
v0x62709042e060_0 .var "micro_rot_o", 0 0;
v0x6270903e1040_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x6270903e10e0_0 .var "op_valid", 0 0;
v0x6270903a5620_0 .net/s "x_in", 21 0, L_0x627090569630;  1 drivers
v0x6270903a11a0_0 .net/s "x_out", 21 0, L_0x62709054f6d0;  alias, 1 drivers
v0x62709039cd90_0 .var/s "x_temp_out", 21 0;
v0x6270903a1980_0 .net/s "y_in", 21 0, L_0x627090569880;  1 drivers
S_0x62709037b2d0 .scope module, "abs" "absolute_value" 13 68, 18 22 0, S_0x6270902bcf70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "x_in";
    .port_info 1 /INPUT 16 "y_in";
    .port_info 2 /OUTPUT 16 "x_out";
    .port_info 3 /OUTPUT 16 "y_out";
P_0x627090387a00 .param/l "DATA_WIDTH" 0 18 23, +C4<00000000000000000000000000010000>;
v0x62709039ca00_0 .net/s "x_in", 15 0, v0x6270904dd130_0;  alias, 1 drivers
v0x6270903985b0_0 .var "x_out", 15 0;
v0x627090394160_0 .net/s "y_in", 15 0, v0x6270904dd270_0;  alias, 1 drivers
v0x62709038fd10_0 .var "y_out", 15 0;
E_0x62709026aa80 .event anyedge, v0x62709039ca00_0, v0x627090394160_0;
S_0x62709037f700 .scope module, "angle_calculation" "vec_angle_calc" 13 176, 19 22 0, S_0x6270902bcf70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 16 "enable_in";
    .port_info 3 /INPUT 16 "micro_rot_dir_in";
    .port_info 4 /INPUT 2 "quad_in";
    .port_info 5 /INPUT 1 "quad_vld_in";
    .port_info 6 /OUTPUT 16 "angle_out";
P_0x62709039d540 .param/l "ANGLE_WIDTH" 0 19 23, +C4<00000000000000000000000000010000>;
P_0x62709039d580 .param/l "CORDIC_STAGES" 0 19 24, +C4<00000000000000000000000000010000>;
L_0x62709057ac50 .functor AND 1, L_0x62709057ab10, L_0x62709057abb0, C4<1>, C4<1>;
L_0x62709057ae00 .functor NOT 16, L_0x62709057afb0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x627090376020_0 .net *"_ivl_1", 0 0, L_0x62709057ab10;  1 drivers
v0x627090371bf0_0 .net *"_ivl_12", 15 0, L_0x62709057ae70;  1 drivers
v0x6270904bb210_0 .net *"_ivl_16", 15 0, L_0x62709057ae00;  1 drivers
L_0x7d24895b76d8 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x6270904bad00_0 .net/2u *"_ivl_18", 15 0, L_0x7d24895b76d8;  1 drivers
v0x6270904b9c60_0 .net *"_ivl_3", 0 0, L_0x62709057abb0;  1 drivers
v0x6270904b9750_0 .net *"_ivl_5", 0 0, L_0x62709057ac50;  1 drivers
v0x6270904b87d0_0 .net *"_ivl_8", 15 0, L_0x62709057ad60;  1 drivers
v0x6270904b82c0_0 .net/s "angle_final", 15 0, L_0x62709057afb0;  1 drivers
v0x6270904b7020_0 .net/s "angle_final_neg", 15 0, L_0x62709057b190;  1 drivers
v0x6270904b6b10_0 .var/s "angle_out", 15 0;
v0x62709032f0f0 .array/s "angle_temp", 0 14, 15 0;
v0x6270902f3540 .array "atan", 0 15, 15 0;
v0x6270902ef230_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x6270902ef2d0_0 .net "enable_in", 15 0, L_0x62709057a250;  alias, 1 drivers
v0x6270902eaf20_0 .var/i "k", 31 0;
v0x6270902e6c10_0 .net "micro_rot_dir_in", 15 0, L_0x627090569920;  alias, 1 drivers
v0x6270902e2900_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x6270904b70c0_0 .net "quad_in", 1 0, L_0x627090567670;  alias, 1 drivers
v0x6270902e29a0 .array "quad_r", 0 15, 1 0;
v0x6270902da2c0_0 .net "quad_vld_in", 0 0, L_0x62709057a9d0;  alias, 1 drivers
L_0x62709057ab10 .part L_0x62709057a250, 15, 1;
L_0x62709057abb0 .part L_0x627090569920, 15, 1;
v0x62709032f0f0_14 .array/port v0x62709032f0f0, 14;
v0x6270902f3540_15 .array/port v0x6270902f3540, 15;
L_0x62709057ad60 .arith/sub 16, v0x62709032f0f0_14, v0x6270902f3540_15;
L_0x62709057ae70 .arith/sum 16, v0x62709032f0f0_14, v0x6270902f3540_15;
L_0x62709057afb0 .functor MUXZ 16, L_0x62709057ae70, L_0x62709057ad60, L_0x62709057ac50, C4<>;
L_0x62709057b190 .arith/sum 16, L_0x62709057ae00, L_0x7d24895b76d8;
S_0x627090383b30 .scope generate, "CVM_angle_acc[1]" "CVM_angle_acc[1]" 19 76, 19 76 0, S_0x62709037f700;
 .timescale -9 -12;
P_0x62709043fb90 .param/l "i" 1 19 76, +C4<01>;
S_0x627090387f60 .scope generate, "CVM_angle_acc[2]" "CVM_angle_acc[2]" 19 76, 19 76 0, S_0x62709037f700;
 .timescale -9 -12;
P_0x627090448410 .param/l "i" 1 19 76, +C4<010>;
S_0x6270904031d0 .scope generate, "CVM_angle_acc[3]" "CVM_angle_acc[3]" 19 76, 19 76 0, S_0x62709037f700;
 .timescale -9 -12;
P_0x627090455c70 .param/l "i" 1 19 76, +C4<011>;
S_0x627090407c20 .scope generate, "CVM_angle_acc[4]" "CVM_angle_acc[4]" 19 76, 19 76 0, S_0x62709037f700;
 .timescale -9 -12;
P_0x627090456860 .param/l "i" 1 19 76, +C4<0100>;
S_0x62709040c670 .scope generate, "CVM_angle_acc[5]" "CVM_angle_acc[5]" 19 76, 19 76 0, S_0x62709037f700;
 .timescale -9 -12;
P_0x62709048ee00 .param/l "i" 1 19 76, +C4<0101>;
S_0x627090423fc0 .scope generate, "CVM_angle_acc[6]" "CVM_angle_acc[6]" 19 76, 19 76 0, S_0x62709037f700;
 .timescale -9 -12;
P_0x62709048b440 .param/l "i" 1 19 76, +C4<0110>;
S_0x6270904283b0 .scope generate, "CVM_angle_acc[7]" "CVM_angle_acc[7]" 19 76, 19 76 0, S_0x62709037f700;
 .timescale -9 -12;
P_0x6270903a5700 .param/l "i" 1 19 76, +C4<0111>;
S_0x6270903f52e0 .scope generate, "CVM_angle_acc[8]" "CVM_angle_acc[8]" 19 76, 19 76 0, S_0x62709037f700;
 .timescale -9 -12;
P_0x6270903a1a60 .param/l "i" 1 19 76, +C4<01000>;
S_0x6270903f9d30 .scope generate, "CVM_angle_acc[9]" "CVM_angle_acc[9]" 19 76, 19 76 0, S_0x62709037f700;
 .timescale -9 -12;
P_0x627090308910 .param/l "i" 1 19 76, +C4<01001>;
S_0x627090415040 .scope generate, "CVM_angle_acc[10]" "CVM_angle_acc[10]" 19 76, 19 76 0, S_0x62709037f700;
 .timescale -9 -12;
P_0x6270904450d0 .param/l "i" 1 19 76, +C4<01010>;
S_0x627090419ac0 .scope generate, "CVM_angle_acc[11]" "CVM_angle_acc[11]" 19 76, 19 76 0, S_0x62709037f700;
 .timescale -9 -12;
P_0x62709042e130 .param/l "i" 1 19 76, +C4<01011>;
S_0x62709041e540 .scope generate, "CVM_angle_acc[12]" "CVM_angle_acc[12]" 19 76, 19 76 0, S_0x62709037f700;
 .timescale -9 -12;
P_0x62708fe62e30 .param/l "i" 1 19 76, +C4<01100>;
S_0x627090422fc0 .scope generate, "CVM_angle_acc[13]" "CVM_angle_acc[13]" 19 76, 19 76 0, S_0x62709037f700;
 .timescale -9 -12;
P_0x62708fe62630 .param/l "i" 1 19 76, +C4<01101>;
S_0x627090277220 .scope generate, "CVM_angle_acc[14]" "CVM_angle_acc[14]" 19 76, 19 76 0, S_0x62709037f700;
 .timescale -9 -12;
P_0x62708fe62b80 .param/l "i" 1 19 76, +C4<01110>;
S_0x62709028e290 .scope module, "ip_up" "ip_upscale" 13 78, 9 21 0, S_0x6270902bcf70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "x_in";
    .port_info 1 /INPUT 16 "y_in";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 22 "x_out";
    .port_info 4 /OUTPUT 22 "y_out";
P_0x6270902c5130 .param/l "CORDIC_WIDTH" 0 9 23, +C4<00000000000000000000000000010110>;
P_0x6270902c5170 .param/l "DATA_WIDTH" 0 9 22, +C4<00000000000000000000000000010000>;
L_0x7d24895b7570 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x6270902bd560_0 .net/2u *"_ivl_0", 5 0, L_0x7d24895b7570;  1 drivers
L_0x7d24895b75b8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x6270902729f0_0 .net/2u *"_ivl_4", 5 0, L_0x7d24895b75b8;  1 drivers
v0x6270902967f0_0 .net "enable", 0 0, v0x6270904dcd80_0;  alias, 1 drivers
v0x627090296890_0 .net "x_in", 15 0, v0x6270903985b0_0;  alias, 1 drivers
v0x627090272ea0_0 .net "x_out", 21 0, L_0x6270905679f0;  alias, 1 drivers
v0x62709025bb90_0 .net "y_in", 15 0, v0x62709038fd10_0;  alias, 1 drivers
v0x627090257210_0 .net "y_out", 21 0, L_0x627090567a90;  alias, 1 drivers
L_0x6270905679f0 .concat [ 6 16 0 0], L_0x7d24895b7570, v0x6270903985b0_0;
L_0x627090567a90 .concat [ 6 16 0 0], L_0x7d24895b75b8, v0x62709038fd10_0;
S_0x6270902898e0 .scope module, "op_down" "vec_op_downscale" 13 154, 20 22 0, S_0x6270902bcf70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /OUTPUT 16 "x_out";
    .port_info 5 /OUTPUT 1 "op_vld";
P_0x6270902c0e40 .param/l "CORDIC_WIDTH" 0 20 23, +C4<00000000000000000000000000010110>;
P_0x6270902c0e80 .param/l "DATA_WIDTH" 0 20 24, +C4<00000000000000000000000000010000>;
v0x627090243d00_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x6270902082a0_0 .net "enable", 0 0, v0x6270903e10e0_0;  alias, 1 drivers
v0x627090203f90_0 .var "enable_r", 0 0;
v0x6270901ffc80_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x6270901ffd20_0 .net "op_vld", 0 0, v0x627090203f90_0;  alias, 1 drivers
v0x6270901fb970_0 .var/s "x_downscaled", 15 0;
v0x6270901f7660_0 .net/s "x_in", 21 0, v0x6270901d9a70_0;  alias, 1 drivers
v0x6270901f3350_0 .net/s "x_out", 15 0, v0x6270901fb970_0;  alias, 1 drivers
S_0x627090284f30 .scope module, "scaling" "vec_scaling" 13 145, 21 21 0, S_0x6270902bcf70;
 .timescale -9 -12;
    .port_info 0 /INPUT 22 "x_in";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /OUTPUT 22 "scale_out";
P_0x6270901f7740 .param/l "CORDIC_WIDTH" 0 21 22, +C4<00000000000000000000000000010110>;
v0x6270901ef020_0 .net "en", 0 0, v0x6270903e10e0_0;  alias, 1 drivers
v0x6270901d9a70_0 .var/s "scale_out", 21 0;
v0x6270901d5780_0 .net/s "x_in", 21 0, L_0x62709054f6d0;  alias, 1 drivers
E_0x627090266100 .event anyedge, v0x6270903e10e0_0, v0x6270903a11a0_0;
S_0x627090280580 .scope generate, "genblk_CRM_microRot[0]" "genblk_CRM_microRot[0]" 3 86, 3 86 0, S_0x627090410470;
 .timescale -9 -12;
P_0x6270901efa40 .param/l "i" 1 3 86, +C4<00>;
L_0x7d24895b7018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x62709041b640_0 .net *"_ivl_0", 0 0, L_0x7d24895b7018;  1 drivers
v0x6270904200c0_0 .net *"_ivl_10", 0 0, L_0x62709054dd80;  1 drivers
v0x627090424b20_0 .net *"_ivl_2", 1 0, L_0x62709054d930;  1 drivers
L_0x7d24895b7060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x627090424870_0 .net/2u *"_ivl_4", 1 0, L_0x7d24895b7060;  1 drivers
v0x627090429300_0 .net *"_ivl_6", 0 0, L_0x62709054da20;  1 drivers
v0x6270904295b0_0 .net *"_ivl_8", 0 0, L_0x62709054db60;  1 drivers
v0x6270903ff3d0_0 .net *"_ivl_9", 0 0, L_0x62709054dc50;  1 drivers
L_0x62709054d930 .concat [ 1 1 0 0], v0x6270904dc080_0, L_0x7d24895b7018;
L_0x62709054da20 .cmp/ne 2, L_0x62709054d930, L_0x7d24895b7060;
L_0x62709054dd80 .functor MUXZ 1, L_0x62709054dc50, L_0x62709054db60, L_0x62709054da20, C4<>;
S_0x62709027bbd0 .scope generate, "genblk_CRM_microRot[1]" "genblk_CRM_microRot[1]" 3 86, 3 86 0, S_0x627090410470;
 .timescale -9 -12;
P_0x627090411fe0 .param/l "i" 1 3 86, +C4<01>;
v0x6270904394f0_0 .net *"_ivl_0", 0 0, L_0x62709054dec0;  1 drivers
v0x627090439200_0 .net *"_ivl_1", 1 0, L_0x62709054df60;  1 drivers
L_0x7d24895b70a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62709042d7e0_0 .net/2u *"_ivl_3", 1 0, L_0x7d24895b70a8;  1 drivers
v0x627090434ee0_0 .net *"_ivl_5", 0 0, L_0x62709054e050;  1 drivers
v0x6270903ff680_0 .net *"_ivl_7", 0 0, L_0x62709054e190;  1 drivers
v0x6270903fa980_0 .net *"_ivl_8", 0 0, L_0x62709054e260;  1 drivers
v0x6270903f1750_0 .net *"_ivl_9", 0 0, L_0x62709054e300;  1 drivers
L_0x62709054df60 .concat [ 1 1 0 0], v0x6270904dc080_0, L_0x62709054dec0;
L_0x62709054e050 .cmp/ne 2, L_0x62709054df60, L_0x7d24895b70a8;
L_0x62709054e300 .functor MUXZ 1, L_0x62709054e260, L_0x62709054e190, L_0x62709054e050, C4<>;
S_0x6270901d6600 .scope generate, "genblk_CRM_microRot[2]" "genblk_CRM_microRot[2]" 3 86, 3 86 0, S_0x627090410470;
 .timescale -9 -12;
P_0x627090403f00 .param/l "i" 1 3 86, +C4<010>;
v0x6270903f14a0_0 .net *"_ivl_0", 0 0, L_0x62709054e4c0;  1 drivers
v0x6270903f0520_0 .net *"_ivl_1", 1 0, L_0x62709054e5f0;  1 drivers
L_0x7d24895b70f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6270901564b0_0 .net/2u *"_ivl_3", 1 0, L_0x7d24895b70f0;  1 drivers
v0x6270903ebc70_0 .net *"_ivl_5", 0 0, L_0x62709054e720;  1 drivers
v0x6270903a6410_0 .net *"_ivl_7", 0 0, L_0x62709054e860;  1 drivers
v0x6270903a1fd0_0 .net *"_ivl_8", 0 0, L_0x62709054e990;  1 drivers
v0x6270903ea240_0 .net *"_ivl_9", 0 0, L_0x62709054ea80;  1 drivers
L_0x62709054e5f0 .concat [ 1 1 0 0], v0x6270904dc080_0, L_0x62709054e4c0;
L_0x62709054e720 .cmp/ne 2, L_0x62709054e5f0, L_0x7d24895b70f0;
L_0x62709054ea80 .functor MUXZ 1, L_0x62709054e990, L_0x62709054e860, L_0x62709054e720, C4<>;
S_0x627090491eb0 .scope generate, "genblk_CRM_microRot[3]" "genblk_CRM_microRot[3]" 3 86, 3 86 0, S_0x627090410470;
 .timescale -9 -12;
P_0x627090424950 .param/l "i" 1 3 86, +C4<011>;
v0x6270903e9f50_0 .net *"_ivl_0", 0 0, L_0x62709054ebc0;  1 drivers
v0x627090349220_0 .net *"_ivl_1", 1 0, L_0x62709054ec60;  1 drivers
L_0x7d24895b7138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x627090115a00_0 .net/2u *"_ivl_3", 1 0, L_0x7d24895b7138;  1 drivers
v0x6270903399a0_0 .net *"_ivl_5", 0 0, L_0x62709054eda0;  1 drivers
v0x627090338000_0 .net *"_ivl_7", 0 0, L_0x62709054eee0;  1 drivers
v0x627090337d10_0 .net *"_ivl_8", 0 0, L_0x62709054efe0;  1 drivers
v0x62709028f580_0 .net *"_ivl_9", 0 0, L_0x62709054f080;  1 drivers
L_0x62709054ec60 .concat [ 1 1 0 0], v0x6270904dc080_0, L_0x62709054ebc0;
L_0x62709054eda0 .cmp/ne 2, L_0x62709054ec60, L_0x7d24895b7138;
L_0x62709054f080 .functor MUXZ 1, L_0x62709054efe0, L_0x62709054eee0, L_0x62709054eda0, C4<>;
S_0x6270904914d0 .scope generate, "genblk_CRM_microRot[4]" "genblk_CRM_microRot[4]" 3 86, 3 86 0, S_0x627090410470;
 .timescale -9 -12;
P_0x6270904395d0 .param/l "i" 1 3 86, +C4<0100>;
v0x62709026e680_0 .net *"_ivl_0", 0 0, L_0x62709054f1c0;  1 drivers
v0x627090269d00_0 .net *"_ivl_1", 1 0, L_0x62709054f360;  1 drivers
L_0x7d24895b7180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x627090265380_0 .net/2u *"_ivl_3", 1 0, L_0x7d24895b7180;  1 drivers
v0x6270902b7d90_0 .net *"_ivl_5", 0 0, L_0x62709054f400;  1 drivers
v0x627090296b90_0 .net *"_ivl_7", 0 0, L_0x62709054f540;  1 drivers
v0x62709029b130_0 .net *"_ivl_8", 0 0, L_0x62709054f5e0;  1 drivers
v0x62709029ae40_0 .net *"_ivl_9", 0 0, L_0x62709054f810;  1 drivers
L_0x62709054f360 .concat [ 1 1 0 0], v0x6270904dc080_0, L_0x62709054f1c0;
L_0x62709054f400 .cmp/ne 2, L_0x62709054f360, L_0x7d24895b7180;
L_0x62709054f810 .functor MUXZ 1, L_0x62709054f5e0, L_0x62709054f540, L_0x62709054f400, C4<>;
S_0x62709049c9c0 .scope generate, "genblk_CRM_microRot[5]" "genblk_CRM_microRot[5]" 3 86, 3 86 0, S_0x627090410470;
 .timescale -9 -12;
P_0x6270903f0600 .param/l "i" 1 3 86, +C4<0101>;
v0x62709028abd0_0 .net *"_ivl_0", 0 0, L_0x62709054f9a0;  1 drivers
v0x62709028b3c0_0 .net *"_ivl_1", 1 0, L_0x62709054fa40;  1 drivers
L_0x7d24895b71c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62709028b110_0 .net/2u *"_ivl_3", 1 0, L_0x7d24895b71c8;  1 drivers
v0x627090286a10_0 .net *"_ivl_5", 0 0, L_0x62709054fb30;  1 drivers
v0x627090286760_0 .net *"_ivl_7", 0 0, L_0x62709054fc70;  1 drivers
v0x627090282060_0 .net *"_ivl_8", 0 0, L_0x62709054fda0;  1 drivers
v0x627090281db0_0 .net *"_ivl_9", 0 0, L_0x62709054fe40;  1 drivers
L_0x62709054fa40 .concat [ 1 1 0 0], v0x6270904dc080_0, L_0x62709054f9a0;
L_0x62709054fb30 .cmp/ne 2, L_0x62709054fa40, L_0x7d24895b71c8;
L_0x62709054fe40 .functor MUXZ 1, L_0x62709054fda0, L_0x62709054fc70, L_0x62709054fb30, C4<>;
S_0x62709043c590 .scope generate, "genblk_CRM_microRot[6]" "genblk_CRM_microRot[6]" 3 86, 3 86 0, S_0x627090410470;
 .timescale -9 -12;
P_0x6270904041b0 .param/l "i" 1 3 86, +C4<0110>;
v0x62709027d6b0_0 .net *"_ivl_0", 0 0, L_0x62709054ffd0;  1 drivers
v0x62709027d400_0 .net *"_ivl_1", 1 0, L_0x627090550110;  1 drivers
L_0x7d24895b7210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x627090278d00_0 .net/2u *"_ivl_3", 1 0, L_0x7d24895b7210;  1 drivers
v0x627090278a50_0 .net *"_ivl_5", 0 0, L_0x627090550310;  1 drivers
v0x6270902743b0_0 .net *"_ivl_7", 0 0, L_0x627090550450;  1 drivers
v0x627090274100_0 .net *"_ivl_8", 0 0, L_0x627090550600;  1 drivers
v0x62709026f850_0 .net *"_ivl_9", 0 0, L_0x627090550070;  1 drivers
L_0x627090550110 .concat [ 1 1 0 0], v0x6270904dc080_0, L_0x62709054ffd0;
L_0x627090550310 .cmp/ne 2, L_0x627090550110, L_0x7d24895b7210;
L_0x627090550070 .functor MUXZ 1, L_0x627090550600, L_0x627090550450, L_0x627090550310, C4<>;
S_0x62709044d2d0 .scope generate, "genblk_CRM_microRot[7]" "genblk_CRM_microRot[7]" 3 86, 3 86 0, S_0x627090410470;
 .timescale -9 -12;
P_0x62709028f660 .param/l "i" 1 3 86, +C4<0111>;
v0x62709026f5a0_0 .net *"_ivl_0", 0 0, L_0x627090550870;  1 drivers
v0x62709026aed0_0 .net *"_ivl_1", 1 0, L_0x627090550910;  1 drivers
L_0x7d24895b7258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62709026ac20_0 .net/2u *"_ivl_3", 1 0, L_0x7d24895b7258;  1 drivers
v0x627090266550_0 .net *"_ivl_5", 0 0, L_0x627090550a00;  1 drivers
v0x6270902662a0_0 .net *"_ivl_7", 0 0, L_0x627090550af0;  1 drivers
v0x627090261bd0_0 .net *"_ivl_8", 0 0, L_0x627090550c50;  1 drivers
v0x627090261920_0 .net *"_ivl_9", 0 0, L_0x627090550cf0;  1 drivers
L_0x627090550910 .concat [ 1 1 0 0], v0x6270904dc080_0, L_0x627090550870;
L_0x627090550a00 .cmp/ne 2, L_0x627090550910, L_0x7d24895b7258;
L_0x627090550cf0 .functor MUXZ 1, L_0x627090550c50, L_0x627090550af0, L_0x627090550a00, C4<>;
S_0x62709044ee20 .scope generate, "genblk_CRM_microRot[8]" "genblk_CRM_microRot[8]" 3 86, 3 86 0, S_0x627090410470;
 .timescale -9 -12;
P_0x62709029af20 .param/l "i" 1 3 86, +C4<01000>;
v0x62709025d250_0 .net *"_ivl_0", 0 0, L_0x627090550eb0;  1 drivers
v0x62709025cfa0_0 .net *"_ivl_1", 1 0, L_0x627090551130;  1 drivers
L_0x7d24895b72a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6270902588d0_0 .net/2u *"_ivl_3", 1 0, L_0x7d24895b72a0;  1 drivers
v0x627090258620_0 .net *"_ivl_5", 0 0, L_0x627090551220;  1 drivers
v0x627090253f10_0 .net *"_ivl_7", 0 0, L_0x627090551360;  1 drivers
v0x627090253c60_0 .net *"_ivl_8", 0 0, L_0x627090551400;  1 drivers
v0x6270900dc800_0 .net *"_ivl_9", 0 0, L_0x627090551580;  1 drivers
L_0x627090551130 .concat [ 1 1 0 0], v0x6270904dc080_0, L_0x627090550eb0;
L_0x627090551220 .cmp/ne 2, L_0x627090551130, L_0x7d24895b72a0;
L_0x627090551580 .functor MUXZ 1, L_0x627090551400, L_0x627090551360, L_0x627090551220, C4<>;
S_0x62709044daa0 .scope generate, "genblk_CRM_microRot[9]" "genblk_CRM_microRot[9]" 3 86, 3 86 0, S_0x627090410470;
 .timescale -9 -12;
P_0x627090281e90 .param/l "i" 1 3 86, +C4<01001>;
v0x62709024e500_0 .net *"_ivl_0", 0 0, L_0x627090551740;  1 drivers
v0x62709024cb50_0 .net *"_ivl_1", 1 0, L_0x6270905517e0;  1 drivers
L_0x7d24895b72e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62709024c860_0 .net/2u *"_ivl_3", 1 0, L_0x7d24895b72e8;  1 drivers
v0x627090435330_0 .net *"_ivl_5", 0 0, L_0x6270905518d0;  1 drivers
v0x6270904353f0_0 .net *"_ivl_7", 0 0, L_0x627090551a10;  1 drivers
v0x6270904343c0_0 .net *"_ivl_8", 0 0, L_0x627090551ba0;  1 drivers
v0x627090434480_0 .net *"_ivl_9", 0 0, L_0x627090551c40;  1 drivers
L_0x6270905517e0 .concat [ 1 1 0 0], v0x6270904dc080_0, L_0x627090551740;
L_0x6270905518d0 .cmp/ne 2, L_0x6270905517e0, L_0x7d24895b72e8;
L_0x627090551c40 .functor MUXZ 1, L_0x627090551ba0, L_0x627090551a10, L_0x6270905518d0, C4<>;
S_0x62709044d880 .scope generate, "genblk_CRM_microRot[10]" "genblk_CRM_microRot[10]" 3 86, 3 86 0, S_0x627090410470;
 .timescale -9 -12;
P_0x62709026afb0 .param/l "i" 1 3 86, +C4<01010>;
v0x62709042f210_0 .net *"_ivl_0", 0 0, L_0x627090551e00;  1 drivers
v0x62709042ede0_0 .net *"_ivl_1", 1 0, L_0x627090551fa0;  1 drivers
L_0x7d24895b7330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62709048a440_0 .net/2u *"_ivl_3", 1 0, L_0x7d24895b7330;  1 drivers
v0x62709048a500_0 .net *"_ivl_5", 0 0, L_0x627090552090;  1 drivers
v0x62709013b000_0 .net *"_ivl_7", 0 0, L_0x6270905521d0;  1 drivers
v0x627090140e60_0 .net *"_ivl_8", 0 0, L_0x627090552270;  1 drivers
v0x62709042c470_0 .net *"_ivl_9", 0 0, L_0x627090552420;  1 drivers
L_0x627090551fa0 .concat [ 1 1 0 0], v0x6270904dc080_0, L_0x627090551e00;
L_0x627090552090 .cmp/ne 2, L_0x627090551fa0, L_0x7d24895b7330;
L_0x627090552420 .functor MUXZ 1, L_0x627090552270, L_0x6270905521d0, L_0x627090552090, C4<>;
S_0x6270903abee0 .scope generate, "genblk_CRM_microRot[11]" "genblk_CRM_microRot[11]" 3 86, 3 86 0, S_0x627090410470;
 .timescale -9 -12;
P_0x62709025d330 .param/l "i" 1 3 86, +C4<01011>;
v0x627090427a20_0 .net *"_ivl_0", 0 0, L_0x6270905525e0;  1 drivers
v0x627090427ae0_0 .net *"_ivl_1", 1 0, L_0x627090552680;  1 drivers
L_0x7d24895b7378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6270903efb70_0 .net/2u *"_ivl_3", 1 0, L_0x7d24895b7378;  1 drivers
v0x6270903efc30_0 .net *"_ivl_5", 0 0, L_0x627090552770;  1 drivers
v0x6270903944f0_0 .net *"_ivl_7", 0 0, L_0x6270905528b0;  1 drivers
v0x6270903900a0_0 .net *"_ivl_8", 0 0, L_0x627090552a70;  1 drivers
v0x62709036e9b0_0 .net *"_ivl_9", 0 0, L_0x627090552b10;  1 drivers
L_0x627090552680 .concat [ 1 1 0 0], v0x6270904dc080_0, L_0x6270905525e0;
L_0x627090552770 .cmp/ne 2, L_0x627090552680, L_0x7d24895b7378;
L_0x627090552b10 .functor MUXZ 1, L_0x627090552a70, L_0x6270905528b0, L_0x627090552770, C4<>;
S_0x6270904bbae0 .scope generate, "genblk_CRM_microRot[12]" "genblk_CRM_microRot[12]" 3 86, 3 86 0, S_0x627090410470;
 .timescale -9 -12;
P_0x6270900dc8e0 .param/l "i" 1 3 86, +C4<01100>;
v0x627090388330_0 .net *"_ivl_0", 0 0, L_0x627090552cd0;  1 drivers
v0x6270903883f0_0 .net *"_ivl_1", 1 0, L_0x627090552950;  1 drivers
L_0x7d24895b73c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x627090383f00_0 .net/2u *"_ivl_3", 1 0, L_0x7d24895b73c0;  1 drivers
v0x627090383fc0_0 .net *"_ivl_5", 0 0, L_0x627090552ea0;  1 drivers
v0x62709037fad0_0 .net *"_ivl_7", 0 0, L_0x627090552fe0;  1 drivers
v0x62709037b6a0_0 .net *"_ivl_8", 0 0, L_0x627090553080;  1 drivers
v0x627090377270_0 .net *"_ivl_9", 0 0, L_0x627090553260;  1 drivers
L_0x627090552950 .concat [ 1 1 0 0], v0x6270904dc080_0, L_0x627090552cd0;
L_0x627090552ea0 .cmp/ne 2, L_0x627090552950, L_0x7d24895b73c0;
L_0x627090553260 .functor MUXZ 1, L_0x627090553080, L_0x627090552fe0, L_0x627090552ea0, C4<>;
S_0x6270904ba530 .scope generate, "genblk_CRM_microRot[13]" "genblk_CRM_microRot[13]" 3 86, 3 86 0, S_0x627090410470;
 .timescale -9 -12;
P_0x62709024cc30 .param/l "i" 1 3 86, +C4<01101>;
v0x627090372e40_0 .net *"_ivl_0", 0 0, L_0x6270905533f0;  1 drivers
v0x6270903e3a40_0 .net *"_ivl_1", 1 0, L_0x627090553490;  1 drivers
L_0x7d24895b7408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x627090398940_0 .net/2u *"_ivl_3", 1 0, L_0x7d24895b7408;  1 drivers
v0x627090398a00_0 .net *"_ivl_5", 0 0, L_0x627090553580;  1 drivers
v0x6270903a4bb0_0 .net *"_ivl_7", 0 0, L_0x6270905536c0;  1 drivers
v0x6270903a0e60_0 .net *"_ivl_8", 0 0, L_0x6270905538b0;  1 drivers
v0x6270903a0770_0 .net *"_ivl_9", 0 0, L_0x627090553950;  1 drivers
L_0x627090553490 .concat [ 1 1 0 0], v0x6270904dc080_0, L_0x6270905533f0;
L_0x627090553580 .cmp/ne 2, L_0x627090553490, L_0x7d24895b7408;
L_0x627090553950 .functor MUXZ 1, L_0x6270905538b0, L_0x6270905536c0, L_0x627090553580, C4<>;
S_0x6270904b90a0 .scope generate, "genblk_CRM_microRot[14]" "genblk_CRM_microRot[14]" 3 86, 3 86 0, S_0x627090410470;
 .timescale -9 -12;
P_0x62708ff036e0 .param/l "i" 1 3 86, +C4<01110>;
v0x62709039c310_0 .net *"_ivl_0", 0 0, L_0x627090553ae0;  1 drivers
v0x627090397ec0_0 .net *"_ivl_1", 1 0, L_0x627090553ce0;  1 drivers
L_0x7d24895b7450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x627090393a70_0 .net/2u *"_ivl_3", 1 0, L_0x7d24895b7450;  1 drivers
v0x627090393b30_0 .net *"_ivl_5", 0 0, L_0x627090553fe0;  1 drivers
v0x62709038f620_0 .net *"_ivl_7", 0 0, L_0x627090554120;  1 drivers
v0x62709038b080_0 .net *"_ivl_8", 0 0, L_0x6270905543d0;  1 drivers
v0x627090386c50_0 .net *"_ivl_9", 0 0, L_0x6270905545e0;  1 drivers
L_0x627090553ce0 .concat [ 1 1 0 0], v0x6270904dc080_0, L_0x627090553ae0;
L_0x627090553fe0 .cmp/ne 2, L_0x627090553ce0, L_0x7d24895b7450;
L_0x6270905545e0 .functor MUXZ 1, L_0x6270905543d0, L_0x627090554120, L_0x627090553fe0, C4<>;
S_0x6270904b78f0 .scope generate, "genblk_CRM_microRot[15]" "genblk_CRM_microRot[15]" 3 86, 3 86 0, S_0x627090410470;
 .timescale -9 -12;
P_0x62708ff03980 .param/l "i" 1 3 86, +C4<01111>;
v0x627090382820_0 .net *"_ivl_0", 0 0, L_0x627090554cc0;  1 drivers
v0x62709037e3f0_0 .net *"_ivl_1", 1 0, L_0x627090554ee0;  1 drivers
L_0x7d24895b7498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x627090379fc0_0 .net/2u *"_ivl_3", 1 0, L_0x7d24895b7498;  1 drivers
v0x62709037a080_0 .net *"_ivl_5", 0 0, L_0x627090554fd0;  1 drivers
v0x627090375b90_0 .net *"_ivl_7", 0 0, L_0x627090555110;  1 drivers
v0x627090371760_0 .net *"_ivl_8", 0 0, L_0x6270905551b0;  1 drivers
v0x62709036d260_0 .net *"_ivl_9", 0 0, L_0x6270905553e0;  1 drivers
L_0x627090554ee0 .concat [ 1 1 0 0], v0x6270904dc080_0, L_0x627090554cc0;
L_0x627090554fd0 .cmp/ne 2, L_0x627090554ee0, L_0x7d24895b7498;
L_0x6270905553e0 .functor MUXZ 1, L_0x6270905551b0, L_0x627090555110, L_0x627090554fd0, C4<>;
S_0x6270904b6120 .scope module, "CORDIC2_Rotation_Mode" "CORDIC_Rotation_top" 2 315, 4 21 0, S_0x627090436480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable_in";
    .port_info 3 /INPUT 1 "angle_microRot_n";
    .port_info 4 /INPUT 16 "x_in";
    .port_info 5 /INPUT 16 "y_in";
    .port_info 6 /INPUT 16 "angle_in";
    .port_info 7 /INPUT 16 "microRot_dir_in";
    .port_info 8 /INPUT 2 "quad_in";
    .port_info 9 /OUTPUT 16 "x_out";
    .port_info 10 /OUTPUT 16 "y_out";
    .port_info 11 /OUTPUT 1 "output_valid_o";
P_0x6270902eb2b0 .param/l "ANGLE_WIDTH" 0 4 24, +C4<00000000000000000000000000010000>;
P_0x6270902eb2f0 .param/l "CORDIC_STAGES" 0 4 25, +C4<00000000000000000000000000010000>;
P_0x6270902eb330 .param/l "CORDIC_WIDTH" 0 4 23, +C4<00000000000000000000000000010110>;
P_0x6270902eb370 .param/l "DATA_WIDTH" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x627090581e60 .functor BUFZ 22, L_0x627090580040, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x627090586b90 .functor BUFZ 22, L_0x627090580180, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x627090586c00 .functor BUFZ 1, v0x6270904dc6b0_0, C4<0>, C4<0>, C4<0>;
L_0x627090588900 .functor BUFZ 16, v0x62708fee01d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x6270905889f0 .functor BUFZ 16, v0x62708fee2a80_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x627090588ab0 .functor BUFZ 1, v0x62708fedffa0_0, C4<0>, C4<0>, C4<0>;
v0x62708ff98710_0 .net *"_ivl_143", 21 0, L_0x627090581e60;  1 drivers
v0x62708ff98810_0 .net *"_ivl_147", 21 0, L_0x627090586b90;  1 drivers
v0x62708ff988f0_0 .net *"_ivl_151", 0 0, L_0x627090586c00;  1 drivers
v0x62708ff989b0_0 .net/s "angle", 15 0, v0x6270902cd480_0;  1 drivers
v0x62708ff98ac0_0 .net/s "angle_in", 15 0, v0x6270904dc570_0;  1 drivers
v0x6270904da930_0 .net "angle_microRot_n", 0 0, v0x6270904dc610_0;  1 drivers
v0x6270904da9d0_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x6270904daa70_0 .net "downscale_vld", 0 0, v0x62708fedffa0_0;  1 drivers
v0x6270904dab10_0 .net "enable", 15 0, L_0x627090587ac0;  1 drivers
v0x6270904dabb0_0 .net "enable_in", 0 0, v0x6270904dc6b0_0;  1 drivers
v0x6270904dac50_0 .net "microRot_dir", 15 0, L_0x627090585e30;  1 drivers
v0x6270904dacf0_0 .net "microRot_dir_in", 15 0, v0x6270904dc7e0_0;  1 drivers
v0x6270904dad90_0 .net "micro_rot_quadChk_out", 15 0, L_0x62709057ff80;  1 drivers
v0x6270904dae30_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x6270904daed0_0 .net "output_valid_o", 0 0, L_0x627090588ab0;  alias, 1 drivers
v0x6270904daf70_0 .net "quad_in", 1 0, v0x6270904dc920_0;  1 drivers
v0x6270904db010_0 .net "rot_LastStage_opvld", 0 0, v0x6270902c1e00_0;  1 drivers
v0x6270904db0b0_0 .net "rot_active_o", 0 0, v0x6270902d27e0_0;  1 drivers
v0x6270904db150_0 .net/s "rot_lastStage_xout", 21 0, v0x627090253430_0;  1 drivers
v0x6270904db1f0_0 .net/s "rot_lastStage_yout", 21 0, v0x627090285850_0;  1 drivers
v0x6270904db290_0 .net "rot_stage_xin", 351 0, L_0x6270905872c0;  1 drivers
v0x6270904db330_0 .net "rot_stage_yin", 351 0, L_0x6270905875c0;  1 drivers
v0x6270904db3d0_0 .net/s "x_downscale", 15 0, v0x62708fee01d0_0;  1 drivers
v0x6270904db470_0 .net/s "x_in", 15 0, v0x6270904dc9c0_0;  1 drivers
v0x6270904db510_0 .net/s "x_out", 15 0, L_0x627090588900;  alias, 1 drivers
v0x6270904db5b0_0 .net/s "x_quadChk_out", 15 0, v0x627090290b90_0;  1 drivers
v0x6270904db650_0 .net/s "x_scaled_out", 21 0, v0x62709003da60_0;  1 drivers
v0x6270904db6f0_0 .net/s "x_upscaled", 21 0, L_0x627090580040;  1 drivers
v0x6270904db790_0 .net/s "y_downscale", 15 0, v0x62708fee2a80_0;  1 drivers
v0x6270904db830_0 .net/s "y_in", 15 0, v0x6270904dcb00_0;  1 drivers
v0x6270904db8d0_0 .net/s "y_out", 15 0, L_0x6270905889f0;  alias, 1 drivers
v0x6270904db970_0 .net/s "y_quadChk_out", 15 0, v0x627090252330_0;  1 drivers
v0x6270904dba10_0 .net/s "y_scaled_out", 21 0, v0x62709003dc30_0;  1 drivers
v0x6270904dbcc0_0 .net/s "y_upscaled", 21 0, L_0x627090580180;  1 drivers
L_0x62709057b3b0 .part L_0x627090587ac0, 1, 1;
L_0x62709057b450 .part L_0x6270905872c0, 22, 22;
L_0x62709057b4f0 .part L_0x6270905875c0, 22, 22;
L_0x62709057b590 .part L_0x627090585e30, 1, 1;
L_0x62709057b680 .part L_0x627090587ac0, 2, 1;
L_0x62709057b770 .part L_0x6270905872c0, 44, 22;
L_0x62709057b860 .part L_0x6270905875c0, 44, 22;
L_0x62709057b950 .part L_0x627090585e30, 2, 1;
L_0x62709057ba40 .part L_0x627090587ac0, 3, 1;
L_0x62709057bae0 .part L_0x6270905872c0, 66, 22;
L_0x62709057bbe0 .part L_0x6270905875c0, 66, 22;
L_0x62709057bcb0 .part L_0x627090585e30, 3, 1;
L_0x62709057be80 .part L_0x627090587ac0, 4, 1;
L_0x62709057bfb0 .part L_0x6270905872c0, 88, 22;
L_0x62709057c190 .part L_0x6270905875c0, 88, 22;
L_0x62709057c2f0 .part L_0x627090585e30, 4, 1;
L_0x62709057c450 .part L_0x627090587ac0, 5, 1;
L_0x62709057c4f0 .part L_0x6270905872c0, 110, 22;
L_0x62709057c660 .part L_0x6270905875c0, 110, 22;
L_0x62709057c730 .part L_0x627090585e30, 5, 1;
L_0x62709057c5c0 .part L_0x627090587ac0, 6, 1;
L_0x62709057c8b0 .part L_0x6270905872c0, 132, 22;
L_0x62709057ca40 .part L_0x6270905875c0, 132, 22;
L_0x62709057cb10 .part L_0x627090585e30, 6, 1;
L_0x62709057ccb0 .part L_0x627090587ac0, 7, 1;
L_0x62709057cd50 .part L_0x6270905872c0, 154, 22;
L_0x62709057cf00 .part L_0x6270905875c0, 154, 22;
L_0x62709057cfd0 .part L_0x627090585e30, 7, 1;
L_0x62709057d190 .part L_0x627090587ac0, 8, 1;
L_0x62709057d260 .part L_0x6270905872c0, 176, 22;
L_0x62709057d430 .part L_0x6270905875c0, 176, 22;
L_0x62709057d500 .part L_0x627090585e30, 8, 1;
L_0x62709057d6e0 .part L_0x627090587ac0, 9, 1;
L_0x62709057d7b0 .part L_0x6270905872c0, 198, 22;
L_0x62709057d9a0 .part L_0x6270905875c0, 198, 22;
L_0x62709057da70 .part L_0x627090585e30, 9, 1;
L_0x62709057d880 .part L_0x627090587ac0, 10, 1;
L_0x62709057dc70 .part L_0x6270905872c0, 220, 22;
L_0x62709057de50 .part L_0x6270905875c0, 220, 22;
L_0x62709057df20 .part L_0x627090585e30, 10, 1;
L_0x62709057dd10 .part L_0x627090587ac0, 11, 1;
L_0x62709057e140 .part L_0x6270905872c0, 242, 22;
L_0x62709057e340 .part L_0x6270905875c0, 242, 22;
L_0x62709057e3e0 .part L_0x627090585e30, 11, 1;
L_0x62709057e620 .part L_0x627090587ac0, 12, 1;
L_0x62709057e6c0 .part L_0x6270905872c0, 264, 22;
L_0x62709057e910 .part L_0x6270905875c0, 264, 22;
L_0x62709057e9e0 .part L_0x627090585e30, 12, 1;
L_0x62709057ec40 .part L_0x627090587ac0, 13, 1;
L_0x62709057ed10 .part L_0x6270905872c0, 286, 22;
L_0x62709057ef80 .part L_0x6270905875c0, 286, 22;
L_0x62709057f020 .part L_0x627090585e30, 13, 1;
L_0x62709057f270 .part L_0x627090587ac0, 14, 1;
L_0x62709057f310 .part L_0x6270905872c0, 308, 22;
L_0x62709057f570 .part L_0x6270905875c0, 308, 22;
L_0x62709057f610 .part L_0x627090585e30, 14, 1;
L_0x627090586c70 .part L_0x627090587ac0, 0, 1;
L_0x627090586d10 .part L_0x6270905872c0, 0, 22;
L_0x627090586f90 .part L_0x6270905875c0, 0, 22;
L_0x627090587030 .part L_0x627090585e30, 0, 1;
LS_0x6270905872c0_0_0 .concat8 [ 22 22 22 22], L_0x627090581e60, v0x6270902d2980_0, v0x6270901e3350_0, v0x627090200010_0;
LS_0x6270905872c0_0_4 .concat8 [ 22 22 22 22], v0x6270901ee680_0, v0x6270903e9cc0_0, v0x62709025c650_0, v0x627090411a60_0;
LS_0x6270905872c0_0_8 .concat8 [ 22 22 22 22], v0x627090281920_0, v0x627090498c30_0, v0x627090493bf0_0, v0x627090469010_0;
LS_0x6270905872c0_0_12 .concat8 [ 22 22 22 22], v0x6270901d2250_0, v0x627090253740_0, v0x627090408360_0, v0x6270901e2fc0_0;
L_0x6270905872c0 .concat8 [ 88 88 88 88], LS_0x6270905872c0_0_0, LS_0x6270905872c0_0_4, LS_0x6270905872c0_0_8, LS_0x6270905872c0_0_12;
LS_0x6270905875c0_0_0 .concat8 [ 22 22 22 22], L_0x627090586b90, v0x6270902d6bb0_0, v0x6270901dacc0_0, v0x627090207cf0_0;
LS_0x6270905875c0_0_4 .concat8 [ 22 22 22 22], v0x6270901e60a0_0, v0x627090466e80_0, v0x62709032e430_0, v0x627090416480_0;
LS_0x6270905875c0_0_8 .concat8 [ 22 22 22 22], v0x62709027cf50_0, v0x627090497c50_0, v0x627090492f00_0, v0x6270902d9f60_0;
LS_0x6270905875c0_0_12 .concat8 [ 22 22 22 22], v0x627090258050_0, v0x62709026efd0_0, v0x6270903f0e90_0, v0x6270901e71d0_0;
L_0x6270905875c0 .concat8 [ 88 88 88 88], LS_0x6270905875c0_0_0, LS_0x6270905875c0_0_4, LS_0x6270905875c0_0_8, LS_0x6270905875c0_0_12;
LS_0x627090587ac0_0_0 .concat8 [ 1 1 1 1], L_0x627090586c00, v0x6270902ce4f0_0, v0x6270901d2680_0, v0x627090245bd0_0;
LS_0x627090587ac0_0_4 .concat8 [ 1 1 1 1], v0x6270901fb3c0_0, v0x6270901d9720_0, v0x62709026a2d0_0, v0x6270903ec3f0_0;
LS_0x627090587ac0_0_8 .concat8 [ 1 1 1 1], v0x62709036dcd0_0, v0x627090273c50_0, v0x627090495f00_0, v0x62709049aea0_0;
LS_0x627090587ac0_0_12 .concat8 [ 1 1 1 1], v0x627090277870_0, v0x62709026a650_0, v0x627090403850_0, v0x627090277b60_0;
L_0x627090587ac0 .concat8 [ 4 4 4 4], LS_0x627090587ac0_0_0, LS_0x627090587ac0_0_4, LS_0x627090587ac0_0_8, LS_0x627090587ac0_0_12;
L_0x627090587f50 .part L_0x627090587ac0, 15, 1;
L_0x627090588230 .part L_0x6270905872c0, 330, 22;
L_0x627090588300 .part L_0x6270905875c0, 330, 22;
L_0x6270905885f0 .part L_0x627090585e30, 15, 1;
S_0x6270902fa090 .scope module, "Quad" "quad_chk" 4 71, 5 21 0, S_0x6270904b6120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 16 "x_in";
    .port_info 3 /INPUT 16 "y_in";
    .port_info 4 /INPUT 16 "angle_in";
    .port_info 5 /INPUT 16 "micro_rot_in";
    .port_info 6 /INPUT 1 "enable";
    .port_info 7 /INPUT 1 "angle_microRot_n";
    .port_info 8 /INPUT 2 "quad_in";
    .port_info 9 /OUTPUT 16 "x_out";
    .port_info 10 /OUTPUT 16 "y_out";
    .port_info 11 /OUTPUT 16 "angle_out";
    .port_info 12 /OUTPUT 16 "micro_rot_out";
P_0x6270902f2f90 .param/l "ANGLE_WIDTH" 0 5 23, +C4<00000000000000000000000000010000>;
P_0x6270902f2fd0 .param/l "CORDIC_STAGES" 0 5 24, +C4<00000000000000000000000000010000>;
P_0x6270902f3010 .param/l "DATA_WIDTH" 0 5 22, +C4<00000000000000000000000000010000>;
L_0x62709057be10 .functor XOR 1, L_0x62709057fa20, L_0x62709057faf0, C4<0>, C4<0>;
L_0x62709057ff80 .functor XOR 16, L_0x62709057fe40, v0x6270904dc7e0_0, C4<0000000000000000>, C4<0000000000000000>;
v0x6270902eec80_0 .net *"_ivl_1", 1 0, L_0x62709057f880;  1 drivers
v0x6270902ea970_0 .net *"_ivl_10", 1 0, L_0x62709057fc20;  1 drivers
v0x6270902e6660_0 .net *"_ivl_15", 0 0, L_0x62709057fda0;  1 drivers
v0x6270902e6720_0 .net *"_ivl_16", 15 0, L_0x62709057fe40;  1 drivers
v0x6270902e2350_0 .net *"_ivl_3", 0 0, L_0x62709057f950;  1 drivers
v0x6270902de040_0 .net *"_ivl_5", 0 0, L_0x62709057fa20;  1 drivers
v0x6270902d9c90_0 .net *"_ivl_7", 0 0, L_0x62709057faf0;  1 drivers
v0x6270902d59a0_0 .net *"_ivl_8", 0 0, L_0x62709057be10;  1 drivers
v0x6270902d16b0_0 .net/s "angle_in", 15 0, v0x6270904dc570_0;  alias, 1 drivers
v0x6270902cd3c0_0 .net "angle_microRot_n", 0 0, v0x6270904dc610_0;  alias, 1 drivers
v0x6270902cd480_0 .var/s "angle_out", 15 0;
v0x6270902c90d0_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x6270902c9170_0 .net "enable", 0 0, v0x6270904dc6b0_0;  alias, 1 drivers
v0x6270902c4de0_0 .net "micro_rot_in", 15 0, v0x6270904dc7e0_0;  alias, 1 drivers
v0x6270902c0af0_0 .net "micro_rot_out", 15 0, L_0x62709057ff80;  alias, 1 drivers
v0x6270902bc5e0_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x6270902bc680_0 .net "quad", 1 0, L_0x62709057fcc0;  1 drivers
v0x627090296fe0_0 .net "quad_in", 1 0, v0x6270904dc920_0;  alias, 1 drivers
v0x627090296070_0 .var "quad_r", 14 0;
v0x627090290fc0_0 .net/s "x_in", 15 0, v0x6270904dc9c0_0;  alias, 1 drivers
v0x627090290b90_0 .var/s "x_out", 15 0;
v0x62709028ec70_0 .net/s "y_in", 15 0, v0x6270904dcb00_0;  alias, 1 drivers
v0x627090252330_0 .var/s "y_out", 15 0;
E_0x6270902b7c80/0 .event anyedge, v0x6270902c9170_0, v0x6270902bc680_0, v0x627090290fc0_0, v0x62709028ec70_0;
E_0x6270902b7c80/1 .event anyedge, v0x6270902d16b0_0;
E_0x6270902b7c80 .event/or E_0x6270902b7c80/0, E_0x6270902b7c80/1;
L_0x62709057f880 .part v0x6270904dc570_0, 14, 2;
L_0x62709057f950 .part v0x6270904dc920_0, 1, 1;
L_0x62709057fa20 .part v0x6270904dc920_0, 1, 1;
L_0x62709057faf0 .part v0x6270904dc920_0, 0, 1;
L_0x62709057fc20 .concat [ 1 1 0 0], L_0x62709057be10, L_0x62709057f950;
L_0x62709057fcc0 .functor MUXZ 2, L_0x62709057fc20, L_0x62709057f880, v0x6270904dc610_0, C4<>;
L_0x62709057fda0 .part L_0x62709057fcc0, 0, 1;
L_0x62709057fe40 .concat [ 1 15 0 0], L_0x62709057fda0, v0x627090296070_0;
S_0x62709029e0f0 .scope generate, "Rot_Stage[1]" "Rot_Stage[1]" 4 136, 4 136 0, S_0x6270904b6120;
 .timescale -9 -12;
P_0x6270902eed80 .param/l "i" 1 4 136, +C4<01>;
S_0x62709029cb80 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x62709029e0f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x6270903faa40 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x6270903faa80 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000001>;
v0x6270901f36e0_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x6270901f37a0_0 .net "enable", 0 0, L_0x62709057b3b0;  1 drivers
v0x6270901d2680_0 .var "enable_next", 0 0;
v0x6270901d2740_0 .net "microRot_dir_in", 0 0, L_0x62709057b590;  1 drivers
v0x6270901eb930_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x6270901e7640_0 .net/s "x_in", 21 0, L_0x62709057b450;  1 drivers
v0x6270901e3350_0 .var/s "x_out", 21 0;
v0x6270901df060_0 .net/s "y_in", 21 0, L_0x62709057b4f0;  1 drivers
v0x6270901dacc0_0 .var/s "y_out", 21 0;
S_0x6270902b0b90 .scope generate, "Rot_Stage[2]" "Rot_Stage[2]" 4 136, 4 136 0, S_0x6270904b6120;
 .timescale -9 -12;
P_0x62708fefa430 .param/l "i" 1 4 136, +C4<010>;
S_0x6270902af810 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x6270902b0b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x62709042d8a0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x62709042d8e0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000010>;
v0x6270902464f0_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x6270902465b0_0 .net "enable", 0 0, L_0x62709057b680;  1 drivers
v0x627090245bd0_0 .var "enable_next", 0 0;
v0x627090245c90_0 .net "microRot_dir_in", 0 0, L_0x62709057b950;  1 drivers
v0x627090208630_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x627090204320_0 .net/s "x_in", 21 0, L_0x62709057b770;  1 drivers
v0x627090200010_0 .var/s "x_out", 21 0;
v0x6270901fbd00_0 .net/s "y_in", 21 0, L_0x62709057b860;  1 drivers
v0x627090207cf0_0 .var/s "y_out", 21 0;
S_0x6270902af5f0 .scope generate, "Rot_Stage[3]" "Rot_Stage[3]" 4 136, 4 136 0, S_0x6270904b6120;
 .timescale -9 -12;
P_0x62708fef8430 .param/l "i" 1 4 136, +C4<011>;
S_0x62709020edf0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x6270902af5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x62709040d380 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x62709040d3c0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000011>;
v0x6270901ff6d0_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x6270901ff790_0 .net "enable", 0 0, L_0x62709057ba40;  1 drivers
v0x6270901fb3c0_0 .var "enable_next", 0 0;
v0x6270901fb480_0 .net "microRot_dir_in", 0 0, L_0x62709057bcb0;  1 drivers
v0x6270901f70b0_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x6270901f2da0_0 .net/s "x_in", 21 0, L_0x62709057bae0;  1 drivers
v0x6270901ee680_0 .var/s "x_out", 21 0;
v0x6270901ea390_0 .net/s "y_in", 21 0, L_0x62709057bbe0;  1 drivers
v0x6270901e60a0_0 .var/s "y_out", 21 0;
S_0x6270903a52a0 .scope generate, "Rot_Stage[4]" "Rot_Stage[4]" 4 136, 4 136 0, S_0x6270904b6120;
 .timescale -9 -12;
P_0x62708fef8180 .param/l "i" 1 4 136, +C4<0100>;
S_0x627090260a00 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x6270903a52a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x627090408930 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x627090408970 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000100>;
v0x6270901dda10_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x6270901ddad0_0 .net "enable", 0 0, L_0x62709057be80;  1 drivers
v0x6270901d9720_0 .var "enable_next", 0 0;
v0x6270901d97e0_0 .net "microRot_dir_in", 0 0, L_0x62709057c2f0;  1 drivers
v0x627090435130_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x62709036e620_0 .net/s "x_in", 21 0, L_0x62709057bfb0;  1 drivers
v0x6270903e9cc0_0 .var/s "x_out", 21 0;
v0x6270903a0cc0_0 .net/s "y_in", 21 0, L_0x62709057c190;  1 drivers
v0x627090466e80_0 .var/s "y_out", 21 0;
S_0x6270904235f0 .scope generate, "Rot_Stage[5]" "Rot_Stage[5]" 4 136, 4 136 0, S_0x6270904b6120;
 .timescale -9 -12;
P_0x6270904237a0 .param/l "i" 1 4 136, +C4<0101>;
S_0x62709041eb70 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x6270904235f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x627090265440 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x627090265480 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000101>;
v0x627090296de0_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x627090296ea0_0 .net "enable", 0 0, L_0x62709057c450;  1 drivers
v0x62709026a2d0_0 .var "enable_next", 0 0;
v0x62709026a390_0 .net "microRot_dir_in", 0 0, L_0x62709057c730;  1 drivers
v0x627090265950_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x627090260fd0_0 .net/s "x_in", 21 0, L_0x62709057c4f0;  1 drivers
v0x62709025c650_0 .var/s "x_out", 21 0;
v0x62709024c5d0_0 .net/s "y_in", 21 0, L_0x62709057c660;  1 drivers
v0x62709032e430_0 .var/s "y_out", 21 0;
S_0x62709041a0f0 .scope generate, "Rot_Stage[6]" "Rot_Stage[6]" 4 136, 4 136 0, S_0x6270904b6120;
 .timescale -9 -12;
P_0x62709041a2a0 .param/l "i" 1 4 136, +C4<0110>;
S_0x627090415670 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x62709041a0f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x627090339a60 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x627090339aa0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000110>;
v0x62709013b730_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x62709013b7d0_0 .net "enable", 0 0, L_0x62709057c5c0;  1 drivers
v0x6270903ec3f0_0 .var "enable_next", 0 0;
v0x6270903ec4b0_0 .net "microRot_dir_in", 0 0, L_0x62709057cb10;  1 drivers
v0x62709024ec80_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x627090411980_0 .net/s "x_in", 21 0, L_0x62709057c8b0;  1 drivers
v0x627090411a60_0 .var/s "x_out", 21 0;
v0x6270904163a0_0 .net/s "y_in", 21 0, L_0x62709057ca40;  1 drivers
v0x627090416480_0 .var/s "y_out", 21 0;
S_0x62709040c970 .scope generate, "Rot_Stage[7]" "Rot_Stage[7]" 4 136, 4 136 0, S_0x6270904b6120;
 .timescale -9 -12;
P_0x62709040cb20 .param/l "i" 1 4 136, +C4<0111>;
S_0x6270903fea80 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x62709040c970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x6270903ebd30 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x6270903ebd70 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000111>;
v0x62709041af00_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x62709036dc10_0 .net "enable", 0 0, L_0x62709057ccb0;  1 drivers
v0x62709036dcd0_0 .var "enable_next", 0 0;
v0x6270902861f0_0 .net "microRot_dir_in", 0 0, L_0x62709057cfd0;  1 drivers
v0x627090286290_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x627090281840_0 .net/s "x_in", 21 0, L_0x62709057cd50;  1 drivers
v0x627090281920_0 .var/s "x_out", 21 0;
v0x62709027ce90_0 .net/s "y_in", 21 0, L_0x62709057cf00;  1 drivers
v0x62709027cf50_0 .var/s "y_out", 21 0;
S_0x6270903f9f90 .scope generate, "Rot_Stage[8]" "Rot_Stage[8]" 4 136, 4 136 0, S_0x6270904b6120;
 .timescale -9 -12;
P_0x6270901f71a0 .param/l "i" 1 4 136, +C4<01000>;
S_0x6270903f5540 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x6270903f9f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x6270902741c0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x627090274200 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001000>;
v0x6270902785c0_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x627090273b90_0 .net "enable", 0 0, L_0x62709057d190;  1 drivers
v0x627090273c50_0 .var "enable_next", 0 0;
v0x627090499dc0_0 .net "microRot_dir_in", 0 0, L_0x62709057d500;  1 drivers
v0x627090499e60_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x627090498b50_0 .net/s "x_in", 21 0, L_0x62709057d260;  1 drivers
v0x627090498c30_0 .var/s "x_out", 21 0;
v0x627090497b70_0 .net/s "y_in", 21 0, L_0x62709057d430;  1 drivers
v0x627090497c50_0 .var/s "y_out", 21 0;
S_0x6270902bd910 .scope generate, "Rot_Stage[9]" "Rot_Stage[9]" 4 136, 4 136 0, S_0x6270904b6120;
 .timescale -9 -12;
P_0x6270902bdac0 .param/l "i" 1 4 136, +C4<01001>;
S_0x62709028e820 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x6270902bd910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x627090278dc0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x627090278e00 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001001>;
v0x627090496f00_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x627090495e40_0 .net "enable", 0 0, L_0x62709057d6e0;  1 drivers
v0x627090495f00_0 .var "enable_next", 0 0;
v0x627090494b10_0 .net "microRot_dir_in", 0 0, L_0x62709057da70;  1 drivers
v0x627090494bb0_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x627090493b10_0 .net/s "x_in", 21 0, L_0x62709057d7b0;  1 drivers
v0x627090493bf0_0 .var/s "x_out", 21 0;
v0x627090492e40_0 .net/s "y_in", 21 0, L_0x62709057d9a0;  1 drivers
v0x627090492f00_0 .var/s "y_out", 21 0;
S_0x627090289e70 .scope generate, "Rot_Stage[10]" "Rot_Stage[10]" 4 136, 4 136 0, S_0x6270904b6120;
 .timescale -9 -12;
P_0x62709028a020 .param/l "i" 1 4 136, +C4<01010>;
S_0x6270902854c0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x627090289e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x627090282120 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x627090282160 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001010>;
v0x62709049bea0_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x62709049adc0_0 .net "enable", 0 0, L_0x62709057d880;  1 drivers
v0x62709049aea0_0 .var "enable_next", 0 0;
v0x62709047b280_0 .net "microRot_dir_in", 0 0, L_0x62709057df20;  1 drivers
v0x62709047b340_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x627090468f50_0 .net/s "x_in", 21 0, L_0x62709057dc70;  1 drivers
v0x627090469010_0 .var/s "x_out", 21 0;
v0x6270902d9e80_0 .net/s "y_in", 21 0, L_0x62709057de50;  1 drivers
v0x6270902d9f60_0 .var/s "y_out", 21 0;
S_0x627090280b10 .scope generate, "Rot_Stage[11]" "Rot_Stage[11]" 4 136, 4 136 0, S_0x6270904b6120;
 .timescale -9 -12;
P_0x627090280cc0 .param/l "i" 1 4 136, +C4<01011>;
S_0x62709027c160 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x627090280b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x62709028b1d0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x62709028b210 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001011>;
v0x6270901ee950_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x6270902777b0_0 .net "enable", 0 0, L_0x62709057dd10;  1 drivers
v0x627090277870_0 .var "enable_next", 0 0;
v0x627090277910_0 .net "microRot_dir_in", 0 0, L_0x62709057e3e0;  1 drivers
v0x62709026ec50_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x62709026ed40_0 .net/s "x_in", 21 0, L_0x62709057e140;  1 drivers
v0x6270901d2250_0 .var/s "x_out", 21 0;
v0x6270901d2330_0 .net/s "y_in", 21 0, L_0x62709057e340;  1 drivers
v0x627090258050_0 .var/s "y_out", 21 0;
S_0x62709025c9d0 .scope generate, "Rot_Stage[12]" "Rot_Stage[12]" 4 136, 4 136 0, S_0x6270904b6120;
 .timescale -9 -12;
P_0x62709025cb80 .param/l "i" 1 4 136, +C4<01100>;
S_0x627090261350 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x62709025c9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x62709024c920 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x62709024c960 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001100>;
v0x627090265db0_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x627090265e70_0 .net "enable", 0 0, L_0x62709057e620;  1 drivers
v0x62709026a650_0 .var "enable_next", 0 0;
v0x62709026a710_0 .net "microRot_dir_in", 0 0, L_0x62709057e9e0;  1 drivers
v0x62709026a7d0_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x627090253680_0 .net/s "x_in", 21 0, L_0x62709057e6c0;  1 drivers
v0x627090253740_0 .var/s "x_out", 21 0;
v0x627090253820_0 .net/s "y_in", 21 0, L_0x62709057e910;  1 drivers
v0x62709026efd0_0 .var/s "y_out", 21 0;
S_0x6270903f5960 .scope generate, "Rot_Stage[13]" "Rot_Stage[13]" 4 136, 4 136 0, S_0x6270904b6120;
 .timescale -9 -12;
P_0x6270903f5b10 .param/l "i" 1 4 136, +C4<01101>;
S_0x6270903fa3b0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x6270903f5960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x6270902586e0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x627090258720 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001101>;
v0x6270903feee0_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x6270903fefa0_0 .net "enable", 0 0, L_0x62709057ec40;  1 drivers
v0x627090403850_0 .var "enable_next", 0 0;
v0x627090403910_0 .net "microRot_dir_in", 0 0, L_0x62709057f020;  1 drivers
v0x6270904039d0_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x6270904082a0_0 .net/s "x_in", 21 0, L_0x62709057ed10;  1 drivers
v0x627090408360_0 .var/s "x_out", 21 0;
v0x627090408440_0 .net/s "y_in", 21 0, L_0x62709057ef80;  1 drivers
v0x6270903f0e90_0 .var/s "y_out", 21 0;
S_0x62709040ccf0 .scope generate, "Rot_Stage[14]" "Rot_Stage[14]" 4 136, 4 136 0, S_0x6270904b6120;
 .timescale -9 -12;
P_0x62709040cea0 .param/l "i" 1 4 136, +C4<01110>;
S_0x627090415a20 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x62709040ccf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x627090261c90 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000010110>;
P_0x627090261cd0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001110>;
v0x62709028a300_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x62709028a3a0_0 .net "enable", 0 0, L_0x62709057f270;  1 drivers
v0x627090277b60_0 .var "enable_next", 0 0;
v0x627090277c20_0 .net "microRot_dir_in", 0 0, L_0x62709057f610;  1 drivers
v0x627090277ce0_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x6270901e2ee0_0 .net/s "x_in", 21 0, L_0x62709057f310;  1 drivers
v0x6270901e2fc0_0 .var/s "x_out", 21 0;
v0x6270901e30a0_0 .net/s "y_in", 21 0, L_0x62709057f570;  1 drivers
v0x6270901e71d0_0 .var/s "y_out", 21 0;
S_0x6270901eb4c0 .scope module, "Rot_Stage_0" "rot_block_first_stage" 4 121, 7 22 0, S_0x6270904b6120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
    .port_info 9 /OUTPUT 1 "rot_active";
P_0x6270901eb650 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000010110>;
v0x627090260dd0_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x627090260e90_0 .net "enable", 0 0, L_0x627090586c70;  1 drivers
v0x6270902ce4f0_0 .var "enable_next", 0 0;
v0x6270902ce5b0_0 .net "microRot_dir_in", 0 0, L_0x627090587030;  1 drivers
v0x6270902ce670_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x6270902d27e0_0 .var "rot_active", 0 0;
v0x6270902d28a0_0 .net/s "x_in", 21 0, L_0x627090586d10;  1 drivers
v0x6270902d2980_0 .var/s "x_out", 21 0;
v0x6270902d6ad0_0 .net/s "y_in", 21 0, L_0x627090586f90;  1 drivers
v0x6270902d6bb0_0 .var/s "y_out", 21 0;
S_0x6270903fe780 .scope module, "Rot_Stage_Last" "rot_block_last_stage" 4 156, 8 22 0, S_0x6270904b6120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 22 "x_in";
    .port_info 4 /INPUT 22 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 22 "x_out";
    .port_info 7 /OUTPUT 22 "y_out";
    .port_info 8 /OUTPUT 1 "op_valid";
P_0x62709029b1f0 .param/l "CORDIC_WIDTH" 0 8 23, +C4<00000000000000000000000000010110>;
P_0x62709029b230 .param/l "MICRO_ROT_STAGE" 0 8 24, +C4<00000000000000000000000000001111>;
v0x627090428130_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x6270904281f0_0 .net "enable", 0 0, L_0x627090587f50;  1 drivers
v0x6270902c1cc0_0 .net "microRot_dir_in", 0 0, L_0x6270905885f0;  1 drivers
v0x6270902c1d60_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x6270902c1e00_0 .var "op_valid", 0 0;
v0x627090253350_0 .net/s "x_in", 21 0, L_0x627090588230;  1 drivers
v0x627090253430_0 .var/s "x_out", 21 0;
v0x627090253510_0 .net/s "y_in", 21 0, L_0x627090588300;  1 drivers
v0x627090285850_0 .var/s "y_out", 21 0;
S_0x627090280ea0 .scope module, "ip_up" "ip_upscale" 4 90, 9 21 0, S_0x6270904b6120;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "x_in";
    .port_info 1 /INPUT 16 "y_in";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 22 "x_out";
    .port_info 4 /OUTPUT 22 "y_out";
P_0x627090243080 .param/l "CORDIC_WIDTH" 0 9 23, +C4<00000000000000000000000000010110>;
P_0x6270902430c0 .param/l "DATA_WIDTH" 0 9 22, +C4<00000000000000000000000000010000>;
L_0x7d24895b7720 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x62709038bb20_0 .net/2u *"_ivl_0", 5 0, L_0x7d24895b7720;  1 drivers
L_0x7d24895b7768 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x62709038bc20_0 .net/2u *"_ivl_4", 5 0, L_0x7d24895b7768;  1 drivers
v0x62709038bd00_0 .net "enable", 0 0, v0x6270904dc6b0_0;  alias, 1 drivers
v0x6270902da540_0 .net "x_in", 15 0, v0x627090290b90_0;  alias, 1 drivers
v0x6270902da610_0 .net "x_out", 21 0, L_0x627090580040;  alias, 1 drivers
v0x6270902da700_0 .net "y_in", 15 0, v0x627090252330_0;  alias, 1 drivers
v0x6270901ef2a0_0 .net "y_out", 21 0, L_0x627090580180;  alias, 1 drivers
L_0x627090580040 .concat [ 6 16 0 0], L_0x7d24895b7720, v0x627090290b90_0;
L_0x627090580180 .concat [ 6 16 0 0], L_0x7d24895b7768, v0x627090252330_0;
S_0x6270904667e0 .scope module, "microRot_Gen" "micro_rot_gen" 4 104, 10 22 0, S_0x6270904b6120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable_in";
    .port_info 3 /INPUT 1 "angle_microRot_n";
    .port_info 4 /INPUT 16 "angle_in";
    .port_info 5 /INPUT 16 "micro_rot_in";
    .port_info 6 /OUTPUT 16 "micro_rot_out";
P_0x627090281080 .param/l "ANGLE_WIDTH" 0 10 23, +C4<00000000000000000000000000010000>;
P_0x6270902810c0 .param/l "CORDIC_STAGES" 0 10 24, +C4<00000000000000000000000000010000>;
v0x62708feb6af0_0 .net *"_ivl_109", 0 0, L_0x627090585d40;  1 drivers
v0x62708fed3330_0 .net *"_ivl_114", 0 0, L_0x627090586720;  1 drivers
v0x62708fed3410_0 .net *"_ivl_116", 0 0, L_0x6270905867c0;  1 drivers
v0x62708fed34d0_0 .net *"_ivl_117", 0 0, L_0x627090586a00;  1 drivers
v0x62708fed35b0 .array/s "angle_diff", 0 14, 15 0;
v0x62708fec6890_0 .net/s "angle_in", 15 0, v0x6270902cd480_0;  alias, 1 drivers
v0x62708fec6950_0 .net "angle_microRot_n", 0 0, v0x6270904dc610_0;  alias, 1 drivers
v0x62708fec69f0_0 .var "angle_microRot_n_r", 14 0;
v0x62708fec6ab0 .array "atan", 0 15, 15 0;
v0x62708fec6b70_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x62708fec6c10_0 .net "enable_in", 0 0, v0x6270904dc6b0_0;  alias, 1 drivers
v0x62708fecceb0_0 .net "micro_rot", 15 0, L_0x627090585460;  1 drivers
v0x62708feccf90_0 .net "micro_rot_in", 15 0, L_0x62709057ff80;  alias, 1 drivers
v0x62708fecd050_0 .net "micro_rot_out", 15 0, L_0x627090585e30;  alias, 1 drivers
v0x62708fecd110_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
L_0x627090580fe0 .part v0x62708fec69f0_0, 0, 1;
L_0x6270905810e0 .part L_0x627090585460, 1, 1;
L_0x6270905811e0 .part L_0x62709057ff80, 1, 1;
L_0x627090581420 .part v0x62708fec69f0_0, 1, 1;
L_0x627090581540 .part L_0x627090585460, 2, 1;
L_0x627090581630 .part L_0x62709057ff80, 2, 1;
L_0x627090581860 .part v0x62708fec69f0_0, 2, 1;
L_0x627090581900 .part L_0x627090585460, 3, 1;
L_0x6270905819f0 .part L_0x62709057ff80, 3, 1;
L_0x627090581c20 .part v0x62708fec69f0_0, 3, 1;
L_0x627090581d20 .part L_0x627090585460, 4, 1;
L_0x627090581dc0 .part L_0x62709057ff80, 4, 1;
L_0x627090581f70 .part v0x62708fec69f0_0, 4, 1;
L_0x627090582010 .part L_0x627090585460, 5, 1;
L_0x627090582130 .part L_0x62709057ff80, 5, 1;
L_0x627090582390 .part v0x62708fec69f0_0, 5, 1;
L_0x6270905824c0 .part L_0x627090585460, 6, 1;
L_0x627090582560 .part L_0x62709057ff80, 6, 1;
L_0x627090582860 .part v0x62708fec69f0_0, 6, 1;
L_0x627090582900 .part L_0x627090585460, 7, 1;
L_0x627090582600 .part L_0x62709057ff80, 7, 1;
L_0x627090582c10 .part v0x62708fec69f0_0, 7, 1;
L_0x627090582d70 .part L_0x627090585460, 8, 1;
L_0x627090582e10 .part L_0x62709057ff80, 8, 1;
L_0x627090583140 .part v0x62708fec69f0_0, 8, 1;
L_0x6270905831e0 .part L_0x627090585460, 9, 1;
L_0x627090583360 .part L_0x62709057ff80, 9, 1;
L_0x6270905835c0 .part v0x62708fec69f0_0, 9, 1;
L_0x627090583750 .part L_0x627090585460, 10, 1;
L_0x6270905837f0 .part L_0x62709057ff80, 10, 1;
L_0x627090583b20 .part v0x62708fec69f0_0, 10, 1;
L_0x627090583bc0 .part L_0x627090585460, 11, 1;
L_0x627090583d70 .part L_0x62709057ff80, 11, 1;
L_0x627090583fd0 .part v0x62708fec69f0_0, 11, 1;
L_0x627090584190 .part L_0x627090585460, 12, 1;
L_0x627090584230 .part L_0x62709057ff80, 12, 1;
L_0x6270905844a0 .part v0x62708fec69f0_0, 12, 1;
L_0x627090584540 .part L_0x627090585460, 13, 1;
L_0x627090584720 .part L_0x62709057ff80, 13, 1;
L_0x627090584b90 .part v0x62708fec69f0_0, 13, 1;
L_0x6270905845e0 .part L_0x627090585460, 14, 1;
L_0x627090584680 .part L_0x62709057ff80, 14, 1;
L_0x627090584f50 .part v0x62708fec69f0_0, 14, 1;
L_0x627090584ff0 .part L_0x627090585460, 15, 1;
L_0x627090585200 .part L_0x62709057ff80, 15, 1;
LS_0x627090585460_0_0 .concat8 [ 1 1 1 1], L_0x627090585d40, L_0x6270905802c0, L_0x627090580360, L_0x627090580400;
LS_0x627090585460_0_4 .concat8 [ 1 1 1 1], L_0x6270905804a0, L_0x627090580540, L_0x627090580610, L_0x627090580710;
LS_0x627090585460_0_8 .concat8 [ 1 1 1 1], L_0x627090580810, L_0x6270905808e0, L_0x6270905809e0, L_0x627090580ae0;
LS_0x627090585460_0_12 .concat8 [ 1 1 1 1], L_0x627090580be0, L_0x627090580ce0, L_0x627090580de0, L_0x627090580ee0;
L_0x627090585460 .concat8 [ 4 4 4 4], LS_0x627090585460_0_0, LS_0x627090585460_0_4, LS_0x627090585460_0_8, LS_0x627090585460_0_12;
L_0x627090585d40 .part v0x6270902cd480_0, 15, 1;
LS_0x627090585e30_0_0 .concat8 [ 1 1 1 1], L_0x627090586a00, L_0x6270905812b0, L_0x6270905816d0, L_0x627090581a90;
LS_0x627090585e30_0_4 .concat8 [ 1 1 1 1], L_0x627090581ed0, L_0x6270905821d0, L_0x6270905826a0, L_0x627090582a50;
LS_0x627090585e30_0_8 .concat8 [ 1 1 1 1], L_0x627090582f80, L_0x627090583400, L_0x627090583990, L_0x627090583e10;
LS_0x627090585e30_0_12 .concat8 [ 1 1 1 1], L_0x627090584070, L_0x6270905849d0, L_0x627090584d90, L_0x6270905852a0;
L_0x627090585e30 .concat8 [ 4 4 4 4], LS_0x627090585e30_0_0, LS_0x627090585e30_0_4, LS_0x627090585e30_0_8, LS_0x627090585e30_0_12;
L_0x627090586720 .part L_0x627090585460, 0, 1;
L_0x6270905867c0 .part L_0x62709057ff80, 0, 1;
L_0x627090586a00 .functor MUXZ 1, L_0x6270905867c0, L_0x627090586720, v0x6270904dc610_0, C4<>;
S_0x62709041a450 .scope generate, "genblk_CRM_angle_diff[1]" "genblk_CRM_angle_diff[1]" 10 82, 10 82 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x62709041a670 .param/l "i" 1 10 82, +C4<01>;
S_0x62709027c4c0 .scope generate, "genblk_CRM_angle_diff[2]" "genblk_CRM_angle_diff[2]" 10 82, 10 82 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x62709027c6e0 .param/l "i" 1 10 82, +C4<010>;
S_0x627090390820 .scope generate, "genblk_CRM_angle_diff[3]" "genblk_CRM_angle_diff[3]" 10 82, 10 82 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x627090390a00 .param/l "i" 1 10 82, +C4<011>;
S_0x62709038c430 .scope generate, "genblk_CRM_angle_diff[4]" "genblk_CRM_angle_diff[4]" 10 82, 10 82 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x62709038c610 .param/l "i" 1 10 82, +C4<0100>;
S_0x6270903990c0 .scope generate, "genblk_CRM_angle_diff[5]" "genblk_CRM_angle_diff[5]" 10 82, 10 82 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x627090399310 .param/l "i" 1 10 82, +C4<0101>;
S_0x627090394c70 .scope generate, "genblk_CRM_angle_diff[6]" "genblk_CRM_angle_diff[6]" 10 82, 10 82 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x627090394e70 .param/l "i" 1 10 82, +C4<0110>;
S_0x6270902df100 .scope generate, "genblk_CRM_angle_diff[7]" "genblk_CRM_angle_diff[7]" 10 82, 10 82 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x6270902df2e0 .param/l "i" 1 10 82, +C4<0111>;
S_0x6270902dae50 .scope generate, "genblk_CRM_angle_diff[8]" "genblk_CRM_angle_diff[8]" 10 82, 10 82 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x6270902db030 .param/l "i" 1 10 82, +C4<01000>;
S_0x6270902efd40 .scope generate, "genblk_CRM_angle_diff[9]" "genblk_CRM_angle_diff[9]" 10 82, 10 82 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x6270903992c0 .param/l "i" 1 10 82, +C4<01001>;
S_0x6270902eba30 .scope generate, "genblk_CRM_angle_diff[10]" "genblk_CRM_angle_diff[10]" 10 82, 10 82 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x6270902ebc10 .param/l "i" 1 10 82, +C4<01010>;
S_0x6270902e7720 .scope generate, "genblk_CRM_angle_diff[11]" "genblk_CRM_angle_diff[11]" 10 82, 10 82 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x6270902e7900 .param/l "i" 1 10 82, +C4<01011>;
S_0x6270902e3410 .scope generate, "genblk_CRM_angle_diff[12]" "genblk_CRM_angle_diff[12]" 10 82, 10 82 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x6270902e3610 .param/l "i" 1 10 82, +C4<01100>;
S_0x6270901f3e60 .scope generate, "genblk_CRM_angle_diff[13]" "genblk_CRM_angle_diff[13]" 10 82, 10 82 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x6270901f4040 .param/l "i" 1 10 82, +C4<01101>;
S_0x6270901efbb0 .scope generate, "genblk_CRM_angle_diff[14]" "genblk_CRM_angle_diff[14]" 10 82, 10 82 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x6270901efdb0 .param/l "i" 1 10 82, +C4<01110>;
S_0x627090204aa0 .scope generate, "genblk_microRot_angle_direct[1]" "genblk_microRot_angle_direct[1]" 10 100, 10 100 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x627090204c80 .param/l "i" 1 10 100, +C4<01>;
v0x627090200790_0 .net *"_ivl_2", 0 0, L_0x6270905802c0;  1 drivers
v0x62708fed35b0_0 .array/port v0x62708fed35b0, 0;
L_0x6270905802c0 .part v0x62708fed35b0_0, 15, 1;
S_0x627090200870 .scope generate, "genblk_microRot_angle_direct[2]" "genblk_microRot_angle_direct[2]" 10 100, 10 100 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x62708ff69260 .param/l "i" 1 10 100, +C4<010>;
v0x6270901fc480_0 .net *"_ivl_2", 0 0, L_0x627090580360;  1 drivers
v0x62708fed35b0_1 .array/port v0x62708fed35b0, 1;
L_0x627090580360 .part v0x62708fed35b0_1, 15, 1;
S_0x6270901fc580 .scope generate, "genblk_microRot_angle_direct[3]" "genblk_microRot_angle_direct[3]" 10 100, 10 100 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x6270901f8280 .param/l "i" 1 10 100, +C4<011>;
v0x6270901f8360_0 .net *"_ivl_2", 0 0, L_0x627090580400;  1 drivers
v0x62708fed35b0_2 .array/port v0x62708fed35b0, 2;
L_0x627090580400 .part v0x62708fed35b0_2, 15, 1;
S_0x6270904bb7a0 .scope generate, "genblk_microRot_angle_direct[4]" "genblk_microRot_angle_direct[4]" 10 100, 10 100 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x6270904bb9a0 .param/l "i" 1 10 100, +C4<0100>;
v0x6270904ba1f0_0 .net *"_ivl_2", 0 0, L_0x6270905804a0;  1 drivers
v0x62708fed35b0_3 .array/port v0x62708fed35b0, 3;
L_0x6270905804a0 .part v0x62708fed35b0_3, 15, 1;
S_0x6270904ba2d0 .scope generate, "genblk_microRot_angle_direct[5]" "genblk_microRot_angle_direct[5]" 10 100, 10 100 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x62708ff674c0 .param/l "i" 1 10 100, +C4<0101>;
v0x6270904b8d60_0 .net *"_ivl_2", 0 0, L_0x627090580540;  1 drivers
v0x62708fed35b0_4 .array/port v0x62708fed35b0, 4;
L_0x627090580540 .part v0x62708fed35b0_4, 15, 1;
S_0x6270904b8e60 .scope generate, "genblk_microRot_angle_direct[6]" "genblk_microRot_angle_direct[6]" 10 100, 10 100 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x62708ff6e410 .param/l "i" 1 10 100, +C4<0110>;
v0x6270904b75b0_0 .net *"_ivl_2", 0 0, L_0x627090580610;  1 drivers
v0x62708fed35b0_5 .array/port v0x62708fed35b0, 5;
L_0x627090580610 .part v0x62708fed35b0_5, 15, 1;
S_0x6270904b7690 .scope generate, "genblk_microRot_angle_direct[7]" "genblk_microRot_angle_direct[7]" 10 100, 10 100 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x62708ff6e0d0 .param/l "i" 1 10 100, +C4<0111>;
v0x6270904b5de0_0 .net *"_ivl_2", 0 0, L_0x627090580710;  1 drivers
v0x62708fed35b0_6 .array/port v0x62708fed35b0, 6;
L_0x627090580710 .part v0x62708fed35b0_6, 15, 1;
S_0x6270904b5ee0 .scope generate, "genblk_microRot_angle_direct[8]" "genblk_microRot_angle_direct[8]" 10 100, 10 100 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x62708ff6cea0 .param/l "i" 1 10 100, +C4<01000>;
v0x6270901deb50_0 .net *"_ivl_2", 0 0, L_0x627090580810;  1 drivers
v0x62708fed35b0_7 .array/port v0x62708fed35b0, 7;
L_0x627090580810 .part v0x62708fed35b0_7, 15, 1;
S_0x6270901dec50 .scope generate, "genblk_microRot_angle_direct[9]" "genblk_microRot_angle_direct[9]" 10 100, 10 100 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x62708ff6f230 .param/l "i" 1 10 100, +C4<01001>;
v0x6270902ca160_0 .net *"_ivl_2", 0 0, L_0x6270905808e0;  1 drivers
v0x62708fed35b0_8 .array/port v0x62708fed35b0, 8;
L_0x6270905808e0 .part v0x62708fed35b0_8, 15, 1;
S_0x6270902ca260 .scope generate, "genblk_microRot_angle_direct[10]" "genblk_microRot_angle_direct[10]" 10 100, 10 100 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x62708ff70340 .param/l "i" 1 10 100, +C4<01010>;
v0x627090410ee0_0 .net *"_ivl_2", 0 0, L_0x6270905809e0;  1 drivers
v0x62708fed35b0_9 .array/port v0x62708fed35b0, 9;
L_0x6270905809e0 .part v0x62708fed35b0_9, 15, 1;
S_0x627090410fe0 .scope generate, "genblk_microRot_angle_direct[11]" "genblk_microRot_angle_direct[11]" 10 100, 10 100 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x62708ff687c0 .param/l "i" 1 10 100, +C4<01011>;
v0x6270902730f0_0 .net *"_ivl_2", 0 0, L_0x627090580ae0;  1 drivers
v0x62708fed35b0_10 .array/port v0x62708fed35b0, 10;
L_0x627090580ae0 .part v0x62708fed35b0_10, 15, 1;
S_0x6270902731f0 .scope generate, "genblk_microRot_angle_direct[12]" "genblk_microRot_angle_direct[12]" 10 100, 10 100 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x62708ff67f10 .param/l "i" 1 10 100, +C4<01100>;
v0x62708fe2b4f0_0 .net *"_ivl_2", 0 0, L_0x627090580be0;  1 drivers
v0x62708fed35b0_11 .array/port v0x62708fed35b0, 11;
L_0x627090580be0 .part v0x62708fed35b0_11, 15, 1;
S_0x62708fe2b5f0 .scope generate, "genblk_microRot_angle_direct[13]" "genblk_microRot_angle_direct[13]" 10 100, 10 100 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x62708fe2b7f0 .param/l "i" 1 10 100, +C4<01101>;
v0x62708fe2b8d0_0 .net *"_ivl_2", 0 0, L_0x627090580ce0;  1 drivers
v0x62708fed35b0_12 .array/port v0x62708fed35b0, 12;
L_0x627090580ce0 .part v0x62708fed35b0_12, 15, 1;
S_0x62708fe3da40 .scope generate, "genblk_microRot_angle_direct[14]" "genblk_microRot_angle_direct[14]" 10 100, 10 100 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x62708fe3dc40 .param/l "i" 1 10 100, +C4<01110>;
v0x62708fe3dd20_0 .net *"_ivl_2", 0 0, L_0x627090580de0;  1 drivers
v0x62708fed35b0_13 .array/port v0x62708fed35b0, 13;
L_0x627090580de0 .part v0x62708fed35b0_13, 15, 1;
S_0x62708fee8350 .scope generate, "genblk_microRot_angle_direct[15]" "genblk_microRot_angle_direct[15]" 10 100, 10 100 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x62708fee8550 .param/l "i" 1 10 100, +C4<01111>;
v0x62708fee8630_0 .net *"_ivl_2", 0 0, L_0x627090580ee0;  1 drivers
v0x62708fed35b0_14 .array/port v0x62708fed35b0, 14;
L_0x627090580ee0 .part v0x62708fed35b0_14, 15, 1;
S_0x62708ff87dd0 .scope generate, "genblk_microRot_out[1]" "genblk_microRot_out[1]" 10 108, 10 108 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x62708ff87fd0 .param/l "i" 1 10 108, +C4<01>;
v0x62708ff880b0_0 .net *"_ivl_0", 0 0, L_0x627090580fe0;  1 drivers
v0x62708fe3de00_0 .net *"_ivl_1", 0 0, L_0x6270905810e0;  1 drivers
v0x62708fee8710_0 .net *"_ivl_2", 0 0, L_0x6270905811e0;  1 drivers
v0x62708ff88190_0 .net *"_ivl_3", 0 0, L_0x6270905812b0;  1 drivers
L_0x6270905812b0 .functor MUXZ 1, L_0x6270905811e0, L_0x6270905810e0, L_0x627090580fe0, C4<>;
S_0x62708ffab690 .scope generate, "genblk_microRot_out[2]" "genblk_microRot_out[2]" 10 108, 10 108 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x62708ffab890 .param/l "i" 1 10 108, +C4<010>;
v0x62708ffab970_0 .net *"_ivl_0", 0 0, L_0x627090581420;  1 drivers
v0x62708ffaba50_0 .net *"_ivl_1", 0 0, L_0x627090581540;  1 drivers
v0x62708fe91a20_0 .net *"_ivl_2", 0 0, L_0x627090581630;  1 drivers
v0x62708fe91ae0_0 .net *"_ivl_3", 0 0, L_0x6270905816d0;  1 drivers
L_0x6270905816d0 .functor MUXZ 1, L_0x627090581630, L_0x627090581540, L_0x627090581420, C4<>;
S_0x62708fe91bc0 .scope generate, "genblk_microRot_out[3]" "genblk_microRot_out[3]" 10 108, 10 108 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x62708fe91dc0 .param/l "i" 1 10 108, +C4<011>;
v0x62708fdf0490_0 .net *"_ivl_0", 0 0, L_0x627090581860;  1 drivers
v0x62708fdf0570_0 .net *"_ivl_1", 0 0, L_0x627090581900;  1 drivers
v0x62708fdf0650_0 .net *"_ivl_2", 0 0, L_0x6270905819f0;  1 drivers
v0x62708fdf0710_0 .net *"_ivl_3", 0 0, L_0x627090581a90;  1 drivers
L_0x627090581a90 .functor MUXZ 1, L_0x6270905819f0, L_0x627090581900, L_0x627090581860, C4<>;
S_0x62708ff66310 .scope generate, "genblk_microRot_out[4]" "genblk_microRot_out[4]" 10 108, 10 108 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x62708ff66510 .param/l "i" 1 10 108, +C4<0100>;
v0x62708ff665f0_0 .net *"_ivl_0", 0 0, L_0x627090581c20;  1 drivers
v0x62708ff666d0_0 .net *"_ivl_1", 0 0, L_0x627090581d20;  1 drivers
v0x62708fdf07f0_0 .net *"_ivl_2", 0 0, L_0x627090581dc0;  1 drivers
v0x62708fe4f2e0_0 .net *"_ivl_3", 0 0, L_0x627090581ed0;  1 drivers
L_0x627090581ed0 .functor MUXZ 1, L_0x627090581dc0, L_0x627090581d20, L_0x627090581c20, C4<>;
S_0x62708fe4f3c0 .scope generate, "genblk_microRot_out[5]" "genblk_microRot_out[5]" 10 108, 10 108 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x62708fe4f5c0 .param/l "i" 1 10 108, +C4<0101>;
v0x62708fe4f6a0_0 .net *"_ivl_0", 0 0, L_0x627090581f70;  1 drivers
v0x62708fe51e70_0 .net *"_ivl_1", 0 0, L_0x627090582010;  1 drivers
v0x62708fe51f30_0 .net *"_ivl_2", 0 0, L_0x627090582130;  1 drivers
v0x62708fe51ff0_0 .net *"_ivl_3", 0 0, L_0x6270905821d0;  1 drivers
L_0x6270905821d0 .functor MUXZ 1, L_0x627090582130, L_0x627090582010, L_0x627090581f70, C4<>;
S_0x62708fe520d0 .scope generate, "genblk_microRot_out[6]" "genblk_microRot_out[6]" 10 108, 10 108 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x62708fdf08b0 .param/l "i" 1 10 108, +C4<0110>;
v0x62708fef4f00_0 .net *"_ivl_0", 0 0, L_0x627090582390;  1 drivers
v0x62708fef4fe0_0 .net *"_ivl_1", 0 0, L_0x6270905824c0;  1 drivers
v0x62708fef50c0_0 .net *"_ivl_2", 0 0, L_0x627090582560;  1 drivers
v0x62708fef5180_0 .net *"_ivl_3", 0 0, L_0x6270905826a0;  1 drivers
L_0x6270905826a0 .functor MUXZ 1, L_0x627090582560, L_0x6270905824c0, L_0x627090582390, C4<>;
S_0x62708fe60870 .scope generate, "genblk_microRot_out[7]" "genblk_microRot_out[7]" 10 108, 10 108 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x62708fe60a70 .param/l "i" 1 10 108, +C4<0111>;
v0x62708fe60b50_0 .net *"_ivl_0", 0 0, L_0x627090582860;  1 drivers
v0x62708fe60c30_0 .net *"_ivl_1", 0 0, L_0x627090582900;  1 drivers
v0x62708fef5260_0 .net *"_ivl_2", 0 0, L_0x627090582600;  1 drivers
v0x62708fe66700_0 .net *"_ivl_3", 0 0, L_0x627090582a50;  1 drivers
L_0x627090582a50 .functor MUXZ 1, L_0x627090582600, L_0x627090582900, L_0x627090582860, C4<>;
S_0x62708fe667e0 .scope generate, "genblk_microRot_out[8]" "genblk_microRot_out[8]" 10 108, 10 108 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x62708fe669e0 .param/l "i" 1 10 108, +C4<01000>;
v0x62708fe66ac0_0 .net *"_ivl_0", 0 0, L_0x627090582c10;  1 drivers
v0x62708fe713b0_0 .net *"_ivl_1", 0 0, L_0x627090582d70;  1 drivers
v0x62708fe71490_0 .net *"_ivl_2", 0 0, L_0x627090582e10;  1 drivers
v0x62708fe71550_0 .net *"_ivl_3", 0 0, L_0x627090582f80;  1 drivers
L_0x627090582f80 .functor MUXZ 1, L_0x627090582e10, L_0x627090582d70, L_0x627090582c10, C4<>;
S_0x62708fe71630 .scope generate, "genblk_microRot_out[9]" "genblk_microRot_out[9]" 10 108, 10 108 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x62708fe717c0 .param/l "i" 1 10 108, +C4<01001>;
v0x62708fe89f90_0 .net *"_ivl_0", 0 0, L_0x627090583140;  1 drivers
v0x62708fe8a070_0 .net *"_ivl_1", 0 0, L_0x6270905831e0;  1 drivers
v0x62708fe8a150_0 .net *"_ivl_2", 0 0, L_0x627090583360;  1 drivers
v0x62708fe8a210_0 .net *"_ivl_3", 0 0, L_0x627090583400;  1 drivers
L_0x627090583400 .functor MUXZ 1, L_0x627090583360, L_0x6270905831e0, L_0x627090583140, C4<>;
S_0x62708fe7bdd0 .scope generate, "genblk_microRot_out[10]" "genblk_microRot_out[10]" 10 108, 10 108 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x62708fe7bfd0 .param/l "i" 1 10 108, +C4<01010>;
v0x62708fe7c0b0_0 .net *"_ivl_0", 0 0, L_0x6270905835c0;  1 drivers
v0x62708fe7c190_0 .net *"_ivl_1", 0 0, L_0x627090583750;  1 drivers
v0x62708fe8a2f0_0 .net *"_ivl_2", 0 0, L_0x6270905837f0;  1 drivers
v0x62708fe82560_0 .net *"_ivl_3", 0 0, L_0x627090583990;  1 drivers
L_0x627090583990 .functor MUXZ 1, L_0x6270905837f0, L_0x627090583750, L_0x6270905835c0, C4<>;
S_0x62708fe82640 .scope generate, "genblk_microRot_out[11]" "genblk_microRot_out[11]" 10 108, 10 108 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x62708fe82840 .param/l "i" 1 10 108, +C4<01011>;
v0x62708fe82920_0 .net *"_ivl_0", 0 0, L_0x627090583b20;  1 drivers
v0x62708ffb8870_0 .net *"_ivl_1", 0 0, L_0x627090583bc0;  1 drivers
v0x62708ffb8950_0 .net *"_ivl_2", 0 0, L_0x627090583d70;  1 drivers
v0x62708ffb8a10_0 .net *"_ivl_3", 0 0, L_0x627090583e10;  1 drivers
L_0x627090583e10 .functor MUXZ 1, L_0x627090583d70, L_0x627090583bc0, L_0x627090583b20, C4<>;
S_0x62708ffb8af0 .scope generate, "genblk_microRot_out[12]" "genblk_microRot_out[12]" 10 108, 10 108 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x62708fea1b80 .param/l "i" 1 10 108, +C4<01100>;
v0x62708ff2d6a0_0 .net *"_ivl_0", 0 0, L_0x627090583fd0;  1 drivers
v0x62708ff2d7a0_0 .net *"_ivl_1", 0 0, L_0x627090584190;  1 drivers
v0x62708ff2d880_0 .net *"_ivl_2", 0 0, L_0x627090584230;  1 drivers
v0x62708ff2d940_0 .net *"_ivl_3", 0 0, L_0x627090584070;  1 drivers
L_0x627090584070 .functor MUXZ 1, L_0x627090584230, L_0x627090584190, L_0x627090583fd0, C4<>;
S_0x62709002db80 .scope generate, "genblk_microRot_out[13]" "genblk_microRot_out[13]" 10 108, 10 108 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x62709002dd80 .param/l "i" 1 10 108, +C4<01101>;
v0x62709002de60_0 .net *"_ivl_0", 0 0, L_0x6270905844a0;  1 drivers
v0x62709002df40_0 .net *"_ivl_1", 0 0, L_0x627090584540;  1 drivers
v0x62708ff2da20_0 .net *"_ivl_2", 0 0, L_0x627090584720;  1 drivers
v0x62708ffeb300_0 .net *"_ivl_3", 0 0, L_0x6270905849d0;  1 drivers
L_0x6270905849d0 .functor MUXZ 1, L_0x627090584720, L_0x627090584540, L_0x6270905844a0, C4<>;
S_0x62708ffeb3e0 .scope generate, "genblk_microRot_out[14]" "genblk_microRot_out[14]" 10 108, 10 108 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x62708ffeb5e0 .param/l "i" 1 10 108, +C4<01110>;
v0x62708ffeb6c0_0 .net *"_ivl_0", 0 0, L_0x627090584b90;  1 drivers
v0x62708ff35510_0 .net *"_ivl_1", 0 0, L_0x6270905845e0;  1 drivers
v0x62708ff355f0_0 .net *"_ivl_2", 0 0, L_0x627090584680;  1 drivers
v0x62708ff356b0_0 .net *"_ivl_3", 0 0, L_0x627090584d90;  1 drivers
L_0x627090584d90 .functor MUXZ 1, L_0x627090584680, L_0x6270905845e0, L_0x627090584b90, C4<>;
S_0x62708ff35790 .scope generate, "genblk_microRot_out[15]" "genblk_microRot_out[15]" 10 108, 10 108 0, S_0x6270904667e0;
 .timescale -9 -12;
P_0x62708fea0d00 .param/l "i" 1 10 108, +C4<01111>;
v0x62708feb6770_0 .net *"_ivl_0", 0 0, L_0x627090584f50;  1 drivers
v0x62708feb6870_0 .net *"_ivl_1", 0 0, L_0x627090584ff0;  1 drivers
v0x62708feb6950_0 .net *"_ivl_2", 0 0, L_0x627090585200;  1 drivers
v0x62708feb6a10_0 .net *"_ivl_3", 0 0, L_0x6270905852a0;  1 drivers
L_0x6270905852a0 .functor MUXZ 1, L_0x627090585200, L_0x627090584ff0, L_0x627090584f50, C4<>;
S_0x62708fedb8a0 .scope module, "op_down" "op_downscale" 4 181, 11 21 0, S_0x6270904b6120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 22 "x_in";
    .port_info 3 /INPUT 22 "y_in";
    .port_info 4 /INPUT 1 "enable";
    .port_info 5 /OUTPUT 16 "x_out";
    .port_info 6 /OUTPUT 16 "y_out";
    .port_info 7 /OUTPUT 1 "op_vld";
P_0x62708fedba80 .param/l "CORDIC_WIDTH" 0 11 22, +C4<00000000000000000000000000010110>;
P_0x62708fedbac0 .param/l "DATA_WIDTH" 0 11 23, +C4<00000000000000000000000000010000>;
v0x62708fecd290_0 .net "clk", 0 0, o0x7d24898a9228;  alias, 0 drivers
v0x62708fedfee0_0 .net "enable", 0 0, v0x6270902c1e00_0;  alias, 1 drivers
v0x62708fedffa0_0 .var "enable_r", 0 0;
v0x62708fee0040_0 .net "nreset", 0 0, o0x7d24898a92e8;  alias, 0 drivers
v0x62708fee00e0_0 .net "op_vld", 0 0, v0x62708fedffa0_0;  alias, 1 drivers
v0x62708fee01d0_0 .var/s "x_downscaled", 15 0;
v0x62708fee28c0_0 .net "x_in", 21 0, v0x62709003da60_0;  alias, 1 drivers
v0x62708fee29a0_0 .net "x_out", 15 0, v0x62708fee01d0_0;  alias, 1 drivers
v0x62708fee2a80_0 .var/s "y_downscaled", 15 0;
v0x62708fee2b60_0 .net "y_in", 21 0, v0x62709003dc30_0;  alias, 1 drivers
v0x62708fee2c40_0 .net "y_out", 15 0, v0x62708fee2a80_0;  alias, 1 drivers
S_0x62708ff203a0 .scope module, "scaling" "output_scale" 4 170, 12 21 0, S_0x6270904b6120;
 .timescale -9 -12;
    .port_info 0 /INPUT 22 "x_in";
    .port_info 1 /INPUT 22 "y_in";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /OUTPUT 22 "x_out";
    .port_info 4 /OUTPUT 22 "y_out";
P_0x62708ff20530 .param/l "CORDIC_WIDTH" 0 12 22, +C4<00000000000000000000000000010110>;
v0x62708ff206d0_0 .net "en", 0 0, v0x6270902c1e00_0;  alias, 1 drivers
v0x62709003d9a0_0 .net/s "x_in", 21 0, v0x627090253430_0;  alias, 1 drivers
v0x62709003da60_0 .var/s "x_out", 21 0;
v0x62709003db60_0 .net/s "y_in", 21 0, v0x627090285850_0;  alias, 1 drivers
v0x62709003dc30_0 .var/s "y_out", 21 0;
E_0x6270902ce710 .event anyedge, v0x6270902c1e00_0, v0x627090253430_0, v0x627090285850_0;
S_0x6270901531d0 .scope module, "sica_tb" "sica_tb" 22 3;
 .timescale -9 -12;
P_0x6270903f0ab0 .param/l "ADDR_WIDTH" 0 22 14, +C4<00000000000000000000000000001010>;
P_0x6270903f0af0 .param/l "ANGLE_WIDTH" 0 22 12, +C4<00000000000000000000000000010000>;
P_0x6270903f0b30 .param/l "CLK_CYCLES" 1 22 31, +C4<00000000000000011000011010100000>;
P_0x6270903f0b70 .param/l "CORDIC_STAGES" 0 22 8, +C4<00000000000000000000000000010000>;
P_0x6270903f0bb0 .param/l "CORDIC_WIDTH" 0 22 9, +C4<00000000000000000000000000100110>;
P_0x6270903f0bf0 .param/l "DATA_WIDTH" 0 22 4, +C4<00000000000000000000000000100000>;
P_0x6270903f0c30 .param/l "DIM" 0 22 6, +C4<00000000000000000000000000000101>;
P_0x6270903f0c70 .param/l "FRAC_WIDTH" 0 22 10, +C4<00000000000000000000000000010100>;
P_0x6270903f0cb0 .param/l "LATENCY" 0 22 13, +C4<00000000000000000000000000000001>;
P_0x6270903f0cf0 .param/l "LOGM" 0 22 11, +C4<00000000000000000000000000001010>;
P_0x6270903f0d30 .param/l "MAX_ITERATIONS" 0 22 7, +C4<00000000000000000000000111110100>;
P_0x6270903f0d70 .param/l "SAMPLES" 0 22 5, +C4<00000000000000000000000000001010>;
v0x62709054cf70 .array/s "channel_data", 49 0, 31 0;
v0x62709054d050_0 .var "clk", 0 0;
v0x62709054d110_0 .net "done", 0 0, v0x627090549e70_0;  1 drivers
v0x62709054d1b0_0 .var/i "file", 31 0;
v0x62709054d250_0 .var/i "i", 31 0;
v0x62709054d310_0 .var/i "idx", 31 0;
v0x62709054d3f0_0 .var "load_data", 0 0;
v0x62709054d490_0 .var "nreset", 0 0;
v0x62709054d530_0 .var/i "r", 31 0;
v0x62709054d5f0_0 .net/s "s_est", 1599 0, v0x627090549c50_0;  1 drivers
v0x62709054d6b0_0 .var/s "serial_z_in", 31 0;
v0x62709054d750_0 .var "start", 0 0;
v0x62709054d7f0_0 .var/s "temp_int", 31 0;
v0x62709054d890_0 .var "z_valid", 0 0;
E_0x62708fea3000 .event negedge, v0x6270904e02c0_0;
S_0x6270904df340 .scope module, "sica_dut" "sica_top" 22 43, 23 3 0, S_0x6270901531d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "sica_start";
    .port_info 3 /INPUT 32 "serial_z_in";
    .port_info 4 /INPUT 1 "serial_z_valid";
    .port_info 5 /INPUT 1 "load_data";
    .port_info 6 /OUTPUT 1 "sica_complete";
    .port_info 7 /OUTPUT 1600 "s_est";
P_0x6270904df4d0 .param/l "ADDR_WIDTH" 0 23 12, +C4<00000000000000000000000000001010>;
P_0x6270904df510 .param/l "ANGLE_WIDTH" 0 23 16, +C4<00000000000000000000000000010000>;
P_0x6270904df550 .param/l "CORDIC_STAGES" 0 23 17, +C4<00000000000000000000000000010000>;
P_0x6270904df590 .param/l "CORDIC_WIDTH" 0 23 15, +C4<00000000000000000000000000100110>;
P_0x6270904df5d0 .param/l "DATA_WIDTH" 0 23 4, +C4<00000000000000000000000000100000>;
P_0x6270904df610 .param/l "DIM" 0 23 5, +C4<00000000000000000000000000000101>;
P_0x6270904df650 .param/l "FRAC_WIDTH" 0 23 9, +C4<00000000000000000000000000010100>;
P_0x6270904df690 .param/l "LATENCY" 0 23 11, +C4<00000000000000000000000000000001>;
P_0x6270904df6d0 .param/l "LOGM" 0 23 10, +C4<00000000000000000000000000001010>;
P_0x6270904df710 .param/l "MAX_ITERATIONS" 0 23 7, +C4<00000000000000000000000111110100>;
P_0x6270904df750 .param/l "SAMPLES" 0 23 6, +C4<00000000000000000000000000001010>;
P_0x6270904df790 .param/l "S_CHECK_SIMPLEX" 1 23 42, C4<00101>;
P_0x6270904df7d0 .param/l "S_COMPLETE" 1 23 51, C4<01110>;
P_0x6270904df810 .param/l "S_CONVERGENCE" 1 23 44, C4<00111>;
P_0x6270904df850 .param/l "S_CONVERGENCE_CHECK" 1 23 45, C4<01000>;
P_0x6270904df890 .param/l "S_ESTIMATION" 1 23 50, C4<01101>;
P_0x6270904df8d0 .param/l "S_FINISH_K" 1 23 49, C4<01100>;
P_0x6270904df910 .param/l "S_GSO" 1 23 41, C4<00100>;
P_0x6270904df950 .param/l "S_IDLE" 1 23 37, C4<00000>;
P_0x6270904df990 .param/l "S_INIT_K" 1 23 39, C4<00010>;
P_0x6270904df9d0 .param/l "S_INIT_VECTORS" 1 23 40, C4<00011>;
P_0x6270904dfa10 .param/l "S_ITER_DONE" 1 23 47, C4<01010>;
P_0x6270904dfa50 .param/l "S_LOAD_DATA" 1 23 38, C4<00001>;
P_0x6270904dfa90 .param/l "S_NORMALIZE" 1 23 43, C4<00110>;
P_0x6270904dfad0 .param/l "S_THETA_BLOCK" 1 23 48, C4<01011>;
P_0x6270904dfb10 .param/l "S_UPDATE" 1 23 46, C4<01001>;
P_0x6270904dfb50 .param/l "THRESHOLD" 1 23 34, +C4<0000000000000000000000000000000100000>;
L_0x6270905a4cd0 .functor BUFZ 10, v0x627090544b20_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x6270905a3c00 .functor BUFZ 10, v0x627090544ca0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x6270905a87d0 .functor BUFZ 1, v0x62709054c440_0, C4<0>, C4<0>, C4<0>;
L_0x6270905a8840 .functor BUFZ 1, v0x6270905459a0_0, C4<0>, C4<0>, C4<0>;
v0x627090544690_0 .net "Z_in1", 31 0, v0x6270904e0400_0;  1 drivers
v0x627090544770_0 .net "Z_in2", 31 0, v0x6270904e04a0_0;  1 drivers
v0x627090544830_0 .net "Z_in_en", 0 0, v0x6270905401a0_0;  1 drivers
v0x627090544920_0 .net "Z_in_valid", 0 0, v0x6270904e0540_0;  1 drivers
L_0x7d24895b8140 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x627090544a10_0 .net/2u *"_ivl_2", 2 0, L_0x7d24895b8140;  1 drivers
v0x627090544b20_0 .var "addr1", 9 0;
RS_0x7d24898cc688 .resolv tri, v0x62709053fd10_0, L_0x6270905a4cd0;
v0x627090544be0_0 .net8 "addr1_updt", 9 0, RS_0x7d24898cc688;  2 drivers
v0x627090544ca0_0 .var "addr2", 9 0;
RS_0x7d24898cc6b8 .resolv tri, v0x62709053fdf0_0, L_0x6270905a3c00;
v0x627090544d40_0 .net8 "addr2_updt", 9 0, RS_0x7d24898cc6b8;  2 drivers
v0x627090544de0_0 .net "clk", 0 0, v0x62709054d050_0;  1 drivers
v0x627090544e80_0 .net "conv_cordic_nrst", 0 0, L_0x6270905a8840;  1 drivers
o0x7d24898bd988 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x627090544f20_0 .net "conv_cordic_rot_angle_in", 15 0, o0x7d24898bd988;  0 drivers
o0x7d24898bd9b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x627090544fc0_0 .net "conv_cordic_rot_angle_microRot_n", 0 0, o0x7d24898bd9b8;  0 drivers
o0x7d24898bd9e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x627090545060_0 .net "conv_cordic_rot_en", 0 0, o0x7d24898bd9e8;  0 drivers
o0x7d24898bda18 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x627090545100_0 .net "conv_cordic_rot_microRot_ext_in", 15 0, o0x7d24898bda18;  0 drivers
o0x7d24898bda48 .functor BUFZ 1, C4<z>; HiZ drive
v0x6270905451c0_0 .net "conv_cordic_rot_microRot_ext_vld", 0 0, o0x7d24898bda48;  0 drivers
o0x7d24898bda78 .functor BUFZ 2, C4<zz>; HiZ drive
v0x627090545260_0 .net "conv_cordic_rot_quad_in", 1 0, o0x7d24898bda78;  0 drivers
o0x7d24898bdaa8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x627090545330_0 .net "conv_cordic_rot_xin", 31 0, o0x7d24898bdaa8;  0 drivers
o0x7d24898bdad8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x627090545400_0 .net "conv_cordic_rot_yin", 31 0, o0x7d24898bdad8;  0 drivers
v0x6270905454d0_0 .net "conv_cordic_vec_angle_calc_en", 0 0, v0x6270904e1740_0;  1 drivers
v0x627090545570_0 .net "conv_cordic_vec_en", 0 0, v0x6270904e17e0_0;  1 drivers
v0x627090545660_0 .net "conv_cordic_vec_xin", 31 0, v0x6270904e1880_0;  1 drivers
v0x627090545750_0 .net "conv_cordic_vec_yin", 31 0, v0x6270904e1920_0;  1 drivers
v0x627090545860_0 .net "conv_done", 0 0, v0x6270904e1a60_0;  1 drivers
v0x627090545900_0 .var "conv_en", 0 0;
v0x6270905459a0_0 .var "conv_nrst", 0 0;
v0x627090545a40_0 .net "conv_out", 31 0, v0x6270904e19c0_0;  1 drivers
v0x627090545ae0_0 .var "cordic_input_mux_block", 2 0;
RS_0x7d24898be0d8 .resolv tri, v0x6270904ecc90_0, v0x6270904f0bb0_0;
v0x627090545bb0_0 .net8 "cordic_nrst", 0 0, RS_0x7d24898be0d8;  2 drivers
v0x627090545c50_0 .net "cordic_rot_angle_in", 15 0, v0x6270904ea4e0_0;  1 drivers
v0x627090545cf0_0 .net "cordic_rot_angle_microRot_n", 0 0, v0x6270904ea580_0;  1 drivers
v0x627090545d90_0 .net "cordic_rot_en", 0 0, v0x6270904ea730_0;  1 drivers
v0x627090545e30_0 .net "cordic_rot_microRot_ext_in", 15 0, v0x6270904ea7d0_0;  1 drivers
v0x627090545ed0_0 .net "cordic_rot_microRot_ext_vld", 0 0, v0x6270904ea870_0;  1 drivers
v0x627090545fc0_0 .net "cordic_rot_opvld", 0 0, L_0x62709059bec0;  1 drivers
v0x627090546060_0 .net "cordic_rot_quad_in", 1 0, v0x6270904ea910_0;  1 drivers
v0x627090546170_0 .net "cordic_rot_xin", 31 0, v0x6270904ea9b0_0;  1 drivers
v0x6270905462c0_0 .net "cordic_rot_xout", 31 0, L_0x62709059bdb0;  1 drivers
v0x627090546380_0 .net "cordic_rot_yin", 31 0, v0x6270904eaa50_0;  1 drivers
v0x6270905464d0_0 .net "cordic_rot_yout", 31 0, L_0x62709059be50;  1 drivers
v0x627090546590_0 .net "cordic_vec_angle_calc_en", 0 0, v0x6270904eaaf0_0;  1 drivers
v0x627090546630_0 .net "cordic_vec_en", 0 0, v0x6270904eab90_0;  1 drivers
v0x6270905466d0_0 .net "cordic_vec_opvld", 0 0, L_0x6270905a3470;  1 drivers
v0x627090546770_0 .net "cordic_vec_xin", 31 0, v0x6270904eac30_0;  1 drivers
v0x627090546830_0 .net "cordic_vec_xout", 31 0, L_0x6270905a3330;  1 drivers
v0x6270905468f0_0 .net "cordic_vec_yin", 31 0, v0x6270904eacd0_0;  1 drivers
v0x627090546a40_0 .var "done_load", 0 0;
v0x627090546b00_0 .net "est_cordic_nrst", 0 0, v0x6270904e2d20_0;  1 drivers
L_0x7d24895b7f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x627090546ba0_0 .net "est_cordic_rot_angle_in", 15 0, L_0x7d24895b7f48;  1 drivers
v0x627090546c60_0 .net "est_cordic_rot_angle_microRot_n", 0 0, v0x6270904e2dc0_0;  1 drivers
v0x627090546d00_0 .net "est_cordic_rot_en", 0 0, v0x6270904e2e60_0;  1 drivers
L_0x7d24895b7f90 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x627090546da0_0 .net "est_cordic_rot_microRot_ext_in", 15 0, L_0x7d24895b7f90;  1 drivers
L_0x7d24895b7fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x627090546e60_0 .net "est_cordic_rot_microRot_ext_vld", 0 0, L_0x7d24895b7fd8;  1 drivers
v0x627090546f00_0 .net "est_cordic_rot_quad_in", 1 0, v0x6270904e2fa0_0;  1 drivers
v0x627090546fc0_0 .net "est_cordic_rot_xin", 31 0, v0x6270904e3040_0;  1 drivers
v0x627090547080_0 .net "est_cordic_rot_yin", 31 0, v0x6270904e3180_0;  1 drivers
L_0x7d24895b7f00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x627090547140_0 .net "est_cordic_vec_angle_calc_en", 0 0, L_0x7d24895b7f00;  1 drivers
v0x6270905471e0_0 .net "est_cordic_vec_en", 0 0, v0x6270904e32c0_0;  1 drivers
v0x627090547280_0 .net "est_cordic_vec_xin", 31 0, v0x6270904e3400_0;  1 drivers
v0x627090547340_0 .net "est_cordic_vec_yin", 31 0, v0x6270904e3540_0;  1 drivers
v0x627090547400_0 .net "est_done", 0 0, v0x6270904e4520_0;  1 drivers
v0x6270905474f0_0 .var "est_en", 0 0;
v0x6270905475e0_0 .var "est_nrst", 0 0;
v0x6270905476d0_0 .net "gso_cordic_rot_angle_in", 15 0, v0x6270904e7a40_0;  1 drivers
L_0x7d24895b8020 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6270905477e0_0 .net "gso_cordic_rot_angle_microRot_n", 0 0, L_0x7d24895b8020;  1 drivers
v0x627090547ce0_0 .net "gso_cordic_rot_en", 0 0, v0x6270904e7b80_0;  1 drivers
o0x7d24898bdd78 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x627090547dd0_0 .net "gso_cordic_rot_microRot_ext_in", 15 0, o0x7d24898bdd78;  0 drivers
L_0x7d24895b8068 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x627090547e70_0 .net "gso_cordic_rot_microRot_ext_vld", 0 0, L_0x7d24895b8068;  1 drivers
L_0x7d24895b80b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x627090547f60_0 .net "gso_cordic_rot_quad_in", 1 0, L_0x7d24895b80b0;  1 drivers
v0x627090548050_0 .net "gso_cordic_rot_xin", 31 0, v0x6270904e7e00_0;  1 drivers
v0x627090548140_0 .net "gso_cordic_rot_yin", 31 0, v0x6270904e7f40_0;  1 drivers
o0x7d24898bdda8 .functor BUFZ 1, C4<z>; HiZ drive
v0x627090548230_0 .net "gso_cordic_vec_angle_calc_en", 0 0, o0x7d24898bdda8;  0 drivers
o0x7d24898bddd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x6270905482d0_0 .net "gso_cordic_vec_en", 0 0, o0x7d24898bddd8;  0 drivers
o0x7d24898bde08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x627090548370_0 .net "gso_cordic_vec_xin", 31 0, o0x7d24898bde08;  0 drivers
o0x7d24898bde38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x627090548410_0 .net "gso_cordic_vec_yin", 31 0, o0x7d24898bde38;  0 drivers
v0x6270905484b0_0 .net "gso_done", 0 0, L_0x6270905a3a20;  1 drivers
v0x627090548550_0 .var "gso_en", 0 0;
v0x6270905485f0_0 .var "gso_nrst", 0 0;
v0x6270905486e0_0 .net "gso_w_out", 159 0, L_0x6270905a3730;  1 drivers
v0x627090548780_0 .var/i "i", 31 0;
v0x627090548820_0 .var "iter_count", 8 0;
v0x6270905488c0_0 .var "k_idx", 2 0;
v0x627090548960_0 .var "load_count", 5 0;
v0x627090548a40_0 .net "load_data", 0 0, v0x62709054d3f0_0;  1 drivers
L_0x7d24895b77b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x627090548b00_0 .net "mux_en", 0 0, L_0x7d24895b77b0;  1 drivers
v0x627090548ba0_0 .net "norm_cordic_nrst", 0 0, v0x6270904ee670_0;  1 drivers
o0x7d24898bde98 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x627090548c90_0 .net "norm_cordic_rot_angle_in", 15 0, o0x7d24898bde98;  0 drivers
v0x627090548d30_0 .net "norm_cordic_rot_angle_microRot_n", 0 0, v0x6270904eedf0_0;  1 drivers
v0x627090548e20_0 .net "norm_cordic_rot_en", 0 0, v0x6270904eee90_0;  1 drivers
v0x627090548f10_0 .net "norm_cordic_rot_microRot_ext_in", 15 0, v0x6270904eefd0_0;  1 drivers
v0x627090549000_0 .net "norm_cordic_rot_microRot_ext_vld", 0 0, v0x6270904eef30_0;  1 drivers
v0x6270905490f0_0 .net "norm_cordic_rot_quad_in", 1 0, v0x6270904ef070_0;  1 drivers
v0x627090549200_0 .net "norm_cordic_rot_xin", 31 0, v0x6270904ef110_0;  1 drivers
v0x627090549310_0 .net "norm_cordic_rot_yin", 31 0, v0x6270904ef1b0_0;  1 drivers
v0x627090549420_0 .net "norm_cordic_vec_angle_calc_en", 0 0, v0x6270904ef250_0;  1 drivers
v0x627090549510_0 .net "norm_cordic_vec_en", 0 0, v0x6270904ef2f0_0;  1 drivers
v0x627090549600_0 .net "norm_cordic_vec_xin", 31 0, v0x6270904ef390_0;  1 drivers
v0x627090549710_0 .net "norm_cordic_vec_yin", 31 0, v0x6270904ef430_0;  1 drivers
v0x627090549820_0 .var "norm_diff", 0 0;
v0x6270905498e0_0 .net "norm_done", 0 0, L_0x6270905a4130;  1 drivers
v0x627090549980_0 .var "norm_en", 0 0;
v0x627090549a20_0 .var "norm_nrst", 0 0;
v0x627090549ac0_0 .net "norm_out", 159 0, v0x6270904ee490_0;  1 drivers
v0x627090549b60_0 .net "nreset", 0 0, v0x62709054d490_0;  1 drivers
v0x627090549c50_0 .var/s "s_est", 1599 0;
v0x627090549cf0_0 .net/s "serial_z_in", 31 0, v0x62709054d6b0_0;  1 drivers
v0x627090549db0_0 .net "serial_z_valid", 0 0, v0x62709054d890_0;  1 drivers
v0x627090549e70_0 .var "sica_complete", 0 0;
v0x627090549f30_0 .net "sica_start", 0 0, v0x62709054d750_0;  1 drivers
v0x627090549ff0_0 .var "state", 4 0;
o0x7d24898be108 .functor BUFZ 1, C4<z>; HiZ drive
v0x62709054a0d0_0 .net "theta_cordic_nrst", 0 0, o0x7d24898be108;  0 drivers
o0x7d24898be138 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x62709054a170_0 .net "theta_cordic_rot_angle_in", 15 0, o0x7d24898be138;  0 drivers
o0x7d24898be168 .functor BUFZ 1, C4<z>; HiZ drive
v0x62709054a210_0 .net "theta_cordic_rot_angle_microRot_n", 0 0, o0x7d24898be168;  0 drivers
o0x7d24898be198 .functor BUFZ 1, C4<z>; HiZ drive
v0x62709054a2b0_0 .net "theta_cordic_rot_en", 0 0, o0x7d24898be198;  0 drivers
o0x7d24898be1c8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x62709054a350_0 .net "theta_cordic_rot_microRot_ext_in", 15 0, o0x7d24898be1c8;  0 drivers
o0x7d24898be1f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x62709054a3f0_0 .net "theta_cordic_rot_microRot_ext_vld", 0 0, o0x7d24898be1f8;  0 drivers
o0x7d24898be228 .functor BUFZ 2, C4<zz>; HiZ drive
v0x62709054a490_0 .net "theta_cordic_rot_quad_in", 1 0, o0x7d24898be228;  0 drivers
o0x7d24898be258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x62709054a530_0 .net "theta_cordic_rot_xin", 31 0, o0x7d24898be258;  0 drivers
o0x7d24898be288 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x62709054a5d0_0 .net "theta_cordic_rot_yin", 31 0, o0x7d24898be288;  0 drivers
o0x7d24898be2b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x62709054a670_0 .net "theta_cordic_vec_angle_calc_en", 0 0, o0x7d24898be2b8;  0 drivers
v0x62709054a710_0 .net "theta_cordic_vec_en", 0 0, v0x6270904f0b10_0;  1 drivers
v0x62709054a800_0 .net "theta_cordic_vec_xin", 31 0, v0x6270904f0cf0_0;  1 drivers
v0x62709054a8f0_0 .net "theta_cordic_vec_yin", 31 0, v0x6270904f0e30_0;  1 drivers
v0x62709054a9e0_0 .net "theta_done", 0 0, v0x6270904f0ed0_0;  1 drivers
v0x62709054aa80_0 .var "theta_en", 0 0;
v0x62709054ab20_0 .var "theta_nrst", 0 0;
v0x62709054abc0_0 .net "theta_out", 0 63, v0x6270904f11f0_0;  1 drivers
v0x62709054ac60_0 .var "theta_xout", 31 0;
v0x62709054ad00_0 .var "thetas", 0 63;
v0x62709054b5b0_0 .var "thetas_in_flat", 255 0;
RS_0x7d24898be378 .resolv tri, v0x627090542140_0, L_0x6270905a87d0;
v0x62709054b650_0 .net8 "updt_cordic_nrst", 0 0, RS_0x7d24898be378;  2 drivers
v0x62709054b740_0 .net "updt_cordic_rot_angle_in", 15 0, v0x627090542e20_0;  1 drivers
v0x62709054b830_0 .net "updt_cordic_rot_angle_microRot_n", 0 0, v0x627090542ef0_0;  1 drivers
v0x62709054b920_0 .net "updt_cordic_rot_en", 0 0, v0x627090542fc0_0;  1 drivers
v0x62709054ba10_0 .net "updt_cordic_rot_microRot_ext_in", 15 0, v0x627090543090_0;  1 drivers
v0x62709054bb00_0 .net "updt_cordic_rot_microRot_ext_vld", 0 0, v0x627090543160_0;  1 drivers
v0x62709054bbf0_0 .net "updt_cordic_rot_quad_in", 1 0, v0x627090543230_0;  1 drivers
v0x62709054bce0_0 .net "updt_cordic_rot_xin", 31 0, v0x627090543300_0;  1 drivers
v0x62709054bdf0_0 .net "updt_cordic_rot_yin", 31 0, v0x6270905433d0_0;  1 drivers
v0x62709054bf00_0 .net "updt_cordic_vec_angle_calc_en", 0 0, v0x6270905434a0_0;  1 drivers
v0x62709054bff0_0 .net "updt_cordic_vec_en", 0 0, v0x627090543570_0;  1 drivers
v0x62709054c0e0_0 .net "updt_cordic_vec_xin", 31 0, v0x627090543640_0;  1 drivers
v0x62709054c1f0_0 .net "updt_cordic_vec_yin", 31 0, v0x627090543710_0;  1 drivers
v0x62709054c300_0 .net "updt_done", 0 0, v0x627090543f60_0;  1 drivers
v0x62709054c3a0_0 .var "updt_en", 0 0;
v0x62709054c440_0 .var "updt_nrst", 0 0;
v0x62709054c530_0 .net "updt_w_out", 159 0, v0x62709053f690_0;  1 drivers
v0x62709054c5d0_0 .net "vec_angle_out", 15 0, v0x62709052a080_0;  1 drivers
v0x62709054c670_0 .net "vec_microRot_dir", 15 0, L_0x6270905a19d0;  1 drivers
v0x62709054c710_0 .net "vec_microRot_out_start", 0 0, v0x627090525040_0;  1 drivers
v0x62709054c7b0_0 .net "vec_quad", 1 0, L_0x62709059fec0;  1 drivers
v0x62709054c980_0 .var/s "w_curr", 159 0;
v0x62709054ca40_0 .var/s "w_mat", 799 0;
v0x62709054cb50_0 .var "xf", 31 0;
v0x62709054cc10_0 .var "z_in", 0 1599;
v0x62709054cd00_0 .var "z_mem_in", 31 0;
v0x62709054cdc0_0 .var "zmem_writeEn", 0 0;
L_0x6270905a3b60 .arith/sum 3, v0x6270905488c0_0, L_0x7d24895b8140;
S_0x6270904dfda0 .scope module, "bram_inst" "zmem" 23 480, 24 1 0, S_0x6270904df340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "readEn";
    .port_info 3 /INPUT 1 "writeEn";
    .port_info 4 /INPUT 10 "addr1";
    .port_info 5 /INPUT 10 "addr2";
    .port_info 6 /INPUT 32 "din1";
    .port_info 7 /OUTPUT 32 "dout1";
    .port_info 8 /OUTPUT 32 "dout2";
    .port_info 9 /OUTPUT 1 "dout_valid";
P_0x6270904dff30 .param/l "ADDR_WIDTH" 0 24 3, +C4<00000000000000000000000000001010>;
P_0x6270904dff70 .param/l "DATA_WIDTH" 0 24 2, +C4<00000000000000000000000000100000>;
P_0x6270904dffb0 .param/l "LATENCY" 0 24 4, +C4<00000000000000000000000000000001>;
P_0x6270904dfff0 .param/l "M" 0 24 5, +C4<00000000000000000000000000001010>;
P_0x6270904e0030 .param/l "N" 0 24 6, +C4<00000000000000000000000000000101>;
v0x6270904dfc30_0 .var "Zmem", 1599 0;
v0x6270904e0180_0 .net "addr1", 9 0, v0x627090544b20_0;  1 drivers
v0x6270904e0220_0 .net "addr2", 9 0, v0x627090544ca0_0;  1 drivers
v0x6270904e02c0_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x6270904e0360_0 .net "din1", 31 0, v0x62709054cd00_0;  1 drivers
v0x6270904e0400_0 .var "dout1", 31 0;
v0x6270904e04a0_0 .var "dout2", 31 0;
v0x6270904e0540_0 .var "dout_valid", 0 0;
v0x6270904e05e0_0 .net "readEn", 0 0, v0x6270905401a0_0;  alias, 1 drivers
v0x6270904e0680_0 .net "rst_n", 0 0, v0x62709054d490_0;  alias, 1 drivers
v0x6270904e0720_0 .net "writeEn", 0 0, v0x62709054cdc0_0;  1 drivers
E_0x627090285a80/0 .event negedge, v0x6270904e0680_0;
E_0x627090285a80/1 .event posedge, v0x6270904e02c0_0;
E_0x627090285a80 .event/or E_0x627090285a80/0, E_0x627090285a80/1;
S_0x6270904e07c0 .scope module, "dnorm_inst" "w_diff_norm" 23 499, 25 1 0, S_0x6270904df340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 160 "w_in";
    .port_info 4 /INPUT 1 "cordic_vec_opvld";
    .port_info 5 /INPUT 32 "cordic_vec_xout";
    .port_info 6 /OUTPUT 1 "ica_cordic_vec_en";
    .port_info 7 /OUTPUT 32 "ica_cordic_vec_xin";
    .port_info 8 /OUTPUT 32 "ica_cordic_vec_yin";
    .port_info 9 /OUTPUT 1 "ica_cordic_vec_angle_calc_en";
    .port_info 10 /OUTPUT 32 "norm_out";
    .port_info 11 /OUTPUT 1 "output_valid";
P_0x6270901f8170 .param/l "ANGLE_WIDTH" 0 25 5, +C4<00000000000000000000000000010000>;
P_0x6270901f81b0 .param/l "CORDIC_STAGES" 0 25 6, +C4<00000000000000000000000000010000>;
P_0x6270901f81f0 .param/l "DATA_WIDTH" 0 25 4, +C4<00000000000000000000000000100000>;
P_0x6270901f8230 .param/l "N" 0 25 3, +C4<00000000000000000000000000000101>;
v0x6270904e12e0_0 .var "active", 0 0;
v0x6270904e1380_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x6270904e1420_0 .net "cordic_vec_opvld", 0 0, L_0x6270905a3470;  alias, 1 drivers
v0x6270904e14c0_0 .net/s "cordic_vec_xout", 31 0, L_0x6270905a3330;  alias, 1 drivers
v0x6270904e1560_0 .var "counter", 2 0;
v0x6270904e1600 .array "diff_wire", 4 0;
v0x6270904e1600_0 .net/s v0x6270904e1600 0, 31 0, L_0x6270905a7a00; 1 drivers
v0x6270904e1600_1 .net/s v0x6270904e1600 1, 31 0, L_0x6270905a7d30; 1 drivers
v0x6270904e1600_2 .net/s v0x6270904e1600 2, 31 0, L_0x6270905a7fb0; 1 drivers
v0x6270904e1600_3 .net/s v0x6270904e1600 3, 31 0, L_0x6270905a8310; 1 drivers
v0x6270904e1600_4 .net/s v0x6270904e1600 4, 31 0, L_0x6270905a8570; 1 drivers
v0x6270904e16a0_0 .net "en", 0 0, v0x627090545900_0;  1 drivers
v0x6270904e1740_0 .var "ica_cordic_vec_angle_calc_en", 0 0;
v0x6270904e17e0_0 .var "ica_cordic_vec_en", 0 0;
v0x6270904e1880_0 .var/s "ica_cordic_vec_xin", 31 0;
v0x6270904e1920_0 .var/s "ica_cordic_vec_yin", 31 0;
v0x6270904e19c0_0 .var/s "norm_out", 31 0;
v0x6270904e1a60_0 .var "output_valid", 0 0;
v0x6270904e1b00_0 .net "rst_n", 0 0, v0x6270905459a0_0;  1 drivers
v0x6270904e1ba0_0 .net "w_in", 159 0, v0x62709054c980_0;  1 drivers
v0x6270904e1c40 .array "w_in_wire", 4 0;
v0x6270904e1c40_0 .net/s v0x6270904e1c40 0, 31 0, L_0x6270905a7890; 1 drivers
v0x6270904e1c40_1 .net/s v0x6270904e1c40 1, 31 0, L_0x6270905a7b70; 1 drivers
v0x6270904e1c40_2 .net/s v0x6270904e1c40 2, 31 0, L_0x6270905a7e70; 1 drivers
v0x6270904e1c40_3 .net/s v0x6270904e1c40 3, 31 0, L_0x6270905a80f0; 1 drivers
v0x6270904e1c40_4 .net/s v0x6270904e1c40 4, 31 0, L_0x6270905a8430; 1 drivers
v0x6270904e1ce0_0 .var "w_prev", 159 0;
v0x6270904e1e90 .array "w_prev_wire", 4 0;
v0x6270904e1e90_0 .net/s v0x6270904e1e90 0, 31 0, L_0x6270905a7930; 1 drivers
v0x6270904e1e90_1 .net/s v0x6270904e1e90 1, 31 0, L_0x6270905a7c10; 1 drivers
v0x6270904e1e90_2 .net/s v0x6270904e1e90 2, 31 0, L_0x6270905a7f10; 1 drivers
v0x6270904e1e90_3 .net/s v0x6270904e1e90 3, 31 0, L_0x6270905a8190; 1 drivers
v0x6270904e1e90_4 .net/s v0x6270904e1e90 4, 31 0, L_0x6270905a84d0; 1 drivers
E_0x62709028a920/0 .event negedge, v0x6270904e1b00_0;
E_0x62709028a920/1 .event posedge, v0x6270904e02c0_0;
E_0x62709028a920 .event/or E_0x62709028a920/0, E_0x62709028a920/1;
L_0x6270905a7890 .part v0x62709054c980_0, 0, 32;
L_0x6270905a7930 .part v0x6270904e1ce0_0, 0, 32;
L_0x6270905a7b70 .part v0x62709054c980_0, 32, 32;
L_0x6270905a7c10 .part v0x6270904e1ce0_0, 32, 32;
L_0x6270905a7e70 .part v0x62709054c980_0, 64, 32;
L_0x6270905a7f10 .part v0x6270904e1ce0_0, 64, 32;
L_0x6270905a80f0 .part v0x62709054c980_0, 96, 32;
L_0x6270905a8190 .part v0x6270904e1ce0_0, 96, 32;
L_0x6270905a8430 .part v0x62709054c980_0, 128, 32;
L_0x6270905a84d0 .part v0x6270904e1ce0_0, 128, 32;
S_0x6270904e0b10 .scope generate, "gen_wires[0]" "gen_wires[0]" 25 35, 25 35 0, S_0x6270904e07c0;
 .timescale -9 -12;
P_0x62708ff8d5c0 .param/l "i" 1 25 35, +C4<00>;
L_0x6270905a7a00 .arith/sub 32, L_0x6270905a7890, L_0x6270905a7930;
S_0x6270904e0ca0 .scope generate, "gen_wires[1]" "gen_wires[1]" 25 35, 25 35 0, S_0x6270904e07c0;
 .timescale -9 -12;
P_0x62708ff8a670 .param/l "i" 1 25 35, +C4<01>;
L_0x6270905a7d30 .arith/sub 32, L_0x6270905a7b70, L_0x6270905a7c10;
S_0x6270904e0e30 .scope generate, "gen_wires[2]" "gen_wires[2]" 25 35, 25 35 0, S_0x6270904e07c0;
 .timescale -9 -12;
P_0x62708ff88eb0 .param/l "i" 1 25 35, +C4<010>;
L_0x6270905a7fb0 .arith/sub 32, L_0x6270905a7e70, L_0x6270905a7f10;
S_0x6270904e0fc0 .scope generate, "gen_wires[3]" "gen_wires[3]" 25 35, 25 35 0, S_0x6270904e07c0;
 .timescale -9 -12;
P_0x62708ff8c080 .param/l "i" 1 25 35, +C4<011>;
L_0x6270905a8310 .arith/sub 32, L_0x6270905a80f0, L_0x6270905a8190;
S_0x6270904e1150 .scope generate, "gen_wires[4]" "gen_wires[4]" 25 35, 25 35 0, S_0x6270904e07c0;
 .timescale -9 -12;
P_0x62708ff8cfa0 .param/l "i" 1 25 35, +C4<0100>;
L_0x6270905a8570 .arith/sub 32, L_0x6270905a8430, L_0x6270905a84d0;
S_0x6270904e1f30 .scope module, "est_inst" "ESTIMATION_TOP" 23 330, 26 1 0, S_0x6270904df340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "en";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1600 "Z_IN";
    .port_info 4 /INPUT 800 "W_MAT";
    .port_info 5 /OUTPUT 1 "est_opvld";
    .port_info 6 /OUTPUT 1600 "S_EST";
    .port_info 7 /INPUT 2 "vec_quad";
    .port_info 8 /INPUT 1 "cordic_vec_opvld";
    .port_info 9 /INPUT 32 "cordic_vec_xout";
    .port_info 10 /INPUT 16 "vec_angle_out";
    .port_info 11 /INPUT 1 "cordic_rot_opvld";
    .port_info 12 /INPUT 32 "cordic_rot_xout";
    .port_info 13 /INPUT 32 "cordic_rot_yout";
    .port_info 14 /INPUT 16 "vec_microRot_dir";
    .port_info 15 /INPUT 1 "vec_microRot_out_start";
    .port_info 16 /OUTPUT 1 "cordic_vec_en";
    .port_info 17 /OUTPUT 1 "cordic_rot_en";
    .port_info 18 /OUTPUT 32 "cordic_vec_xin";
    .port_info 19 /OUTPUT 32 "cordic_vec_yin";
    .port_info 20 /OUTPUT 1 "cordic_vec_angle_calc_en";
    .port_info 21 /OUTPUT 2 "cordic_rot_quad_in";
    .port_info 22 /OUTPUT 32 "cordic_rot_xin";
    .port_info 23 /OUTPUT 32 "cordic_rot_yin";
    .port_info 24 /OUTPUT 16 "cordic_rot_angle_in";
    .port_info 25 /OUTPUT 16 "cordic_rot_microRot_ext_in";
    .port_info 26 /OUTPUT 1 "cordic_rot_angle_microRot_n";
    .port_info 27 /OUTPUT 1 "cordic_rot_microRot_ext_vld";
    .port_info 28 /OUTPUT 1 "cordic_nrst";
P_0x6270904e20c0 .param/l "ANGLE_WIDTH" 0 26 6, +C4<00000000000000000000000000010000>;
P_0x6270904e2100 .param/l "CORDIC_STAGES" 0 26 8, +C4<00000000000000000000000000010000>;
P_0x6270904e2140 .param/l "CORDIC_WIDTH" 0 26 7, +C4<00000000000000000000000000100110>;
P_0x6270904e2180 .param/l "DATA_WIDTH" 0 26 2, +C4<00000000000000000000000000100000>;
P_0x6270904e21c0 .param/l "DIM" 0 26 3, +C4<00000000000000000000000000000101>;
P_0x6270904e2200 .param/l "EXT_DIM" 1 26 58, C4<000000000000000000000000000000110>;
P_0x6270904e2240 .param/l "SAMPLES" 0 26 4, +C4<00000000000000000000000000001010>;
v0x6270904e4d10_0 .net/s "S_EST", 0 1599, v0x6270904e40c0_0;  1 drivers
v0x6270904e4db0_0 .net/s "W_MAT", 0 799, v0x62709054ca40_0;  1 drivers
v0x6270904e4e50_0 .net/s "Z_IN", 0 1599, v0x62709054cc10_0;  1 drivers
v0x6270904e4ef0_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x6270904e4f90_0 .net "cordic_nrst", 0 0, v0x6270904e2d20_0;  alias, 1 drivers
v0x6270904e5030_0 .net/s "cordic_rot_angle_in", 15 0, L_0x7d24895b7f48;  alias, 1 drivers
v0x6270904e50d0_0 .net "cordic_rot_angle_microRot_n", 0 0, v0x6270904e2dc0_0;  alias, 1 drivers
v0x6270904e5170_0 .net "cordic_rot_en", 0 0, v0x6270904e2e60_0;  alias, 1 drivers
v0x6270904e5210_0 .net "cordic_rot_microRot_ext_in", 15 0, L_0x7d24895b7f90;  alias, 1 drivers
v0x6270904e5340_0 .net "cordic_rot_microRot_ext_vld", 0 0, L_0x7d24895b7fd8;  alias, 1 drivers
v0x6270904e53e0_0 .net "cordic_rot_opvld", 0 0, L_0x62709059bec0;  alias, 1 drivers
v0x6270904e5480_0 .net "cordic_rot_quad_in", 1 0, v0x6270904e2fa0_0;  alias, 1 drivers
v0x6270904e5520_0 .net/s "cordic_rot_xin", 31 0, v0x6270904e3040_0;  alias, 1 drivers
v0x6270904e55c0_0 .net/s "cordic_rot_xout", 31 0, L_0x62709059bdb0;  alias, 1 drivers
v0x6270904e5660_0 .net/s "cordic_rot_yin", 31 0, v0x6270904e3180_0;  alias, 1 drivers
v0x6270904e5700_0 .net/s "cordic_rot_yout", 31 0, L_0x62709059be50;  alias, 1 drivers
v0x6270904e57a0_0 .net "cordic_vec_angle_calc_en", 0 0, L_0x7d24895b7f00;  alias, 1 drivers
v0x6270904e5950_0 .net "cordic_vec_en", 0 0, v0x6270904e32c0_0;  alias, 1 drivers
v0x6270904e59f0_0 .net "cordic_vec_opvld", 0 0, L_0x6270905a3470;  alias, 1 drivers
v0x6270904e5a90_0 .net/s "cordic_vec_xin", 31 0, v0x6270904e3400_0;  alias, 1 drivers
v0x6270904e5b30_0 .net/s "cordic_vec_xout", 31 0, L_0x6270905a3330;  alias, 1 drivers
v0x6270904e5bd0_0 .net/s "cordic_vec_yin", 31 0, v0x6270904e3540_0;  alias, 1 drivers
v0x6270904e5c70_0 .net "dot_product_done", 0 0, v0x6270904e3790_0;  1 drivers
v0x6270904e5d10_0 .net/s "dot_product_result", 31 0, v0x6270904e3830_0;  1 drivers
v0x6270904e5db0_0 .net "en", 0 0, v0x6270905474f0_0;  1 drivers
v0x6270904e5e50_0 .net "est_opvld", 0 0, v0x6270904e4520_0;  alias, 1 drivers
v0x6270904e5ef0_0 .net "rstn", 0 0, v0x6270905475e0_0;  1 drivers
v0x6270904e5f90_0 .net "rstn_dot", 0 0, v0x6270904e47a0_0;  1 drivers
v0x6270904e6030_0 .net "start_dot_product", 0 0, v0x6270904e4840_0;  1 drivers
v0x6270904e60d0_0 .net/s "vec_angle_out", 15 0, v0x62709052a080_0;  alias, 1 drivers
v0x6270904e6170_0 .net "vec_microRot_dir", 15 0, L_0x6270905a19d0;  alias, 1 drivers
v0x6270904e6210_0 .net "vec_microRot_out_start", 0 0, v0x627090525040_0;  alias, 1 drivers
v0x6270904e62b0_0 .net "vec_quad", 1 0, L_0x62709059fec0;  alias, 1 drivers
v0x6270904e6350_0 .net/s "vector_a", 0 191, v0x6270904e4980_0;  1 drivers
v0x6270904e63f0_0 .net/s "vector_b", 0 191, v0x6270904e4a20_0;  1 drivers
S_0x6270904e2550 .scope module, "u_dot_prod_dim" "COMPUTE_DOT_PRODUCT2D" 26 86, 27 1 0, S_0x6270904e1f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 192 "vector_a";
    .port_info 4 /INPUT 192 "vector_b";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 1 "cordic_vec_en";
    .port_info 8 /OUTPUT 1 "cordic_rot_en";
    .port_info 9 /OUTPUT 32 "cordic_vec_xin";
    .port_info 10 /OUTPUT 32 "cordic_vec_yin";
    .port_info 11 /OUTPUT 2 "cordic_rot_quad_in";
    .port_info 12 /OUTPUT 32 "cordic_rot_xin";
    .port_info 13 /OUTPUT 32 "cordic_rot_yin";
    .port_info 14 /OUTPUT 1 "cordic_rot_angle_microRot_n";
    .port_info 15 /INPUT 1 "cordic_vec_opvld";
    .port_info 16 /INPUT 32 "cordic_vec_xout";
    .port_info 17 /INPUT 16 "vec_angle_out";
    .port_info 18 /INPUT 1 "cordic_rot_opvld";
    .port_info 19 /INPUT 32 "cordic_rot_xout";
    .port_info 20 /INPUT 32 "cordic_rot_yout";
    .port_info 21 /OUTPUT 1 "cordic_nrst";
    .port_info 22 /INPUT 2 "vec_quad";
P_0x6270904e26e0 .param/l "ACCUMULATE" 1 27 50, +C4<00000000000000000000000000000101>;
P_0x6270904e2720 .param/l "ANGLE_WIDTH" 0 27 4, +C4<00000000000000000000000000010000>;
P_0x6270904e2760 .param/l "CORDIC_STAGES" 0 27 5, +C4<00000000000000000000000000010000>;
P_0x6270904e27a0 .param/l "DATA_WIDTH" 0 27 2, +C4<00000000000000000000000000100000>;
P_0x6270904e27e0 .param/l "DONE" 1 27 51, +C4<00000000000000000000000000000110>;
P_0x6270904e2820 .param/l "EXT_DIM" 0 27 3, C4<000000000000000000000000000000110>;
P_0x6270904e2860 .param/l "IDLE" 1 27 45, +C4<00000000000000000000000000000000>;
P_0x6270904e28a0 .param/l "INIT_PAIR" 1 27 46, +C4<00000000000000000000000000000001>;
P_0x6270904e28e0 .param/l "ROTATE_EN" 1 27 49, +C4<00000000000000000000000000000100>;
P_0x6270904e2920 .param/l "ROTATING" 1 27 48, +C4<00000000000000000000000000000011>;
P_0x6270904e2960 .param/l "VECTORING" 1 27 47, +C4<00000000000000000000000000000010>;
v0x6270904e2be0_0 .var "accum", 31 0;
v0x6270904e2c80_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x6270904e2d20_0 .var "cordic_nrst", 0 0;
v0x6270904e2dc0_0 .var "cordic_rot_angle_microRot_n", 0 0;
v0x6270904e2e60_0 .var "cordic_rot_en", 0 0;
v0x6270904e2f00_0 .net "cordic_rot_opvld", 0 0, L_0x62709059bec0;  alias, 1 drivers
v0x6270904e2fa0_0 .var "cordic_rot_quad_in", 1 0;
v0x6270904e3040_0 .var/s "cordic_rot_xin", 31 0;
v0x6270904e30e0_0 .net/s "cordic_rot_xout", 31 0, L_0x62709059bdb0;  alias, 1 drivers
v0x6270904e3180_0 .var/s "cordic_rot_yin", 31 0;
v0x6270904e3220_0 .net/s "cordic_rot_yout", 31 0, L_0x62709059be50;  alias, 1 drivers
v0x6270904e32c0_0 .var "cordic_vec_en", 0 0;
v0x6270904e3360_0 .net "cordic_vec_opvld", 0 0, L_0x6270905a3470;  alias, 1 drivers
v0x6270904e3400_0 .var/s "cordic_vec_xin", 31 0;
v0x6270904e34a0_0 .net/s "cordic_vec_xout", 31 0, L_0x6270905a3330;  alias, 1 drivers
v0x6270904e3540_0 .var/s "cordic_vec_yin", 31 0;
v0x6270904e35e0_0 .var "count", 4 0;
v0x6270904e3790_0 .var "done", 0 0;
v0x6270904e3830_0 .var/s "result", 31 0;
v0x6270904e38d0_0 .net "rstn", 0 0, v0x6270904e47a0_0;  alias, 1 drivers
v0x6270904e3970_0 .net "start", 0 0, v0x6270904e4840_0;  alias, 1 drivers
v0x6270904e3a10_0 .var "state", 2 0;
v0x6270904e3ab0 .array "vec1", 1 0, 31 0;
v0x6270904e3b50 .array "vec2", 1 0, 31 0;
v0x6270904e3bf0_0 .net/s "vec_angle_out", 15 0, v0x62709052a080_0;  alias, 1 drivers
v0x6270904e3c90_0 .net "vec_quad", 1 0, L_0x62709059fec0;  alias, 1 drivers
v0x6270904e3d30_0 .net/s "vector_a", 0 191, v0x6270904e4980_0;  alias, 1 drivers
v0x6270904e3dd0_0 .net/s "vector_b", 0 191, v0x6270904e4a20_0;  alias, 1 drivers
E_0x6270902865c0 .event anyedge, v0x6270904e3790_0, v0x6270904e2be0_0;
E_0x62708feed9d0 .event posedge, v0x6270904e02c0_0;
S_0x6270904e3f30 .scope module, "u_estimation" "ESTIMATION" 26 65, 28 1 0, S_0x6270904e1f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "en";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1600 "Z_in";
    .port_info 4 /INPUT 800 "W_mat";
    .port_info 5 /OUTPUT 1 "est_opvld";
    .port_info 6 /OUTPUT 1600 "S_est";
    .port_info 7 /OUTPUT 1 "start_dot_product";
    .port_info 8 /OUTPUT 1 "rstn_dot";
    .port_info 9 /INPUT 1 "dot_product_done";
    .port_info 10 /OUTPUT 192 "vector_a";
    .port_info 11 /OUTPUT 192 "vector_b";
    .port_info 12 /INPUT 32 "dot_product_result";
P_0x6270904c6930 .param/l "CAL_DOT_PRODUCT" 1 28 31, +C4<00000000000000000000000000000010>;
P_0x6270904c6970 .param/l "DATA_WIDTH" 0 28 2, +C4<00000000000000000000000000100000>;
P_0x6270904c69b0 .param/l "DIM" 0 28 3, +C4<00000000000000000000000000000101>;
P_0x6270904c69f0 .param/l "DONE" 1 28 34, +C4<00000000000000000000000000000101>;
P_0x6270904c6a30 .param/l "EXT_DIM" 0 28 4, C4<000000000000000000000000000000110>;
P_0x6270904c6a70 .param/l "IDLE" 1 28 29, +C4<00000000000000000000000000000000>;
P_0x6270904c6ab0 .param/l "INCR" 1 28 33, +C4<00000000000000000000000000000100>;
P_0x6270904c6af0 .param/l "LOAD_VEC" 1 28 30, +C4<00000000000000000000000000000001>;
P_0x6270904c6b30 .param/l "SAMPLES" 0 28 5, +C4<00000000000000000000000000001010>;
P_0x6270904c6b70 .param/l "STORE" 1 28 32, +C4<00000000000000000000000000000011>;
v0x6270904e40c0_0 .var/s "S_est", 0 1599;
v0x6270904e4160_0 .net/s "W_mat", 0 799, v0x62709054ca40_0;  alias, 1 drivers
v0x6270904e4200_0 .net/s "Z_in", 0 1599, v0x62709054cc10_0;  alias, 1 drivers
v0x6270904e42a0_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x6270904e4340_0 .net "dot_product_done", 0 0, v0x6270904e3790_0;  alias, 1 drivers
v0x6270904e43e0_0 .net/s "dot_product_result", 31 0, v0x6270904e3830_0;  alias, 1 drivers
v0x6270904e4480_0 .net "en", 0 0, v0x6270905474f0_0;  alias, 1 drivers
v0x6270904e4520_0 .var "est_opvld", 0 0;
v0x6270904e45c0_0 .var/i "i", 31 0;
v0x6270904e4660_0 .var/i "j", 31 0;
v0x6270904e4700_0 .net "rstn", 0 0, v0x6270905475e0_0;  alias, 1 drivers
v0x6270904e47a0_0 .var "rstn_dot", 0 0;
v0x6270904e4840_0 .var "start_dot_product", 0 0;
v0x6270904e48e0_0 .var "state", 2 0;
v0x6270904e4980_0 .var/s "vector_a", 0 191;
v0x6270904e4a20_0 .var/s "vector_b", 0 191;
v0x6270904e4ac0_0 .var "w_count", 3 0;
v0x6270904e4c70_0 .var "z_count", 3 0;
S_0x6270904e6490 .scope module, "gso_controller_inst" "gso_top" 23 371, 29 2 0, S_0x6270904df340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 3 "k_in";
    .port_info 4 /INPUT 160 "w_in_flat";
    .port_info 5 /INPUT 256 "thetas_in_flat";
    .port_info 6 /INPUT 32 "cordic_rot_xout";
    .port_info 7 /INPUT 32 "cordic_rot_yout";
    .port_info 8 /INPUT 1 "cordic_rot_opvld";
    .port_info 9 /OUTPUT 160 "w_out_flat";
    .port_info 10 /OUTPUT 1 "done";
    .port_info 11 /OUTPUT 1 "cordic_rot_en";
    .port_info 12 /OUTPUT 32 "cordic_rot_xin_reg";
    .port_info 13 /OUTPUT 32 "cordic_rot_yin_reg";
    .port_info 14 /OUTPUT 16 "cordic_rot_angle_in_reg";
    .port_info 15 /OUTPUT 1 "cordic_rot_angle_microRot_n";
    .port_info 16 /OUTPUT 1 "cordic_rot_microRot_ext_vld";
    .port_info 17 /OUTPUT 2 "cordic_rot_quad_in";
P_0x6270904e6620 .param/l "ANGLE_WIDTH" 0 29 4, +C4<00000000000000000000000000010000>;
P_0x6270904e6660 .param/l "CORDIC_STAGES" 0 29 7, +C4<00000000000000000000000000010000>;
P_0x6270904e66a0 .param/l "CORDIC_WIDTH" 0 29 6, +C4<00000000000000000000000000100110>;
P_0x6270904e66e0 .param/l "DATA_WIDTH" 0 29 3, +C4<00000000000000000000000000100000>;
P_0x6270904e6720 .param/l "K_VECTORS" 1 29 32, +C4<000000000000000000000000000000100>;
P_0x6270904e6760 .param/l "N_DIM" 0 29 5, +C4<00000000000000000000000000000101>;
P_0x6270904e67a0 .param/l "S_CHECK_J_LOOP" 1 29 36, C4<0010>;
P_0x6270904e67e0 .param/l "S_DONE" 1 29 44, C4<1010>;
P_0x6270904e6820 .param/l "S_IDLE" 1 29 34, C4<0000>;
P_0x6270904e6860 .param/l "S_INIT" 1 29 35, C4<0001>;
P_0x6270904e68a0 .param/l "S_PREP_PC" 1 29 39, C4<0101>;
P_0x6270904e68e0 .param/l "S_PROJ_CALC_EN" 1 29 40, C4<0110>;
P_0x6270904e6920 .param/l "S_PROJ_CALC_WAIT" 1 29 41, C4<0111>;
P_0x6270904e6960 .param/l "S_SCALAR_PROD_EN" 1 29 37, C4<0011>;
P_0x6270904e69a0 .param/l "S_SCALAR_PROD_WAIT" 1 29 38, C4<0100>;
P_0x6270904e69e0 .param/l "S_SUBTRACT_PROJECTION" 1 29 42, C4<1000>;
P_0x6270904e6a20 .param/l "S_UPDATE_J_LOOP" 1 29 43, C4<1001>;
v0x6270904e77c0 .array/s "R_x_pc", 2 0, 31 0;
v0x6270904e7860 .array/s "R_y_pc", 2 0, 31 0;
L_0x7d24895b80f8 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x6270904e7900_0 .net/2u *"_ivl_17", 3 0, L_0x7d24895b80f8;  1 drivers
v0x6270904e79a0_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x6270904e7a40_0 .var/s "cordic_rot_angle_in_reg", 15 0;
v0x6270904e7ae0_0 .net "cordic_rot_angle_microRot_n", 0 0, L_0x7d24895b8020;  alias, 1 drivers
v0x6270904e7b80_0 .var "cordic_rot_en", 0 0;
v0x6270904e7c20_0 .net "cordic_rot_microRot_ext_vld", 0 0, L_0x7d24895b8068;  alias, 1 drivers
v0x6270904e7cc0_0 .net "cordic_rot_opvld", 0 0, L_0x62709059bec0;  alias, 1 drivers
v0x6270904e7d60_0 .net "cordic_rot_quad_in", 1 0, L_0x7d24895b80b0;  alias, 1 drivers
v0x6270904e7e00_0 .var/s "cordic_rot_xin_reg", 31 0;
v0x6270904e7ea0_0 .net/s "cordic_rot_xout", 31 0, L_0x62709059bdb0;  alias, 1 drivers
v0x6270904e7f40_0 .var/s "cordic_rot_yin_reg", 31 0;
v0x6270904e7fe0_0 .net/s "cordic_rot_yout", 31 0, L_0x62709059be50;  alias, 1 drivers
v0x6270904e8080_0 .var "current_state", 3 0;
v0x6270904e8120_0 .net "done", 0 0, L_0x6270905a3a20;  alias, 1 drivers
v0x6270904e81c0_0 .net "en", 0 0, v0x627090548550_0;  1 drivers
v0x6270904e8260_0 .var/i "i", 31 0;
v0x6270904e8300_0 .var/i "j", 31 0;
v0x6270904e83a0_0 .var "j_loop_idx", 2 0;
v0x6270904e8440_0 .net "k_in", 2 0, L_0x6270905a3b60;  1 drivers
v0x6270904e84e0_0 .var "k_reg", 2 0;
v0x6270904e8580_0 .var "level_idx", 2 0;
v0x6270904e8620_0 .var "next_state", 3 0;
v0x6270904e86c0 .array/s "rot_x_sp", 3 0, 31 0;
v0x6270904e8760_0 .var/s "rot_y_sp_final", 31 0;
v0x6270904e8800_0 .net "rst_n", 0 0, v0x6270905485f0_0;  1 drivers
v0x6270904e88a0_0 .var/s "temp_sub", 31 0;
v0x6270904e8940 .array/s "thetas", 15 0, 15 0;
v0x6270904e89e0_0 .net/s "thetas_in_flat", 255 0, v0x62709054b5b0_0;  1 drivers
v0x6270904e8a80 .array/s "w_current", 4 0, 31 0;
v0x6270904e8b20_0 .net/s "w_in_flat", 159 0, v0x62709054c980_0;  alias, 1 drivers
v0x6270904e8bc0_0 .net/s "w_out_flat", 159 0, L_0x6270905a3730;  alias, 1 drivers
E_0x62708ffd7680/0 .event negedge, v0x6270904e8800_0;
E_0x62708ffd7680/1 .event posedge, v0x6270904e02c0_0;
E_0x62708ffd7680 .event/or E_0x62708ffd7680/0, E_0x62708ffd7680/1;
E_0x62708ffd5b10/0 .event anyedge, v0x6270904e8080_0, v0x6270904e81c0_0, v0x6270904e84e0_0, v0x6270904e83a0_0;
E_0x62708ffd5b10/1 .event anyedge, v0x6270904e2f00_0, v0x6270904e8580_0;
E_0x62708ffd5b10 .event/or E_0x62708ffd5b10/0, E_0x62708ffd5b10/1;
v0x6270904e8a80_0 .array/port v0x6270904e8a80, 0;
v0x6270904e8a80_1 .array/port v0x6270904e8a80, 1;
v0x6270904e8a80_2 .array/port v0x6270904e8a80, 2;
v0x6270904e8a80_3 .array/port v0x6270904e8a80, 3;
LS_0x6270905a3730_0_0 .concat8 [ 32 32 32 32], v0x6270904e8a80_0, v0x6270904e8a80_1, v0x6270904e8a80_2, v0x6270904e8a80_3;
v0x6270904e8a80_4 .array/port v0x6270904e8a80, 4;
LS_0x6270905a3730_0_4 .concat8 [ 32 0 0 0], v0x6270904e8a80_4;
L_0x6270905a3730 .concat8 [ 128 32 0 0], LS_0x6270905a3730_0_0, LS_0x6270905a3730_0_4;
L_0x6270905a3a20 .cmp/eq 4, v0x6270904e8080_0, L_0x7d24895b80f8;
S_0x6270904e6cd0 .scope generate, "pack_output[0]" "pack_output[0]" 29 176, 29 176 0, S_0x6270904e6490;
 .timescale -9 -12;
P_0x62708ffd4250 .param/l "k" 1 29 176, +C4<00>;
v0x6270904e6e60_0 .net *"_ivl_2", 31 0, v0x6270904e8a80_0;  1 drivers
S_0x6270904e6f00 .scope generate, "pack_output[1]" "pack_output[1]" 29 176, 29 176 0, S_0x6270904e6490;
 .timescale -9 -12;
P_0x62708ffdd7d0 .param/l "k" 1 29 176, +C4<01>;
v0x6270904e7090_0 .net *"_ivl_2", 31 0, v0x6270904e8a80_1;  1 drivers
S_0x6270904e7130 .scope generate, "pack_output[2]" "pack_output[2]" 29 176, 29 176 0, S_0x6270904e6490;
 .timescale -9 -12;
P_0x62708ffddab0 .param/l "k" 1 29 176, +C4<010>;
v0x6270904e72c0_0 .net *"_ivl_2", 31 0, v0x6270904e8a80_2;  1 drivers
S_0x6270904e7360 .scope generate, "pack_output[3]" "pack_output[3]" 29 176, 29 176 0, S_0x6270904e6490;
 .timescale -9 -12;
P_0x62708ffdbb60 .param/l "k" 1 29 176, +C4<011>;
v0x6270904e74f0_0 .net *"_ivl_2", 31 0, v0x6270904e8a80_3;  1 drivers
S_0x6270904e7590 .scope generate, "pack_output[4]" "pack_output[4]" 29 176, 29 176 0, S_0x6270904e6490;
 .timescale -9 -12;
P_0x62708ffc6eb0 .param/l "k" 1 29 176, +C4<0100>;
v0x6270904e7720_0 .net *"_ivl_2", 31 0, v0x6270904e8a80_4;  1 drivers
S_0x6270904e8f10 .scope module, "mux_inst" "CONTROL_MUX_CORDIC" 23 160, 30 1 0, S_0x6270904df340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "nrst";
    .port_info 3 /INPUT 3 "block";
    .port_info 4 /INPUT 1 "gso_cordic_vec_en";
    .port_info 5 /INPUT 1 "gso_cordic_rot_en";
    .port_info 6 /INPUT 32 "gso_cordic_vec_xin";
    .port_info 7 /INPUT 32 "gso_cordic_vec_yin";
    .port_info 8 /INPUT 1 "gso_cordic_vec_angle_calc_en";
    .port_info 9 /INPUT 2 "gso_cordic_rot_quad_in";
    .port_info 10 /INPUT 32 "gso_cordic_rot_xin";
    .port_info 11 /INPUT 32 "gso_cordic_rot_yin";
    .port_info 12 /INPUT 16 "gso_cordic_rot_angle_in";
    .port_info 13 /INPUT 16 "gso_cordic_rot_microRot_ext_in";
    .port_info 14 /INPUT 1 "gso_cordic_rot_angle_microRot_n";
    .port_info 15 /INPUT 1 "gso_cordic_rot_microRot_ext_vld";
    .port_info 16 /INPUT 1 "gso_cordic_nrst";
    .port_info 17 /INPUT 1 "norm_cordic_vec_en";
    .port_info 18 /INPUT 1 "norm_cordic_rot_en";
    .port_info 19 /INPUT 32 "norm_cordic_vec_xin";
    .port_info 20 /INPUT 32 "norm_cordic_vec_yin";
    .port_info 21 /INPUT 1 "norm_cordic_vec_angle_calc_en";
    .port_info 22 /INPUT 2 "norm_cordic_rot_quad_in";
    .port_info 23 /INPUT 32 "norm_cordic_rot_xin";
    .port_info 24 /INPUT 32 "norm_cordic_rot_yin";
    .port_info 25 /INPUT 16 "norm_cordic_rot_angle_in";
    .port_info 26 /INPUT 16 "norm_cordic_rot_microRot_ext_in";
    .port_info 27 /INPUT 1 "norm_cordic_rot_angle_microRot_n";
    .port_info 28 /INPUT 1 "norm_cordic_rot_microRot_ext_vld";
    .port_info 29 /INPUT 1 "norm_cordic_nrst";
    .port_info 30 /INPUT 1 "updt_cordic_vec_en";
    .port_info 31 /INPUT 1 "updt_cordic_rot_en";
    .port_info 32 /INPUT 32 "updt_cordic_vec_xin";
    .port_info 33 /INPUT 32 "updt_cordic_vec_yin";
    .port_info 34 /INPUT 1 "updt_cordic_vec_angle_calc_en";
    .port_info 35 /INPUT 2 "updt_cordic_rot_quad_in";
    .port_info 36 /INPUT 32 "updt_cordic_rot_xin";
    .port_info 37 /INPUT 32 "updt_cordic_rot_yin";
    .port_info 38 /INPUT 16 "updt_cordic_rot_angle_in";
    .port_info 39 /INPUT 16 "updt_cordic_rot_microRot_ext_in";
    .port_info 40 /INPUT 1 "updt_cordic_rot_angle_microRot_n";
    .port_info 41 /INPUT 1 "updt_cordic_rot_microRot_ext_vld";
    .port_info 42 /INPUT 1 "updt_cordic_nrst";
    .port_info 43 /INPUT 1 "est_cordic_vec_en";
    .port_info 44 /INPUT 1 "est_cordic_rot_en";
    .port_info 45 /INPUT 32 "est_cordic_vec_xin";
    .port_info 46 /INPUT 32 "est_cordic_vec_yin";
    .port_info 47 /INPUT 1 "est_cordic_vec_angle_calc_en";
    .port_info 48 /INPUT 2 "est_cordic_rot_quad_in";
    .port_info 49 /INPUT 32 "est_cordic_rot_xin";
    .port_info 50 /INPUT 32 "est_cordic_rot_yin";
    .port_info 51 /INPUT 16 "est_cordic_rot_angle_in";
    .port_info 52 /INPUT 16 "est_cordic_rot_microRot_ext_in";
    .port_info 53 /INPUT 1 "est_cordic_rot_angle_microRot_n";
    .port_info 54 /INPUT 1 "est_cordic_rot_microRot_ext_vld";
    .port_info 55 /INPUT 1 "est_cordic_nrst";
    .port_info 56 /INPUT 1 "conv_cordic_vec_en";
    .port_info 57 /INPUT 1 "conv_cordic_rot_en";
    .port_info 58 /INPUT 32 "conv_cordic_vec_xin";
    .port_info 59 /INPUT 32 "conv_cordic_vec_yin";
    .port_info 60 /INPUT 1 "conv_cordic_vec_angle_calc_en";
    .port_info 61 /INPUT 2 "conv_cordic_rot_quad_in";
    .port_info 62 /INPUT 32 "conv_cordic_rot_xin";
    .port_info 63 /INPUT 32 "conv_cordic_rot_yin";
    .port_info 64 /INPUT 16 "conv_cordic_rot_angle_in";
    .port_info 65 /INPUT 16 "conv_cordic_rot_microRot_ext_in";
    .port_info 66 /INPUT 1 "conv_cordic_rot_angle_microRot_n";
    .port_info 67 /INPUT 1 "conv_cordic_rot_microRot_ext_vld";
    .port_info 68 /INPUT 1 "conv_cordic_nrst";
    .port_info 69 /INPUT 1 "theta_cordic_vec_en";
    .port_info 70 /INPUT 1 "theta_cordic_rot_en";
    .port_info 71 /INPUT 32 "theta_cordic_vec_xin";
    .port_info 72 /INPUT 32 "theta_cordic_vec_yin";
    .port_info 73 /INPUT 1 "theta_cordic_vec_angle_calc_en";
    .port_info 74 /INPUT 2 "theta_cordic_rot_quad_in";
    .port_info 75 /INPUT 32 "theta_cordic_rot_xin";
    .port_info 76 /INPUT 32 "theta_cordic_rot_yin";
    .port_info 77 /INPUT 16 "theta_cordic_rot_angle_in";
    .port_info 78 /INPUT 16 "theta_cordic_rot_microRot_ext_in";
    .port_info 79 /INPUT 1 "theta_cordic_rot_angle_microRot_n";
    .port_info 80 /INPUT 1 "theta_cordic_rot_microRot_ext_vld";
    .port_info 81 /INPUT 1 "theta_cordic_nrst";
    .port_info 82 /OUTPUT 1 "cordic_vec_en";
    .port_info 83 /OUTPUT 1 "cordic_rot_en";
    .port_info 84 /OUTPUT 32 "cordic_vec_xin";
    .port_info 85 /OUTPUT 32 "cordic_vec_yin";
    .port_info 86 /OUTPUT 1 "cordic_vec_angle_calc_en";
    .port_info 87 /OUTPUT 2 "cordic_rot_quad_in";
    .port_info 88 /OUTPUT 32 "cordic_rot_xin";
    .port_info 89 /OUTPUT 32 "cordic_rot_yin";
    .port_info 90 /OUTPUT 16 "cordic_rot_angle_in";
    .port_info 91 /OUTPUT 16 "cordic_rot_microRot_ext_in";
    .port_info 92 /OUTPUT 1 "cordic_rot_angle_microRot_n";
    .port_info 93 /OUTPUT 1 "cordic_rot_microRot_ext_vld";
    .port_info 94 /OUTPUT 1 "nreset";
P_0x6270904e5840 .param/l "ANGLE_WIDTH" 0 30 5, +C4<00000000000000000000000000010000>;
P_0x6270904e5880 .param/l "CORDIC_STAGES" 0 30 3, +C4<00000000000000000000000000010000>;
P_0x6270904e58c0 .param/l "CORDIC_WIDTH" 0 30 4, +C4<00000000000000000000000000100110>;
P_0x6270904e5900 .param/l "DATA_WIDTH" 0 30 2, +C4<00000000000000000000000000100000>;
v0x6270904e6a70_0 .net "block", 2 0, v0x627090545ae0_0;  1 drivers
v0x6270904e9c20_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x6270904e9cc0_0 .net "conv_cordic_nrst", 0 0, L_0x6270905a8840;  alias, 1 drivers
v0x6270904e9d60_0 .net/s "conv_cordic_rot_angle_in", 15 0, o0x7d24898bd988;  alias, 0 drivers
v0x6270904e9e00_0 .net "conv_cordic_rot_angle_microRot_n", 0 0, o0x7d24898bd9b8;  alias, 0 drivers
v0x6270904e9ea0_0 .net "conv_cordic_rot_en", 0 0, o0x7d24898bd9e8;  alias, 0 drivers
v0x6270904e9f40_0 .net "conv_cordic_rot_microRot_ext_in", 15 0, o0x7d24898bda18;  alias, 0 drivers
v0x6270904e9fe0_0 .net "conv_cordic_rot_microRot_ext_vld", 0 0, o0x7d24898bda48;  alias, 0 drivers
v0x6270904ea080_0 .net "conv_cordic_rot_quad_in", 1 0, o0x7d24898bda78;  alias, 0 drivers
v0x6270904ea120_0 .net/s "conv_cordic_rot_xin", 31 0, o0x7d24898bdaa8;  alias, 0 drivers
v0x6270904ea1c0_0 .net/s "conv_cordic_rot_yin", 31 0, o0x7d24898bdad8;  alias, 0 drivers
v0x6270904ea260_0 .net "conv_cordic_vec_angle_calc_en", 0 0, v0x6270904e1740_0;  alias, 1 drivers
v0x6270904ea300_0 .net "conv_cordic_vec_en", 0 0, v0x6270904e17e0_0;  alias, 1 drivers
v0x6270904ea3a0_0 .net/s "conv_cordic_vec_xin", 31 0, v0x6270904e1880_0;  alias, 1 drivers
v0x6270904ea440_0 .net/s "conv_cordic_vec_yin", 31 0, v0x6270904e1920_0;  alias, 1 drivers
v0x6270904ea4e0_0 .var/s "cordic_rot_angle_in", 15 0;
v0x6270904ea580_0 .var "cordic_rot_angle_microRot_n", 0 0;
v0x6270904ea730_0 .var "cordic_rot_en", 0 0;
v0x6270904ea7d0_0 .var "cordic_rot_microRot_ext_in", 15 0;
v0x6270904ea870_0 .var "cordic_rot_microRot_ext_vld", 0 0;
v0x6270904ea910_0 .var "cordic_rot_quad_in", 1 0;
v0x6270904ea9b0_0 .var/s "cordic_rot_xin", 31 0;
v0x6270904eaa50_0 .var/s "cordic_rot_yin", 31 0;
v0x6270904eaaf0_0 .var "cordic_vec_angle_calc_en", 0 0;
v0x6270904eab90_0 .var "cordic_vec_en", 0 0;
v0x6270904eac30_0 .var/s "cordic_vec_xin", 31 0;
v0x6270904eacd0_0 .var/s "cordic_vec_yin", 31 0;
v0x6270904ead70_0 .net "en", 0 0, L_0x7d24895b77b0;  alias, 1 drivers
v0x6270904eae10_0 .net "est_cordic_nrst", 0 0, v0x6270904e2d20_0;  alias, 1 drivers
v0x6270904eaeb0_0 .net/s "est_cordic_rot_angle_in", 15 0, L_0x7d24895b7f48;  alias, 1 drivers
v0x6270904eaf50_0 .net "est_cordic_rot_angle_microRot_n", 0 0, v0x6270904e2dc0_0;  alias, 1 drivers
v0x6270904eaff0_0 .net "est_cordic_rot_en", 0 0, v0x6270904e2e60_0;  alias, 1 drivers
v0x6270904eb090_0 .net "est_cordic_rot_microRot_ext_in", 15 0, L_0x7d24895b7f90;  alias, 1 drivers
v0x6270904eb340_0 .net "est_cordic_rot_microRot_ext_vld", 0 0, L_0x7d24895b7fd8;  alias, 1 drivers
v0x6270904eb3e0_0 .net "est_cordic_rot_quad_in", 1 0, v0x6270904e2fa0_0;  alias, 1 drivers
v0x6270904eb480_0 .net/s "est_cordic_rot_xin", 31 0, v0x6270904e3040_0;  alias, 1 drivers
v0x6270904eb520_0 .net/s "est_cordic_rot_yin", 31 0, v0x6270904e3180_0;  alias, 1 drivers
v0x6270904eb5c0_0 .net "est_cordic_vec_angle_calc_en", 0 0, L_0x7d24895b7f00;  alias, 1 drivers
v0x6270904eb660_0 .net "est_cordic_vec_en", 0 0, v0x6270904e32c0_0;  alias, 1 drivers
v0x6270904eb700_0 .net/s "est_cordic_vec_xin", 31 0, v0x6270904e3400_0;  alias, 1 drivers
v0x6270904eb7a0_0 .net/s "est_cordic_vec_yin", 31 0, v0x6270904e3540_0;  alias, 1 drivers
v0x6270904eb840_0 .net "gso_cordic_nrst", 0 0, v0x6270905485f0_0;  alias, 1 drivers
v0x6270904eb8e0_0 .net/s "gso_cordic_rot_angle_in", 15 0, v0x6270904e7a40_0;  alias, 1 drivers
v0x6270904eb980_0 .net "gso_cordic_rot_angle_microRot_n", 0 0, L_0x7d24895b8020;  alias, 1 drivers
v0x6270904eba20_0 .net "gso_cordic_rot_en", 0 0, v0x6270904e7b80_0;  alias, 1 drivers
v0x6270904ebac0_0 .net "gso_cordic_rot_microRot_ext_in", 15 0, o0x7d24898bdd78;  alias, 0 drivers
v0x6270904ebb60_0 .net "gso_cordic_rot_microRot_ext_vld", 0 0, L_0x7d24895b8068;  alias, 1 drivers
v0x6270904ebc00_0 .net "gso_cordic_rot_quad_in", 1 0, L_0x7d24895b80b0;  alias, 1 drivers
v0x6270904ebca0_0 .net/s "gso_cordic_rot_xin", 31 0, v0x6270904e7e00_0;  alias, 1 drivers
v0x6270904ebd40_0 .net/s "gso_cordic_rot_yin", 31 0, v0x6270904e7f40_0;  alias, 1 drivers
v0x6270904ebde0_0 .net "gso_cordic_vec_angle_calc_en", 0 0, o0x7d24898bdda8;  alias, 0 drivers
v0x6270904ebe80_0 .net "gso_cordic_vec_en", 0 0, o0x7d24898bddd8;  alias, 0 drivers
v0x6270904ebf20_0 .net/s "gso_cordic_vec_xin", 31 0, o0x7d24898bde08;  alias, 0 drivers
v0x6270904ebfc0_0 .net/s "gso_cordic_vec_yin", 31 0, o0x7d24898bde38;  alias, 0 drivers
v0x6270904ec060_0 .net "norm_cordic_nrst", 0 0, v0x6270904ee670_0;  alias, 1 drivers
v0x6270904ec100_0 .net/s "norm_cordic_rot_angle_in", 15 0, o0x7d24898bde98;  alias, 0 drivers
v0x6270904ec1a0_0 .net "norm_cordic_rot_angle_microRot_n", 0 0, v0x6270904eedf0_0;  alias, 1 drivers
v0x6270904ec240_0 .net "norm_cordic_rot_en", 0 0, v0x6270904eee90_0;  alias, 1 drivers
v0x6270904ec2e0_0 .net "norm_cordic_rot_microRot_ext_in", 15 0, v0x6270904eefd0_0;  alias, 1 drivers
v0x6270904ec380_0 .net "norm_cordic_rot_microRot_ext_vld", 0 0, v0x6270904eef30_0;  alias, 1 drivers
v0x6270904ec420_0 .net "norm_cordic_rot_quad_in", 1 0, v0x6270904ef070_0;  alias, 1 drivers
v0x6270904ec4c0_0 .net/s "norm_cordic_rot_xin", 31 0, v0x6270904ef110_0;  alias, 1 drivers
v0x6270904ec560_0 .net/s "norm_cordic_rot_yin", 31 0, v0x6270904ef1b0_0;  alias, 1 drivers
v0x6270904ec600_0 .net "norm_cordic_vec_angle_calc_en", 0 0, v0x6270904ef250_0;  alias, 1 drivers
v0x6270904ec6a0_0 .net "norm_cordic_vec_en", 0 0, v0x6270904ef2f0_0;  alias, 1 drivers
v0x6270904ecb50_0 .net/s "norm_cordic_vec_xin", 31 0, v0x6270904ef390_0;  alias, 1 drivers
v0x6270904ecbf0_0 .net/s "norm_cordic_vec_yin", 31 0, v0x6270904ef430_0;  alias, 1 drivers
v0x6270904ecc90_0 .var "nreset", 0 0;
v0x6270904ecd30_0 .net "nrst", 0 0, v0x62709054d490_0;  alias, 1 drivers
v0x6270904ecdd0_0 .net "theta_cordic_nrst", 0 0, o0x7d24898be108;  alias, 0 drivers
v0x6270904ece70_0 .net/s "theta_cordic_rot_angle_in", 15 0, o0x7d24898be138;  alias, 0 drivers
v0x6270904ecf10_0 .net "theta_cordic_rot_angle_microRot_n", 0 0, o0x7d24898be168;  alias, 0 drivers
v0x6270904ecfb0_0 .net "theta_cordic_rot_en", 0 0, o0x7d24898be198;  alias, 0 drivers
v0x6270904ed050_0 .net "theta_cordic_rot_microRot_ext_in", 15 0, o0x7d24898be1c8;  alias, 0 drivers
v0x6270904ed0f0_0 .net "theta_cordic_rot_microRot_ext_vld", 0 0, o0x7d24898be1f8;  alias, 0 drivers
v0x6270904ed190_0 .net "theta_cordic_rot_quad_in", 1 0, o0x7d24898be228;  alias, 0 drivers
v0x6270904ed230_0 .net/s "theta_cordic_rot_xin", 31 0, o0x7d24898be258;  alias, 0 drivers
v0x6270904ed2d0_0 .net/s "theta_cordic_rot_yin", 31 0, o0x7d24898be288;  alias, 0 drivers
v0x6270904ed370_0 .net "theta_cordic_vec_angle_calc_en", 0 0, o0x7d24898be2b8;  alias, 0 drivers
v0x6270904ed410_0 .net "theta_cordic_vec_en", 0 0, v0x6270904f0b10_0;  alias, 1 drivers
v0x6270904ed4b0_0 .net/s "theta_cordic_vec_xin", 31 0, v0x6270904f0cf0_0;  alias, 1 drivers
v0x6270904ed550_0 .net/s "theta_cordic_vec_yin", 31 0, v0x6270904f0e30_0;  alias, 1 drivers
v0x6270904ed5f0_0 .net8 "updt_cordic_nrst", 0 0, RS_0x7d24898be378;  alias, 2 drivers
v0x6270904ed690_0 .net/s "updt_cordic_rot_angle_in", 15 0, v0x627090542e20_0;  alias, 1 drivers
v0x6270904ed730_0 .net "updt_cordic_rot_angle_microRot_n", 0 0, v0x627090542ef0_0;  alias, 1 drivers
v0x6270904ed7d0_0 .net "updt_cordic_rot_en", 0 0, v0x627090542fc0_0;  alias, 1 drivers
v0x6270904ed870_0 .net "updt_cordic_rot_microRot_ext_in", 15 0, v0x627090543090_0;  alias, 1 drivers
v0x6270904ed910_0 .net "updt_cordic_rot_microRot_ext_vld", 0 0, v0x627090543160_0;  alias, 1 drivers
v0x6270904ed9b0_0 .net "updt_cordic_rot_quad_in", 1 0, v0x627090543230_0;  alias, 1 drivers
v0x6270904eda50_0 .net/s "updt_cordic_rot_xin", 31 0, v0x627090543300_0;  alias, 1 drivers
v0x6270904edaf0_0 .net/s "updt_cordic_rot_yin", 31 0, v0x6270905433d0_0;  alias, 1 drivers
v0x6270904edb90_0 .net "updt_cordic_vec_angle_calc_en", 0 0, v0x6270905434a0_0;  alias, 1 drivers
v0x6270904edc30_0 .net "updt_cordic_vec_en", 0 0, v0x627090543570_0;  alias, 1 drivers
v0x6270904edcd0_0 .net/s "updt_cordic_vec_xin", 31 0, v0x627090543640_0;  alias, 1 drivers
v0x6270904edd70_0 .net/s "updt_cordic_vec_yin", 31 0, v0x627090543710_0;  alias, 1 drivers
E_0x62708ffc96b0/0 .event anyedge, v0x6270904e0680_0, v0x6270904ead70_0, v0x6270904e6a70_0, v0x6270904ebe80_0;
E_0x62708ffc96b0/1 .event anyedge, v0x6270904e7b80_0, v0x6270904ebf20_0, v0x6270904ebfc0_0, v0x6270904ebde0_0;
E_0x62708ffc96b0/2 .event anyedge, v0x6270904e7d60_0, v0x6270904e7e00_0, v0x6270904e7f40_0, v0x6270904e7a40_0;
E_0x62708ffc96b0/3 .event anyedge, v0x6270904ebac0_0, v0x6270904e7ae0_0, v0x6270904e7c20_0, v0x6270904e8800_0;
E_0x62708ffc96b0/4 .event anyedge, v0x6270904ec6a0_0, v0x6270904ec240_0, v0x6270904ecb50_0, v0x6270904ecbf0_0;
E_0x62708ffc96b0/5 .event anyedge, v0x6270904ec600_0, v0x6270904ec420_0, v0x6270904ec4c0_0, v0x6270904ec560_0;
E_0x62708ffc96b0/6 .event anyedge, v0x6270904ec100_0, v0x6270904ec2e0_0, v0x6270904ec1a0_0, v0x6270904ec380_0;
E_0x62708ffc96b0/7 .event anyedge, v0x6270904ec060_0, v0x6270904edc30_0, v0x6270904ed7d0_0, v0x6270904edcd0_0;
E_0x62708ffc96b0/8 .event anyedge, v0x6270904edd70_0, v0x6270904edb90_0, v0x6270904ed9b0_0, v0x6270904eda50_0;
E_0x62708ffc96b0/9 .event anyedge, v0x6270904edaf0_0, v0x6270904ed690_0, v0x6270904ed870_0, v0x6270904ed730_0;
E_0x62708ffc96b0/10 .event anyedge, v0x6270904ed910_0, v0x6270904ed5f0_0, v0x6270904e32c0_0, v0x6270904e2e60_0;
E_0x62708ffc96b0/11 .event anyedge, v0x6270904e3400_0, v0x6270904e3540_0, v0x6270904e57a0_0, v0x6270904e2fa0_0;
E_0x62708ffc96b0/12 .event anyedge, v0x6270904e3040_0, v0x6270904e3180_0, v0x6270904e5030_0, v0x6270904e5210_0;
E_0x62708ffc96b0/13 .event anyedge, v0x6270904e2dc0_0, v0x6270904e5340_0, v0x6270904e2d20_0, v0x6270904e17e0_0;
E_0x62708ffc96b0/14 .event anyedge, v0x6270904e9ea0_0, v0x6270904e1880_0, v0x6270904e1920_0, v0x6270904e1740_0;
E_0x62708ffc96b0/15 .event anyedge, v0x6270904ea080_0, v0x6270904ea120_0, v0x6270904ea1c0_0, v0x6270904e9d60_0;
E_0x62708ffc96b0/16 .event anyedge, v0x6270904e9f40_0, v0x6270904e9e00_0, v0x6270904e9fe0_0, v0x6270904e9cc0_0;
E_0x62708ffc96b0/17 .event anyedge, v0x6270904ed410_0, v0x6270904ecfb0_0, v0x6270904ed4b0_0, v0x6270904ed550_0;
E_0x62708ffc96b0/18 .event anyedge, v0x6270904ed370_0, v0x6270904ed190_0, v0x6270904ed230_0, v0x6270904ed2d0_0;
E_0x62708ffc96b0/19 .event anyedge, v0x6270904ece70_0, v0x6270904ed050_0, v0x6270904ecf10_0, v0x6270904ed0f0_0;
E_0x62708ffc96b0/20 .event anyedge, v0x6270904ecdd0_0;
E_0x62708ffc96b0 .event/or E_0x62708ffc96b0/0, E_0x62708ffc96b0/1, E_0x62708ffc96b0/2, E_0x62708ffc96b0/3, E_0x62708ffc96b0/4, E_0x62708ffc96b0/5, E_0x62708ffc96b0/6, E_0x62708ffc96b0/7, E_0x62708ffc96b0/8, E_0x62708ffc96b0/9, E_0x62708ffc96b0/10, E_0x62708ffc96b0/11, E_0x62708ffc96b0/12, E_0x62708ffc96b0/13, E_0x62708ffc96b0/14, E_0x62708ffc96b0/15, E_0x62708ffc96b0/16, E_0x62708ffc96b0/17, E_0x62708ffc96b0/18, E_0x62708ffc96b0/19, E_0x62708ffc96b0/20;
S_0x6270904ede10 .scope module, "normalisation_inst" "norm_5d" 23 399, 31 3 0, S_0x6270904df340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 160 "w_in";
    .port_info 3 /INPUT 1 "start";
    .port_info 4 /OUTPUT 160 "W_out";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "ica_cordic_vec_en";
    .port_info 7 /OUTPUT 32 "ica_cordic_vec_xin";
    .port_info 8 /OUTPUT 32 "ica_cordic_vec_yin";
    .port_info 9 /OUTPUT 1 "ica_cordic_vec_angle_calc_en";
    .port_info 10 /OUTPUT 1 "ica_cordic_rot1_en";
    .port_info 11 /OUTPUT 32 "ica_cordic_rot1_xin";
    .port_info 12 /OUTPUT 32 "ica_cordic_rot1_yin";
    .port_info 13 /OUTPUT 16 "ica_cordic_rot1_microRot_in";
    .port_info 14 /OUTPUT 1 "ica_cordic_rot1_microRot_ext_vld";
    .port_info 15 /OUTPUT 2 "ica_cordic_rot1_quad_in";
    .port_info 16 /OUTPUT 1 "ica_cordic_rot1_angle_microRot_n";
    .port_info 17 /OUTPUT 1 "cordic_nrst";
    .port_info 18 /INPUT 1 "cordic_vec_opvld";
    .port_info 19 /INPUT 32 "cordic_vec_xout";
    .port_info 20 /INPUT 16 "cordic_vec_microRot_out";
    .port_info 21 /INPUT 2 "cordic_vec_quad_out";
    .port_info 22 /INPUT 1 "cordic_vec_microRot_out_start";
    .port_info 23 /INPUT 16 "cordic_vec_angle_out";
    .port_info 24 /INPUT 1 "cordic_rot1_opvld";
    .port_info 25 /INPUT 32 "cordic_rot1_xout";
    .port_info 26 /INPUT 32 "cordic_rot1_yout";
P_0x6270904edfa0 .param/l "ANGLE_WIDTH" 0 31 8, +C4<00000000000000000000000000010000>;
P_0x6270904edfe0 .param/l "CORDIC_STAGES" 0 31 7, +C4<00000000000000000000000000010000>;
P_0x6270904ee020 .param/l "CORDIC_WIDTH" 0 31 6, +C4<00000000000000000000000000100110>;
P_0x6270904ee060 .param/l "DATA_WIDTH" 0 31 5, +C4<00000000000000000000000000100000>;
P_0x6270904ee0a0 .param/l "DIMENSIONS" 0 31 4, +C4<00000000000000000000000000000101>;
P_0x6270904ee0e0 .param/l "DONE" 1 31 75, C4<1001>;
P_0x6270904ee120 .param/l "FRAC_WIDTH" 0 31 9, +C4<00000000000000000000000000010100>;
P_0x6270904ee160 .param/l "IDLE" 1 31 66, C4<0000>;
P_0x6270904ee1a0 .param/l "ROT_1" 1 31 71, C4<0101>;
P_0x6270904ee1e0 .param/l "ROT_2" 1 31 72, C4<0110>;
P_0x6270904ee220 .param/l "ROT_3" 1 31 73, C4<0111>;
P_0x6270904ee260 .param/l "ROT_4" 1 31 74, C4<1000>;
P_0x6270904ee2a0 .param/l "VEC_1" 1 31 67, C4<0001>;
P_0x6270904ee2e0 .param/l "VEC_2" 1 31 68, C4<0010>;
P_0x6270904ee320 .param/l "VEC_3" 1 31 69, C4<0011>;
P_0x6270904ee360 .param/l "VEC_4" 1 31 70, C4<0100>;
v0x6270904ee490_0 .var "W_out", 159 0;
L_0x7d24895b8218 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x6270904ee530_0 .net/2u *"_ivl_14", 3 0, L_0x7d24895b8218;  1 drivers
v0x6270904ee5d0_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x6270904ee670_0 .var "cordic_nrst", 0 0;
v0x6270904ee710_0 .net "cordic_rot1_opvld", 0 0, L_0x62709059bec0;  alias, 1 drivers
v0x6270904ee7b0_0 .net/s "cordic_rot1_xout", 31 0, L_0x62709059bdb0;  alias, 1 drivers
v0x6270904ee850_0 .net/s "cordic_rot1_yout", 31 0, L_0x62709059be50;  alias, 1 drivers
v0x6270904ee8f0_0 .net/s "cordic_vec_angle_out", 15 0, v0x62709052a080_0;  alias, 1 drivers
v0x6270904ee990_0 .net "cordic_vec_microRot_out", 15 0, L_0x6270905a19d0;  alias, 1 drivers
v0x6270904eea30_0 .net "cordic_vec_microRot_out_start", 0 0, v0x627090525040_0;  alias, 1 drivers
v0x6270904eead0_0 .net "cordic_vec_opvld", 0 0, L_0x6270905a3470;  alias, 1 drivers
v0x6270904eeb70_0 .net "cordic_vec_quad_out", 1 0, L_0x62709059fec0;  alias, 1 drivers
v0x6270904eec10_0 .net/s "cordic_vec_xout", 31 0, L_0x6270905a3330;  alias, 1 drivers
v0x6270904eecb0_0 .var "current_state", 3 0;
v0x6270904eed50_0 .net "done", 0 0, L_0x6270905a4130;  alias, 1 drivers
v0x6270904eedf0_0 .var "ica_cordic_rot1_angle_microRot_n", 0 0;
v0x6270904eee90_0 .var "ica_cordic_rot1_en", 0 0;
v0x6270904eef30_0 .var "ica_cordic_rot1_microRot_ext_vld", 0 0;
v0x6270904eefd0_0 .var "ica_cordic_rot1_microRot_in", 15 0;
v0x6270904ef070_0 .var "ica_cordic_rot1_quad_in", 1 0;
v0x6270904ef110_0 .var/s "ica_cordic_rot1_xin", 31 0;
v0x6270904ef1b0_0 .var/s "ica_cordic_rot1_yin", 31 0;
v0x6270904ef250_0 .var "ica_cordic_vec_angle_calc_en", 0 0;
v0x6270904ef2f0_0 .var "ica_cordic_vec_en", 0 0;
v0x6270904ef390_0 .var/s "ica_cordic_vec_xin", 31 0;
v0x6270904ef430_0 .var/s "ica_cordic_vec_yin", 31 0;
v0x6270904ef4d0_0 .var "next_state", 3 0;
v0x6270904ef570_0 .net "nreset", 0 0, v0x627090549a20_0;  1 drivers
v0x6270904ef610_0 .var "quad_1", 1 0;
v0x6270904ef6b0_0 .var "quad_2", 1 0;
v0x6270904ef750_0 .var "quad_3", 1 0;
v0x6270904ef7f0_0 .var "quad_4", 1 0;
v0x6270904ef890_0 .var "rot_x1_to_y2_fb", 31 0;
v0x6270904ef930_0 .var "rot_x2_to_y3_fb", 31 0;
v0x6270904ef9d0_0 .var "rot_x3_to_y4_fb", 31 0;
v0x6270904efa70_0 .net "start", 0 0, v0x627090549980_0;  1 drivers
v0x6270904efb10_0 .var "theta_1", 15 0;
v0x6270904efbb0_0 .var "theta_2", 15 0;
v0x6270904efc50_0 .var "theta_3", 15 0;
v0x6270904efcf0_0 .var "theta_4", 15 0;
v0x6270904efd90_0 .var "vec_x1_to_y2_ff", 31 0;
v0x6270904efe30_0 .var "vec_x2_to_y3_ff", 31 0;
v0x6270904efed0_0 .var "vec_x3_to_y4_ff", 31 0;
v0x6270904eff70_0 .net/s "w1", 31 0, L_0x6270905a3cc0;  1 drivers
v0x6270904f0010_0 .net/s "w2", 31 0, L_0x6270905a3d60;  1 drivers
v0x6270904f00b0_0 .net/s "w3", 31 0, L_0x6270905a3e00;  1 drivers
v0x6270904f0150_0 .net/s "w4", 31 0, L_0x6270905a3ea0;  1 drivers
v0x6270904f01f0_0 .net/s "w5", 31 0, L_0x6270905a3fa0;  1 drivers
v0x6270904f0290_0 .net "w_in", 159 0, v0x62709054c980_0;  alias, 1 drivers
L_0x7d24895b8188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6270904f0330_0 .net "x_zero", 31 0, L_0x7d24895b8188;  1 drivers
L_0x7d24895b81d0 .functor BUFT 1, C4<00000000000100000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6270904f03d0_0 .net "y_one", 31 0, L_0x7d24895b81d0;  1 drivers
E_0x62709027ca70/0 .event negedge, v0x6270904ef570_0;
E_0x62709027ca70/1 .event posedge, v0x6270904e02c0_0;
E_0x62709027ca70 .event/or E_0x62709027ca70/0, E_0x62709027ca70/1;
E_0x627090281420/0 .event anyedge, v0x6270904eecb0_0, v0x6270904efa70_0, v0x6270904e1ba0_0, v0x6270904e1420_0;
E_0x627090281420/1 .event anyedge, v0x6270904e2f00_0;
E_0x627090281420 .event/or E_0x627090281420/0, E_0x627090281420/1;
L_0x6270905a3cc0 .part v0x62709054c980_0, 0, 32;
L_0x6270905a3d60 .part v0x62709054c980_0, 32, 32;
L_0x6270905a3e00 .part v0x62709054c980_0, 64, 32;
L_0x6270905a3ea0 .part v0x62709054c980_0, 96, 32;
L_0x6270905a3fa0 .part v0x62709054c980_0, 128, 32;
L_0x6270905a4130 .cmp/eq 4, v0x6270904eecb0_0, L_0x7d24895b8218;
S_0x6270904f0550 .scope module, "theta_inst" "sequential_cordic_processor" 23 524, 32 2 0, S_0x6270904df340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 160 "w_in_flat";
    .port_info 4 /INPUT 32 "cordic_xout";
    .port_info 5 /INPUT 16 "cordic_angle_out";
    .port_info 6 /INPUT 1 "cordic_op_vld";
    .port_info 7 /OUTPUT 1 "cordic_nrst";
    .port_info 8 /OUTPUT 1 "cordic_en";
    .port_info 9 /OUTPUT 32 "cordic_xin";
    .port_info 10 /OUTPUT 32 "cordic_yin";
    .port_info 11 /OUTPUT 64 "theta_out";
    .port_info 12 /OUTPUT 1 "done";
P_0x6270904f06e0 .param/l "ANGLE_WIDTH" 0 32 4, +C4<00000000000000000000000000010000>;
P_0x6270904f0720 .param/l "CORDIC_STAGES" 0 32 7, +C4<00000000000000000000000000010000>;
P_0x6270904f0760 .param/l "CORDIC_WIDTH" 0 32 6, +C4<00000000000000000000000000100110>;
P_0x6270904f07a0 .param/l "DATA_WIDTH" 0 32 3, +C4<00000000000000000000000000100000>;
P_0x6270904f07e0 .param/l "N_DIM" 0 32 5, +C4<00000000000000000000000000000101>;
P_0x6270904f0820 .param/l "S_CALCULATE" 1 32 27, C4<01>;
P_0x6270904f0860 .param/l "S_DONE" 1 32 29, C4<11>;
P_0x6270904f08a0 .param/l "S_IDLE" 1 32 26, C4<00>;
P_0x6270904f08e0 .param/l "S_WAIT" 1 32 28, C4<10>;
v0x6270904f0930_0 .var "calc_count", 1 0;
v0x6270904f09d0_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x6270904f0a70_0 .net/s "cordic_angle_out", 15 0, v0x62709052a080_0;  alias, 1 drivers
v0x6270904f0b10_0 .var "cordic_en", 0 0;
v0x6270904f0bb0_0 .var "cordic_nrst", 0 0;
v0x6270904f0c50_0 .net "cordic_op_vld", 0 0, L_0x6270905a3470;  alias, 1 drivers
v0x6270904f0cf0_0 .var/s "cordic_xin", 31 0;
v0x6270904f0d90_0 .net/s "cordic_xout", 31 0, v0x62709054cb50_0;  1 drivers
v0x6270904f0e30_0 .var/s "cordic_yin", 31 0;
v0x6270904f0ed0_0 .var "done", 0 0;
v0x6270904f0f70_0 .var/i "i", 31 0;
v0x6270904f1010_0 .net "nreset", 0 0, v0x62709054ab20_0;  1 drivers
v0x6270904f10b0_0 .net "start", 0 0, v0x62709054aa80_0;  1 drivers
v0x6270904f1150_0 .var "state", 1 0;
v0x6270904f11f0_0 .var/s "theta_out", 63 0;
v0x6270904f1290 .array/s "w_current", 4 0, 31 0;
v0x6270904f1330_0 .net/s "w_in_flat", 159 0, v0x62709054c980_0;  alias, 1 drivers
v0x6270904f14e0_0 .var/s "xf_reg", 31 0;
E_0x6270901a4ed0/0 .event negedge, v0x6270904f1010_0;
E_0x6270901a4ed0/1 .event posedge, v0x6270904e02c0_0;
E_0x6270901a4ed0 .event/or E_0x6270901a4ed0/0, E_0x6270901a4ed0/1;
S_0x6270904f1580 .scope module, "u_cordic" "CORDIC_doubly_pipe_top" 23 292, 3 26 0, S_0x6270904df340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "cordic_vec_en";
    .port_info 3 /INPUT 32 "cordic_vec_xin";
    .port_info 4 /INPUT 32 "cordic_vec_yin";
    .port_info 5 /INPUT 1 "cordic_vec_angle_calc_en";
    .port_info 6 /INPUT 1 "cordic_rot_en";
    .port_info 7 /INPUT 32 "cordic_rot_xin";
    .port_info 8 /INPUT 32 "cordic_rot_yin";
    .port_info 9 /INPUT 1 "cordic_rot_angle_microRot_n";
    .port_info 10 /INPUT 16 "cordic_rot_angle_in";
    .port_info 11 /INPUT 16 "cordic_rot_microRot_ext_in";
    .port_info 12 /INPUT 1 "cordic_rot_microRot_ext_vld";
    .port_info 13 /INPUT 2 "cordic_rot_quad_in";
    .port_info 14 /OUTPUT 1 "cordic_vec_opvld";
    .port_info 15 /OUTPUT 32 "cordic_vec_xout";
    .port_info 16 /OUTPUT 2 "vec_quad";
    .port_info 17 /OUTPUT 16 "vec_angle_out";
    .port_info 18 /OUTPUT 16 "vec_microRot_dir";
    .port_info 19 /OUTPUT 1 "vec_microRot_out_start";
    .port_info 20 /OUTPUT 1 "cordic_rot_opvld";
    .port_info 21 /OUTPUT 32 "cordic_rot_xout";
    .port_info 22 /OUTPUT 32 "cordic_rot_yout";
P_0x6270904f1710 .param/l "ANGLE_WIDTH" 0 3 29, +C4<00000000000000000000000000010000>;
P_0x6270904f1750 .param/l "CORDIC_STAGES" 0 3 30, +C4<00000000000000000000000000010000>;
P_0x6270904f1790 .param/l "CORDIC_WIDTH" 0 3 28, +C4<00000000000000000000000000100110>;
P_0x6270904f17d0 .param/l "DATA_WIDTH" 0 3 27, +C4<00000000000000000000000000100000>;
v0x627090537df0_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x627090537eb0_0 .net/s "cordic_rot_angle_in", 15 0, v0x6270904ea4e0_0;  alias, 1 drivers
v0x627090537f70_0 .net "cordic_rot_angle_microRot_n", 0 0, v0x6270904ea580_0;  alias, 1 drivers
v0x627090538010_0 .net "cordic_rot_en", 0 0, v0x6270904ea730_0;  alias, 1 drivers
v0x6270905380b0_0 .net "cordic_rot_microRot", 15 0, L_0x62709058f1f0;  1 drivers
v0x6270905381a0_0 .net "cordic_rot_microRot_ext_in", 15 0, v0x6270904ea7d0_0;  alias, 1 drivers
v0x627090538260_0 .var "cordic_rot_microRot_ext_r", 15 0;
v0x627090538320_0 .net "cordic_rot_microRot_ext_vld", 0 0, v0x6270904ea870_0;  alias, 1 drivers
v0x6270905383c0_0 .var "cordic_rot_microRot_ext_vld_r", 15 0;
v0x627090538510_0 .net "cordic_rot_opvld", 0 0, L_0x62709059bec0;  alias, 1 drivers
v0x6270905385b0_0 .net "cordic_rot_quad_in", 1 0, v0x6270904ea910_0;  alias, 1 drivers
v0x627090538670_0 .net/s "cordic_rot_xin", 31 0, v0x6270904ea9b0_0;  alias, 1 drivers
v0x627090538710_0 .net/s "cordic_rot_xout", 31 0, L_0x62709059bdb0;  alias, 1 drivers
v0x6270905387d0_0 .net/s "cordic_rot_yin", 31 0, v0x6270904eaa50_0;  alias, 1 drivers
v0x627090538890_0 .net/s "cordic_rot_yout", 31 0, L_0x62709059be50;  alias, 1 drivers
v0x627090538950_0 .net "cordic_vec_angle_calc_en", 0 0, v0x6270904eaaf0_0;  alias, 1 drivers
v0x6270905389f0_0 .net "cordic_vec_en", 0 0, v0x6270904eab90_0;  alias, 1 drivers
v0x627090538ba0_0 .net "cordic_vec_opvld", 0 0, L_0x6270905a3470;  alias, 1 drivers
v0x627090538c40_0 .net/s "cordic_vec_xin", 31 0, v0x6270904eac30_0;  alias, 1 drivers
v0x627090538d00_0 .net/s "cordic_vec_xout", 31 0, L_0x6270905a3330;  alias, 1 drivers
v0x627090538dc0_0 .net/s "cordic_vec_yin", 31 0, v0x6270904eacd0_0;  alias, 1 drivers
v0x627090538e80_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x627090538f20_0 .net "rot_quad", 1 0, L_0x627090590040;  1 drivers
v0x627090538fe0_0 .net/s "vec_angle_out", 15 0, v0x62709052a080_0;  alias, 1 drivers
v0x6270905390a0_0 .net "vec_microRot_dir", 15 0, L_0x6270905a19d0;  alias, 1 drivers
v0x6270905391f0_0 .net "vec_microRot_out_start", 0 0, v0x627090525040_0;  alias, 1 drivers
v0x627090539320_0 .net "vec_quad", 1 0, L_0x62709059fec0;  alias, 1 drivers
L_0x627090588df0 .part v0x6270904ea7d0_0, 0, 1;
L_0x627090588e90 .part L_0x6270905a19d0, 0, 1;
L_0x6270905890c0 .part v0x6270905383c0_0, 0, 1;
L_0x6270905893d0 .part v0x6270904ea7d0_0, 1, 1;
L_0x627090589530 .part L_0x6270905a19d0, 1, 1;
L_0x627090589740 .part v0x6270905383c0_0, 1, 1;
L_0x627090589aa0 .part v0x6270904ea7d0_0, 2, 1;
L_0x627090589b40 .part L_0x6270905a19d0, 2, 1;
L_0x627090589dc0 .part v0x6270905383c0_0, 2, 1;
L_0x62709058a090 .part v0x6270904ea7d0_0, 3, 1;
L_0x62709058a130 .part L_0x6270905a19d0, 3, 1;
L_0x62709058a310 .part v0x6270905383c0_0, 3, 1;
L_0x62709058a600 .part v0x6270904ea7d0_0, 4, 1;
L_0x62709058a6a0 .part L_0x6270905a19d0, 4, 1;
L_0x62709058a900 .part v0x6270905383c0_0, 4, 1;
L_0x62709058abd0 .part v0x6270904ea7d0_0, 5, 1;
L_0x62709058ad00 .part L_0x6270905a19d0, 5, 1;
L_0x62709058af60 .part v0x6270905383c0_0, 5, 1;
L_0x62709058b2d0 .part v0x6270904ea7d0_0, 6, 1;
L_0x62709058b370 .part L_0x6270905a19d0, 6, 1;
L_0x62709058b5e0 .part v0x6270905383c0_0, 6, 1;
L_0x62709058b8b0 .part v0x6270904ea7d0_0, 7, 1;
L_0x62709058ba10 .part L_0x6270905a19d0, 7, 1;
L_0x62709058bc70 .part v0x6270905383c0_0, 7, 1;
L_0x62709058bf70 .part v0x6270904ea7d0_0, 8, 1;
L_0x62709058c010 .part L_0x6270905a19d0, 8, 1;
L_0x62709058c350 .part v0x6270905383c0_0, 8, 1;
L_0x62709058c620 .part v0x6270904ea7d0_0, 9, 1;
L_0x62709058c7b0 .part L_0x6270905a19d0, 9, 1;
L_0x62709058ca10 .part v0x6270905383c0_0, 9, 1;
L_0x62709058ccf0 .part v0x6270904ea7d0_0, 10, 1;
L_0x62709058cd90 .part L_0x6270905a19d0, 10, 1;
L_0x62709058d240 .part v0x6270905383c0_0, 10, 1;
L_0x62709058d510 .part v0x6270904ea7d0_0, 11, 1;
L_0x62709058d6d0 .part L_0x6270905a19d0, 11, 1;
L_0x62709058d900 .part v0x6270905383c0_0, 11, 1;
L_0x62709058dc10 .part v0x6270904ea7d0_0, 12, 1;
L_0x62709058dcb0 .part L_0x6270905a19d0, 12, 1;
L_0x62709058e020 .part v0x6270905383c0_0, 12, 1;
L_0x62709058e500 .part v0x6270904ea7d0_0, 13, 1;
L_0x6270905661f0 .part L_0x6270905a19d0, 13, 1;
L_0x62709058e950 .part v0x6270905383c0_0, 13, 1;
L_0x62709058ed80 .part v0x6270904ea7d0_0, 14, 1;
L_0x62709058ee20 .part L_0x6270905a19d0, 14, 1;
LS_0x62709058f1f0_0_0 .concat8 [ 1 1 1 1], L_0x627090588f30, L_0x6270905895d0, L_0x627090589c30, L_0x62709058a1d0;
LS_0x62709058f1f0_0_4 .concat8 [ 1 1 1 1], L_0x62709058a740, L_0x62709058ada0, L_0x62709058b000, L_0x62709058bab0;
LS_0x62709058f1f0_0_8 .concat8 [ 1 1 1 1], L_0x62709058c190, L_0x62709058c850, L_0x62709058cab0, L_0x62709058d770;
LS_0x62709058f1f0_0_12 .concat8 [ 1 1 1 1], L_0x62709058de90, L_0x62709058dd50, L_0x62709058f030, L_0x62709058fe60;
L_0x62709058f1f0 .concat8 [ 4 4 4 4], LS_0x62709058f1f0_0_0, LS_0x62709058f1f0_0_4, LS_0x62709058f1f0_0_8, LS_0x62709058f1f0_0_12;
L_0x62709058f740 .part v0x6270905383c0_0, 14, 1;
L_0x62709058fb90 .part v0x6270904ea7d0_0, 15, 1;
L_0x62709058fc30 .part L_0x6270905a19d0, 15, 1;
L_0x627090590040 .functor MUXZ 2, L_0x62709059fec0, v0x6270904ea910_0, v0x6270904ea870_0, C4<>;
S_0x6270904f1a50 .scope module, "CORDIC_Rotation_Mode" "CORDIC_Rotation_top" 3 99, 4 21 0, S_0x6270904f1580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable_in";
    .port_info 3 /INPUT 1 "angle_microRot_n";
    .port_info 4 /INPUT 32 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /INPUT 16 "angle_in";
    .port_info 7 /INPUT 16 "microRot_dir_in";
    .port_info 8 /INPUT 2 "quad_in";
    .port_info 9 /OUTPUT 32 "x_out";
    .port_info 10 /OUTPUT 32 "y_out";
    .port_info 11 /OUTPUT 1 "output_valid_o";
P_0x6270904f1be0 .param/l "ANGLE_WIDTH" 0 4 24, +C4<00000000000000000000000000010000>;
P_0x6270904f1c20 .param/l "CORDIC_STAGES" 0 4 25, +C4<00000000000000000000000000010000>;
P_0x6270904f1c60 .param/l "CORDIC_WIDTH" 0 4 23, +C4<00000000000000000000000000100110>;
P_0x6270904f1ca0 .param/l "DATA_WIDTH" 0 4 22, +C4<00000000000000000000000000100000>;
L_0x627090595de0 .functor BUFZ 38, L_0x627090594010, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>;
L_0x627090599f80 .functor BUFZ 38, L_0x627090594100, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>;
L_0x627090599ff0 .functor BUFZ 1, v0x6270904ea730_0, C4<0>, C4<0>, C4<0>;
L_0x62709059bdb0 .functor BUFZ 32, v0x627090510740_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x62709059be50 .functor BUFZ 32, v0x6270905109c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x62709059bec0 .functor BUFZ 1, v0x6270905104e0_0, C4<0>, C4<0>, C4<0>;
v0x6270905115b0_0 .net *"_ivl_143", 37 0, L_0x627090595de0;  1 drivers
v0x6270905116b0_0 .net *"_ivl_147", 37 0, L_0x627090599f80;  1 drivers
v0x627090511790_0 .net *"_ivl_151", 0 0, L_0x627090599ff0;  1 drivers
v0x627090511850_0 .net/s "angle", 15 0, v0x6270904f26c0_0;  1 drivers
v0x627090511960_0 .net/s "angle_in", 15 0, v0x6270904ea4e0_0;  alias, 1 drivers
v0x627090511ac0_0 .net "angle_microRot_n", 0 0, v0x6270904ea580_0;  alias, 1 drivers
v0x627090511b60_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x627090511c00_0 .net "downscale_vld", 0 0, v0x6270905104e0_0;  1 drivers
v0x627090511ca0_0 .net "enable", 15 0, L_0x62709059af10;  1 drivers
v0x627090511d60_0 .net "enable_in", 0 0, v0x6270904ea730_0;  alias, 1 drivers
v0x627090511e90_0 .net "microRot_dir", 15 0, L_0x627090599540;  1 drivers
v0x627090511f50_0 .net "microRot_dir_in", 15 0, L_0x62709058f1f0;  alias, 1 drivers
v0x627090511ff0_0 .net "micro_rot_quadChk_out", 15 0, L_0x62709058a3b0;  1 drivers
v0x627090512090_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x627090512130_0 .net "output_valid_o", 0 0, L_0x62709059bec0;  alias, 1 drivers
v0x627090512260_0 .net "quad_in", 1 0, L_0x627090590040;  alias, 1 drivers
v0x627090512320_0 .net "rot_LastStage_opvld", 0 0, v0x627090501940_0;  1 drivers
v0x6270905123c0_0 .net "rot_active_o", 0 0, v0x627090500cb0_0;  1 drivers
v0x627090512490_0 .net/s "rot_lastStage_xout", 37 0, v0x627090501b30_0;  1 drivers
v0x627090512530_0 .net/s "rot_lastStage_yout", 37 0, v0x627090501cf0_0;  1 drivers
v0x6270905125d0_0 .net "rot_stage_xin", 607 0, L_0x62709059a6b0;  1 drivers
v0x6270905126b0_0 .net "rot_stage_yin", 607 0, L_0x62709059a9b0;  1 drivers
v0x627090512790_0 .net/s "x_downscale", 31 0, v0x627090510740_0;  1 drivers
v0x627090512850_0 .net/s "x_in", 31 0, v0x6270904ea9b0_0;  alias, 1 drivers
v0x627090512940_0 .net/s "x_out", 31 0, L_0x62709059bdb0;  alias, 1 drivers
v0x627090512a00_0 .net/s "x_quadChk_out", 31 0, v0x6270904f2e10_0;  1 drivers
v0x627090512ac0_0 .net/s "x_scaled_out", 37 0, v0x627090511260_0;  1 drivers
v0x627090512bd0_0 .net/s "x_upscaled", 37 0, L_0x627090594010;  1 drivers
v0x627090512c90_0 .net/s "y_downscale", 31 0, v0x6270905109c0_0;  1 drivers
v0x627090512d30_0 .net/s "y_in", 31 0, v0x6270904eaa50_0;  alias, 1 drivers
v0x627090512e20_0 .net/s "y_out", 31 0, L_0x62709059be50;  alias, 1 drivers
v0x627090512f70_0 .net/s "y_quadChk_out", 31 0, v0x6270904f2f50_0;  1 drivers
v0x627090513030_0 .net/s "y_scaled_out", 37 0, v0x627090511430_0;  1 drivers
v0x627090513350_0 .net/s "y_upscaled", 37 0, L_0x627090594100;  1 drivers
L_0x6270905900e0 .part L_0x62709059af10, 1, 1;
L_0x627090590180 .part L_0x62709059a6b0, 38, 38;
L_0x627090590220 .part L_0x62709059a9b0, 38, 38;
L_0x6270905902c0 .part L_0x627090599540, 1, 1;
L_0x6270905903b0 .part L_0x62709059af10, 2, 1;
L_0x6270905904a0 .part L_0x62709059a6b0, 76, 38;
L_0x627090590590 .part L_0x62709059a9b0, 76, 38;
L_0x627090590680 .part L_0x627090599540, 2, 1;
L_0x627090590770 .part L_0x62709059af10, 3, 1;
L_0x627090590810 .part L_0x62709059a6b0, 114, 38;
L_0x6270905908b0 .part L_0x62709059a9b0, 114, 38;
L_0x627090590950 .part L_0x627090599540, 3, 1;
L_0x627090590a60 .part L_0x62709059af10, 4, 1;
L_0x627090590b00 .part L_0x62709059a6b0, 152, 38;
L_0x627090590ba0 .part L_0x62709059a9b0, 152, 38;
L_0x627090590cd0 .part L_0x627090599540, 4, 1;
L_0x627090590e00 .part L_0x62709059af10, 5, 1;
L_0x627090590ea0 .part L_0x62709059a6b0, 190, 38;
L_0x627090590fe0 .part L_0x62709059a9b0, 190, 38;
L_0x627090591080 .part L_0x627090599540, 5, 1;
L_0x627090590f40 .part L_0x62709059af10, 6, 1;
L_0x6270905911d0 .part L_0x62709059a6b0, 228, 38;
L_0x627090591120 .part L_0x62709059a9b0, 228, 38;
L_0x627090591360 .part L_0x627090599540, 6, 1;
L_0x627090591270 .part L_0x62709059af10, 7, 1;
L_0x627090591530 .part L_0x62709059a6b0, 266, 38;
L_0x627090591430 .part L_0x62709059a9b0, 266, 38;
L_0x6270905916e0 .part L_0x627090599540, 7, 1;
L_0x627090591600 .part L_0x62709059af10, 8, 1;
L_0x6270905918a0 .part L_0x62709059a6b0, 304, 38;
L_0x6270905917b0 .part L_0x62709059a9b0, 304, 38;
L_0x627090591a70 .part L_0x627090599540, 8, 1;
L_0x627090591970 .part L_0x62709059af10, 9, 1;
L_0x627090591c50 .part L_0x62709059a6b0, 342, 38;
L_0x627090591e10 .part L_0x62709059a9b0, 342, 38;
L_0x627090591ee0 .part L_0x627090599540, 9, 1;
L_0x627090591cf0 .part L_0x62709059af10, 10, 1;
L_0x6270905920e0 .part L_0x62709059a6b0, 380, 38;
L_0x627090591fb0 .part L_0x62709059a9b0, 380, 38;
L_0x6270905922c0 .part L_0x627090599540, 10, 1;
L_0x627090592180 .part L_0x62709059af10, 11, 1;
L_0x627090592220 .part L_0x62709059a6b0, 418, 38;
L_0x627090592640 .part L_0x62709059a9b0, 418, 38;
L_0x627090592710 .part L_0x627090599540, 11, 1;
L_0x6270905924e0 .part L_0x62709059af10, 12, 1;
L_0x627090592950 .part L_0x62709059a6b0, 456, 38;
L_0x6270905927e0 .part L_0x62709059a9b0, 456, 38;
L_0x6270905928b0 .part L_0x627090599540, 12, 1;
L_0x627090592b80 .part L_0x62709059af10, 13, 1;
L_0x627090592c20 .part L_0x62709059a6b0, 494, 38;
L_0x627090592e90 .part L_0x62709059a9b0, 494, 38;
L_0x627090592f60 .part L_0x627090599540, 13, 1;
L_0x6270905931e0 .part L_0x62709059af10, 14, 1;
L_0x6270905932b0 .part L_0x62709059a6b0, 532, 38;
L_0x627090593540 .part L_0x62709059a9b0, 532, 38;
L_0x627090593610 .part L_0x627090599540, 14, 1;
L_0x62709059a060 .part L_0x62709059af10, 0, 1;
L_0x62709059a100 .part L_0x62709059a6b0, 0, 38;
L_0x62709059a380 .part L_0x62709059a9b0, 0, 38;
L_0x62709059a420 .part L_0x627090599540, 0, 1;
LS_0x62709059a6b0_0_0 .concat8 [ 38 38 38 38], L_0x627090595de0, v0x627090500e50_0, v0x6270904f3760_0, v0x6270904f4220_0;
LS_0x62709059a6b0_0_4 .concat8 [ 38 38 38 38], v0x6270904f4d70_0, v0x6270904f5bb0_0, v0x6270904f6b80_0, v0x6270904f7cc0_0;
LS_0x62709059a6b0_0_8 .concat8 [ 38 38 38 38], v0x6270904f8e70_0, v0x6270904f9ee0_0, v0x6270904faf10_0, v0x6270904fbe60_0;
LS_0x62709059a6b0_0_12 .concat8 [ 38 38 38 38], v0x6270904fce90_0, v0x6270904fdec0_0, v0x6270904feef0_0, v0x627090500130_0;
L_0x62709059a6b0 .concat8 [ 152 152 152 152], LS_0x62709059a6b0_0_0, LS_0x62709059a6b0_0_4, LS_0x62709059a6b0_0_8, LS_0x62709059a6b0_0_12;
LS_0x62709059a9b0_0_0 .concat8 [ 38 38 38 38], L_0x627090599f80, v0x627090501010_0, v0x6270904f38a0_0, v0x6270904f4360_0;
LS_0x62709059a9b0_0_4 .concat8 [ 38 38 38 38], v0x6270904f4eb0_0, v0x6270904f5d70_0, v0x6270904f6d40_0, v0x6270904f7e80_0;
LS_0x62709059a9b0_0_8 .concat8 [ 38 38 38 38], v0x6270904f9030_0, v0x6270904fa0a0_0, v0x6270904fb090_0, v0x6270904fc020_0;
LS_0x62709059a9b0_0_12 .concat8 [ 38 38 38 38], v0x6270904fd050_0, v0x6270904fe080_0, v0x6270904ff0b0_0, v0x6270905002f0_0;
L_0x62709059a9b0 .concat8 [ 152 152 152 152], LS_0x62709059a9b0_0_0, LS_0x62709059a9b0_0_4, LS_0x62709059a9b0_0_8, LS_0x62709059a9b0_0_12;
LS_0x62709059af10_0_0 .concat8 [ 1 1 1 1], L_0x627090599ff0, v0x627090500a30_0, v0x6270904f34e0_0, v0x6270904f3fa0_0;
LS_0x62709059af10_0_4 .concat8 [ 1 1 1 1], v0x6270904f4af0_0, v0x6270904f5880_0, v0x6270904f6850_0, v0x6270904f7850_0;
LS_0x62709059af10_0_8 .concat8 [ 1 1 1 1], v0x6270904f8b10_0, v0x6270904f9b80_0, v0x6270904fabb0_0, v0x6270904fbb00_0;
LS_0x62709059af10_0_12 .concat8 [ 1 1 1 1], v0x6270904fcb30_0, v0x6270904fdb60_0, v0x6270904feb90_0, v0x6270904ffbc0_0;
L_0x62709059af10 .concat8 [ 4 4 4 4], LS_0x62709059af10_0_0, LS_0x62709059af10_0_4, LS_0x62709059af10_0_8, LS_0x62709059af10_0_12;
L_0x62709059b400 .part L_0x62709059af10, 15, 1;
L_0x62709059b6e0 .part L_0x62709059a6b0, 570, 38;
L_0x62709059b7b0 .part L_0x62709059a9b0, 570, 38;
L_0x62709059baa0 .part L_0x627090599540, 15, 1;
S_0x6270904f1e20 .scope module, "Quad" "quad_chk" 4 71, 5 21 0, S_0x6270904f1a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 32 "x_in";
    .port_info 3 /INPUT 32 "y_in";
    .port_info 4 /INPUT 16 "angle_in";
    .port_info 5 /INPUT 16 "micro_rot_in";
    .port_info 6 /INPUT 1 "enable";
    .port_info 7 /INPUT 1 "angle_microRot_n";
    .port_info 8 /INPUT 2 "quad_in";
    .port_info 9 /OUTPUT 32 "x_out";
    .port_info 10 /OUTPUT 32 "y_out";
    .port_info 11 /OUTPUT 16 "angle_out";
    .port_info 12 /OUTPUT 16 "micro_rot_out";
P_0x6270904f1fb0 .param/l "ANGLE_WIDTH" 0 5 23, +C4<00000000000000000000000000010000>;
P_0x6270904f1ff0 .param/l "CORDIC_STAGES" 0 5 24, +C4<00000000000000000000000000010000>;
P_0x6270904f2030 .param/l "DATA_WIDTH" 0 5 22, +C4<00000000000000000000000000100000>;
L_0x6270905909f0 .functor XOR 1, L_0x627090593a50, L_0x627090593b20, C4<0>, C4<0>;
L_0x62709058a3b0 .functor XOR 16, L_0x627090593e80, L_0x62709058f1f0, C4<0000000000000000>, C4<0000000000000000>;
v0x6270904f2080_0 .net *"_ivl_1", 1 0, L_0x6270905938b0;  1 drivers
v0x6270904f2120_0 .net *"_ivl_10", 1 0, L_0x627090593c50;  1 drivers
v0x6270904f21c0_0 .net *"_ivl_15", 0 0, L_0x627090593d90;  1 drivers
v0x6270904f2260_0 .net *"_ivl_16", 15 0, L_0x627090593e80;  1 drivers
v0x6270904f2300_0 .net *"_ivl_3", 0 0, L_0x627090593980;  1 drivers
v0x6270904f23a0_0 .net *"_ivl_5", 0 0, L_0x627090593a50;  1 drivers
v0x6270904f2440_0 .net *"_ivl_7", 0 0, L_0x627090593b20;  1 drivers
v0x6270904f24e0_0 .net *"_ivl_8", 0 0, L_0x6270905909f0;  1 drivers
v0x6270904f2580_0 .net/s "angle_in", 15 0, v0x6270904ea4e0_0;  alias, 1 drivers
v0x6270904f2620_0 .net "angle_microRot_n", 0 0, v0x6270904ea580_0;  alias, 1 drivers
v0x6270904f26c0_0 .var/s "angle_out", 15 0;
v0x6270904f2760_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x6270904f2800_0 .net "enable", 0 0, v0x6270904ea730_0;  alias, 1 drivers
v0x6270904f28a0_0 .net "micro_rot_in", 15 0, L_0x62709058f1f0;  alias, 1 drivers
v0x6270904f2940_0 .net "micro_rot_out", 15 0, L_0x62709058a3b0;  alias, 1 drivers
v0x6270904f29e0_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x6270904f2a80_0 .net "quad", 1 0, L_0x627090593cf0;  1 drivers
v0x6270904f2c30_0 .net "quad_in", 1 0, L_0x627090590040;  alias, 1 drivers
v0x6270904f2cd0_0 .var "quad_r", 14 0;
v0x6270904f2d70_0 .net/s "x_in", 31 0, v0x6270904ea9b0_0;  alias, 1 drivers
v0x6270904f2e10_0 .var/s "x_out", 31 0;
v0x6270904f2eb0_0 .net/s "y_in", 31 0, v0x6270904eaa50_0;  alias, 1 drivers
v0x6270904f2f50_0 .var/s "y_out", 31 0;
E_0x6270901d9b60/0 .event anyedge, v0x6270904ea730_0, v0x6270904f2a80_0, v0x6270904ea9b0_0, v0x6270904eaa50_0;
E_0x6270901d9b60/1 .event anyedge, v0x6270904ea4e0_0;
E_0x6270901d9b60 .event/or E_0x6270901d9b60/0, E_0x6270901d9b60/1;
E_0x62709042eec0/0 .event negedge, v0x6270904ecc90_0;
E_0x62709042eec0/1 .event posedge, v0x6270904e02c0_0;
E_0x62709042eec0 .event/or E_0x62709042eec0/0, E_0x62709042eec0/1;
L_0x6270905938b0 .part v0x6270904ea4e0_0, 14, 2;
L_0x627090593980 .part L_0x627090590040, 1, 1;
L_0x627090593a50 .part L_0x627090590040, 1, 1;
L_0x627090593b20 .part L_0x627090590040, 0, 1;
L_0x627090593c50 .concat [ 1 1 0 0], L_0x6270905909f0, L_0x627090593980;
L_0x627090593cf0 .functor MUXZ 2, L_0x627090593c50, L_0x6270905938b0, v0x6270904ea580_0, C4<>;
L_0x627090593d90 .part L_0x627090593cf0, 0, 1;
L_0x627090593e80 .concat [ 1 15 0 0], L_0x627090593d90, v0x6270904f2cd0_0;
S_0x6270904f2ff0 .scope generate, "Rot_Stage[1]" "Rot_Stage[1]" 4 136, 4 136 0, S_0x6270904f1a50;
 .timescale -9 -12;
P_0x62709036d340 .param/l "i" 1 4 136, +C4<01>;
S_0x6270904f3180 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x6270904f2ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x6270904e52b0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000100110>;
P_0x6270904e52f0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000001>;
v0x6270904f33a0_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x6270904f3440_0 .net "enable", 0 0, L_0x6270905900e0;  1 drivers
v0x6270904f34e0_0 .var "enable_next", 0 0;
v0x6270904f3580_0 .net "microRot_dir_in", 0 0, L_0x6270905902c0;  1 drivers
v0x6270904f3620_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x6270904f36c0_0 .net/s "x_in", 37 0, L_0x627090590180;  1 drivers
v0x6270904f3760_0 .var/s "x_out", 37 0;
v0x6270904f3800_0 .net/s "y_in", 37 0, L_0x627090590220;  1 drivers
v0x6270904f38a0_0 .var/s "y_out", 37 0;
S_0x6270904f3940 .scope generate, "Rot_Stage[2]" "Rot_Stage[2]" 4 136, 4 136 0, S_0x6270904f1a50;
 .timescale -9 -12;
P_0x62709028ed50 .param/l "i" 1 4 136, +C4<010>;
S_0x6270904f3ad0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x6270904f3940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x6270904f3c60 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000100110>;
P_0x6270904f3ca0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000010>;
v0x6270904f3e60_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x6270904f3f00_0 .net "enable", 0 0, L_0x6270905903b0;  1 drivers
v0x6270904f3fa0_0 .var "enable_next", 0 0;
v0x6270904f4040_0 .net "microRot_dir_in", 0 0, L_0x627090590680;  1 drivers
v0x6270904f40e0_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x6270904f4180_0 .net/s "x_in", 37 0, L_0x6270905904a0;  1 drivers
v0x6270904f4220_0 .var/s "x_out", 37 0;
v0x6270904f42c0_0 .net/s "y_in", 37 0, L_0x627090590590;  1 drivers
v0x6270904f4360_0 .var/s "y_out", 37 0;
S_0x6270904f4490 .scope generate, "Rot_Stage[3]" "Rot_Stage[3]" 4 136, 4 136 0, S_0x6270904f1a50;
 .timescale -9 -12;
P_0x627090390180 .param/l "i" 1 4 136, +C4<011>;
S_0x6270904f4620 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x6270904f4490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x6270904f47b0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000100110>;
P_0x6270904f47f0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000011>;
v0x6270904f49b0_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x6270904f4a50_0 .net "enable", 0 0, L_0x627090590770;  1 drivers
v0x6270904f4af0_0 .var "enable_next", 0 0;
v0x6270904f4b90_0 .net "microRot_dir_in", 0 0, L_0x627090590950;  1 drivers
v0x6270904f4c30_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x6270904f4cd0_0 .net/s "x_in", 37 0, L_0x627090590810;  1 drivers
v0x6270904f4d70_0 .var/s "x_out", 37 0;
v0x6270904f4e10_0 .net/s "y_in", 37 0, L_0x6270905908b0;  1 drivers
v0x6270904f4eb0_0 .var/s "y_out", 37 0;
S_0x6270904f4f50 .scope generate, "Rot_Stage[4]" "Rot_Stage[4]" 4 136, 4 136 0, S_0x6270904f1a50;
 .timescale -9 -12;
P_0x6270904f5150 .param/l "i" 1 4 136, +C4<0100>;
S_0x6270904f5230 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x6270904f4f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x6270904f5410 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000100110>;
P_0x6270904f5450 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000100>;
v0x6270904f5700_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x6270904f57c0_0 .net "enable", 0 0, L_0x627090590a60;  1 drivers
v0x6270904f5880_0 .var "enable_next", 0 0;
v0x6270904f5920_0 .net "microRot_dir_in", 0 0, L_0x627090590cd0;  1 drivers
v0x6270904f59e0_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x6270904f5ad0_0 .net/s "x_in", 37 0, L_0x627090590b00;  1 drivers
v0x6270904f5bb0_0 .var/s "x_out", 37 0;
v0x6270904f5c90_0 .net/s "y_in", 37 0, L_0x627090590ba0;  1 drivers
v0x6270904f5d70_0 .var/s "y_out", 37 0;
S_0x6270904f5f70 .scope generate, "Rot_Stage[5]" "Rot_Stage[5]" 4 136, 4 136 0, S_0x6270904f1a50;
 .timescale -9 -12;
P_0x6270904f6120 .param/l "i" 1 4 136, +C4<0101>;
S_0x6270904f6200 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x6270904f5f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x6270904f63e0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000100110>;
P_0x6270904f6420 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000101>;
v0x6270904f66d0_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x6270904f6790_0 .net "enable", 0 0, L_0x627090590e00;  1 drivers
v0x6270904f6850_0 .var "enable_next", 0 0;
v0x6270904f68f0_0 .net "microRot_dir_in", 0 0, L_0x627090591080;  1 drivers
v0x6270904f69b0_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x6270904f6aa0_0 .net/s "x_in", 37 0, L_0x627090590ea0;  1 drivers
v0x6270904f6b80_0 .var/s "x_out", 37 0;
v0x6270904f6c60_0 .net/s "y_in", 37 0, L_0x627090590fe0;  1 drivers
v0x6270904f6d40_0 .var/s "y_out", 37 0;
S_0x6270904f6f40 .scope generate, "Rot_Stage[6]" "Rot_Stage[6]" 4 136, 4 136 0, S_0x6270904f1a50;
 .timescale -9 -12;
P_0x6270904f70f0 .param/l "i" 1 4 136, +C4<0110>;
S_0x6270904f71d0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x6270904f6f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x6270904f73b0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000100110>;
P_0x6270904f73f0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000110>;
v0x6270904f76d0_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x6270904f7790_0 .net "enable", 0 0, L_0x627090590f40;  1 drivers
v0x6270904f7850_0 .var "enable_next", 0 0;
v0x6270904f7920_0 .net "microRot_dir_in", 0 0, L_0x627090591360;  1 drivers
v0x6270904f79e0_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x6270904f7be0_0 .net/s "x_in", 37 0, L_0x6270905911d0;  1 drivers
v0x6270904f7cc0_0 .var/s "x_out", 37 0;
v0x6270904f7da0_0 .net/s "y_in", 37 0, L_0x627090591120;  1 drivers
v0x6270904f7e80_0 .var/s "y_out", 37 0;
S_0x6270904f8080 .scope generate, "Rot_Stage[7]" "Rot_Stage[7]" 4 136, 4 136 0, S_0x6270904f1a50;
 .timescale -9 -12;
P_0x6270904f8230 .param/l "i" 1 4 136, +C4<0111>;
S_0x6270904f8310 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x6270904f8080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x6270904f7490 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000100110>;
P_0x6270904f74d0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000000111>;
v0x6270904f8780_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x6270904f8a50_0 .net "enable", 0 0, L_0x627090591270;  1 drivers
v0x6270904f8b10_0 .var "enable_next", 0 0;
v0x6270904f8be0_0 .net "microRot_dir_in", 0 0, L_0x6270905916e0;  1 drivers
v0x6270904f8ca0_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x6270904f8d90_0 .net/s "x_in", 37 0, L_0x627090591530;  1 drivers
v0x6270904f8e70_0 .var/s "x_out", 37 0;
v0x6270904f8f50_0 .net/s "y_in", 37 0, L_0x627090591430;  1 drivers
v0x6270904f9030_0 .var/s "y_out", 37 0;
S_0x6270904f9230 .scope generate, "Rot_Stage[8]" "Rot_Stage[8]" 4 136, 4 136 0, S_0x6270904f1a50;
 .timescale -9 -12;
P_0x6270904f5100 .param/l "i" 1 4 136, +C4<01000>;
S_0x6270904f9500 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x6270904f9230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x6270904f96e0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000100110>;
P_0x6270904f9720 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001000>;
v0x6270904f9a00_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x6270904f9ac0_0 .net "enable", 0 0, L_0x627090591600;  1 drivers
v0x6270904f9b80_0 .var "enable_next", 0 0;
v0x6270904f9c50_0 .net "microRot_dir_in", 0 0, L_0x627090591a70;  1 drivers
v0x6270904f9d10_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x6270904f9e00_0 .net/s "x_in", 37 0, L_0x6270905918a0;  1 drivers
v0x6270904f9ee0_0 .var/s "x_out", 37 0;
v0x6270904f9fc0_0 .net/s "y_in", 37 0, L_0x6270905917b0;  1 drivers
v0x6270904fa0a0_0 .var/s "y_out", 37 0;
S_0x6270904fa2a0 .scope generate, "Rot_Stage[9]" "Rot_Stage[9]" 4 136, 4 136 0, S_0x6270904f1a50;
 .timescale -9 -12;
P_0x6270904fa450 .param/l "i" 1 4 136, +C4<01001>;
S_0x6270904fa530 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x6270904fa2a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x6270904fa710 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000100110>;
P_0x6270904fa750 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001001>;
v0x6270904faa30_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x6270904faaf0_0 .net "enable", 0 0, L_0x627090591970;  1 drivers
v0x6270904fabb0_0 .var "enable_next", 0 0;
v0x6270904fac80_0 .net "microRot_dir_in", 0 0, L_0x627090591ee0;  1 drivers
v0x6270904fad40_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x6270904fae30_0 .net/s "x_in", 37 0, L_0x627090591c50;  1 drivers
v0x6270904faf10_0 .var/s "x_out", 37 0;
v0x6270904faff0_0 .net/s "y_in", 37 0, L_0x627090591e10;  1 drivers
v0x6270904fb090_0 .var/s "y_out", 37 0;
S_0x6270904fb1f0 .scope generate, "Rot_Stage[10]" "Rot_Stage[10]" 4 136, 4 136 0, S_0x6270904f1a50;
 .timescale -9 -12;
P_0x6270904fb3a0 .param/l "i" 1 4 136, +C4<01010>;
S_0x6270904fb480 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x6270904fb1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x6270904fb660 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000100110>;
P_0x6270904fb6a0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001010>;
v0x6270904fb980_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x6270904fba40_0 .net "enable", 0 0, L_0x627090591cf0;  1 drivers
v0x6270904fbb00_0 .var "enable_next", 0 0;
v0x6270904fbbd0_0 .net "microRot_dir_in", 0 0, L_0x6270905922c0;  1 drivers
v0x6270904fbc90_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x6270904fbd80_0 .net/s "x_in", 37 0, L_0x6270905920e0;  1 drivers
v0x6270904fbe60_0 .var/s "x_out", 37 0;
v0x6270904fbf40_0 .net/s "y_in", 37 0, L_0x627090591fb0;  1 drivers
v0x6270904fc020_0 .var/s "y_out", 37 0;
S_0x6270904fc220 .scope generate, "Rot_Stage[11]" "Rot_Stage[11]" 4 136, 4 136 0, S_0x6270904f1a50;
 .timescale -9 -12;
P_0x6270904fc3d0 .param/l "i" 1 4 136, +C4<01011>;
S_0x6270904fc4b0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x6270904fc220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x6270904fc690 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000100110>;
P_0x6270904fc6d0 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001011>;
v0x6270904fc9b0_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x6270904fca70_0 .net "enable", 0 0, L_0x627090592180;  1 drivers
v0x6270904fcb30_0 .var "enable_next", 0 0;
v0x6270904fcc00_0 .net "microRot_dir_in", 0 0, L_0x627090592710;  1 drivers
v0x6270904fccc0_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x6270904fcdb0_0 .net/s "x_in", 37 0, L_0x627090592220;  1 drivers
v0x6270904fce90_0 .var/s "x_out", 37 0;
v0x6270904fcf70_0 .net/s "y_in", 37 0, L_0x627090592640;  1 drivers
v0x6270904fd050_0 .var/s "y_out", 37 0;
S_0x6270904fd250 .scope generate, "Rot_Stage[12]" "Rot_Stage[12]" 4 136, 4 136 0, S_0x6270904f1a50;
 .timescale -9 -12;
P_0x6270904fd400 .param/l "i" 1 4 136, +C4<01100>;
S_0x6270904fd4e0 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x6270904fd250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x6270904fd6c0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000100110>;
P_0x6270904fd700 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001100>;
v0x6270904fd9e0_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x6270904fdaa0_0 .net "enable", 0 0, L_0x6270905924e0;  1 drivers
v0x6270904fdb60_0 .var "enable_next", 0 0;
v0x6270904fdc30_0 .net "microRot_dir_in", 0 0, L_0x6270905928b0;  1 drivers
v0x6270904fdcf0_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x6270904fdde0_0 .net/s "x_in", 37 0, L_0x627090592950;  1 drivers
v0x6270904fdec0_0 .var/s "x_out", 37 0;
v0x6270904fdfa0_0 .net/s "y_in", 37 0, L_0x6270905927e0;  1 drivers
v0x6270904fe080_0 .var/s "y_out", 37 0;
S_0x6270904fe280 .scope generate, "Rot_Stage[13]" "Rot_Stage[13]" 4 136, 4 136 0, S_0x6270904f1a50;
 .timescale -9 -12;
P_0x6270904fe430 .param/l "i" 1 4 136, +C4<01101>;
S_0x6270904fe510 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x6270904fe280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x6270904fe6f0 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000100110>;
P_0x6270904fe730 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001101>;
v0x6270904fea10_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x6270904fead0_0 .net "enable", 0 0, L_0x627090592b80;  1 drivers
v0x6270904feb90_0 .var "enable_next", 0 0;
v0x6270904fec60_0 .net "microRot_dir_in", 0 0, L_0x627090592f60;  1 drivers
v0x6270904fed20_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x6270904fee10_0 .net/s "x_in", 37 0, L_0x627090592c20;  1 drivers
v0x6270904feef0_0 .var/s "x_out", 37 0;
v0x6270904fefd0_0 .net/s "y_in", 37 0, L_0x627090592e90;  1 drivers
v0x6270904ff0b0_0 .var/s "y_out", 37 0;
S_0x6270904ff2b0 .scope generate, "Rot_Stage[14]" "Rot_Stage[14]" 4 136, 4 136 0, S_0x6270904f1a50;
 .timescale -9 -12;
P_0x6270904ff460 .param/l "i" 1 4 136, +C4<01110>;
S_0x6270904ff540 .scope module, "MicroRot_Stage" "rot_block" 4 140, 6 22 0, S_0x6270904ff2b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
P_0x6270904ff720 .param/l "CORDIC_WIDTH" 0 6 23, +C4<00000000000000000000000000100110>;
P_0x6270904ff760 .param/l "MICRO_ROT_STAGE" 0 6 24, +C4<00000000000000000000000000001110>;
v0x6270904ffa40_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x6270904ffb00_0 .net "enable", 0 0, L_0x6270905931e0;  1 drivers
v0x6270904ffbc0_0 .var "enable_next", 0 0;
v0x6270904ffc90_0 .net "microRot_dir_in", 0 0, L_0x627090593610;  1 drivers
v0x6270904ffd50_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x627090500050_0 .net/s "x_in", 37 0, L_0x6270905932b0;  1 drivers
v0x627090500130_0 .var/s "x_out", 37 0;
v0x627090500210_0 .net/s "y_in", 37 0, L_0x627090593540;  1 drivers
v0x6270905002f0_0 .var/s "y_out", 37 0;
S_0x6270905004f0 .scope module, "Rot_Stage_0" "rot_block_first_stage" 4 121, 7 22 0, S_0x6270904f1a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "enable_next";
    .port_info 9 /OUTPUT 1 "rot_active";
P_0x627090500680 .param/l "CORDIC_WIDTH" 0 7 23, +C4<00000000000000000000000000100110>;
v0x6270905008b0_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x627090500970_0 .net "enable", 0 0, L_0x62709059a060;  1 drivers
v0x627090500a30_0 .var "enable_next", 0 0;
v0x627090500b00_0 .net "microRot_dir_in", 0 0, L_0x62709059a420;  1 drivers
v0x627090500bc0_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x627090500cb0_0 .var "rot_active", 0 0;
v0x627090500d70_0 .net/s "x_in", 37 0, L_0x62709059a100;  1 drivers
v0x627090500e50_0 .var/s "x_out", 37 0;
v0x627090500f30_0 .net/s "y_in", 37 0, L_0x62709059a380;  1 drivers
v0x627090501010_0 .var/s "y_out", 37 0;
S_0x627090501230 .scope module, "Rot_Stage_Last" "rot_block_last_stage" 4 156, 8 22 0, S_0x6270904f1a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /INPUT 1 "microRot_dir_in";
    .port_info 6 /OUTPUT 38 "x_out";
    .port_info 7 /OUTPUT 38 "y_out";
    .port_info 8 /OUTPUT 1 "op_valid";
P_0x6270904f93e0 .param/l "CORDIC_WIDTH" 0 8 23, +C4<00000000000000000000000000100110>;
P_0x6270904f9420 .param/l "MICRO_ROT_STAGE" 0 8 24, +C4<00000000000000000000000000001111>;
v0x627090501650_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x627090501710_0 .net "enable", 0 0, L_0x62709059b400;  1 drivers
v0x6270905017d0_0 .net "microRot_dir_in", 0 0, L_0x62709059baa0;  1 drivers
v0x6270905018a0_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x627090501940_0 .var "op_valid", 0 0;
v0x627090501a50_0 .net/s "x_in", 37 0, L_0x62709059b6e0;  1 drivers
v0x627090501b30_0 .var/s "x_out", 37 0;
v0x627090501c10_0 .net/s "y_in", 37 0, L_0x62709059b7b0;  1 drivers
v0x627090501cf0_0 .var/s "y_out", 37 0;
S_0x627090501ef0 .scope module, "ip_up" "ip_upscale" 4 90, 9 21 0, S_0x6270904f1a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "x_in";
    .port_info 1 /INPUT 32 "y_in";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 38 "x_out";
    .port_info 4 /OUTPUT 38 "y_out";
P_0x627090502080 .param/l "CORDIC_WIDTH" 0 9 23, +C4<00000000000000000000000000100110>;
P_0x6270905020c0 .param/l "DATA_WIDTH" 0 9 22, +C4<00000000000000000000000000100000>;
L_0x7d24895b7cc0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x6270905022a0_0 .net/2u *"_ivl_0", 5 0, L_0x7d24895b7cc0;  1 drivers
L_0x7d24895b7d08 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x6270905023a0_0 .net/2u *"_ivl_4", 5 0, L_0x7d24895b7d08;  1 drivers
v0x627090502480_0 .net "enable", 0 0, v0x6270904ea730_0;  alias, 1 drivers
v0x6270905025a0_0 .net "x_in", 31 0, v0x6270904f2e10_0;  alias, 1 drivers
v0x627090502640_0 .net "x_out", 37 0, L_0x627090594010;  alias, 1 drivers
v0x627090502750_0 .net "y_in", 31 0, v0x6270904f2f50_0;  alias, 1 drivers
v0x627090502810_0 .net "y_out", 37 0, L_0x627090594100;  alias, 1 drivers
L_0x627090594010 .concat [ 6 32 0 0], L_0x7d24895b7cc0, v0x6270904f2e10_0;
L_0x627090594100 .concat [ 6 32 0 0], L_0x7d24895b7d08, v0x6270904f2f50_0;
S_0x6270905029a0 .scope module, "microRot_Gen" "micro_rot_gen" 4 104, 10 22 0, S_0x6270904f1a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable_in";
    .port_info 3 /INPUT 1 "angle_microRot_n";
    .port_info 4 /INPUT 16 "angle_in";
    .port_info 5 /INPUT 16 "micro_rot_in";
    .port_info 6 /OUTPUT 16 "micro_rot_out";
P_0x627090502160 .param/l "ANGLE_WIDTH" 0 10 23, +C4<00000000000000000000000000010000>;
P_0x6270905021a0 .param/l "CORDIC_STAGES" 0 10 24, +C4<00000000000000000000000000010000>;
v0x62709050ef30_0 .net *"_ivl_109", 0 0, L_0x6270905989d0;  1 drivers
v0x62709050f030_0 .net *"_ivl_114", 0 0, L_0x6270905993c0;  1 drivers
v0x62709050f110_0 .net *"_ivl_116", 0 0, L_0x627090599460;  1 drivers
v0x62709050f200_0 .net *"_ivl_117", 0 0, L_0x627090599df0;  1 drivers
v0x62709050f2e0 .array/s "angle_diff", 0 14, 15 0;
v0x62709050f5d0_0 .net/s "angle_in", 15 0, v0x6270904f26c0_0;  alias, 1 drivers
v0x62709050f690_0 .net "angle_microRot_n", 0 0, v0x6270904ea580_0;  alias, 1 drivers
v0x62709050f780_0 .var "angle_microRot_n_r", 14 0;
v0x62709050f840 .array "atan", 0 15, 15 0;
v0x62709050f900_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x62709050f9a0_0 .net "enable_in", 0 0, v0x6270904ea730_0;  alias, 1 drivers
v0x62709050fa40_0 .net "micro_rot", 15 0, L_0x627090598c60;  1 drivers
v0x62709050fb20_0 .net "micro_rot_in", 15 0, L_0x62709058a3b0;  alias, 1 drivers
v0x62709050fbe0_0 .net "micro_rot_out", 15 0, L_0x627090599540;  alias, 1 drivers
v0x62709050fca0_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
L_0x627090594fc0 .part v0x62709050f780_0, 0, 1;
L_0x6270905950c0 .part L_0x627090598c60, 1, 1;
L_0x6270905951c0 .part L_0x62709058a3b0, 1, 1;
L_0x627090595400 .part v0x62709050f780_0, 1, 1;
L_0x627090595520 .part L_0x627090598c60, 2, 1;
L_0x627090595610 .part L_0x62709058a3b0, 2, 1;
L_0x627090595840 .part v0x62709050f780_0, 2, 1;
L_0x6270905958e0 .part L_0x627090598c60, 3, 1;
L_0x6270905959d0 .part L_0x62709058a3b0, 3, 1;
L_0x627090595c00 .part v0x62709050f780_0, 3, 1;
L_0x627090595ca0 .part L_0x627090598c60, 4, 1;
L_0x627090595d40 .part L_0x62709058a3b0, 4, 1;
L_0x627090595ef0 .part v0x62709050f780_0, 4, 1;
L_0x627090595f90 .part L_0x627090598c60, 5, 1;
L_0x627090596030 .part L_0x62709058a3b0, 5, 1;
L_0x627090596290 .part v0x62709050f780_0, 5, 1;
L_0x6270905963c0 .part L_0x627090598c60, 6, 1;
L_0x627090596460 .part L_0x62709058a3b0, 6, 1;
L_0x627090596760 .part v0x62709050f780_0, 6, 1;
L_0x627090596800 .part L_0x627090598c60, 7, 1;
L_0x627090596500 .part L_0x62709058a3b0, 7, 1;
L_0x627090596b10 .part v0x62709050f780_0, 7, 1;
L_0x6270905968a0 .part L_0x627090598c60, 8, 1;
L_0x627090596c70 .part L_0x62709058a3b0, 8, 1;
L_0x627090596f00 .part v0x62709050f780_0, 8, 1;
L_0x627090596fa0 .part L_0x627090598c60, 9, 1;
L_0x627090596d10 .part L_0x62709058a3b0, 9, 1;
L_0x6270905972b0 .part v0x62709050f780_0, 9, 1;
L_0x627090597040 .part L_0x627090598c60, 10, 1;
L_0x627090597440 .part L_0x62709058a3b0, 10, 1;
L_0x627090597680 .part v0x62709050f780_0, 10, 1;
L_0x627090597720 .part L_0x627090598c60, 11, 1;
L_0x6270905974e0 .part L_0x62709058a3b0, 11, 1;
L_0x627090597a60 .part v0x62709050f780_0, 11, 1;
L_0x627090597c20 .part L_0x627090598c60, 12, 1;
L_0x627090597cc0 .part L_0x62709058a3b0, 12, 1;
L_0x627090597f30 .part v0x62709050f780_0, 12, 1;
L_0x627090597fd0 .part L_0x627090598c60, 13, 1;
L_0x627090597d60 .part L_0x62709058a3b0, 13, 1;
L_0x627090598500 .part v0x62709050f780_0, 13, 1;
L_0x627090598070 .part L_0x627090598c60, 14, 1;
L_0x627090598110 .part L_0x62709058a3b0, 14, 1;
L_0x627090598890 .part v0x62709050f780_0, 14, 1;
L_0x627090598930 .part L_0x627090598c60, 15, 1;
L_0x6270905985a0 .part L_0x62709058a3b0, 15, 1;
LS_0x627090598c60_0_0 .concat8 [ 1 1 1 1], L_0x6270905989d0, L_0x627090594240, L_0x6270905942e0, L_0x627090594380;
LS_0x627090598c60_0_4 .concat8 [ 1 1 1 1], L_0x627090594420, L_0x6270905944c0, L_0x6270905945c0, L_0x6270905946c0;
LS_0x627090598c60_0_8 .concat8 [ 1 1 1 1], L_0x6270905947c0, L_0x6270905948c0, L_0x6270905949c0, L_0x627090594ac0;
LS_0x627090598c60_0_12 .concat8 [ 1 1 1 1], L_0x627090594bc0, L_0x627090594cc0, L_0x627090594dc0, L_0x627090594ec0;
L_0x627090598c60 .concat8 [ 4 4 4 4], LS_0x627090598c60_0_0, LS_0x627090598c60_0_4, LS_0x627090598c60_0_8, LS_0x627090598c60_0_12;
L_0x6270905989d0 .part v0x6270904f26c0_0, 15, 1;
LS_0x627090599540_0_0 .concat8 [ 1 1 1 1], L_0x627090599df0, L_0x627090595290, L_0x6270905956b0, L_0x627090595a70;
LS_0x627090599540_0_4 .concat8 [ 1 1 1 1], L_0x627090595e50, L_0x6270905960d0, L_0x6270905965a0, L_0x627090596950;
LS_0x627090599540_0_8 .concat8 [ 1 1 1 1], L_0x627090596bb0, L_0x627090597120, L_0x627090597350, L_0x6270905978d0;
LS_0x627090599540_0_12 .concat8 [ 1 1 1 1], L_0x627090597b00, L_0x6270905983c0, L_0x627090598700, L_0x627090598640;
L_0x627090599540 .concat8 [ 4 4 4 4], LS_0x627090599540_0_0, LS_0x627090599540_0_4, LS_0x627090599540_0_8, LS_0x627090599540_0_12;
L_0x6270905993c0 .part L_0x627090598c60, 0, 1;
L_0x627090599460 .part L_0x62709058a3b0, 0, 1;
L_0x627090599df0 .functor MUXZ 1, L_0x627090599460, L_0x6270905993c0, v0x6270904ea580_0, C4<>;
S_0x627090502dd0 .scope generate, "genblk_CRM_angle_diff[1]" "genblk_CRM_angle_diff[1]" 10 82, 10 82 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x627090502ff0 .param/l "i" 1 10 82, +C4<01>;
S_0x6270905030d0 .scope generate, "genblk_CRM_angle_diff[2]" "genblk_CRM_angle_diff[2]" 10 82, 10 82 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x6270905032d0 .param/l "i" 1 10 82, +C4<010>;
S_0x627090503390 .scope generate, "genblk_CRM_angle_diff[3]" "genblk_CRM_angle_diff[3]" 10 82, 10 82 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x6270905035a0 .param/l "i" 1 10 82, +C4<011>;
S_0x627090503660 .scope generate, "genblk_CRM_angle_diff[4]" "genblk_CRM_angle_diff[4]" 10 82, 10 82 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x627090503840 .param/l "i" 1 10 82, +C4<0100>;
S_0x627090503920 .scope generate, "genblk_CRM_angle_diff[5]" "genblk_CRM_angle_diff[5]" 10 82, 10 82 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x627090503b50 .param/l "i" 1 10 82, +C4<0101>;
S_0x627090503c30 .scope generate, "genblk_CRM_angle_diff[6]" "genblk_CRM_angle_diff[6]" 10 82, 10 82 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x627090503e10 .param/l "i" 1 10 82, +C4<0110>;
S_0x627090503ef0 .scope generate, "genblk_CRM_angle_diff[7]" "genblk_CRM_angle_diff[7]" 10 82, 10 82 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x6270905040d0 .param/l "i" 1 10 82, +C4<0111>;
S_0x6270905041b0 .scope generate, "genblk_CRM_angle_diff[8]" "genblk_CRM_angle_diff[8]" 10 82, 10 82 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x627090504390 .param/l "i" 1 10 82, +C4<01000>;
S_0x627090504470 .scope generate, "genblk_CRM_angle_diff[9]" "genblk_CRM_angle_diff[9]" 10 82, 10 82 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x627090503b00 .param/l "i" 1 10 82, +C4<01001>;
S_0x6270905046e0 .scope generate, "genblk_CRM_angle_diff[10]" "genblk_CRM_angle_diff[10]" 10 82, 10 82 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x6270905048c0 .param/l "i" 1 10 82, +C4<01010>;
S_0x6270905049a0 .scope generate, "genblk_CRM_angle_diff[11]" "genblk_CRM_angle_diff[11]" 10 82, 10 82 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x627090504b80 .param/l "i" 1 10 82, +C4<01011>;
S_0x627090504c60 .scope generate, "genblk_CRM_angle_diff[12]" "genblk_CRM_angle_diff[12]" 10 82, 10 82 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x627090504e40 .param/l "i" 1 10 82, +C4<01100>;
S_0x627090504f20 .scope generate, "genblk_CRM_angle_diff[13]" "genblk_CRM_angle_diff[13]" 10 82, 10 82 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x627090505100 .param/l "i" 1 10 82, +C4<01101>;
S_0x6270905051e0 .scope generate, "genblk_CRM_angle_diff[14]" "genblk_CRM_angle_diff[14]" 10 82, 10 82 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x6270905053c0 .param/l "i" 1 10 82, +C4<01110>;
S_0x6270905054a0 .scope generate, "genblk_microRot_angle_direct[1]" "genblk_microRot_angle_direct[1]" 10 100, 10 100 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x627090505680 .param/l "i" 1 10 100, +C4<01>;
v0x627090505760_0 .net *"_ivl_2", 0 0, L_0x627090594240;  1 drivers
v0x62709050f2e0_0 .array/port v0x62709050f2e0, 0;
L_0x627090594240 .part v0x62709050f2e0_0, 15, 1;
S_0x627090505840 .scope generate, "genblk_microRot_angle_direct[2]" "genblk_microRot_angle_direct[2]" 10 100, 10 100 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x627090505a40 .param/l "i" 1 10 100, +C4<010>;
v0x627090505b20_0 .net *"_ivl_2", 0 0, L_0x6270905942e0;  1 drivers
v0x62709050f2e0_1 .array/port v0x62709050f2e0, 1;
L_0x6270905942e0 .part v0x62709050f2e0_1, 15, 1;
S_0x627090505c00 .scope generate, "genblk_microRot_angle_direct[3]" "genblk_microRot_angle_direct[3]" 10 100, 10 100 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x627090505e00 .param/l "i" 1 10 100, +C4<011>;
v0x627090505ee0_0 .net *"_ivl_2", 0 0, L_0x627090594380;  1 drivers
v0x62709050f2e0_2 .array/port v0x62709050f2e0, 2;
L_0x627090594380 .part v0x62709050f2e0_2, 15, 1;
S_0x627090505fc0 .scope generate, "genblk_microRot_angle_direct[4]" "genblk_microRot_angle_direct[4]" 10 100, 10 100 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x6270905061c0 .param/l "i" 1 10 100, +C4<0100>;
v0x6270905062a0_0 .net *"_ivl_2", 0 0, L_0x627090594420;  1 drivers
v0x62709050f2e0_3 .array/port v0x62709050f2e0, 3;
L_0x627090594420 .part v0x62709050f2e0_3, 15, 1;
S_0x627090506380 .scope generate, "genblk_microRot_angle_direct[5]" "genblk_microRot_angle_direct[5]" 10 100, 10 100 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x627090506580 .param/l "i" 1 10 100, +C4<0101>;
v0x627090506660_0 .net *"_ivl_2", 0 0, L_0x6270905944c0;  1 drivers
v0x62709050f2e0_4 .array/port v0x62709050f2e0, 4;
L_0x6270905944c0 .part v0x62709050f2e0_4, 15, 1;
S_0x627090506740 .scope generate, "genblk_microRot_angle_direct[6]" "genblk_microRot_angle_direct[6]" 10 100, 10 100 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x627090506940 .param/l "i" 1 10 100, +C4<0110>;
v0x627090506a20_0 .net *"_ivl_2", 0 0, L_0x6270905945c0;  1 drivers
v0x62709050f2e0_5 .array/port v0x62709050f2e0, 5;
L_0x6270905945c0 .part v0x62709050f2e0_5, 15, 1;
S_0x627090506b00 .scope generate, "genblk_microRot_angle_direct[7]" "genblk_microRot_angle_direct[7]" 10 100, 10 100 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x627090506d00 .param/l "i" 1 10 100, +C4<0111>;
v0x627090506de0_0 .net *"_ivl_2", 0 0, L_0x6270905946c0;  1 drivers
v0x62709050f2e0_6 .array/port v0x62709050f2e0, 6;
L_0x6270905946c0 .part v0x62709050f2e0_6, 15, 1;
S_0x627090506ec0 .scope generate, "genblk_microRot_angle_direct[8]" "genblk_microRot_angle_direct[8]" 10 100, 10 100 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x6270905070c0 .param/l "i" 1 10 100, +C4<01000>;
v0x6270905071a0_0 .net *"_ivl_2", 0 0, L_0x6270905947c0;  1 drivers
v0x62709050f2e0_7 .array/port v0x62709050f2e0, 7;
L_0x6270905947c0 .part v0x62709050f2e0_7, 15, 1;
S_0x627090507280 .scope generate, "genblk_microRot_angle_direct[9]" "genblk_microRot_angle_direct[9]" 10 100, 10 100 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x627090507480 .param/l "i" 1 10 100, +C4<01001>;
v0x627090507560_0 .net *"_ivl_2", 0 0, L_0x6270905948c0;  1 drivers
v0x62709050f2e0_8 .array/port v0x62709050f2e0, 8;
L_0x6270905948c0 .part v0x62709050f2e0_8, 15, 1;
S_0x627090507640 .scope generate, "genblk_microRot_angle_direct[10]" "genblk_microRot_angle_direct[10]" 10 100, 10 100 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x627090507840 .param/l "i" 1 10 100, +C4<01010>;
v0x627090507920_0 .net *"_ivl_2", 0 0, L_0x6270905949c0;  1 drivers
v0x62709050f2e0_9 .array/port v0x62709050f2e0, 9;
L_0x6270905949c0 .part v0x62709050f2e0_9, 15, 1;
S_0x627090507a00 .scope generate, "genblk_microRot_angle_direct[11]" "genblk_microRot_angle_direct[11]" 10 100, 10 100 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x627090507c00 .param/l "i" 1 10 100, +C4<01011>;
v0x627090507ce0_0 .net *"_ivl_2", 0 0, L_0x627090594ac0;  1 drivers
v0x62709050f2e0_10 .array/port v0x62709050f2e0, 10;
L_0x627090594ac0 .part v0x62709050f2e0_10, 15, 1;
S_0x627090507dc0 .scope generate, "genblk_microRot_angle_direct[12]" "genblk_microRot_angle_direct[12]" 10 100, 10 100 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x627090507fc0 .param/l "i" 1 10 100, +C4<01100>;
v0x6270905080a0_0 .net *"_ivl_2", 0 0, L_0x627090594bc0;  1 drivers
v0x62709050f2e0_11 .array/port v0x62709050f2e0, 11;
L_0x627090594bc0 .part v0x62709050f2e0_11, 15, 1;
S_0x627090508180 .scope generate, "genblk_microRot_angle_direct[13]" "genblk_microRot_angle_direct[13]" 10 100, 10 100 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x627090508380 .param/l "i" 1 10 100, +C4<01101>;
v0x627090508460_0 .net *"_ivl_2", 0 0, L_0x627090594cc0;  1 drivers
v0x62709050f2e0_12 .array/port v0x62709050f2e0, 12;
L_0x627090594cc0 .part v0x62709050f2e0_12, 15, 1;
S_0x627090508540 .scope generate, "genblk_microRot_angle_direct[14]" "genblk_microRot_angle_direct[14]" 10 100, 10 100 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x627090508740 .param/l "i" 1 10 100, +C4<01110>;
v0x627090508820_0 .net *"_ivl_2", 0 0, L_0x627090594dc0;  1 drivers
v0x62709050f2e0_13 .array/port v0x62709050f2e0, 13;
L_0x627090594dc0 .part v0x62709050f2e0_13, 15, 1;
S_0x627090508900 .scope generate, "genblk_microRot_angle_direct[15]" "genblk_microRot_angle_direct[15]" 10 100, 10 100 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x627090508b00 .param/l "i" 1 10 100, +C4<01111>;
v0x627090508be0_0 .net *"_ivl_2", 0 0, L_0x627090594ec0;  1 drivers
v0x62709050f2e0_14 .array/port v0x62709050f2e0, 14;
L_0x627090594ec0 .part v0x62709050f2e0_14, 15, 1;
S_0x627090508cc0 .scope generate, "genblk_microRot_out[1]" "genblk_microRot_out[1]" 10 108, 10 108 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x627090508ec0 .param/l "i" 1 10 108, +C4<01>;
v0x627090508fa0_0 .net *"_ivl_0", 0 0, L_0x627090594fc0;  1 drivers
v0x627090509080_0 .net *"_ivl_1", 0 0, L_0x6270905950c0;  1 drivers
v0x627090509160_0 .net *"_ivl_2", 0 0, L_0x6270905951c0;  1 drivers
v0x627090509220_0 .net *"_ivl_3", 0 0, L_0x627090595290;  1 drivers
L_0x627090595290 .functor MUXZ 1, L_0x6270905951c0, L_0x6270905950c0, L_0x627090594fc0, C4<>;
S_0x627090509300 .scope generate, "genblk_microRot_out[2]" "genblk_microRot_out[2]" 10 108, 10 108 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x627090509500 .param/l "i" 1 10 108, +C4<010>;
v0x6270905095e0_0 .net *"_ivl_0", 0 0, L_0x627090595400;  1 drivers
v0x6270905096c0_0 .net *"_ivl_1", 0 0, L_0x627090595520;  1 drivers
v0x6270905097a0_0 .net *"_ivl_2", 0 0, L_0x627090595610;  1 drivers
v0x627090509890_0 .net *"_ivl_3", 0 0, L_0x6270905956b0;  1 drivers
L_0x6270905956b0 .functor MUXZ 1, L_0x627090595610, L_0x627090595520, L_0x627090595400, C4<>;
S_0x627090509970 .scope generate, "genblk_microRot_out[3]" "genblk_microRot_out[3]" 10 108, 10 108 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x627090509b70 .param/l "i" 1 10 108, +C4<011>;
v0x627090509c50_0 .net *"_ivl_0", 0 0, L_0x627090595840;  1 drivers
v0x627090509d30_0 .net *"_ivl_1", 0 0, L_0x6270905958e0;  1 drivers
v0x627090509e10_0 .net *"_ivl_2", 0 0, L_0x6270905959d0;  1 drivers
v0x627090509f00_0 .net *"_ivl_3", 0 0, L_0x627090595a70;  1 drivers
L_0x627090595a70 .functor MUXZ 1, L_0x6270905959d0, L_0x6270905958e0, L_0x627090595840, C4<>;
S_0x627090509fe0 .scope generate, "genblk_microRot_out[4]" "genblk_microRot_out[4]" 10 108, 10 108 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x62709050a3f0 .param/l "i" 1 10 108, +C4<0100>;
v0x62709050a4d0_0 .net *"_ivl_0", 0 0, L_0x627090595c00;  1 drivers
v0x62709050a5b0_0 .net *"_ivl_1", 0 0, L_0x627090595ca0;  1 drivers
v0x62709050a690_0 .net *"_ivl_2", 0 0, L_0x627090595d40;  1 drivers
v0x62709050a780_0 .net *"_ivl_3", 0 0, L_0x627090595e50;  1 drivers
L_0x627090595e50 .functor MUXZ 1, L_0x627090595d40, L_0x627090595ca0, L_0x627090595c00, C4<>;
S_0x62709050a860 .scope generate, "genblk_microRot_out[5]" "genblk_microRot_out[5]" 10 108, 10 108 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x62709050aa60 .param/l "i" 1 10 108, +C4<0101>;
v0x62709050ab40_0 .net *"_ivl_0", 0 0, L_0x627090595ef0;  1 drivers
v0x62709050ac20_0 .net *"_ivl_1", 0 0, L_0x627090595f90;  1 drivers
v0x62709050ad00_0 .net *"_ivl_2", 0 0, L_0x627090596030;  1 drivers
v0x62709050adf0_0 .net *"_ivl_3", 0 0, L_0x6270905960d0;  1 drivers
L_0x6270905960d0 .functor MUXZ 1, L_0x627090596030, L_0x627090595f90, L_0x627090595ef0, C4<>;
S_0x62709050aed0 .scope generate, "genblk_microRot_out[6]" "genblk_microRot_out[6]" 10 108, 10 108 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x62709050b0d0 .param/l "i" 1 10 108, +C4<0110>;
v0x62709050b1b0_0 .net *"_ivl_0", 0 0, L_0x627090596290;  1 drivers
v0x62709050b290_0 .net *"_ivl_1", 0 0, L_0x6270905963c0;  1 drivers
v0x62709050b370_0 .net *"_ivl_2", 0 0, L_0x627090596460;  1 drivers
v0x62709050b460_0 .net *"_ivl_3", 0 0, L_0x6270905965a0;  1 drivers
L_0x6270905965a0 .functor MUXZ 1, L_0x627090596460, L_0x6270905963c0, L_0x627090596290, C4<>;
S_0x62709050b540 .scope generate, "genblk_microRot_out[7]" "genblk_microRot_out[7]" 10 108, 10 108 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x62709050b740 .param/l "i" 1 10 108, +C4<0111>;
v0x62709050b820_0 .net *"_ivl_0", 0 0, L_0x627090596760;  1 drivers
v0x62709050b900_0 .net *"_ivl_1", 0 0, L_0x627090596800;  1 drivers
v0x62709050b9e0_0 .net *"_ivl_2", 0 0, L_0x627090596500;  1 drivers
v0x62709050bad0_0 .net *"_ivl_3", 0 0, L_0x627090596950;  1 drivers
L_0x627090596950 .functor MUXZ 1, L_0x627090596500, L_0x627090596800, L_0x627090596760, C4<>;
S_0x62709050bbb0 .scope generate, "genblk_microRot_out[8]" "genblk_microRot_out[8]" 10 108, 10 108 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x62709050bdb0 .param/l "i" 1 10 108, +C4<01000>;
v0x62709050be90_0 .net *"_ivl_0", 0 0, L_0x627090596b10;  1 drivers
v0x62709050bf70_0 .net *"_ivl_1", 0 0, L_0x6270905968a0;  1 drivers
v0x62709050c050_0 .net *"_ivl_2", 0 0, L_0x627090596c70;  1 drivers
v0x62709050c140_0 .net *"_ivl_3", 0 0, L_0x627090596bb0;  1 drivers
L_0x627090596bb0 .functor MUXZ 1, L_0x627090596c70, L_0x6270905968a0, L_0x627090596b10, C4<>;
S_0x62709050c220 .scope generate, "genblk_microRot_out[9]" "genblk_microRot_out[9]" 10 108, 10 108 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x62709050c420 .param/l "i" 1 10 108, +C4<01001>;
v0x62709050c500_0 .net *"_ivl_0", 0 0, L_0x627090596f00;  1 drivers
v0x62709050c5e0_0 .net *"_ivl_1", 0 0, L_0x627090596fa0;  1 drivers
v0x62709050c6c0_0 .net *"_ivl_2", 0 0, L_0x627090596d10;  1 drivers
v0x62709050c7b0_0 .net *"_ivl_3", 0 0, L_0x627090597120;  1 drivers
L_0x627090597120 .functor MUXZ 1, L_0x627090596d10, L_0x627090596fa0, L_0x627090596f00, C4<>;
S_0x62709050c890 .scope generate, "genblk_microRot_out[10]" "genblk_microRot_out[10]" 10 108, 10 108 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x62709050ca90 .param/l "i" 1 10 108, +C4<01010>;
v0x62709050cb70_0 .net *"_ivl_0", 0 0, L_0x6270905972b0;  1 drivers
v0x62709050cc50_0 .net *"_ivl_1", 0 0, L_0x627090597040;  1 drivers
v0x62709050cd30_0 .net *"_ivl_2", 0 0, L_0x627090597440;  1 drivers
v0x62709050ce20_0 .net *"_ivl_3", 0 0, L_0x627090597350;  1 drivers
L_0x627090597350 .functor MUXZ 1, L_0x627090597440, L_0x627090597040, L_0x6270905972b0, C4<>;
S_0x62709050cf00 .scope generate, "genblk_microRot_out[11]" "genblk_microRot_out[11]" 10 108, 10 108 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x62709050d100 .param/l "i" 1 10 108, +C4<01011>;
v0x62709050d1e0_0 .net *"_ivl_0", 0 0, L_0x627090597680;  1 drivers
v0x62709050d2c0_0 .net *"_ivl_1", 0 0, L_0x627090597720;  1 drivers
v0x62709050d3a0_0 .net *"_ivl_2", 0 0, L_0x6270905974e0;  1 drivers
v0x62709050d490_0 .net *"_ivl_3", 0 0, L_0x6270905978d0;  1 drivers
L_0x6270905978d0 .functor MUXZ 1, L_0x6270905974e0, L_0x627090597720, L_0x627090597680, C4<>;
S_0x62709050d570 .scope generate, "genblk_microRot_out[12]" "genblk_microRot_out[12]" 10 108, 10 108 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x62709050d770 .param/l "i" 1 10 108, +C4<01100>;
v0x62709050d850_0 .net *"_ivl_0", 0 0, L_0x627090597a60;  1 drivers
v0x62709050d930_0 .net *"_ivl_1", 0 0, L_0x627090597c20;  1 drivers
v0x62709050da10_0 .net *"_ivl_2", 0 0, L_0x627090597cc0;  1 drivers
v0x62709050db00_0 .net *"_ivl_3", 0 0, L_0x627090597b00;  1 drivers
L_0x627090597b00 .functor MUXZ 1, L_0x627090597cc0, L_0x627090597c20, L_0x627090597a60, C4<>;
S_0x62709050dbe0 .scope generate, "genblk_microRot_out[13]" "genblk_microRot_out[13]" 10 108, 10 108 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x62709050dde0 .param/l "i" 1 10 108, +C4<01101>;
v0x62709050dec0_0 .net *"_ivl_0", 0 0, L_0x627090597f30;  1 drivers
v0x62709050dfa0_0 .net *"_ivl_1", 0 0, L_0x627090597fd0;  1 drivers
v0x62709050e080_0 .net *"_ivl_2", 0 0, L_0x627090597d60;  1 drivers
v0x62709050e170_0 .net *"_ivl_3", 0 0, L_0x6270905983c0;  1 drivers
L_0x6270905983c0 .functor MUXZ 1, L_0x627090597d60, L_0x627090597fd0, L_0x627090597f30, C4<>;
S_0x62709050e250 .scope generate, "genblk_microRot_out[14]" "genblk_microRot_out[14]" 10 108, 10 108 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x62709050e450 .param/l "i" 1 10 108, +C4<01110>;
v0x62709050e530_0 .net *"_ivl_0", 0 0, L_0x627090598500;  1 drivers
v0x62709050e610_0 .net *"_ivl_1", 0 0, L_0x627090598070;  1 drivers
v0x62709050e6f0_0 .net *"_ivl_2", 0 0, L_0x627090598110;  1 drivers
v0x62709050e7e0_0 .net *"_ivl_3", 0 0, L_0x627090598700;  1 drivers
L_0x627090598700 .functor MUXZ 1, L_0x627090598110, L_0x627090598070, L_0x627090598500, C4<>;
S_0x62709050e8c0 .scope generate, "genblk_microRot_out[15]" "genblk_microRot_out[15]" 10 108, 10 108 0, S_0x6270905029a0;
 .timescale -9 -12;
P_0x62709050eac0 .param/l "i" 1 10 108, +C4<01111>;
v0x62709050eba0_0 .net *"_ivl_0", 0 0, L_0x627090598890;  1 drivers
v0x62709050ec80_0 .net *"_ivl_1", 0 0, L_0x627090598930;  1 drivers
v0x62709050ed60_0 .net *"_ivl_2", 0 0, L_0x6270905985a0;  1 drivers
v0x62709050ee50_0 .net *"_ivl_3", 0 0, L_0x627090598640;  1 drivers
L_0x627090598640 .functor MUXZ 1, L_0x6270905985a0, L_0x627090598930, L_0x627090598890, C4<>;
S_0x62709050fe60 .scope module, "op_down" "op_downscale" 4 181, 11 21 0, S_0x6270904f1a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 38 "x_in";
    .port_info 3 /INPUT 38 "y_in";
    .port_info 4 /INPUT 1 "enable";
    .port_info 5 /OUTPUT 32 "x_out";
    .port_info 6 /OUTPUT 32 "y_out";
    .port_info 7 /OUTPUT 1 "op_vld";
P_0x62709050fff0 .param/l "CORDIC_WIDTH" 0 11 22, +C4<00000000000000000000000000100110>;
P_0x627090510030 .param/l "DATA_WIDTH" 0 11 23, +C4<00000000000000000000000000100000>;
v0x627090510330_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x6270905103f0_0 .net "enable", 0 0, v0x627090501940_0;  alias, 1 drivers
v0x6270905104e0_0 .var "enable_r", 0 0;
v0x6270905105b0_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x627090510650_0 .net "op_vld", 0 0, v0x6270905104e0_0;  alias, 1 drivers
v0x627090510740_0 .var/s "x_downscaled", 31 0;
v0x627090510800_0 .net "x_in", 37 0, v0x627090511260_0;  alias, 1 drivers
v0x6270905108e0_0 .net "x_out", 31 0, v0x627090510740_0;  alias, 1 drivers
v0x6270905109c0_0 .var/s "y_downscaled", 31 0;
v0x627090510aa0_0 .net "y_in", 37 0, v0x627090511430_0;  alias, 1 drivers
v0x627090510b80_0 .net "y_out", 31 0, v0x6270905109c0_0;  alias, 1 drivers
S_0x627090510d60 .scope module, "scaling" "output_scale" 4 170, 12 21 0, S_0x6270904f1a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 38 "x_in";
    .port_info 1 /INPUT 38 "y_in";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /OUTPUT 38 "x_out";
    .port_info 4 /OUTPUT 38 "y_out";
P_0x627090510ef0 .param/l "CORDIC_WIDTH" 0 12 22, +C4<00000000000000000000000000100110>;
v0x627090511090_0 .net "en", 0 0, v0x627090501940_0;  alias, 1 drivers
v0x6270905111a0_0 .net/s "x_in", 37 0, v0x627090501b30_0;  alias, 1 drivers
v0x627090511260_0 .var/s "x_out", 37 0;
v0x627090511360_0 .net/s "y_in", 37 0, v0x627090501cf0_0;  alias, 1 drivers
v0x627090511430_0 .var/s "y_out", 37 0;
E_0x627090502ce0 .event anyedge, v0x627090501940_0, v0x627090501b30_0, v0x627090501cf0_0;
S_0x6270905135e0 .scope module, "CORDIC_Vectoring_Mode" "CORDIC_Vectoring_top1" 3 119, 13 21 0, S_0x6270904f1580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "vec_en";
    .port_info 3 /INPUT 32 "x_vec_in";
    .port_info 4 /INPUT 32 "y_vec_in";
    .port_info 5 /INPUT 1 "angle_calc_enable_in";
    .port_info 6 /OUTPUT 32 "x_vec_out";
    .port_info 7 /OUTPUT 1 "output_valid_o";
    .port_info 8 /OUTPUT 16 "micro_angle_o";
    .port_info 9 /OUTPUT 2 "quad_out";
    .port_info 10 /OUTPUT 1 "vec_microRot_out_start";
    .port_info 11 /OUTPUT 16 "angle_out";
P_0x6270904ea620 .param/l "ANGLE_WIDTH" 0 13 25, +C4<00000000000000000000000000010000>;
P_0x6270904ea660 .param/l "CORDIC_STAGES" 0 13 24, +C4<00000000000000000000000000010000>;
P_0x6270904ea6a0 .param/l "CORDIC_WIDTH" 0 13 23, +C4<00000000000000000000000000100110>;
P_0x6270904ea6e0 .param/l "DATA_WIDTH" 0 13 22, +C4<00000000000000000000000000100000>;
L_0x62709059fe50 .functor BUFZ 1, v0x6270904eab90_0, C4<0>, C4<0>, C4<0>;
L_0x6270902043e0 .functor BUFZ 38, L_0x62709059fd60, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>;
L_0x62708fea1dd0 .functor BUFZ 38, L_0x6270905a00d0, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>;
L_0x6270905a3330 .functor BUFZ 32, v0x62709052c210_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6270905a3470 .functor BUFZ 1, v0x62709052bfb0_0, C4<0>, C4<0>, C4<0>;
v0x62709052cbd0_0 .net *"_ivl_161", 0 0, L_0x62709059fe50;  1 drivers
v0x62709052ccb0_0 .net *"_ivl_165", 37 0, L_0x6270902043e0;  1 drivers
v0x62709052cd90_0 .net *"_ivl_169", 37 0, L_0x62708fea1dd0;  1 drivers
v0x62709052ce80_0 .net *"_ivl_197", 14 0, L_0x6270905a1db0;  1 drivers
v0x62709052cf60_0 .net *"_ivl_198", 15 0, L_0x6270905a1e50;  1 drivers
L_0x7d24895b7de0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x62709052d090_0 .net/2u *"_ivl_200", 15 0, L_0x7d24895b7de0;  1 drivers
v0x62709052d170_0 .net *"_ivl_205", 0 0, L_0x6270905a2320;  1 drivers
v0x62709052d250_0 .net *"_ivl_206", 1 0, L_0x6270905a25a0;  1 drivers
L_0x7d24895b7e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x62709052d330_0 .net *"_ivl_209", 0 0, L_0x7d24895b7e28;  1 drivers
L_0x7d24895b7e70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62709052d410_0 .net/2u *"_ivl_210", 1 0, L_0x7d24895b7e70;  1 drivers
v0x62709052d4f0_0 .net *"_ivl_212", 1 0, L_0x6270905a26e0;  1 drivers
v0x62709052d5d0_0 .net "angle_calc_enable", 15 0, L_0x6270905a21a0;  1 drivers
v0x62709052d690_0 .net "angle_calc_enable_in", 0 0, v0x6270904eaaf0_0;  alias, 1 drivers
v0x62709052d760_0 .net "angle_calc_quad_vld", 0 0, L_0x6270905a2a10;  1 drivers
v0x62709052d830_0 .net/s "angle_out", 15 0, v0x62709052a080_0;  alias, 1 drivers
v0x62709052d8d0_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x62709052d970_0 .net "downscale_vld", 0 0, v0x62709052bfb0_0;  1 drivers
v0x62709052db50_0 .net "micro_angle_o", 15 0, L_0x6270905a19d0;  alias, 1 drivers
v0x62709052dbf0_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x62709052dc90_0 .net "output_valid_o", 0 0, L_0x6270905a3470;  alias, 1 drivers
v0x62709052dd30_0 .net "quad_out", 1 0, L_0x62709059fec0;  alias, 1 drivers
v0x62709052ddd0_0 .net "vec_en", 0 0, v0x6270904eab90_0;  alias, 1 drivers
v0x62709052de70_0 .net "vec_microRot_out_start", 0 0, v0x627090525040_0;  alias, 1 drivers
v0x62709052df10_0 .net "vec_op_vld", 0 0, v0x627090525f90_0;  1 drivers
v0x62709052dfb0_0 .net "vect_stage_enable", 15 0, L_0x6270905a1130;  1 drivers
v0x62709052e070_0 .net "vect_stage_xin", 607 0, L_0x6270905a0030;  1 drivers
v0x62709052e150_0 .net "vect_stage_yin", 607 0, L_0x6270905a02b0;  1 drivers
v0x62709052e230_0 .net "x_abs", 31 0, v0x6270905269d0_0;  1 drivers
v0x62709052e2f0_0 .net/s "x_downscale", 31 0, v0x62709052c210_0;  1 drivers
v0x62709052e3b0_0 .net/s "x_last_stage_out", 37 0, L_0x6270905a15d0;  1 drivers
v0x62709052e4a0_0 .net/s "x_scaled_o", 37 0, v0x62709052c9d0_0;  1 drivers
v0x62709052e5b0_0 .net "x_upscaled", 37 0, L_0x62709059fd60;  1 drivers
v0x62709052e670_0 .net/s "x_vec_in", 31 0, v0x6270904eac30_0;  alias, 1 drivers
v0x62709052e760_0 .net/s "x_vec_out", 31 0, L_0x6270905a3330;  alias, 1 drivers
v0x62709052e820_0 .net "y_abs", 31 0, v0x627090526b90_0;  1 drivers
v0x62709052e8e0_0 .net "y_upscaled", 37 0, L_0x6270905a00d0;  1 drivers
v0x62709052e9a0_0 .net/s "y_vec_in", 31 0, v0x6270904eacd0_0;  alias, 1 drivers
L_0x62709059c0a0 .part L_0x6270905a1130, 1, 1;
L_0x62709059c1a0 .part L_0x6270905a0030, 38, 38;
L_0x62709059c2a0 .part L_0x6270905a02b0, 38, 38;
L_0x62709059c540 .part L_0x6270905a1130, 2, 1;
L_0x62709059c690 .part L_0x6270905a0030, 76, 38;
L_0x62709059c780 .part L_0x6270905a02b0, 76, 38;
L_0x62709059c9b0 .part L_0x6270905a1130, 3, 1;
L_0x62709059ca80 .part L_0x6270905a0030, 114, 38;
L_0x62709059cba0 .part L_0x6270905a02b0, 114, 38;
L_0x62709059ce10 .part L_0x6270905a1130, 4, 1;
L_0x62709059cee0 .part L_0x6270905a0030, 152, 38;
L_0x62709059cfb0 .part L_0x6270905a02b0, 152, 38;
L_0x62709059d320 .part L_0x6270905a1130, 5, 1;
L_0x62709059d3f0 .part L_0x6270905a0030, 190, 38;
L_0x62709059d4c0 .part L_0x6270905a02b0, 190, 38;
L_0x62709059d6c0 .part L_0x6270905a1130, 6, 1;
L_0x62709059d820 .part L_0x6270905a0030, 228, 38;
L_0x62709059d8f0 .part L_0x6270905a02b0, 228, 38;
L_0x62709059dc00 .part L_0x6270905a1130, 7, 1;
L_0x62709059dcd0 .part L_0x6270905a0030, 266, 38;
L_0x62709059d9c0 .part L_0x6270905a02b0, 266, 38;
L_0x62709059e020 .part L_0x6270905a1130, 8, 1;
L_0x62709059dda0 .part L_0x6270905a0030, 304, 38;
L_0x62709059e1e0 .part L_0x6270905a02b0, 304, 38;
L_0x62709059e480 .part L_0x6270905a1130, 9, 1;
L_0x62709059e550 .part L_0x6270905a0030, 342, 38;
L_0x62709059e2b0 .part L_0x6270905a02b0, 342, 38;
L_0x62709059e8a0 .part L_0x6270905a1130, 10, 1;
L_0x62709059e620 .part L_0x6270905a0030, 380, 38;
L_0x62709059ea60 .part L_0x6270905a02b0, 380, 38;
L_0x62709059ed00 .part L_0x6270905a1130, 11, 1;
L_0x62709059edd0 .part L_0x6270905a0030, 418, 38;
L_0x62709059eb30 .part L_0x6270905a02b0, 418, 38;
L_0x62709059f120 .part L_0x6270905a1130, 12, 1;
L_0x62709059f310 .part L_0x6270905a0030, 456, 38;
L_0x62709059f3e0 .part L_0x6270905a02b0, 456, 38;
L_0x62709059f680 .part L_0x6270905a1130, 13, 1;
L_0x62709059f750 .part L_0x6270905a0030, 494, 38;
L_0x62709059f4b0 .part L_0x6270905a02b0, 494, 38;
L_0x62709059faa0 .part L_0x6270905a1130, 14, 1;
L_0x62709059f820 .part L_0x6270905a0030, 532, 38;
L_0x62709059fcc0 .part L_0x6270905a02b0, 532, 38;
L_0x62709050f410 .part v0x6270904eac30_0, 31, 1;
L_0x62709050f4b0 .part v0x6270904eacd0_0, 31, 1;
L_0x6270905a0170 .part L_0x6270905a1130, 0, 1;
L_0x6270905a0210 .part L_0x6270905a0030, 0, 38;
L_0x62709059ff60 .part L_0x6270905a02b0, 0, 38;
LS_0x6270905a0030_0_0 .concat8 [ 38 38 38 38], L_0x6270902043e0, v0x6270905252f0_0, v0x627090515220_0, v0x627090516420_0;
LS_0x6270905a0030_0_4 .concat8 [ 38 38 38 38], v0x627090517a20_0, v0x627090518c30_0, v0x627090519e20_0, v0x62709051b010_0;
LS_0x6270905a0030_0_8 .concat8 [ 38 38 38 38], v0x62709051c200_0, v0x62709051d430_0, v0x62709051e620_0, v0x62709051fc20_0;
LS_0x6270905a0030_0_12 .concat8 [ 38 38 38 38], v0x627090520e10_0, v0x627090522000_0, v0x6270905231f0_0, v0x6270905243e0_0;
L_0x6270905a0030 .concat8 [ 152 152 152 152], LS_0x6270905a0030_0_0, LS_0x6270905a0030_0_4, LS_0x6270905a0030_0_8, LS_0x6270905a0030_0_12;
LS_0x6270905a02b0_0_0 .concat8 [ 38 38 38 38], L_0x62708fea1dd0, v0x627090525590_0, v0x6270905154c0_0, v0x6270905166c0_0;
LS_0x6270905a02b0_0_4 .concat8 [ 38 38 38 38], v0x627090517cc0_0, v0x627090518ed0_0, v0x62709051a0c0_0, v0x62709051b2b0_0;
LS_0x6270905a02b0_0_8 .concat8 [ 38 38 38 38], v0x62709051c4a0_0, v0x62709051d6d0_0, v0x62709051e8c0_0, v0x62709051fec0_0;
LS_0x6270905a02b0_0_12 .concat8 [ 38 38 38 38], v0x6270905210b0_0, v0x6270905222a0_0, v0x627090523490_0, v0x627090524680_0;
L_0x6270905a02b0 .concat8 [ 152 152 152 152], LS_0x6270905a02b0_0_0, LS_0x6270905a02b0_0_4, LS_0x6270905a02b0_0_8, LS_0x6270905a02b0_0_12;
LS_0x6270905a1130_0_0 .concat8 [ 1 1 1 1], L_0x62709059fe50, v0x627090524dc0_0, v0x627090514de0_0, v0x627090515fe0_0;
LS_0x6270905a1130_0_4 .concat8 [ 1 1 1 1], v0x6270905175e0_0, v0x6270905187f0_0, v0x6270905199e0_0, v0x62709051abd0_0;
LS_0x6270905a1130_0_8 .concat8 [ 1 1 1 1], v0x62709051bdc0_0, v0x62709051cff0_0, v0x62709051e1e0_0, v0x62709051f3d0_0;
LS_0x6270905a1130_0_12 .concat8 [ 1 1 1 1], v0x6270905209d0_0, v0x627090521bc0_0, v0x627090522db0_0, v0x627090523fa0_0;
L_0x6270905a1130 .concat8 [ 4 4 4 4], LS_0x6270905a1130_0_0, LS_0x6270905a1130_0_4, LS_0x6270905a1130_0_8, LS_0x6270905a1130_0_12;
L_0x6270905a1640 .part L_0x6270905a1130, 15, 1;
L_0x6270905a16e0 .part L_0x6270905a0030, 570, 38;
L_0x6270905a1930 .part L_0x6270905a02b0, 570, 38;
LS_0x6270905a19d0_0_0 .concat8 [ 1 1 1 1], v0x627090524e90_0, v0x627090514eb0_0, v0x6270905160b0_0, v0x6270905176b0_0;
LS_0x6270905a19d0_0_4 .concat8 [ 1 1 1 1], v0x6270905188c0_0, v0x627090519ab0_0, v0x62709051aca0_0, v0x62709051be90_0;
LS_0x6270905a19d0_0_8 .concat8 [ 1 1 1 1], v0x62709051d0c0_0, v0x62709051e2b0_0, v0x62709051f4a0_0, v0x627090520aa0_0;
LS_0x6270905a19d0_0_12 .concat8 [ 1 1 1 1], v0x627090521c90_0, v0x627090522e80_0, v0x627090524070_0, v0x627090525e20_0;
L_0x6270905a19d0 .concat8 [ 4 4 4 4], LS_0x6270905a19d0_0_0, LS_0x6270905a19d0_0_4, LS_0x6270905a19d0_0_8, LS_0x6270905a19d0_0_12;
L_0x6270905a1db0 .part L_0x6270905a1130, 1, 15;
L_0x6270905a1e50 .concat [ 15 1 0 0], L_0x6270905a1db0, v0x627090525f90_0;
L_0x6270905a21a0 .functor MUXZ 16, L_0x7d24895b7de0, L_0x6270905a1e50, v0x6270904eaaf0_0, C4<>;
L_0x6270905a2320 .part L_0x6270905a1130, 0, 1;
L_0x6270905a25a0 .concat [ 1 1 0 0], L_0x6270905a2320, L_0x7d24895b7e28;
L_0x6270905a26e0 .functor MUXZ 2, L_0x7d24895b7e70, L_0x6270905a25a0, v0x6270904eaaf0_0, C4<>;
L_0x6270905a2a10 .part L_0x6270905a26e0, 0, 1;
S_0x627090513ae0 .scope module, "Vec_Quad_chk" "vec_quad_check" 13 57, 14 22 0, S_0x6270905135e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "x_in_MSB";
    .port_info 4 /INPUT 1 "y_in_MSB";
    .port_info 5 /OUTPUT 2 "quad_out";
v0x627090513da0_0 .net *"_ivl_0", 1 0, L_0x62709059fb70;  1 drivers
v0x627090513ea0_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x627090513f60_0 .net "enable", 0 0, v0x6270904eab90_0;  alias, 1 drivers
v0x627090514060_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x627090514100_0 .var "quad", 1 0;
v0x6270905141f0_0 .net "quad_out", 1 0, L_0x62709059fec0;  alias, 1 drivers
v0x627090514290_0 .net "x_in_MSB", 0 0, L_0x62709050f410;  1 drivers
v0x627090514350_0 .net "y_in_MSB", 0 0, L_0x62709050f4b0;  1 drivers
L_0x62709059fb70 .concat [ 1 1 0 0], L_0x62709050f410, L_0x62709050f4b0;
L_0x62709059fec0 .functor MUXZ 2, v0x627090514100_0, L_0x62709059fb70, v0x6270904eab90_0, C4<>;
S_0x627090514510 .scope generate, "Vec_Stage[1]" "Vec_Stage[1]" 13 111, 13 111 0, S_0x6270905135e0;
 .timescale -9 -12;
P_0x627090514730 .param/l "i" 1 13 111, +C4<01>;
S_0x6270905147f0 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x627090514510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x627090513830 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000100110>;
P_0x627090513870 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000001>;
v0x627090514c60_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x627090514d20_0 .net "enable", 0 0, L_0x62709059c0a0;  1 drivers
v0x627090514de0_0 .var "enable_next_stage", 0 0;
v0x627090514eb0_0 .var "micro_rot_o", 0 0;
v0x627090514f70_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x627090515060_0 .net/s "x_in", 37 0, L_0x62709059c1a0;  1 drivers
v0x627090515140_0 .net/s "x_out", 37 0, v0x627090515220_0;  1 drivers
v0x627090515220_0 .var/s "x_temp_out", 37 0;
v0x627090515300_0 .net/s "y_in", 37 0, L_0x62709059c2a0;  1 drivers
v0x6270905153e0_0 .net/s "y_out", 37 0, v0x6270905154c0_0;  1 drivers
v0x6270905154c0_0 .var/s "y_temp_out", 37 0;
S_0x6270905156c0 .scope generate, "Vec_Stage[2]" "Vec_Stage[2]" 13 111, 13 111 0, S_0x6270905135e0;
 .timescale -9 -12;
P_0x627090515870 .param/l "i" 1 13 111, +C4<010>;
S_0x627090515930 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x6270905156c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x627090515b10 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000100110>;
P_0x627090515b50 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000010>;
v0x627090515e60_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x627090515f20_0 .net "enable", 0 0, L_0x62709059c540;  1 drivers
v0x627090515fe0_0 .var "enable_next_stage", 0 0;
v0x6270905160b0_0 .var "micro_rot_o", 0 0;
v0x627090516170_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x627090516260_0 .net/s "x_in", 37 0, L_0x62709059c690;  1 drivers
v0x627090516340_0 .net/s "x_out", 37 0, v0x627090516420_0;  1 drivers
v0x627090516420_0 .var/s "x_temp_out", 37 0;
v0x627090516500_0 .net/s "y_in", 37 0, L_0x62709059c780;  1 drivers
v0x6270905165e0_0 .net/s "y_out", 37 0, v0x6270905166c0_0;  1 drivers
v0x6270905166c0_0 .var/s "y_temp_out", 37 0;
S_0x6270905168c0 .scope generate, "Vec_Stage[3]" "Vec_Stage[3]" 13 111, 13 111 0, S_0x6270905135e0;
 .timescale -9 -12;
P_0x627090516a70 .param/l "i" 1 13 111, +C4<011>;
S_0x627090516b50 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x6270905168c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x627090516d30 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000100110>;
P_0x627090516d70 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000011>;
v0x627090517050_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x627090517520_0 .net "enable", 0 0, L_0x62709059c9b0;  1 drivers
v0x6270905175e0_0 .var "enable_next_stage", 0 0;
v0x6270905176b0_0 .var "micro_rot_o", 0 0;
v0x627090517770_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x627090517860_0 .net/s "x_in", 37 0, L_0x62709059ca80;  1 drivers
v0x627090517940_0 .net/s "x_out", 37 0, v0x627090517a20_0;  1 drivers
v0x627090517a20_0 .var/s "x_temp_out", 37 0;
v0x627090517b00_0 .net/s "y_in", 37 0, L_0x62709059cba0;  1 drivers
v0x627090517be0_0 .net/s "y_out", 37 0, v0x627090517cc0_0;  1 drivers
v0x627090517cc0_0 .var/s "y_temp_out", 37 0;
S_0x627090517ec0 .scope generate, "Vec_Stage[4]" "Vec_Stage[4]" 13 111, 13 111 0, S_0x6270905135e0;
 .timescale -9 -12;
P_0x6270905180c0 .param/l "i" 1 13 111, +C4<0100>;
S_0x6270905181a0 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x627090517ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x627090518380 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000100110>;
P_0x6270905183c0 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000100>;
v0x627090518670_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x627090518730_0 .net "enable", 0 0, L_0x62709059ce10;  1 drivers
v0x6270905187f0_0 .var "enable_next_stage", 0 0;
v0x6270905188c0_0 .var "micro_rot_o", 0 0;
v0x627090518980_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x627090518a70_0 .net/s "x_in", 37 0, L_0x62709059cee0;  1 drivers
v0x627090518b50_0 .net/s "x_out", 37 0, v0x627090518c30_0;  1 drivers
v0x627090518c30_0 .var/s "x_temp_out", 37 0;
v0x627090518d10_0 .net/s "y_in", 37 0, L_0x62709059cfb0;  1 drivers
v0x627090518df0_0 .net/s "y_out", 37 0, v0x627090518ed0_0;  1 drivers
v0x627090518ed0_0 .var/s "y_temp_out", 37 0;
S_0x6270905190d0 .scope generate, "Vec_Stage[5]" "Vec_Stage[5]" 13 111, 13 111 0, S_0x6270905135e0;
 .timescale -9 -12;
P_0x627090519280 .param/l "i" 1 13 111, +C4<0101>;
S_0x627090519360 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x6270905190d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x627090519540 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000100110>;
P_0x627090519580 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000101>;
v0x627090519860_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x627090519920_0 .net "enable", 0 0, L_0x62709059d320;  1 drivers
v0x6270905199e0_0 .var "enable_next_stage", 0 0;
v0x627090519ab0_0 .var "micro_rot_o", 0 0;
v0x627090519b70_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x627090519c60_0 .net/s "x_in", 37 0, L_0x62709059d3f0;  1 drivers
v0x627090519d40_0 .net/s "x_out", 37 0, v0x627090519e20_0;  1 drivers
v0x627090519e20_0 .var/s "x_temp_out", 37 0;
v0x627090519f00_0 .net/s "y_in", 37 0, L_0x62709059d4c0;  1 drivers
v0x627090519fe0_0 .net/s "y_out", 37 0, v0x62709051a0c0_0;  1 drivers
v0x62709051a0c0_0 .var/s "y_temp_out", 37 0;
S_0x62709051a2c0 .scope generate, "Vec_Stage[6]" "Vec_Stage[6]" 13 111, 13 111 0, S_0x6270905135e0;
 .timescale -9 -12;
P_0x62709051a470 .param/l "i" 1 13 111, +C4<0110>;
S_0x62709051a550 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x62709051a2c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x62709051a730 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000100110>;
P_0x62709051a770 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000110>;
v0x62709051aa50_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x62709051ab10_0 .net "enable", 0 0, L_0x62709059d6c0;  1 drivers
v0x62709051abd0_0 .var "enable_next_stage", 0 0;
v0x62709051aca0_0 .var "micro_rot_o", 0 0;
v0x62709051ad60_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x62709051ae50_0 .net/s "x_in", 37 0, L_0x62709059d820;  1 drivers
v0x62709051af30_0 .net/s "x_out", 37 0, v0x62709051b010_0;  1 drivers
v0x62709051b010_0 .var/s "x_temp_out", 37 0;
v0x62709051b0f0_0 .net/s "y_in", 37 0, L_0x62709059d8f0;  1 drivers
v0x62709051b1d0_0 .net/s "y_out", 37 0, v0x62709051b2b0_0;  1 drivers
v0x62709051b2b0_0 .var/s "y_temp_out", 37 0;
S_0x62709051b4b0 .scope generate, "Vec_Stage[7]" "Vec_Stage[7]" 13 111, 13 111 0, S_0x6270905135e0;
 .timescale -9 -12;
P_0x62709051b660 .param/l "i" 1 13 111, +C4<0111>;
S_0x62709051b740 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x62709051b4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x62709051b920 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000100110>;
P_0x62709051b960 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000000111>;
v0x62709051bc40_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x62709051bd00_0 .net "enable", 0 0, L_0x62709059dc00;  1 drivers
v0x62709051bdc0_0 .var "enable_next_stage", 0 0;
v0x62709051be90_0 .var "micro_rot_o", 0 0;
v0x62709051bf50_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x62709051c040_0 .net/s "x_in", 37 0, L_0x62709059dcd0;  1 drivers
v0x62709051c120_0 .net/s "x_out", 37 0, v0x62709051c200_0;  1 drivers
v0x62709051c200_0 .var/s "x_temp_out", 37 0;
v0x62709051c2e0_0 .net/s "y_in", 37 0, L_0x62709059d9c0;  1 drivers
v0x62709051c3c0_0 .net/s "y_out", 37 0, v0x62709051c4a0_0;  1 drivers
v0x62709051c4a0_0 .var/s "y_temp_out", 37 0;
S_0x62709051c6a0 .scope generate, "Vec_Stage[8]" "Vec_Stage[8]" 13 111, 13 111 0, S_0x6270905135e0;
 .timescale -9 -12;
P_0x627090518070 .param/l "i" 1 13 111, +C4<01000>;
S_0x62709051c970 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x62709051c6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x62709051cb50 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000100110>;
P_0x62709051cb90 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001000>;
v0x62709051ce70_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x62709051cf30_0 .net "enable", 0 0, L_0x62709059e020;  1 drivers
v0x62709051cff0_0 .var "enable_next_stage", 0 0;
v0x62709051d0c0_0 .var "micro_rot_o", 0 0;
v0x62709051d180_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x62709051d270_0 .net/s "x_in", 37 0, L_0x62709059dda0;  1 drivers
v0x62709051d350_0 .net/s "x_out", 37 0, v0x62709051d430_0;  1 drivers
v0x62709051d430_0 .var/s "x_temp_out", 37 0;
v0x62709051d510_0 .net/s "y_in", 37 0, L_0x62709059e1e0;  1 drivers
v0x62709051d5f0_0 .net/s "y_out", 37 0, v0x62709051d6d0_0;  1 drivers
v0x62709051d6d0_0 .var/s "y_temp_out", 37 0;
S_0x62709051d8d0 .scope generate, "Vec_Stage[9]" "Vec_Stage[9]" 13 111, 13 111 0, S_0x6270905135e0;
 .timescale -9 -12;
P_0x62709051da80 .param/l "i" 1 13 111, +C4<01001>;
S_0x62709051db60 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x62709051d8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x62709051dd40 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000100110>;
P_0x62709051dd80 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001001>;
v0x62709051e060_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x62709051e120_0 .net "enable", 0 0, L_0x62709059e480;  1 drivers
v0x62709051e1e0_0 .var "enable_next_stage", 0 0;
v0x62709051e2b0_0 .var "micro_rot_o", 0 0;
v0x62709051e370_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x62709051e460_0 .net/s "x_in", 37 0, L_0x62709059e550;  1 drivers
v0x62709051e540_0 .net/s "x_out", 37 0, v0x62709051e620_0;  1 drivers
v0x62709051e620_0 .var/s "x_temp_out", 37 0;
v0x62709051e700_0 .net/s "y_in", 37 0, L_0x62709059e2b0;  1 drivers
v0x62709051e7e0_0 .net/s "y_out", 37 0, v0x62709051e8c0_0;  1 drivers
v0x62709051e8c0_0 .var/s "y_temp_out", 37 0;
S_0x62709051eac0 .scope generate, "Vec_Stage[10]" "Vec_Stage[10]" 13 111, 13 111 0, S_0x6270905135e0;
 .timescale -9 -12;
P_0x62709051ec70 .param/l "i" 1 13 111, +C4<01010>;
S_0x62709051ed50 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x62709051eac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x62709051ef30 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000100110>;
P_0x62709051ef70 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001010>;
v0x62709051f250_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x62709051f310_0 .net "enable", 0 0, L_0x62709059e8a0;  1 drivers
v0x62709051f3d0_0 .var "enable_next_stage", 0 0;
v0x62709051f4a0_0 .var "micro_rot_o", 0 0;
v0x62709051f560_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x62709051fa60_0 .net/s "x_in", 37 0, L_0x62709059e620;  1 drivers
v0x62709051fb40_0 .net/s "x_out", 37 0, v0x62709051fc20_0;  1 drivers
v0x62709051fc20_0 .var/s "x_temp_out", 37 0;
v0x62709051fd00_0 .net/s "y_in", 37 0, L_0x62709059ea60;  1 drivers
v0x62709051fde0_0 .net/s "y_out", 37 0, v0x62709051fec0_0;  1 drivers
v0x62709051fec0_0 .var/s "y_temp_out", 37 0;
S_0x6270905200c0 .scope generate, "Vec_Stage[11]" "Vec_Stage[11]" 13 111, 13 111 0, S_0x6270905135e0;
 .timescale -9 -12;
P_0x627090520270 .param/l "i" 1 13 111, +C4<01011>;
S_0x627090520350 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x6270905200c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x627090520530 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000100110>;
P_0x627090520570 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001011>;
v0x627090520850_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x627090520910_0 .net "enable", 0 0, L_0x62709059ed00;  1 drivers
v0x6270905209d0_0 .var "enable_next_stage", 0 0;
v0x627090520aa0_0 .var "micro_rot_o", 0 0;
v0x627090520b60_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x627090520c50_0 .net/s "x_in", 37 0, L_0x62709059edd0;  1 drivers
v0x627090520d30_0 .net/s "x_out", 37 0, v0x627090520e10_0;  1 drivers
v0x627090520e10_0 .var/s "x_temp_out", 37 0;
v0x627090520ef0_0 .net/s "y_in", 37 0, L_0x62709059eb30;  1 drivers
v0x627090520fd0_0 .net/s "y_out", 37 0, v0x6270905210b0_0;  1 drivers
v0x6270905210b0_0 .var/s "y_temp_out", 37 0;
S_0x6270905212b0 .scope generate, "Vec_Stage[12]" "Vec_Stage[12]" 13 111, 13 111 0, S_0x6270905135e0;
 .timescale -9 -12;
P_0x627090521460 .param/l "i" 1 13 111, +C4<01100>;
S_0x627090521540 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x6270905212b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x627090521720 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000100110>;
P_0x627090521760 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001100>;
v0x627090521a40_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x627090521b00_0 .net "enable", 0 0, L_0x62709059f120;  1 drivers
v0x627090521bc0_0 .var "enable_next_stage", 0 0;
v0x627090521c90_0 .var "micro_rot_o", 0 0;
v0x627090521d50_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x627090521e40_0 .net/s "x_in", 37 0, L_0x62709059f310;  1 drivers
v0x627090521f20_0 .net/s "x_out", 37 0, v0x627090522000_0;  1 drivers
v0x627090522000_0 .var/s "x_temp_out", 37 0;
v0x6270905220e0_0 .net/s "y_in", 37 0, L_0x62709059f3e0;  1 drivers
v0x6270905221c0_0 .net/s "y_out", 37 0, v0x6270905222a0_0;  1 drivers
v0x6270905222a0_0 .var/s "y_temp_out", 37 0;
S_0x6270905224a0 .scope generate, "Vec_Stage[13]" "Vec_Stage[13]" 13 111, 13 111 0, S_0x6270905135e0;
 .timescale -9 -12;
P_0x627090522650 .param/l "i" 1 13 111, +C4<01101>;
S_0x627090522730 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x6270905224a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x627090522910 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000100110>;
P_0x627090522950 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001101>;
v0x627090522c30_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x627090522cf0_0 .net "enable", 0 0, L_0x62709059f680;  1 drivers
v0x627090522db0_0 .var "enable_next_stage", 0 0;
v0x627090522e80_0 .var "micro_rot_o", 0 0;
v0x627090522f40_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x627090523030_0 .net/s "x_in", 37 0, L_0x62709059f750;  1 drivers
v0x627090523110_0 .net/s "x_out", 37 0, v0x6270905231f0_0;  1 drivers
v0x6270905231f0_0 .var/s "x_temp_out", 37 0;
v0x6270905232d0_0 .net/s "y_in", 37 0, L_0x62709059f4b0;  1 drivers
v0x6270905233b0_0 .net/s "y_out", 37 0, v0x627090523490_0;  1 drivers
v0x627090523490_0 .var/s "y_temp_out", 37 0;
S_0x627090523690 .scope generate, "Vec_Stage[14]" "Vec_Stage[14]" 13 111, 13 111 0, S_0x6270905135e0;
 .timescale -9 -12;
P_0x627090523840 .param/l "i" 1 13 111, +C4<01110>;
S_0x627090523920 .scope module, "Vect_Block" "vec_block" 13 115, 15 22 0, S_0x627090523690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
P_0x627090523b00 .param/l "CORDIC_WIDTH" 0 15 23, +C4<00000000000000000000000000100110>;
P_0x627090523b40 .param/l "MICRO_ROT_STAGE" 0 15 24, +C4<00000000000000000000000000001110>;
v0x627090523e20_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x627090523ee0_0 .net "enable", 0 0, L_0x62709059faa0;  1 drivers
v0x627090523fa0_0 .var "enable_next_stage", 0 0;
v0x627090524070_0 .var "micro_rot_o", 0 0;
v0x627090524130_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x627090524220_0 .net/s "x_in", 37 0, L_0x62709059f820;  1 drivers
v0x627090524300_0 .net/s "x_out", 37 0, v0x6270905243e0_0;  1 drivers
v0x6270905243e0_0 .var/s "x_temp_out", 37 0;
v0x6270905244c0_0 .net/s "y_in", 37 0, L_0x62709059fcc0;  1 drivers
v0x6270905245a0_0 .net/s "y_out", 37 0, v0x627090524680_0;  1 drivers
v0x627090524680_0 .var/s "y_temp_out", 37 0;
S_0x627090524880 .scope module, "Vec_Stage_0" "vec_block_first_stage" 13 96, 16 22 0, S_0x6270905135e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 38 "y_out";
    .port_info 7 /OUTPUT 1 "micro_rot_o";
    .port_info 8 /OUTPUT 1 "enable_next_stage";
    .port_info 9 /OUTPUT 1 "vec_microRot_out_start";
P_0x627090524a10 .param/l "CORDIC_WIDTH" 0 16 23, +C4<00000000000000000000000000100110>;
v0x627090524c40_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x627090524d00_0 .net "enable", 0 0, L_0x6270905a0170;  1 drivers
v0x627090524dc0_0 .var "enable_next_stage", 0 0;
v0x627090524e90_0 .var "micro_rot_o", 0 0;
v0x627090524f50_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x627090525040_0 .var "vec_microRot_out_start", 0 0;
v0x627090525130_0 .net/s "x_in", 37 0, L_0x6270905a0210;  1 drivers
v0x627090525210_0 .net/s "x_out", 37 0, v0x6270905252f0_0;  1 drivers
v0x6270905252f0_0 .var/s "x_temp_out", 37 0;
v0x6270905253d0_0 .net/s "y_in", 37 0, L_0x62709059ff60;  1 drivers
v0x6270905254b0_0 .net/s "y_out", 37 0, v0x627090525590_0;  1 drivers
v0x627090525590_0 .var/s "y_temp_out", 37 0;
S_0x6270905257b0 .scope module, "Vec_Stage_Last" "vec_block_last_stage" 13 132, 17 22 0, S_0x6270905135e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /INPUT 38 "y_in";
    .port_info 5 /OUTPUT 38 "x_out";
    .port_info 6 /OUTPUT 1 "micro_rot_o";
    .port_info 7 /OUTPUT 1 "op_valid";
P_0x62709051c850 .param/l "CORDIC_WIDTH" 0 17 23, +C4<00000000000000000000000000100110>;
P_0x62709051c890 .param/l "MICRO_ROT_STAGE" 0 17 24, +C4<000000000000000000000000000001111>;
L_0x6270905a15d0 .functor BUFZ 38, v0x627090526260_0, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>;
v0x627090525ca0_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x627090525d60_0 .net "enable", 0 0, L_0x6270905a1640;  1 drivers
v0x627090525e20_0 .var "micro_rot_o", 0 0;
v0x627090525ef0_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x627090525f90_0 .var "op_valid", 0 0;
v0x6270905260a0_0 .net/s "x_in", 37 0, L_0x6270905a16e0;  1 drivers
v0x627090526180_0 .net/s "x_out", 37 0, L_0x6270905a15d0;  alias, 1 drivers
v0x627090526260_0 .var/s "x_temp_out", 37 0;
v0x627090526340_0 .net/s "y_in", 37 0, L_0x6270905a1930;  1 drivers
S_0x627090526520 .scope module, "abs" "absolute_value" 13 68, 18 22 0, S_0x6270905135e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "x_in";
    .port_info 1 /INPUT 32 "y_in";
    .port_info 2 /OUTPUT 32 "x_out";
    .port_info 3 /OUTPUT 32 "y_out";
P_0x6270905266b0 .param/l "DATA_WIDTH" 0 18 23, +C4<00000000000000000000000000100000>;
v0x6270905268c0_0 .net/s "x_in", 31 0, v0x6270904eac30_0;  alias, 1 drivers
v0x6270905269d0_0 .var "x_out", 31 0;
v0x627090526a90_0 .net/s "y_in", 31 0, v0x6270904eacd0_0;  alias, 1 drivers
v0x627090526b90_0 .var "y_out", 31 0;
E_0x627090513cc0 .event anyedge, v0x6270904eac30_0, v0x6270904eacd0_0;
S_0x627090526d00 .scope module, "angle_calculation" "vec_angle_calc" 13 176, 19 22 0, S_0x6270905135e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 16 "enable_in";
    .port_info 3 /INPUT 16 "micro_rot_dir_in";
    .port_info 4 /INPUT 2 "quad_in";
    .port_info 5 /INPUT 1 "quad_vld_in";
    .port_info 6 /OUTPUT 16 "angle_out";
P_0x627090526750 .param/l "ANGLE_WIDTH" 0 19 23, +C4<00000000000000000000000000010000>;
P_0x627090526790 .param/l "CORDIC_STAGES" 0 19 24, +C4<00000000000000000000000000010000>;
L_0x6270905a2c90 .functor AND 1, L_0x6270905a2b50, L_0x6270905a2bf0, C4<1>, C4<1>;
L_0x6270905a2e70 .functor NOT 16, L_0x6270905a30b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x627090529800_0 .net *"_ivl_1", 0 0, L_0x6270905a2b50;  1 drivers
v0x6270905298e0_0 .net *"_ivl_12", 15 0, L_0x6270905a2f10;  1 drivers
v0x6270905299c0_0 .net *"_ivl_16", 15 0, L_0x6270905a2e70;  1 drivers
L_0x7d24895b7eb8 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x627090529a80_0 .net/2u *"_ivl_18", 15 0, L_0x7d24895b7eb8;  1 drivers
v0x627090529b60_0 .net *"_ivl_3", 0 0, L_0x6270905a2bf0;  1 drivers
v0x627090529c90_0 .net *"_ivl_5", 0 0, L_0x6270905a2c90;  1 drivers
v0x627090529d50_0 .net *"_ivl_8", 15 0, L_0x6270905a2dd0;  1 drivers
v0x627090529e30_0 .net/s "angle_final", 15 0, L_0x6270905a30b0;  1 drivers
v0x627090529f10_0 .net/s "angle_final_neg", 15 0, L_0x6270905a3290;  1 drivers
v0x62709052a080_0 .var/s "angle_out", 15 0;
v0x62709052a1d0 .array/s "angle_temp", 0 14, 15 0;
v0x62709052a470 .array "atan", 0 15, 15 0;
v0x62709052a7c0_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x62709052a860_0 .net "enable_in", 15 0, L_0x6270905a21a0;  alias, 1 drivers
v0x62709052a940_0 .var/i "k", 31 0;
v0x62709052aa20_0 .net "micro_rot_dir_in", 15 0, L_0x6270905a19d0;  alias, 1 drivers
v0x62709052aae0_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x62709052ac90_0 .net "quad_in", 1 0, L_0x62709059fec0;  alias, 1 drivers
v0x62709052ad50 .array "quad_r", 0 15, 1 0;
v0x62709052ae10_0 .net "quad_vld_in", 0 0, L_0x6270905a2a10;  alias, 1 drivers
L_0x6270905a2b50 .part L_0x6270905a21a0, 15, 1;
L_0x6270905a2bf0 .part L_0x6270905a19d0, 15, 1;
v0x62709052a1d0_14 .array/port v0x62709052a1d0, 14;
v0x62709052a470_15 .array/port v0x62709052a470, 15;
L_0x6270905a2dd0 .arith/sub 16, v0x62709052a1d0_14, v0x62709052a470_15;
L_0x6270905a2f10 .arith/sum 16, v0x62709052a1d0_14, v0x62709052a470_15;
L_0x6270905a30b0 .functor MUXZ 16, L_0x6270905a2f10, L_0x6270905a2dd0, L_0x6270905a2c90, C4<>;
L_0x6270905a3290 .arith/sum 16, L_0x6270905a2e70, L_0x7d24895b7eb8;
S_0x627090527130 .scope generate, "CVM_angle_acc[1]" "CVM_angle_acc[1]" 19 76, 19 76 0, S_0x627090526d00;
 .timescale -9 -12;
P_0x627090527350 .param/l "i" 1 19 76, +C4<01>;
S_0x627090527430 .scope generate, "CVM_angle_acc[2]" "CVM_angle_acc[2]" 19 76, 19 76 0, S_0x627090526d00;
 .timescale -9 -12;
P_0x627090527630 .param/l "i" 1 19 76, +C4<010>;
S_0x6270905276f0 .scope generate, "CVM_angle_acc[3]" "CVM_angle_acc[3]" 19 76, 19 76 0, S_0x627090526d00;
 .timescale -9 -12;
P_0x627090527900 .param/l "i" 1 19 76, +C4<011>;
S_0x6270905279c0 .scope generate, "CVM_angle_acc[4]" "CVM_angle_acc[4]" 19 76, 19 76 0, S_0x627090526d00;
 .timescale -9 -12;
P_0x627090527ba0 .param/l "i" 1 19 76, +C4<0100>;
S_0x627090527c80 .scope generate, "CVM_angle_acc[5]" "CVM_angle_acc[5]" 19 76, 19 76 0, S_0x627090526d00;
 .timescale -9 -12;
P_0x627090527eb0 .param/l "i" 1 19 76, +C4<0101>;
S_0x627090527f90 .scope generate, "CVM_angle_acc[6]" "CVM_angle_acc[6]" 19 76, 19 76 0, S_0x627090526d00;
 .timescale -9 -12;
P_0x627090528170 .param/l "i" 1 19 76, +C4<0110>;
S_0x627090528250 .scope generate, "CVM_angle_acc[7]" "CVM_angle_acc[7]" 19 76, 19 76 0, S_0x627090526d00;
 .timescale -9 -12;
P_0x627090528430 .param/l "i" 1 19 76, +C4<0111>;
S_0x627090528510 .scope generate, "CVM_angle_acc[8]" "CVM_angle_acc[8]" 19 76, 19 76 0, S_0x627090526d00;
 .timescale -9 -12;
P_0x6270905286f0 .param/l "i" 1 19 76, +C4<01000>;
S_0x6270905287d0 .scope generate, "CVM_angle_acc[9]" "CVM_angle_acc[9]" 19 76, 19 76 0, S_0x627090526d00;
 .timescale -9 -12;
P_0x627090527e60 .param/l "i" 1 19 76, +C4<01001>;
S_0x627090528a40 .scope generate, "CVM_angle_acc[10]" "CVM_angle_acc[10]" 19 76, 19 76 0, S_0x627090526d00;
 .timescale -9 -12;
P_0x627090528c20 .param/l "i" 1 19 76, +C4<01010>;
S_0x627090528d00 .scope generate, "CVM_angle_acc[11]" "CVM_angle_acc[11]" 19 76, 19 76 0, S_0x627090526d00;
 .timescale -9 -12;
P_0x627090528ee0 .param/l "i" 1 19 76, +C4<01011>;
S_0x627090528fc0 .scope generate, "CVM_angle_acc[12]" "CVM_angle_acc[12]" 19 76, 19 76 0, S_0x627090526d00;
 .timescale -9 -12;
P_0x6270905291a0 .param/l "i" 1 19 76, +C4<01100>;
S_0x627090529280 .scope generate, "CVM_angle_acc[13]" "CVM_angle_acc[13]" 19 76, 19 76 0, S_0x627090526d00;
 .timescale -9 -12;
P_0x627090529460 .param/l "i" 1 19 76, +C4<01101>;
S_0x627090529540 .scope generate, "CVM_angle_acc[14]" "CVM_angle_acc[14]" 19 76, 19 76 0, S_0x627090526d00;
 .timescale -9 -12;
P_0x627090529720 .param/l "i" 1 19 76, +C4<01110>;
S_0x62709052aff0 .scope module, "ip_up" "ip_upscale" 13 78, 9 21 0, S_0x6270905135e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "x_in";
    .port_info 1 /INPUT 32 "y_in";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 38 "x_out";
    .port_info 4 /OUTPUT 38 "y_out";
P_0x62709052b180 .param/l "CORDIC_WIDTH" 0 9 23, +C4<00000000000000000000000000100110>;
P_0x62709052b1c0 .param/l "DATA_WIDTH" 0 9 22, +C4<00000000000000000000000000100000>;
L_0x7d24895b7d50 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x62709052b370_0 .net/2u *"_ivl_0", 5 0, L_0x7d24895b7d50;  1 drivers
L_0x7d24895b7d98 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x62709052b470_0 .net/2u *"_ivl_4", 5 0, L_0x7d24895b7d98;  1 drivers
v0x62709052b550_0 .net "enable", 0 0, v0x6270904eab90_0;  alias, 1 drivers
v0x62709052b620_0 .net "x_in", 31 0, v0x6270905269d0_0;  alias, 1 drivers
v0x62709052b6c0_0 .net "x_out", 37 0, L_0x62709059fd60;  alias, 1 drivers
v0x62709052b7d0_0 .net "y_in", 31 0, v0x627090526b90_0;  alias, 1 drivers
v0x62709052b890_0 .net "y_out", 37 0, L_0x6270905a00d0;  alias, 1 drivers
L_0x62709059fd60 .concat [ 6 32 0 0], L_0x7d24895b7d50, v0x6270905269d0_0;
L_0x6270905a00d0 .concat [ 6 32 0 0], L_0x7d24895b7d98, v0x627090526b90_0;
S_0x62709052ba20 .scope module, "op_down" "vec_op_downscale" 13 154, 20 22 0, S_0x6270905135e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 38 "x_in";
    .port_info 4 /OUTPUT 32 "x_out";
    .port_info 5 /OUTPUT 1 "op_vld";
P_0x62709052b260 .param/l "CORDIC_WIDTH" 0 20 23, +C4<00000000000000000000000000100110>;
P_0x62709052b2a0 .param/l "DATA_WIDTH" 0 20 24, +C4<00000000000000000000000000100000>;
v0x62709052be00_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x62709052bec0_0 .net "enable", 0 0, v0x627090525f90_0;  alias, 1 drivers
v0x62709052bfb0_0 .var "enable_r", 0 0;
v0x62709052c080_0 .net8 "nreset", 0 0, RS_0x7d24898be0d8;  alias, 2 drivers
v0x62709052c120_0 .net "op_vld", 0 0, v0x62709052bfb0_0;  alias, 1 drivers
v0x62709052c210_0 .var/s "x_downscaled", 31 0;
v0x62709052c2d0_0 .net/s "x_in", 37 0, v0x62709052c9d0_0;  alias, 1 drivers
v0x62709052c3b0_0 .net/s "x_out", 31 0, v0x62709052c210_0;  alias, 1 drivers
S_0x62709052c590 .scope module, "scaling" "vec_scaling" 13 145, 21 21 0, S_0x6270905135e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 38 "x_in";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /OUTPUT 38 "scale_out";
P_0x62709052c770 .param/l "CORDIC_WIDTH" 0 21 22, +C4<00000000000000000000000000100110>;
v0x62709052c8c0_0 .net "en", 0 0, v0x627090525f90_0;  alias, 1 drivers
v0x62709052c9d0_0 .var/s "scale_out", 37 0;
v0x62709052ca90_0 .net/s "x_in", 37 0, L_0x6270905a15d0;  alias, 1 drivers
E_0x627090527040 .event anyedge, v0x627090525f90_0, v0x627090526180_0;
S_0x62709052ec80 .scope generate, "genblk_CRM_microRot[0]" "genblk_CRM_microRot[0]" 3 86, 3 86 0, S_0x6270904f1580;
 .timescale -9 -12;
P_0x62709052ee80 .param/l "i" 1 3 86, +C4<00>;
L_0x7d24895b77f8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x62709052ef40_0 .net *"_ivl_0", 0 0, L_0x7d24895b77f8;  1 drivers
v0x62709052f020_0 .net *"_ivl_10", 0 0, L_0x627090588f30;  1 drivers
v0x62709052f100_0 .net *"_ivl_2", 1 0, L_0x627090588bc0;  1 drivers
L_0x7d24895b7840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62709052f1c0_0 .net/2u *"_ivl_4", 1 0, L_0x7d24895b7840;  1 drivers
v0x62709052f2a0_0 .net *"_ivl_6", 0 0, L_0x627090588cb0;  1 drivers
v0x62709052f3b0_0 .net *"_ivl_8", 0 0, L_0x627090588df0;  1 drivers
v0x62709052f490_0 .net *"_ivl_9", 0 0, L_0x627090588e90;  1 drivers
L_0x627090588bc0 .concat [ 1 1 0 0], v0x6270904ea870_0, L_0x7d24895b77f8;
L_0x627090588cb0 .cmp/ne 2, L_0x627090588bc0, L_0x7d24895b7840;
L_0x627090588f30 .functor MUXZ 1, L_0x627090588e90, L_0x627090588df0, L_0x627090588cb0, C4<>;
S_0x62709052f570 .scope generate, "genblk_CRM_microRot[1]" "genblk_CRM_microRot[1]" 3 86, 3 86 0, S_0x6270904f1580;
 .timescale -9 -12;
P_0x62709052f770 .param/l "i" 1 3 86, +C4<01>;
v0x62709052f850_0 .net *"_ivl_0", 0 0, L_0x6270905890c0;  1 drivers
v0x62709052f930_0 .net *"_ivl_1", 1 0, L_0x627090589160;  1 drivers
L_0x7d24895b7888 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62709052fa10_0 .net/2u *"_ivl_3", 1 0, L_0x7d24895b7888;  1 drivers
v0x62709052fad0_0 .net *"_ivl_5", 0 0, L_0x627090589290;  1 drivers
v0x62709052fb90_0 .net *"_ivl_7", 0 0, L_0x6270905893d0;  1 drivers
v0x62709052fcc0_0 .net *"_ivl_8", 0 0, L_0x627090589530;  1 drivers
v0x62709052fda0_0 .net *"_ivl_9", 0 0, L_0x6270905895d0;  1 drivers
L_0x627090589160 .concat [ 1 1 0 0], v0x6270904ea870_0, L_0x6270905890c0;
L_0x627090589290 .cmp/ne 2, L_0x627090589160, L_0x7d24895b7888;
L_0x6270905895d0 .functor MUXZ 1, L_0x627090589530, L_0x6270905893d0, L_0x627090589290, C4<>;
S_0x62709052fe80 .scope generate, "genblk_CRM_microRot[2]" "genblk_CRM_microRot[2]" 3 86, 3 86 0, S_0x6270904f1580;
 .timescale -9 -12;
P_0x6270905300d0 .param/l "i" 1 3 86, +C4<010>;
v0x6270905301b0_0 .net *"_ivl_0", 0 0, L_0x627090589740;  1 drivers
v0x627090530290_0 .net *"_ivl_1", 1 0, L_0x627090589870;  1 drivers
L_0x7d24895b78d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x627090530370_0 .net/2u *"_ivl_3", 1 0, L_0x7d24895b78d0;  1 drivers
v0x627090530430_0 .net *"_ivl_5", 0 0, L_0x627090589960;  1 drivers
v0x6270905304f0_0 .net *"_ivl_7", 0 0, L_0x627090589aa0;  1 drivers
v0x627090530620_0 .net *"_ivl_8", 0 0, L_0x627090589b40;  1 drivers
v0x627090530700_0 .net *"_ivl_9", 0 0, L_0x627090589c30;  1 drivers
L_0x627090589870 .concat [ 1 1 0 0], v0x6270904ea870_0, L_0x627090589740;
L_0x627090589960 .cmp/ne 2, L_0x627090589870, L_0x7d24895b78d0;
L_0x627090589c30 .functor MUXZ 1, L_0x627090589b40, L_0x627090589aa0, L_0x627090589960, C4<>;
S_0x6270905307e0 .scope generate, "genblk_CRM_microRot[3]" "genblk_CRM_microRot[3]" 3 86, 3 86 0, S_0x6270904f1580;
 .timescale -9 -12;
P_0x6270905309e0 .param/l "i" 1 3 86, +C4<011>;
v0x627090530ac0_0 .net *"_ivl_0", 0 0, L_0x627090589dc0;  1 drivers
v0x627090530ba0_0 .net *"_ivl_1", 1 0, L_0x627090589e60;  1 drivers
L_0x7d24895b7918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x627090530c80_0 .net/2u *"_ivl_3", 1 0, L_0x7d24895b7918;  1 drivers
v0x627090530d40_0 .net *"_ivl_5", 0 0, L_0x627090589f50;  1 drivers
v0x627090530e00_0 .net *"_ivl_7", 0 0, L_0x62709058a090;  1 drivers
v0x627090530f30_0 .net *"_ivl_8", 0 0, L_0x62709058a130;  1 drivers
v0x627090531010_0 .net *"_ivl_9", 0 0, L_0x62709058a1d0;  1 drivers
L_0x627090589e60 .concat [ 1 1 0 0], v0x6270904ea870_0, L_0x627090589dc0;
L_0x627090589f50 .cmp/ne 2, L_0x627090589e60, L_0x7d24895b7918;
L_0x62709058a1d0 .functor MUXZ 1, L_0x62709058a130, L_0x62709058a090, L_0x627090589f50, C4<>;
S_0x6270905310f0 .scope generate, "genblk_CRM_microRot[4]" "genblk_CRM_microRot[4]" 3 86, 3 86 0, S_0x6270904f1580;
 .timescale -9 -12;
P_0x6270905312f0 .param/l "i" 1 3 86, +C4<0100>;
v0x6270905313d0_0 .net *"_ivl_0", 0 0, L_0x62709058a310;  1 drivers
v0x6270905314b0_0 .net *"_ivl_1", 1 0, L_0x62709058a420;  1 drivers
L_0x7d24895b7960 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x627090531590_0 .net/2u *"_ivl_3", 1 0, L_0x7d24895b7960;  1 drivers
v0x627090531650_0 .net *"_ivl_5", 0 0, L_0x62709058a4c0;  1 drivers
v0x627090531710_0 .net *"_ivl_7", 0 0, L_0x62709058a600;  1 drivers
v0x627090531840_0 .net *"_ivl_8", 0 0, L_0x62709058a6a0;  1 drivers
v0x627090531920_0 .net *"_ivl_9", 0 0, L_0x62709058a740;  1 drivers
L_0x62709058a420 .concat [ 1 1 0 0], v0x6270904ea870_0, L_0x62709058a310;
L_0x62709058a4c0 .cmp/ne 2, L_0x62709058a420, L_0x7d24895b7960;
L_0x62709058a740 .functor MUXZ 1, L_0x62709058a6a0, L_0x62709058a600, L_0x62709058a4c0, C4<>;
S_0x627090531a00 .scope generate, "genblk_CRM_microRot[5]" "genblk_CRM_microRot[5]" 3 86, 3 86 0, S_0x6270904f1580;
 .timescale -9 -12;
P_0x627090531c00 .param/l "i" 1 3 86, +C4<0101>;
v0x627090531ce0_0 .net *"_ivl_0", 0 0, L_0x62709058a900;  1 drivers
v0x627090531dc0_0 .net *"_ivl_1", 1 0, L_0x62709058a9a0;  1 drivers
L_0x7d24895b79a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x627090531ea0_0 .net/2u *"_ivl_3", 1 0, L_0x7d24895b79a8;  1 drivers
v0x627090531f60_0 .net *"_ivl_5", 0 0, L_0x62709058aa90;  1 drivers
v0x627090532020_0 .net *"_ivl_7", 0 0, L_0x62709058abd0;  1 drivers
v0x627090532150_0 .net *"_ivl_8", 0 0, L_0x62709058ad00;  1 drivers
v0x627090532230_0 .net *"_ivl_9", 0 0, L_0x62709058ada0;  1 drivers
L_0x62709058a9a0 .concat [ 1 1 0 0], v0x6270904ea870_0, L_0x62709058a900;
L_0x62709058aa90 .cmp/ne 2, L_0x62709058a9a0, L_0x7d24895b79a8;
L_0x62709058ada0 .functor MUXZ 1, L_0x62709058ad00, L_0x62709058abd0, L_0x62709058aa90, C4<>;
S_0x627090532310 .scope generate, "genblk_CRM_microRot[6]" "genblk_CRM_microRot[6]" 3 86, 3 86 0, S_0x6270904f1580;
 .timescale -9 -12;
P_0x627090530080 .param/l "i" 1 3 86, +C4<0110>;
v0x627090532630_0 .net *"_ivl_0", 0 0, L_0x62709058af60;  1 drivers
v0x627090532710_0 .net *"_ivl_1", 1 0, L_0x62709058b0a0;  1 drivers
L_0x7d24895b79f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6270905327f0_0 .net/2u *"_ivl_3", 1 0, L_0x7d24895b79f0;  1 drivers
v0x6270905328b0_0 .net *"_ivl_5", 0 0, L_0x62709058b190;  1 drivers
v0x627090532970_0 .net *"_ivl_7", 0 0, L_0x62709058b2d0;  1 drivers
v0x627090532aa0_0 .net *"_ivl_8", 0 0, L_0x62709058b370;  1 drivers
v0x627090532b80_0 .net *"_ivl_9", 0 0, L_0x62709058b000;  1 drivers
L_0x62709058b0a0 .concat [ 1 1 0 0], v0x6270904ea870_0, L_0x62709058af60;
L_0x62709058b190 .cmp/ne 2, L_0x62709058b0a0, L_0x7d24895b79f0;
L_0x62709058b000 .functor MUXZ 1, L_0x62709058b370, L_0x62709058b2d0, L_0x62709058b190, C4<>;
S_0x627090532c60 .scope generate, "genblk_CRM_microRot[7]" "genblk_CRM_microRot[7]" 3 86, 3 86 0, S_0x6270904f1580;
 .timescale -9 -12;
P_0x627090532e60 .param/l "i" 1 3 86, +C4<0111>;
v0x627090532f40_0 .net *"_ivl_0", 0 0, L_0x62709058b5e0;  1 drivers
v0x627090533020_0 .net *"_ivl_1", 1 0, L_0x62709058b680;  1 drivers
L_0x7d24895b7a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x627090533100_0 .net/2u *"_ivl_3", 1 0, L_0x7d24895b7a38;  1 drivers
v0x6270905331c0_0 .net *"_ivl_5", 0 0, L_0x62709058b770;  1 drivers
v0x627090533280_0 .net *"_ivl_7", 0 0, L_0x62709058b8b0;  1 drivers
v0x6270905333b0_0 .net *"_ivl_8", 0 0, L_0x62709058ba10;  1 drivers
v0x627090533490_0 .net *"_ivl_9", 0 0, L_0x62709058bab0;  1 drivers
L_0x62709058b680 .concat [ 1 1 0 0], v0x6270904ea870_0, L_0x62709058b5e0;
L_0x62709058b770 .cmp/ne 2, L_0x62709058b680, L_0x7d24895b7a38;
L_0x62709058bab0 .functor MUXZ 1, L_0x62709058ba10, L_0x62709058b8b0, L_0x62709058b770, C4<>;
S_0x627090533570 .scope generate, "genblk_CRM_microRot[8]" "genblk_CRM_microRot[8]" 3 86, 3 86 0, S_0x6270904f1580;
 .timescale -9 -12;
P_0x627090533770 .param/l "i" 1 3 86, +C4<01000>;
v0x627090533850_0 .net *"_ivl_0", 0 0, L_0x62709058bc70;  1 drivers
v0x627090533930_0 .net *"_ivl_1", 1 0, L_0x62709058b950;  1 drivers
L_0x7d24895b7a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x627090533a10_0 .net/2u *"_ivl_3", 1 0, L_0x7d24895b7a80;  1 drivers
v0x627090533ad0_0 .net *"_ivl_5", 0 0, L_0x62709058be30;  1 drivers
v0x627090533b90_0 .net *"_ivl_7", 0 0, L_0x62709058bf70;  1 drivers
v0x627090533cc0_0 .net *"_ivl_8", 0 0, L_0x62709058c010;  1 drivers
v0x627090533da0_0 .net *"_ivl_9", 0 0, L_0x62709058c190;  1 drivers
L_0x62709058b950 .concat [ 1 1 0 0], v0x6270904ea870_0, L_0x62709058bc70;
L_0x62709058be30 .cmp/ne 2, L_0x62709058b950, L_0x7d24895b7a80;
L_0x62709058c190 .functor MUXZ 1, L_0x62709058c010, L_0x62709058bf70, L_0x62709058be30, C4<>;
S_0x627090533e80 .scope generate, "genblk_CRM_microRot[9]" "genblk_CRM_microRot[9]" 3 86, 3 86 0, S_0x6270904f1580;
 .timescale -9 -12;
P_0x627090534080 .param/l "i" 1 3 86, +C4<01001>;
v0x627090534160_0 .net *"_ivl_0", 0 0, L_0x62709058c350;  1 drivers
v0x627090534240_0 .net *"_ivl_1", 1 0, L_0x62709058c3f0;  1 drivers
L_0x7d24895b7ac8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x627090534320_0 .net/2u *"_ivl_3", 1 0, L_0x7d24895b7ac8;  1 drivers
v0x6270905343e0_0 .net *"_ivl_5", 0 0, L_0x62709058c4e0;  1 drivers
v0x6270905344a0_0 .net *"_ivl_7", 0 0, L_0x62709058c620;  1 drivers
v0x6270905345d0_0 .net *"_ivl_8", 0 0, L_0x62709058c7b0;  1 drivers
v0x6270905346b0_0 .net *"_ivl_9", 0 0, L_0x62709058c850;  1 drivers
L_0x62709058c3f0 .concat [ 1 1 0 0], v0x6270904ea870_0, L_0x62709058c350;
L_0x62709058c4e0 .cmp/ne 2, L_0x62709058c3f0, L_0x7d24895b7ac8;
L_0x62709058c850 .functor MUXZ 1, L_0x62709058c7b0, L_0x62709058c620, L_0x62709058c4e0, C4<>;
S_0x627090534790 .scope generate, "genblk_CRM_microRot[10]" "genblk_CRM_microRot[10]" 3 86, 3 86 0, S_0x6270904f1580;
 .timescale -9 -12;
P_0x627090534990 .param/l "i" 1 3 86, +C4<01010>;
v0x627090534a70_0 .net *"_ivl_0", 0 0, L_0x62709058ca10;  1 drivers
v0x627090534b50_0 .net *"_ivl_1", 1 0, L_0x62709058c6c0;  1 drivers
L_0x7d24895b7b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x627090534c30_0 .net/2u *"_ivl_3", 1 0, L_0x7d24895b7b10;  1 drivers
v0x627090534cf0_0 .net *"_ivl_5", 0 0, L_0x62709058cbb0;  1 drivers
v0x627090534db0_0 .net *"_ivl_7", 0 0, L_0x62709058ccf0;  1 drivers
v0x627090534ee0_0 .net *"_ivl_8", 0 0, L_0x62709058cd90;  1 drivers
v0x627090534fc0_0 .net *"_ivl_9", 0 0, L_0x62709058cab0;  1 drivers
L_0x62709058c6c0 .concat [ 1 1 0 0], v0x6270904ea870_0, L_0x62709058ca10;
L_0x62709058cbb0 .cmp/ne 2, L_0x62709058c6c0, L_0x7d24895b7b10;
L_0x62709058cab0 .functor MUXZ 1, L_0x62709058cd90, L_0x62709058ccf0, L_0x62709058cbb0, C4<>;
S_0x6270905350a0 .scope generate, "genblk_CRM_microRot[11]" "genblk_CRM_microRot[11]" 3 86, 3 86 0, S_0x6270904f1580;
 .timescale -9 -12;
P_0x6270905352a0 .param/l "i" 1 3 86, +C4<01011>;
v0x627090535380_0 .net *"_ivl_0", 0 0, L_0x62709058d240;  1 drivers
v0x627090535460_0 .net *"_ivl_1", 1 0, L_0x62709058d2e0;  1 drivers
L_0x7d24895b7b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x627090535540_0 .net/2u *"_ivl_3", 1 0, L_0x7d24895b7b58;  1 drivers
v0x627090535600_0 .net *"_ivl_5", 0 0, L_0x62709058d3d0;  1 drivers
v0x6270905356c0_0 .net *"_ivl_7", 0 0, L_0x62709058d510;  1 drivers
v0x6270905357f0_0 .net *"_ivl_8", 0 0, L_0x62709058d6d0;  1 drivers
v0x6270905358d0_0 .net *"_ivl_9", 0 0, L_0x62709058d770;  1 drivers
L_0x62709058d2e0 .concat [ 1 1 0 0], v0x6270904ea870_0, L_0x62709058d240;
L_0x62709058d3d0 .cmp/ne 2, L_0x62709058d2e0, L_0x7d24895b7b58;
L_0x62709058d770 .functor MUXZ 1, L_0x62709058d6d0, L_0x62709058d510, L_0x62709058d3d0, C4<>;
S_0x6270905359b0 .scope generate, "genblk_CRM_microRot[12]" "genblk_CRM_microRot[12]" 3 86, 3 86 0, S_0x6270904f1580;
 .timescale -9 -12;
P_0x627090535bb0 .param/l "i" 1 3 86, +C4<01100>;
v0x627090535c90_0 .net *"_ivl_0", 0 0, L_0x62709058d900;  1 drivers
v0x627090535d70_0 .net *"_ivl_1", 1 0, L_0x62709058d5b0;  1 drivers
L_0x7d24895b7ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x627090535e50_0 .net/2u *"_ivl_3", 1 0, L_0x7d24895b7ba0;  1 drivers
v0x627090535f10_0 .net *"_ivl_5", 0 0, L_0x62709058dad0;  1 drivers
v0x627090535fd0_0 .net *"_ivl_7", 0 0, L_0x62709058dc10;  1 drivers
v0x627090536100_0 .net *"_ivl_8", 0 0, L_0x62709058dcb0;  1 drivers
v0x6270905361e0_0 .net *"_ivl_9", 0 0, L_0x62709058de90;  1 drivers
L_0x62709058d5b0 .concat [ 1 1 0 0], v0x6270904ea870_0, L_0x62709058d900;
L_0x62709058dad0 .cmp/ne 2, L_0x62709058d5b0, L_0x7d24895b7ba0;
L_0x62709058de90 .functor MUXZ 1, L_0x62709058dcb0, L_0x62709058dc10, L_0x62709058dad0, C4<>;
S_0x6270905362c0 .scope generate, "genblk_CRM_microRot[13]" "genblk_CRM_microRot[13]" 3 86, 3 86 0, S_0x6270904f1580;
 .timescale -9 -12;
P_0x6270905364c0 .param/l "i" 1 3 86, +C4<01101>;
v0x6270905365a0_0 .net *"_ivl_0", 0 0, L_0x62709058e020;  1 drivers
v0x627090536680_0 .net *"_ivl_1", 1 0, L_0x62709058e0c0;  1 drivers
L_0x7d24895b7be8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x627090536760_0 .net/2u *"_ivl_3", 1 0, L_0x7d24895b7be8;  1 drivers
v0x627090536820_0 .net *"_ivl_5", 0 0, L_0x62709058e3c0;  1 drivers
v0x6270905368e0_0 .net *"_ivl_7", 0 0, L_0x62709058e500;  1 drivers
v0x627090536a10_0 .net *"_ivl_8", 0 0, L_0x6270905661f0;  1 drivers
v0x627090536af0_0 .net *"_ivl_9", 0 0, L_0x62709058dd50;  1 drivers
L_0x62709058e0c0 .concat [ 1 1 0 0], v0x6270904ea870_0, L_0x62709058e020;
L_0x62709058e3c0 .cmp/ne 2, L_0x62709058e0c0, L_0x7d24895b7be8;
L_0x62709058dd50 .functor MUXZ 1, L_0x6270905661f0, L_0x62709058e500, L_0x62709058e3c0, C4<>;
S_0x627090536bd0 .scope generate, "genblk_CRM_microRot[14]" "genblk_CRM_microRot[14]" 3 86, 3 86 0, S_0x6270904f1580;
 .timescale -9 -12;
P_0x627090536dd0 .param/l "i" 1 3 86, +C4<01110>;
v0x627090536eb0_0 .net *"_ivl_0", 0 0, L_0x62709058e950;  1 drivers
v0x627090536f90_0 .net *"_ivl_1", 1 0, L_0x62709058eb50;  1 drivers
L_0x7d24895b7c30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x627090537070_0 .net/2u *"_ivl_3", 1 0, L_0x7d24895b7c30;  1 drivers
v0x627090537130_0 .net *"_ivl_5", 0 0, L_0x62709058ec40;  1 drivers
v0x6270905371f0_0 .net *"_ivl_7", 0 0, L_0x62709058ed80;  1 drivers
v0x627090537320_0 .net *"_ivl_8", 0 0, L_0x62709058ee20;  1 drivers
v0x627090537400_0 .net *"_ivl_9", 0 0, L_0x62709058f030;  1 drivers
L_0x62709058eb50 .concat [ 1 1 0 0], v0x6270904ea870_0, L_0x62709058e950;
L_0x62709058ec40 .cmp/ne 2, L_0x62709058eb50, L_0x7d24895b7c30;
L_0x62709058f030 .functor MUXZ 1, L_0x62709058ee20, L_0x62709058ed80, L_0x62709058ec40, C4<>;
S_0x6270905374e0 .scope generate, "genblk_CRM_microRot[15]" "genblk_CRM_microRot[15]" 3 86, 3 86 0, S_0x6270904f1580;
 .timescale -9 -12;
P_0x6270905376e0 .param/l "i" 1 3 86, +C4<01111>;
v0x6270905377c0_0 .net *"_ivl_0", 0 0, L_0x62709058f740;  1 drivers
v0x6270905378a0_0 .net *"_ivl_1", 1 0, L_0x62709058f960;  1 drivers
L_0x7d24895b7c78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x627090537980_0 .net/2u *"_ivl_3", 1 0, L_0x7d24895b7c78;  1 drivers
v0x627090537a40_0 .net *"_ivl_5", 0 0, L_0x62709058fa50;  1 drivers
v0x627090537b00_0 .net *"_ivl_7", 0 0, L_0x62709058fb90;  1 drivers
v0x627090537c30_0 .net *"_ivl_8", 0 0, L_0x62709058fc30;  1 drivers
v0x627090537d10_0 .net *"_ivl_9", 0 0, L_0x62709058fe60;  1 drivers
L_0x62709058f960 .concat [ 1 1 0 0], v0x6270904ea870_0, L_0x62709058f740;
L_0x62709058fa50 .cmp/ne 2, L_0x62709058f960, L_0x7d24895b7c78;
L_0x62709058fe60 .functor MUXZ 1, L_0x62709058fc30, L_0x62709058fb90, L_0x62709058fa50, C4<>;
S_0x627090539780 .scope module, "update_inst" "updateTop" 23 439, 33 1 0, S_0x6270904df340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 160 "W_in";
    .port_info 4 /INPUT 32 "Z_in1";
    .port_info 5 /INPUT 32 "Z_in2";
    .port_info 6 /INPUT 1 "Z_in_valid";
    .port_info 7 /INPUT 1 "cordic_vec_opvld";
    .port_info 8 /INPUT 32 "cordic_vec_xout";
    .port_info 9 /INPUT 2 "cordic_vec_quad_out";
    .port_info 10 /INPUT 1 "cordic_vec_microRot_out_start";
    .port_info 11 /INPUT 1 "cordic_rot1_opvld";
    .port_info 12 /INPUT 32 "cordic_rot1_xout";
    .port_info 13 /OUTPUT 1 "ica_cordic_vec_en";
    .port_info 14 /OUTPUT 32 "ica_cordic_vec_xin";
    .port_info 15 /OUTPUT 32 "ica_cordic_vec_yin";
    .port_info 16 /OUTPUT 1 "ica_cordic_vec_angle_calc_en";
    .port_info 17 /OUTPUT 1 "ica_cordic_rot1_en";
    .port_info 18 /OUTPUT 32 "ica_cordic_rot1_xin";
    .port_info 19 /OUTPUT 32 "ica_cordic_rot1_yin";
    .port_info 20 /OUTPUT 16 "ica_cordic_rot1_angle_in";
    .port_info 21 /OUTPUT 1 "ica_cordic_rot1_angle_microRot_n";
    .port_info 22 /OUTPUT 16 "ica_cordic_rot1_microRot_ext_in";
    .port_info 23 /OUTPUT 1 "ica_cordic_rot1_microRot_ext_vld";
    .port_info 24 /OUTPUT 2 "ica_cordic_rot1_quad_in";
    .port_info 25 /OUTPUT 1 "cordic_nrst";
    .port_info 26 /OUTPUT 1 "Z_in_en";
    .port_info 27 /OUTPUT 10 "Z_address1";
    .port_info 28 /OUTPUT 10 "Z_address2";
    .port_info 29 /OUTPUT 160 "W_out";
    .port_info 30 /OUTPUT 1 "output_valid";
P_0x6270905399a0 .param/l "ADDR_WIDTH" 0 33 9, +C4<00000000000000000000000000001010>;
P_0x6270905399e0 .param/l "ANGLE_WIDTH" 0 33 7, +C4<00000000000000000000000000010000>;
P_0x627090539a20 .param/l "CORDIC_STAGES" 0 33 8, +C4<00000000000000000000000000010000>;
P_0x627090539a60 .param/l "CORDIC_WIDTH" 0 33 6, +C4<00000000000000000000000000100110>;
P_0x627090539aa0 .param/l "DATA_WIDTH" 0 33 4, +C4<00000000000000000000000000100000>;
P_0x627090539ae0 .param/l "FRAC_WIDTH" 0 33 5, +C4<00000000000000000000000000010100>;
P_0x627090539b20 .param/l "LOGM" 0 33 10, +C4<00000000000000000000000000001010>;
P_0x627090539b60 .param/l "M" 0 33 3, +C4<00000000000000000000000000001010>;
P_0x627090539ba0 .param/l "N" 0 33 2, +C4<00000000000000000000000000000101>;
v0x62709053ede0_0 .var "G_kin_cube", 319 0;
v0x62709053eec0_0 .var/s "G_norm_cube", 31 0;
v0x62709053efa0 .array "G_wire", 9 0;
v0x62709053efa0_0 .net/s v0x62709053efa0 0, 31 0, L_0x6270905a4650; 1 drivers
v0x62709053efa0_1 .net/s v0x62709053efa0 1, 31 0, L_0x6270905a4750; 1 drivers
v0x62709053efa0_2 .net/s v0x62709053efa0 2, 31 0, L_0x6270905a4840; 1 drivers
v0x62709053efa0_3 .net/s v0x62709053efa0 3, 31 0, L_0x6270905a4930; 1 drivers
v0x62709053efa0_4 .net/s v0x62709053efa0 4, 31 0, L_0x6270905a4a00; 1 drivers
v0x62709053efa0_5 .net/s v0x62709053efa0 5, 31 0, L_0x6270905a4b30; 1 drivers
v0x62709053efa0_6 .net/s v0x62709053efa0 6, 31 0, L_0x6270905a4c00; 1 drivers
v0x62709053efa0_7 .net/s v0x62709053efa0 7, 31 0, L_0x6270905a4d40; 1 drivers
v0x62709053efa0_8 .net/s v0x62709053efa0 8, 31 0, L_0x6270905a4e10; 1 drivers
v0x62709053efa0_9 .net/s v0x62709053efa0 9, 31 0, L_0x6270905a4f60; 1 drivers
v0x62709053f180_0 .var "Mcounter", 9 0;
v0x62709053f260_0 .var "Ncounter", 2 0;
v0x62709053f390_0 .var "P_vector", 159 0;
v0x62709053f470 .array "P_wire", 4 0;
v0x62709053f470_0 .net/s v0x62709053f470 0, 31 0, L_0x6270905a5030; 1 drivers
v0x62709053f470_1 .net/s v0x62709053f470 1, 31 0, L_0x6270905a51c0; 1 drivers
v0x62709053f470_2 .net/s v0x62709053f470 2, 31 0, L_0x6270905a5290; 1 drivers
v0x62709053f470_3 .net/s v0x62709053f470 3, 31 0, L_0x6270905a53d0; 1 drivers
v0x62709053f470_4 .net/s v0x62709053f470 4, 31 0, L_0x6270905a54a0; 1 drivers
v0x62709053f5d0_0 .net "W_in", 159 0, v0x62709054c980_0;  alias, 1 drivers
v0x62709053f690_0 .var "W_out", 159 0;
v0x62709053f800 .array "W_wire", 4 0;
v0x62709053f800_0 .net/s v0x62709053f800 0, 31 0, L_0x6270905a4270; 1 drivers
v0x62709053f800_1 .net/s v0x62709053f800 1, 31 0, L_0x6270905a4310; 1 drivers
v0x62709053f800_2 .net/s v0x62709053f800 2, 31 0, L_0x6270905a43b0; 1 drivers
v0x62709053f800_3 .net/s v0x62709053f800 3, 31 0, L_0x6270905a4480; 1 drivers
v0x62709053f800_4 .net/s v0x62709053f800 4, 31 0, L_0x6270905a4580; 1 drivers
v0x62709053f990_0 .net/s "ZG1", 63 0, L_0x6270905a5570;  1 drivers
v0x62709053fa70_0 .net/s "ZG2", 63 0, L_0x6270905a5a60;  1 drivers
v0x62709053fb50_0 .var/s "Z_0", 31 0;
v0x62709053fc30_0 .var/s "Z_1", 31 0;
v0x62709053fd10_0 .var "Z_address1", 9 0;
v0x62709053fdf0_0 .var "Z_address2", 9 0;
v0x62709053fed0_0 .net/s "Z_in1", 31 0, v0x6270904e0400_0;  alias, 1 drivers
v0x6270905400d0_0 .net/s "Z_in2", 31 0, v0x6270904e04a0_0;  alias, 1 drivers
v0x6270905401a0_0 .var "Z_in_en", 0 0;
v0x627090540270_0 .net "Z_in_valid", 0 0, v0x6270904e0540_0;  alias, 1 drivers
L_0x7d24895b8728 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x627090540340_0 .net/2u *"_ivl_100", 31 0, L_0x7d24895b8728;  1 drivers
v0x6270905403e0_0 .net *"_ivl_104", 31 0, L_0x6270905a70c0;  1 drivers
L_0x7d24895b8770 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6270905404a0_0 .net *"_ivl_107", 28 0, L_0x7d24895b8770;  1 drivers
L_0x7d24895b87b8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x627090540580_0 .net/2u *"_ivl_108", 31 0, L_0x7d24895b87b8;  1 drivers
v0x627090540660_0 .net/s *"_ivl_20", 63 0, L_0x6270905a5330;  1 drivers
v0x627090540740_0 .net/s *"_ivl_22", 63 0, L_0x6270905a5680;  1 drivers
v0x627090540820_0 .net/s *"_ivl_26", 63 0, L_0x6270905a5870;  1 drivers
v0x627090540900_0 .net/s *"_ivl_28", 63 0, L_0x6270905a5780;  1 drivers
v0x6270905409e0_0 .net *"_ivl_32", 31 0, L_0x6270905a5910;  1 drivers
L_0x7d24895b8260 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x627090540ac0_0 .net *"_ivl_35", 28 0, L_0x7d24895b8260;  1 drivers
L_0x7d24895b82a8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x627090540ba0_0 .net/2u *"_ivl_36", 31 0, L_0x7d24895b82a8;  1 drivers
v0x627090540c80_0 .net *"_ivl_40", 31 0, L_0x6270905a5ba0;  1 drivers
L_0x7d24895b82f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x627090540d60_0 .net *"_ivl_43", 28 0, L_0x7d24895b82f0;  1 drivers
L_0x7d24895b8338 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x627090540e40_0 .net/2u *"_ivl_44", 31 0, L_0x7d24895b8338;  1 drivers
v0x627090540f20_0 .net *"_ivl_48", 31 0, L_0x6270905a5e40;  1 drivers
L_0x7d24895b8380 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x627090541000_0 .net *"_ivl_51", 28 0, L_0x7d24895b8380;  1 drivers
L_0x7d24895b83c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x6270905410e0_0 .net/2u *"_ivl_52", 31 0, L_0x7d24895b83c8;  1 drivers
v0x6270905411c0_0 .net *"_ivl_56", 31 0, L_0x6270905a6110;  1 drivers
L_0x7d24895b8410 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6270905412a0_0 .net *"_ivl_59", 21 0, L_0x7d24895b8410;  1 drivers
L_0x7d24895b8458 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x627090541380_0 .net/2u *"_ivl_60", 31 0, L_0x7d24895b8458;  1 drivers
v0x627090541460_0 .net *"_ivl_64", 31 0, L_0x6270905a6710;  1 drivers
L_0x7d24895b84a0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x627090541540_0 .net *"_ivl_67", 21 0, L_0x7d24895b84a0;  1 drivers
L_0x7d24895b84e8 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x627090541620_0 .net/2u *"_ivl_68", 31 0, L_0x7d24895b84e8;  1 drivers
v0x627090541700_0 .net *"_ivl_72", 31 0, L_0x6270905a65f0;  1 drivers
L_0x7d24895b8530 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6270905417e0_0 .net *"_ivl_75", 21 0, L_0x7d24895b8530;  1 drivers
L_0x7d24895b8578 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6270905418c0_0 .net/2u *"_ivl_76", 31 0, L_0x7d24895b8578;  1 drivers
v0x6270905419a0_0 .net *"_ivl_80", 31 0, L_0x6270905a6990;  1 drivers
L_0x7d24895b85c0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x627090541a80_0 .net *"_ivl_83", 21 0, L_0x7d24895b85c0;  1 drivers
L_0x7d24895b8608 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x627090541b60_0 .net/2u *"_ivl_84", 31 0, L_0x7d24895b8608;  1 drivers
v0x627090541c40_0 .net *"_ivl_88", 31 0, L_0x6270905a6c00;  1 drivers
L_0x7d24895b8650 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x627090541d20_0 .net *"_ivl_91", 21 0, L_0x7d24895b8650;  1 drivers
L_0x7d24895b8698 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x627090541e00_0 .net/2u *"_ivl_92", 31 0, L_0x7d24895b8698;  1 drivers
v0x627090541ee0_0 .net *"_ivl_96", 31 0, L_0x6270905a6e30;  1 drivers
L_0x7d24895b86e0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x627090541fc0_0 .net *"_ivl_99", 28 0, L_0x7d24895b86e0;  1 drivers
v0x6270905420a0_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x627090542140_0 .var "cordic_nrst", 0 0;
v0x627090542210_0 .net "cordic_rot1_opvld", 0 0, L_0x62709059bec0;  alias, 1 drivers
v0x6270905422b0_0 .net/s "cordic_rot1_xout", 31 0, L_0x62709059bdb0;  alias, 1 drivers
v0x627090542350_0 .net "cordic_vec_microRot_out_start", 0 0, v0x627090525040_0;  alias, 1 drivers
v0x6270905423f0_0 .net "cordic_vec_opvld", 0 0, L_0x6270905a3470;  alias, 1 drivers
v0x627090542490_0 .net "cordic_vec_quad_out", 1 0, L_0x62709059fec0;  alias, 1 drivers
v0x627090542550_0 .net/s "cordic_vec_xout", 31 0, L_0x6270905a3330;  alias, 1 drivers
v0x627090542610_0 .var/s "cuber_data_in", 31 0;
v0x627090542700_0 .net/s "cuber_out", 31 0, v0x62709053ac70_0;  1 drivers
v0x6270905427d0_0 .var "cuber_start", 0 0;
v0x627090542cb0_0 .net "cuber_valid", 0 0, v0x62709053b250_0;  1 drivers
v0x627090542d80_0 .net "en", 0 0, v0x62709054c3a0_0;  1 drivers
v0x627090542e20_0 .var/s "ica_cordic_rot1_angle_in", 15 0;
v0x627090542ef0_0 .var "ica_cordic_rot1_angle_microRot_n", 0 0;
v0x627090542fc0_0 .var "ica_cordic_rot1_en", 0 0;
v0x627090543090_0 .var "ica_cordic_rot1_microRot_ext_in", 15 0;
v0x627090543160_0 .var "ica_cordic_rot1_microRot_ext_vld", 0 0;
v0x627090543230_0 .var "ica_cordic_rot1_quad_in", 1 0;
v0x627090543300_0 .var/s "ica_cordic_rot1_xin", 31 0;
v0x6270905433d0_0 .var/s "ica_cordic_rot1_yin", 31 0;
v0x6270905434a0_0 .var "ica_cordic_vec_angle_calc_en", 0 0;
v0x627090543570_0 .var "ica_cordic_vec_en", 0 0;
v0x627090543640_0 .var/s "ica_cordic_vec_xin", 31 0;
v0x627090543710_0 .var/s "ica_cordic_vec_yin", 31 0;
v0x6270905437e0_0 .var/i "j", 31 0;
v0x627090543880_0 .net "mcounter_eq_0", 0 0, L_0x6270905a6ac0;  1 drivers
v0x627090543920_0 .net "mcounter_eq_1", 0 0, L_0x6270905a6d40;  1 drivers
v0x6270905439c0_0 .net "mcounter_eq_m1", 0 0, L_0x6270905a6850;  1 drivers
v0x627090543a60_0 .net "mcounter_le_m2", 0 0, L_0x6270905a6f80;  1 drivers
v0x627090543b00_0 .net "mcounter_lt_m1", 0 0, L_0x6270905a64b0;  1 drivers
v0x627090543ba0_0 .net "ncounter_eq_0", 0 0, L_0x6270905a5fd0;  1 drivers
v0x627090543c60_0 .net "ncounter_eq_1", 0 0, L_0x6270905a6210;  1 drivers
v0x627090543d20_0 .net "ncounter_eq_n1", 0 0, L_0x6270905a7460;  1 drivers
v0x627090543de0_0 .net "ncounter_le_n2", 0 0, L_0x6270905a5cd0;  1 drivers
v0x627090543ea0_0 .net "ncounter_lt_n1", 0 0, L_0x6270905a6ed0;  1 drivers
v0x627090543f60_0 .var "output_valid", 0 0;
v0x627090544020_0 .net "rst_n", 0 0, v0x62709054c440_0;  1 drivers
v0x6270905440f0_0 .var "stage_counter", 1 0;
L_0x6270905a4270 .part v0x62709054c980_0, 0, 32;
L_0x6270905a4310 .part v0x62709054c980_0, 32, 32;
L_0x6270905a43b0 .part v0x62709054c980_0, 64, 32;
L_0x6270905a4480 .part v0x62709054c980_0, 96, 32;
L_0x6270905a4580 .part v0x62709054c980_0, 128, 32;
L_0x6270905a4650 .part v0x62709053ede0_0, 0, 32;
L_0x6270905a4750 .part v0x62709053ede0_0, 32, 32;
L_0x6270905a4840 .part v0x62709053ede0_0, 64, 32;
L_0x6270905a4930 .part v0x62709053ede0_0, 96, 32;
L_0x6270905a4a00 .part v0x62709053ede0_0, 128, 32;
L_0x6270905a4b30 .part v0x62709053ede0_0, 160, 32;
L_0x6270905a4c00 .part v0x62709053ede0_0, 192, 32;
L_0x6270905a4d40 .part v0x62709053ede0_0, 224, 32;
L_0x6270905a4e10 .part v0x62709053ede0_0, 256, 32;
L_0x6270905a4f60 .part v0x62709053ede0_0, 288, 32;
L_0x6270905a5030 .part v0x62709053f390_0, 0, 32;
L_0x6270905a51c0 .part v0x62709053f390_0, 32, 32;
L_0x6270905a5290 .part v0x62709053f390_0, 64, 32;
L_0x6270905a53d0 .part v0x62709053f390_0, 96, 32;
L_0x6270905a54a0 .part v0x62709053f390_0, 128, 32;
L_0x6270905a5330 .extend/s 64, v0x62709053fb50_0;
L_0x6270905a5680 .extend/s 64, v0x62709053eec0_0;
L_0x6270905a5570 .arith/mult 64, L_0x6270905a5330, L_0x6270905a5680;
L_0x6270905a5870 .extend/s 64, v0x62709053fc30_0;
L_0x6270905a5780 .extend/s 64, v0x62709053eec0_0;
L_0x6270905a5a60 .arith/mult 64, L_0x6270905a5870, L_0x6270905a5780;
L_0x6270905a5910 .concat [ 3 29 0 0], v0x62709053f260_0, L_0x7d24895b8260;
L_0x6270905a5cd0 .cmp/ge 32, L_0x7d24895b82a8, L_0x6270905a5910;
L_0x6270905a5ba0 .concat [ 3 29 0 0], v0x62709053f260_0, L_0x7d24895b82f0;
L_0x6270905a5fd0 .cmp/eq 32, L_0x6270905a5ba0, L_0x7d24895b8338;
L_0x6270905a5e40 .concat [ 3 29 0 0], v0x62709053f260_0, L_0x7d24895b8380;
L_0x6270905a6210 .cmp/eq 32, L_0x6270905a5e40, L_0x7d24895b83c8;
L_0x6270905a6110 .concat [ 10 22 0 0], v0x62709053f180_0, L_0x7d24895b8410;
L_0x6270905a64b0 .cmp/gt 32, L_0x7d24895b8458, L_0x6270905a6110;
L_0x6270905a6710 .concat [ 10 22 0 0], v0x62709053f180_0, L_0x7d24895b84a0;
L_0x6270905a6850 .cmp/eq 32, L_0x6270905a6710, L_0x7d24895b84e8;
L_0x6270905a65f0 .concat [ 10 22 0 0], v0x62709053f180_0, L_0x7d24895b8530;
L_0x6270905a6ac0 .cmp/eq 32, L_0x6270905a65f0, L_0x7d24895b8578;
L_0x6270905a6990 .concat [ 10 22 0 0], v0x62709053f180_0, L_0x7d24895b85c0;
L_0x6270905a6d40 .cmp/eq 32, L_0x6270905a6990, L_0x7d24895b8608;
L_0x6270905a6c00 .concat [ 10 22 0 0], v0x62709053f180_0, L_0x7d24895b8650;
L_0x6270905a6f80 .cmp/ge 32, L_0x7d24895b8698, L_0x6270905a6c00;
L_0x6270905a6e30 .concat [ 3 29 0 0], v0x62709053f260_0, L_0x7d24895b86e0;
L_0x6270905a6ed0 .cmp/gt 32, L_0x7d24895b8728, L_0x6270905a6e30;
L_0x6270905a70c0 .concat [ 3 29 0 0], v0x62709053f260_0, L_0x7d24895b8770;
L_0x6270905a7460 .cmp/eq 32, L_0x6270905a70c0, L_0x7d24895b87b8;
S_0x62709053a460 .scope module, "cuber_inst" "sequential_cuber" 33 117, 34 1 0, S_0x627090539780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "cube_out";
    .port_info 5 /OUTPUT 1 "valid_out";
P_0x627090539c40 .param/l "DATA_WIDTH" 0 34 2, +C4<00000000000000000000000000100000>;
P_0x627090539c80 .param/l "FRAC_WIDTH" 0 34 3, +C4<00000000000000000000000000010100>;
v0x62709053a900_0 .net/s *"_ivl_0", 95 0, L_0x6270905a72f0;  1 drivers
v0x62709053aa00_0 .net/s *"_ivl_2", 95 0, L_0x6270905a7390;  1 drivers
v0x62709053aae0_0 .net "clk", 0 0, v0x62709054d050_0;  alias, 1 drivers
v0x62709053abb0_0 .net/s "cube_full", 95 0, L_0x6270905a7720;  1 drivers
v0x62709053ac70_0 .var/s "cube_out", 31 0;
v0x62709053ad50_0 .net/s "data_in", 31 0, v0x627090542610_0;  1 drivers
v0x62709053ae30_0 .var/s "data_reg_stage1", 31 0;
v0x62709053af10_0 .var/s "data_reg_stage2", 31 0;
v0x62709053aff0_0 .net "rst_n", 0 0, v0x62709054c440_0;  alias, 1 drivers
v0x62709053b0b0_0 .var/s "square_reg", 63 0;
v0x62709053b190_0 .net "start", 0 0, v0x6270905427d0_0;  1 drivers
v0x62709053b250_0 .var "valid_out", 0 0;
v0x62709053b310_0 .var "valid_stage1", 0 0;
v0x62709053b3d0_0 .var "valid_stage2", 0 0;
E_0x62709053a880/0 .event negedge, v0x62709053aff0_0;
E_0x62709053a880/1 .event posedge, v0x6270904e02c0_0;
E_0x62709053a880 .event/or E_0x62709053a880/0, E_0x62709053a880/1;
L_0x6270905a72f0 .extend/s 96, v0x62709053b0b0_0;
L_0x6270905a7390 .extend/s 96, v0x62709053af10_0;
L_0x6270905a7720 .arith/mult 96, L_0x6270905a72f0, L_0x6270905a7390;
S_0x62709053b590 .scope generate, "gen_g_wires[0]" "gen_g_wires[0]" 33 85, 33 85 0, S_0x627090539780;
 .timescale -9 -12;
P_0x62709053b760 .param/l "i" 1 33 85, +C4<00>;
S_0x62709053b820 .scope generate, "gen_g_wires[1]" "gen_g_wires[1]" 33 85, 33 85 0, S_0x627090539780;
 .timescale -9 -12;
P_0x62709053ba00 .param/l "i" 1 33 85, +C4<01>;
S_0x62709053bac0 .scope generate, "gen_g_wires[2]" "gen_g_wires[2]" 33 85, 33 85 0, S_0x627090539780;
 .timescale -9 -12;
P_0x62709053bca0 .param/l "i" 1 33 85, +C4<010>;
S_0x62709053bd80 .scope generate, "gen_g_wires[3]" "gen_g_wires[3]" 33 85, 33 85 0, S_0x627090539780;
 .timescale -9 -12;
P_0x62709053bfb0 .param/l "i" 1 33 85, +C4<011>;
S_0x62709053c090 .scope generate, "gen_g_wires[4]" "gen_g_wires[4]" 33 85, 33 85 0, S_0x627090539780;
 .timescale -9 -12;
P_0x62709053c270 .param/l "i" 1 33 85, +C4<0100>;
S_0x62709053c350 .scope generate, "gen_g_wires[5]" "gen_g_wires[5]" 33 85, 33 85 0, S_0x627090539780;
 .timescale -9 -12;
P_0x62709053c530 .param/l "i" 1 33 85, +C4<0101>;
S_0x62709053c610 .scope generate, "gen_g_wires[6]" "gen_g_wires[6]" 33 85, 33 85 0, S_0x627090539780;
 .timescale -9 -12;
P_0x62709053c7f0 .param/l "i" 1 33 85, +C4<0110>;
S_0x62709053c8d0 .scope generate, "gen_g_wires[7]" "gen_g_wires[7]" 33 85, 33 85 0, S_0x627090539780;
 .timescale -9 -12;
P_0x62709053bf60 .param/l "i" 1 33 85, +C4<0111>;
S_0x62709053cbd0 .scope generate, "gen_g_wires[8]" "gen_g_wires[8]" 33 85, 33 85 0, S_0x627090539780;
 .timescale -9 -12;
P_0x62709053cdb0 .param/l "i" 1 33 85, +C4<01000>;
S_0x62709053ce90 .scope generate, "gen_g_wires[9]" "gen_g_wires[9]" 33 85, 33 85 0, S_0x627090539780;
 .timescale -9 -12;
P_0x62709053d070 .param/l "i" 1 33 85, +C4<01001>;
S_0x62709053d150 .scope generate, "gen_p_wires[0]" "gen_p_wires[0]" 33 89, 33 89 0, S_0x627090539780;
 .timescale -9 -12;
P_0x62709053d330 .param/l "i" 1 33 89, +C4<00>;
S_0x62709053d410 .scope generate, "gen_p_wires[1]" "gen_p_wires[1]" 33 89, 33 89 0, S_0x627090539780;
 .timescale -9 -12;
P_0x62709053d5f0 .param/l "i" 1 33 89, +C4<01>;
S_0x62709053d6d0 .scope generate, "gen_p_wires[2]" "gen_p_wires[2]" 33 89, 33 89 0, S_0x627090539780;
 .timescale -9 -12;
P_0x62709053d8b0 .param/l "i" 1 33 89, +C4<010>;
S_0x62709053d990 .scope generate, "gen_p_wires[3]" "gen_p_wires[3]" 33 89, 33 89 0, S_0x627090539780;
 .timescale -9 -12;
P_0x62709053db70 .param/l "i" 1 33 89, +C4<011>;
S_0x62709053dc50 .scope generate, "gen_p_wires[4]" "gen_p_wires[4]" 33 89, 33 89 0, S_0x627090539780;
 .timescale -9 -12;
P_0x62709053de30 .param/l "i" 1 33 89, +C4<0100>;
S_0x62709053df10 .scope generate, "gen_w_wires[0]" "gen_w_wires[0]" 33 81, 33 81 0, S_0x627090539780;
 .timescale -9 -12;
P_0x62709053e200 .param/l "i" 1 33 81, +C4<00>;
S_0x62709053e2e0 .scope generate, "gen_w_wires[1]" "gen_w_wires[1]" 33 81, 33 81 0, S_0x627090539780;
 .timescale -9 -12;
P_0x62709053e4c0 .param/l "i" 1 33 81, +C4<01>;
S_0x62709053e5a0 .scope generate, "gen_w_wires[2]" "gen_w_wires[2]" 33 81, 33 81 0, S_0x627090539780;
 .timescale -9 -12;
P_0x62709053e780 .param/l "i" 1 33 81, +C4<010>;
S_0x62709053e860 .scope generate, "gen_w_wires[3]" "gen_w_wires[3]" 33 81, 33 81 0, S_0x627090539780;
 .timescale -9 -12;
P_0x62709053ea40 .param/l "i" 1 33 81, +C4<011>;
S_0x62709053eb20 .scope generate, "gen_w_wires[4]" "gen_w_wires[4]" 33 81, 33 81 0, S_0x627090539780;
 .timescale -9 -12;
P_0x62709053ed00 .param/l "i" 1 33 81, +C4<0100>;
    .scope S_0x627090402580;
T_0 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270902de450_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270902c1ae0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270902ef090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270902e6a70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6270902ead80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270902c1ae0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270902ef090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270902e6a70_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270902e6a70_0, 0;
    %load/vec4 v0x6270902e2760_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x6270902c5dd0_0;
    %load/vec4 v0x6270902bdb60_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x6270902bdb60_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270902c1ae0_0, 0;
    %load/vec4 v0x6270902bdb60_0;
    %load/vec4 v0x6270902c5dd0_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x6270902c5dd0_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270902ef090_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x6270902c5dd0_0;
    %load/vec4 v0x6270902bdb60_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x6270902bdb60_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270902c1ae0_0, 0;
    %load/vec4 v0x6270902bdb60_0;
    %load/vec4 v0x6270902c5dd0_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x6270902c5dd0_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270902ef090_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x62709048f730;
T_1 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270903211c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62709030d280_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62709038ab30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270903237e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x62709045dd80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62709030d280_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62709038ab30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270903237e0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270903237e0_0, 0;
    %load/vec4 v0x6270903224d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x62709030dbe0_0;
    %load/vec4 v0x627090371210_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x627090371210_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62709030d280_0, 0;
    %load/vec4 v0x627090371210_0;
    %load/vec4 v0x62709030dbe0_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x62709030dbe0_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62709038ab30_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x62709030dbe0_0;
    %load/vec4 v0x627090371210_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x627090371210_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62709030d280_0, 0;
    %load/vec4 v0x627090371210_0;
    %load/vec4 v0x62709030dbe0_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x62709030dbe0_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62709038ab30_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x6270903f4690;
T_2 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x627090379a70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62709036e7d0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270903debd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270903822d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x627090386700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62709036e7d0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270903debd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270903822d0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270903822d0_0, 0;
    %load/vec4 v0x62709037dea0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x627090375640_0;
    %load/vec4 v0x627090397970_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x627090397970_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62709036e7d0_0, 0;
    %load/vec4 v0x627090397970_0;
    %load/vec4 v0x627090375640_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x627090375640_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270903debd0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x627090375640_0;
    %load/vec4 v0x627090397970_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x627090397970_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62709036e7d0_0, 0;
    %load/vec4 v0x627090397970_0;
    %load/vec4 v0x627090375640_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x627090375640_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270903debd0_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x6270901a50c0;
T_3 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x627090398410_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090393fc0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62709041ea90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709039c860_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6270903a4660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090393fc0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62709041ea90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709039c860_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62709039c860_0, 0;
    %load/vec4 v0x6270903a0220_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x62709039bdc0_0;
    %load/vec4 v0x6270903ecc30_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x6270903ecc30_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090393fc0_0, 0;
    %load/vec4 v0x6270903ecc30_0;
    %load/vec4 v0x62709039bdc0_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x62709039bdc0_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62709041ea90_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x62709039bdc0_0;
    %load/vec4 v0x6270903ecc30_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x6270903ecc30_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090393fc0_0, 0;
    %load/vec4 v0x6270903ecc30_0;
    %load/vec4 v0x62709039bdc0_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x62709039bdc0_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62709041ea90_0, 0;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x6270904c4e10;
T_4 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62709041f200_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090415d00_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090394a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904286c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x627090432c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090415d00_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090394a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904286c0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904286c0_0, 0;
    %load/vec4 v0x627090423330_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x62709041a780_0;
    %load/vec4 v0x627090411b90_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x627090411b90_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090415d00_0, 0;
    %load/vec4 v0x627090411b90_0;
    %load/vec4 v0x62709041a780_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x62709041a780_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090394a20_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x62709041a780_0;
    %load/vec4 v0x627090411b90_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x627090411b90_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090415d00_0, 0;
    %load/vec4 v0x627090411b90_0;
    %load/vec4 v0x62709041a780_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x62709041a780_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090394a20_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x627090394860;
T_5 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x627090281a50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62709028adb0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708ff20da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270902786f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x627090273da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62709028adb0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708ff20da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270902786f0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270902786f0_0, 0;
    %load/vec4 v0x62709027d0a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x627090286400_0;
    %load/vec4 v0x62709039d2c0_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x62709039d2c0_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62709028adb0_0, 0;
    %load/vec4 v0x62709039d2c0_0;
    %load/vec4 v0x627090286400_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x627090286400_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62708ff20da0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x627090286400_0;
    %load/vec4 v0x62709039d2c0_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x62709039d2c0_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62709028adb0_0, 0;
    %load/vec4 v0x62709039d2c0_0;
    %load/vec4 v0x627090286400_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x627090286400_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62708ff20da0_0, 0;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x62709036e1e0;
T_6 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270902efaf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090398e70_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708feb6e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090204850_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x62708ff20c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090398e70_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708feb6e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090204850_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090204850_0, 0;
    %load/vec4 v0x627090208b60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x6270902f3e00_0;
    %load/vec4 v0x62708fedbfa0_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x62708fedbfa0_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090398e70_0, 0;
    %load/vec4 v0x62708fedbfa0_0;
    %load/vec4 v0x6270902f3e00_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x6270902f3e00_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62708feb6e10_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x6270902f3e00_0;
    %load/vec4 v0x62708fedbfa0_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x62708fedbfa0_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090398e70_0, 0;
    %load/vec4 v0x62708fedbfa0_0;
    %load/vec4 v0x6270902f3e00_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x6270902f3e00_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62708feb6e10_0, 0;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x6270903836a0;
T_7 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62708fec6e50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708fecf6d0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708fecd400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62708fed6510_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x6270903d5630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708fecf6d0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708fecd400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62708fed6510_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62708fed6510_0, 0;
    %load/vec4 v0x62708fec9cb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x6270903ef5c0_0;
    %load/vec4 v0x62708fecd570_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x62708fecd570_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62708fecf6d0_0, 0;
    %load/vec4 v0x62708fecd570_0;
    %load/vec4 v0x6270903ef5c0_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x6270903ef5c0_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62708fecd400_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x6270903ef5c0_0;
    %load/vec4 v0x62708fecd570_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x62708fecd570_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62708fecf6d0_0, 0;
    %load/vec4 v0x62708fecd570_0;
    %load/vec4 v0x6270903ef5c0_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x6270903ef5c0_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62708fecd400_0, 0;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x62709038bf80;
T_8 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62708fff6860_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708ffebc90_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708ffec3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62708ffec530_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x62708ff35bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708ffebc90_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708ffec3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62708ffec530_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62708ffec530_0, 0;
    %load/vec4 v0x62709002ef60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x62708ffebb40_0;
    %load/vec4 v0x62708ffebe00_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x62708ffebe00_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62708ffebc90_0, 0;
    %load/vec4 v0x62708ffebe00_0;
    %load/vec4 v0x62708ffebb40_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x62708ffebb40_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62708ffec3c0_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x62708ffebb40_0;
    %load/vec4 v0x62708ffebe00_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x62708ffebe00_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62708ffebc90_0, 0;
    %load/vec4 v0x62708ffebe00_0;
    %load/vec4 v0x62708ffebb40_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x62708ffebb40_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62708ffec3c0_0, 0;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x627090376a10;
T_9 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62708fe82c10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708ffb9220_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708ff2dd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62708ffec6a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x62709002e0e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708ffb9220_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708ff2dd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62708ffec6a0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62708ffec6a0_0, 0;
    %load/vec4 v0x62709002eb10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x62708fe82aa0_0;
    %load/vec4 v0x62708ffb9390_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x62708ffb9390_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62708ffb9220_0, 0;
    %load/vec4 v0x62708ffb9390_0;
    %load/vec4 v0x62708fe82aa0_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x62708fe82aa0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62708ff2dd10_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x62708fe82aa0_0;
    %load/vec4 v0x62708ffb9390_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x62708ffb9390_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62708ffb9220_0, 0;
    %load/vec4 v0x62708ffb9390_0;
    %load/vec4 v0x62708fe82aa0_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x62708fe82aa0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62708ff2dd10_0, 0;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x6270903a1540;
T_10 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62708fe75850_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708fef5710_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708fef5a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62708ff2dba0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x62708fe71bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708fef5710_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708fef5a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62708ff2dba0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62708ff2dba0_0, 0;
    %load/vec4 v0x62709002e510_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x62708fef5590_0;
    %load/vec4 v0x62708fef5890_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x62708fef5890_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62708fef5710_0, 0;
    %load/vec4 v0x62708fef5890_0;
    %load/vec4 v0x62708fef5590_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x62708fef5590_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62708fef5a10_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x62708fef5590_0;
    %load/vec4 v0x62708fef5890_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x62708fef5890_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62708fef5710_0, 0;
    %load/vec4 v0x62708fef5890_0;
    %load/vec4 v0x62708fef5590_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x62708fef5590_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62708fef5a10_0, 0;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x6270903725e0;
T_11 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62708fe66c20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708fe92270_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708ff705b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62708fe60f50_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x62708fe52500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708fe92270_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708ff705b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62708fe60f50_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62708fe60f50_0, 0;
    %load/vec4 v0x62708fe60de0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x62708fe4f9b0_0;
    %load/vec4 v0x62708fdf15e0_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x62708fdf15e0_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62708fe92270_0, 0;
    %load/vec4 v0x62708fdf15e0_0;
    %load/vec4 v0x62708fe4f9b0_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x62708fe4f9b0_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62708ff705b0_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x62708fe4f9b0_0;
    %load/vec4 v0x62708fdf15e0_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x62708fdf15e0_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62708fe92270_0, 0;
    %load/vec4 v0x62708fdf15e0_0;
    %load/vec4 v0x62708fe4f9b0_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x62708fe4f9b0_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62708ff705b0_0, 0;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x6270903e1c20;
T_12 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62708ff66dd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708ffac380_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708fee8d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62708ff66810_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x62708fe91f90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708ffac380_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708fee8d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62708ff66810_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62708ff66810_0, 0;
    %load/vec4 v0x62708ff66c60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x62708fe4f840_0;
    %load/vec4 v0x62708fee8a50_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x62708fee8a50_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62708ffac380_0, 0;
    %load/vec4 v0x62708fee8a50_0;
    %load/vec4 v0x62708fe4f840_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x62708fe4f840_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62708fee8d30_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x62708fe4f840_0;
    %load/vec4 v0x62708fee8a50_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x62708fee8a50_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62708ffac380_0, 0;
    %load/vec4 v0x62708fee8a50_0;
    %load/vec4 v0x62708fe4f840_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x62708fe4f840_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62708fee8d30_0, 0;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x627090398cb0;
T_13 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62708ff884d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708ffac210_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708ffc6870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62708fee8bc0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x62708fe3e430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708ffac210_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708ffc6870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62708fee8bc0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62708fee8bc0_0, 0;
    %load/vec4 v0x62708ff88640_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x62708ffabde0_0;
    %load/vec4 v0x62708fe3e150_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x62708fe3e150_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62708ffac210_0, 0;
    %load/vec4 v0x62708fe3e150_0;
    %load/vec4 v0x62708ffabde0_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x62708ffabde0_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62708ffc6870_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x62708ffabde0_0;
    %load/vec4 v0x62708fe3e150_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x62708fe3e150_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62708ffac210_0, 0;
    %load/vec4 v0x62708fe3e150_0;
    %load/vec4 v0x62708ffabde0_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x62708ffabde0_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62708ffc6870_0, 0;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x6270903fdb30;
T_14 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x627090235d30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x627090295b40_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x627090295b40_0;
    %parti/s 14, 0, 2;
    %load/vec4 v0x6270901fb7d0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_14.2, 8;
    %load/vec4 v0x6270902b3580_0;
    %parti/s 1, 0, 2;
    %and;
T_14.2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x627090295b40_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x6270903fdb30;
T_15 ;
    %wait E_0x62708ff9f020;
    %load/vec4 v0x6270901fb7d0_0;
    %load/vec4 v0x6270902b3580_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %load/vec4 v0x62709025c130_0;
    %store/vec4 v0x6270902577b0_0, 0, 16;
    %load/vec4 v0x62709028ef50_0;
    %store/vec4 v0x627090237040_0, 0, 16;
    %load/vec4 v0x627090222750_0;
    %store/vec4 v0x627090203df0_0, 0, 16;
    %jmp T_15.5;
T_15.0 ;
    %load/vec4 v0x62709025c130_0;
    %store/vec4 v0x6270902577b0_0, 0, 16;
    %load/vec4 v0x62709028ef50_0;
    %store/vec4 v0x627090237040_0, 0, 16;
    %load/vec4 v0x627090222750_0;
    %store/vec4 v0x627090203df0_0, 0, 16;
    %jmp T_15.5;
T_15.1 ;
    %load/vec4 v0x62709025c130_0;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x6270902577b0_0, 0, 16;
    %load/vec4 v0x62709028ef50_0;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x627090237040_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x627090222750_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x627090203df0_0, 0, 16;
    %jmp T_15.5;
T_15.2 ;
    %load/vec4 v0x62709025c130_0;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x6270902577b0_0, 0, 16;
    %load/vec4 v0x62709028ef50_0;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x627090237040_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x627090222750_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x627090203df0_0, 0, 16;
    %jmp T_15.5;
T_15.3 ;
    %load/vec4 v0x62709025c130_0;
    %store/vec4 v0x6270902577b0_0, 0, 16;
    %load/vec4 v0x62709028ef50_0;
    %store/vec4 v0x627090237040_0, 0, 16;
    %load/vec4 v0x627090222750_0;
    %store/vec4 v0x627090203df0_0, 0, 16;
    %jmp T_15.5;
T_15.5 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x6270902decf0;
T_16 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x627090285e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x627090281380_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x627090285d30, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
    %jmp T_16.5;
T_16.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x627090285d30, 4;
    %sub;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
T_16.5 ;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x6270902e3000;
T_17 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x627090285e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x627090281380_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x627090285d30, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
    %jmp T_17.5;
T_17.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x627090285d30, 4;
    %sub;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
T_17.5 ;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x6270904b57f0;
T_18 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x627090285e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x627090281380_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x627090285d30, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
    %jmp T_18.5;
T_18.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x627090285d30, 4;
    %sub;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
T_18.5 ;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x6270902c9e10;
T_19 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x627090285e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x627090281380_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x627090285d30, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
    %jmp T_19.5;
T_19.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x627090285d30, 4;
    %sub;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
T_19.5 ;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x6270902ef930;
T_20 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x627090285e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x627090281380_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x627090285d30, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
    %jmp T_20.5;
T_20.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x627090285d30, 4;
    %sub;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
T_20.5 ;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x6270902f3c40;
T_21 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x627090285e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x627090281380_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x627090285d30, 4;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
    %jmp T_21.5;
T_21.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x627090285d30, 4;
    %sub;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
T_21.5 ;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x6270902c1830;
T_22 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x627090285e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x627090281380_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x627090285d30, 4;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
    %jmp T_22.5;
T_22.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x627090285d30, 4;
    %sub;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
T_22.5 ;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x62709032f730;
T_23 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x627090285e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x627090281380_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x627090285d30, 4;
    %add;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
    %jmp T_23.5;
T_23.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x627090285d30, 4;
    %sub;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
T_23.5 ;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x62709032fcd0;
T_24 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x627090285e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x627090281380_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x627090285d30, 4;
    %add;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
    %jmp T_24.5;
T_24.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x627090285d30, 4;
    %sub;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
T_24.5 ;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x627090339c50;
T_25 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x627090285e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x627090281380_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x627090285d30, 4;
    %add;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
    %jmp T_25.5;
T_25.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x627090285d30, 4;
    %sub;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
T_25.5 ;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x6270902c5b20;
T_26 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x627090285e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x627090281380_0;
    %parti/s 1, 10, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x627090285d30, 4;
    %add;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
    %jmp T_26.5;
T_26.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x627090285d30, 4;
    %sub;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
T_26.5 ;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x6270902eb620;
T_27 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x627090285e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x627090281380_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x627090285d30, 4;
    %add;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
    %jmp T_27.5;
T_27.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x627090285d30, 4;
    %sub;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
T_27.5 ;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x627090260120;
T_28 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x627090285e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x627090281380_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x627090285d30, 4;
    %add;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
    %jmp T_28.5;
T_28.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x627090285d30, 4;
    %sub;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
T_28.5 ;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x627090264aa0;
T_29 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x627090285e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x627090281380_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x627090285d30, 4;
    %add;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
    %jmp T_29.5;
T_29.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902736d0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x627090285d30, 4;
    %sub;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
T_29.5 ;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x6270902da9a0;
T_30 ;
    %wait E_0x62708fe145b0;
    %pushi/vec4 8192, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x627090285d30, 0, 4;
    %pushi/vec4 4836, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x627090285d30, 0, 4;
    %pushi/vec4 2555, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x627090285d30, 0, 4;
    %pushi/vec4 1297, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x627090285d30, 0, 4;
    %pushi/vec4 651, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x627090285d30, 0, 4;
    %pushi/vec4 325, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x627090285d30, 0, 4;
    %pushi/vec4 162, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x627090285d30, 0, 4;
    %pushi/vec4 81, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x627090285d30, 0, 4;
    %pushi/vec4 40, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x627090285d30, 0, 4;
    %pushi/vec4 20, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x627090285d30, 0, 4;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x627090285d30, 0, 4;
    %pushi/vec4 5, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x627090285d30, 0, 4;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x627090285d30, 0, 4;
    %pushi/vec4 1, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x627090285d30, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x627090285d30, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x627090285d30, 0, 4;
    %jmp T_30;
    .thread T_30;
    .scope S_0x6270902da9a0;
T_31 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x627090285e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x627090281380_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x627090281380_0;
    %parti/s 14, 0, 2;
    %load/vec4 v0x62709027cb30_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_31.2, 8;
    %load/vec4 v0x62709027c9d0_0;
    %and;
T_31.2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x627090281380_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x6270902da9a0;
T_32 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x627090285e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x62709027cb30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.4, 9;
    %load/vec4 v0x62709027c9d0_0;
    %and;
T_32.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x627090278020_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.5, 8;
    %load/vec4 v0x627090278020_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x627090285d30, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
    %jmp T_32.6;
T_32.5 ;
    %load/vec4 v0x627090278020_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x627090285d30, 4;
    %sub;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
T_32.6 ;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x62709027cb30_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.9, 9;
    %load/vec4 v0x627090281380_0;
    %parti/s 1, 0, 2;
    %and;
T_32.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.7, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902736d0, 0, 4;
T_32.7 ;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x6270902ce100;
T_33 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62708fe2be70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62709036ccb0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708fedbe30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62708ffc69e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62708fe2bd00_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x62708ffc6700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62709036ccb0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708fedbe30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62708ffc69e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62708fe2bd00_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62708ffc69e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62708fe2bd00_0, 0;
    %load/vec4 v0x62708fe2bb90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %load/vec4 v0x62708fe3dfe0_0;
    %load/vec4 v0x62708ff35d30_0;
    %add;
    %assign/vec4 v0x62709036ccb0_0, 0;
    %load/vec4 v0x62708ff35d30_0;
    %load/vec4 v0x62708fe3dfe0_0;
    %sub;
    %assign/vec4 v0x62708fedbe30_0, 0;
    %jmp T_33.5;
T_33.4 ;
    %load/vec4 v0x62708fe3dfe0_0;
    %load/vec4 v0x62708ff35d30_0;
    %sub;
    %assign/vec4 v0x62709036ccb0_0, 0;
    %load/vec4 v0x62708ff35d30_0;
    %load/vec4 v0x62708fe3dfe0_0;
    %add;
    %assign/vec4 v0x62708fedbe30_0, 0;
T_33.5 ;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x6270902d23f0;
T_34 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270903d4320_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270904b6430_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708fe506d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709038fb70_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x627090371a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270904b6430_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62708fe506d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709038fb70_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62709038fb70_0, 0;
    %load/vec4 v0x6270904165b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.4, 8;
    %load/vec4 v0x627090349960_0;
    %load/vec4 v0x62708fe67940_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x62708fe67940_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270904b6430_0, 0;
    %load/vec4 v0x62708fe67940_0;
    %load/vec4 v0x627090349960_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x627090349960_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62708fe506d0_0, 0;
    %jmp T_34.5;
T_34.4 ;
    %load/vec4 v0x627090349960_0;
    %load/vec4 v0x62708fe67940_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x62708fe67940_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270904b6430_0, 0;
    %load/vec4 v0x62708fe67940_0;
    %load/vec4 v0x627090349960_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x627090349960_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62708fe506d0_0, 0;
T_34.5 ;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x62709033c620;
T_35 ;
    %wait E_0x62708ff9a460;
    %load/vec4 v0x627090273e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x627090253a30_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x627090253a30_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x627090253a30_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x627090253a30_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x627090253a30_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x627090253a30_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x627090253a30_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x627090253a30_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x627090253a30_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x627090253a30_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x627090253a30_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x627090253a30_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x627090253a30_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x627090253a30_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x627090253a30_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x627090253a30_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x627090253a30_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x627090253a30_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x627090278180_0, 0, 22;
    %load/vec4 v0x6270902787d0_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x6270902787d0_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6270902787d0_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x6270902787d0_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x6270902787d0_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x6270902787d0_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x6270902787d0_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x6270902787d0_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x6270902787d0_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x6270902787d0_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x6270902787d0_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x6270902787d0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x6270902787d0_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x6270902787d0_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x6270902787d0_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x6270902787d0_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x6270902787d0_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x6270902787d0_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x6270901b0190_0, 0, 22;
    %jmp T_35.1;
T_35.0 ;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x627090278180_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x6270901b0190_0, 0, 22;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x62709033ac10;
T_36 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x627090298060_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6270902b7ba0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x627090266020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090297370_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x62709028f840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x62709025cd20_0;
    %parti/s 16, 6, 4;
    %assign/vec4 v0x6270902b7ba0_0, 0;
    %load/vec4 v0x62709026a9a0_0;
    %parti/s 16, 6, 4;
    %assign/vec4 v0x627090266020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090297370_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090297370_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x627090428840;
T_37 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x627090191ee0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090465500_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090467a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270902e3a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270902df760_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x6270902bdf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270902df760_0, 0;
    %load/vec4 v0x6270904675b0_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %load/vec4 v0x627090464cd0_0;
    %load/vec4 v0x6270904675b0_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x6270904675b0_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090465500_0, 0;
    %load/vec4 v0x6270904675b0_0;
    %load/vec4 v0x627090464cd0_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x627090464cd0_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090467a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270902e3a70_0, 0;
    %jmp T_37.5;
T_37.4 ;
    %load/vec4 v0x627090464cd0_0;
    %load/vec4 v0x6270904675b0_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x6270904675b0_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090465500_0, 0;
    %load/vec4 v0x6270904675b0_0;
    %load/vec4 v0x627090464cd0_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x627090464cd0_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090467a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270902e3a70_0, 0;
T_37.5 ;
    %jmp T_37.3;
T_37.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270902df760_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x627090430820;
T_38 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62709036dfe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62709037a970_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62709037f0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709047a720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709047a2c0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x627090479e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62709047a2c0_0, 0;
    %load/vec4 v0x62709037acb0_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.4, 8;
    %load/vec4 v0x627090372450_0;
    %load/vec4 v0x62709037acb0_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x62709037acb0_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62709037a970_0, 0;
    %load/vec4 v0x62709037acb0_0;
    %load/vec4 v0x627090372450_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x627090372450_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62709037f0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709047a720_0, 0;
    %jmp T_38.5;
T_38.4 ;
    %load/vec4 v0x627090372450_0;
    %load/vec4 v0x62709037acb0_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x62709037acb0_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62709037a970_0, 0;
    %load/vec4 v0x62709037acb0_0;
    %load/vec4 v0x627090372450_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x627090372450_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62709037f0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62709047a720_0, 0;
T_38.5 ;
    %jmp T_38.3;
T_38.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709047a2c0_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x62709044dfb0;
T_39 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270903bff00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270903c1b20_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270903c3740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270903bf5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270903bea50_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x627090387940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270903bea50_0, 0;
    %load/vec4 v0x6270903c2480_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.4, 8;
    %load/vec4 v0x6270903c0860_0;
    %load/vec4 v0x6270903c2480_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x6270903c2480_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270903c1b20_0, 0;
    %load/vec4 v0x6270903c2480_0;
    %load/vec4 v0x6270903c0860_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x6270903c0860_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270903c3740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270903bf5a0_0, 0;
    %jmp T_39.5;
T_39.4 ;
    %load/vec4 v0x6270903c0860_0;
    %load/vec4 v0x6270903c2480_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x6270903c2480_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270903c1b20_0, 0;
    %load/vec4 v0x6270903c2480_0;
    %load/vec4 v0x6270903c0860_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x6270903c0860_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270903c3740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270903bf5a0_0, 0;
T_39.5 ;
    %jmp T_39.3;
T_39.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270903bea50_0, 0;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x6270903ac720;
T_40 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62709039d6a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270903a5f60_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270903e1a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090399720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270903c6f80_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x6270903c6620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270903c6f80_0, 0;
    %load/vec4 v0x6270903be460_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %load/vec4 v0x62709039db80_0;
    %load/vec4 v0x6270903be460_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x6270903be460_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270903a5f60_0, 0;
    %load/vec4 v0x6270903be460_0;
    %load/vec4 v0x62709039db80_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x62709039db80_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270903e1a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090399720_0, 0;
    %jmp T_40.5;
T_40.4 ;
    %load/vec4 v0x62709039db80_0;
    %load/vec4 v0x6270903be460_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x6270903be460_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270903a5f60_0, 0;
    %load/vec4 v0x6270903be460_0;
    %load/vec4 v0x62709039db80_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x62709039db80_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270903e1a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090399720_0, 0;
T_40.5 ;
    %jmp T_40.3;
T_40.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270903c6f80_0, 0;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x6270903a7a30;
T_41 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62709037b860_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270903884f0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090390e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090377430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090373000_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x6270903eba10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090373000_0, 0;
    %load/vec4 v0x62709038ca90_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.4, 8;
    %load/vec4 v0x62709037fc90_0;
    %load/vec4 v0x62709038ca90_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x62709038ca90_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270903884f0_0, 0;
    %load/vec4 v0x62709038ca90_0;
    %load/vec4 v0x62709037fc90_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x62709037fc90_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090390e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090377430_0, 0;
    %jmp T_41.5;
T_41.4 ;
    %load/vec4 v0x62709037fc90_0;
    %load/vec4 v0x62709038ca90_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x62709038ca90_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270903884f0_0, 0;
    %load/vec4 v0x62709038ca90_0;
    %load/vec4 v0x62709037fc90_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x62709037fc90_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090390e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090377430_0, 0;
T_41.5 ;
    %jmp T_41.3;
T_41.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090373000_0, 0;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x6270902f68f0;
T_42 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62709041aac0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62709041fb90_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090428a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090431520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709041f3e0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x62709041a960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62709041f3e0_0, 0;
    %load/vec4 v0x627090424330_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.4, 8;
    %load/vec4 v0x62709041b110_0;
    %load/vec4 v0x627090424330_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x627090424330_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62709041fb90_0, 0;
    %load/vec4 v0x627090424330_0;
    %load/vec4 v0x62709041b110_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x62709041b110_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090428a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090431520_0, 0;
    %jmp T_42.5;
T_42.4 ;
    %load/vec4 v0x62709041b110_0;
    %load/vec4 v0x627090424330_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x627090424330_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62709041fb90_0, 0;
    %load/vec4 v0x627090424330_0;
    %load/vec4 v0x62709041b110_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x62709041b110_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090428a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090431520_0, 0;
T_42.5 ;
    %jmp T_42.3;
T_42.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709041f3e0_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x627090292e00;
T_43 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x627090436870_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270903fa700_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270904085f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090436200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090435da0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x6270904356c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090435da0_0, 0;
    %load/vec4 v0x6270903ff150_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %load/vec4 v0x6270903f5cb0_0;
    %load/vec4 v0x6270903ff150_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x6270903ff150_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270903fa700_0, 0;
    %load/vec4 v0x6270903ff150_0;
    %load/vec4 v0x6270903f5cb0_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x6270903f5cb0_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270904085f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090436200_0, 0;
    %jmp T_43.5;
T_43.4 ;
    %load/vec4 v0x6270903f5cb0_0;
    %load/vec4 v0x6270903ff150_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x6270903ff150_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270903fa700_0, 0;
    %load/vec4 v0x6270903ff150_0;
    %load/vec4 v0x6270903f5cb0_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x6270903f5cb0_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270904085f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090436200_0, 0;
T_43.5 ;
    %jmp T_43.3;
T_43.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090435da0_0, 0;
T_43.3 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x6270902aee30;
T_44 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62709021d5a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090221170_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62709029f390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904b4b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270901a4e30_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x627090416690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270901a4e30_0, 0;
    %load/vec4 v0x62709024df40_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %load/vec4 v0x62709021e990_0;
    %load/vec4 v0x62709024df40_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x62709024df40_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090221170_0, 0;
    %load/vec4 v0x62709024df40_0;
    %load/vec4 v0x62709021e990_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x62709021e990_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62709029f390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904b4b10_0, 0;
    %jmp T_44.5;
T_44.4 ;
    %load/vec4 v0x62709021e990_0;
    %load/vec4 v0x62709024df40_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x62709024df40_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090221170_0, 0;
    %load/vec4 v0x62709024df40_0;
    %load/vec4 v0x62709021e990_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x62709021e990_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62709029f390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904b4b10_0, 0;
T_44.5 ;
    %jmp T_44.3;
T_44.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270901a4e30_0, 0;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x6270902afd20;
T_45 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270902a6b60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270902a8d80_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270902ac0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270902a5a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270902a4940_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x6270902a38d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270902a4940_0, 0;
    %load/vec4 v0x6270902a9e90_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.4, 8;
    %load/vec4 v0x6270902a6c00_0;
    %load/vec4 v0x6270902a9e90_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x6270902a9e90_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270902a8d80_0, 0;
    %load/vec4 v0x6270902a9e90_0;
    %load/vec4 v0x6270902a6c00_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x6270902a6c00_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270902ac0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270902a5a50_0, 0;
    %jmp T_45.5;
T_45.4 ;
    %load/vec4 v0x6270902a6c00_0;
    %load/vec4 v0x6270902a9e90_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x6270902a9e90_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270902a8d80_0, 0;
    %load/vec4 v0x6270902a9e90_0;
    %load/vec4 v0x6270902a6c00_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x6270902a6c00_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270902ac0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270902a5a50_0, 0;
T_45.5 ;
    %jmp T_45.3;
T_45.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270902a4940_0, 0;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x62709041f870;
T_46 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270902f79c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270902fd4d0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270903010a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270902b84f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270902b90a0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x6270902b4640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270902b90a0_0, 0;
    %load/vec4 v0x6270902fe8c0_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.4, 8;
    %load/vec4 v0x6270902bbf90_0;
    %load/vec4 v0x6270902fe8c0_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x6270902fe8c0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270902fd4d0_0, 0;
    %load/vec4 v0x6270902fe8c0_0;
    %load/vec4 v0x6270902bbf90_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x6270902bbf90_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270903010a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270902b84f0_0, 0;
    %jmp T_46.5;
T_46.4 ;
    %load/vec4 v0x6270902bbf90_0;
    %load/vec4 v0x6270902fe8c0_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x6270902fe8c0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270902fd4d0_0, 0;
    %load/vec4 v0x6270902fe8c0_0;
    %load/vec4 v0x6270902bbf90_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x6270902bbf90_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270903010a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270902b84f0_0, 0;
T_46.5 ;
    %jmp T_46.3;
T_46.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270902b90a0_0, 0;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x6270901da990;
T_47 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62709030b020_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090481380_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270903b0710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090309c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090308840_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x627090307450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090308840_0, 0;
    %load/vec4 v0x6270903aded0_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.4, 8;
    %load/vec4 v0x62709030c410_0;
    %load/vec4 v0x6270903aded0_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x6270903aded0_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090481380_0, 0;
    %load/vec4 v0x6270903aded0_0;
    %load/vec4 v0x62709030c410_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x62709030c410_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270903b0710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090309c30_0, 0;
    %jmp T_47.5;
T_47.4 ;
    %load/vec4 v0x62709030c410_0;
    %load/vec4 v0x6270903aded0_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x6270903aded0_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090481380_0, 0;
    %load/vec4 v0x6270903aded0_0;
    %load/vec4 v0x62709030c410_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x62709030c410_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270903b0710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090309c30_0, 0;
T_47.5 ;
    %jmp T_47.3;
T_47.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090308840_0, 0;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x627090269fd0;
T_48 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270903ba690_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270903be260_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62709043e9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270903b92a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270903b7eb0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x6270903b6ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270903b7eb0_0, 0;
    %load/vec4 v0x6270903eb6b0_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.4, 8;
    %load/vec4 v0x6270903bba80_0;
    %load/vec4 v0x6270903eb6b0_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x6270903eb6b0_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270903be260_0, 0;
    %load/vec4 v0x6270903eb6b0_0;
    %load/vec4 v0x6270903bba80_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x6270903bba80_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62709043e9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270903b92a0_0, 0;
    %jmp T_48.5;
T_48.4 ;
    %load/vec4 v0x6270903bba80_0;
    %load/vec4 v0x6270903eb6b0_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x6270903eb6b0_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270903be260_0, 0;
    %load/vec4 v0x6270903eb6b0_0;
    %load/vec4 v0x6270903bba80_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x6270903bba80_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62709043e9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270903b92a0_0, 0;
T_48.5 ;
    %jmp T_48.3;
T_48.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270903b7eb0_0, 0;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x627090293250;
T_49 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x627090447220_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62709044a550_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270904542d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090446110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090445000_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x627090443ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090445000_0, 0;
    %load/vec4 v0x62709044b660_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.4, 8;
    %load/vec4 v0x627090448330_0;
    %load/vec4 v0x62709044b660_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x62709044b660_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62709044a550_0, 0;
    %load/vec4 v0x62709044b660_0;
    %load/vec4 v0x627090448330_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x627090448330_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270904542d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090446110_0, 0;
    %jmp T_49.5;
T_49.4 ;
    %load/vec4 v0x627090448330_0;
    %load/vec4 v0x62709044b660_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x62709044b660_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62709044a550_0, 0;
    %load/vec4 v0x62709044b660_0;
    %load/vec4 v0x627090448330_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x627090448330_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270904542d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090446110_0, 0;
T_49.5 ;
    %jmp T_49.3;
T_49.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090445000_0, 0;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x6270902c6050;
T_50 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62709048cec0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270904107e0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62709048e810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709048d3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709048c870_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x627090423a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62709048c870_0, 0;
    %load/vec4 v0x627090434b40_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.4, 8;
    %load/vec4 v0x62709048ddf0_0;
    %load/vec4 v0x627090434b40_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x627090434b40_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270904107e0_0, 0;
    %load/vec4 v0x627090434b40_0;
    %load/vec4 v0x62709048ddf0_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x62709048ddf0_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62709048e810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709048d3d0_0, 0;
    %jmp T_50.5;
T_50.4 ;
    %load/vec4 v0x62709048ddf0_0;
    %load/vec4 v0x627090434b40_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x627090434b40_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270904107e0_0, 0;
    %load/vec4 v0x627090434b40_0;
    %load/vec4 v0x62709048ddf0_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x62709048ddf0_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62709048e810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62709048d3d0_0, 0;
T_50.5 ;
    %jmp T_50.3;
T_50.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709048c870_0, 0;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x6270904789d0;
T_51 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270902c2250_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6270902c6540_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x627090339780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0x6270902d2e10_0;
    %load/vec4 v0x6270902ceb20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6270902c6540_0, 0;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x62709037b2d0;
T_52 ;
    %wait E_0x62709026aa80;
    %load/vec4 v0x62709039ca00_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x62709039ca00_0;
    %parti/s 15, 0, 2;
    %inv;
    %addi 1, 0, 15;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_52.1, 8;
T_52.0 ; End of true expr.
    %load/vec4 v0x62709039ca00_0;
    %jmp/0 T_52.1, 8;
 ; End of false expr.
    %blend;
T_52.1;
    %store/vec4 v0x6270903985b0_0, 0, 16;
    %load/vec4 v0x627090394160_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_52.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x627090394160_0;
    %parti/s 15, 0, 2;
    %inv;
    %addi 1, 0, 15;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_52.3, 8;
T_52.2 ; End of true expr.
    %load/vec4 v0x627090394160_0;
    %jmp/0 T_52.3, 8;
 ; End of false expr.
    %blend;
T_52.3;
    %store/vec4 v0x62709038fd10_0, 0, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x627090372b10;
T_53 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x627090490880_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62709048b360_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090341860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709048fdc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709048fd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709048ab30_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x627090490370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0x62709048abd0_0;
    %load/vec4 v0x62709048bd80_0;
    %add;
    %assign/vec4 v0x62709048b360_0, 0;
    %load/vec4 v0x62709048bd80_0;
    %load/vec4 v0x62709048abd0_0;
    %sub;
    %assign/vec4 v0x627090341860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709048fdc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62709048fd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62709048ab30_0, 0;
    %jmp T_53.3;
T_53.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709048fd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709048ab30_0, 0;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x627090376f40;
T_54 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270903e1040_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62709039cd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709042e060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270903e10e0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x6270903f4b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270903e10e0_0, 0;
    %load/vec4 v0x6270903a1980_0;
    %parti/s 1, 21, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.4, 8;
    %load/vec4 v0x6270903a5620_0;
    %load/vec4 v0x6270903a1980_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x6270903a1980_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62709039cd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709042e060_0, 0;
    %jmp T_54.5;
T_54.4 ;
    %load/vec4 v0x6270903a5620_0;
    %load/vec4 v0x6270903a1980_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x6270903a1980_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62709039cd90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62709042e060_0, 0;
T_54.5 ;
    %jmp T_54.3;
T_54.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270903e10e0_0, 0;
T_54.3 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x627090284f30;
T_55 ;
    %wait E_0x627090266100;
    %load/vec4 v0x6270901ef020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x6270901d5780_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x6270901d5780_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6270901d5780_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x6270901d5780_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x6270901d5780_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x6270901d5780_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x6270901d5780_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x6270901d5780_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x6270901d5780_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x6270901d5780_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x6270901d5780_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x6270901d5780_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x6270901d5780_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x6270901d5780_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x6270901d5780_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x6270901d5780_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x6270901d5780_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x6270901d5780_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x6270901d9a70_0, 0, 22;
    %jmp T_55.1;
T_55.0 ;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x6270901d9a70_0, 0, 22;
T_55.1 ;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x6270902898e0;
T_56 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270901ffc80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6270901fb970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090203f90_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x6270902082a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v0x6270901f7660_0;
    %parti/s 16, 6, 4;
    %assign/vec4 v0x6270901fb970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090203f90_0, 0;
    %jmp T_56.3;
T_56.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090203f90_0, 0;
T_56.3 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x627090383b30;
T_57 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270902e2900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709032f0f0, 0, 4;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x6270902ef2d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0x6270902e6c10_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_57.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709032f0f0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902f3540, 4;
    %sub;
    %jmp/1 T_57.5, 8;
T_57.4 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709032f0f0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902f3540, 4;
    %add;
    %jmp/0 T_57.5, 8;
 ; End of false expr.
    %blend;
T_57.5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709032f0f0, 0, 4;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x627090387f60;
T_58 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270902e2900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709032f0f0, 0, 4;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x6270902ef2d0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0x6270902e6c10_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_58.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709032f0f0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902f3540, 4;
    %sub;
    %jmp/1 T_58.5, 8;
T_58.4 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709032f0f0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902f3540, 4;
    %add;
    %jmp/0 T_58.5, 8;
 ; End of false expr.
    %blend;
T_58.5;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709032f0f0, 0, 4;
T_58.2 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x6270904031d0;
T_59 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270902e2900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709032f0f0, 0, 4;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x6270902ef2d0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0x6270902e6c10_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_59.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709032f0f0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902f3540, 4;
    %sub;
    %jmp/1 T_59.5, 8;
T_59.4 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709032f0f0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902f3540, 4;
    %add;
    %jmp/0 T_59.5, 8;
 ; End of false expr.
    %blend;
T_59.5;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709032f0f0, 0, 4;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x627090407c20;
T_60 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270902e2900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709032f0f0, 0, 4;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x6270902ef2d0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0x6270902e6c10_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0 T_60.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709032f0f0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902f3540, 4;
    %sub;
    %jmp/1 T_60.5, 8;
T_60.4 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709032f0f0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902f3540, 4;
    %add;
    %jmp/0 T_60.5, 8;
 ; End of false expr.
    %blend;
T_60.5;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709032f0f0, 0, 4;
T_60.2 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x62709040c670;
T_61 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270902e2900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709032f0f0, 0, 4;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x6270902ef2d0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0x6270902e6c10_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_61.4, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709032f0f0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902f3540, 4;
    %sub;
    %jmp/1 T_61.5, 8;
T_61.4 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709032f0f0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902f3540, 4;
    %add;
    %jmp/0 T_61.5, 8;
 ; End of false expr.
    %blend;
T_61.5;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709032f0f0, 0, 4;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x627090423fc0;
T_62 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270902e2900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709032f0f0, 0, 4;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x6270902ef2d0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0x6270902e6c10_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0 T_62.4, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709032f0f0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902f3540, 4;
    %sub;
    %jmp/1 T_62.5, 8;
T_62.4 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709032f0f0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902f3540, 4;
    %add;
    %jmp/0 T_62.5, 8;
 ; End of false expr.
    %blend;
T_62.5;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709032f0f0, 0, 4;
T_62.2 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x6270904283b0;
T_63 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270902e2900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709032f0f0, 0, 4;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x6270902ef2d0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v0x6270902e6c10_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_63.4, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709032f0f0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902f3540, 4;
    %sub;
    %jmp/1 T_63.5, 8;
T_63.4 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709032f0f0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902f3540, 4;
    %add;
    %jmp/0 T_63.5, 8;
 ; End of false expr.
    %blend;
T_63.5;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709032f0f0, 0, 4;
T_63.2 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x6270903f52e0;
T_64 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270902e2900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709032f0f0, 0, 4;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x6270902ef2d0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x6270902e6c10_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_64.4, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709032f0f0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902f3540, 4;
    %sub;
    %jmp/1 T_64.5, 8;
T_64.4 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709032f0f0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902f3540, 4;
    %add;
    %jmp/0 T_64.5, 8;
 ; End of false expr.
    %blend;
T_64.5;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709032f0f0, 0, 4;
T_64.2 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x6270903f9d30;
T_65 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270902e2900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709032f0f0, 0, 4;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x6270902ef2d0_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %load/vec4 v0x6270902e6c10_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0 T_65.4, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709032f0f0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902f3540, 4;
    %sub;
    %jmp/1 T_65.5, 8;
T_65.4 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709032f0f0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902f3540, 4;
    %add;
    %jmp/0 T_65.5, 8;
 ; End of false expr.
    %blend;
T_65.5;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709032f0f0, 0, 4;
T_65.2 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x627090415040;
T_66 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270902e2900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709032f0f0, 0, 4;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x6270902ef2d0_0;
    %parti/s 1, 10, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x6270902e6c10_0;
    %parti/s 1, 10, 5;
    %flag_set/vec4 8;
    %jmp/0 T_66.4, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709032f0f0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902f3540, 4;
    %sub;
    %jmp/1 T_66.5, 8;
T_66.4 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709032f0f0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902f3540, 4;
    %add;
    %jmp/0 T_66.5, 8;
 ; End of false expr.
    %blend;
T_66.5;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709032f0f0, 0, 4;
T_66.2 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x627090419ac0;
T_67 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270902e2900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709032f0f0, 0, 4;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x6270902ef2d0_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0x6270902e6c10_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0 T_67.4, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709032f0f0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902f3540, 4;
    %sub;
    %jmp/1 T_67.5, 8;
T_67.4 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709032f0f0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902f3540, 4;
    %add;
    %jmp/0 T_67.5, 8;
 ; End of false expr.
    %blend;
T_67.5;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709032f0f0, 0, 4;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x62709041e540;
T_68 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270902e2900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709032f0f0, 0, 4;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x6270902ef2d0_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x6270902e6c10_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0 T_68.4, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709032f0f0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902f3540, 4;
    %sub;
    %jmp/1 T_68.5, 8;
T_68.4 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709032f0f0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902f3540, 4;
    %add;
    %jmp/0 T_68.5, 8;
 ; End of false expr.
    %blend;
T_68.5;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709032f0f0, 0, 4;
T_68.2 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x627090422fc0;
T_69 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270902e2900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709032f0f0, 0, 4;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0x6270902ef2d0_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v0x6270902e6c10_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 8;
    %jmp/0 T_69.4, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709032f0f0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902f3540, 4;
    %sub;
    %jmp/1 T_69.5, 8;
T_69.4 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709032f0f0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902f3540, 4;
    %add;
    %jmp/0 T_69.5, 8;
 ; End of false expr.
    %blend;
T_69.5;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709032f0f0, 0, 4;
T_69.2 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x627090277220;
T_70 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270902e2900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709032f0f0, 0, 4;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x6270902ef2d0_0;
    %parti/s 1, 14, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x6270902e6c10_0;
    %parti/s 1, 14, 5;
    %flag_set/vec4 8;
    %jmp/0 T_70.4, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709032f0f0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902f3540, 4;
    %sub;
    %jmp/1 T_70.5, 8;
T_70.4 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709032f0f0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902f3540, 4;
    %add;
    %jmp/0 T_70.5, 8;
 ; End of false expr.
    %blend;
T_70.5;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709032f0f0, 0, 4;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x62709037f700;
T_71 ;
    %wait E_0x62708fe145b0;
    %pushi/vec4 8192, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902f3540, 0, 4;
    %pushi/vec4 4836, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902f3540, 0, 4;
    %pushi/vec4 2555, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902f3540, 0, 4;
    %pushi/vec4 1297, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902f3540, 0, 4;
    %pushi/vec4 651, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902f3540, 0, 4;
    %pushi/vec4 325, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902f3540, 0, 4;
    %pushi/vec4 162, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902f3540, 0, 4;
    %pushi/vec4 81, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902f3540, 0, 4;
    %pushi/vec4 40, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902f3540, 0, 4;
    %pushi/vec4 20, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902f3540, 0, 4;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902f3540, 0, 4;
    %pushi/vec4 5, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902f3540, 0, 4;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902f3540, 0, 4;
    %pushi/vec4 1, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902f3540, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902f3540, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902f3540, 0, 4;
    %jmp T_71;
    .thread T_71;
    .scope S_0x62709037f700;
T_72 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270902e2900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709032f0f0, 0, 4;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0x6270902ef2d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v0x6270902e6c10_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_72.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902f3540, 4;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %jmp/1 T_72.5, 8;
T_72.4 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902f3540, 4;
    %jmp/0 T_72.5, 8;
 ; End of false expr.
    %blend;
T_72.5;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709032f0f0, 0, 4;
T_72.2 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x62709037f700;
T_73 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270902e2900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6270902eaf20_0, 0, 32;
T_73.2 ;
    %load/vec4 v0x6270902eaf20_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_73.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x6270902eaf20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902e29a0, 0, 4;
    %load/vec4 v0x6270902eaf20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6270902eaf20_0, 0, 32;
    %jmp T_73.2;
T_73.3 ;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x6270902da2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.4, 8;
    %load/vec4 v0x6270904b70c0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902e29a0, 0, 4;
T_73.4 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6270902eaf20_0, 0, 32;
T_73.6 ;
    %load/vec4 v0x6270902eaf20_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_73.7, 5;
    %load/vec4 v0x6270902ef2d0_0;
    %load/vec4 v0x6270902eaf20_0;
    %subi 1, 0, 32;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x6270902eaf20_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6270902e29a0, 4;
    %jmp/1 T_73.9, 8;
T_73.8 ; End of true expr.
    %ix/getv/s 4, v0x6270902eaf20_0;
    %load/vec4a v0x6270902e29a0, 4;
    %jmp/0 T_73.9, 8;
 ; End of false expr.
    %blend;
T_73.9;
    %ix/getv/s 3, v0x6270902eaf20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270902e29a0, 0, 4;
    %load/vec4 v0x6270902eaf20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6270902eaf20_0, 0, 32;
    %jmp T_73.6;
T_73.7 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x62709037f700;
T_74 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270902e2900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6270904b6b10_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0x6270902ef2d0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270902e29a0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_74.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_74.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_74.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_74.7, 6;
    %jmp T_74.8;
T_74.4 ;
    %load/vec4 v0x6270904b82c0_0;
    %assign/vec4 v0x6270904b6b10_0, 0;
    %jmp T_74.8;
T_74.5 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6270904b7020_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6270904b6b10_0, 0;
    %jmp T_74.8;
T_74.6 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6270904b82c0_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6270904b6b10_0, 0;
    %jmp T_74.8;
T_74.7 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6270904b7020_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6270904b6b10_0, 0;
    %jmp T_74.8;
T_74.8 ;
    %pop/vec4 1;
T_74.2 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x627090410470;
T_75 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270902c2090_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6270904658e0_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x627090465840_0;
    %assign/vec4 v0x6270904658e0_0, 0;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x627090410470;
T_76 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270902c2090_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6270904b51a0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x6270904b51a0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x627090468ab0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_76.2, 8;
    %load/vec4 v0x6270904b5100_0;
    %and;
T_76.2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6270904b51a0_0, 0;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x62709029cb80;
T_77 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270901eb930_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270901e3350_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270901dacc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270901d2680_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x6270901f37a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270901e3350_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270901dacc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270901d2680_0, 0;
    %jmp T_77.3;
T_77.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270901d2680_0, 0;
    %load/vec4 v0x6270901d2740_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.4, 8;
    %load/vec4 v0x6270901e7640_0;
    %load/vec4 v0x6270901df060_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x6270901df060_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270901e3350_0, 0;
    %load/vec4 v0x6270901df060_0;
    %load/vec4 v0x6270901e7640_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x6270901e7640_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270901dacc0_0, 0;
    %jmp T_77.5;
T_77.4 ;
    %load/vec4 v0x6270901e7640_0;
    %load/vec4 v0x6270901df060_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x6270901df060_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270901e3350_0, 0;
    %load/vec4 v0x6270901df060_0;
    %load/vec4 v0x6270901e7640_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x6270901e7640_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270901dacc0_0, 0;
T_77.5 ;
T_77.3 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x6270902af810;
T_78 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x627090208630_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090200010_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090207cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090245bd0_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x6270902465b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090200010_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090207cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090245bd0_0, 0;
    %jmp T_78.3;
T_78.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090245bd0_0, 0;
    %load/vec4 v0x627090245c90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.4, 8;
    %load/vec4 v0x627090204320_0;
    %load/vec4 v0x6270901fbd00_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x6270901fbd00_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090200010_0, 0;
    %load/vec4 v0x6270901fbd00_0;
    %load/vec4 v0x627090204320_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x627090204320_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090207cf0_0, 0;
    %jmp T_78.5;
T_78.4 ;
    %load/vec4 v0x627090204320_0;
    %load/vec4 v0x6270901fbd00_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x6270901fbd00_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090200010_0, 0;
    %load/vec4 v0x6270901fbd00_0;
    %load/vec4 v0x627090204320_0;
    %parti/s 1, 21, 6;
    %replicate 2;
    %load/vec4 v0x627090204320_0;
    %parti/s 20, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090207cf0_0, 0;
T_78.5 ;
T_78.3 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x62709020edf0;
T_79 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270901f70b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270901ee680_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270901e60a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270901fb3c0_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x6270901ff790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270901ee680_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270901e60a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270901fb3c0_0, 0;
    %jmp T_79.3;
T_79.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270901fb3c0_0, 0;
    %load/vec4 v0x6270901fb480_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.4, 8;
    %load/vec4 v0x6270901f2da0_0;
    %load/vec4 v0x6270901ea390_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x6270901ea390_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270901ee680_0, 0;
    %load/vec4 v0x6270901ea390_0;
    %load/vec4 v0x6270901f2da0_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x6270901f2da0_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270901e60a0_0, 0;
    %jmp T_79.5;
T_79.4 ;
    %load/vec4 v0x6270901f2da0_0;
    %load/vec4 v0x6270901ea390_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x6270901ea390_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270901ee680_0, 0;
    %load/vec4 v0x6270901ea390_0;
    %load/vec4 v0x6270901f2da0_0;
    %parti/s 1, 21, 6;
    %replicate 3;
    %load/vec4 v0x6270901f2da0_0;
    %parti/s 19, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270901e60a0_0, 0;
T_79.5 ;
T_79.3 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x627090260a00;
T_80 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x627090435130_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270903e9cc0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090466e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270901d9720_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x6270901ddad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270903e9cc0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090466e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270901d9720_0, 0;
    %jmp T_80.3;
T_80.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270901d9720_0, 0;
    %load/vec4 v0x6270901d97e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.4, 8;
    %load/vec4 v0x62709036e620_0;
    %load/vec4 v0x6270903a0cc0_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x6270903a0cc0_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270903e9cc0_0, 0;
    %load/vec4 v0x6270903a0cc0_0;
    %load/vec4 v0x62709036e620_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x62709036e620_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090466e80_0, 0;
    %jmp T_80.5;
T_80.4 ;
    %load/vec4 v0x62709036e620_0;
    %load/vec4 v0x6270903a0cc0_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x6270903a0cc0_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270903e9cc0_0, 0;
    %load/vec4 v0x6270903a0cc0_0;
    %load/vec4 v0x62709036e620_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x62709036e620_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090466e80_0, 0;
T_80.5 ;
T_80.3 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x62709041eb70;
T_81 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x627090265950_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62709025c650_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62709032e430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709026a2d0_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x627090296ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62709025c650_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62709032e430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709026a2d0_0, 0;
    %jmp T_81.3;
T_81.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62709026a2d0_0, 0;
    %load/vec4 v0x62709026a390_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.4, 8;
    %load/vec4 v0x627090260fd0_0;
    %load/vec4 v0x62709024c5d0_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x62709024c5d0_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62709025c650_0, 0;
    %load/vec4 v0x62709024c5d0_0;
    %load/vec4 v0x627090260fd0_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x627090260fd0_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62709032e430_0, 0;
    %jmp T_81.5;
T_81.4 ;
    %load/vec4 v0x627090260fd0_0;
    %load/vec4 v0x62709024c5d0_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x62709024c5d0_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62709025c650_0, 0;
    %load/vec4 v0x62709024c5d0_0;
    %load/vec4 v0x627090260fd0_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x627090260fd0_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62709032e430_0, 0;
T_81.5 ;
T_81.3 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x627090415670;
T_82 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62709024ec80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090411a60_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090416480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270903ec3f0_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x62709013b7d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090411a60_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090416480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270903ec3f0_0, 0;
    %jmp T_82.3;
T_82.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270903ec3f0_0, 0;
    %load/vec4 v0x6270903ec4b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.4, 8;
    %load/vec4 v0x627090411980_0;
    %load/vec4 v0x6270904163a0_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x6270904163a0_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090411a60_0, 0;
    %load/vec4 v0x6270904163a0_0;
    %load/vec4 v0x627090411980_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x627090411980_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090416480_0, 0;
    %jmp T_82.5;
T_82.4 ;
    %load/vec4 v0x627090411980_0;
    %load/vec4 v0x6270904163a0_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x6270904163a0_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090411a60_0, 0;
    %load/vec4 v0x6270904163a0_0;
    %load/vec4 v0x627090411980_0;
    %parti/s 1, 21, 6;
    %replicate 6;
    %load/vec4 v0x627090411980_0;
    %parti/s 16, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090416480_0, 0;
T_82.5 ;
T_82.3 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x6270903fea80;
T_83 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x627090286290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090281920_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62709027cf50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709036dcd0_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0x62709036dc10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090281920_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62709027cf50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709036dcd0_0, 0;
    %jmp T_83.3;
T_83.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62709036dcd0_0, 0;
    %load/vec4 v0x6270902861f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.4, 8;
    %load/vec4 v0x627090281840_0;
    %load/vec4 v0x62709027ce90_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x62709027ce90_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090281920_0, 0;
    %load/vec4 v0x62709027ce90_0;
    %load/vec4 v0x627090281840_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x627090281840_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62709027cf50_0, 0;
    %jmp T_83.5;
T_83.4 ;
    %load/vec4 v0x627090281840_0;
    %load/vec4 v0x62709027ce90_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x62709027ce90_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090281920_0, 0;
    %load/vec4 v0x62709027ce90_0;
    %load/vec4 v0x627090281840_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x627090281840_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62709027cf50_0, 0;
T_83.5 ;
T_83.3 ;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x6270903f5540;
T_84 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x627090499e60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090498c30_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090497c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090273c50_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x627090273b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090498c30_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090497c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090273c50_0, 0;
    %jmp T_84.3;
T_84.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090273c50_0, 0;
    %load/vec4 v0x627090499dc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.4, 8;
    %load/vec4 v0x627090498b50_0;
    %load/vec4 v0x627090497b70_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x627090497b70_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090498c30_0, 0;
    %load/vec4 v0x627090497b70_0;
    %load/vec4 v0x627090498b50_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x627090498b50_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090497c50_0, 0;
    %jmp T_84.5;
T_84.4 ;
    %load/vec4 v0x627090498b50_0;
    %load/vec4 v0x627090497b70_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x627090497b70_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090498c30_0, 0;
    %load/vec4 v0x627090497b70_0;
    %load/vec4 v0x627090498b50_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x627090498b50_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090497c50_0, 0;
T_84.5 ;
T_84.3 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x62709028e820;
T_85 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x627090494bb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090493bf0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090492f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090495f00_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0x627090495e40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090493bf0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090492f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090495f00_0, 0;
    %jmp T_85.3;
T_85.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090495f00_0, 0;
    %load/vec4 v0x627090494b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.4, 8;
    %load/vec4 v0x627090493b10_0;
    %load/vec4 v0x627090492e40_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x627090492e40_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090493bf0_0, 0;
    %load/vec4 v0x627090492e40_0;
    %load/vec4 v0x627090493b10_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x627090493b10_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090492f00_0, 0;
    %jmp T_85.5;
T_85.4 ;
    %load/vec4 v0x627090493b10_0;
    %load/vec4 v0x627090492e40_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x627090492e40_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090493bf0_0, 0;
    %load/vec4 v0x627090492e40_0;
    %load/vec4 v0x627090493b10_0;
    %parti/s 1, 21, 6;
    %replicate 9;
    %load/vec4 v0x627090493b10_0;
    %parti/s 13, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090492f00_0, 0;
T_85.5 ;
T_85.3 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x6270902854c0;
T_86 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62709047b340_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090469010_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270902d9f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709049aea0_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x62709049adc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090469010_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270902d9f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709049aea0_0, 0;
    %jmp T_86.3;
T_86.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62709049aea0_0, 0;
    %load/vec4 v0x62709047b280_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.4, 8;
    %load/vec4 v0x627090468f50_0;
    %load/vec4 v0x6270902d9e80_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x6270902d9e80_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090469010_0, 0;
    %load/vec4 v0x6270902d9e80_0;
    %load/vec4 v0x627090468f50_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x627090468f50_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270902d9f60_0, 0;
    %jmp T_86.5;
T_86.4 ;
    %load/vec4 v0x627090468f50_0;
    %load/vec4 v0x6270902d9e80_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x6270902d9e80_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090469010_0, 0;
    %load/vec4 v0x6270902d9e80_0;
    %load/vec4 v0x627090468f50_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x627090468f50_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270902d9f60_0, 0;
T_86.5 ;
T_86.3 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x62709027c160;
T_87 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62709026ec50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270901d2250_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090258050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090277870_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0x6270902777b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270901d2250_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090258050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090277870_0, 0;
    %jmp T_87.3;
T_87.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090277870_0, 0;
    %load/vec4 v0x627090277910_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.4, 8;
    %load/vec4 v0x62709026ed40_0;
    %load/vec4 v0x6270901d2330_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x6270901d2330_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270901d2250_0, 0;
    %load/vec4 v0x6270901d2330_0;
    %load/vec4 v0x62709026ed40_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x62709026ed40_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090258050_0, 0;
    %jmp T_87.5;
T_87.4 ;
    %load/vec4 v0x62709026ed40_0;
    %load/vec4 v0x6270901d2330_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x6270901d2330_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270901d2250_0, 0;
    %load/vec4 v0x6270901d2330_0;
    %load/vec4 v0x62709026ed40_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x62709026ed40_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090258050_0, 0;
T_87.5 ;
T_87.3 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x627090261350;
T_88 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62709026a7d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090253740_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62709026efd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709026a650_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x627090265e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090253740_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x62709026efd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709026a650_0, 0;
    %jmp T_88.3;
T_88.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62709026a650_0, 0;
    %load/vec4 v0x62709026a710_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.4, 8;
    %load/vec4 v0x627090253680_0;
    %load/vec4 v0x627090253820_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x627090253820_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090253740_0, 0;
    %load/vec4 v0x627090253820_0;
    %load/vec4 v0x627090253680_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x627090253680_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62709026efd0_0, 0;
    %jmp T_88.5;
T_88.4 ;
    %load/vec4 v0x627090253680_0;
    %load/vec4 v0x627090253820_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x627090253820_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090253740_0, 0;
    %load/vec4 v0x627090253820_0;
    %load/vec4 v0x627090253680_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x627090253680_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62709026efd0_0, 0;
T_88.5 ;
T_88.3 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x6270903fa3b0;
T_89 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270904039d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090408360_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270903f0e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090403850_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0x6270903fefa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090408360_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270903f0e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090403850_0, 0;
    %jmp T_89.3;
T_89.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090403850_0, 0;
    %load/vec4 v0x627090403910_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.4, 8;
    %load/vec4 v0x6270904082a0_0;
    %load/vec4 v0x627090408440_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x627090408440_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090408360_0, 0;
    %load/vec4 v0x627090408440_0;
    %load/vec4 v0x6270904082a0_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x6270904082a0_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270903f0e90_0, 0;
    %jmp T_89.5;
T_89.4 ;
    %load/vec4 v0x6270904082a0_0;
    %load/vec4 v0x627090408440_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x627090408440_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090408360_0, 0;
    %load/vec4 v0x627090408440_0;
    %load/vec4 v0x6270904082a0_0;
    %parti/s 1, 21, 6;
    %replicate 13;
    %load/vec4 v0x6270904082a0_0;
    %parti/s 9, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270903f0e90_0, 0;
T_89.5 ;
T_89.3 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x627090415a20;
T_90 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x627090277ce0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270901e2fc0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270901e71d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090277b60_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x62709028a3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270901e2fc0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270901e71d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090277b60_0, 0;
    %jmp T_90.3;
T_90.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090277b60_0, 0;
    %load/vec4 v0x627090277c20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.4, 8;
    %load/vec4 v0x6270901e2ee0_0;
    %load/vec4 v0x6270901e30a0_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x6270901e30a0_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270901e2fc0_0, 0;
    %load/vec4 v0x6270901e30a0_0;
    %load/vec4 v0x6270901e2ee0_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x6270901e2ee0_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270901e71d0_0, 0;
    %jmp T_90.5;
T_90.4 ;
    %load/vec4 v0x6270901e2ee0_0;
    %load/vec4 v0x6270901e30a0_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x6270901e30a0_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270901e2fc0_0, 0;
    %load/vec4 v0x6270901e30a0_0;
    %load/vec4 v0x6270901e2ee0_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x6270901e2ee0_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270901e71d0_0, 0;
T_90.5 ;
T_90.3 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x6270902fa090;
T_91 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270902bc5e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x627090296070_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0x627090296070_0;
    %parti/s 14, 0, 2;
    %load/vec4 v0x6270902c9170_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_91.2, 8;
    %load/vec4 v0x6270902bc680_0;
    %parti/s 1, 0, 2;
    %and;
T_91.2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x627090296070_0, 0;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x6270902fa090;
T_92 ;
    %wait E_0x6270902b7c80;
    %load/vec4 v0x6270902c9170_0;
    %load/vec4 v0x6270902bc680_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_92.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_92.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_92.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_92.3, 6;
    %load/vec4 v0x627090290fc0_0;
    %store/vec4 v0x627090290b90_0, 0, 16;
    %load/vec4 v0x62709028ec70_0;
    %store/vec4 v0x627090252330_0, 0, 16;
    %load/vec4 v0x6270902d16b0_0;
    %store/vec4 v0x6270902cd480_0, 0, 16;
    %jmp T_92.5;
T_92.0 ;
    %load/vec4 v0x627090290fc0_0;
    %store/vec4 v0x627090290b90_0, 0, 16;
    %load/vec4 v0x62709028ec70_0;
    %store/vec4 v0x627090252330_0, 0, 16;
    %load/vec4 v0x6270902d16b0_0;
    %store/vec4 v0x6270902cd480_0, 0, 16;
    %jmp T_92.5;
T_92.1 ;
    %load/vec4 v0x627090290fc0_0;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x627090290b90_0, 0, 16;
    %load/vec4 v0x62709028ec70_0;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x627090252330_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6270902d16b0_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6270902cd480_0, 0, 16;
    %jmp T_92.5;
T_92.2 ;
    %load/vec4 v0x627090290fc0_0;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x627090290b90_0, 0, 16;
    %load/vec4 v0x62709028ec70_0;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0x627090252330_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6270902d16b0_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6270902cd480_0, 0, 16;
    %jmp T_92.5;
T_92.3 ;
    %load/vec4 v0x627090290fc0_0;
    %store/vec4 v0x627090290b90_0, 0, 16;
    %load/vec4 v0x62709028ec70_0;
    %store/vec4 v0x627090252330_0, 0, 16;
    %load/vec4 v0x6270902d16b0_0;
    %store/vec4 v0x6270902cd480_0, 0, 16;
    %jmp T_92.5;
T_92.5 ;
    %pop/vec4 1;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_0x62709041a450;
T_93 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62708fecd110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x62708fec69f0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fec6ab0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
    %jmp T_93.5;
T_93.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fec6ab0, 4;
    %sub;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
T_93.5 ;
T_93.2 ;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x62709027c4c0;
T_94 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62708fecd110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x62708fec69f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fec6ab0, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
    %jmp T_94.5;
T_94.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fec6ab0, 4;
    %sub;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
T_94.5 ;
T_94.2 ;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x627090390820;
T_95 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62708fecd110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x62708fec69f0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.2, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fec6ab0, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
    %jmp T_95.5;
T_95.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fec6ab0, 4;
    %sub;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
T_95.5 ;
T_95.2 ;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x62709038c430;
T_96 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62708fecd110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v0x62708fec69f0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.2, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fec6ab0, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
    %jmp T_96.5;
T_96.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fec6ab0, 4;
    %sub;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
T_96.5 ;
T_96.2 ;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0x6270903990c0;
T_97 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62708fecd110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0x62708fec69f0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.2, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.4, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fec6ab0, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
    %jmp T_97.5;
T_97.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fec6ab0, 4;
    %sub;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
T_97.5 ;
T_97.2 ;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x627090394c70;
T_98 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62708fecd110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0x62708fec69f0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.2, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.4, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fec6ab0, 4;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
    %jmp T_98.5;
T_98.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fec6ab0, 4;
    %sub;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
T_98.5 ;
T_98.2 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x6270902df100;
T_99 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62708fecd110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0x62708fec69f0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.2, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.4, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fec6ab0, 4;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
    %jmp T_99.5;
T_99.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fec6ab0, 4;
    %sub;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
T_99.5 ;
T_99.2 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x6270902dae50;
T_100 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62708fecd110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0x62708fec69f0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.2, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.4, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fec6ab0, 4;
    %add;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
    %jmp T_100.5;
T_100.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fec6ab0, 4;
    %sub;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
T_100.5 ;
T_100.2 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x6270902efd40;
T_101 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62708fecd110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
    %jmp T_101.1;
T_101.0 ;
    %load/vec4 v0x62708fec69f0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.2, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.4, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fec6ab0, 4;
    %add;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
    %jmp T_101.5;
T_101.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fec6ab0, 4;
    %sub;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
T_101.5 ;
T_101.2 ;
T_101.1 ;
    %jmp T_101;
    .thread T_101;
    .scope S_0x6270902eba30;
T_102 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62708fecd110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v0x62708fec69f0_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.2, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.4, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fec6ab0, 4;
    %add;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
    %jmp T_102.5;
T_102.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fec6ab0, 4;
    %sub;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
T_102.5 ;
T_102.2 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0x6270902e7720;
T_103 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62708fecd110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x62708fec69f0_0;
    %parti/s 1, 10, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.2, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.4, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fec6ab0, 4;
    %add;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
    %jmp T_103.5;
T_103.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fec6ab0, 4;
    %sub;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
T_103.5 ;
T_103.2 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x6270902e3410;
T_104 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62708fecd110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0x62708fec69f0_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.2, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.4, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fec6ab0, 4;
    %add;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
    %jmp T_104.5;
T_104.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fec6ab0, 4;
    %sub;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
T_104.5 ;
T_104.2 ;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0x6270901f3e60;
T_105 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62708fecd110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x62708fec69f0_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.4, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fec6ab0, 4;
    %add;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
    %jmp T_105.5;
T_105.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fec6ab0, 4;
    %sub;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
T_105.5 ;
T_105.2 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x6270901efbb0;
T_106 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62708fecd110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v0x62708fec69f0_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.2, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.4, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fec6ab0, 4;
    %add;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
    %jmp T_106.5;
T_106.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fed35b0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fec6ab0, 4;
    %sub;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
T_106.5 ;
T_106.2 ;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x6270904667e0;
T_107 ;
    %wait E_0x62708fe145b0;
    %pushi/vec4 8192, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fec6ab0, 0, 4;
    %pushi/vec4 4836, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fec6ab0, 0, 4;
    %pushi/vec4 2555, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fec6ab0, 0, 4;
    %pushi/vec4 1297, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fec6ab0, 0, 4;
    %pushi/vec4 651, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fec6ab0, 0, 4;
    %pushi/vec4 325, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fec6ab0, 0, 4;
    %pushi/vec4 162, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fec6ab0, 0, 4;
    %pushi/vec4 81, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fec6ab0, 0, 4;
    %pushi/vec4 40, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fec6ab0, 0, 4;
    %pushi/vec4 20, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fec6ab0, 0, 4;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fec6ab0, 0, 4;
    %pushi/vec4 5, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fec6ab0, 0, 4;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fec6ab0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fec6ab0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fec6ab0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fec6ab0, 0, 4;
    %jmp T_107;
    .thread T_107;
    .scope S_0x6270904667e0;
T_108 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62708fecd110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x62708fec69f0_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x62708fec69f0_0;
    %parti/s 14, 0, 2;
    %load/vec4 v0x62708fec6c10_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_108.2, 8;
    %load/vec4 v0x62708fec6950_0;
    %and;
T_108.2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x62708fec69f0_0, 0;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x6270904667e0;
T_109 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62708fecd110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x62708fec6c10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_109.4, 9;
    %load/vec4 v0x62708fec6950_0;
    %and;
T_109.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.2, 8;
    %load/vec4 v0x62708fec6890_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.5, 8;
    %load/vec4 v0x62708fec6890_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fec6ab0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
    %jmp T_109.6;
T_109.5 ;
    %load/vec4 v0x62708fec6890_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62708fec6ab0, 4;
    %sub;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
T_109.6 ;
    %jmp T_109.3;
T_109.2 ;
    %load/vec4 v0x62708fec6c10_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_109.9, 9;
    %load/vec4 v0x62708fec69f0_0;
    %parti/s 1, 0, 2;
    %and;
T_109.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.7, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62708fed35b0, 0, 4;
T_109.7 ;
T_109.3 ;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x6270901eb4c0;
T_110 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270902ce670_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270902d2980_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270902d6bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270902ce4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270902d27e0_0, 0;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v0x627090260e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270902d2980_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x6270902d6bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270902ce4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270902d27e0_0, 0;
    %jmp T_110.3;
T_110.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270902ce4f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270902d27e0_0, 0;
    %load/vec4 v0x6270902ce5b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.4, 8;
    %load/vec4 v0x6270902d28a0_0;
    %load/vec4 v0x6270902d6ad0_0;
    %add;
    %assign/vec4 v0x6270902d2980_0, 0;
    %load/vec4 v0x6270902d6ad0_0;
    %load/vec4 v0x6270902d28a0_0;
    %sub;
    %assign/vec4 v0x6270902d6bb0_0, 0;
    %jmp T_110.5;
T_110.4 ;
    %load/vec4 v0x6270902d28a0_0;
    %load/vec4 v0x6270902d6ad0_0;
    %sub;
    %assign/vec4 v0x6270902d2980_0, 0;
    %load/vec4 v0x6270902d6ad0_0;
    %load/vec4 v0x6270902d28a0_0;
    %add;
    %assign/vec4 v0x6270902d6bb0_0, 0;
T_110.5 ;
T_110.3 ;
T_110.1 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x6270903fe780;
T_111 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270902c1d60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090253430_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090285850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270902c1e00_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v0x6270904281f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.2, 8;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090253430_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x627090285850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270902c1e00_0, 0;
    %jmp T_111.3;
T_111.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270902c1e00_0, 0;
    %load/vec4 v0x6270902c1cc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.4, 8;
    %load/vec4 v0x627090253350_0;
    %load/vec4 v0x627090253510_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x627090253510_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090253430_0, 0;
    %load/vec4 v0x627090253510_0;
    %load/vec4 v0x627090253350_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x627090253350_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090285850_0, 0;
    %jmp T_111.5;
T_111.4 ;
    %load/vec4 v0x627090253350_0;
    %load/vec4 v0x627090253510_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x627090253510_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090253430_0, 0;
    %load/vec4 v0x627090253510_0;
    %load/vec4 v0x627090253350_0;
    %parti/s 1, 21, 6;
    %replicate 15;
    %load/vec4 v0x627090253350_0;
    %parti/s 7, 15, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090285850_0, 0;
T_111.5 ;
T_111.3 ;
T_111.1 ;
    %jmp T_111;
    .thread T_111;
    .scope S_0x62708ff203a0;
T_112 ;
    %wait E_0x6270902ce710;
    %load/vec4 v0x62708ff206d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %load/vec4 v0x62709003d9a0_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x62709003d9a0_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x62709003d9a0_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x62709003d9a0_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x62709003d9a0_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x62709003d9a0_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x62709003d9a0_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x62709003d9a0_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x62709003d9a0_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x62709003d9a0_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x62709003d9a0_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x62709003d9a0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x62709003d9a0_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x62709003d9a0_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x62709003d9a0_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x62709003d9a0_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x62709003d9a0_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x62709003d9a0_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x62709003da60_0, 0, 22;
    %load/vec4 v0x62709003db60_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x62709003db60_0;
    %parti/s 21, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x62709003db60_0;
    %parti/s 1, 21, 6;
    %replicate 4;
    %load/vec4 v0x62709003db60_0;
    %parti/s 18, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x62709003db60_0;
    %parti/s 1, 21, 6;
    %replicate 5;
    %load/vec4 v0x62709003db60_0;
    %parti/s 17, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x62709003db60_0;
    %parti/s 1, 21, 6;
    %replicate 7;
    %load/vec4 v0x62709003db60_0;
    %parti/s 15, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x62709003db60_0;
    %parti/s 1, 21, 6;
    %replicate 8;
    %load/vec4 v0x62709003db60_0;
    %parti/s 14, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x62709003db60_0;
    %parti/s 1, 21, 6;
    %replicate 10;
    %load/vec4 v0x62709003db60_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x62709003db60_0;
    %parti/s 1, 21, 6;
    %replicate 11;
    %load/vec4 v0x62709003db60_0;
    %parti/s 11, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x62709003db60_0;
    %parti/s 1, 21, 6;
    %replicate 12;
    %load/vec4 v0x62709003db60_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x62709003db60_0;
    %parti/s 1, 21, 6;
    %replicate 14;
    %load/vec4 v0x62709003db60_0;
    %parti/s 8, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x62709003dc30_0, 0, 22;
    %jmp T_112.1;
T_112.0 ;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x62709003da60_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x62709003dc30_0, 0, 22;
T_112.1 ;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x62708fedb8a0;
T_113 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x62708fee0040_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x62708fee01d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x62708fee2a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62708fedffa0_0, 0;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x62708fedfee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.2, 8;
    %load/vec4 v0x62708fee28c0_0;
    %parti/s 16, 6, 4;
    %assign/vec4 v0x62708fee01d0_0, 0;
    %load/vec4 v0x62708fee2b60_0;
    %parti/s 16, 6, 4;
    %assign/vec4 v0x62708fee2a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62708fedffa0_0, 0;
    %jmp T_113.3;
T_113.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62708fedffa0_0, 0;
T_113.3 ;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_0x627090436480;
T_114 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270904df050_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904dbf40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904dc6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904dcd80_0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x6270904dd660_0;
    %flag_set/vec4 8;
    %jmp/1 T_114.3, 8;
    %load/vec4 v0x6270904de100_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_114.3;
    %flag_get/vec4 8;
    %jmp/1 T_114.2, 8;
    %load/vec4 v0x6270904ddde0_0;
    %or;
T_114.2;
    %assign/vec4 v0x6270904dbf40_0, 0;
    %load/vec4 v0x6270904ddb60_0;
    %flag_set/vec4 8;
    %jmp/1 T_114.5, 8;
    %load/vec4 v0x6270904de880_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_114.5;
    %flag_get/vec4 8;
    %jmp/1 T_114.4, 8;
    %load/vec4 v0x6270904dee70_0;
    %or;
T_114.4;
    %assign/vec4 v0x6270904dcd80_0, 0;
    %load/vec4 v0x6270904dd8e0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_114.6, 8;
    %load/vec4 v0x6270904de4c0_0;
    %or;
T_114.6;
    %assign/vec4 v0x6270904dc6b0_0, 0;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x627090436480;
T_115 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270904df050_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6270904dd130_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6270904dd270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904dcc40_0, 0;
    %jmp T_115.1;
T_115.0 ;
    %load/vec4 v0x6270904ddb60_0;
    %flag_set/vec4 8;
    %jmp/1 T_115.5, 8;
    %load/vec4 v0x6270904de880_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_115.5;
    %jmp/1 T_115.4, 8;
    %load/vec4 v0x6270904dee70_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_115.4;
    %jmp/0xz  T_115.2, 8;
    %load/vec4 v0x6270904df0f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_115.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_115.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_115.8, 6;
    %load/vec4 v0x6270904dd130_0;
    %assign/vec4 v0x6270904dd130_0, 0;
    %load/vec4 v0x6270904dd270_0;
    %assign/vec4 v0x6270904dd270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904dcc40_0, 0;
    %jmp T_115.10;
T_115.6 ;
    %load/vec4 v0x6270904ddc00_0;
    %assign/vec4 v0x6270904dd130_0, 0;
    %load/vec4 v0x6270904ddca0_0;
    %assign/vec4 v0x6270904dd270_0, 0;
    %load/vec4 v0x6270904ddac0_0;
    %assign/vec4 v0x6270904dcc40_0, 0;
    %jmp T_115.10;
T_115.7 ;
    %load/vec4 v0x6270904de920_0;
    %assign/vec4 v0x6270904dd130_0, 0;
    %load/vec4 v0x6270904dedd0_0;
    %assign/vec4 v0x6270904dd270_0, 0;
    %load/vec4 v0x6270904de7e0_0;
    %assign/vec4 v0x6270904dcc40_0, 0;
    %jmp T_115.10;
T_115.8 ;
    %load/vec4 v0x6270904def10_0;
    %assign/vec4 v0x6270904dd130_0, 0;
    %load/vec4 v0x6270904defb0_0;
    %assign/vec4 v0x6270904dd270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904dcc40_0, 0;
    %jmp T_115.10;
T_115.10 ;
    %pop/vec4 1;
T_115.2 ;
T_115.1 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x627090436480;
T_116 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270904df050_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6270904dc260_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6270904dc430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904dbea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6270904dbe00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904dc080_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6270904dbfe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6270904dc1c0_0, 0;
    %jmp T_116.1;
T_116.0 ;
    %load/vec4 v0x6270904df0f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_116.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_116.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_116.4, 6;
    %load/vec4 v0x6270904dc260_0;
    %assign/vec4 v0x6270904dc260_0, 0;
    %load/vec4 v0x6270904dc430_0;
    %assign/vec4 v0x6270904dc430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904dbea0_0, 0;
    %load/vec4 v0x6270904dbe00_0;
    %assign/vec4 v0x6270904dbe00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904dc080_0, 0;
    %load/vec4 v0x6270904dbfe0_0;
    %store/vec4 v0x6270904dbfe0_0, 0, 16;
    %jmp T_116.6;
T_116.2 ;
    %load/vec4 v0x6270904dd660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.7, 8;
    %load/vec4 v0x6270904dd700_0;
    %assign/vec4 v0x6270904dc260_0, 0;
    %load/vec4 v0x6270904dd7a0_0;
    %assign/vec4 v0x6270904dc430_0, 0;
    %load/vec4 v0x6270904dd5c0_0;
    %assign/vec4 v0x6270904dbea0_0, 0;
    %load/vec4 v0x6270904dd310_0;
    %assign/vec4 v0x6270904dbe00_0, 0;
T_116.7 ;
    %jmp T_116.6;
T_116.3 ;
    %load/vec4 v0x6270904de240_0;
    %assign/vec4 v0x6270904dc080_0, 0;
    %load/vec4 v0x6270904de100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.9, 8;
    %load/vec4 v0x6270904de380_0;
    %assign/vec4 v0x6270904dc260_0, 0;
    %load/vec4 v0x6270904de420_0;
    %assign/vec4 v0x6270904dc430_0, 0;
    %load/vec4 v0x6270904de060_0;
    %assign/vec4 v0x6270904dbea0_0, 0;
    %load/vec4 v0x6270904ddfc0_0;
    %assign/vec4 v0x6270904dbe00_0, 0;
    %load/vec4 v0x6270904de1a0_0;
    %store/vec4 v0x6270904dbfe0_0, 0, 16;
    %load/vec4 v0x6270904de2e0_0;
    %assign/vec4 v0x6270904dc1c0_0, 0;
T_116.9 ;
    %jmp T_116.6;
T_116.4 ;
    %load/vec4 v0x6270904ddde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.11, 8;
    %load/vec4 v0x6270904dde80_0;
    %assign/vec4 v0x6270904dc260_0, 0;
    %load/vec4 v0x6270904ddf20_0;
    %assign/vec4 v0x6270904dc430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904dbea0_0, 0;
    %load/vec4 v0x6270904ddd40_0;
    %assign/vec4 v0x6270904dbe00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904dc080_0, 0;
T_116.11 ;
    %jmp T_116.6;
T_116.6 ;
    %pop/vec4 1;
T_116.1 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0x627090436480;
T_117 ;
    %wait E_0x62708ff99e30;
    %load/vec4 v0x6270904df050_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6270904dc9c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6270904dcb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904dc610_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6270904dc570_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6270904dc920_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6270904dc7e0_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x6270904dd8e0_0;
    %flag_set/vec4 8;
    %jmp/1 T_117.4, 8;
    %load/vec4 v0x6270904de4c0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_117.4;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0x6270904df0f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_117.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_117.6, 6;
    %load/vec4 v0x6270904dc9c0_0;
    %assign/vec4 v0x6270904dc9c0_0, 0;
    %load/vec4 v0x6270904dcb00_0;
    %assign/vec4 v0x6270904dcb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904dc610_0, 0;
    %load/vec4 v0x6270904dc570_0;
    %assign/vec4 v0x6270904dc570_0, 0;
    %load/vec4 v0x6270904dc7e0_0;
    %assign/vec4 v0x6270904dc7e0_0, 0;
    %load/vec4 v0x6270904dc920_0;
    %assign/vec4 v0x6270904dc920_0, 0;
    %jmp T_117.8;
T_117.5 ;
    %load/vec4 v0x6270904dd980_0;
    %assign/vec4 v0x6270904dc9c0_0, 0;
    %load/vec4 v0x6270904dda20_0;
    %assign/vec4 v0x6270904dcb00_0, 0;
    %load/vec4 v0x6270904dd840_0;
    %assign/vec4 v0x6270904dc610_0, 0;
    %load/vec4 v0x6270904dd310_0;
    %assign/vec4 v0x6270904dc570_0, 0;
    %jmp T_117.8;
T_117.6 ;
    %load/vec4 v0x6270904de6a0_0;
    %assign/vec4 v0x6270904dc9c0_0, 0;
    %load/vec4 v0x6270904de740_0;
    %assign/vec4 v0x6270904dcb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904dc610_0, 0;
    %load/vec4 v0x6270904de560_0;
    %assign/vec4 v0x6270904dc7e0_0, 0;
    %load/vec4 v0x6270904de600_0;
    %assign/vec4 v0x6270904dc920_0, 0;
    %jmp T_117.8;
T_117.8 ;
    %pop/vec4 1;
T_117.2 ;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x6270904e8f10;
T_118 ;
    %wait E_0x62708ffc96b0;
    %load/vec4 v0x6270904ecd30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904eab90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904ea730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6270904eac30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6270904eacd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904eaaf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6270904ea910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6270904ea9b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6270904eaa50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6270904ea4e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6270904ea7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904ea580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904ea870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904ecc90_0, 0;
    %jmp T_118.1;
T_118.0 ;
    %load/vec4 v0x6270904ead70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.2, 8;
    %load/vec4 v0x6270904e6a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_118.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_118.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_118.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_118.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_118.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_118.9, 6;
    %jmp T_118.10;
T_118.4 ;
    %load/vec4 v0x6270904ebe80_0;
    %assign/vec4 v0x6270904eab90_0, 0;
    %load/vec4 v0x6270904eba20_0;
    %assign/vec4 v0x6270904ea730_0, 0;
    %load/vec4 v0x6270904ebf20_0;
    %assign/vec4 v0x6270904eac30_0, 0;
    %load/vec4 v0x6270904ebfc0_0;
    %assign/vec4 v0x6270904eacd0_0, 0;
    %load/vec4 v0x6270904ebde0_0;
    %assign/vec4 v0x6270904eaaf0_0, 0;
    %load/vec4 v0x6270904ebc00_0;
    %assign/vec4 v0x6270904ea910_0, 0;
    %load/vec4 v0x6270904ebca0_0;
    %assign/vec4 v0x6270904ea9b0_0, 0;
    %load/vec4 v0x6270904ebd40_0;
    %assign/vec4 v0x6270904eaa50_0, 0;
    %load/vec4 v0x6270904eb8e0_0;
    %assign/vec4 v0x6270904ea4e0_0, 0;
    %load/vec4 v0x6270904ebac0_0;
    %assign/vec4 v0x6270904ea7d0_0, 0;
    %load/vec4 v0x6270904eb980_0;
    %assign/vec4 v0x6270904ea580_0, 0;
    %load/vec4 v0x6270904ebb60_0;
    %assign/vec4 v0x6270904ea870_0, 0;
    %load/vec4 v0x6270904eb840_0;
    %assign/vec4 v0x6270904ecc90_0, 0;
    %jmp T_118.10;
T_118.5 ;
    %load/vec4 v0x6270904ec6a0_0;
    %assign/vec4 v0x6270904eab90_0, 0;
    %load/vec4 v0x6270904ec240_0;
    %assign/vec4 v0x6270904ea730_0, 0;
    %load/vec4 v0x6270904ecb50_0;
    %assign/vec4 v0x6270904eac30_0, 0;
    %load/vec4 v0x6270904ecbf0_0;
    %assign/vec4 v0x6270904eacd0_0, 0;
    %load/vec4 v0x6270904ec600_0;
    %assign/vec4 v0x6270904eaaf0_0, 0;
    %load/vec4 v0x6270904ec420_0;
    %assign/vec4 v0x6270904ea910_0, 0;
    %load/vec4 v0x6270904ec4c0_0;
    %assign/vec4 v0x6270904ea9b0_0, 0;
    %load/vec4 v0x6270904ec560_0;
    %assign/vec4 v0x6270904eaa50_0, 0;
    %load/vec4 v0x6270904ec100_0;
    %assign/vec4 v0x6270904ea4e0_0, 0;
    %load/vec4 v0x6270904ec2e0_0;
    %assign/vec4 v0x6270904ea7d0_0, 0;
    %load/vec4 v0x6270904ec1a0_0;
    %assign/vec4 v0x6270904ea580_0, 0;
    %load/vec4 v0x6270904ec380_0;
    %assign/vec4 v0x6270904ea870_0, 0;
    %load/vec4 v0x6270904ec060_0;
    %assign/vec4 v0x6270904ecc90_0, 0;
    %jmp T_118.10;
T_118.6 ;
    %load/vec4 v0x6270904edc30_0;
    %assign/vec4 v0x6270904eab90_0, 0;
    %load/vec4 v0x6270904ed7d0_0;
    %assign/vec4 v0x6270904ea730_0, 0;
    %load/vec4 v0x6270904edcd0_0;
    %assign/vec4 v0x6270904eac30_0, 0;
    %load/vec4 v0x6270904edd70_0;
    %assign/vec4 v0x6270904eacd0_0, 0;
    %load/vec4 v0x6270904edb90_0;
    %assign/vec4 v0x6270904eaaf0_0, 0;
    %load/vec4 v0x6270904ed9b0_0;
    %assign/vec4 v0x6270904ea910_0, 0;
    %load/vec4 v0x6270904eda50_0;
    %assign/vec4 v0x6270904ea9b0_0, 0;
    %load/vec4 v0x6270904edaf0_0;
    %assign/vec4 v0x6270904eaa50_0, 0;
    %load/vec4 v0x6270904ed690_0;
    %assign/vec4 v0x6270904ea4e0_0, 0;
    %load/vec4 v0x6270904ed870_0;
    %assign/vec4 v0x6270904ea7d0_0, 0;
    %load/vec4 v0x6270904ed730_0;
    %assign/vec4 v0x6270904ea580_0, 0;
    %load/vec4 v0x6270904ed910_0;
    %assign/vec4 v0x6270904ea870_0, 0;
    %load/vec4 v0x6270904ed5f0_0;
    %assign/vec4 v0x6270904ecc90_0, 0;
    %jmp T_118.10;
T_118.7 ;
    %load/vec4 v0x6270904eb660_0;
    %assign/vec4 v0x6270904eab90_0, 0;
    %load/vec4 v0x6270904eaff0_0;
    %assign/vec4 v0x6270904ea730_0, 0;
    %load/vec4 v0x6270904eb700_0;
    %assign/vec4 v0x6270904eac30_0, 0;
    %load/vec4 v0x6270904eb7a0_0;
    %assign/vec4 v0x6270904eacd0_0, 0;
    %load/vec4 v0x6270904eb5c0_0;
    %assign/vec4 v0x6270904eaaf0_0, 0;
    %load/vec4 v0x6270904eb3e0_0;
    %assign/vec4 v0x6270904ea910_0, 0;
    %load/vec4 v0x6270904eb480_0;
    %assign/vec4 v0x6270904ea9b0_0, 0;
    %load/vec4 v0x6270904eb520_0;
    %assign/vec4 v0x6270904eaa50_0, 0;
    %load/vec4 v0x6270904eaeb0_0;
    %assign/vec4 v0x6270904ea4e0_0, 0;
    %load/vec4 v0x6270904eb090_0;
    %assign/vec4 v0x6270904ea7d0_0, 0;
    %load/vec4 v0x6270904eaf50_0;
    %assign/vec4 v0x6270904ea580_0, 0;
    %load/vec4 v0x6270904eb340_0;
    %assign/vec4 v0x6270904ea870_0, 0;
    %load/vec4 v0x6270904eae10_0;
    %assign/vec4 v0x6270904ecc90_0, 0;
    %jmp T_118.10;
T_118.8 ;
    %load/vec4 v0x6270904ea300_0;
    %assign/vec4 v0x6270904eab90_0, 0;
    %load/vec4 v0x6270904e9ea0_0;
    %assign/vec4 v0x6270904ea730_0, 0;
    %load/vec4 v0x6270904ea3a0_0;
    %assign/vec4 v0x6270904eac30_0, 0;
    %load/vec4 v0x6270904ea440_0;
    %assign/vec4 v0x6270904eacd0_0, 0;
    %load/vec4 v0x6270904ea260_0;
    %assign/vec4 v0x6270904eaaf0_0, 0;
    %load/vec4 v0x6270904ea080_0;
    %assign/vec4 v0x6270904ea910_0, 0;
    %load/vec4 v0x6270904ea120_0;
    %assign/vec4 v0x6270904ea9b0_0, 0;
    %load/vec4 v0x6270904ea1c0_0;
    %assign/vec4 v0x6270904eaa50_0, 0;
    %load/vec4 v0x6270904e9d60_0;
    %assign/vec4 v0x6270904ea4e0_0, 0;
    %load/vec4 v0x6270904e9f40_0;
    %assign/vec4 v0x6270904ea7d0_0, 0;
    %load/vec4 v0x6270904e9e00_0;
    %assign/vec4 v0x6270904ea580_0, 0;
    %load/vec4 v0x6270904e9fe0_0;
    %assign/vec4 v0x6270904ea870_0, 0;
    %load/vec4 v0x6270904e9cc0_0;
    %assign/vec4 v0x6270904ecc90_0, 0;
    %jmp T_118.10;
T_118.9 ;
    %load/vec4 v0x6270904ed410_0;
    %assign/vec4 v0x6270904eab90_0, 0;
    %load/vec4 v0x6270904ecfb0_0;
    %assign/vec4 v0x6270904ea730_0, 0;
    %load/vec4 v0x6270904ed4b0_0;
    %assign/vec4 v0x6270904eac30_0, 0;
    %load/vec4 v0x6270904ed550_0;
    %assign/vec4 v0x6270904eacd0_0, 0;
    %load/vec4 v0x6270904ed370_0;
    %assign/vec4 v0x6270904eaaf0_0, 0;
    %load/vec4 v0x6270904ed190_0;
    %assign/vec4 v0x6270904ea910_0, 0;
    %load/vec4 v0x6270904ed230_0;
    %assign/vec4 v0x6270904ea9b0_0, 0;
    %load/vec4 v0x6270904ed2d0_0;
    %assign/vec4 v0x6270904eaa50_0, 0;
    %load/vec4 v0x6270904ece70_0;
    %assign/vec4 v0x6270904ea4e0_0, 0;
    %load/vec4 v0x6270904ed050_0;
    %assign/vec4 v0x6270904ea7d0_0, 0;
    %load/vec4 v0x6270904ecf10_0;
    %assign/vec4 v0x6270904ea580_0, 0;
    %load/vec4 v0x6270904ed0f0_0;
    %assign/vec4 v0x6270904ea870_0, 0;
    %load/vec4 v0x6270904ecdd0_0;
    %assign/vec4 v0x6270904ecc90_0, 0;
    %jmp T_118.10;
T_118.10 ;
    %pop/vec4 1;
T_118.2 ;
T_118.1 ;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_0x6270904f3180;
T_119 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x6270904f3620_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904f3760_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904f38a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904f34e0_0, 0;
    %jmp T_119.1;
T_119.0 ;
    %load/vec4 v0x6270904f3440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904f3760_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904f38a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904f34e0_0, 0;
    %jmp T_119.3;
T_119.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904f34e0_0, 0;
    %load/vec4 v0x6270904f3580_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.4, 8;
    %load/vec4 v0x6270904f36c0_0;
    %load/vec4 v0x6270904f3800_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x6270904f3800_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270904f3760_0, 0;
    %load/vec4 v0x6270904f3800_0;
    %load/vec4 v0x6270904f36c0_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x6270904f36c0_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270904f38a0_0, 0;
    %jmp T_119.5;
T_119.4 ;
    %load/vec4 v0x6270904f36c0_0;
    %load/vec4 v0x6270904f3800_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x6270904f3800_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270904f3760_0, 0;
    %load/vec4 v0x6270904f3800_0;
    %load/vec4 v0x6270904f36c0_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x6270904f36c0_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270904f38a0_0, 0;
T_119.5 ;
T_119.3 ;
T_119.1 ;
    %jmp T_119;
    .thread T_119;
    .scope S_0x6270904f3ad0;
T_120 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x6270904f40e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904f4220_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904f4360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904f3fa0_0, 0;
    %jmp T_120.1;
T_120.0 ;
    %load/vec4 v0x6270904f3f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904f4220_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904f4360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904f3fa0_0, 0;
    %jmp T_120.3;
T_120.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904f3fa0_0, 0;
    %load/vec4 v0x6270904f4040_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.4, 8;
    %load/vec4 v0x6270904f4180_0;
    %load/vec4 v0x6270904f42c0_0;
    %parti/s 1, 37, 7;
    %replicate 2;
    %load/vec4 v0x6270904f42c0_0;
    %parti/s 36, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270904f4220_0, 0;
    %load/vec4 v0x6270904f42c0_0;
    %load/vec4 v0x6270904f4180_0;
    %parti/s 1, 37, 7;
    %replicate 2;
    %load/vec4 v0x6270904f4180_0;
    %parti/s 36, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270904f4360_0, 0;
    %jmp T_120.5;
T_120.4 ;
    %load/vec4 v0x6270904f4180_0;
    %load/vec4 v0x6270904f42c0_0;
    %parti/s 1, 37, 7;
    %replicate 2;
    %load/vec4 v0x6270904f42c0_0;
    %parti/s 36, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270904f4220_0, 0;
    %load/vec4 v0x6270904f42c0_0;
    %load/vec4 v0x6270904f4180_0;
    %parti/s 1, 37, 7;
    %replicate 2;
    %load/vec4 v0x6270904f4180_0;
    %parti/s 36, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270904f4360_0, 0;
T_120.5 ;
T_120.3 ;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x6270904f4620;
T_121 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x6270904f4c30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904f4d70_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904f4eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904f4af0_0, 0;
    %jmp T_121.1;
T_121.0 ;
    %load/vec4 v0x6270904f4a50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904f4d70_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904f4eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904f4af0_0, 0;
    %jmp T_121.3;
T_121.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904f4af0_0, 0;
    %load/vec4 v0x6270904f4b90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.4, 8;
    %load/vec4 v0x6270904f4cd0_0;
    %load/vec4 v0x6270904f4e10_0;
    %parti/s 1, 37, 7;
    %replicate 3;
    %load/vec4 v0x6270904f4e10_0;
    %parti/s 35, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270904f4d70_0, 0;
    %load/vec4 v0x6270904f4e10_0;
    %load/vec4 v0x6270904f4cd0_0;
    %parti/s 1, 37, 7;
    %replicate 3;
    %load/vec4 v0x6270904f4cd0_0;
    %parti/s 35, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270904f4eb0_0, 0;
    %jmp T_121.5;
T_121.4 ;
    %load/vec4 v0x6270904f4cd0_0;
    %load/vec4 v0x6270904f4e10_0;
    %parti/s 1, 37, 7;
    %replicate 3;
    %load/vec4 v0x6270904f4e10_0;
    %parti/s 35, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270904f4d70_0, 0;
    %load/vec4 v0x6270904f4e10_0;
    %load/vec4 v0x6270904f4cd0_0;
    %parti/s 1, 37, 7;
    %replicate 3;
    %load/vec4 v0x6270904f4cd0_0;
    %parti/s 35, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270904f4eb0_0, 0;
T_121.5 ;
T_121.3 ;
T_121.1 ;
    %jmp T_121;
    .thread T_121;
    .scope S_0x6270904f5230;
T_122 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x6270904f59e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904f5bb0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904f5d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904f5880_0, 0;
    %jmp T_122.1;
T_122.0 ;
    %load/vec4 v0x6270904f57c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904f5bb0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904f5d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904f5880_0, 0;
    %jmp T_122.3;
T_122.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904f5880_0, 0;
    %load/vec4 v0x6270904f5920_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.4, 8;
    %load/vec4 v0x6270904f5ad0_0;
    %load/vec4 v0x6270904f5c90_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x6270904f5c90_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270904f5bb0_0, 0;
    %load/vec4 v0x6270904f5c90_0;
    %load/vec4 v0x6270904f5ad0_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x6270904f5ad0_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270904f5d70_0, 0;
    %jmp T_122.5;
T_122.4 ;
    %load/vec4 v0x6270904f5ad0_0;
    %load/vec4 v0x6270904f5c90_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x6270904f5c90_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270904f5bb0_0, 0;
    %load/vec4 v0x6270904f5c90_0;
    %load/vec4 v0x6270904f5ad0_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x6270904f5ad0_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270904f5d70_0, 0;
T_122.5 ;
T_122.3 ;
T_122.1 ;
    %jmp T_122;
    .thread T_122;
    .scope S_0x6270904f6200;
T_123 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x6270904f69b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904f6b80_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904f6d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904f6850_0, 0;
    %jmp T_123.1;
T_123.0 ;
    %load/vec4 v0x6270904f6790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904f6b80_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904f6d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904f6850_0, 0;
    %jmp T_123.3;
T_123.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904f6850_0, 0;
    %load/vec4 v0x6270904f68f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.4, 8;
    %load/vec4 v0x6270904f6aa0_0;
    %load/vec4 v0x6270904f6c60_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x6270904f6c60_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270904f6b80_0, 0;
    %load/vec4 v0x6270904f6c60_0;
    %load/vec4 v0x6270904f6aa0_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x6270904f6aa0_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270904f6d40_0, 0;
    %jmp T_123.5;
T_123.4 ;
    %load/vec4 v0x6270904f6aa0_0;
    %load/vec4 v0x6270904f6c60_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x6270904f6c60_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270904f6b80_0, 0;
    %load/vec4 v0x6270904f6c60_0;
    %load/vec4 v0x6270904f6aa0_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x6270904f6aa0_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270904f6d40_0, 0;
T_123.5 ;
T_123.3 ;
T_123.1 ;
    %jmp T_123;
    .thread T_123;
    .scope S_0x6270904f71d0;
T_124 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x6270904f79e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904f7cc0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904f7e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904f7850_0, 0;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v0x6270904f7790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904f7cc0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904f7e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904f7850_0, 0;
    %jmp T_124.3;
T_124.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904f7850_0, 0;
    %load/vec4 v0x6270904f7920_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.4, 8;
    %load/vec4 v0x6270904f7be0_0;
    %load/vec4 v0x6270904f7da0_0;
    %parti/s 1, 37, 7;
    %replicate 6;
    %load/vec4 v0x6270904f7da0_0;
    %parti/s 32, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270904f7cc0_0, 0;
    %load/vec4 v0x6270904f7da0_0;
    %load/vec4 v0x6270904f7be0_0;
    %parti/s 1, 37, 7;
    %replicate 6;
    %load/vec4 v0x6270904f7be0_0;
    %parti/s 32, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270904f7e80_0, 0;
    %jmp T_124.5;
T_124.4 ;
    %load/vec4 v0x6270904f7be0_0;
    %load/vec4 v0x6270904f7da0_0;
    %parti/s 1, 37, 7;
    %replicate 6;
    %load/vec4 v0x6270904f7da0_0;
    %parti/s 32, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270904f7cc0_0, 0;
    %load/vec4 v0x6270904f7da0_0;
    %load/vec4 v0x6270904f7be0_0;
    %parti/s 1, 37, 7;
    %replicate 6;
    %load/vec4 v0x6270904f7be0_0;
    %parti/s 32, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270904f7e80_0, 0;
T_124.5 ;
T_124.3 ;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0x6270904f8310;
T_125 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x6270904f8ca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904f8e70_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904f9030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904f8b10_0, 0;
    %jmp T_125.1;
T_125.0 ;
    %load/vec4 v0x6270904f8a50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904f8e70_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904f9030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904f8b10_0, 0;
    %jmp T_125.3;
T_125.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904f8b10_0, 0;
    %load/vec4 v0x6270904f8be0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.4, 8;
    %load/vec4 v0x6270904f8d90_0;
    %load/vec4 v0x6270904f8f50_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x6270904f8f50_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270904f8e70_0, 0;
    %load/vec4 v0x6270904f8f50_0;
    %load/vec4 v0x6270904f8d90_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x6270904f8d90_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270904f9030_0, 0;
    %jmp T_125.5;
T_125.4 ;
    %load/vec4 v0x6270904f8d90_0;
    %load/vec4 v0x6270904f8f50_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x6270904f8f50_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270904f8e70_0, 0;
    %load/vec4 v0x6270904f8f50_0;
    %load/vec4 v0x6270904f8d90_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x6270904f8d90_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270904f9030_0, 0;
T_125.5 ;
T_125.3 ;
T_125.1 ;
    %jmp T_125;
    .thread T_125;
    .scope S_0x6270904f9500;
T_126 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x6270904f9d10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904f9ee0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904fa0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904f9b80_0, 0;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v0x6270904f9ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904f9ee0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904fa0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904f9b80_0, 0;
    %jmp T_126.3;
T_126.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904f9b80_0, 0;
    %load/vec4 v0x6270904f9c50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.4, 8;
    %load/vec4 v0x6270904f9e00_0;
    %load/vec4 v0x6270904f9fc0_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x6270904f9fc0_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270904f9ee0_0, 0;
    %load/vec4 v0x6270904f9fc0_0;
    %load/vec4 v0x6270904f9e00_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x6270904f9e00_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270904fa0a0_0, 0;
    %jmp T_126.5;
T_126.4 ;
    %load/vec4 v0x6270904f9e00_0;
    %load/vec4 v0x6270904f9fc0_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x6270904f9fc0_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270904f9ee0_0, 0;
    %load/vec4 v0x6270904f9fc0_0;
    %load/vec4 v0x6270904f9e00_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x6270904f9e00_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270904fa0a0_0, 0;
T_126.5 ;
T_126.3 ;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x6270904fa530;
T_127 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x6270904fad40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904faf10_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904fb090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904fabb0_0, 0;
    %jmp T_127.1;
T_127.0 ;
    %load/vec4 v0x6270904faaf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904faf10_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904fb090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904fabb0_0, 0;
    %jmp T_127.3;
T_127.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904fabb0_0, 0;
    %load/vec4 v0x6270904fac80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.4, 8;
    %load/vec4 v0x6270904fae30_0;
    %load/vec4 v0x6270904faff0_0;
    %parti/s 1, 37, 7;
    %replicate 9;
    %load/vec4 v0x6270904faff0_0;
    %parti/s 29, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270904faf10_0, 0;
    %load/vec4 v0x6270904faff0_0;
    %load/vec4 v0x6270904fae30_0;
    %parti/s 1, 37, 7;
    %replicate 9;
    %load/vec4 v0x6270904fae30_0;
    %parti/s 29, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270904fb090_0, 0;
    %jmp T_127.5;
T_127.4 ;
    %load/vec4 v0x6270904fae30_0;
    %load/vec4 v0x6270904faff0_0;
    %parti/s 1, 37, 7;
    %replicate 9;
    %load/vec4 v0x6270904faff0_0;
    %parti/s 29, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270904faf10_0, 0;
    %load/vec4 v0x6270904faff0_0;
    %load/vec4 v0x6270904fae30_0;
    %parti/s 1, 37, 7;
    %replicate 9;
    %load/vec4 v0x6270904fae30_0;
    %parti/s 29, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270904fb090_0, 0;
T_127.5 ;
T_127.3 ;
T_127.1 ;
    %jmp T_127;
    .thread T_127;
    .scope S_0x6270904fb480;
T_128 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x6270904fbc90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904fbe60_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904fc020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904fbb00_0, 0;
    %jmp T_128.1;
T_128.0 ;
    %load/vec4 v0x6270904fba40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904fbe60_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904fc020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904fbb00_0, 0;
    %jmp T_128.3;
T_128.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904fbb00_0, 0;
    %load/vec4 v0x6270904fbbd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.4, 8;
    %load/vec4 v0x6270904fbd80_0;
    %load/vec4 v0x6270904fbf40_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x6270904fbf40_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270904fbe60_0, 0;
    %load/vec4 v0x6270904fbf40_0;
    %load/vec4 v0x6270904fbd80_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x6270904fbd80_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270904fc020_0, 0;
    %jmp T_128.5;
T_128.4 ;
    %load/vec4 v0x6270904fbd80_0;
    %load/vec4 v0x6270904fbf40_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x6270904fbf40_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270904fbe60_0, 0;
    %load/vec4 v0x6270904fbf40_0;
    %load/vec4 v0x6270904fbd80_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x6270904fbd80_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270904fc020_0, 0;
T_128.5 ;
T_128.3 ;
T_128.1 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x6270904fc4b0;
T_129 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x6270904fccc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904fce90_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904fd050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904fcb30_0, 0;
    %jmp T_129.1;
T_129.0 ;
    %load/vec4 v0x6270904fca70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904fce90_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904fd050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904fcb30_0, 0;
    %jmp T_129.3;
T_129.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904fcb30_0, 0;
    %load/vec4 v0x6270904fcc00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.4, 8;
    %load/vec4 v0x6270904fcdb0_0;
    %load/vec4 v0x6270904fcf70_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x6270904fcf70_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270904fce90_0, 0;
    %load/vec4 v0x6270904fcf70_0;
    %load/vec4 v0x6270904fcdb0_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x6270904fcdb0_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270904fd050_0, 0;
    %jmp T_129.5;
T_129.4 ;
    %load/vec4 v0x6270904fcdb0_0;
    %load/vec4 v0x6270904fcf70_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x6270904fcf70_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270904fce90_0, 0;
    %load/vec4 v0x6270904fcf70_0;
    %load/vec4 v0x6270904fcdb0_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x6270904fcdb0_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270904fd050_0, 0;
T_129.5 ;
T_129.3 ;
T_129.1 ;
    %jmp T_129;
    .thread T_129;
    .scope S_0x6270904fd4e0;
T_130 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x6270904fdcf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904fdec0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904fe080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904fdb60_0, 0;
    %jmp T_130.1;
T_130.0 ;
    %load/vec4 v0x6270904fdaa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904fdec0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904fe080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904fdb60_0, 0;
    %jmp T_130.3;
T_130.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904fdb60_0, 0;
    %load/vec4 v0x6270904fdc30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.4, 8;
    %load/vec4 v0x6270904fdde0_0;
    %load/vec4 v0x6270904fdfa0_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x6270904fdfa0_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270904fdec0_0, 0;
    %load/vec4 v0x6270904fdfa0_0;
    %load/vec4 v0x6270904fdde0_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x6270904fdde0_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270904fe080_0, 0;
    %jmp T_130.5;
T_130.4 ;
    %load/vec4 v0x6270904fdde0_0;
    %load/vec4 v0x6270904fdfa0_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x6270904fdfa0_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270904fdec0_0, 0;
    %load/vec4 v0x6270904fdfa0_0;
    %load/vec4 v0x6270904fdde0_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x6270904fdde0_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270904fe080_0, 0;
T_130.5 ;
T_130.3 ;
T_130.1 ;
    %jmp T_130;
    .thread T_130;
    .scope S_0x6270904fe510;
T_131 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x6270904fed20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904feef0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904ff0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904feb90_0, 0;
    %jmp T_131.1;
T_131.0 ;
    %load/vec4 v0x6270904fead0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904feef0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270904ff0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904feb90_0, 0;
    %jmp T_131.3;
T_131.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904feb90_0, 0;
    %load/vec4 v0x6270904fec60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.4, 8;
    %load/vec4 v0x6270904fee10_0;
    %load/vec4 v0x6270904fefd0_0;
    %parti/s 1, 37, 7;
    %replicate 13;
    %load/vec4 v0x6270904fefd0_0;
    %parti/s 25, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270904feef0_0, 0;
    %load/vec4 v0x6270904fefd0_0;
    %load/vec4 v0x6270904fee10_0;
    %parti/s 1, 37, 7;
    %replicate 13;
    %load/vec4 v0x6270904fee10_0;
    %parti/s 25, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270904ff0b0_0, 0;
    %jmp T_131.5;
T_131.4 ;
    %load/vec4 v0x6270904fee10_0;
    %load/vec4 v0x6270904fefd0_0;
    %parti/s 1, 37, 7;
    %replicate 13;
    %load/vec4 v0x6270904fefd0_0;
    %parti/s 25, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270904feef0_0, 0;
    %load/vec4 v0x6270904fefd0_0;
    %load/vec4 v0x6270904fee10_0;
    %parti/s 1, 37, 7;
    %replicate 13;
    %load/vec4 v0x6270904fee10_0;
    %parti/s 25, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270904ff0b0_0, 0;
T_131.5 ;
T_131.3 ;
T_131.1 ;
    %jmp T_131;
    .thread T_131;
    .scope S_0x6270904ff540;
T_132 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x6270904ffd50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x627090500130_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270905002f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904ffbc0_0, 0;
    %jmp T_132.1;
T_132.0 ;
    %load/vec4 v0x6270904ffb00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x627090500130_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270905002f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904ffbc0_0, 0;
    %jmp T_132.3;
T_132.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904ffbc0_0, 0;
    %load/vec4 v0x6270904ffc90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.4, 8;
    %load/vec4 v0x627090500050_0;
    %load/vec4 v0x627090500210_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x627090500210_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090500130_0, 0;
    %load/vec4 v0x627090500210_0;
    %load/vec4 v0x627090500050_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x627090500050_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270905002f0_0, 0;
    %jmp T_132.5;
T_132.4 ;
    %load/vec4 v0x627090500050_0;
    %load/vec4 v0x627090500210_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x627090500210_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090500130_0, 0;
    %load/vec4 v0x627090500210_0;
    %load/vec4 v0x627090500050_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x627090500050_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270905002f0_0, 0;
T_132.5 ;
T_132.3 ;
T_132.1 ;
    %jmp T_132;
    .thread T_132;
    .scope S_0x6270904f1e20;
T_133 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x6270904f29e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x6270904f2cd0_0, 0;
    %jmp T_133.1;
T_133.0 ;
    %load/vec4 v0x6270904f2cd0_0;
    %parti/s 14, 0, 2;
    %load/vec4 v0x6270904f2800_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_133.2, 8;
    %load/vec4 v0x6270904f2a80_0;
    %parti/s 1, 0, 2;
    %and;
T_133.2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6270904f2cd0_0, 0;
T_133.1 ;
    %jmp T_133;
    .thread T_133;
    .scope S_0x6270904f1e20;
T_134 ;
    %wait E_0x6270901d9b60;
    %load/vec4 v0x6270904f2800_0;
    %load/vec4 v0x6270904f2a80_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_134.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_134.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_134.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_134.3, 6;
    %load/vec4 v0x6270904f2d70_0;
    %store/vec4 v0x6270904f2e10_0, 0, 32;
    %load/vec4 v0x6270904f2eb0_0;
    %store/vec4 v0x6270904f2f50_0, 0, 32;
    %load/vec4 v0x6270904f2580_0;
    %store/vec4 v0x6270904f26c0_0, 0, 16;
    %jmp T_134.5;
T_134.0 ;
    %load/vec4 v0x6270904f2d70_0;
    %store/vec4 v0x6270904f2e10_0, 0, 32;
    %load/vec4 v0x6270904f2eb0_0;
    %store/vec4 v0x6270904f2f50_0, 0, 32;
    %load/vec4 v0x6270904f2580_0;
    %store/vec4 v0x6270904f26c0_0, 0, 16;
    %jmp T_134.5;
T_134.1 ;
    %load/vec4 v0x6270904f2d70_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x6270904f2e10_0, 0, 32;
    %load/vec4 v0x6270904f2eb0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x6270904f2f50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x6270904f2580_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6270904f26c0_0, 0, 16;
    %jmp T_134.5;
T_134.2 ;
    %load/vec4 v0x6270904f2d70_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x6270904f2e10_0, 0, 32;
    %load/vec4 v0x6270904f2eb0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x6270904f2f50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6270904f2580_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6270904f26c0_0, 0, 16;
    %jmp T_134.5;
T_134.3 ;
    %load/vec4 v0x6270904f2d70_0;
    %store/vec4 v0x6270904f2e10_0, 0, 32;
    %load/vec4 v0x6270904f2eb0_0;
    %store/vec4 v0x6270904f2f50_0, 0, 32;
    %load/vec4 v0x6270904f2580_0;
    %store/vec4 v0x6270904f26c0_0, 0, 16;
    %jmp T_134.5;
T_134.5 ;
    %pop/vec4 1;
    %jmp T_134;
    .thread T_134, $push;
    .scope S_0x627090502dd0;
T_135 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709050fca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
    %jmp T_135.1;
T_135.0 ;
    %load/vec4 v0x62709050f780_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f840, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
    %jmp T_135.5;
T_135.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f840, 4;
    %sub;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
T_135.5 ;
T_135.2 ;
T_135.1 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x6270905030d0;
T_136 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709050fca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
    %jmp T_136.1;
T_136.0 ;
    %load/vec4 v0x62709050f780_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.2, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f840, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
    %jmp T_136.5;
T_136.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f840, 4;
    %sub;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
T_136.5 ;
T_136.2 ;
T_136.1 ;
    %jmp T_136;
    .thread T_136;
    .scope S_0x627090503390;
T_137 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709050fca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
    %jmp T_137.1;
T_137.0 ;
    %load/vec4 v0x62709050f780_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.2, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f840, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
    %jmp T_137.5;
T_137.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f840, 4;
    %sub;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
T_137.5 ;
T_137.2 ;
T_137.1 ;
    %jmp T_137;
    .thread T_137;
    .scope S_0x627090503660;
T_138 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709050fca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
    %jmp T_138.1;
T_138.0 ;
    %load/vec4 v0x62709050f780_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.2, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f840, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
    %jmp T_138.5;
T_138.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f840, 4;
    %sub;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
T_138.5 ;
T_138.2 ;
T_138.1 ;
    %jmp T_138;
    .thread T_138;
    .scope S_0x627090503920;
T_139 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709050fca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v0x62709050f780_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.2, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.4, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f840, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
    %jmp T_139.5;
T_139.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f840, 4;
    %sub;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
T_139.5 ;
T_139.2 ;
T_139.1 ;
    %jmp T_139;
    .thread T_139;
    .scope S_0x627090503c30;
T_140 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709050fca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
    %jmp T_140.1;
T_140.0 ;
    %load/vec4 v0x62709050f780_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.2, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.4, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f840, 4;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
    %jmp T_140.5;
T_140.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f840, 4;
    %sub;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
T_140.5 ;
T_140.2 ;
T_140.1 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x627090503ef0;
T_141 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709050fca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
    %jmp T_141.1;
T_141.0 ;
    %load/vec4 v0x62709050f780_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.2, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.4, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f840, 4;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
    %jmp T_141.5;
T_141.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f840, 4;
    %sub;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
T_141.5 ;
T_141.2 ;
T_141.1 ;
    %jmp T_141;
    .thread T_141;
    .scope S_0x6270905041b0;
T_142 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709050fca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
    %jmp T_142.1;
T_142.0 ;
    %load/vec4 v0x62709050f780_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.2, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.4, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f840, 4;
    %add;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
    %jmp T_142.5;
T_142.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f840, 4;
    %sub;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
T_142.5 ;
T_142.2 ;
T_142.1 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0x627090504470;
T_143 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709050fca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
    %jmp T_143.1;
T_143.0 ;
    %load/vec4 v0x62709050f780_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.2, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.4, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f840, 4;
    %add;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
    %jmp T_143.5;
T_143.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f840, 4;
    %sub;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
T_143.5 ;
T_143.2 ;
T_143.1 ;
    %jmp T_143;
    .thread T_143;
    .scope S_0x6270905046e0;
T_144 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709050fca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
    %jmp T_144.1;
T_144.0 ;
    %load/vec4 v0x62709050f780_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.2, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.4, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f840, 4;
    %add;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
    %jmp T_144.5;
T_144.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f840, 4;
    %sub;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
T_144.5 ;
T_144.2 ;
T_144.1 ;
    %jmp T_144;
    .thread T_144;
    .scope S_0x6270905049a0;
T_145 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709050fca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
    %jmp T_145.1;
T_145.0 ;
    %load/vec4 v0x62709050f780_0;
    %parti/s 1, 10, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.2, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.4, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f840, 4;
    %add;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
    %jmp T_145.5;
T_145.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f840, 4;
    %sub;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
T_145.5 ;
T_145.2 ;
T_145.1 ;
    %jmp T_145;
    .thread T_145;
    .scope S_0x627090504c60;
T_146 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709050fca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
    %jmp T_146.1;
T_146.0 ;
    %load/vec4 v0x62709050f780_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.2, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.4, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f840, 4;
    %add;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
    %jmp T_146.5;
T_146.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f840, 4;
    %sub;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
T_146.5 ;
T_146.2 ;
T_146.1 ;
    %jmp T_146;
    .thread T_146;
    .scope S_0x627090504f20;
T_147 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709050fca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
    %jmp T_147.1;
T_147.0 ;
    %load/vec4 v0x62709050f780_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.2, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.4, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f840, 4;
    %add;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
    %jmp T_147.5;
T_147.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f840, 4;
    %sub;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
T_147.5 ;
T_147.2 ;
T_147.1 ;
    %jmp T_147;
    .thread T_147;
    .scope S_0x6270905051e0;
T_148 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709050fca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
    %jmp T_148.1;
T_148.0 ;
    %load/vec4 v0x62709050f780_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.2, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.4, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f840, 4;
    %add;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
    %jmp T_148.5;
T_148.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f2e0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f840, 4;
    %sub;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
T_148.5 ;
T_148.2 ;
T_148.1 ;
    %jmp T_148;
    .thread T_148;
    .scope S_0x6270905029a0;
T_149 ;
    %wait E_0x62708feed9d0;
    %pushi/vec4 8192, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f840, 0, 4;
    %pushi/vec4 4836, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f840, 0, 4;
    %pushi/vec4 2555, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f840, 0, 4;
    %pushi/vec4 1297, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f840, 0, 4;
    %pushi/vec4 651, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f840, 0, 4;
    %pushi/vec4 325, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f840, 0, 4;
    %pushi/vec4 162, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f840, 0, 4;
    %pushi/vec4 81, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f840, 0, 4;
    %pushi/vec4 40, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f840, 0, 4;
    %pushi/vec4 20, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f840, 0, 4;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f840, 0, 4;
    %pushi/vec4 5, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f840, 0, 4;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f840, 0, 4;
    %pushi/vec4 1, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f840, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f840, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f840, 0, 4;
    %jmp T_149;
    .thread T_149;
    .scope S_0x6270905029a0;
T_150 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709050fca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x62709050f780_0, 0;
    %jmp T_150.1;
T_150.0 ;
    %load/vec4 v0x62709050f780_0;
    %parti/s 14, 0, 2;
    %load/vec4 v0x62709050f9a0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_150.2, 8;
    %load/vec4 v0x62709050f690_0;
    %and;
T_150.2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x62709050f780_0, 0;
T_150.1 ;
    %jmp T_150;
    .thread T_150;
    .scope S_0x6270905029a0;
T_151 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709050fca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
    %jmp T_151.1;
T_151.0 ;
    %load/vec4 v0x62709050f9a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_151.4, 9;
    %load/vec4 v0x62709050f690_0;
    %and;
T_151.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.2, 8;
    %load/vec4 v0x62709050f5d0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.5, 8;
    %load/vec4 v0x62709050f5d0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f840, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
    %jmp T_151.6;
T_151.5 ;
    %load/vec4 v0x62709050f5d0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709050f840, 4;
    %sub;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
T_151.6 ;
    %jmp T_151.3;
T_151.2 ;
    %load/vec4 v0x62709050f9a0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_151.9, 9;
    %load/vec4 v0x62709050f780_0;
    %parti/s 1, 0, 2;
    %and;
T_151.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.7, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709050f2e0, 0, 4;
T_151.7 ;
T_151.3 ;
T_151.1 ;
    %jmp T_151;
    .thread T_151;
    .scope S_0x6270905004f0;
T_152 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x627090500bc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x627090500e50_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x627090501010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090500a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090500cb0_0, 0;
    %jmp T_152.1;
T_152.0 ;
    %load/vec4 v0x627090500970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x627090500e50_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x627090501010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090500a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090500cb0_0, 0;
    %jmp T_152.3;
T_152.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090500a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090500cb0_0, 0;
    %load/vec4 v0x627090500b00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.4, 8;
    %load/vec4 v0x627090500d70_0;
    %load/vec4 v0x627090500f30_0;
    %add;
    %assign/vec4 v0x627090500e50_0, 0;
    %load/vec4 v0x627090500f30_0;
    %load/vec4 v0x627090500d70_0;
    %sub;
    %assign/vec4 v0x627090501010_0, 0;
    %jmp T_152.5;
T_152.4 ;
    %load/vec4 v0x627090500d70_0;
    %load/vec4 v0x627090500f30_0;
    %sub;
    %assign/vec4 v0x627090500e50_0, 0;
    %load/vec4 v0x627090500f30_0;
    %load/vec4 v0x627090500d70_0;
    %add;
    %assign/vec4 v0x627090501010_0, 0;
T_152.5 ;
T_152.3 ;
T_152.1 ;
    %jmp T_152;
    .thread T_152;
    .scope S_0x627090501230;
T_153 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x6270905018a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x627090501b30_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x627090501cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090501940_0, 0;
    %jmp T_153.1;
T_153.0 ;
    %load/vec4 v0x627090501710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.2, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x627090501b30_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x627090501cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090501940_0, 0;
    %jmp T_153.3;
T_153.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090501940_0, 0;
    %load/vec4 v0x6270905017d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.4, 8;
    %load/vec4 v0x627090501a50_0;
    %load/vec4 v0x627090501c10_0;
    %parti/s 1, 37, 7;
    %replicate 15;
    %load/vec4 v0x627090501c10_0;
    %parti/s 23, 15, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090501b30_0, 0;
    %load/vec4 v0x627090501c10_0;
    %load/vec4 v0x627090501a50_0;
    %parti/s 1, 37, 7;
    %replicate 15;
    %load/vec4 v0x627090501a50_0;
    %parti/s 23, 15, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090501cf0_0, 0;
    %jmp T_153.5;
T_153.4 ;
    %load/vec4 v0x627090501a50_0;
    %load/vec4 v0x627090501c10_0;
    %parti/s 1, 37, 7;
    %replicate 15;
    %load/vec4 v0x627090501c10_0;
    %parti/s 23, 15, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090501b30_0, 0;
    %load/vec4 v0x627090501c10_0;
    %load/vec4 v0x627090501a50_0;
    %parti/s 1, 37, 7;
    %replicate 15;
    %load/vec4 v0x627090501a50_0;
    %parti/s 23, 15, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090501cf0_0, 0;
T_153.5 ;
T_153.3 ;
T_153.1 ;
    %jmp T_153;
    .thread T_153;
    .scope S_0x627090510d60;
T_154 ;
    %wait E_0x627090502ce0;
    %load/vec4 v0x627090511090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %load/vec4 v0x6270905111a0_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x6270905111a0_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6270905111a0_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x6270905111a0_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x6270905111a0_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x6270905111a0_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x6270905111a0_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x6270905111a0_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x6270905111a0_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x6270905111a0_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x6270905111a0_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x6270905111a0_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x6270905111a0_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x6270905111a0_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x6270905111a0_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x6270905111a0_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x6270905111a0_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x6270905111a0_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x627090511260_0, 0, 38;
    %load/vec4 v0x627090511360_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x627090511360_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x627090511360_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x627090511360_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x627090511360_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x627090511360_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x627090511360_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x627090511360_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x627090511360_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x627090511360_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x627090511360_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x627090511360_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x627090511360_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x627090511360_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x627090511360_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x627090511360_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x627090511360_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x627090511360_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x627090511430_0, 0, 38;
    %jmp T_154.1;
T_154.0 ;
    %pushi/vec4 0, 0, 38;
    %store/vec4 v0x627090511260_0, 0, 38;
    %pushi/vec4 0, 0, 38;
    %store/vec4 v0x627090511430_0, 0, 38;
T_154.1 ;
    %jmp T_154;
    .thread T_154, $push;
    .scope S_0x62709050fe60;
T_155 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x6270905105b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x627090510740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6270905109c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270905104e0_0, 0;
    %jmp T_155.1;
T_155.0 ;
    %load/vec4 v0x6270905103f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.2, 8;
    %load/vec4 v0x627090510800_0;
    %parti/s 32, 6, 4;
    %assign/vec4 v0x627090510740_0, 0;
    %load/vec4 v0x627090510aa0_0;
    %parti/s 32, 6, 4;
    %assign/vec4 v0x6270905109c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270905104e0_0, 0;
    %jmp T_155.3;
T_155.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270905104e0_0, 0;
T_155.3 ;
T_155.1 ;
    %jmp T_155;
    .thread T_155;
    .scope S_0x6270905147f0;
T_156 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x627090514f70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x627090515220_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270905154c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090514eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090514de0_0, 0;
    %jmp T_156.1;
T_156.0 ;
    %load/vec4 v0x627090514d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090514de0_0, 0;
    %load/vec4 v0x627090515300_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.4, 8;
    %load/vec4 v0x627090515060_0;
    %load/vec4 v0x627090515300_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x627090515300_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090515220_0, 0;
    %load/vec4 v0x627090515300_0;
    %load/vec4 v0x627090515060_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x627090515060_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270905154c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090514eb0_0, 0;
    %jmp T_156.5;
T_156.4 ;
    %load/vec4 v0x627090515060_0;
    %load/vec4 v0x627090515300_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x627090515300_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090515220_0, 0;
    %load/vec4 v0x627090515300_0;
    %load/vec4 v0x627090515060_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x627090515060_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270905154c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090514eb0_0, 0;
T_156.5 ;
    %jmp T_156.3;
T_156.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090514de0_0, 0;
T_156.3 ;
T_156.1 ;
    %jmp T_156;
    .thread T_156;
    .scope S_0x627090515930;
T_157 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x627090516170_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x627090516420_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270905166c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270905160b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090515fe0_0, 0;
    %jmp T_157.1;
T_157.0 ;
    %load/vec4 v0x627090515f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090515fe0_0, 0;
    %load/vec4 v0x627090516500_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.4, 8;
    %load/vec4 v0x627090516260_0;
    %load/vec4 v0x627090516500_0;
    %parti/s 1, 37, 7;
    %replicate 2;
    %load/vec4 v0x627090516500_0;
    %parti/s 36, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090516420_0, 0;
    %load/vec4 v0x627090516500_0;
    %load/vec4 v0x627090516260_0;
    %parti/s 1, 37, 7;
    %replicate 2;
    %load/vec4 v0x627090516260_0;
    %parti/s 36, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270905166c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270905160b0_0, 0;
    %jmp T_157.5;
T_157.4 ;
    %load/vec4 v0x627090516260_0;
    %load/vec4 v0x627090516500_0;
    %parti/s 1, 37, 7;
    %replicate 2;
    %load/vec4 v0x627090516500_0;
    %parti/s 36, 2, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090516420_0, 0;
    %load/vec4 v0x627090516500_0;
    %load/vec4 v0x627090516260_0;
    %parti/s 1, 37, 7;
    %replicate 2;
    %load/vec4 v0x627090516260_0;
    %parti/s 36, 2, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270905166c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270905160b0_0, 0;
T_157.5 ;
    %jmp T_157.3;
T_157.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090515fe0_0, 0;
T_157.3 ;
T_157.1 ;
    %jmp T_157;
    .thread T_157;
    .scope S_0x627090516b50;
T_158 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x627090517770_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x627090517a20_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x627090517cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270905176b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270905175e0_0, 0;
    %jmp T_158.1;
T_158.0 ;
    %load/vec4 v0x627090517520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270905175e0_0, 0;
    %load/vec4 v0x627090517b00_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.4, 8;
    %load/vec4 v0x627090517860_0;
    %load/vec4 v0x627090517b00_0;
    %parti/s 1, 37, 7;
    %replicate 3;
    %load/vec4 v0x627090517b00_0;
    %parti/s 35, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090517a20_0, 0;
    %load/vec4 v0x627090517b00_0;
    %load/vec4 v0x627090517860_0;
    %parti/s 1, 37, 7;
    %replicate 3;
    %load/vec4 v0x627090517860_0;
    %parti/s 35, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090517cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270905176b0_0, 0;
    %jmp T_158.5;
T_158.4 ;
    %load/vec4 v0x627090517860_0;
    %load/vec4 v0x627090517b00_0;
    %parti/s 1, 37, 7;
    %replicate 3;
    %load/vec4 v0x627090517b00_0;
    %parti/s 35, 3, 3;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090517a20_0, 0;
    %load/vec4 v0x627090517b00_0;
    %load/vec4 v0x627090517860_0;
    %parti/s 1, 37, 7;
    %replicate 3;
    %load/vec4 v0x627090517860_0;
    %parti/s 35, 3, 3;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090517cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270905176b0_0, 0;
T_158.5 ;
    %jmp T_158.3;
T_158.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270905175e0_0, 0;
T_158.3 ;
T_158.1 ;
    %jmp T_158;
    .thread T_158;
    .scope S_0x6270905181a0;
T_159 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x627090518980_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x627090518c30_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x627090518ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270905188c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270905187f0_0, 0;
    %jmp T_159.1;
T_159.0 ;
    %load/vec4 v0x627090518730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270905187f0_0, 0;
    %load/vec4 v0x627090518d10_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.4, 8;
    %load/vec4 v0x627090518a70_0;
    %load/vec4 v0x627090518d10_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x627090518d10_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090518c30_0, 0;
    %load/vec4 v0x627090518d10_0;
    %load/vec4 v0x627090518a70_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x627090518a70_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090518ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270905188c0_0, 0;
    %jmp T_159.5;
T_159.4 ;
    %load/vec4 v0x627090518a70_0;
    %load/vec4 v0x627090518d10_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x627090518d10_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090518c30_0, 0;
    %load/vec4 v0x627090518d10_0;
    %load/vec4 v0x627090518a70_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x627090518a70_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090518ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270905188c0_0, 0;
T_159.5 ;
    %jmp T_159.3;
T_159.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270905187f0_0, 0;
T_159.3 ;
T_159.1 ;
    %jmp T_159;
    .thread T_159;
    .scope S_0x627090519360;
T_160 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x627090519b70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x627090519e20_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x62709051a0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090519ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270905199e0_0, 0;
    %jmp T_160.1;
T_160.0 ;
    %load/vec4 v0x627090519920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270905199e0_0, 0;
    %load/vec4 v0x627090519f00_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.4, 8;
    %load/vec4 v0x627090519c60_0;
    %load/vec4 v0x627090519f00_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x627090519f00_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090519e20_0, 0;
    %load/vec4 v0x627090519f00_0;
    %load/vec4 v0x627090519c60_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x627090519c60_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62709051a0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090519ab0_0, 0;
    %jmp T_160.5;
T_160.4 ;
    %load/vec4 v0x627090519c60_0;
    %load/vec4 v0x627090519f00_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x627090519f00_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090519e20_0, 0;
    %load/vec4 v0x627090519f00_0;
    %load/vec4 v0x627090519c60_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x627090519c60_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62709051a0c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090519ab0_0, 0;
T_160.5 ;
    %jmp T_160.3;
T_160.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270905199e0_0, 0;
T_160.3 ;
T_160.1 ;
    %jmp T_160;
    .thread T_160;
    .scope S_0x62709051a550;
T_161 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709051ad60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x62709051b010_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x62709051b2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709051aca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709051abd0_0, 0;
    %jmp T_161.1;
T_161.0 ;
    %load/vec4 v0x62709051ab10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62709051abd0_0, 0;
    %load/vec4 v0x62709051b0f0_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.4, 8;
    %load/vec4 v0x62709051ae50_0;
    %load/vec4 v0x62709051b0f0_0;
    %parti/s 1, 37, 7;
    %replicate 6;
    %load/vec4 v0x62709051b0f0_0;
    %parti/s 32, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62709051b010_0, 0;
    %load/vec4 v0x62709051b0f0_0;
    %load/vec4 v0x62709051ae50_0;
    %parti/s 1, 37, 7;
    %replicate 6;
    %load/vec4 v0x62709051ae50_0;
    %parti/s 32, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62709051b2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709051aca0_0, 0;
    %jmp T_161.5;
T_161.4 ;
    %load/vec4 v0x62709051ae50_0;
    %load/vec4 v0x62709051b0f0_0;
    %parti/s 1, 37, 7;
    %replicate 6;
    %load/vec4 v0x62709051b0f0_0;
    %parti/s 32, 6, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62709051b010_0, 0;
    %load/vec4 v0x62709051b0f0_0;
    %load/vec4 v0x62709051ae50_0;
    %parti/s 1, 37, 7;
    %replicate 6;
    %load/vec4 v0x62709051ae50_0;
    %parti/s 32, 6, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62709051b2b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62709051aca0_0, 0;
T_161.5 ;
    %jmp T_161.3;
T_161.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709051abd0_0, 0;
T_161.3 ;
T_161.1 ;
    %jmp T_161;
    .thread T_161;
    .scope S_0x62709051b740;
T_162 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709051bf50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x62709051c200_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x62709051c4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709051be90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709051bdc0_0, 0;
    %jmp T_162.1;
T_162.0 ;
    %load/vec4 v0x62709051bd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62709051bdc0_0, 0;
    %load/vec4 v0x62709051c2e0_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.4, 8;
    %load/vec4 v0x62709051c040_0;
    %load/vec4 v0x62709051c2e0_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x62709051c2e0_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62709051c200_0, 0;
    %load/vec4 v0x62709051c2e0_0;
    %load/vec4 v0x62709051c040_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x62709051c040_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62709051c4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709051be90_0, 0;
    %jmp T_162.5;
T_162.4 ;
    %load/vec4 v0x62709051c040_0;
    %load/vec4 v0x62709051c2e0_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x62709051c2e0_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62709051c200_0, 0;
    %load/vec4 v0x62709051c2e0_0;
    %load/vec4 v0x62709051c040_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x62709051c040_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62709051c4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62709051be90_0, 0;
T_162.5 ;
    %jmp T_162.3;
T_162.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709051bdc0_0, 0;
T_162.3 ;
T_162.1 ;
    %jmp T_162;
    .thread T_162;
    .scope S_0x62709051c970;
T_163 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709051d180_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x62709051d430_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x62709051d6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709051d0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709051cff0_0, 0;
    %jmp T_163.1;
T_163.0 ;
    %load/vec4 v0x62709051cf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62709051cff0_0, 0;
    %load/vec4 v0x62709051d510_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.4, 8;
    %load/vec4 v0x62709051d270_0;
    %load/vec4 v0x62709051d510_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x62709051d510_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62709051d430_0, 0;
    %load/vec4 v0x62709051d510_0;
    %load/vec4 v0x62709051d270_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x62709051d270_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62709051d6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709051d0c0_0, 0;
    %jmp T_163.5;
T_163.4 ;
    %load/vec4 v0x62709051d270_0;
    %load/vec4 v0x62709051d510_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x62709051d510_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62709051d430_0, 0;
    %load/vec4 v0x62709051d510_0;
    %load/vec4 v0x62709051d270_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x62709051d270_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62709051d6d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62709051d0c0_0, 0;
T_163.5 ;
    %jmp T_163.3;
T_163.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709051cff0_0, 0;
T_163.3 ;
T_163.1 ;
    %jmp T_163;
    .thread T_163;
    .scope S_0x62709051db60;
T_164 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709051e370_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x62709051e620_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x62709051e8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709051e2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709051e1e0_0, 0;
    %jmp T_164.1;
T_164.0 ;
    %load/vec4 v0x62709051e120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62709051e1e0_0, 0;
    %load/vec4 v0x62709051e700_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.4, 8;
    %load/vec4 v0x62709051e460_0;
    %load/vec4 v0x62709051e700_0;
    %parti/s 1, 37, 7;
    %replicate 9;
    %load/vec4 v0x62709051e700_0;
    %parti/s 29, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62709051e620_0, 0;
    %load/vec4 v0x62709051e700_0;
    %load/vec4 v0x62709051e460_0;
    %parti/s 1, 37, 7;
    %replicate 9;
    %load/vec4 v0x62709051e460_0;
    %parti/s 29, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62709051e8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709051e2b0_0, 0;
    %jmp T_164.5;
T_164.4 ;
    %load/vec4 v0x62709051e460_0;
    %load/vec4 v0x62709051e700_0;
    %parti/s 1, 37, 7;
    %replicate 9;
    %load/vec4 v0x62709051e700_0;
    %parti/s 29, 9, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62709051e620_0, 0;
    %load/vec4 v0x62709051e700_0;
    %load/vec4 v0x62709051e460_0;
    %parti/s 1, 37, 7;
    %replicate 9;
    %load/vec4 v0x62709051e460_0;
    %parti/s 29, 9, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62709051e8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62709051e2b0_0, 0;
T_164.5 ;
    %jmp T_164.3;
T_164.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709051e1e0_0, 0;
T_164.3 ;
T_164.1 ;
    %jmp T_164;
    .thread T_164;
    .scope S_0x62709051ed50;
T_165 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709051f560_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x62709051fc20_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x62709051fec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709051f4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709051f3d0_0, 0;
    %jmp T_165.1;
T_165.0 ;
    %load/vec4 v0x62709051f310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62709051f3d0_0, 0;
    %load/vec4 v0x62709051fd00_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.4, 8;
    %load/vec4 v0x62709051fa60_0;
    %load/vec4 v0x62709051fd00_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x62709051fd00_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62709051fc20_0, 0;
    %load/vec4 v0x62709051fd00_0;
    %load/vec4 v0x62709051fa60_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x62709051fa60_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62709051fec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709051f4a0_0, 0;
    %jmp T_165.5;
T_165.4 ;
    %load/vec4 v0x62709051fa60_0;
    %load/vec4 v0x62709051fd00_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x62709051fd00_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x62709051fc20_0, 0;
    %load/vec4 v0x62709051fd00_0;
    %load/vec4 v0x62709051fa60_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x62709051fa60_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x62709051fec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62709051f4a0_0, 0;
T_165.5 ;
    %jmp T_165.3;
T_165.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709051f3d0_0, 0;
T_165.3 ;
T_165.1 ;
    %jmp T_165;
    .thread T_165;
    .scope S_0x627090520350;
T_166 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x627090520b60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x627090520e10_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270905210b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090520aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270905209d0_0, 0;
    %jmp T_166.1;
T_166.0 ;
    %load/vec4 v0x627090520910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270905209d0_0, 0;
    %load/vec4 v0x627090520ef0_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.4, 8;
    %load/vec4 v0x627090520c50_0;
    %load/vec4 v0x627090520ef0_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x627090520ef0_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090520e10_0, 0;
    %load/vec4 v0x627090520ef0_0;
    %load/vec4 v0x627090520c50_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x627090520c50_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270905210b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090520aa0_0, 0;
    %jmp T_166.5;
T_166.4 ;
    %load/vec4 v0x627090520c50_0;
    %load/vec4 v0x627090520ef0_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x627090520ef0_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090520e10_0, 0;
    %load/vec4 v0x627090520ef0_0;
    %load/vec4 v0x627090520c50_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x627090520c50_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270905210b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090520aa0_0, 0;
T_166.5 ;
    %jmp T_166.3;
T_166.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270905209d0_0, 0;
T_166.3 ;
T_166.1 ;
    %jmp T_166;
    .thread T_166;
    .scope S_0x627090521540;
T_167 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x627090521d50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x627090522000_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270905222a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090521c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090521bc0_0, 0;
    %jmp T_167.1;
T_167.0 ;
    %load/vec4 v0x627090521b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090521bc0_0, 0;
    %load/vec4 v0x6270905220e0_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.4, 8;
    %load/vec4 v0x627090521e40_0;
    %load/vec4 v0x6270905220e0_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x6270905220e0_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090522000_0, 0;
    %load/vec4 v0x6270905220e0_0;
    %load/vec4 v0x627090521e40_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x627090521e40_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270905222a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090521c90_0, 0;
    %jmp T_167.5;
T_167.4 ;
    %load/vec4 v0x627090521e40_0;
    %load/vec4 v0x6270905220e0_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x6270905220e0_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090522000_0, 0;
    %load/vec4 v0x6270905220e0_0;
    %load/vec4 v0x627090521e40_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x627090521e40_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270905222a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090521c90_0, 0;
T_167.5 ;
    %jmp T_167.3;
T_167.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090521bc0_0, 0;
T_167.3 ;
T_167.1 ;
    %jmp T_167;
    .thread T_167;
    .scope S_0x627090522730;
T_168 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x627090522f40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270905231f0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x627090523490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090522e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090522db0_0, 0;
    %jmp T_168.1;
T_168.0 ;
    %load/vec4 v0x627090522cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090522db0_0, 0;
    %load/vec4 v0x6270905232d0_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.4, 8;
    %load/vec4 v0x627090523030_0;
    %load/vec4 v0x6270905232d0_0;
    %parti/s 1, 37, 7;
    %replicate 13;
    %load/vec4 v0x6270905232d0_0;
    %parti/s 25, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270905231f0_0, 0;
    %load/vec4 v0x6270905232d0_0;
    %load/vec4 v0x627090523030_0;
    %parti/s 1, 37, 7;
    %replicate 13;
    %load/vec4 v0x627090523030_0;
    %parti/s 25, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090523490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090522e80_0, 0;
    %jmp T_168.5;
T_168.4 ;
    %load/vec4 v0x627090523030_0;
    %load/vec4 v0x6270905232d0_0;
    %parti/s 1, 37, 7;
    %replicate 13;
    %load/vec4 v0x6270905232d0_0;
    %parti/s 25, 13, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270905231f0_0, 0;
    %load/vec4 v0x6270905232d0_0;
    %load/vec4 v0x627090523030_0;
    %parti/s 1, 37, 7;
    %replicate 13;
    %load/vec4 v0x627090523030_0;
    %parti/s 25, 13, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090523490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090522e80_0, 0;
T_168.5 ;
    %jmp T_168.3;
T_168.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090522db0_0, 0;
T_168.3 ;
T_168.1 ;
    %jmp T_168;
    .thread T_168;
    .scope S_0x627090523920;
T_169 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x627090524130_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270905243e0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x627090524680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090524070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090523fa0_0, 0;
    %jmp T_169.1;
T_169.0 ;
    %load/vec4 v0x627090523ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090523fa0_0, 0;
    %load/vec4 v0x6270905244c0_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.4, 8;
    %load/vec4 v0x627090524220_0;
    %load/vec4 v0x6270905244c0_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x6270905244c0_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x6270905243e0_0, 0;
    %load/vec4 v0x6270905244c0_0;
    %load/vec4 v0x627090524220_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x627090524220_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090524680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090524070_0, 0;
    %jmp T_169.5;
T_169.4 ;
    %load/vec4 v0x627090524220_0;
    %load/vec4 v0x6270905244c0_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x6270905244c0_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x6270905243e0_0, 0;
    %load/vec4 v0x6270905244c0_0;
    %load/vec4 v0x627090524220_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x627090524220_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090524680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090524070_0, 0;
T_169.5 ;
    %jmp T_169.3;
T_169.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090523fa0_0, 0;
T_169.3 ;
T_169.1 ;
    %jmp T_169;
    .thread T_169;
    .scope S_0x627090513ae0;
T_170 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x627090514060_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x627090514100_0, 0;
    %jmp T_170.1;
T_170.0 ;
    %load/vec4 v0x627090513f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.2, 8;
    %load/vec4 v0x627090514350_0;
    %load/vec4 v0x627090514290_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x627090514100_0, 0;
T_170.2 ;
T_170.1 ;
    %jmp T_170;
    .thread T_170;
    .scope S_0x627090526520;
T_171 ;
    %wait E_0x627090513cc0;
    %load/vec4 v0x6270905268c0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_171.0, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6270905268c0_0;
    %parti/s 31, 0, 2;
    %inv;
    %addi 1, 0, 31;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_171.1, 8;
T_171.0 ; End of true expr.
    %load/vec4 v0x6270905268c0_0;
    %jmp/0 T_171.1, 8;
 ; End of false expr.
    %blend;
T_171.1;
    %store/vec4 v0x6270905269d0_0, 0, 32;
    %load/vec4 v0x627090526a90_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_171.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x627090526a90_0;
    %parti/s 31, 0, 2;
    %inv;
    %addi 1, 0, 31;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_171.3, 8;
T_171.2 ; End of true expr.
    %load/vec4 v0x627090526a90_0;
    %jmp/0 T_171.3, 8;
 ; End of false expr.
    %blend;
T_171.3;
    %store/vec4 v0x627090526b90_0, 0, 32;
    %jmp T_171;
    .thread T_171, $push;
    .scope S_0x627090524880;
T_172 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x627090524f50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x6270905252f0_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x627090525590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090524e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090524dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090525040_0, 0;
    %jmp T_172.1;
T_172.0 ;
    %load/vec4 v0x627090524d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.2, 8;
    %load/vec4 v0x627090525130_0;
    %load/vec4 v0x6270905253d0_0;
    %add;
    %assign/vec4 v0x6270905252f0_0, 0;
    %load/vec4 v0x6270905253d0_0;
    %load/vec4 v0x627090525130_0;
    %sub;
    %assign/vec4 v0x627090525590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090524e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090524dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090525040_0, 0;
    %jmp T_172.3;
T_172.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090524dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090525040_0, 0;
T_172.3 ;
T_172.1 ;
    %jmp T_172;
    .thread T_172;
    .scope S_0x6270905257b0;
T_173 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x627090525ef0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.0, 8;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x627090526260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090525e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090525f90_0, 0;
    %jmp T_173.1;
T_173.0 ;
    %load/vec4 v0x627090525d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090525f90_0, 0;
    %load/vec4 v0x627090526340_0;
    %parti/s 1, 37, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.4, 8;
    %load/vec4 v0x6270905260a0_0;
    %load/vec4 v0x627090526340_0;
    %parti/s 1, 37, 7;
    %replicate 15;
    %load/vec4 v0x627090526340_0;
    %parti/s 23, 15, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x627090526260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090525e20_0, 0;
    %jmp T_173.5;
T_173.4 ;
    %load/vec4 v0x6270905260a0_0;
    %load/vec4 v0x627090526340_0;
    %parti/s 1, 37, 7;
    %replicate 15;
    %load/vec4 v0x627090526340_0;
    %parti/s 23, 15, 5;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x627090526260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090525e20_0, 0;
T_173.5 ;
    %jmp T_173.3;
T_173.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090525f90_0, 0;
T_173.3 ;
T_173.1 ;
    %jmp T_173;
    .thread T_173;
    .scope S_0x62709052c590;
T_174 ;
    %wait E_0x627090527040;
    %load/vec4 v0x62709052c8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_174.0, 8;
    %load/vec4 v0x62709052ca90_0;
    %parti/s 1, 37, 7;
    %load/vec4 v0x62709052ca90_0;
    %parti/s 37, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x62709052ca90_0;
    %parti/s 1, 37, 7;
    %replicate 4;
    %load/vec4 v0x62709052ca90_0;
    %parti/s 34, 4, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x62709052ca90_0;
    %parti/s 1, 37, 7;
    %replicate 5;
    %load/vec4 v0x62709052ca90_0;
    %parti/s 33, 5, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x62709052ca90_0;
    %parti/s 1, 37, 7;
    %replicate 7;
    %load/vec4 v0x62709052ca90_0;
    %parti/s 31, 7, 4;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x62709052ca90_0;
    %parti/s 1, 37, 7;
    %replicate 8;
    %load/vec4 v0x62709052ca90_0;
    %parti/s 30, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x62709052ca90_0;
    %parti/s 1, 37, 7;
    %replicate 10;
    %load/vec4 v0x62709052ca90_0;
    %parti/s 28, 10, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x62709052ca90_0;
    %parti/s 1, 37, 7;
    %replicate 11;
    %load/vec4 v0x62709052ca90_0;
    %parti/s 27, 11, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x62709052ca90_0;
    %parti/s 1, 37, 7;
    %replicate 12;
    %load/vec4 v0x62709052ca90_0;
    %parti/s 26, 12, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x62709052ca90_0;
    %parti/s 1, 37, 7;
    %replicate 14;
    %load/vec4 v0x62709052ca90_0;
    %parti/s 24, 14, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x62709052c9d0_0, 0, 38;
    %jmp T_174.1;
T_174.0 ;
    %pushi/vec4 0, 0, 38;
    %store/vec4 v0x62709052c9d0_0, 0, 38;
T_174.1 ;
    %jmp T_174;
    .thread T_174, $push;
    .scope S_0x62709052ba20;
T_175 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709052c080_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62709052c210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709052bfb0_0, 0;
    %jmp T_175.1;
T_175.0 ;
    %load/vec4 v0x62709052bec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.2, 8;
    %load/vec4 v0x62709052c2d0_0;
    %parti/s 32, 6, 4;
    %assign/vec4 v0x62709052c210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62709052bfb0_0, 0;
    %jmp T_175.3;
T_175.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709052bfb0_0, 0;
T_175.3 ;
T_175.1 ;
    %jmp T_175;
    .thread T_175;
    .scope S_0x627090527130;
T_176 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709052aae0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a1d0, 0, 4;
    %jmp T_176.1;
T_176.0 ;
    %load/vec4 v0x62709052a860_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.2, 8;
    %load/vec4 v0x62709052aa20_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_176.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a1d0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a470, 4;
    %sub;
    %jmp/1 T_176.5, 8;
T_176.4 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a1d0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a470, 4;
    %add;
    %jmp/0 T_176.5, 8;
 ; End of false expr.
    %blend;
T_176.5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a1d0, 0, 4;
T_176.2 ;
T_176.1 ;
    %jmp T_176;
    .thread T_176;
    .scope S_0x627090527430;
T_177 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709052aae0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a1d0, 0, 4;
    %jmp T_177.1;
T_177.0 ;
    %load/vec4 v0x62709052a860_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.2, 8;
    %load/vec4 v0x62709052aa20_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_177.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a1d0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a470, 4;
    %sub;
    %jmp/1 T_177.5, 8;
T_177.4 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a1d0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a470, 4;
    %add;
    %jmp/0 T_177.5, 8;
 ; End of false expr.
    %blend;
T_177.5;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a1d0, 0, 4;
T_177.2 ;
T_177.1 ;
    %jmp T_177;
    .thread T_177;
    .scope S_0x6270905276f0;
T_178 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709052aae0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a1d0, 0, 4;
    %jmp T_178.1;
T_178.0 ;
    %load/vec4 v0x62709052a860_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.2, 8;
    %load/vec4 v0x62709052aa20_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_178.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a1d0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a470, 4;
    %sub;
    %jmp/1 T_178.5, 8;
T_178.4 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a1d0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a470, 4;
    %add;
    %jmp/0 T_178.5, 8;
 ; End of false expr.
    %blend;
T_178.5;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a1d0, 0, 4;
T_178.2 ;
T_178.1 ;
    %jmp T_178;
    .thread T_178;
    .scope S_0x6270905279c0;
T_179 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709052aae0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a1d0, 0, 4;
    %jmp T_179.1;
T_179.0 ;
    %load/vec4 v0x62709052a860_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.2, 8;
    %load/vec4 v0x62709052aa20_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0 T_179.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a1d0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a470, 4;
    %sub;
    %jmp/1 T_179.5, 8;
T_179.4 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a1d0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a470, 4;
    %add;
    %jmp/0 T_179.5, 8;
 ; End of false expr.
    %blend;
T_179.5;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a1d0, 0, 4;
T_179.2 ;
T_179.1 ;
    %jmp T_179;
    .thread T_179;
    .scope S_0x627090527c80;
T_180 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709052aae0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a1d0, 0, 4;
    %jmp T_180.1;
T_180.0 ;
    %load/vec4 v0x62709052a860_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.2, 8;
    %load/vec4 v0x62709052aa20_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_180.4, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a1d0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a470, 4;
    %sub;
    %jmp/1 T_180.5, 8;
T_180.4 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a1d0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a470, 4;
    %add;
    %jmp/0 T_180.5, 8;
 ; End of false expr.
    %blend;
T_180.5;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a1d0, 0, 4;
T_180.2 ;
T_180.1 ;
    %jmp T_180;
    .thread T_180;
    .scope S_0x627090527f90;
T_181 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709052aae0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a1d0, 0, 4;
    %jmp T_181.1;
T_181.0 ;
    %load/vec4 v0x62709052a860_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.2, 8;
    %load/vec4 v0x62709052aa20_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0 T_181.4, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a1d0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a470, 4;
    %sub;
    %jmp/1 T_181.5, 8;
T_181.4 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a1d0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a470, 4;
    %add;
    %jmp/0 T_181.5, 8;
 ; End of false expr.
    %blend;
T_181.5;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a1d0, 0, 4;
T_181.2 ;
T_181.1 ;
    %jmp T_181;
    .thread T_181;
    .scope S_0x627090528250;
T_182 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709052aae0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a1d0, 0, 4;
    %jmp T_182.1;
T_182.0 ;
    %load/vec4 v0x62709052a860_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.2, 8;
    %load/vec4 v0x62709052aa20_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_182.4, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a1d0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a470, 4;
    %sub;
    %jmp/1 T_182.5, 8;
T_182.4 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a1d0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a470, 4;
    %add;
    %jmp/0 T_182.5, 8;
 ; End of false expr.
    %blend;
T_182.5;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a1d0, 0, 4;
T_182.2 ;
T_182.1 ;
    %jmp T_182;
    .thread T_182;
    .scope S_0x627090528510;
T_183 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709052aae0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a1d0, 0, 4;
    %jmp T_183.1;
T_183.0 ;
    %load/vec4 v0x62709052a860_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.2, 8;
    %load/vec4 v0x62709052aa20_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_183.4, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a1d0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a470, 4;
    %sub;
    %jmp/1 T_183.5, 8;
T_183.4 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a1d0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a470, 4;
    %add;
    %jmp/0 T_183.5, 8;
 ; End of false expr.
    %blend;
T_183.5;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a1d0, 0, 4;
T_183.2 ;
T_183.1 ;
    %jmp T_183;
    .thread T_183;
    .scope S_0x6270905287d0;
T_184 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709052aae0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a1d0, 0, 4;
    %jmp T_184.1;
T_184.0 ;
    %load/vec4 v0x62709052a860_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.2, 8;
    %load/vec4 v0x62709052aa20_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0 T_184.4, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a1d0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a470, 4;
    %sub;
    %jmp/1 T_184.5, 8;
T_184.4 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a1d0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a470, 4;
    %add;
    %jmp/0 T_184.5, 8;
 ; End of false expr.
    %blend;
T_184.5;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a1d0, 0, 4;
T_184.2 ;
T_184.1 ;
    %jmp T_184;
    .thread T_184;
    .scope S_0x627090528a40;
T_185 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709052aae0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a1d0, 0, 4;
    %jmp T_185.1;
T_185.0 ;
    %load/vec4 v0x62709052a860_0;
    %parti/s 1, 10, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.2, 8;
    %load/vec4 v0x62709052aa20_0;
    %parti/s 1, 10, 5;
    %flag_set/vec4 8;
    %jmp/0 T_185.4, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a1d0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a470, 4;
    %sub;
    %jmp/1 T_185.5, 8;
T_185.4 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a1d0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a470, 4;
    %add;
    %jmp/0 T_185.5, 8;
 ; End of false expr.
    %blend;
T_185.5;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a1d0, 0, 4;
T_185.2 ;
T_185.1 ;
    %jmp T_185;
    .thread T_185;
    .scope S_0x627090528d00;
T_186 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709052aae0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a1d0, 0, 4;
    %jmp T_186.1;
T_186.0 ;
    %load/vec4 v0x62709052a860_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.2, 8;
    %load/vec4 v0x62709052aa20_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0 T_186.4, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a1d0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a470, 4;
    %sub;
    %jmp/1 T_186.5, 8;
T_186.4 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a1d0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a470, 4;
    %add;
    %jmp/0 T_186.5, 8;
 ; End of false expr.
    %blend;
T_186.5;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a1d0, 0, 4;
T_186.2 ;
T_186.1 ;
    %jmp T_186;
    .thread T_186;
    .scope S_0x627090528fc0;
T_187 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709052aae0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a1d0, 0, 4;
    %jmp T_187.1;
T_187.0 ;
    %load/vec4 v0x62709052a860_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.2, 8;
    %load/vec4 v0x62709052aa20_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 8;
    %jmp/0 T_187.4, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a1d0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a470, 4;
    %sub;
    %jmp/1 T_187.5, 8;
T_187.4 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a1d0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a470, 4;
    %add;
    %jmp/0 T_187.5, 8;
 ; End of false expr.
    %blend;
T_187.5;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a1d0, 0, 4;
T_187.2 ;
T_187.1 ;
    %jmp T_187;
    .thread T_187;
    .scope S_0x627090529280;
T_188 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709052aae0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a1d0, 0, 4;
    %jmp T_188.1;
T_188.0 ;
    %load/vec4 v0x62709052a860_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.2, 8;
    %load/vec4 v0x62709052aa20_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 8;
    %jmp/0 T_188.4, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a1d0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a470, 4;
    %sub;
    %jmp/1 T_188.5, 8;
T_188.4 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a1d0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a470, 4;
    %add;
    %jmp/0 T_188.5, 8;
 ; End of false expr.
    %blend;
T_188.5;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a1d0, 0, 4;
T_188.2 ;
T_188.1 ;
    %jmp T_188;
    .thread T_188;
    .scope S_0x627090529540;
T_189 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709052aae0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a1d0, 0, 4;
    %jmp T_189.1;
T_189.0 ;
    %load/vec4 v0x62709052a860_0;
    %parti/s 1, 14, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.2, 8;
    %load/vec4 v0x62709052aa20_0;
    %parti/s 1, 14, 5;
    %flag_set/vec4 8;
    %jmp/0 T_189.4, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a1d0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a470, 4;
    %sub;
    %jmp/1 T_189.5, 8;
T_189.4 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a1d0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a470, 4;
    %add;
    %jmp/0 T_189.5, 8;
 ; End of false expr.
    %blend;
T_189.5;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a1d0, 0, 4;
T_189.2 ;
T_189.1 ;
    %jmp T_189;
    .thread T_189;
    .scope S_0x627090526d00;
T_190 ;
    %wait E_0x62708feed9d0;
    %pushi/vec4 8192, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a470, 0, 4;
    %pushi/vec4 4836, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a470, 0, 4;
    %pushi/vec4 2555, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a470, 0, 4;
    %pushi/vec4 1297, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a470, 0, 4;
    %pushi/vec4 651, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a470, 0, 4;
    %pushi/vec4 325, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a470, 0, 4;
    %pushi/vec4 162, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a470, 0, 4;
    %pushi/vec4 81, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a470, 0, 4;
    %pushi/vec4 40, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a470, 0, 4;
    %pushi/vec4 20, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a470, 0, 4;
    %pushi/vec4 10, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a470, 0, 4;
    %pushi/vec4 5, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a470, 0, 4;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a470, 0, 4;
    %pushi/vec4 1, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a470, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a470, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a470, 0, 4;
    %jmp T_190;
    .thread T_190;
    .scope S_0x627090526d00;
T_191 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709052aae0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a1d0, 0, 4;
    %jmp T_191.1;
T_191.0 ;
    %load/vec4 v0x62709052a860_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.2, 8;
    %load/vec4 v0x62709052aa20_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_191.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a470, 4;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %jmp/1 T_191.5, 8;
T_191.4 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052a470, 4;
    %jmp/0 T_191.5, 8;
 ; End of false expr.
    %blend;
T_191.5;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052a1d0, 0, 4;
T_191.2 ;
T_191.1 ;
    %jmp T_191;
    .thread T_191;
    .scope S_0x627090526d00;
T_192 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709052aae0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62709052a940_0, 0, 32;
T_192.2 ;
    %load/vec4 v0x62709052a940_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_192.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x62709052a940_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052ad50, 0, 4;
    %load/vec4 v0x62709052a940_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62709052a940_0, 0, 32;
    %jmp T_192.2;
T_192.3 ;
    %jmp T_192.1;
T_192.0 ;
    %load/vec4 v0x62709052ae10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.4, 8;
    %load/vec4 v0x62709052ac90_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052ad50, 0, 4;
T_192.4 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x62709052a940_0, 0, 32;
T_192.6 ;
    %load/vec4 v0x62709052a940_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_192.7, 5;
    %load/vec4 v0x62709052a860_0;
    %load/vec4 v0x62709052a940_0;
    %subi 1, 0, 32;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0 T_192.8, 8;
    %load/vec4 v0x62709052a940_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x62709052ad50, 4;
    %jmp/1 T_192.9, 8;
T_192.8 ; End of true expr.
    %ix/getv/s 4, v0x62709052a940_0;
    %load/vec4a v0x62709052ad50, 4;
    %jmp/0 T_192.9, 8;
 ; End of false expr.
    %blend;
T_192.9;
    %ix/getv/s 3, v0x62709052a940_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62709052ad50, 0, 4;
    %load/vec4 v0x62709052a940_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62709052a940_0, 0, 32;
    %jmp T_192.6;
T_192.7 ;
T_192.1 ;
    %jmp T_192;
    .thread T_192;
    .scope S_0x627090526d00;
T_193 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x62709052aae0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x62709052a080_0, 0;
    %jmp T_193.1;
T_193.0 ;
    %load/vec4 v0x62709052a860_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.2, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709052ad50, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_193.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_193.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_193.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_193.7, 6;
    %jmp T_193.8;
T_193.4 ;
    %load/vec4 v0x627090529e30_0;
    %assign/vec4 v0x62709052a080_0, 0;
    %jmp T_193.8;
T_193.5 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x627090529f10_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x62709052a080_0, 0;
    %jmp T_193.8;
T_193.6 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x627090529e30_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x62709052a080_0, 0;
    %jmp T_193.8;
T_193.7 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x627090529f10_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x62709052a080_0, 0;
    %jmp T_193.8;
T_193.8 ;
    %pop/vec4 1;
T_193.2 ;
T_193.1 ;
    %jmp T_193;
    .thread T_193;
    .scope S_0x6270904f1580;
T_194 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x627090538e80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x627090538260_0, 0;
    %jmp T_194.1;
T_194.0 ;
    %load/vec4 v0x6270905381a0_0;
    %assign/vec4 v0x627090538260_0, 0;
T_194.1 ;
    %jmp T_194;
    .thread T_194;
    .scope S_0x6270904f1580;
T_195 ;
    %wait E_0x62709042eec0;
    %load/vec4 v0x627090538e80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6270905383c0_0, 0;
    %jmp T_195.1;
T_195.0 ;
    %load/vec4 v0x6270905383c0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x627090538010_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_195.2, 8;
    %load/vec4 v0x627090538320_0;
    %and;
T_195.2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6270905383c0_0, 0;
T_195.1 ;
    %jmp T_195;
    .thread T_195;
    .scope S_0x6270904e3f30;
T_196 ;
    %wait E_0x62708feed9d0;
    %load/vec4 v0x6270904e4700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6270904e45c0_0, 0, 32;
T_196.2 ;
    %load/vec4 v0x6270904e45c0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_196.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6270904e4660_0, 0, 32;
T_196.4 ;
    %load/vec4 v0x6270904e4660_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_196.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/load 5, 0, 0;
    %pushi/vec4 1568, 0, 34;
    %load/vec4 v0x6270904e45c0_0;
    %muli 10, 0, 32;
    %load/vec4 v0x6270904e4660_0;
    %add;
    %muli 32, 0, 32;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x6270904e40c0_0, 4, 5;
    %load/vec4 v0x6270904e4660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6270904e4660_0, 0, 32;
    %jmp T_196.4;
T_196.5 ;
    %load/vec4 v0x6270904e45c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6270904e45c0_0, 0, 32;
    %jmp T_196.2;
T_196.3 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6270904e48e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904e4520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904e47a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6270904e4ac0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6270904e4c70_0, 0;
    %jmp T_196.1;
T_196.0 ;
    %load/vec4 v0x6270904e4480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.6, 8;
    %load/vec4 v0x6270904e48e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_196.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_196.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_196.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_196.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_196.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_196.13, 6;
    %jmp T_196.14;
T_196.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6270904e4ac0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6270904e4c70_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6270904e48e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904e4520_0, 0;
    %jmp T_196.14;
T_196.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6270904e45c0_0, 0, 32;
T_196.15 ;
    %load/vec4 v0x6270904e45c0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_196.16, 5;
    %load/vec4 v0x6270904e4160_0;
    %pushi/vec4 768, 0, 34;
    %load/vec4 v0x6270904e45c0_0;
    %muli 5, 0, 32;
    %load/vec4 v0x6270904e4ac0_0;
    %pad/u 32;
    %add;
    %muli 32, 0, 32;
    %pad/u 34;
    %sub;
    %part/s 32;
    %ix/load 5, 0, 0;
    %pushi/vec4 160, 0, 34;
    %load/vec4 v0x6270904e45c0_0;
    %muli 32, 0, 32;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x6270904e4980_0, 4, 5;
    %load/vec4 v0x6270904e4200_0;
    %pushi/vec4 1568, 0, 34;
    %load/vec4 v0x6270904e45c0_0;
    %muli 10, 0, 32;
    %load/vec4 v0x6270904e4c70_0;
    %pad/u 32;
    %add;
    %muli 32, 0, 32;
    %pad/u 34;
    %sub;
    %part/s 32;
    %ix/load 5, 0, 0;
    %pushi/vec4 160, 0, 34;
    %load/vec4 v0x6270904e45c0_0;
    %muli 32, 0, 32;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x6270904e4a20_0, 4, 5;
    %load/vec4 v0x6270904e45c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6270904e45c0_0, 0, 32;
    %jmp T_196.15;
T_196.16 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6270904e4980_0, 4, 5;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6270904e4a20_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904e47a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6270904e48e0_0, 0;
    %jmp T_196.14;
T_196.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904e4840_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6270904e48e0_0, 0;
    %jmp T_196.14;
T_196.11 ;
    %load/vec4 v0x6270904e4340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.17, 8;
    %load/vec4 v0x6270904e43e0_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 1568, 0, 34;
    %load/vec4 v0x6270904e4ac0_0;
    %pad/u 32;
    %muli 10, 0, 32;
    %load/vec4 v0x6270904e4c70_0;
    %pad/u 32;
    %add;
    %muli 32, 0, 32;
    %pad/u 34;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x6270904e40c0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904e4840_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6270904e48e0_0, 0;
T_196.17 ;
    %jmp T_196.14;
T_196.12 ;
    %load/vec4 v0x6270904e4c70_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_196.19, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6270904e4c70_0, 0;
    %load/vec4 v0x6270904e4ac0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_196.21, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x6270904e48e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6270904e4ac0_0, 0;
    %jmp T_196.22;
T_196.21 ;
    %load/vec4 v0x6270904e4ac0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x6270904e4ac0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6270904e48e0_0, 0;
T_196.22 ;
    %jmp T_196.20;
T_196.19 ;
    %load/vec4 v0x6270904e4c70_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x6270904e4c70_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6270904e48e0_0, 0;
T_196.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904e47a0_0, 0;
    %jmp T_196.14;
T_196.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904e4520_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6270904e48e0_0, 0;
    %jmp T_196.14;
T_196.14 ;
    %pop/vec4 1;
    %jmp T_196.7;
T_196.6 ;
    %load/vec4 v0x6270904e48e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_196.23, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904e4520_0, 0;
T_196.23 ;
T_196.7 ;
T_196.1 ;
    %jmp T_196;
    .thread T_196;
    .scope S_0x6270904e2550;
T_197 ;
    %wait E_0x62708feed9d0;
    %load/vec4 v0x6270904e38d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6270904e3830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904e3790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904e32c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904e2e60_0, 0;
    %pushi/vec4 0, 0, 64;
    %split/vec4 32;
    %assign/vec4 v0x6270904e3540_0, 0;
    %assign/vec4 v0x6270904e3400_0, 0;
    %pushi/vec4 0, 0, 64;
    %split/vec4 32;
    %assign/vec4 v0x6270904e3180_0, 0;
    %assign/vec4 v0x6270904e3040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904e2dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904e2d20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6270904e2be0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6270904e3a10_0, 0;
    %jmp T_197.1;
T_197.0 ;
    %load/vec4 v0x6270904e3970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.2, 8;
    %load/vec4 v0x6270904e3a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_197.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_197.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_197.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_197.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_197.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_197.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_197.10, 6;
    %jmp T_197.11;
T_197.4 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6270904e35e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904e32c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904e2e60_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6270904e3a10_0, 0;
    %jmp T_197.11;
T_197.5 ;
    %load/vec4 v0x6270904e3d30_0;
    %pushi/vec4 160, 0, 34;
    %load/vec4 v0x6270904e35e0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %pad/u 34;
    %sub;
    %part/s 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270904e3ab0, 0, 4;
    %load/vec4 v0x6270904e3d30_0;
    %pushi/vec4 160, 0, 34;
    %load/vec4 v0x6270904e35e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 32, 0, 32;
    %pad/u 34;
    %sub;
    %part/s 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270904e3ab0, 0, 4;
    %load/vec4 v0x6270904e3dd0_0;
    %pushi/vec4 160, 0, 34;
    %load/vec4 v0x6270904e35e0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %pad/u 34;
    %sub;
    %part/s 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270904e3b50, 0, 4;
    %load/vec4 v0x6270904e3dd0_0;
    %pushi/vec4 160, 0, 34;
    %load/vec4 v0x6270904e35e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 32, 0, 32;
    %pad/u 34;
    %sub;
    %part/s 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270904e3b50, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904e32c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904e2e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904e2dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904e2d20_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6270904e3a10_0, 0;
    %jmp T_197.11;
T_197.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270904e3ab0, 4;
    %assign/vec4 v0x6270904e3400_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270904e3ab0, 4;
    %assign/vec4 v0x6270904e3540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904e32c0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6270904e3a10_0, 0;
    %jmp T_197.11;
T_197.7 ;
    %load/vec4 v0x6270904e3360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.12, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270904e3b50, 4;
    %assign/vec4 v0x6270904e3040_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270904e3b50, 4;
    %assign/vec4 v0x6270904e3180_0, 0;
    %load/vec4 v0x6270904e3c90_0;
    %assign/vec4 v0x6270904e2fa0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6270904e3a10_0, 0;
T_197.12 ;
    %jmp T_197.11;
T_197.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904e2e60_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x6270904e3a10_0, 0;
    %jmp T_197.11;
T_197.9 ;
    %load/vec4 v0x6270904e2f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.14, 8;
    %load/vec4 v0x6270904e2be0_0;
    %load/vec4 v0x6270904e34a0_0;
    %load/vec4 v0x6270904e30e0_0;
    %mul;
    %add;
    %assign/vec4 v0x6270904e2be0_0, 0;
    %load/vec4 v0x6270904e35e0_0;
    %pad/u 33;
    %cmpi/e 4, 0, 33;
    %jmp/0xz  T_197.16, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6270904e3a10_0, 0;
    %jmp T_197.17;
T_197.16 ;
    %load/vec4 v0x6270904e35e0_0;
    %addi 2, 0, 5;
    %assign/vec4 v0x6270904e35e0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6270904e3a10_0, 0;
T_197.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904e2d20_0, 0;
T_197.14 ;
    %jmp T_197.11;
T_197.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904e3790_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6270904e3a10_0, 0;
    %jmp T_197.11;
T_197.11 ;
    %pop/vec4 1;
T_197.2 ;
T_197.1 ;
    %jmp T_197;
    .thread T_197;
    .scope S_0x6270904e2550;
T_198 ;
    %wait E_0x6270902865c0;
    %load/vec4 v0x6270904e3790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.0, 8;
    %load/vec4 v0x6270904e2be0_0;
    %store/vec4 v0x6270904e3830_0, 0, 32;
T_198.0 ;
    %jmp T_198;
    .thread T_198, $push;
    .scope S_0x6270904e6490;
T_199 ;
    %wait E_0x62708ffd7680;
    %load/vec4 v0x6270904e8800_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_199.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6270904e8080_0, 0;
    %jmp T_199.1;
T_199.0 ;
    %load/vec4 v0x6270904e8620_0;
    %assign/vec4 v0x6270904e8080_0, 0;
T_199.1 ;
    %jmp T_199;
    .thread T_199;
    .scope S_0x6270904e6490;
T_200 ;
    %wait E_0x62708ffd5b10;
    %load/vec4 v0x6270904e8080_0;
    %store/vec4 v0x6270904e8620_0, 0, 4;
    %load/vec4 v0x6270904e8080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_200.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_200.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_200.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_200.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_200.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_200.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_200.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_200.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_200.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_200.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_200.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6270904e8620_0, 0, 4;
    %jmp T_200.12;
T_200.0 ;
    %load/vec4 v0x6270904e81c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.13, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6270904e8620_0, 0, 4;
T_200.13 ;
    %jmp T_200.12;
T_200.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6270904e8620_0, 0, 4;
    %jmp T_200.12;
T_200.2 ;
    %load/vec4 v0x6270904e84e0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/1 T_200.17, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x6270904e84e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6270904e83a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
T_200.17;
    %jmp/0xz  T_200.15, 5;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x6270904e8620_0, 0, 4;
    %jmp T_200.16;
T_200.15 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6270904e8620_0, 0, 4;
T_200.16 ;
    %jmp T_200.12;
T_200.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6270904e8620_0, 0, 4;
    %jmp T_200.12;
T_200.4 ;
    %load/vec4 v0x6270904e7cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.18, 8;
    %load/vec4 v0x6270904e8580_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_200.20, 5;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x6270904e8620_0, 0, 4;
    %jmp T_200.21;
T_200.20 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x6270904e8620_0, 0, 4;
T_200.21 ;
T_200.18 ;
    %jmp T_200.12;
T_200.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6270904e8620_0, 0, 4;
    %jmp T_200.12;
T_200.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x6270904e8620_0, 0, 4;
    %jmp T_200.12;
T_200.7 ;
    %load/vec4 v0x6270904e7cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.22, 8;
    %load/vec4 v0x6270904e8580_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_200.24, 5;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6270904e8620_0, 0, 4;
    %jmp T_200.25;
T_200.24 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6270904e8620_0, 0, 4;
T_200.25 ;
T_200.22 ;
    %jmp T_200.12;
T_200.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x6270904e8620_0, 0, 4;
    %jmp T_200.12;
T_200.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6270904e8620_0, 0, 4;
    %jmp T_200.12;
T_200.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6270904e8620_0, 0, 4;
    %jmp T_200.12;
T_200.12 ;
    %pop/vec4 1;
    %jmp T_200;
    .thread T_200, $push;
    .scope S_0x6270904e6490;
T_201 ;
    %wait E_0x62708ffd7680;
    %load/vec4 v0x6270904e8800_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_201.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904e7b80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6270904e84e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6270904e83a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6270904e8580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6270904e8760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6270904e88a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6270904e8260_0, 0, 32;
T_201.2 ;
    %load/vec4 v0x6270904e8260_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_201.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6270904e8260_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270904e8a80, 0, 4;
    %load/vec4 v0x6270904e8260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6270904e8260_0, 0, 32;
    %jmp T_201.2;
T_201.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6270904e8260_0, 0, 32;
T_201.4 ;
    %load/vec4 v0x6270904e8260_0;
    %pad/s 33;
    %cmpi/s 4, 0, 33;
    %jmp/0xz T_201.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6270904e8260_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270904e86c0, 0, 4;
    %load/vec4 v0x6270904e8260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6270904e8260_0, 0, 32;
    %jmp T_201.4;
T_201.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6270904e8260_0, 0, 32;
T_201.6 ;
    %load/vec4 v0x6270904e8260_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %jmp/0xz T_201.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6270904e8260_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270904e77c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6270904e8260_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270904e7860, 0, 4;
    %load/vec4 v0x6270904e8260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6270904e8260_0, 0, 32;
    %jmp T_201.6;
T_201.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6270904e8260_0, 0, 32;
T_201.8 ;
    %load/vec4 v0x6270904e8260_0;
    %pad/s 33;
    %cmpi/s 4, 0, 33;
    %jmp/0xz T_201.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6270904e8300_0, 0, 32;
T_201.10 ;
    %load/vec4 v0x6270904e8300_0;
    %pad/s 33;
    %cmpi/s 4, 0, 33;
    %jmp/0xz T_201.11, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x6270904e8260_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x6270904e8300_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270904e8940, 0, 4;
    %load/vec4 v0x6270904e8300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6270904e8300_0, 0, 32;
    %jmp T_201.10;
T_201.11 ;
    %load/vec4 v0x6270904e8260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6270904e8260_0, 0, 32;
    %jmp T_201.8;
T_201.9 ;
    %jmp T_201.1;
T_201.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904e7b80_0, 0;
    %load/vec4 v0x6270904e8080_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_201.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_201.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_201.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_201.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_201.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_201.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_201.18, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_201.19, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_201.20, 6;
    %jmp T_201.21;
T_201.12 ;
    %load/vec4 v0x6270904e8440_0;
    %assign/vec4 v0x6270904e84e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6270904e83a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6270904e8580_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6270904e8260_0, 0, 32;
T_201.22 ;
    %load/vec4 v0x6270904e8260_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_201.23, 5;
    %load/vec4 v0x6270904e8b20_0;
    %load/vec4 v0x6270904e8260_0;
    %addi 1, 0, 32;
    %muli 32, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 31, 0, 34;
    %part/s 32;
    %ix/getv/s 3, v0x6270904e8260_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270904e8a80, 0, 4;
    %load/vec4 v0x6270904e8260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6270904e8260_0, 0, 32;
    %jmp T_201.22;
T_201.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6270904e8260_0, 0, 32;
T_201.24 ;
    %load/vec4 v0x6270904e8260_0;
    %pad/s 33;
    %cmpi/s 4, 0, 33;
    %jmp/0xz T_201.25, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6270904e8300_0, 0, 32;
T_201.26 ;
    %load/vec4 v0x6270904e8300_0;
    %pad/s 33;
    %cmpi/s 4, 0, 33;
    %jmp/0xz T_201.27, 5;
    %load/vec4 v0x6270904e89e0_0;
    %load/vec4 v0x6270904e8260_0;
    %pad/s 33;
    %muli 4, 0, 33;
    %load/vec4 v0x6270904e8300_0;
    %pad/s 33;
    %add;
    %addi 1, 0, 33;
    %muli 16, 0, 33;
    %subi 1, 0, 33;
    %pad/s 35;
    %subi 15, 0, 35;
    %part/s 16;
    %load/vec4 v0x6270904e8260_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x6270904e8300_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270904e8940, 0, 4;
    %load/vec4 v0x6270904e8300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6270904e8300_0, 0, 32;
    %jmp T_201.26;
T_201.27 ;
    %load/vec4 v0x6270904e8260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6270904e8260_0, 0, 32;
    %jmp T_201.24;
T_201.25 ;
    %jmp T_201.21;
T_201.13 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6270904e8580_0, 0;
    %jmp T_201.21;
T_201.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904e7b80_0, 0;
    %load/vec4 v0x6270904e8580_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_201.28, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270904e8a80, 4;
    %assign/vec4 v0x6270904e7e00_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270904e8a80, 4;
    %assign/vec4 v0x6270904e7f40_0, 0;
    %jmp T_201.29;
T_201.28 ;
    %load/vec4 v0x6270904e8580_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6270904e8a80, 4;
    %assign/vec4 v0x6270904e7e00_0, 0;
    %load/vec4 v0x6270904e8580_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6270904e86c0, 4;
    %assign/vec4 v0x6270904e7f40_0, 0;
T_201.29 ;
    %load/vec4 v0x6270904e8580_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_201.30, 8;
    %load/vec4 v0x6270904e83a0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x6270904e8580_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x6270904e8940, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_201.31, 8;
T_201.30 ; End of true expr.
    %load/vec4 v0x6270904e83a0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x6270904e8580_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x6270904e8940, 4;
    %jmp/0 T_201.31, 8;
 ; End of false expr.
    %blend;
T_201.31;
    %assign/vec4 v0x6270904e7a40_0, 0;
    %jmp T_201.21;
T_201.15 ;
    %load/vec4 v0x6270904e7cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_201.32, 8;
    %load/vec4 v0x6270904e7ea0_0;
    %load/vec4 v0x6270904e8580_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270904e86c0, 0, 4;
    %load/vec4 v0x6270904e8580_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_201.34, 4;
    %load/vec4 v0x6270904e7fe0_0;
    %assign/vec4 v0x6270904e8760_0, 0;
T_201.34 ;
    %load/vec4 v0x6270904e8580_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_201.36, 5;
    %load/vec4 v0x6270904e8580_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x6270904e8580_0, 0;
    %jmp T_201.37;
T_201.36 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6270904e8580_0, 0;
T_201.37 ;
T_201.32 ;
    %jmp T_201.21;
T_201.16 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270904e86c0, 4;
    %load/vec4 v0x6270904e8760_0;
    %sub;
    %assign/vec4 v0x6270904e88a0_0, 0;
    %jmp T_201.21;
T_201.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904e7b80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6270904e7e00_0, 0;
    %load/vec4 v0x6270904e8580_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_201.38, 4;
    %load/vec4 v0x6270904e88a0_0;
    %assign/vec4 v0x6270904e7f40_0, 0;
    %jmp T_201.39;
T_201.38 ;
    %load/vec4 v0x6270904e8580_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6270904e77c0, 4;
    %assign/vec4 v0x6270904e7f40_0, 0;
T_201.39 ;
    %load/vec4 v0x6270904e83a0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x6270904e8580_0;
    %pad/u 32;
    %sub;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x6270904e8940, 4;
    %assign/vec4 v0x6270904e7a40_0, 0;
    %jmp T_201.21;
T_201.18 ;
    %load/vec4 v0x6270904e7cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_201.40, 8;
    %load/vec4 v0x6270904e7ea0_0;
    %load/vec4 v0x6270904e8580_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270904e77c0, 0, 4;
    %load/vec4 v0x6270904e7fe0_0;
    %load/vec4 v0x6270904e8580_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270904e7860, 0, 4;
    %load/vec4 v0x6270904e8580_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_201.42, 5;
    %load/vec4 v0x6270904e8580_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x6270904e8580_0, 0;
T_201.42 ;
T_201.40 ;
    %jmp T_201.21;
T_201.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6270904e8260_0, 0, 32;
T_201.44 ;
    %load/vec4 v0x6270904e8260_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_201.45, 5;
    %load/vec4 v0x6270904e8260_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_201.46, 4;
    %ix/getv/s 4, v0x6270904e8260_0;
    %load/vec4a v0x6270904e8a80, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270904e7860, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %sub;
    %ix/getv/s 3, v0x6270904e8260_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270904e8a80, 0, 4;
    %jmp T_201.47;
T_201.46 ;
    %load/vec4 v0x6270904e8260_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_201.48, 4;
    %ix/getv/s 4, v0x6270904e8260_0;
    %load/vec4a v0x6270904e8a80, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270904e77c0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %sub;
    %ix/getv/s 3, v0x6270904e8260_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270904e8a80, 0, 4;
    %jmp T_201.49;
T_201.48 ;
    %load/vec4 v0x6270904e8260_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz  T_201.50, 5;
    %ix/getv/s 4, v0x6270904e8260_0;
    %load/vec4a v0x6270904e8a80, 4;
    %pushi/vec4 5, 0, 32;
    %load/vec4 v0x6270904e8260_0;
    %sub;
    %subi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6270904e7860, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %sub;
    %ix/getv/s 3, v0x6270904e8260_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270904e8a80, 0, 4;
    %jmp T_201.51;
T_201.50 ;
    %ix/getv/s 4, v0x6270904e8260_0;
    %load/vec4a v0x6270904e8a80, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270904e86c0, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %ix/getv/s 3, v0x6270904e8260_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270904e8a80, 0, 4;
T_201.51 ;
T_201.49 ;
T_201.47 ;
    %load/vec4 v0x6270904e8260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6270904e8260_0, 0, 32;
    %jmp T_201.44;
T_201.45 ;
    %jmp T_201.21;
T_201.20 ;
    %load/vec4 v0x6270904e83a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x6270904e83a0_0, 0;
    %jmp T_201.21;
T_201.21 ;
    %pop/vec4 1;
T_201.1 ;
    %jmp T_201;
    .thread T_201;
    .scope S_0x6270904ede10;
T_202 ;
    %wait E_0x62709027ca70;
    %load/vec4 v0x6270904ef570_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_202.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6270904efb10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6270904efbb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6270904efc50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6270904efcf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6270904ef610_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6270904ef6b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6270904ef750_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6270904ef7f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6270904efd90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6270904efe30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6270904efed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6270904ef890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6270904ef930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6270904ef9d0_0, 0;
    %jmp T_202.1;
T_202.0 ;
    %load/vec4 v0x6270904eead0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_202.2, 8;
    %load/vec4 v0x6270904eecb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_202.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_202.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_202.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_202.7, 6;
    %jmp T_202.8;
T_202.4 ;
    %load/vec4 v0x6270904ee990_0;
    %assign/vec4 v0x6270904efb10_0, 0;
    %load/vec4 v0x6270904eeb70_0;
    %assign/vec4 v0x6270904ef610_0, 0;
    %load/vec4 v0x6270904eec10_0;
    %assign/vec4 v0x6270904efd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904ee670_0, 0;
    %jmp T_202.8;
T_202.5 ;
    %load/vec4 v0x6270904ee990_0;
    %assign/vec4 v0x6270904efbb0_0, 0;
    %load/vec4 v0x6270904eeb70_0;
    %assign/vec4 v0x6270904ef6b0_0, 0;
    %load/vec4 v0x6270904eec10_0;
    %assign/vec4 v0x6270904efe30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904ee670_0, 0;
    %jmp T_202.8;
T_202.6 ;
    %load/vec4 v0x6270904ee990_0;
    %assign/vec4 v0x6270904efc50_0, 0;
    %load/vec4 v0x6270904eeb70_0;
    %assign/vec4 v0x6270904ef750_0, 0;
    %load/vec4 v0x6270904eec10_0;
    %assign/vec4 v0x6270904efed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904ee670_0, 0;
    %jmp T_202.8;
T_202.7 ;
    %load/vec4 v0x6270904ee990_0;
    %assign/vec4 v0x6270904efcf0_0, 0;
    %load/vec4 v0x6270904eeb70_0;
    %assign/vec4 v0x6270904ef7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904ee670_0, 0;
    %jmp T_202.8;
T_202.8 ;
    %pop/vec4 1;
    %jmp T_202.3;
T_202.2 ;
    %load/vec4 v0x6270904ee710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_202.9, 8;
    %load/vec4 v0x6270904eecb0_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_202.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_202.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_202.13, 6;
    %jmp T_202.14;
T_202.11 ;
    %load/vec4 v0x6270904ee7b0_0;
    %assign/vec4 v0x6270904ef890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904ee670_0, 0;
    %jmp T_202.14;
T_202.12 ;
    %load/vec4 v0x6270904ee7b0_0;
    %assign/vec4 v0x6270904ef930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904ee670_0, 0;
    %jmp T_202.14;
T_202.13 ;
    %load/vec4 v0x6270904ee7b0_0;
    %assign/vec4 v0x6270904ef9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904ee670_0, 0;
    %jmp T_202.14;
T_202.14 ;
    %pop/vec4 1;
T_202.9 ;
T_202.3 ;
T_202.1 ;
    %jmp T_202;
    .thread T_202;
    .scope S_0x6270904ede10;
T_203 ;
    %wait E_0x62709027ca70;
    %load/vec4 v0x6270904ef570_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_203.0, 8;
    %pushi/vec4 0, 0, 160;
    %assign/vec4 v0x6270904ee490_0, 0;
    %jmp T_203.1;
T_203.0 ;
    %load/vec4 v0x6270904eecb0_0;
    %cmpi/e 0, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_203.5, 4;
    %load/vec4 v0x6270904efa70_0;
    %and;
T_203.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_203.4, 9;
    %load/vec4 v0x6270904f0290_0;
    %nor/r;
    %and;
T_203.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_203.2, 8;
    %pushi/vec4 0, 0, 160;
    %assign/vec4 v0x6270904ee490_0, 0;
    %jmp T_203.3;
T_203.2 ;
    %load/vec4 v0x6270904ee710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_203.6, 8;
    %load/vec4 v0x6270904eecb0_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_203.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_203.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_203.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_203.11, 6;
    %jmp T_203.12;
T_203.8 ;
    %load/vec4 v0x6270904ee850_0;
    %ix/load 4, 128, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6270904ee490_0, 4, 5;
    %jmp T_203.12;
T_203.9 ;
    %load/vec4 v0x6270904ee850_0;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6270904ee490_0, 4, 5;
    %jmp T_203.12;
T_203.10 ;
    %load/vec4 v0x6270904ee850_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6270904ee490_0, 4, 5;
    %jmp T_203.12;
T_203.11 ;
    %load/vec4 v0x6270904ee850_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6270904ee490_0, 4, 5;
    %load/vec4 v0x6270904ee7b0_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x6270904ee490_0, 4, 5;
    %jmp T_203.12;
T_203.12 ;
    %pop/vec4 1;
T_203.6 ;
T_203.3 ;
T_203.1 ;
    %jmp T_203;
    .thread T_203;
    .scope S_0x6270904ede10;
T_204 ;
    %wait E_0x627090281420;
    %load/vec4 v0x6270904eecb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_204.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_204.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_204.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_204.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_204.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_204.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_204.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_204.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_204.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_204.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6270904ef4d0_0, 0, 4;
    %jmp T_204.11;
T_204.0 ;
    %load/vec4 v0x6270904efa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_204.12, 8;
    %load/vec4 v0x6270904f0290_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_204.14, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6270904ef4d0_0, 0, 4;
    %jmp T_204.15;
T_204.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x6270904ef4d0_0, 0, 4;
T_204.15 ;
    %jmp T_204.13;
T_204.12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6270904ef4d0_0, 0, 4;
T_204.13 ;
    %jmp T_204.11;
T_204.1 ;
    %load/vec4 v0x6270904eead0_0;
    %flag_set/vec4 8;
    %jmp/0 T_204.16, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_204.17, 8;
T_204.16 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_204.17, 8;
 ; End of false expr.
    %blend;
T_204.17;
    %store/vec4 v0x6270904ef4d0_0, 0, 4;
    %jmp T_204.11;
T_204.2 ;
    %load/vec4 v0x6270904eead0_0;
    %flag_set/vec4 8;
    %jmp/0 T_204.18, 8;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_204.19, 8;
T_204.18 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_204.19, 8;
 ; End of false expr.
    %blend;
T_204.19;
    %store/vec4 v0x6270904ef4d0_0, 0, 4;
    %jmp T_204.11;
T_204.3 ;
    %load/vec4 v0x6270904eead0_0;
    %flag_set/vec4 8;
    %jmp/0 T_204.20, 8;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_204.21, 8;
T_204.20 ; End of true expr.
    %pushi/vec4 3, 0, 4;
    %jmp/0 T_204.21, 8;
 ; End of false expr.
    %blend;
T_204.21;
    %store/vec4 v0x6270904ef4d0_0, 0, 4;
    %jmp T_204.11;
T_204.4 ;
    %load/vec4 v0x6270904eead0_0;
    %flag_set/vec4 8;
    %jmp/0 T_204.22, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_204.23, 8;
T_204.22 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_204.23, 8;
 ; End of false expr.
    %blend;
T_204.23;
    %store/vec4 v0x6270904ef4d0_0, 0, 4;
    %jmp T_204.11;
T_204.5 ;
    %load/vec4 v0x6270904ee710_0;
    %flag_set/vec4 8;
    %jmp/0 T_204.24, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_204.25, 8;
T_204.24 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_204.25, 8;
 ; End of false expr.
    %blend;
T_204.25;
    %store/vec4 v0x6270904ef4d0_0, 0, 4;
    %jmp T_204.11;
T_204.6 ;
    %load/vec4 v0x6270904ee710_0;
    %flag_set/vec4 8;
    %jmp/0 T_204.26, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_204.27, 8;
T_204.26 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_204.27, 8;
 ; End of false expr.
    %blend;
T_204.27;
    %store/vec4 v0x6270904ef4d0_0, 0, 4;
    %jmp T_204.11;
T_204.7 ;
    %load/vec4 v0x6270904ee710_0;
    %flag_set/vec4 8;
    %jmp/0 T_204.28, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_204.29, 8;
T_204.28 ; End of true expr.
    %pushi/vec4 7, 0, 4;
    %jmp/0 T_204.29, 8;
 ; End of false expr.
    %blend;
T_204.29;
    %store/vec4 v0x6270904ef4d0_0, 0, 4;
    %jmp T_204.11;
T_204.8 ;
    %load/vec4 v0x6270904ee710_0;
    %flag_set/vec4 8;
    %jmp/0 T_204.30, 8;
    %pushi/vec4 9, 0, 4;
    %jmp/1 T_204.31, 8;
T_204.30 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_204.31, 8;
 ; End of false expr.
    %blend;
T_204.31;
    %store/vec4 v0x6270904ef4d0_0, 0, 4;
    %jmp T_204.11;
T_204.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6270904ef4d0_0, 0, 4;
    %jmp T_204.11;
T_204.11 ;
    %pop/vec4 1;
    %jmp T_204;
    .thread T_204, $push;
    .scope S_0x6270904ede10;
T_205 ;
    %wait E_0x62709027ca70;
    %load/vec4 v0x6270904ef570_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6270904eecb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904eedf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904eef30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904ef2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904eee90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6270904ef390_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6270904ef430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904ef250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6270904ef110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6270904ef1b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6270904eefd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6270904ef070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904ee670_0, 0;
    %jmp T_205.1;
T_205.0 ;
    %load/vec4 v0x6270904ef4d0_0;
    %assign/vec4 v0x6270904eecb0_0, 0;
    %load/vec4 v0x6270904ef4d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_205.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_205.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_205.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_205.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_205.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_205.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_205.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_205.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_205.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_205.11, 6;
    %jmp T_205.12;
T_205.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904ef2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904eee90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904ee670_0, 0;
    %jmp T_205.12;
T_205.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904ef2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904eee90_0, 0;
    %load/vec4 v0x6270904eff70_0;
    %assign/vec4 v0x6270904ef390_0, 0;
    %load/vec4 v0x6270904f0010_0;
    %assign/vec4 v0x6270904ef430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904ef250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904ee670_0, 0;
    %jmp T_205.12;
T_205.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904ef2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904eee90_0, 0;
    %load/vec4 v0x6270904f00b0_0;
    %assign/vec4 v0x6270904ef390_0, 0;
    %load/vec4 v0x6270904efd90_0;
    %assign/vec4 v0x6270904ef430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904ef250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904ee670_0, 0;
    %jmp T_205.12;
T_205.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904ef2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904eee90_0, 0;
    %load/vec4 v0x6270904f0150_0;
    %assign/vec4 v0x6270904ef390_0, 0;
    %load/vec4 v0x6270904efe30_0;
    %assign/vec4 v0x6270904ef430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904ef250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904ee670_0, 0;
    %jmp T_205.12;
T_205.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904ef2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904eee90_0, 0;
    %load/vec4 v0x6270904f01f0_0;
    %assign/vec4 v0x6270904ef390_0, 0;
    %load/vec4 v0x6270904efed0_0;
    %assign/vec4 v0x6270904ef430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904ef250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904ee670_0, 0;
    %jmp T_205.12;
T_205.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904ee670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904eedf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904eef30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904ef2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904eee90_0, 0;
    %load/vec4 v0x6270904f0330_0;
    %assign/vec4 v0x6270904ef110_0, 0;
    %load/vec4 v0x6270904f03d0_0;
    %assign/vec4 v0x6270904ef1b0_0, 0;
    %load/vec4 v0x6270904efcf0_0;
    %assign/vec4 v0x6270904eefd0_0, 0;
    %load/vec4 v0x6270904ef7f0_0;
    %assign/vec4 v0x6270904ef070_0, 0;
    %jmp T_205.12;
T_205.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904ee670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904eedf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904eef30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904ef2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904eee90_0, 0;
    %load/vec4 v0x6270904f0330_0;
    %assign/vec4 v0x6270904ef110_0, 0;
    %load/vec4 v0x6270904ef890_0;
    %assign/vec4 v0x6270904ef1b0_0, 0;
    %load/vec4 v0x6270904efc50_0;
    %assign/vec4 v0x6270904eefd0_0, 0;
    %load/vec4 v0x6270904ef750_0;
    %assign/vec4 v0x6270904ef070_0, 0;
    %jmp T_205.12;
T_205.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904ee670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904eedf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904eef30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904ef2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904eee90_0, 0;
    %load/vec4 v0x6270904f0330_0;
    %assign/vec4 v0x6270904ef110_0, 0;
    %load/vec4 v0x6270904ef930_0;
    %assign/vec4 v0x6270904ef1b0_0, 0;
    %load/vec4 v0x6270904efbb0_0;
    %assign/vec4 v0x6270904eefd0_0, 0;
    %load/vec4 v0x6270904ef6b0_0;
    %assign/vec4 v0x6270904ef070_0, 0;
    %jmp T_205.12;
T_205.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904ee670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904eedf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904eef30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904ef2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904eee90_0, 0;
    %load/vec4 v0x6270904f0330_0;
    %assign/vec4 v0x6270904ef110_0, 0;
    %load/vec4 v0x6270904ef9d0_0;
    %assign/vec4 v0x6270904ef1b0_0, 0;
    %load/vec4 v0x6270904efb10_0;
    %assign/vec4 v0x6270904eefd0_0, 0;
    %load/vec4 v0x6270904ef610_0;
    %assign/vec4 v0x6270904ef070_0, 0;
    %jmp T_205.12;
T_205.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904ef2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904eee90_0, 0;
    %jmp T_205.12;
T_205.12 ;
    %pop/vec4 1;
T_205.1 ;
    %jmp T_205;
    .thread T_205;
    .scope S_0x62709053a460;
T_206 ;
    %wait E_0x62709053a880;
    %load/vec4 v0x62709053aff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_206.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62709053ae30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62709053af10_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x62709053b0b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62709053ac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709053b310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709053b3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709053b250_0, 0;
    %jmp T_206.1;
T_206.0 ;
    %load/vec4 v0x62709053b190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_206.2, 8;
    %load/vec4 v0x62709053ad50_0;
    %assign/vec4 v0x62709053ae30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62709053b310_0, 0;
    %jmp T_206.3;
T_206.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709053b310_0, 0;
T_206.3 ;
    %load/vec4 v0x62709053b310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_206.4, 8;
    %load/vec4 v0x62709053ae30_0;
    %pad/s 64;
    %load/vec4 v0x62709053ae30_0;
    %pad/s 64;
    %mul;
    %assign/vec4 v0x62709053b0b0_0, 0;
    %load/vec4 v0x62709053ae30_0;
    %assign/vec4 v0x62709053af10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62709053b3d0_0, 0;
    %jmp T_206.5;
T_206.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709053b3d0_0, 0;
T_206.5 ;
    %load/vec4 v0x62709053b3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_206.6, 8;
    %load/vec4 v0x62709053abb0_0;
    %parti/s 32, 40, 7;
    %assign/vec4 v0x62709053ac70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62709053b250_0, 0;
    %jmp T_206.7;
T_206.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709053b250_0, 0;
T_206.7 ;
T_206.1 ;
    %jmp T_206;
    .thread T_206;
    .scope S_0x627090539780;
T_207 ;
    %wait E_0x62709053a880;
    %load/vec4 v0x627090544020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_207.0, 8;
    %pushi/vec4 0, 0, 320;
    %assign/vec4 v0x62709053ede0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62709053eec0_0, 0;
    %pushi/vec4 0, 0, 160;
    %assign/vec4 v0x62709053f390_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x62709053f260_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x62709053f180_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6270905440f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090543570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x627090543640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x627090543710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270905434a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090542fc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x627090543300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6270905433d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x627090542e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090542ef0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x627090543090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090543160_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x627090543230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090542140_0, 0;
    %pushi/vec4 0, 0, 160;
    %assign/vec4 v0x62709053f690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090543f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270905427d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270905401a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x627090542610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62709053fb50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62709053fc30_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x62709053fd10_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x62709053fdf0_0, 0;
    %jmp T_207.1;
T_207.0 ;
    %load/vec4 v0x627090542d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_207.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090543570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090542fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090543f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270905427d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270905401a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090542140_0, 0;
    %load/vec4 v0x627090542cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_207.4, 8;
    %load/vec4 v0x627090543880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_207.6, 8;
    %load/vec4 v0x627090542700_0;
    %ix/load 4, 288, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x62709053ede0_0, 4, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x62709053f260_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6270905440f0_0, 0;
    %jmp T_207.7;
T_207.6 ;
    %load/vec4 v0x627090542700_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x62709053f180_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %muli 32, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x62709053ede0_0, 4, 5;
T_207.7 ;
T_207.4 ;
    %load/vec4 v0x627090540270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_207.8, 8;
    %load/vec4 v0x62709053fed0_0;
    %assign/vec4 v0x62709053fb50_0, 0;
    %load/vec4 v0x6270905400d0_0;
    %assign/vec4 v0x62709053fc30_0, 0;
T_207.8 ;
    %load/vec4 v0x6270905440f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_207.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_207.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_207.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_207.13, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6270905440f0_0, 0;
    %jmp T_207.15;
T_207.10 ;
    %load/vec4 v0x627090542350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_207.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090542fc0_0, 0;
    %load/vec4 v0x62709053fb50_0;
    %assign/vec4 v0x627090543300_0, 0;
    %load/vec4 v0x627090543c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_207.18, 8;
    %load/vec4 v0x62709053fc30_0;
    %jmp/1 T_207.19, 8;
T_207.18 ; End of true expr.
    %load/vec4 v0x6270905422b0_0;
    %jmp/0 T_207.19, 8;
 ; End of false expr.
    %blend;
T_207.19;
    %assign/vec4 v0x6270905433d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x627090542e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090542ef0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x627090543090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090543160_0, 0;
    %load/vec4 v0x627090542490_0;
    %assign/vec4 v0x627090543230_0, 0;
T_207.16 ;
    %load/vec4 v0x627090543de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_207.20, 8;
    %load/vec4 v0x627090543ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_207.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090543570_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709053f800, 4;
    %assign/vec4 v0x627090543640_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709053f800, 4;
    %assign/vec4 v0x627090543710_0, 0;
    %load/vec4 v0x62709053f180_0;
    %pad/u 32;
    %muli 5, 0, 32;
    %addi 0, 0, 32;
    %pad/u 10;
    %assign/vec4 v0x62709053fd10_0, 0;
    %load/vec4 v0x62709053f180_0;
    %pad/u 32;
    %muli 5, 0, 32;
    %addi 1, 0, 32;
    %pad/u 10;
    %assign/vec4 v0x62709053fdf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270905401a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270905434a0_0, 0;
    %load/vec4 v0x62709053f260_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x62709053f260_0, 0;
    %jmp T_207.23;
T_207.22 ;
    %load/vec4 v0x627090542210_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_207.24, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090543570_0, 0;
    %load/vec4 v0x62709053f260_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x62709053f800, 4;
    %assign/vec4 v0x627090543640_0, 0;
    %load/vec4 v0x627090542550_0;
    %assign/vec4 v0x627090543710_0, 0;
    %load/vec4 v0x62709053f180_0;
    %pad/u 32;
    %muli 5, 0, 32;
    %load/vec4 v0x62709053f260_0;
    %pad/u 32;
    %add;
    %addi 1, 0, 32;
    %pad/u 10;
    %assign/vec4 v0x62709053fd10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270905401a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270905434a0_0, 0;
    %load/vec4 v0x62709053f260_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x62709053f260_0, 0;
T_207.24 ;
T_207.23 ;
    %jmp T_207.21;
T_207.20 ;
    %load/vec4 v0x627090543b00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_207.28, 9;
    %load/vec4 v0x627090542210_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_207.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_207.26, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x62709053f260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270905427d0_0, 0;
    %load/vec4 v0x6270905422b0_0;
    %assign/vec4 v0x627090542610_0, 0;
    %load/vec4 v0x62709053f180_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x62709053f180_0, 0;
    %jmp T_207.27;
T_207.26 ;
    %load/vec4 v0x6270905439c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_207.31, 9;
    %load/vec4 v0x627090542210_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_207.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_207.29, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270905427d0_0, 0;
    %load/vec4 v0x6270905422b0_0;
    %assign/vec4 v0x627090542610_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x62709053f180_0, 0;
T_207.29 ;
T_207.27 ;
T_207.21 ;
    %jmp T_207.15;
T_207.11 ;
    %load/vec4 v0x627090543880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_207.32, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090543570_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709053efa0, 4;
    %assign/vec4 v0x627090543640_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709053efa0, 4;
    %assign/vec4 v0x627090543710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270905434a0_0, 0;
    %load/vec4 v0x62709053f180_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x62709053f180_0, 0;
    %jmp T_207.33;
T_207.32 ;
    %load/vec4 v0x627090543b00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_207.36, 9;
    %load/vec4 v0x6270905423f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_207.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_207.34, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090543570_0, 0;
    %load/vec4 v0x62709053f180_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x62709053efa0, 4;
    %assign/vec4 v0x627090543640_0, 0;
    %load/vec4 v0x627090542550_0;
    %assign/vec4 v0x627090543710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270905434a0_0, 0;
    %load/vec4 v0x62709053f180_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x62709053f180_0, 0;
    %jmp T_207.35;
T_207.34 ;
    %load/vec4 v0x6270905439c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_207.39, 9;
    %load/vec4 v0x6270905423f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_207.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_207.37, 8;
    %load/vec4 v0x627090542550_0;
    %assign/vec4 v0x62709053eec0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x62709053f180_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x6270905440f0_0, 0;
T_207.37 ;
T_207.35 ;
T_207.33 ;
    %jmp T_207.15;
T_207.12 ;
    %load/vec4 v0x627090542350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_207.40, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090542fc0_0, 0;
    %load/vec4 v0x627090543920_0;
    %flag_set/vec4 8;
    %jmp/0 T_207.42, 8;
    %load/vec4 v0x62709053f990_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %jmp/1 T_207.43, 8;
T_207.42 ; End of true expr.
    %load/vec4 v0x62709053fa70_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %jmp/0 T_207.43, 8;
 ; End of false expr.
    %blend;
T_207.43;
    %pad/s 32;
    %assign/vec4 v0x627090543300_0, 0;
    %load/vec4 v0x627090543920_0;
    %flag_set/vec4 8;
    %jmp/0 T_207.44, 8;
    %load/vec4 v0x62709053fa70_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %jmp/1 T_207.45, 8;
T_207.44 ; End of true expr.
    %load/vec4 v0x6270905422b0_0;
    %pad/s 64;
    %jmp/0 T_207.45, 8;
 ; End of false expr.
    %blend;
T_207.45;
    %pad/s 32;
    %assign/vec4 v0x6270905433d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x627090542e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090542ef0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x627090543090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090543160_0, 0;
    %load/vec4 v0x627090542490_0;
    %assign/vec4 v0x627090543230_0, 0;
T_207.40 ;
    %load/vec4 v0x627090543a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_207.46, 8;
    %load/vec4 v0x627090543880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_207.48, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090543570_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709053efa0, 4;
    %assign/vec4 v0x627090543640_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62709053efa0, 4;
    %assign/vec4 v0x627090543710_0, 0;
    %load/vec4 v0x62709053f180_0;
    %pad/u 32;
    %muli 5, 0, 32;
    %load/vec4 v0x62709053f260_0;
    %pad/u 32;
    %add;
    %pad/u 10;
    %assign/vec4 v0x62709053fd10_0, 0;
    %load/vec4 v0x62709053f180_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 5, 0, 32;
    %load/vec4 v0x62709053f260_0;
    %pad/u 32;
    %add;
    %pad/u 10;
    %assign/vec4 v0x62709053fdf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270905401a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270905434a0_0, 0;
    %load/vec4 v0x62709053f180_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x62709053f180_0, 0;
    %jmp T_207.49;
T_207.48 ;
    %load/vec4 v0x627090542210_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_207.50, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090543570_0, 0;
    %load/vec4 v0x62709053f180_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x62709053efa0, 4;
    %assign/vec4 v0x627090543640_0, 0;
    %load/vec4 v0x627090542550_0;
    %assign/vec4 v0x627090543710_0, 0;
    %load/vec4 v0x62709053f180_0;
    %pad/u 32;
    %muli 5, 0, 32;
    %load/vec4 v0x62709053f260_0;
    %pad/u 32;
    %add;
    %pad/u 10;
    %assign/vec4 v0x62709053fd10_0, 0;
    %load/vec4 v0x62709053f180_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 5, 0, 32;
    %load/vec4 v0x62709053f260_0;
    %pad/u 32;
    %add;
    %pad/u 10;
    %assign/vec4 v0x62709053fdf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270905401a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270905434a0_0, 0;
    %load/vec4 v0x62709053f180_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x62709053f180_0, 0;
T_207.50 ;
T_207.49 ;
    %jmp T_207.47;
T_207.46 ;
    %load/vec4 v0x627090543ea0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_207.54, 9;
    %load/vec4 v0x627090542210_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_207.54;
    %flag_set/vec4 8;
    %jmp/0xz  T_207.52, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x62709053f180_0, 0;
    %load/vec4 v0x6270905422b0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x62709053f260_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x62709053f390_0, 4, 5;
    %load/vec4 v0x62709053f260_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x62709053f260_0, 0;
    %jmp T_207.53;
T_207.52 ;
    %load/vec4 v0x627090543d20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_207.57, 9;
    %load/vec4 v0x627090542210_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_207.57;
    %flag_set/vec4 8;
    %jmp/0xz  T_207.55, 8;
    %load/vec4 v0x6270905422b0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x62709053f260_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x62709053f390_0, 4, 5;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x62709053f180_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x62709053f260_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x6270905440f0_0, 0;
T_207.55 ;
T_207.53 ;
T_207.47 ;
    %jmp T_207.15;
T_207.13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6270905437e0_0, 0, 32;
T_207.58 ;
    %load/vec4 v0x6270905437e0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_207.59, 5;
    %ix/getv/s 4, v0x6270905437e0_0;
    %load/vec4a v0x62709053f470, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %ix/getv/s 4, v0x6270905437e0_0;
    %load/vec4a v0x62709053f800, 4;
    %muli 3, 0, 32;
    %sub;
    %ix/load 5, 0, 0;
    %load/vec4 v0x6270905437e0_0;
    %muli 32, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x62709053f690_0, 4, 5;
    %load/vec4 v0x6270905437e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6270905437e0_0, 0, 32;
    %jmp T_207.58;
T_207.59 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090543f60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6270905440f0_0, 0;
    %jmp T_207.15;
T_207.15 ;
    %pop/vec4 1;
    %jmp T_207.3;
T_207.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090543570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x627090543640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x627090543710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270905434a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090542fc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x627090543300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6270905433d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x627090542e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090542ef0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x627090543090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090543160_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x627090543230_0, 0;
    %pushi/vec4 0, 0, 160;
    %assign/vec4 v0x62709053f690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090543f60_0, 0;
T_207.3 ;
T_207.1 ;
    %jmp T_207;
    .thread T_207;
    .scope S_0x6270904dfda0;
T_208 ;
    %wait E_0x627090285a80;
    %load/vec4 v0x6270904e0680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_208.0, 8;
    %pushi/vec4 0, 0, 1600;
    %assign/vec4 v0x6270904dfc30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6270904e0400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6270904e04a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904e0540_0, 0;
    %jmp T_208.1;
T_208.0 ;
    %load/vec4 v0x6270904e05e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_208.2, 8;
    %load/vec4 v0x6270904dfc30_0;
    %load/vec4 v0x6270904e0180_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %assign/vec4 v0x6270904e0400_0, 0;
    %load/vec4 v0x6270904dfc30_0;
    %load/vec4 v0x6270904e0220_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %assign/vec4 v0x6270904e04a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904e0540_0, 0;
    %jmp T_208.3;
T_208.2 ;
    %load/vec4 v0x6270904e0720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_208.4, 8;
    %load/vec4 v0x6270904e0360_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x6270904e0180_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x6270904dfc30_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904e0540_0, 0;
    %jmp T_208.5;
T_208.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904e0540_0, 0;
T_208.5 ;
T_208.3 ;
T_208.1 ;
    %jmp T_208;
    .thread T_208;
    .scope S_0x6270904e07c0;
T_209 ;
    %wait E_0x62709028a920;
    %load/vec4 v0x6270904e1b00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_209.0, 8;
    %pushi/vec4 0, 0, 160;
    %assign/vec4 v0x6270904e1ce0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6270904e1560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904e12e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904e17e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6270904e1880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6270904e1920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904e1740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6270904e19c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904e1a60_0, 0;
    %jmp T_209.1;
T_209.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904e17e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904e1a60_0, 0;
    %load/vec4 v0x6270904e16a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_209.4, 9;
    %load/vec4 v0x6270904e12e0_0;
    %nor/r;
    %and;
T_209.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_209.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904e12e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6270904e1560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904e17e0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270904e1600, 4;
    %assign/vec4 v0x6270904e1880_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270904e1600, 4;
    %assign/vec4 v0x6270904e1920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904e1740_0, 0;
    %load/vec4 v0x6270904e1560_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x6270904e1560_0, 0;
    %jmp T_209.3;
T_209.2 ;
    %load/vec4 v0x6270904e12e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_209.5, 8;
    %load/vec4 v0x6270904e1560_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_209.7, 5;
    %load/vec4 v0x6270904e1420_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_209.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904e17e0_0, 0;
    %load/vec4 v0x6270904e1560_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6270904e1600, 4;
    %assign/vec4 v0x6270904e1880_0, 0;
    %load/vec4 v0x6270904e14c0_0;
    %assign/vec4 v0x6270904e1920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904e1740_0, 0;
    %load/vec4 v0x6270904e1560_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x6270904e1560_0, 0;
T_209.9 ;
    %jmp T_209.8;
T_209.7 ;
    %load/vec4 v0x6270904e1560_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_209.13, 4;
    %load/vec4 v0x6270904e1420_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_209.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_209.11, 8;
    %load/vec4 v0x6270904e14c0_0;
    %assign/vec4 v0x6270904e19c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904e1a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904e12e0_0, 0;
    %load/vec4 v0x6270904e1ba0_0;
    %assign/vec4 v0x6270904e1ce0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6270904e1560_0, 0;
T_209.11 ;
T_209.8 ;
T_209.5 ;
T_209.3 ;
T_209.1 ;
    %jmp T_209;
    .thread T_209;
    .scope S_0x6270904f0550;
T_210 ;
    %wait E_0x6270901a4ed0;
    %load/vec4 v0x6270904f1010_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_210.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6270904f1150_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6270904f0930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904f0b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904f0ed0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x6270904f11f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6270904f14e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6270904f0cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6270904f0e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904f0bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904f0ed0_0, 0;
    %jmp T_210.1;
T_210.0 ;
    %load/vec4 v0x6270904f1150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_210.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_210.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_210.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_210.5, 6;
    %jmp T_210.6;
T_210.2 ;
    %load/vec4 v0x6270904f10b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_210.7, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6270904f0f70_0, 0, 32;
T_210.9 ;
    %load/vec4 v0x6270904f0f70_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_210.10, 5;
    %load/vec4 v0x6270904f1330_0;
    %load/vec4 v0x6270904f0f70_0;
    %addi 1, 0, 32;
    %muli 32, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 31, 0, 34;
    %part/s 32;
    %ix/getv/s 3, v0x6270904f0f70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6270904f1290, 0, 4;
    %load/vec4 v0x6270904f0f70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6270904f0f70_0, 0, 32;
    %jmp T_210.9;
T_210.10 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6270904f0930_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6270904f1150_0, 0;
T_210.7 ;
    %jmp T_210.6;
T_210.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904f0bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904f0b10_0, 0;
    %load/vec4 v0x6270904f0930_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_210.11, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270904f1290, 4;
    %assign/vec4 v0x6270904f0cf0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6270904f1290, 4;
    %assign/vec4 v0x6270904f0e30_0, 0;
    %jmp T_210.12;
T_210.11 ;
    %load/vec4 v0x6270904f0930_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6270904f1290, 4;
    %assign/vec4 v0x6270904f0cf0_0, 0;
    %load/vec4 v0x6270904f14e0_0;
    %assign/vec4 v0x6270904f0e30_0, 0;
T_210.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x6270904f1150_0, 0;
    %jmp T_210.6;
T_210.4 ;
    %load/vec4 v0x6270904f0c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_210.13, 8;
    %load/vec4 v0x6270904f0d90_0;
    %assign/vec4 v0x6270904f14e0_0, 0;
    %load/vec4 v0x6270904f0a70_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x6270904f0930_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x6270904f11f0_0, 4, 5;
    %load/vec4 v0x6270904f0930_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_210.15, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x6270904f1150_0, 0;
    %jmp T_210.16;
T_210.15 ;
    %load/vec4 v0x6270904f0930_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6270904f0930_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6270904f1150_0, 0;
T_210.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270904f0bb0_0, 0;
T_210.13 ;
    %jmp T_210.6;
T_210.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270904f0ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6270904f1150_0, 0;
    %jmp T_210.6;
T_210.6 ;
    %pop/vec4 1;
T_210.1 ;
    %jmp T_210;
    .thread T_210;
    .scope S_0x6270904df340;
T_211 ;
    %wait E_0x62708feed9d0;
    %load/vec4 v0x627090549b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_211.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x627090549ff0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6270905488c0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x627090548820_0, 0;
    %pushi/vec4 0, 0, 160;
    %assign/vec4 v0x62709054c980_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x627090548960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090546a40_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x62709054b5b0_0, 0;
    %pushi/vec4 2147483648, 0, 43;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 1048576, 0, 21;
    %assign/vec4 v0x62709054ca40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x627090545ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270905485f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709054c440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090549a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270905459a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709054ab20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270905475e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090549e70_0, 0;
    %jmp T_211.1;
T_211.0 ;
    %load/vec4 v0x627090549ff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_211.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_211.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_211.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_211.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_211.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_211.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_211.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_211.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_211.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_211.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_211.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_211.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_211.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_211.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_211.16, 6;
    %jmp T_211.17;
T_211.2 ;
    %load/vec4 v0x627090549f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_211.18, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x627090549ff0_0, 0;
T_211.18 ;
    %jmp T_211.17;
T_211.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62709054cdc0_0, 0;
    %load/vec4 v0x627090546a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_211.20, 8;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x627090549ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090546a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709054cdc0_0, 0;
    %jmp T_211.21;
T_211.20 ;
    %load/vec4 v0x627090549db0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_211.24, 9;
    %load/vec4 v0x627090548a40_0;
    %and;
T_211.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_211.22, 8;
    %load/vec4 v0x627090549cf0_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 1568, 0, 34;
    %load/vec4 v0x627090548960_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %pad/u 34;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x62709054cc10_0, 4, 5;
    %load/vec4 v0x627090548960_0;
    %pad/u 10;
    %assign/vec4 v0x627090544b20_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x627090544ca0_0, 0;
    %load/vec4 v0x627090549cf0_0;
    %assign/vec4 v0x62709054cd00_0, 0;
    %load/vec4 v0x627090548960_0;
    %pad/u 32;
    %cmpi/e 49, 0, 32;
    %jmp/0xz  T_211.25, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090546a40_0, 0;
    %jmp T_211.26;
T_211.25 ;
    %load/vec4 v0x627090548960_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x627090548960_0, 0;
T_211.26 ;
T_211.22 ;
T_211.21 ;
    %jmp T_211.17;
T_211.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6270905488c0_0, 0;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x627090549ff0_0, 0;
    %jmp T_211.17;
T_211.5 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x627090548820_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x627090548780_0, 0, 32;
T_211.27 ;
    %load/vec4 v0x627090548780_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_211.28, 5;
    %load/vec4 v0x62709054ca40_0;
    %load/vec4 v0x627090548780_0;
    %muli 5, 0, 32;
    %load/vec4 v0x6270905488c0_0;
    %pad/u 32;
    %add;
    %muli 32, 0, 32;
    %part/u 32;
    %ix/load 5, 0, 0;
    %load/vec4 v0x627090548780_0;
    %muli 32, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x62709054c980_0, 4, 5;
    %load/vec4 v0x627090548780_0;
    %addi 1, 0, 32;
    %store/vec4 v0x627090548780_0, 0, 32;
    %jmp T_211.27;
T_211.28 ;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x627090549ff0_0, 0;
    %jmp T_211.17;
T_211.6 ;
    %load/vec4 v0x6270905488c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_211.29, 4;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x627090549ff0_0, 0;
    %jmp T_211.30;
T_211.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090548550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270905485f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x627090545ae0_0, 0;
    %load/vec4 v0x6270905484b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_211.31, 8;
    %load/vec4 v0x6270905486e0_0;
    %assign/vec4 v0x62709054c980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090548550_0, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x627090549ff0_0, 0;
T_211.31 ;
T_211.30 ;
    %jmp T_211.17;
T_211.7 ;
    %load/vec4 v0x6270905488c0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_211.33, 8;
    %pushi/vec4 13, 0, 5;
    %jmp/1 T_211.34, 8;
T_211.33 ; End of true expr.
    %pushi/vec4 6, 0, 5;
    %jmp/0 T_211.34, 8;
 ; End of false expr.
    %blend;
T_211.34;
    %assign/vec4 v0x627090549ff0_0, 0;
    %jmp T_211.17;
T_211.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090549980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090549a20_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x627090545ae0_0, 0;
    %load/vec4 v0x6270905498e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_211.35, 8;
    %load/vec4 v0x627090549ac0_0;
    %assign/vec4 v0x62709054c980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090549980_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x627090549ff0_0, 0;
T_211.35 ;
    %jmp T_211.17;
T_211.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090545900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270905459a0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x627090545ae0_0, 0;
    %load/vec4 v0x627090545860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_211.37, 8;
    %load/vec4 v0x627090545a40_0;
    %pad/u 1;
    %assign/vec4 v0x627090549820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090545900_0, 0;
    %load/vec4 v0x627090548820_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_211.39, 8;
    %pushi/vec4 9, 0, 5;
    %jmp/1 T_211.40, 8;
T_211.39 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_211.40, 8;
 ; End of false expr.
    %blend;
T_211.40;
    %assign/vec4 v0x627090549ff0_0, 0;
T_211.37 ;
    %jmp T_211.17;
T_211.10 ;
    %load/vec4 v0x627090549820_0;
    %pad/u 37;
    %cmpi/u 32, 0, 37;
    %flag_or 5, 4;
    %jmp/0xz  T_211.41, 5;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x627090549ff0_0, 0;
    %jmp T_211.42;
T_211.41 ;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x627090549ff0_0, 0;
T_211.42 ;
    %jmp T_211.17;
T_211.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62709054c3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62709054c440_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x627090545ae0_0, 0;
    %load/vec4 v0x62709054c300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_211.43, 8;
    %load/vec4 v0x62709054c530_0;
    %assign/vec4 v0x62709054c980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709054c3a0_0, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0x627090549ff0_0, 0;
T_211.43 ;
    %jmp T_211.17;
T_211.12 ;
    %load/vec4 v0x627090548820_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x627090548820_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x627090545ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270905485f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x627090549a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709054c440_0, 0;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x627090549ff0_0, 0;
    %jmp T_211.17;
T_211.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62709054aa80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62709054ab20_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x627090545ae0_0, 0;
    %load/vec4 v0x62709054a9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_211.45, 8;
    %load/vec4 v0x62709054ac60_0;
    %assign/vec4 v0x62709054cb50_0, 0;
    %load/vec4 v0x62709054abc0_0;
    %assign/vec4 v0x62709054ad00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709054aa80_0, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0x627090549ff0_0, 0;
T_211.45 ;
    %jmp T_211.17;
T_211.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x627090548780_0, 0, 32;
T_211.47 ;
    %load/vec4 v0x627090548780_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_211.48, 5;
    %load/vec4 v0x62709054c980_0;
    %load/vec4 v0x627090548780_0;
    %muli 32, 0, 32;
    %part/s 32;
    %ix/load 5, 0, 0;
    %load/vec4 v0x627090548780_0;
    %muli 5, 0, 32;
    %load/vec4 v0x6270905488c0_0;
    %pad/u 32;
    %add;
    %muli 32, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x62709054ca40_0, 4, 5;
    %load/vec4 v0x627090548780_0;
    %addi 1, 0, 32;
    %store/vec4 v0x627090548780_0, 0, 32;
    %jmp T_211.47;
T_211.48 ;
    %load/vec4 v0x62709054ad00_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0x6270905488c0_0;
    %pad/u 32;
    %mul;
    %ix/vec4 4;
    %assign/vec4/off/d v0x62709054b5b0_0, 4, 5;
    %load/vec4 v0x6270905488c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x6270905488c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270905459a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62709054ab20_0, 0;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x627090549ff0_0, 0;
    %jmp T_211.17;
T_211.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270905474f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6270905475e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x627090545ae0_0, 0;
    %load/vec4 v0x627090547400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_211.49, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6270905474f0_0, 0;
    %pushi/vec4 14, 0, 5;
    %assign/vec4 v0x627090549ff0_0, 0;
T_211.49 ;
    %jmp T_211.17;
T_211.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x627090549e70_0, 0;
    %jmp T_211.17;
T_211.17 ;
    %pop/vec4 1;
T_211.1 ;
    %jmp T_211;
    .thread T_211;
    .scope S_0x6270901531d0;
T_212 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62709054d050_0, 0, 1;
T_212.0 ;
    %delay 5000, 0;
    %load/vec4 v0x62709054d050_0;
    %inv;
    %store/vec4 v0x62709054d050_0, 0, 1;
    %jmp T_212.0;
    %end;
    .thread T_212;
    .scope S_0x6270901531d0;
T_213 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62709054d310_0, 0, 32;
    %vpi_func 22 62 "$fopen" 32, "dataset/testVectors/channel_1/window_mix_001.txt", "r" {0 0 0};
    %store/vec4 v0x62709054d1b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62709054d250_0, 0, 32;
T_213.0 ;
    %load/vec4 v0x62709054d250_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_213.1, 5;
    %vpi_func 22 64 "$fscanf" 32, v0x62709054d1b0_0, "%d\012", v0x62709054d7f0_0 {0 0 0};
    %store/vec4 v0x62709054d530_0, 0, 32;
    %load/vec4 v0x62709054d7f0_0;
    %ix/getv/s 4, v0x62709054d310_0;
    %store/vec4a v0x62709054cf70, 4, 0;
    %load/vec4 v0x62709054d310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62709054d310_0, 0, 32;
    %load/vec4 v0x62709054d250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62709054d250_0, 0, 32;
    %jmp T_213.0;
T_213.1 ;
    %vpi_call 22 68 "$fclose", v0x62709054d1b0_0 {0 0 0};
    %vpi_func 22 70 "$fopen" 32, "dataset/testVectors/channel_2/window_mix_001.txt", "r" {0 0 0};
    %store/vec4 v0x62709054d1b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62709054d250_0, 0, 32;
T_213.2 ;
    %load/vec4 v0x62709054d250_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_213.3, 5;
    %vpi_func 22 72 "$fscanf" 32, v0x62709054d1b0_0, "%d\012", v0x62709054d7f0_0 {0 0 0};
    %store/vec4 v0x62709054d530_0, 0, 32;
    %load/vec4 v0x62709054d7f0_0;
    %ix/getv/s 4, v0x62709054d310_0;
    %store/vec4a v0x62709054cf70, 4, 0;
    %load/vec4 v0x62709054d310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62709054d310_0, 0, 32;
    %load/vec4 v0x62709054d250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62709054d250_0, 0, 32;
    %jmp T_213.2;
T_213.3 ;
    %vpi_call 22 76 "$fclose", v0x62709054d1b0_0 {0 0 0};
    %vpi_func 22 78 "$fopen" 32, "dataset/testVectors/channel_3/window_mix_001.txt", "r" {0 0 0};
    %store/vec4 v0x62709054d1b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62709054d250_0, 0, 32;
T_213.4 ;
    %load/vec4 v0x62709054d250_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_213.5, 5;
    %vpi_func 22 80 "$fscanf" 32, v0x62709054d1b0_0, "%d\012", v0x62709054d7f0_0 {0 0 0};
    %store/vec4 v0x62709054d530_0, 0, 32;
    %load/vec4 v0x62709054d7f0_0;
    %ix/getv/s 4, v0x62709054d310_0;
    %store/vec4a v0x62709054cf70, 4, 0;
    %load/vec4 v0x62709054d310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62709054d310_0, 0, 32;
    %load/vec4 v0x62709054d250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62709054d250_0, 0, 32;
    %jmp T_213.4;
T_213.5 ;
    %vpi_call 22 84 "$fclose", v0x62709054d1b0_0 {0 0 0};
    %vpi_func 22 86 "$fopen" 32, "dataset/testVectors/channel_4/window_mix_001.txt", "r" {0 0 0};
    %store/vec4 v0x62709054d1b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62709054d250_0, 0, 32;
T_213.6 ;
    %load/vec4 v0x62709054d250_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_213.7, 5;
    %vpi_func 22 88 "$fscanf" 32, v0x62709054d1b0_0, "%d\012", v0x62709054d7f0_0 {0 0 0};
    %store/vec4 v0x62709054d530_0, 0, 32;
    %load/vec4 v0x62709054d7f0_0;
    %ix/getv/s 4, v0x62709054d310_0;
    %store/vec4a v0x62709054cf70, 4, 0;
    %load/vec4 v0x62709054d310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62709054d310_0, 0, 32;
    %load/vec4 v0x62709054d250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62709054d250_0, 0, 32;
    %jmp T_213.6;
T_213.7 ;
    %vpi_call 22 92 "$fclose", v0x62709054d1b0_0 {0 0 0};
    %vpi_func 22 94 "$fopen" 32, "dataset/testVectors/channel_5/window_mix_001.txt", "r" {0 0 0};
    %store/vec4 v0x62709054d1b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62709054d250_0, 0, 32;
T_213.8 ;
    %load/vec4 v0x62709054d250_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_213.9, 5;
    %vpi_func 22 96 "$fscanf" 32, v0x62709054d1b0_0, "%d\012", v0x62709054d7f0_0 {0 0 0};
    %store/vec4 v0x62709054d530_0, 0, 32;
    %load/vec4 v0x62709054d7f0_0;
    %ix/getv/s 4, v0x62709054d310_0;
    %store/vec4a v0x62709054cf70, 4, 0;
    %load/vec4 v0x62709054d310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62709054d310_0, 0, 32;
    %load/vec4 v0x62709054d250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62709054d250_0, 0, 32;
    %jmp T_213.8;
T_213.9 ;
    %vpi_call 22 100 "$fclose", v0x62709054d1b0_0 {0 0 0};
    %end;
    .thread T_213;
    .scope S_0x6270901531d0;
T_214 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62709054d310_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62709054d490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62709054d890_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62709054d6b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62709054d3f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62709054d490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62709054d750_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62709054d890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62709054d3f0_0, 0, 1;
T_214.0 ;
    %load/vec4 v0x62709054d310_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_214.1, 5;
    %wait E_0x62708fea3000;
    %load/vec4 v0x62709054d310_0;
    %cmpi/s 50, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_214.4, 5;
    %load/vec4 v0x62709054d3f0_0;
    %and;
T_214.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_214.2, 8;
    %ix/getv/s 4, v0x62709054d310_0;
    %load/vec4a v0x62709054cf70, 4;
    %store/vec4 v0x62709054d6b0_0, 0, 32;
    %jmp T_214.3;
T_214.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62709054d3f0_0, 0, 1;
T_214.3 ;
    %load/vec4 v0x62709054d310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62709054d310_0, 0, 32;
    %jmp T_214.0;
T_214.1 ;
    %delay 100000000, 0;
    %vpi_call 22 129 "$finish" {0 0 0};
    %end;
    .thread T_214;
    .scope S_0x6270901531d0;
T_215 ;
    %vpi_call 22 133 "$dumpfile", "build/sim/icarus/sica_dump.vcd" {0 0 0};
    %vpi_call 22 134 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x6270901531d0 {0 0 0};
    %end;
    .thread T_215;
# The file index is used to find the file name in the following table.
:file_names 35;
    "N/A";
    "<interactive>";
    "src/utils/cordic/internal/SCICA_CORDIC_wrapper.v";
    "src/utils/cordic/cordic_doubly_pipe_top.v";
    "src/utils/cordic/internal/CORDIC_Rotation_top.v";
    "src/utils/cordic/internal/quad_chk.v";
    "src/utils/cordic/internal/rot_block.v";
    "src/utils/cordic/internal/rot_block_first_stage.v";
    "src/utils/cordic/internal/rot_block_last_stage.v";
    "src/utils/cordic/internal/ip_upscale.v";
    "src/utils/cordic/internal/micro_rot_gen.v";
    "src/utils/cordic/internal/op_downscale.v";
    "src/utils/cordic/internal/output_scale.v";
    "src/utils/cordic/internal/CORDIC_Vectoring_top1.v";
    "src/utils/cordic/internal/vec_quad_check.v";
    "src/utils/cordic/internal/vec_block.v";
    "src/utils/cordic/internal/vec_block_first_stage.v";
    "src/utils/cordic/internal/vec_block_last_stage.v";
    "src/utils/cordic/internal/absolute_value.v";
    "src/utils/cordic/internal/vec_angle_calc.v";
    "src/utils/cordic/internal/vec_op_downscale.v";
    "src/utils/cordic/internal/vec_scaling.v";
    "tb/system/sica_tb.v";
    "src/top/SICA_top.v";
    "src/utils/zinbram.v";
    "src/top/norm/diffNorm.v";
    "src/top/est/est_top.v";
    "src/core/est/est_dot_prod.v";
    "src/core/est/est_fsm.v";
    "src/top/gso/gso_algo.v";
    "src/utils/cordic_control/cordic_control.v";
    "src/top/norm/norm_5d.v";
    "src/top/theta_block/theta_block.v";
    "src/top/update/update.v";
    "src/core/update/cube32.v";
