 
# Yosys synthesis script for dsp_mul_signed_reg_active_low_sync_reset_neg
# Read source files
read -sv ${ROOT_PATH}/yosys/install/share/yosys/rapidsilicon/${ARCHITECTURE}/cell_sim_blackbox.v
verific -vlog-incdir ${ROOT_PATH}/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/DSP_negative_edge_trigger_design/dsp_mul_signed_reg_active_low_sync_reset_neg/
verific -vlog-libdir ${ROOT_PATH}/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/DSP_negative_edge_trigger_design/dsp_mul_signed_reg_active_low_sync_reset_neg/
verific -vlog-libext .v
verific -vlog-libext .sv
verific -vlog-define 
verific -vlog2k ${ROOT_PATH}/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/DSP_negative_edge_trigger_design/dsp_mul_signed_reg_active_low_sync_reset_neg/dsp_mul_signed_reg_active_low_sync_reset_neg.sv
verific -import dsp_mul_signed_reg_active_low_sync_reset_neg


# Technology mapping
hierarchy -top dsp_mul_signed_reg_active_low_sync_reset_neg



plugin -i synth-rs

synth_rs -tech genesis3 -de -goal delay -no_iobuf -max_device_dsp 176 -max_device_bram 176 -max_device_carry_length 528 -max_dsp 176 -max_bram 176 -max_carry_length 528     -de_max_threads -1   

write_verilog -noexpr -nodec -v dsp_mul_signed_reg_active_low_sync_reset_neg_post_synth.v
write_blif dsp_mul_signed_reg_active_low_sync_reset_neg_post_synth.blif

  /nfs_scratch/scratch/FV/awais/Synthesis/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/DSP_negative_edge_trigger_design/dsp_mul_signed_reg_active_low_sync_reset_neg/yosys.ys