//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-28845127
// Cuda compilation tools, release 11.0, V11.0.221
// Based on LLVM 3.4svn
//

.version 7.0
.target sm_52
.address_size 64

	// .globl	ipv4lookup

.visible .entry ipv4lookup(
	.param .u64 ipv4lookup_param_0,
	.param .u32 ipv4lookup_param_1,
	.param .u64 ipv4lookup_param_2,
	.param .u64 ipv4lookup_param_3
)
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<2>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<15>;


	ld.param.u64 	%rd4, [ipv4lookup_param_0];
	ld.param.u32 	%r5, [ipv4lookup_param_1];
	ld.param.u64 	%rd5, [ipv4lookup_param_2];
	ld.param.u64 	%rd6, [ipv4lookup_param_3];
	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd2, %rd6;
	cvta.to.global.u64 	%rd3, %rd4;
	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r12, %r6, %r7, %r8;
	mov.u32 	%r9, %nctaid.x;
	mul.lo.s32 	%r2, %r9, %r7;
	setp.ge.s32	%p1, %r12, %r5;
	@%p1 bra 	BB0_2;

BB0_1:
	cvt.s64.s32	%rd7, %r12;
	mul.wide.s32 	%rd8, %r12, 8;
	add.s64 	%rd9, %rd3, %rd8;
	ld.global.u64 	%rd10, [%rd9];
	cvta.to.global.u64 	%rd11, %rd10;
	ld.global.u32 	%r10, [%rd11+8];
	shr.u32 	%r11, %r10, 8;
	mul.wide.u32 	%rd12, %r11, 2;
	add.s64 	%rd13, %rd2, %rd12;
	ld.global.u16 	%rs1, [%rd13];
	add.s64 	%rd14, %rd1, %rd7;
	st.global.u8 	[%rd14], %rs1;
	add.s32 	%r12, %r12, %r2;
	setp.lt.s32	%p2, %r12, %r5;
	@%p2 bra 	BB0_1;

BB0_2:
	ret;
}


