// Seed: 793926263
module module_0 (
    input  uwire id_0,
    input  wor   id_1,
    output uwire id_2
);
  assign id_2 = 1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    output tri id_2,
    output tri0 id_3,
    input tri1 id_4,
    output tri1 id_5
);
  always
  fork
  join
  wire id_7;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_5
  );
  assign id_3 = id_4;
  wire id_8 = id_4 != 1'b0;
  id_9(
      .id_0(1), .id_1(1)
  );
endmodule
