<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE register
  PUBLIC "-//Atmel//DTD DITA SIDSC Component//EN" "C:\projects\ipdm\solution\dita\dita-1.2\atmel\dtd\atmel-sidsc-component.dtd">
<register id="d3e770"><registerName>PLLDIV23</registerName><registerNameMore><registerNameFull>PLLDIV23</registerNameFull></registerNameMore><registerBody><registerDescription>PLL 2/3 division registers</registerDescription><registerProperties><registerPropset><addressOffset>0x1c</addressOffset><registerSize>32</registerSize><registerAccess>read-write</registerAccess><registerResetValue>
                                        __NEEDS_REVIEW__
                                    </registerResetValue><bitOrder>descending</bitOrder></registerPropset></registerProperties></registerBody><bitField id="d3e781"><bitFieldName>VCO2PH_SEL</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>VCOPHSEL2[2:0] - Selects one of eight VCO phases for post divider 2 (FOUTDIV[2])</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>3</bitWidth><bitOffset>0</bitOffset><bitFieldAccess>R</bitFieldAccess><bitFieldReset><bitFieldResetValue/></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e796"><bitFieldName>DIV2_START</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>DIVSTART2[2:0] - VCO cycle delays after reset for post divider 2 (FOUTDIV[2])</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>3</bitWidth><bitOffset>4</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e811"><bitFieldName>POST2DIV</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>POSTDIV2[6:0] - Post divide value for post divider 2 (FOUTDIV[2]) From: (1 to 127)</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>7</bitWidth><bitOffset>8</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e826"><bitFieldName>VCO3PH_SEL</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>VCOPHSEL3[2:0] - Selects one of eight VCO phases for post divider 3 (FOUTDIV[3])</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>3</bitWidth><bitOffset>16</bitOffset><bitFieldAccess>R</bitFieldAccess><bitFieldReset><bitFieldResetValue/></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e841"><bitFieldName>DIV3_START</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>DIVSTART3[2:0] - VCO cycle delays after reset for post divider 3 (FOUTDIV[3])</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>3</bitWidth><bitOffset>20</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e856"><bitFieldName>POST3DIV</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>POSTDIV3[6:0] - Post divide value for post divider 3 (FOUTDIV[3]) From: (1 to 127)</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>7</bitWidth><bitOffset>24</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField></register>