

================================================================
== Vitis HLS Report for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110'
================================================================
* Date:           Mon Oct 13 17:12:31 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.285 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_135_1  |        ?|        ?|         6|          3|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    315|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    105|    -|
|Register         |        -|    -|     194|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     194|    420|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln135_fu_137_p2          |         +|   0|  0|  38|          31|           1|
    |add_ln137_fu_147_p2          |         +|   0|  0|  24|          17|          17|
    |add_ln139_fu_163_p2          |         +|   0|  0|  24|          17|          17|
    |add_ln144_fu_172_p2          |         +|   0|  0|  24|          17|          17|
    |sub_ln141_fu_200_p2          |         -|   0|  0|  40|           1|          33|
    |and_ln141_fu_186_p2          |       and|   0|  0|   2|           1|           1|
    |grp_fu_113_p2                |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln135_fu_131_p2         |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln141_1_fu_209_p2       |      icmp|   0|  0|  40|          33|          33|
    |icmp_ln141_fu_181_p2         |      icmp|   0|  0|  39|          32|          32|
    |ap_predicate_pred177_state5  |        or|   0|  0|   2|           1|           1|
    |or_ln141_fu_191_p2           |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0| 315|         216|         188|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |M_e_address0_local       |  17|          4|   17|         68|
    |M_e_address1_local       |  13|          3|   17|         51|
    |M_e_d0_local             |  13|          3|   32|         96|
    |ap_NS_fsm                |  17|          4|    1|          4|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_c       |   9|          2|   31|         62|
    |c_2_fu_40                |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 105|         24|  132|        349|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |M_e_addr_5_reg_252              |  17|   0|   17|          0|
    |M_e_addr_7_reg_258              |  17|   0|   17|          0|
    |M_e_addr_reg_264                |  17|   0|   17|          0|
    |M_e_addr_reg_264_pp0_iter1_reg  |  17|   0|   17|          0|
    |and_ln141_reg_284               |   1|   0|    1|          0|
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_predicate_pred177_state5     |   1|   0|    1|          0|
    |ap_predicate_pred177_state6     |   1|   0|    1|          0|
    |c_2_fu_40                       |  31|   0|   31|          0|
    |e1_reg_269                      |  32|   0|   32|          0|
    |e1_reg_269_pp0_iter1_reg        |  32|   0|   32|          0|
    |icmp_ln135_reg_242              |   1|   0|    1|          0|
    |icmp_ln138_reg_276              |   1|   0|    1|          0|
    |icmp_ln140_reg_280              |   1|   0|    1|          0|
    |icmp_ln141_1_reg_292            |   1|   0|    1|          0|
    |or_ln141_reg_288                |   1|   0|    1|          0|
    |trunc_ln137_reg_246             |  17|   0|   17|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 194|   0|  194|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+--------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110|  return value|
|new_col_3     |   in|   32|     ap_none|                                                       new_col_3|        scalar|
|mul_ln132     |   in|   17|     ap_none|                                                       mul_ln132|        scalar|
|M_e_address0  |  out|   17|   ap_memory|                                                             M_e|         array|
|M_e_ce0       |  out|    1|   ap_memory|                                                             M_e|         array|
|M_e_we0       |  out|    1|   ap_memory|                                                             M_e|         array|
|M_e_d0        |  out|   32|   ap_memory|                                                             M_e|         array|
|M_e_address1  |  out|   17|   ap_memory|                                                             M_e|         array|
|M_e_ce1       |  out|    1|   ap_memory|                                                             M_e|         array|
|M_e_q1        |   in|   32|   ap_memory|                                                             M_e|         array|
|mul_ln133     |   in|   17|     ap_none|                                                       mul_ln133|        scalar|
|mul_ln144     |   in|   17|     ap_none|                                                       mul_ln144|        scalar|
|icmp_ln133    |   in|    1|     ap_none|                                                      icmp_ln133|        scalar|
|cmp34_i_i     |   in|    1|     ap_none|                                                       cmp34_i_i|        scalar|
+--------------+-----+-----+------------+----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 3, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.21>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c_2 = alloca i32 1" [fmm_hls_greedy_potential.cpp:135->fmm_hls_greedy_potential.cpp:263]   --->   Operation 9 'alloca' 'c_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cmp34_i_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp34_i_i"   --->   Operation 10 'read' 'cmp34_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%icmp_ln133_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln133"   --->   Operation 11 'read' 'icmp_ln133_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mul_ln144_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %mul_ln144"   --->   Operation 12 'read' 'mul_ln144_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mul_ln133_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %mul_ln133"   --->   Operation 13 'read' 'mul_ln133_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mul_ln132_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %mul_ln132"   --->   Operation 14 'read' 'mul_ln132_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%new_col_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %new_col_3"   --->   Operation 15 'read' 'new_col_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.14ns)   --->   "%store_ln135 = store i31 0, i31 %c_2" [fmm_hls_greedy_potential.cpp:135->fmm_hls_greedy_potential.cpp:263]   --->   Operation 16 'store' 'store_ln135' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i47.i"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%c = load i31 %c_2" [fmm_hls_greedy_potential.cpp:135->fmm_hls_greedy_potential.cpp:263]   --->   Operation 18 'load' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i31 %c" [fmm_hls_greedy_potential.cpp:135->fmm_hls_greedy_potential.cpp:263]   --->   Operation 19 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.91ns)   --->   "%icmp_ln135 = icmp_slt  i32 %zext_ln135, i32 %new_col_3_read" [fmm_hls_greedy_potential.cpp:135->fmm_hls_greedy_potential.cpp:263]   --->   Operation 20 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.89ns)   --->   "%add_ln135 = add i31 %c, i31 1" [fmm_hls_greedy_potential.cpp:135->fmm_hls_greedy_potential.cpp:263]   --->   Operation 21 'add' 'add_ln135' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %for.cond.cleanup.i.i.exitStub, void %for.body.i47.split.i" [fmm_hls_greedy_potential.cpp:135->fmm_hls_greedy_potential.cpp:263]   --->   Operation 22 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln137 = trunc i31 %c" [fmm_hls_greedy_potential.cpp:137->fmm_hls_greedy_potential.cpp:263]   --->   Operation 23 'trunc' 'trunc_ln137' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.65ns)   --->   "%add_ln137 = add i17 %mul_ln132_read, i17 %trunc_ln137" [fmm_hls_greedy_potential.cpp:137->fmm_hls_greedy_potential.cpp:263]   --->   Operation 24 'add' 'add_ln137' <Predicate = (icmp_ln135)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i17 %add_ln137" [fmm_hls_greedy_potential.cpp:137->fmm_hls_greedy_potential.cpp:263]   --->   Operation 25 'zext' 'zext_ln137' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%M_e_addr_5 = getelementptr i32 %M_e, i64 0, i64 %zext_ln137" [fmm_hls_greedy_potential.cpp:137->fmm_hls_greedy_potential.cpp:263]   --->   Operation 26 'getelementptr' 'M_e_addr_5' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.41ns)   --->   "%e1 = load i17 %M_e_addr_5" [fmm_hls_greedy_potential.cpp:137->fmm_hls_greedy_potential.cpp:263]   --->   Operation 27 'load' 'e1' <Predicate = (icmp_ln135)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_1 : Operation 28 [1/1] (1.14ns)   --->   "%store_ln135 = store i31 %add_ln135, i31 %c_2" [fmm_hls_greedy_potential.cpp:135->fmm_hls_greedy_potential.cpp:263]   --->   Operation 28 'store' 'store_ln135' <Predicate = (icmp_ln135)> <Delay = 1.14>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln135 = br void %for.body.i47.i" [fmm_hls_greedy_potential.cpp:135->fmm_hls_greedy_potential.cpp:263]   --->   Operation 29 'br' 'br_ln135' <Predicate = (icmp_ln135)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.33>
ST_2 : Operation 30 [1/1] (1.65ns)   --->   "%add_ln139 = add i17 %mul_ln133_read, i17 %trunc_ln137" [fmm_hls_greedy_potential.cpp:139->fmm_hls_greedy_potential.cpp:263]   --->   Operation 30 'add' 'add_ln139' <Predicate = (icmp_ln135)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i17 %add_ln139" [fmm_hls_greedy_potential.cpp:139->fmm_hls_greedy_potential.cpp:263]   --->   Operation 31 'zext' 'zext_ln139' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%M_e_addr_7 = getelementptr i32 %M_e, i64 0, i64 %zext_ln139" [fmm_hls_greedy_potential.cpp:139->fmm_hls_greedy_potential.cpp:263]   --->   Operation 32 'getelementptr' 'M_e_addr_7' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.65ns)   --->   "%add_ln144 = add i17 %mul_ln144_read, i17 %trunc_ln137" [fmm_hls_greedy_potential.cpp:144->fmm_hls_greedy_potential.cpp:263]   --->   Operation 33 'add' 'add_ln144' <Predicate = (icmp_ln135)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i17 %add_ln144" [fmm_hls_greedy_potential.cpp:144->fmm_hls_greedy_potential.cpp:263]   --->   Operation 34 'zext' 'zext_ln144' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%M_e_addr = getelementptr i32 %M_e, i64 0, i64 %zext_ln144" [fmm_hls_greedy_potential.cpp:144->fmm_hls_greedy_potential.cpp:263]   --->   Operation 35 'getelementptr' 'M_e_addr' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln136 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [fmm_hls_greedy_potential.cpp:136->fmm_hls_greedy_potential.cpp:263]   --->   Operation 36 'specpipeline' 'specpipeline_ln136' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [fmm_hls_greedy_potential.cpp:135->fmm_hls_greedy_potential.cpp:263]   --->   Operation 37 'specloopname' 'specloopname_ln135' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 38 [1/2] ( I:2.41ns O:2.41ns )   --->   "%e1 = load i17 %M_e_addr_5" [fmm_hls_greedy_potential.cpp:137->fmm_hls_greedy_potential.cpp:263]   --->   Operation 38 'load' 'e1' <Predicate = (icmp_ln135)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_2 : Operation 39 [1/1] (1.91ns)   --->   "%icmp_ln138 = icmp_eq  i32 %e1, i32 0" [fmm_hls_greedy_potential.cpp:138->fmm_hls_greedy_potential.cpp:263]   --->   Operation 39 'icmp' 'icmp_ln138' <Predicate = (icmp_ln135)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %if.end23.i.i, void %cleanup56.i.i" [fmm_hls_greedy_potential.cpp:138->fmm_hls_greedy_potential.cpp:263]   --->   Operation 40 'br' 'br_ln138' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (2.41ns)   --->   "%e2 = load i17 %M_e_addr_7" [fmm_hls_greedy_potential.cpp:139->fmm_hls_greedy_potential.cpp:263]   --->   Operation 41 'load' 'e2' <Predicate = (icmp_ln135 & !icmp_ln138)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 3 <SV = 2> <Delay = 6.28>
ST_3 : Operation 42 [1/2] ( I:2.41ns O:2.41ns )   --->   "%e2 = load i17 %M_e_addr_7" [fmm_hls_greedy_potential.cpp:139->fmm_hls_greedy_potential.cpp:263]   --->   Operation 42 'load' 'e2' <Predicate = (icmp_ln135 & !icmp_ln138)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_3 : Operation 43 [1/1] (1.91ns)   --->   "%icmp_ln140 = icmp_eq  i32 %e2, i32 0" [fmm_hls_greedy_potential.cpp:140->fmm_hls_greedy_potential.cpp:263]   --->   Operation 43 'icmp' 'icmp_ln140' <Predicate = (icmp_ln135 & !icmp_ln138)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln140 = br i1 %icmp_ln140, void %if.end31.i.i, void %cleanup56.i.i" [fmm_hls_greedy_potential.cpp:140->fmm_hls_greedy_potential.cpp:263]   --->   Operation 44 'br' 'br_ln140' <Predicate = (icmp_ln135 & !icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.91ns)   --->   "%icmp_ln141 = icmp_eq  i32 %e1, i32 %e2" [fmm_hls_greedy_potential.cpp:141->fmm_hls_greedy_potential.cpp:263]   --->   Operation 45 'icmp' 'icmp_ln141' <Predicate = (icmp_ln135 & !icmp_ln138 & !icmp_ln140)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.71ns)   --->   "%and_ln141 = and i1 %icmp_ln133_read, i1 %icmp_ln141" [fmm_hls_greedy_potential.cpp:141->fmm_hls_greedy_potential.cpp:263]   --->   Operation 46 'and' 'and_ln141' <Predicate = (icmp_ln135 & !icmp_ln138 & !icmp_ln140)> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.71ns)   --->   "%or_ln141 = or i1 %and_ln141, i1 %cmp34_i_i_read" [fmm_hls_greedy_potential.cpp:141->fmm_hls_greedy_potential.cpp:263]   --->   Operation 47 'or' 'or_ln141' <Predicate = (icmp_ln135 & !icmp_ln138 & !icmp_ln140)> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %or_ln141, void %land.rhs.i.i, void %lor.end.i.i" [fmm_hls_greedy_potential.cpp:141->fmm_hls_greedy_potential.cpp:263]   --->   Operation 48 'br' 'br_ln141' <Predicate = (icmp_ln135 & !icmp_ln138 & !icmp_ln140)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln141 = sext i32 %e2" [fmm_hls_greedy_potential.cpp:141->fmm_hls_greedy_potential.cpp:263]   --->   Operation 49 'sext' 'sext_ln141' <Predicate = (icmp_ln135 & !icmp_ln138 & !icmp_ln140 & !or_ln141)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.91ns)   --->   "%sub_ln141 = sub i33 0, i33 %sext_ln141" [fmm_hls_greedy_potential.cpp:141->fmm_hls_greedy_potential.cpp:263]   --->   Operation 50 'sub' 'sub_ln141' <Predicate = (icmp_ln135 & !icmp_ln138 & !icmp_ln140 & !or_ln141)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln141_1 = sext i32 %e1" [fmm_hls_greedy_potential.cpp:141->fmm_hls_greedy_potential.cpp:263]   --->   Operation 51 'sext' 'sext_ln141_1' <Predicate = (icmp_ln135 & !icmp_ln138 & !icmp_ln140 & !or_ln141)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.95ns)   --->   "%icmp_ln141_1 = icmp_eq  i33 %sext_ln141_1, i33 %sub_ln141" [fmm_hls_greedy_potential.cpp:141->fmm_hls_greedy_potential.cpp:263]   --->   Operation 52 'icmp' 'icmp_ln141_1' <Predicate = (icmp_ln135 & !icmp_ln138 & !icmp_ln140 & !or_ln141)> <Delay = 1.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141_1, void %if.end55.i.i, void %if.then37.i.i" [fmm_hls_greedy_potential.cpp:141->fmm_hls_greedy_potential.cpp:263]   --->   Operation 53 'br' 'br_ln141' <Predicate = (icmp_ln135 & !icmp_ln138 & !icmp_ln140 & !or_ln141)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %and_ln141, void %if.end55.i.i, void %if.then37.i.i" [fmm_hls_greedy_potential.cpp:141->fmm_hls_greedy_potential.cpp:263]   --->   Operation 54 'br' 'br_ln141' <Predicate = (icmp_ln135 & !icmp_ln138 & !icmp_ln140 & or_ln141)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln146 = br void %cleanup56.i.i" [fmm_hls_greedy_potential.cpp:146->fmm_hls_greedy_potential.cpp:263]   --->   Operation 55 'br' 'br_ln146' <Predicate = (icmp_ln135 & !icmp_ln138 & !icmp_ln140)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (!icmp_ln135)> <Delay = 1.14>

State 4 <SV = 3> <Delay = 2.41>
ST_4 : Operation 56 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln142 = store i32 0, i17 %M_e_addr_5" [fmm_hls_greedy_potential.cpp:142->fmm_hls_greedy_potential.cpp:263]   --->   Operation 56 'store' 'store_ln142' <Predicate = (!icmp_ln138 & !icmp_ln140 & or_ln141 & and_ln141) | (!icmp_ln138 & !icmp_ln140 & !or_ln141 & icmp_ln141_1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 5 <SV = 4> <Delay = 2.41>
ST_5 : Operation 57 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln143 = store i32 0, i17 %M_e_addr_7" [fmm_hls_greedy_potential.cpp:143->fmm_hls_greedy_potential.cpp:263]   --->   Operation 57 'store' 'store_ln143' <Predicate = (!icmp_ln138 & !icmp_ln140 & or_ln141 & and_ln141) | (!icmp_ln138 & !icmp_ln140 & !or_ln141 & icmp_ln141_1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 6 <SV = 5> <Delay = 2.41>
ST_6 : Operation 58 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln144 = store i32 %e1, i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:144->fmm_hls_greedy_potential.cpp:263]   --->   Operation 58 'store' 'store_ln144' <Predicate = (!icmp_ln138 & !icmp_ln140 & or_ln141 & and_ln141) | (!icmp_ln138 & !icmp_ln140 & !or_ln141 & icmp_ln141_1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln145 = br void %if.end55.i.i" [fmm_hls_greedy_potential.cpp:145->fmm_hls_greedy_potential.cpp:263]   --->   Operation 59 'br' 'br_ln145' <Predicate = (!icmp_ln138 & !icmp_ln140 & or_ln141 & and_ln141) | (!icmp_ln138 & !icmp_ln140 & !or_ln141 & icmp_ln141_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ new_col_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln132]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_e]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ mul_ln133]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln144]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icmp_ln133]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp34_i_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_2                (alloca       ) [ 0100000]
cmp34_i_i_read     (read         ) [ 0011000]
icmp_ln133_read    (read         ) [ 0011000]
mul_ln144_read     (read         ) [ 0010000]
mul_ln133_read     (read         ) [ 0010000]
mul_ln132_read     (read         ) [ 0000000]
new_col_3_read     (read         ) [ 0000000]
store_ln135        (store        ) [ 0000000]
br_ln0             (br           ) [ 0000000]
c                  (load         ) [ 0000000]
zext_ln135         (zext         ) [ 0000000]
icmp_ln135         (icmp         ) [ 0111000]
add_ln135          (add          ) [ 0000000]
br_ln135           (br           ) [ 0000000]
trunc_ln137        (trunc        ) [ 0010000]
add_ln137          (add          ) [ 0000000]
zext_ln137         (zext         ) [ 0000000]
M_e_addr_5         (getelementptr) [ 0111100]
store_ln135        (store        ) [ 0000000]
br_ln135           (br           ) [ 0000000]
add_ln139          (add          ) [ 0000000]
zext_ln139         (zext         ) [ 0000000]
M_e_addr_7         (getelementptr) [ 0111110]
add_ln144          (add          ) [ 0000000]
zext_ln144         (zext         ) [ 0000000]
M_e_addr           (getelementptr) [ 0111111]
specpipeline_ln136 (specpipeline ) [ 0000000]
specloopname_ln135 (specloopname ) [ 0000000]
e1                 (load         ) [ 0111111]
icmp_ln138         (icmp         ) [ 0111111]
br_ln138           (br           ) [ 0000000]
e2                 (load         ) [ 0000000]
icmp_ln140         (icmp         ) [ 0111111]
br_ln140           (br           ) [ 0000000]
icmp_ln141         (icmp         ) [ 0000000]
and_ln141          (and          ) [ 0111111]
or_ln141           (or           ) [ 0111111]
br_ln141           (br           ) [ 0000000]
sext_ln141         (sext         ) [ 0000000]
sub_ln141          (sub          ) [ 0000000]
sext_ln141_1       (sext         ) [ 0000000]
icmp_ln141_1       (icmp         ) [ 0111111]
br_ln141           (br           ) [ 0000000]
br_ln141           (br           ) [ 0000000]
br_ln146           (br           ) [ 0000000]
store_ln142        (store        ) [ 0000000]
store_ln143        (store        ) [ 0000000]
store_ln144        (store        ) [ 0000000]
br_ln145           (br           ) [ 0000000]
ret_ln0            (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="new_col_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="new_col_3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln132">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln132"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="M_e">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mul_ln133">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln133"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mul_ln144">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln144"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="icmp_ln133">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln133"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cmp34_i_i">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp34_i_i"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="c_2_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_2/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="cmp34_i_i_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp34_i_i_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="icmp_ln133_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln133_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="mul_ln144_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="17" slack="0"/>
<pin id="58" dir="0" index="1" bw="17" slack="0"/>
<pin id="59" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln144_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="mul_ln133_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="17" slack="0"/>
<pin id="64" dir="0" index="1" bw="17" slack="0"/>
<pin id="65" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln133_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="mul_ln132_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="17" slack="0"/>
<pin id="70" dir="0" index="1" bw="17" slack="0"/>
<pin id="71" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln132_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="new_col_3_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="new_col_3_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="M_e_addr_5_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="17" slack="0"/>
<pin id="84" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_addr_5/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="17" slack="3"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="0" index="2" bw="0" slack="0"/>
<pin id="92" dir="0" index="4" bw="17" slack="2147483647"/>
<pin id="93" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="95" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="e1/1 e2/2 store_ln142/4 store_ln143/5 store_ln144/6 "/>
</bind>
</comp>

<comp id="97" class="1004" name="M_e_addr_7_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="17" slack="0"/>
<pin id="101" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_addr_7/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="M_e_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="17" slack="0"/>
<pin id="108" dir="1" index="3" bw="17" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_addr/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/2 icmp_ln140/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln135_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="31" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="c_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="31" slack="0"/>
<pin id="126" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="zext_ln135_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="31" slack="0"/>
<pin id="129" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln135_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="add_ln135_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="31" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln135/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="trunc_ln137_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="31" slack="0"/>
<pin id="145" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln137/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="add_ln137_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="17" slack="0"/>
<pin id="149" dir="0" index="1" bw="17" slack="0"/>
<pin id="150" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln137_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="17" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln135_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="31" slack="0"/>
<pin id="160" dir="0" index="1" bw="31" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln139_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="17" slack="1"/>
<pin id="165" dir="0" index="1" bw="17" slack="1"/>
<pin id="166" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln139_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="17" slack="0"/>
<pin id="169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="add_ln144_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="17" slack="1"/>
<pin id="174" dir="0" index="1" bw="17" slack="1"/>
<pin id="175" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln144_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="17" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln141_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="and_ln141_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="2"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln141/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="or_ln141_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="2"/>
<pin id="194" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln141/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="sext_ln141_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln141/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sub_ln141_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln141/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sext_ln141_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln141_1/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln141_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="33" slack="0"/>
<pin id="211" dir="0" index="1" bw="33" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141_1/3 "/>
</bind>
</comp>

<comp id="215" class="1005" name="c_2_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="31" slack="0"/>
<pin id="217" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="c_2 "/>
</bind>
</comp>

<comp id="222" class="1005" name="cmp34_i_i_read_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="2"/>
<pin id="224" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp34_i_i_read "/>
</bind>
</comp>

<comp id="227" class="1005" name="icmp_ln133_read_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="2"/>
<pin id="229" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln133_read "/>
</bind>
</comp>

<comp id="232" class="1005" name="mul_ln144_read_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="17" slack="1"/>
<pin id="234" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln144_read "/>
</bind>
</comp>

<comp id="237" class="1005" name="mul_ln133_read_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="17" slack="1"/>
<pin id="239" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln133_read "/>
</bind>
</comp>

<comp id="242" class="1005" name="icmp_ln135_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln135 "/>
</bind>
</comp>

<comp id="246" class="1005" name="trunc_ln137_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="17" slack="1"/>
<pin id="248" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln137 "/>
</bind>
</comp>

<comp id="252" class="1005" name="M_e_addr_5_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="17" slack="1"/>
<pin id="254" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="M_e_addr_5 "/>
</bind>
</comp>

<comp id="258" class="1005" name="M_e_addr_7_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="17" slack="1"/>
<pin id="260" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="M_e_addr_7 "/>
</bind>
</comp>

<comp id="264" class="1005" name="M_e_addr_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="17" slack="4"/>
<pin id="266" dir="1" index="1" bw="17" slack="4"/>
</pin_list>
<bind>
<opset="M_e_addr "/>
</bind>
</comp>

<comp id="269" class="1005" name="e1_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="e1 "/>
</bind>
</comp>

<comp id="276" class="1005" name="icmp_ln138_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln138 "/>
</bind>
</comp>

<comp id="280" class="1005" name="icmp_ln140_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln140 "/>
</bind>
</comp>

<comp id="284" class="1005" name="and_ln141_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln141 "/>
</bind>
</comp>

<comp id="288" class="1005" name="or_ln141_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln141 "/>
</bind>
</comp>

<comp id="292" class="1005" name="icmp_ln141_1_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln141_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="14" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="16" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="12" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="10" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="26" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="96"><net_src comp="80" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="97" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="117"><net_src comp="87" pin="7"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="30" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="124" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="74" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="124" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="124" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="68" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="143" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="147" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="162"><net_src comp="137" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="170"><net_src comp="163" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="179"><net_src comp="172" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="185"><net_src comp="87" pin="7"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="181" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="186" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="87" pin="7"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="38" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="196" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="213"><net_src comp="206" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="200" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="40" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="221"><net_src comp="215" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="225"><net_src comp="44" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="230"><net_src comp="50" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="235"><net_src comp="56" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="240"><net_src comp="62" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="245"><net_src comp="131" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="143" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="255"><net_src comp="80" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="261"><net_src comp="97" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="267"><net_src comp="104" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="272"><net_src comp="87" pin="7"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="275"><net_src comp="269" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="279"><net_src comp="113" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="113" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="186" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="191" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="209" pin="2"/><net_sink comp="292" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: M_e | {4 5 6 }
 - Input state : 
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110 : new_col_3 | {1 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110 : mul_ln132 | {1 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110 : M_e | {1 2 3 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110 : mul_ln133 | {1 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110 : mul_ln144 | {1 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110 : icmp_ln133 | {1 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110 : cmp34_i_i | {1 }
  - Chain level:
	State 1
		store_ln135 : 1
		c : 1
		zext_ln135 : 2
		icmp_ln135 : 3
		add_ln135 : 2
		br_ln135 : 4
		trunc_ln137 : 2
		add_ln137 : 3
		zext_ln137 : 4
		M_e_addr_5 : 5
		e1 : 6
		store_ln135 : 3
	State 2
		zext_ln139 : 1
		M_e_addr_7 : 2
		zext_ln144 : 1
		M_e_addr : 2
		icmp_ln138 : 1
		br_ln138 : 2
		e2 : 3
	State 3
		icmp_ln140 : 1
		br_ln140 : 2
		icmp_ln141 : 1
		and_ln141 : 2
		or_ln141 : 2
		br_ln141 : 2
		sext_ln141 : 1
		sub_ln141 : 2
		icmp_ln141_1 : 3
		br_ln141 : 4
		br_ln141 : 2
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         grp_fu_113         |    0    |    39   |
|   icmp   |      icmp_ln135_fu_131     |    0    |    39   |
|          |      icmp_ln141_fu_181     |    0    |    39   |
|          |     icmp_ln141_1_fu_209    |    0    |    40   |
|----------|----------------------------|---------|---------|
|          |      add_ln135_fu_137      |    0    |    38   |
|    add   |      add_ln137_fu_147      |    0    |    24   |
|          |      add_ln139_fu_163      |    0    |    24   |
|          |      add_ln144_fu_172      |    0    |    24   |
|----------|----------------------------|---------|---------|
|    sub   |      sub_ln141_fu_200      |    0    |    39   |
|----------|----------------------------|---------|---------|
|    and   |      and_ln141_fu_186      |    0    |    2    |
|----------|----------------------------|---------|---------|
|    or    |       or_ln141_fu_191      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |  cmp34_i_i_read_read_fu_44 |    0    |    0    |
|          | icmp_ln133_read_read_fu_50 |    0    |    0    |
|   read   |  mul_ln144_read_read_fu_56 |    0    |    0    |
|          |  mul_ln133_read_read_fu_62 |    0    |    0    |
|          |  mul_ln132_read_read_fu_68 |    0    |    0    |
|          |  new_col_3_read_read_fu_74 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln135_fu_127     |    0    |    0    |
|   zext   |      zext_ln137_fu_153     |    0    |    0    |
|          |      zext_ln139_fu_167     |    0    |    0    |
|          |      zext_ln144_fu_176     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln137_fu_143     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |      sext_ln141_fu_196     |    0    |    0    |
|          |     sext_ln141_1_fu_206    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   310   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   M_e_addr_5_reg_252  |   17   |
|   M_e_addr_7_reg_258  |   17   |
|    M_e_addr_reg_264   |   17   |
|   and_ln141_reg_284   |    1   |
|      c_2_reg_215      |   31   |
| cmp34_i_i_read_reg_222|    1   |
|       e1_reg_269      |   32   |
|icmp_ln133_read_reg_227|    1   |
|   icmp_ln135_reg_242  |    1   |
|   icmp_ln138_reg_276  |    1   |
|   icmp_ln140_reg_280  |    1   |
|  icmp_ln141_1_reg_292 |    1   |
| mul_ln133_read_reg_237|   17   |
| mul_ln144_read_reg_232|   17   |
|    or_ln141_reg_288   |    1   |
|  trunc_ln137_reg_246  |   17   |
+-----------------------+--------+
|         Total         |   173  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_87 |  p0  |   3  |  17  |   51   ||    0    ||    13   |
| grp_access_fu_87 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
| grp_access_fu_87 |  p2  |   4  |   0  |    0   ||    0    ||    17   |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   115  || 3.51364 ||    0    ||    39   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   310  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   39   |
|  Register |    -   |   173  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   173  |   349  |
+-----------+--------+--------+--------+
